Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 30 19:22:09 2019
| Host         : DESKTOP-7661A7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.001       -0.001                      1                17053        0.014        0.000                      0                17037        3.000        0.000                       0                  7255  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
design_1_i/toplevel_0/U0/clkgen/inst/clk                                                    {0.000 5.000}        10.000          100.000         
  clkfbout_clock_generator                                                                  {0.000 5.000}        10.000          100.000         
  system_clk_clock_generator                                                                {0.000 10.000}       20.000          50.000          
  timer_clk_clock_generator                                                                 {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        2.316        0.000                      0                 7497        0.014        0.000                      0                 7497        3.750        0.000                       0                  4179  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.089        0.000                      0                  928        0.097        0.000                      0                  928       15.250        0.000                       0                   483  
design_1_i/toplevel_0/U0/clkgen/inst/clk                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clock_generator                                                                                                                                                                                                                    7.845        0.000                       0                     3  
  system_clk_clock_generator                                                                      1.374        0.000                      0                 8088        0.035        0.000                      0                 8088        8.750        0.000                       0                  2514  
  timer_clk_clock_generator                                                                      96.014        0.000                      0                   72        0.098        0.000                      0                   72       49.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.790        0.000                      0                    8                                                                        
system_clk_clock_generator                                                                  clk_fpga_0                                                                                        2.055        0.000                      0                  213        0.297        0.000                      0                  213  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.638        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  system_clk_clock_generator                                                                       -0.001       -0.001                      1                 2400        0.175        0.000                      0                 2400  
timer_clk_clock_generator                                                                   system_clk_clock_generator                                                                       15.450        0.000                      0                   32        0.107        0.000                      0                   32  
clk_fpga_0                                                                                  timer_clk_clock_generator                                                                         2.662        0.000                      0                   64        1.126        0.000                      0                   64  
system_clk_clock_generator                                                                  timer_clk_clock_generator                                                                        14.505        0.000                      0                   64        0.487        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        6.610        0.000                      0                   91        0.380        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.612        0.000                      0                  100        0.369        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.766ns (10.365%)  route 6.624ns (89.635%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.681     2.989    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y4          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=200, routed)         5.732     9.239    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_daddr_o[1]
    SLICE_X37Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.363 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4[8]_i_3/O
                         net (fo=1, routed)           0.892    10.255    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/slaveRegDo_mux_4_reg[8]
    SLICE_X35Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.379 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/slaveRegDo_mux_4[8]_i_1/O
                         net (fo=1, routed)           0.000    10.379    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg_n_10
    SLICE_X35Y10         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.498    12.690    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X35Y10         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)        0.029    12.695    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.212ns (17.220%)  route 5.826ns (82.780%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     3.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=78, routed)          0.941     4.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.297     4.681 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=18, routed)          1.670     6.351    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.693     7.168    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.292 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=17, routed)          1.255     8.547    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[13]_i_5/O
                         net (fo=13, routed)          0.655     9.326    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=10, routed)          0.612    10.062    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_51
    SLICE_X9Y36          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.502    12.694    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X9Y36          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.212ns (17.220%)  route 5.826ns (82.780%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     3.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=78, routed)          0.941     4.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.297     4.681 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=18, routed)          1.670     6.351    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.693     7.168    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.292 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=17, routed)          1.255     8.547    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[13]_i_5/O
                         net (fo=13, routed)          0.655     9.326    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=10, routed)          0.612    10.062    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_51
    SLICE_X9Y36          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.502    12.694    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X9Y36          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 0.766ns (10.645%)  route 6.430ns (89.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.681     2.989    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y4          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=200, routed)         5.485     8.992    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_daddr_o[1]
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.116 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/slaveRegDo_mux_4[6]_i_3/O
                         net (fo=1, routed)           0.945    10.061    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/slaveRegDo_mux_4_reg[6]
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.124    10.185 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/slaveRegDo_mux_4[6]_i_1/O
                         net (fo=1, routed)           0.000    10.185    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg_n_12
    SLICE_X36Y8          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.574    12.766    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X36Y8          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.029    12.771    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 1.212ns (17.454%)  route 5.732ns (82.546%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     3.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=78, routed)          0.941     4.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.297     4.681 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=18, routed)          1.670     6.351    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.693     7.168    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.292 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=17, routed)          1.255     8.547    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[13]_i_5/O
                         net (fo=13, routed)          0.655     9.326    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=10, routed)          0.518     9.968    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_51
    SLICE_X11Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.502    12.694    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X11Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 1.212ns (17.418%)  route 5.746ns (82.582%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     3.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=78, routed)          0.941     4.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.297     4.681 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=18, routed)          1.670     6.351    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.693     7.168    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.292 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=17, routed)          1.255     8.547    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[13]_i_5/O
                         net (fo=13, routed)          0.655     9.326    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=10, routed)          0.532     9.982    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_51
    SLICE_X10Y34         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.501    12.693    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X10Y34         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X10Y34         FDRE (Setup_fdre_C_CE)      -0.169    12.601    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.090ns (15.162%)  route 6.099ns (84.838%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669     2.977    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y6          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.419     3.396 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=42, routed)          2.004     5.400    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_daddr_o[8]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.299     5.699 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_5__0/O
                         net (fo=1, routed)           0.407     6.106    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_5__0_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.230 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_4/O
                         net (fo=15, routed)          3.020     9.250    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.374 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]_i_2__2/O
                         net (fo=3, routed)           0.668    10.042    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/reg_ce__0
    SLICE_X35Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.166 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.166    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/next_state__0[0]
    SLICE_X35Y14         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.495    12.687    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X35Y14         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029    12.793    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.212ns (17.466%)  route 5.727ns (82.534%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     3.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=78, routed)          0.941     4.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.297     4.681 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=18, routed)          1.670     6.351    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.693     7.168    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.292 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=17, routed)          1.255     8.547    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[13]_i_5/O
                         net (fo=13, routed)          0.655     9.326    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=10, routed)          0.513     9.963    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_51
    SLICE_X10Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.502    12.694    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X10Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    12.602    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.212ns (17.466%)  route 5.727ns (82.534%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     3.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=78, routed)          0.941     4.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.297     4.681 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=18, routed)          1.670     6.351    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.693     7.168    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.292 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=17, routed)          1.255     8.547    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[13]_i_5/O
                         net (fo=13, routed)          0.655     9.326    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=10, routed)          0.513     9.963    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_51
    SLICE_X10Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.502    12.694    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X10Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    12.602    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.212ns (17.466%)  route 5.727ns (82.534%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.716     3.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y34          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.419     3.443 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=78, routed)          0.941     4.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.297     4.681 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=18, routed)          1.670     6.351    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.693     7.168    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.292 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=17, routed)          1.255     8.547    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[13]_i_5/O
                         net (fo=13, routed)          0.655     9.326    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.450 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=10, routed)          0.513     9.963    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_51
    SLICE_X10Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.502    12.694    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X10Y35         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    12.602    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  2.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.611%)  route 0.160ns (43.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.560     0.901    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X20Y6          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.160     1.225    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[12]
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[11]_i_1__3/O
                         net (fo=1, routed)           0.000     1.270    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[11]
    SLICE_X22Y6          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.828     1.198    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X22Y6          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.092     1.256    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.178%)  route 0.216ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y38          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.216     1.284    design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dinb[4]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.871     1.241    design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.256    design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.116%)  route 0.176ns (57.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.561     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=2, routed)           0.176     1.205    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[25]
    SLICE_X20Y3          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.830     1.200    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X20Y3          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.011     1.177    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.826%)  route 0.172ns (43.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X22Y9          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[129]/Q
                         net (fo=1, routed)           0.172     1.200    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data8[1]
    SLICE_X19Y9          LUT6 (Prop_lut6_I1_O)        0.099     1.299 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0[1]
    SLICE_X19Y9          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.830     1.200    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X19Y9          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.212%)  route 0.238ns (62.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.561     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=2, routed)           0.238     1.280    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[23]
    SLICE_X21Y3          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.830     1.200    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y3          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y3          FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.534%)  route 0.226ns (54.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.563     0.904    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y4          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/Q
                         net (fo=1, routed)           0.226     1.271    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[11]
    SLICE_X22Y5          LUT3 (Prop_lut3_I0_O)        0.048     1.319 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[11]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[11]
    SLICE_X22Y5          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.828     1.198    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y5          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.107     1.271    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.657%)  route 0.233ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.558     0.899    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X19Y16         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.233     1.273    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X22Y18         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.819     1.189    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X22Y18         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.034     1.155    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.041%)  route 0.230ns (61.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X19Y15         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/Q
                         net (fo=3, routed)           0.230     1.270    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[18]
    SLICE_X24Y15         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.822     1.192    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X24Y15         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.063     1.221    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.919%)  route 0.197ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.563     0.904    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.148     1.052 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/Q
                         net (fo=1, routed)           0.197     1.248    design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[4]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.867     1.237    design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.956    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.199    design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.717%)  route 0.229ns (58.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.560     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=2, routed)           0.229     1.294    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[35]
    SLICE_X20Y4          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.830     1.200    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X20Y4          FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.076     1.242    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.549ns (22.514%)  route 5.331ns (77.486%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.843    10.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.433    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X36Y17         FDRE (Setup_fdre_C_D)        0.029    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                 26.089    

Slack (MET) :             26.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 1.549ns (22.954%)  route 5.199ns (77.046%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.711    10.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.433    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.029    36.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                 26.221    

Slack (MET) :             26.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.549ns (22.947%)  route 5.201ns (77.053%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.713    10.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.433    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.031    36.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.680    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                 26.221    

Slack (MET) :             26.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 1.549ns (23.181%)  route 5.133ns (76.819%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 36.252 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.645    10.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X38Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.568    36.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.433    36.685    
                         clock uncertainty           -0.035    36.650    
    SLICE_X38Y16         FDRE (Setup_fdre_C_D)        0.077    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 26.337    

Slack (MET) :             26.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.549ns (23.192%)  route 5.130ns (76.808%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 36.252 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.642    10.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X38Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.568    36.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.433    36.685    
                         clock uncertainty           -0.035    36.650    
    SLICE_X38Y16         FDRE (Setup_fdre_C_D)        0.081    36.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.731    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                 26.344    

Slack (MET) :             26.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.549ns (23.321%)  route 5.093ns (76.679%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.605    10.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.457    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.077    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.750    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                 26.400    

Slack (MET) :             26.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.549ns (23.624%)  route 5.008ns (76.376%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.314     9.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.643    10.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.435    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.029    36.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.680    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 26.415    

Slack (MET) :             26.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.549ns (24.408%)  route 4.797ns (75.592%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.251 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     4.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.820     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.301     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           1.230     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X40Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.309     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567    36.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.433    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.031    36.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.680    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                 26.625    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.952ns (16.945%)  route 4.666ns (83.055%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.456     4.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.812     4.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.350     6.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.124     8.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.775     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X41Y4          FDRE (Setup_fdre_C_R)       -0.429    36.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.192    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 26.865    

Slack (MET) :             26.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.952ns (16.945%)  route 4.666ns (83.055%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.744     3.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.456     4.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.812     4.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.350     6.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124     6.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.312     7.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.124     8.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     8.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.775     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X41Y4          FDRE (Setup_fdre_C_R)       -0.429    36.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.192    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 26.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X25Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.128     1.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X24Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.374     1.345    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDCE (Prop_fdce_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.334    
    SLICE_X31Y6          FDCE (Hold_fdce_C_D)         0.075     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     1.334    
    SLICE_X31Y5          FDCE (Hold_fdce_C_D)         0.075     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X23Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.141     1.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X23Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X23Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.331    
    SLICE_X23Y3          FDCE (Hold_fdce_C_D)         0.075     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X29Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.387     1.333    
    SLICE_X29Y7          FDPE (Hold_fdpe_C_D)         0.075     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X25Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.128     1.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X24Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.374     1.345    
    SLICE_X24Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/Q
                         net (fo=2, routed)           0.080     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[23]
    SLICE_X42Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                         clock pessimism             -0.373     1.372    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.083     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.386     1.355    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.071     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDCE (Prop_fdce_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     1.334    
    SLICE_X31Y6          FDCE (Hold_fdce_C_D)         0.071     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.141     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.334    
    SLICE_X31Y5          FDCE (Hold_fdce_C_D)         0.071     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/toplevel_0/U0/clkgen/inst/clk
  To Clock:  design_1_i/toplevel_0/U0/clkgen/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/toplevel_0/U0/clkgen/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/toplevel_0/U0/clkgen/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/toplevel_0/U0/clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_clk_clock_generator
  To Clock:  system_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        18.503ns  (logic 4.515ns (24.401%)  route 13.988ns (75.599%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.153    15.283    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.124    15.407 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/pc[6]_i_1/O
                         net (fo=3, routed)           0.325    15.732    design_1_i/toplevel_0/U0/processor/processor/fetch/D[6]
    SLICE_X29Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.856 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_memory_reg_0_i_5/O
                         net (fo=61, routed)          1.422    17.279    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_3_5/ADDRB2
    SLICE_X24Y33         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.403 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_3_5/RAMB/O
                         net (fo=1, routed)           0.595    17.997    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_35_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.121 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_80/O
                         net (fo=1, routed)           0.386    18.507    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_80_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.631 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_35/O
                         net (fo=1, routed)           0.000    18.631    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_35_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.181 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.181    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_reg_i_13_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.409 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_reg_i_4/CO[2]
                         net (fo=1, routed)           0.448    19.857    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/CO[0]
    SLICE_X26Y33         LUT4 (Prop_lut4_I3_O)        0.313    20.170 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_i_1/O
                         net (fo=1, routed)           0.000    20.170    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/p_3_out
    SLICE_X26Y33         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.492    21.492    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X26Y33         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg/C
                         clock pessimism              0.105    21.597    
                         clock uncertainty           -0.084    21.513    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)        0.031    21.544    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg
  -------------------------------------------------------------------
                         required time                         21.544    
                         arrival time                         -20.170    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][0]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 3.300ns (18.916%)  route 14.145ns (81.084%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.776    19.112    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.500    21.500    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][0]/C
                         clock pessimism              0.004    21.504    
                         clock uncertainty           -0.084    21.421    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    20.992    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][0]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][2]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 3.300ns (18.916%)  route 14.145ns (81.084%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.776    19.112    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.500    21.500    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][2]/C
                         clock pessimism              0.004    21.504    
                         clock uncertainty           -0.084    21.421    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    20.992    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][2]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][4]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 3.300ns (18.916%)  route 14.145ns (81.084%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.776    19.112    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.500    21.500    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][4]/C
                         clock pessimism              0.004    21.504    
                         clock uncertainty           -0.084    21.421    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    20.992    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][4]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][5]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 3.300ns (18.916%)  route 14.145ns (81.084%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.776    19.112    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.500    21.500    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][5]/C
                         clock pessimism              0.004    21.504    
                         clock uncertainty           -0.084    21.421    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    20.992    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][5]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][6]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 3.300ns (18.916%)  route 14.145ns (81.084%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.776    19.112    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.500    21.500    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][6]/C
                         clock pessimism              0.004    21.504    
                         clock uncertainty           -0.084    21.421    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    20.992    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][6]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 3.300ns (18.916%)  route 14.145ns (81.084%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.776    19.112    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.500    21.500    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X17Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]/C
                         clock pessimism              0.004    21.504    
                         clock uncertainty           -0.084    21.421    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    20.992    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/mem_data_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.326ns  (logic 3.300ns (19.047%)  route 14.026ns (80.953%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.647    18.213    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.337 r  design_1_i/toplevel_0/U0/processor/dmem_if/mem_data_out[31]_i_1/O
                         net (fo=8, routed)           0.656    18.993    design_1_i/toplevel_0/U0/processor/dmem_if/mem_data_out[31]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/mem_data_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/mem_data_out_reg[31]/C
                         clock pessimism              0.004    21.503    
                         clock uncertainty           -0.084    21.420    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.524    20.896    design_1_i/toplevel_0/U0/processor/dmem_if/mem_data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         20.896    
                         arrival time                         -18.993    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][1]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.376ns  (logic 3.300ns (18.992%)  route 14.076ns (81.008%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.707    19.043    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][1]/C
                         clock pessimism              0.004    21.503    
                         clock uncertainty           -0.084    21.420    
    SLICE_X21Y45         FDRE (Setup_fdre_C_R)       -0.429    20.991    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][1]
  -------------------------------------------------------------------
                         required time                         20.991    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][3]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        17.376ns  (logic 3.300ns (18.992%)  route 14.076ns (81.008%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.667     1.667    design_1_i/toplevel_0/U0/processor/processor/memory/system_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[0]/Q
                         net (fo=6, routed)           1.188     3.311    design_1_i/toplevel_0/U0/processor/processor/memory/rd_addr_out_reg[4]_0[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.435 r  design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.350     3.785    design_1_i/toplevel_0/U0/processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.909 r  design_1_i/toplevel_0/U0/processor/processor/memory/i__carry_i_18/O
                         net (fo=32, routed)          1.212     5.121    design_1_i/toplevel_0/U0/processor/processor/writeback/rs1_forwarded125_out
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.245 r  design_1_i/toplevel_0/U0/processor/processor/writeback/i__carry__1_i_13__0/O
                         net (fo=11, routed)          0.932     6.177    design_1_i/toplevel_0/U0/processor/processor/execute/rs1_forwarded[18]
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__3_i_2/O
                         net (fo=17, routed)          1.162     7.463    design_1_i/toplevel_0/U0/processor/processor/execute/alu_x[18]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.587 f  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_19/O
                         net (fo=4, routed)           0.830     8.417    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[19]_i_23_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  design_1_i/toplevel_0/U0/processor/processor/execute/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000     8.541    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2_1[1]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.091 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.091    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.740     9.946    design_1_i/toplevel_0/U0/processor/processor/execute/data3
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.070 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8/O
                         net (fo=1, routed)           0.526    10.596    design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_8_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I1_O)        0.124    10.720 f  design_1_i/toplevel_0/U0/processor/processor/execute/dmem_address_p[0]_i_3/O
                         net (fo=1, routed)           0.427    11.148    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/rd_data_reg[0]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.272 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[0]_i_1/O
                         net (fo=8, routed)           1.208    12.479    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/alu_op_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.118    12.597 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_3/O
                         net (fo=3, routed)           0.419    13.016    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/data_misaligned
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.326    13.342 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2/O
                         net (fo=3, routed)           0.664    14.006    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/exception_context_out[cause][4]_i_2_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.130 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_op[2]_i_5/O
                         net (fo=98, routed)          1.309    15.439    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/csr_write_out_reg[0]
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.563 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p[31]_i_3/O
                         net (fo=35, routed)          0.634    16.197    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address1
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.124    16.321 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[15]_i_2/O
                         net (fo=34, routed)          1.121    17.442    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/dmem_address_p_reg[0]_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.566 f  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/mem_data_out[23]_i_4/O
                         net (fo=18, routed)          0.646    18.212    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][7]_1
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1/O
                         net (fo=8, routed)           0.707    19.043    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs[dat][7]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][3]/C
                         clock pessimism              0.004    21.503    
                         clock uncertainty           -0.084    21.420    
    SLICE_X21Y45         FDRE (Setup_fdre_C_R)       -0.429    20.991    design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[dat][3]
  -------------------------------------------------------------------
                         required time                         20.991    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                  1.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.562     0.562    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X27Y41         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[42]/Q
                         net (fo=1, routed)           0.108     0.810    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer[42]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.872     0.872    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.775    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.562     0.562    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X27Y41         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[46]/Q
                         net (fo=1, routed)           0.108     0.810    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer[46]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.872     0.872    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.775    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.561     0.561    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[103]/Q
                         net (fo=1, routed)           0.106     0.808    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer[103]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.868     0.868    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.252     0.616    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.155     0.771    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.561     0.561    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[109]/Q
                         net (fo=1, routed)           0.106     0.808    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer[109]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.868     0.868    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.252     0.616    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.771    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.973%)  route 0.111ns (44.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.562     0.562    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X26Y42         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[53]/Q
                         net (fo=1, routed)           0.111     0.814    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer[53]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.872     0.872    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155     0.775    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.421%)  route 0.109ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.560     0.560    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[84]/Q
                         net (fo=1, routed)           0.109     0.810    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer[84]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.868     0.868    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.252     0.616    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.771    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.558     0.558    design_1_i/toplevel_0/U0/processor/processor/writeback/system_clk
    SLICE_X21Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/Q
                         net (fo=102, routed)         0.243     0.941    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/ADDRD0
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.828     0.828    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/WCLK
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X20Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.558     0.558    design_1_i/toplevel_0/U0/processor/processor/writeback/system_clk
    SLICE_X21Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/Q
                         net (fo=102, routed)         0.243     0.941    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/ADDRD0
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.828     0.828    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/WCLK
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X20Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.558     0.558    design_1_i/toplevel_0/U0/processor/processor/writeback/system_clk
    SLICE_X21Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/Q
                         net (fo=102, routed)         0.243     0.941    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/ADDRD0
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.828     0.828    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/WCLK
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X20Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.558     0.558    design_1_i/toplevel_0/U0/processor/processor/writeback/system_clk
    SLICE_X21Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/toplevel_0/U0/processor/processor/writeback/rd_addr_out_reg[0]/Q
                         net (fo=102, routed)         0.243     0.941    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/ADDRD0
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.828     0.828    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/WCLK
    SLICE_X20Y38         RAMD32                                       r  design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X20Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clk_clock_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      design_1_i/toplevel_0/U0/aee_ram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15     design_1_i/toplevel_0/U0/main_memory/memory_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y16     design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10     design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     design_1_i/toplevel_0/U0/main_memory/memory_reg_3_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6      design_1_i/toplevel_0/U0/aee_ram/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y8      design_1_i/toplevel_0/U0/main_memory/memory_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y17     design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11     design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     design_1_i/toplevel_0/U0/main_memory/memory_reg_3_0_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y42     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y35     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y35     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y35     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y35     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y36     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_64_127_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y36     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_64_127_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y36     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_64_127_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y36     design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_64_127_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y38     design_1_i/toplevel_0/U0/processor/processor/regfile/registers_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clock_generator
  To Clock:  timer_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       96.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.014ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 3.019ns (79.620%)  route 0.773ns (20.380%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.540 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.540    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_6
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                 96.014    

Slack (MET) :             96.022ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 3.011ns (79.577%)  route 0.773ns (20.423%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.532    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_4
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                 96.022    

Slack (MET) :             96.098ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 2.935ns (79.158%)  route 0.773ns (20.842%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.456 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.456    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_5
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 96.098    

Slack (MET) :             96.118ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 2.915ns (79.045%)  route 0.773ns (20.955%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.436 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.436    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_7
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 96.118    

Slack (MET) :             96.131ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 2.902ns (78.971%)  route 0.773ns (21.029%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.423 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.423    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                 96.131    

Slack (MET) :             96.139ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 2.894ns (78.925%)  route 0.773ns (21.075%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.415 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.415    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                 96.139    

Slack (MET) :             96.215ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 2.818ns (78.479%)  route 0.773ns (21.521%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.339 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 96.215    

Slack (MET) :             96.235ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 2.798ns (78.359%)  route 0.773ns (21.641%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.099 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.100    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.319 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.319    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]/C
                         clock pessimism             -0.010   101.556    
                         clock uncertainty           -0.111   101.445    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.109   101.554    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 96.235    

Slack (MET) :             96.411ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 2.785ns (78.295%)  route 0.772ns (21.705%))
  Logic Levels:           13  (CARRY4=13)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.305 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.305    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_6
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/C
                         clock pessimism              0.142   101.718    
                         clock uncertainty           -0.111   101.607    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.109   101.716    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]
  -------------------------------------------------------------------
                         required time                        101.716    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                 96.411    

Slack (MET) :             96.419ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (timer_clk_clock_generator rise@100.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 2.777ns (78.246%)  route 0.772ns (21.754%))
  Logic Levels:           13  (CARRY4=13)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.772     3.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.695 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.812    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[8]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.046    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.163    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.280    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[24]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[28]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.514 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.631 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.631    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[36]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.748 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[40]_i_1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]_i_1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.982    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[48]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.297 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.297    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_4
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/C
                         clock pessimism              0.142   101.718    
                         clock uncertainty           -0.111   101.607    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.109   101.716    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]
  -------------------------------------------------------------------
                         required time                        101.716    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 96.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.091 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.091    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.104 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.104    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator_en_clk
    SLICE_X21Y46         FDCE                                         r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     0.285 r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.341    design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2[0]
    SLICE_X21Y46         FDCE                                         r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator_en_clk
    SLICE_X21Y46         FDCE                                         r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.075     0.219    design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.127 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.127    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.129 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.129    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.078 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.131 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.131    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_7
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.078 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.144 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.144    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_5
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.078 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.167 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.167    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_6
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/Q
                         net (fo=2, routed)           0.127     0.881    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.037 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.038    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.078 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[56]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.169 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]_i_1_n_4
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     0.993    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator_en_clk
    SLICE_X21Y46         FDCE                                         r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.128     0.272 r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.327    design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2[6]
    SLICE_X21Y46         FDCE                                         r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator_en_clk
    SLICE_X21Y46         FDCE                                         r  design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)        -0.006     0.138    design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clock_generator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y1      design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y36     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y38     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y38     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y39     design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y46     design_1_i/toplevel_0/U0/clkgen/inst/seq_reg2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.790ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.944ns  (logic 0.478ns (50.613%)  route 0.466ns (49.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X31Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y4          FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 31.790    

Slack (MET) :             31.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.524%)  route 0.544ns (56.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.544     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y4          FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 31.821    

Slack (MET) :             31.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.466%)  route 0.593ns (56.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.593     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X23Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y2          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 31.858    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.851%)  route 0.439ns (51.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.439     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X23Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y2          FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.659%)  route 0.481ns (51.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.481     0.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y4          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             32.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.196%)  route 0.490ns (51.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.490     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y4          FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 32.009    

Slack (MET) :             32.013ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X23Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y2          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 32.013    

Slack (MET) :             32.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.848ns  (logic 0.456ns (53.767%)  route 0.392ns (46.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.392     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X25Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                 32.057    





---------------------------------------------------------------------------------------------------
From Clock:  system_clk_clock_generator
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 0.704ns (8.074%)  route 8.015ns (91.926%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.671     1.671    design_1_i/toplevel_0/U0/processor/arbiter/system_clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     2.127 r  design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/Q
                         net (fo=288, routed)         2.788     4.915    design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0_2
    SLICE_X18Y59         LUT4 (Prop_lut4_I0_O)        0.124     5.039 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_adr_out_o[7]_INST_0/O
                         net (fo=18, routed)          5.227    10.266    design_1_i/ila_0/inst/ila_core_inst/probe1[7]
    SLICE_X23Y12         LUT3 (Prop_lut3_I1_O)        0.124    10.390 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000    10.390    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X23Y12         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.491    12.683    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X23Y12         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.270    12.413    
    SLICE_X23Y12         FDRE (Setup_fdre_C_D)        0.032    12.445    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 1.326ns (16.163%)  route 6.878ns (83.837%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.671     1.671    design_1_i/toplevel_0/U0/processor/arbiter/system_clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     2.127 r  design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/Q
                         net (fo=288, routed)         1.775     3.902    design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0_2
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.124     4.026 f  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_2/O
                         net (fo=22, routed)          0.927     4.953    design_1_i/toplevel_0/U0/processor/arbiter/intercon_peripheral_reg[0]_1
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.150     5.103 f  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_9/O
                         net (fo=1, routed)           0.848     5.951    design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_9_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.348     6.299 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_5/O
                         net (fo=1, routed)           0.788     7.087    design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_5_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_1/O
                         net (fo=1, routed)           0.604     7.815    design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_1_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0/O
                         net (fo=5, routed)           1.936     9.875    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X30Y21         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    12.679    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X30Y21         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    12.679    
                         clock uncertainty           -0.270    12.409    
    SLICE_X30Y21         FDRE (Setup_fdre_C_D)       -0.031    12.378    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 1.326ns (16.197%)  route 6.861ns (83.803%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.671     1.671    design_1_i/toplevel_0/U0/processor/arbiter/system_clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     2.127 r  design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0/Q
                         net (fo=288, routed)         1.775     3.902    design_1_i/toplevel_0/U0/processor/arbiter/FSM_sequential_state_reg[1]_rep__0_2
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.124     4.026 f  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_2/O
                         net (fo=22, routed)          0.927     4.953    design_1_i/toplevel_0/U0/processor/arbiter/intercon_peripheral_reg[0]_1
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.150     5.103 f  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_9/O
                         net (fo=1, routed)           0.848     5.951    design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_9_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.348     6.299 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_5/O
                         net (fo=1, routed)           0.788     7.087    design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_5_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.211 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_1/O
                         net (fo=1, routed)           0.604     7.815    design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0_i_1_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0/O
                         net (fo=5, routed)           1.919     9.858    design_1_i/ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X34Y30         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.489    12.681    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y30         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/CLK
                         clock pessimism              0.000    12.681    
                         clock uncertainty           -0.270    12.411    
    SLICE_X34Y30         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.364    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/aee_ram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 2.702ns (33.728%)  route 5.309ns (66.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.715     1.715    design_1_i/toplevel_0/U0/aee_ram/system_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_ram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.169 r  design_1_i/toplevel_0/U0/aee_ram/memory_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.879     6.048    design_1_i/toplevel_0/U0/aee_ram/memory_reg_1_n_62
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.172 r  design_1_i/toplevel_0/U0/aee_ram/processor_dat_in_o[13]_INST_0_i_2/O
                         net (fo=1, routed)           1.038     7.210    design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[13]_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.334 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[13]_INST_0/O
                         net (fo=5, routed)           2.393     9.727    design_1_i/ila_0/inst/ila_core_inst/probe6[13]
    SLICE_X34Y24         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.483    12.675    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y24         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.000    12.675    
                         clock uncertainty           -0.270    12.405    
    SLICE_X34Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    12.375    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/aee_ram/memory_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 2.702ns (34.019%)  route 5.241ns (65.981%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.705     1.705    design_1_i/toplevel_0/U0/aee_ram/system_clk
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_ram/memory_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.159 r  design_1_i/toplevel_0/U0/aee_ram/memory_reg_3/DOBDO[4]
                         net (fo=1, routed)           2.170     6.330    design_1_i/toplevel_0/U0/aee_ram/memory_reg_3_n_63
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  design_1_i/toplevel_0/U0/aee_ram/processor_dat_in_o[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.022     7.476    design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[28]_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.124     7.600 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[28]_INST_0/O
                         net (fo=7, routed)           2.048     9.648    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[28]
    SLICE_X29Y25         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.482    12.674    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X29Y25         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism              0.000    12.674    
                         clock uncertainty           -0.270    12.404    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)       -0.062    12.342    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 2.578ns (32.362%)  route 5.388ns (67.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.712     1.712    design_1_i/toplevel_0/U0/main_memory/system_clk
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.166 r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/DOBDO[0]
                         net (fo=1, routed)           3.246     7.413    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6_n_67
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.537 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[14]_INST_0/O
                         net (fo=5, routed)           2.142     9.679    design_1_i/ila_0/inst/ila_core_inst/probe6[14]
    SLICE_X34Y24         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.483    12.675    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y24         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.000    12.675    
                         clock uncertainty           -0.270    12.405    
    SLICE_X34Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    12.386    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.578ns (32.600%)  route 5.330ns (67.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.712     1.712    design_1_i/toplevel_0/U0/main_memory/system_clk
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.166 r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/DOBDO[0]
                         net (fo=1, routed)           3.246     7.413    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6_n_67
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.537 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[14]_INST_0/O
                         net (fo=5, routed)           2.084     9.621    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[14]
    SLICE_X29Y24         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.482    12.674    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X29Y24         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000    12.674    
                         clock uncertainty           -0.270    12.404    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)       -0.047    12.357    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.578ns (32.882%)  route 5.262ns (67.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.704     1.704    design_1_i/toplevel_0/U0/main_memory/system_clk
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.158 r  design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5/DOBDO[0]
                         net (fo=1, routed)           3.024     7.182    design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5_n_67
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.306 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[21]_INST_0/O
                         net (fo=5, routed)           2.238     9.545    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[21]
    SLICE_X29Y27         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.485    12.677    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X29Y27         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.000    12.677    
                         clock uncertainty           -0.270    12.407    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)       -0.061    12.346    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 2.826ns (36.070%)  route 5.009ns (63.930%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.709     1.709    design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.163 r  design_1_i/toplevel_0/U0/aee_rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.665     5.829    design_1_i/toplevel_0/U0/intercon_error/douta[0]
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  design_1_i/toplevel_0/U0/intercon_error/processor_dat_in_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.493     6.445    design_1_i/toplevel_0/U0/intercon_error/processor_dat_in_o[0]_INST_0_i_3_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.569 r  design_1_i/toplevel_0/U0/intercon_error/processor_dat_in_o[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.377    design_1_i/toplevel_0/U0/timer1/processor_dat_in_o[0]_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.501 r  design_1_i/toplevel_0/U0/timer1/processor_dat_in_o[0]_INST_0/O
                         net (fo=5, routed)           2.043     9.544    design_1_i/ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X34Y21         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.488    12.680    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y21         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/CLK
                         clock pessimism              0.000    12.680    
                         clock uncertainty           -0.270    12.410    
    SLICE_X34Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.363    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/aee_ram/memory_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 2.702ns (34.633%)  route 5.100ns (65.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.705     1.705    design_1_i/toplevel_0/U0/aee_ram/system_clk
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/toplevel_0/U0/aee_ram/memory_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.159 r  design_1_i/toplevel_0/U0/aee_ram/memory_reg_3/DOBDO[4]
                         net (fo=1, routed)           2.170     6.330    design_1_i/toplevel_0/U0/aee_ram/memory_reg_3_n_63
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  design_1_i/toplevel_0/U0/aee_ram/processor_dat_in_o[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.022     7.476    design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[28]_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.124     7.600 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[28]_INST_0/O
                         net (fo=7, routed)           1.907     9.507    design_1_i/ila_0/inst/ila_core_inst/probe6[28]
    SLICE_X8Y25          SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.490    12.682    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y25          SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/CLK
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.270    12.412    
    SLICE_X8Y25          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.368    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  2.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.254ns (20.032%)  route 1.014ns (79.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.563     0.563    design_1_i/toplevel_0/U0/timer1/system_clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg[9]/Q
                         net (fo=1, routed)           0.140     0.867    design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg_n_0_[9]
    SLICE_X16Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  design_1_i/toplevel_0/U0/timer1/processor_dat_in_o[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.196     1.108    design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[9]
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.153 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[9]_INST_0/O
                         net (fo=5, routed)           0.677     1.831    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[9]
    SLICE_X29Y24         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.815     1.185    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X29Y24         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.270     1.455    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.078     1.533    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[sel][1]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.210ns (16.942%)  route 1.029ns (83.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.556     0.556    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X20Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[sel][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[sel][1]/Q
                         net (fo=6, routed)           0.521     1.240    design_1_i/toplevel_0/U0/processor/arbiter/processor_sel_out_o[3][1]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.046     1.286 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_sel_out_o[1]_INST_0/O
                         net (fo=2, routed)           0.509     1.795    design_1_i/ila_0/inst/ila_core_inst/probe2[1]
    SLICE_X28Y13         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.826     1.196    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X28Y13         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.270     1.466    
    SLICE_X28Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.028     1.494    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/wb_outputs_reg[adr][28]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.226ns (17.542%)  route 1.062ns (82.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.557     0.557    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X23Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/wb_outputs_reg[adr][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/wb_outputs_reg[adr][28]/Q
                         net (fo=3, routed)           0.418     1.103    design_1_i/toplevel_0/U0/processor/arbiter/write_error_address_reg[31]_0[26]
    SLICE_X23Y32         LUT4 (Prop_lut4_I3_O)        0.098     1.201 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_adr_out_o[28]_INST_0/O
                         net (fo=4, routed)           0.644     1.845    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[13]
    SLICE_X25Y20         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.817     1.187    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X25Y20         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.270     1.457    
    SLICE_X25Y20         FDRE (Hold_fdre_C_D)         0.070     1.527    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/uart1/txd_reg/C
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.141ns (10.747%)  route 1.171ns (89.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.584     0.584    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X5Y42          FDSE                                         r  design_1_i/toplevel_0/U0/uart1/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.141     0.725 r  design_1_i/toplevel_0/U0/uart1/txd_reg/Q
                         net (fo=4, routed)           1.171     1.896    design_1_i/ila_0/inst/ila_core_inst/probe9[0]
    SLICE_X20Y24         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.814     1.184    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X20Y24         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.270     1.454    
    SLICE_X20Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.563    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[sel][1]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.210ns (16.659%)  route 1.051ns (83.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.556     0.556    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X20Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[sel][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[sel][1]/Q
                         net (fo=6, routed)           0.521     1.240    design_1_i/toplevel_0/U0/processor/arbiter/processor_sel_out_o[3][1]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.046     1.286 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_sel_out_o[1]_INST_0/O
                         net (fo=2, routed)           0.530     1.816    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[1]
    SLICE_X28Y15         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.825     1.195    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X28Y15         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.270     1.465    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.017     1.482    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/main_memory/read_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.186ns (13.886%)  route 1.153ns (86.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.565     0.565    design_1_i/toplevel_0/U0/main_memory/system_clk
    SLICE_X13Y41         FDRE                                         r  design_1_i/toplevel_0/U0/main_memory/read_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  design_1_i/toplevel_0/U0/main_memory/read_ack_reg/Q
                         net (fo=2, routed)           0.283     0.988    design_1_i/toplevel_0/U0/processor/arbiter/read_ack_reg_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.033 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_ack_in_o_INST_0/O
                         net (fo=5, routed)           0.871     1.904    design_1_i/ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X34Y30         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.822     1.192    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y30         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.270     1.462    
    SLICE_X34Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.564    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.231ns (17.100%)  route 1.120ns (82.900%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.564     0.564    design_1_i/toplevel_0/U0/timer1/system_clk
    SLICE_X15Y49         FDRE                                         r  design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg[17]/Q
                         net (fo=1, routed)           0.112     0.817    design_1_i/toplevel_0/U0/timer1/wb_dat_out_reg_n_0_[17]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.862 r  design_1_i/toplevel_0/U0/timer1/processor_dat_in_o[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.266     1.128    design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[17]
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.173 r  design_1_i/toplevel_0/U0/main_memory/processor_dat_in_o[17]_INST_0/O
                         net (fo=5, routed)           0.742     1.914    design_1_i/ila_0/inst/ila_core_inst/probe6[17]
    SLICE_X30Y28         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.819     1.189    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y28         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.270     1.459    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.568    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/icache_enabled.icache/wb_outputs_reg[adr][27]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.186ns (14.135%)  route 1.130ns (85.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.555     0.555    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X22Y33         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/wb_outputs_reg[adr][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/wb_outputs_reg[adr][27]/Q
                         net (fo=1, routed)           0.380     1.076    design_1_i/toplevel_0/U0/processor/arbiter/write_error_address_reg[31]_0[25]
    SLICE_X22Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.121 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_adr_out_o[27]_INST_0/O
                         net (fo=6, routed)           0.750     1.870    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[12]
    SLICE_X25Y20         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.817     1.187    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X25Y20         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.270     1.457    
    SLICE_X25Y20         FDRE (Hold_fdre_C_D)         0.066     1.523    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/uart1/txd_reg/C
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.141ns (10.949%)  route 1.147ns (89.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.584     0.584    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X5Y42          FDSE                                         r  design_1_i/toplevel_0/U0/uart1/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.141     0.725 r  design_1_i/toplevel_0/U0/uart1/txd_reg/Q
                         net (fo=4, routed)           1.147     1.871    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X17Y20         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.820     1.190    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X17Y20         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.270     1.460    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.060     1.520    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[adr][19]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.907%)  route 1.151ns (86.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.557     0.557    design_1_i/toplevel_0/U0/processor/dmem_if/system_clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[adr][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/toplevel_0/U0/processor/dmem_if/wb_outputs_reg[adr][19]/Q
                         net (fo=2, routed)           0.291     0.989    design_1_i/toplevel_0/U0/processor/arbiter/write_error_address_reg[31][19]
    SLICE_X22Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.034 r  design_1_i/toplevel_0/U0/processor/arbiter/processor_adr_out_o[19]_INST_0/O
                         net (fo=6, routed)           0.860     1.894    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[4]
    SLICE_X25Y15         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.822     1.192    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X25Y15         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.270     1.462    
    SLICE_X25Y15         FDRE (Hold_fdre_C_D)         0.075     1.537    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.184%)  route 0.678ns (61.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.678     1.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y1          FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.419ns (39.855%)  route 0.632ns (60.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.632     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X23Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y3          FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.683    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.443%)  route 0.483ns (53.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.483     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y5          FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.901ns  (logic 0.419ns (46.500%)  route 0.482ns (53.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.482     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X23Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y3          FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.924%)  route 0.437ns (51.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.437     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X31Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y5          FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.742%)  route 0.563ns (55.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.563     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y6          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  8.886    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.954ns  (logic 0.456ns (47.778%)  route 0.498ns (52.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.498     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y6          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.845ns  (logic 0.456ns (53.977%)  route 0.389ns (46.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.389     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y1          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  9.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  system_clk_clock_generator

Setup :            1  Failing Endpoint ,  Worst Slack       -0.001ns,  Total Violation       -0.001ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.277ns  (logic 2.781ns (33.600%)  route 5.496ns (66.400%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 f  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.286    13.682    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.297    13.979 r  design_1_i/toplevel_0/U0/reset_controller/csr_addr_out[11]_i_1/O
                         net (fo=245, routed)         0.492    14.470    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/load_buffer_reg[95]_0
    SLICE_X29Y35         LUT4 (Prop_lut4_I2_O)        0.124    14.594 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/instruction[31]_i_3/O
                         net (fo=6, routed)           0.431    15.025    design_1_i/toplevel_0/U0/processor/processor/fetch/pc_reg[1]_0
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.124    15.149 r  design_1_i/toplevel_0/U0/processor/processor/fetch/pc[1]_i_3/O
                         net (fo=31, routed)          0.671    15.820    design_1_i/toplevel_0/U0/processor/processor/fetch/pc_next1
    SLICE_X29Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.944 r  design_1_i/toplevel_0/U0/processor/processor/fetch/pc[7]_i_2/O
                         net (fo=1, routed)           0.596    16.540    design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/pc_reg[7]
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.124    16.664 r  design_1_i/toplevel_0/U0/processor/processor/execute/alu_instance/pc[7]_i_1/O
                         net (fo=3, routed)           0.306    16.970    design_1_i/toplevel_0/U0/processor/processor/fetch/D[7]
    SLICE_X27Y33         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_memory_reg_0_i_4/O
                         net (fo=53, routed)          1.031    18.125    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_0_2/ADDRC3
    SLICE_X30Y35         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    18.249 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/tag_memory_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.580    18.830    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_36_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.124    18.954 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_81/O
                         net (fo=1, routed)           0.655    19.609    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_81_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I4_O)        0.124    19.733 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_36/O
                         net (fo=1, routed)           0.000    19.733    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_i_36_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.265 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.265    design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_reg_i_13_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.493 r  design_1_i/toplevel_0/U0/processor/processor/fetch/cache_hit_reg_i_4/CO[2]
                         net (fo=1, routed)           0.448    20.941    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/CO[0]
    SLICE_X26Y33         LUT4 (Prop_lut4_I3_O)        0.313    21.254 r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_i_1/O
                         net (fo=1, routed)           0.000    21.254    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/p_3_out
    SLICE_X26Y33         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.492    21.492    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/system_clk
    SLICE_X26Y33         FDRE                                         r  design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg/C
                         clock pessimism              0.000    21.492    
                         clock uncertainty           -0.270    21.222    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)        0.031    21.253    design_1_i/toplevel_0/U0/processor/icache_enabled.icache/cache_hit_reg
  -------------------------------------------------------------------
                         required time                         21.253    
                         arrival time                         -21.254    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.921ns  (logic 0.741ns (12.514%)  route 5.180ns (87.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    14.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    14.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        4.081    18.898    design_1_i/toplevel_0/U0/processor/processor/decode/reset
    SLICE_X31Y44         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/processor/decode/system_clk
    SLICE_X31Y44         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[21]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.270    21.229    
    SLICE_X31Y44         FDSE (Setup_fdse_C_S)       -0.637    20.592    design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         20.592    
                         arrival time                         -18.898    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.921ns  (logic 0.741ns (12.514%)  route 5.180ns (87.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    14.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    14.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        4.081    18.898    design_1_i/toplevel_0/U0/processor/processor/decode/reset
    SLICE_X31Y44         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/processor/decode/system_clk
    SLICE_X31Y44         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[23]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.270    21.229    
    SLICE_X31Y44         FDSE (Setup_fdse_C_S)       -0.637    20.592    design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         20.592    
                         arrival time                         -18.898    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.061ns  (logic 0.964ns (15.906%)  route 5.097ns (84.094%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 21.539 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 f  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.286    13.682    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.297    13.979 r  design_1_i/toplevel_0/U0/reset_controller/csr_addr_out[11]_i_1/O
                         net (fo=245, routed)         2.138    16.117    design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_3_0_6
    SLICE_X20Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.241 r  design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_1_0_2_i_1/O
                         net (fo=10, routed)          1.993    18.233    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_2_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.124    18.357 r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6_ENARDEN_cooolgate_en_gate_32/O
                         net (fo=1, routed)           0.680    19.038    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6_ENARDEN_cooolgate_en_sig_25
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.539    21.539    design_1_i/toplevel_0/U0/main_memory/system_clk
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/CLKARDCLK
                         clock pessimism              0.000    21.539    
                         clock uncertainty           -0.270    21.269    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.826    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -19.038    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.990ns  (logic 0.840ns (14.023%)  route 5.150ns (85.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 21.538 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 f  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.286    13.682    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.297    13.979 r  design_1_i/toplevel_0/U0/reset_controller/csr_addr_out[11]_i_1/O
                         net (fo=245, routed)         2.290    16.269    design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_3_0_6
    SLICE_X20Y55         LUT6 (Prop_lut6_I0_O)        0.124    16.393 r  design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_1_0_2_i_2/O
                         net (fo=10, routed)          2.575    18.967    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_2_3
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.538    21.538    design_1_i/toplevel_0/U0/main_memory/system_clk
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6/CLKBWRCLK
                         clock pessimism              0.000    21.538    
                         clock uncertainty           -0.270    21.268    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.825    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_6
  -------------------------------------------------------------------
                         required time                         20.825    
                         arrival time                         -18.967    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.851ns  (logic 0.964ns (16.477%)  route 4.887ns (83.523%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 f  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.286    13.682    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.297    13.979 r  design_1_i/toplevel_0/U0/reset_controller/csr_addr_out[11]_i_1/O
                         net (fo=245, routed)         2.138    16.117    design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_3_0_6
    SLICE_X20Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.241 r  design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_1_0_2_i_1/O
                         net (fo=10, routed)          2.120    18.361    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_2_2
    SLICE_X6Y87          LUT2 (Prop_lut2_I1_O)        0.124    18.485 r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_5_ENARDEN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.343    18.828    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_5_ENARDEN_cooolgate_en_sig_24
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.535    21.535    design_1_i/toplevel_0/U0/main_memory/system_clk
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_5/CLKARDCLK
                         clock pessimism              0.000    21.535    
                         clock uncertainty           -0.270    21.265    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.822    design_1_i/toplevel_0/U0/main_memory/memory_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         20.822    
                         arrival time                         -18.828    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.795ns  (logic 0.964ns (16.635%)  route 4.831ns (83.365%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 f  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.286    13.682    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.297    13.979 r  design_1_i/toplevel_0/U0/reset_controller/csr_addr_out[11]_i_1/O
                         net (fo=245, routed)         2.095    16.074    design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_3_0_6
    SLICE_X20Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.198 r  design_1_i/toplevel_0/U0/processor/arbiter/memory_reg_2_0_4_i_1/O
                         net (fo=10, routed)          1.967    18.165    design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_4_1
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.124    18.289 r  design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5_ENARDEN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.483    18.772    design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5_ENARDEN_cooolgate_en_sig_30
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.532    21.532    design_1_i/toplevel_0/U0/main_memory/system_clk
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5/CLKARDCLK
                         clock pessimism              0.000    21.532    
                         clock uncertainty           -0.270    21.262    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.819    design_1_i/toplevel_0/U0/main_memory/memory_reg_2_0_5
  -------------------------------------------------------------------
                         required time                         20.819    
                         arrival time                         -18.772    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.467ns  (logic 0.741ns (13.555%)  route 4.726ns (86.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    14.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    14.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.627    18.444    design_1_i/toplevel_0/U0/processor/processor/decode/reset
    SLICE_X30Y45         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/processor/decode/system_clk
    SLICE_X30Y45         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[19]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.270    21.229    
    SLICE_X30Y45         FDSE (Setup_fdse_C_S)       -0.732    20.497    design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         20.497    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.467ns  (logic 0.741ns (13.555%)  route 4.726ns (86.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    14.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    14.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.627    18.444    design_1_i/toplevel_0/U0/processor/processor/decode/reset
    SLICE_X30Y45         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/processor/decode/system_clk
    SLICE_X30Y45         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[27]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.270    21.229    
    SLICE_X30Y45         FDSE (Setup_fdse_C_S)       -0.732    20.497    design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         20.497    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.467ns  (logic 0.741ns (13.555%)  route 4.726ns (86.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 12.977 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    12.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    13.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    14.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    14.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.627    18.444    design_1_i/toplevel_0/U0/processor/processor/decode/reset
    SLICE_X30Y45         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.499    21.499    design_1_i/toplevel_0/U0/processor/processor/decode/system_clk
    SLICE_X30Y45         FDSE                                         r  design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[28]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.270    21.229    
    SLICE_X30Y45         FDSE (Setup_fdse_C_S)       -0.732    20.497    design_1_i/toplevel_0/U0/processor/processor/decode/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         20.497    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  2.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/reset_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.466%)  route 0.292ns (69.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.292     1.320    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.852     0.852    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/counter_reg[0]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.270     1.122    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.022     1.144    design_1_i/toplevel_0/U0/reset_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.276%)  route 0.357ns (65.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.357     1.392    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.437 r  design_1_i/toplevel_0/U0/uart1/rx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/toplevel_0/U0/uart1/rx_byte[2]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[2]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.092     1.194    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.122%)  route 0.412ns (68.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.412     1.447    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.492 r  design_1_i/toplevel_0/U0/uart1/rx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.492    design_1_i/toplevel_0/U0/uart1/rx_byte[3]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.092     1.194    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.797%)  route 0.460ns (71.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.460     1.495    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.540 r  design_1_i/toplevel_0/U0/uart1/rx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.540    design_1_i/toplevel_0/U0/uart1/rx_byte[5]_i_1_n_0
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[5]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.092     1.194    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.692%)  route 0.462ns (71.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.462     1.498    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.543 r  design_1_i/toplevel_0/U0/uart1/rx_byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.543    design_1_i/toplevel_0/U0/uart1/rx_byte[7]_i_1_n_0
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[7]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.092     1.194    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.861%)  route 0.482ns (72.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.482     1.517    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.562 r  design_1_i/toplevel_0/U0/uart1/rx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.562    design_1_i/toplevel_0/U0/uart1/rx_byte[1]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.092     1.194    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.861%)  route 0.482ns (72.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.482     1.517    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.562 r  design_1_i/toplevel_0/U0/uart1/rx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.562    design_1_i/toplevel_0/U0/uart1/rx_byte[0]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.091     1.193    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.226ns (32.986%)  route 0.459ns (67.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.098     1.585 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_i_1/O
                         net (fo=1, routed)           0.000     1.585    design_1_i/toplevel_0/U0/reset_controller/slow_reset_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.852     0.852    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.270     1.122    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.092     1.214    design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.750%)  route 0.484ns (72.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.484     1.520    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.565 r  design_1_i/toplevel_0/U0/uart1/rx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.565    design_1_i/toplevel_0/U0/uart1/rx_byte[6]_i_1_n_0
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[6]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.092     1.194    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/uart1/rx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.318%)  route 0.521ns (73.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.554     0.895    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y26          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.036 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=12, routed)          0.521     1.556    design_1_i/toplevel_0/U0/uart1/uart1_rxd
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.601 r  design_1_i/toplevel_0/U0/uart1/rx_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.601    design_1_i/toplevel_0/U0/uart1/rx_byte[4]_i_1_n_0
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.832     0.832    design_1_i/toplevel_0/U0/uart1/system_clk
    SLICE_X11Y38         FDRE                                         r  design_1_i/toplevel_0/U0/uart1/rx_byte_reg[4]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.270     1.102    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.091     1.193    design_1_i/toplevel_0/U0/uart1/rx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clock_generator
  To Clock:  system_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       15.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.890ns (22.225%)  route 3.114ns (77.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.747     1.747    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     2.265 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/Q
                         net (fo=2, routed)           1.900     4.165    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[3]
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[3]_i_6/O
                         net (fo=1, routed)           0.636     4.925    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[3]_1
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.049 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[3]_i_4/O
                         net (fo=1, routed)           0.578     5.627    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[3]_i_4_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.751 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     5.751    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[3]
    SLICE_X39Y41         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.574    21.574    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X39Y41         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[3]/C
                         clock pessimism             -0.171    21.403    
                         clock uncertainty           -0.231    21.173    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.029    21.202    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         21.202    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.851ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.890ns (24.754%)  route 2.705ns (75.246%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.570 - 20.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.752     1.752    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     2.270 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[39]/Q
                         net (fo=2, routed)           1.481     3.751    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[7]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.875 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[7]_i_13/O
                         net (fo=1, routed)           0.581     4.456    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[7]_2
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.124     4.580 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[7]_i_5/O
                         net (fo=1, routed)           0.643     5.223    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[7]_i_5_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.347 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     5.347    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[7]
    SLICE_X41Y34         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.570    21.570    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[7]/C
                         clock pessimism             -0.171    21.399    
                         clock uncertainty           -0.231    21.169    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.029    21.198    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         21.198    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 15.851    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.890ns (25.198%)  route 2.642ns (74.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 21.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.751     1.751    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     2.269 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[22]/Q
                         net (fo=2, routed)           1.521     3.790    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[22]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.914 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[22]_i_7/O
                         net (fo=1, routed)           0.575     4.489    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[22]_1
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.613 f  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[22]_i_4/O
                         net (fo=1, routed)           0.546     5.159    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[22]_i_4_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.124     5.283 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[22]_i_1/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[22]
    SLICE_X39Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.566    21.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[22]/C
                         clock pessimism             -0.171    21.395    
                         clock uncertainty           -0.231    21.164    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)        0.029    21.193    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         21.193    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             15.927ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.890ns (25.321%)  route 2.625ns (74.679%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 21.566 - 20.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.751     1.751    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y42         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     2.269 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[25]/Q
                         net (fo=2, routed)           1.314     3.583    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[25]
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.707 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[25]_i_7/O
                         net (fo=1, routed)           0.578     4.285    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[25]_1
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.409 f  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[25]_i_4/O
                         net (fo=1, routed)           0.733     5.142    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[25]_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.124     5.266 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[25]_i_1/O
                         net (fo=1, routed)           0.000     5.266    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[25]
    SLICE_X37Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.566    21.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[25]/C
                         clock pessimism             -0.171    21.395    
                         clock uncertainty           -0.231    21.164    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.029    21.193    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         21.193    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 15.927    

Slack (MET) :             15.936ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.890ns (25.274%)  route 2.631ns (74.726%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.748     1.748    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     2.266 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/Q
                         net (fo=2, routed)           1.253     3.519    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[4]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.643 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[4]_i_8/O
                         net (fo=1, routed)           0.802     4.445    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[4]_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.569 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[4]_i_4/O
                         net (fo=1, routed)           0.576     5.145    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[4]_i_4_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.269 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.269    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[4]
    SLICE_X43Y42         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.575    21.575    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X43Y42         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[4]/C
                         clock pessimism             -0.171    21.404    
                         clock uncertainty           -0.231    21.174    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)        0.031    21.205    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         21.205    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                 15.936    

Slack (MET) :             15.964ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.516%)  route 2.598ns (74.484%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.751     1.751    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     2.269 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[20]/Q
                         net (fo=2, routed)           1.240     3.509    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[20]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[20]_i_6/O
                         net (fo=1, routed)           0.684     4.317    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[20]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.441 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[20]_i_3/O
                         net (fo=1, routed)           0.674     5.115    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[20]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.239 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[20]_i_1/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[20]
    SLICE_X36Y43         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.575    21.575    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X36Y43         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[20]/C
                         clock pessimism             -0.171    21.404    
                         clock uncertainty           -0.231    21.174    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.029    21.203    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         21.203    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 15.964    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.890ns (26.288%)  route 2.496ns (73.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 21.491 - 20.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.742     1.742    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     2.260 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[59]/Q
                         net (fo=2, routed)           1.409     3.669    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[27]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.124     3.793 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[27]_i_6/O
                         net (fo=1, routed)           0.539     4.333    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[27]_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124     4.457 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[27]_i_3/O
                         net (fo=1, routed)           0.547     5.004    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[27]_i_3_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[27]_i_1/O
                         net (fo=1, routed)           0.000     5.128    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[27]
    SLICE_X35Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.491    21.491    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X35Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[27]/C
                         clock pessimism             -0.171    21.320    
                         clock uncertainty           -0.231    21.089    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.029    21.118    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         21.118    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             16.029ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.890ns (25.977%)  route 2.536ns (74.023%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.750     1.750    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y40         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     2.268 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[16]/Q
                         net (fo=2, routed)           1.118     3.386    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[16]
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[16]_i_7/O
                         net (fo=1, routed)           0.645     4.155    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[16]_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.279 f  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[16]_i_4/O
                         net (fo=1, routed)           0.773     5.052    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[16]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.176 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[16]_i_1/O
                         net (fo=1, routed)           0.000     5.176    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[16]
    SLICE_X43Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.577    21.577    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X43Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[16]/C
                         clock pessimism             -0.171    21.406    
                         clock uncertainty           -0.231    21.176    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.029    21.205    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         21.205    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                 16.029    

Slack (MET) :             16.030ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.890ns (26.008%)  route 2.532ns (73.992%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.753     1.753    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/Q
                         net (fo=2, routed)           1.556     3.827    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[12]
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[12]_i_7/O
                         net (fo=1, routed)           0.573     4.524    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[12]_1
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.648 f  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[12]_i_4/O
                         net (fo=1, routed)           0.403     5.051    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[12]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     5.175    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[12]
    SLICE_X41Y48         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.577    21.577    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[12]/C
                         clock pessimism             -0.171    21.406    
                         clock uncertainty           -0.231    21.176    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.029    21.205    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         21.205    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 16.030    

Slack (MET) :             16.161ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.890ns (27.034%)  route 2.402ns (72.966%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677     1.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.749     1.749    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     2.267 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/Q
                         net (fo=2, routed)           1.268     3.535    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[10]
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.659 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[10]_i_7/O
                         net (fo=1, routed)           0.583     4.242    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[10]_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124     4.366 f  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[10]_i_4/O
                         net (fo=1, routed)           0.551     4.917    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[10]_i_4_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.041 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     5.041    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[10]
    SLICE_X41Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487    21.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    19.909    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.574    21.574    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X41Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[10]/C
                         clock pessimism             -0.171    21.403    
                         clock uncertainty           -0.231    21.173    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)        0.029    21.202    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         21.202    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                 16.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.299ns (39.961%)  route 0.449ns (60.039%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.589     0.589    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/Q
                         net (fo=2, routed)           0.146     0.899    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[29]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.944 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[29]_i_8/O
                         net (fo=1, routed)           0.192     1.136    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[29]_1
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.181 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[29]_i_4/O
                         net (fo=1, routed)           0.111     1.292    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[29]_i_4_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.337 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[29]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[29]
    SLICE_X37Y52         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[29]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.231     1.139    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.091     1.230    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.299ns (36.980%)  route 0.510ns (63.020%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/Q
                         net (fo=2, routed)           0.210     0.965    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[13]
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.010 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[13]_i_6/O
                         net (fo=1, routed)           0.135     1.145    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[13]_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.190 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[13]_i_3/O
                         net (fo=1, routed)           0.164     1.354    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[13]_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.399 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     1.399    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[13]
    SLICE_X41Y48         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.862     0.862    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[13]/C
                         clock pessimism              0.049     0.911    
                         clock uncertainty            0.231     1.142    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.092     1.234    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.299ns (36.049%)  route 0.530ns (63.951%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.587     0.587    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/Q
                         net (fo=2, routed)           0.238     0.989    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[5]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.034 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[5]_i_6/O
                         net (fo=1, routed)           0.157     1.191    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[5]_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.236 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[5]_i_3/O
                         net (fo=1, routed)           0.135     1.371    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[5]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.416 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[5]
    SLICE_X41Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.857     0.857    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X41Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[5]/C
                         clock pessimism              0.049     0.906    
                         clock uncertainty            0.231     1.137    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091     1.228    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.299ns (35.858%)  route 0.535ns (64.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.589     0.589    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/Q
                         net (fo=2, routed)           0.276     1.029    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[28]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.074 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[28]_i_6/O
                         net (fo=1, routed)           0.200     1.274    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[28]_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.319 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[28]_i_3/O
                         net (fo=1, routed)           0.059     1.378    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[28]_i_3_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.423 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[28]_i_1/O
                         net (fo=1, routed)           0.000     1.423    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[28]
    SLICE_X36Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.860     0.860    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[28]/C
                         clock pessimism              0.049     0.909    
                         clock uncertainty            0.231     1.140    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091     1.231    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.299ns (34.163%)  route 0.576ns (65.837%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.589     0.589    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/Q
                         net (fo=2, routed)           0.294     1.047    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[30]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.092 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[30]_i_10/O
                         net (fo=1, routed)           0.137     1.229    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[30]_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.274 f  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[30]_i_5/O
                         net (fo=1, routed)           0.145     1.419    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[30]_i_5_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.464 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[30]_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[30]
    SLICE_X38Y53         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.858     0.858    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[30]/C
                         clock pessimism              0.049     0.907    
                         clock uncertainty            0.231     1.138    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     1.259    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.299ns (34.946%)  route 0.557ns (65.054%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.590     0.590    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y46         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[43]/Q
                         net (fo=2, routed)           0.204     0.958    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[11]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.003 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[11]_i_6/O
                         net (fo=1, routed)           0.137     1.140    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[11]_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.185 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[11]_i_3/O
                         net (fo=1, routed)           0.215     1.400    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[11]_i_3_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.445 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.445    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[11]
    SLICE_X39Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.857     0.857    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X39Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[11]/C
                         clock pessimism              0.049     0.906    
                         clock uncertainty            0.231     1.137    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091     1.228    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.299ns (34.842%)  route 0.559ns (65.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[49]/Q
                         net (fo=2, routed)           0.250     1.005    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[17]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.050 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[17]_i_6/O
                         net (fo=1, routed)           0.115     1.165    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[17]_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.210 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[17]_i_3/O
                         net (fo=1, routed)           0.193     1.404    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[17]_i_3_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.449 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[17]_i_1/O
                         net (fo=1, routed)           0.000     1.449    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[17]
    SLICE_X39Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X39Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[17]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.231     1.139    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.091     1.230    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.299ns (32.756%)  route 0.614ns (67.244%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.590     0.590    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[32]/Q
                         net (fo=2, routed)           0.268     1.021    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.066 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[0]_i_6/O
                         net (fo=1, routed)           0.210     1.276    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[0]_2
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.321 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[0]_i_4/O
                         net (fo=1, routed)           0.136     1.457    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[0]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.502 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[0]
    SLICE_X43Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.859     0.859    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X43Y39         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[0]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.231     1.139    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.091     1.230    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.299ns (32.471%)  route 0.622ns (67.529%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.591     0.591    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/Q
                         net (fo=2, routed)           0.251     1.005    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/data11[21]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.050 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[21]_i_6/O
                         net (fo=1, routed)           0.171     1.221    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[21]_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.266 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[21]_i_3/O
                         net (fo=1, routed)           0.200     1.466    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[21]_i_3_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.511 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[21]_i_1/O
                         net (fo=1, routed)           0.000     1.511    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[21]
    SLICE_X36Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.860     0.860    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[21]/C
                         clock pessimism              0.049     0.909    
                         clock uncertainty            0.231     1.140    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.231    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - timer_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.299ns (32.170%)  route 0.630ns (67.830%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.587     0.587    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/Q
                         net (fo=2, routed)           0.291     1.041    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg_n_0_[6]
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.086 r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/read_data_out[6]_i_6/O
                         net (fo=1, routed)           0.171     1.258    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out_reg[6]_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.303 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[6]_i_3/O
                         net (fo=1, routed)           0.168     1.471    design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[6]_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.516 r  design_1_i/toplevel_0/U0/processor/processor/decode/read_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.516    design_1_i/toplevel_0/U0/processor/processor/csr_unit/D[6]
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.852     0.852    design_1_i/toplevel_0/U0/processor/processor/csr_unit/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[6]/C
                         clock pessimism              0.049     0.901    
                         clock uncertainty            0.231     1.132    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.091     1.223    design_1_i/toplevel_0/U0/processor/processor/csr_unit/read_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  timer_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.910ns  (logic 0.741ns (15.092%)  route 4.169ns (84.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    97.887    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
                         clock pessimism              0.000   101.566    
                         clock uncertainty           -0.285   101.281    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.549    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]
  -------------------------------------------------------------------
                         required time                        100.549    
                         arrival time                         -97.887    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.910ns  (logic 0.741ns (15.092%)  route 4.169ns (84.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    97.887    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/C
                         clock pessimism              0.000   101.566    
                         clock uncertainty           -0.285   101.281    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.549    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]
  -------------------------------------------------------------------
                         required time                        100.549    
                         arrival time                         -97.887    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.910ns  (logic 0.741ns (15.092%)  route 4.169ns (84.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    97.887    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/C
                         clock pessimism              0.000   101.566    
                         clock uncertainty           -0.285   101.281    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.549    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]
  -------------------------------------------------------------------
                         required time                        100.549    
                         arrival time                         -97.887    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.910ns  (logic 0.741ns (15.092%)  route 4.169ns (84.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    97.887    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/C
                         clock pessimism              0.000   101.566    
                         clock uncertainty           -0.285   101.281    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.549    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]
  -------------------------------------------------------------------
                         required time                        100.549    
                         arrival time                         -97.887    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.744ns  (logic 0.741ns (15.619%)  route 4.003ns (84.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    97.721    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]/C
                         clock pessimism              0.000   101.576    
                         clock uncertainty           -0.285   101.291    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.559    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]
  -------------------------------------------------------------------
                         required time                        100.559    
                         arrival time                         -97.721    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.744ns  (logic 0.741ns (15.619%)  route 4.003ns (84.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    97.721    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/C
                         clock pessimism              0.000   101.576    
                         clock uncertainty           -0.285   101.291    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.559    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]
  -------------------------------------------------------------------
                         required time                        100.559    
                         arrival time                         -97.721    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.744ns  (logic 0.741ns (15.619%)  route 4.003ns (84.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    97.721    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                         clock pessimism              0.000   101.576    
                         clock uncertainty           -0.285   101.291    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.559    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]
  -------------------------------------------------------------------
                         required time                        100.559    
                         arrival time                         -97.721    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.744ns  (logic 0.741ns (15.619%)  route 4.003ns (84.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    97.721    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/C
                         clock pessimism              0.000   101.576    
                         clock uncertainty           -0.285   101.291    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.559    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]
  -------------------------------------------------------------------
                         required time                        100.559    
                         arrival time                         -97.721    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.697ns  (logic 0.741ns (15.776%)  route 3.956ns (84.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.857    97.674    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/C
                         clock pessimism              0.000   101.576    
                         clock uncertainty           -0.285   101.291    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.732   100.559    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]
  -------------------------------------------------------------------
                         required time                        100.559    
                         arrival time                         -97.674    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clock_generator rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.697ns  (logic 0.741ns (15.776%)  route 3.956ns (84.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 92.977 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.669    92.977    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419    93.396 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.099    94.495    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.322    94.817 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.857    97.674    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/C
                         clock pessimism              0.000   101.576    
                         clock uncertainty           -0.285   101.291    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.732   100.559    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]
  -------------------------------------------------------------------
                         required time                        100.559    
                         arrival time                         -97.674    
  -------------------------------------------------------------------
                         slack                                  2.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.225ns (17.191%)  route 1.084ns (82.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     2.208    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.285     1.140    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.082    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.225ns (17.191%)  route 1.084ns (82.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     2.208    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.285     1.140    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.082    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.225ns (17.191%)  route 1.084ns (82.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     2.208    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.285     1.140    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.082    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.225ns (17.191%)  route 1.084ns (82.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     2.208    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.285     1.140    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.082    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.225ns (17.023%)  route 1.097ns (82.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     2.221    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.285     1.139    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.081    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.225ns (17.023%)  route 1.097ns (82.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     2.221    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.285     1.139    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.081    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.225ns (17.023%)  route 1.097ns (82.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     2.221    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.285     1.139    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.081    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.225ns (17.023%)  route 1.097ns (82.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     2.221    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.285     1.139    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.081    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.225ns (16.381%)  route 1.149ns (83.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.689     2.273    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.857     0.857    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.285     1.142    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.058     1.084    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.225ns (16.381%)  route 1.149ns (83.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.559     0.900    design_1_i/toplevel_0/U0/reset_controller/clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.459     1.487    design_1_i/toplevel_0/U0/reset_controller/fast_reset_reg_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.097     1.584 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.689     2.273    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.857     0.857    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.285     1.142    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.058     1.084    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  1.189    





---------------------------------------------------------------------------------------------------
From Clock:  system_clk_clock_generator
  To Clock:  timer_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       14.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.505ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.184ns  (logic 0.605ns (14.462%)  route 3.579ns (85.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    85.928    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]/C
                         clock pessimism             -0.171   101.395    
                         clock uncertainty           -0.231   101.164    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.432    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[60]
  -------------------------------------------------------------------
                         required time                        100.432    
                         arrival time                         -85.928    
  -------------------------------------------------------------------
                         slack                                 14.505    

Slack (MET) :             14.505ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.184ns  (logic 0.605ns (14.462%)  route 3.579ns (85.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    85.928    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]/C
                         clock pessimism             -0.171   101.395    
                         clock uncertainty           -0.231   101.164    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.432    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[61]
  -------------------------------------------------------------------
                         required time                        100.432    
                         arrival time                         -85.928    
  -------------------------------------------------------------------
                         slack                                 14.505    

Slack (MET) :             14.505ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.184ns  (logic 0.605ns (14.462%)  route 3.579ns (85.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    85.928    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]/C
                         clock pessimism             -0.171   101.395    
                         clock uncertainty           -0.231   101.164    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.432    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[62]
  -------------------------------------------------------------------
                         required time                        100.432    
                         arrival time                         -85.928    
  -------------------------------------------------------------------
                         slack                                 14.505    

Slack (MET) :             14.505ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.184ns  (logic 0.605ns (14.462%)  route 3.579ns (85.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 101.566 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        3.070    85.928    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.566   101.566    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]/C
                         clock pessimism             -0.171   101.395    
                         clock uncertainty           -0.231   101.164    
    SLICE_X38Y51         FDRE (Setup_fdre_C_R)       -0.732   100.432    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[63]
  -------------------------------------------------------------------
                         required time                        100.432    
                         arrival time                         -85.928    
  -------------------------------------------------------------------
                         slack                                 14.505    

Slack (MET) :             14.681ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.018ns  (logic 0.605ns (15.058%)  route 3.413ns (84.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    85.762    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]/C
                         clock pessimism             -0.171   101.406    
                         clock uncertainty           -0.231   101.175    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.443    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[52]
  -------------------------------------------------------------------
                         required time                        100.443    
                         arrival time                         -85.762    
  -------------------------------------------------------------------
                         slack                                 14.681    

Slack (MET) :             14.681ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.018ns  (logic 0.605ns (15.058%)  route 3.413ns (84.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    85.762    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]/C
                         clock pessimism             -0.171   101.406    
                         clock uncertainty           -0.231   101.175    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.443    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[53]
  -------------------------------------------------------------------
                         required time                        100.443    
                         arrival time                         -85.762    
  -------------------------------------------------------------------
                         slack                                 14.681    

Slack (MET) :             14.681ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.018ns  (logic 0.605ns (15.058%)  route 3.413ns (84.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    85.762    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]/C
                         clock pessimism             -0.171   101.406    
                         clock uncertainty           -0.231   101.175    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.443    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[54]
  -------------------------------------------------------------------
                         required time                        100.443    
                         arrival time                         -85.762    
  -------------------------------------------------------------------
                         slack                                 14.681    

Slack (MET) :             14.681ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        4.018ns  (logic 0.605ns (15.058%)  route 3.413ns (84.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.904    85.762    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]/C
                         clock pessimism             -0.171   101.406    
                         clock uncertainty           -0.231   101.175    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.732   100.443    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[55]
  -------------------------------------------------------------------
                         required time                        100.443    
                         arrival time                         -85.762    
  -------------------------------------------------------------------
                         slack                                 14.681    

Slack (MET) :             14.729ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        3.970ns  (logic 0.605ns (15.238%)  route 3.365ns (84.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.857    85.714    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]/C
                         clock pessimism             -0.171   101.406    
                         clock uncertainty           -0.231   101.175    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.732   100.443    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[44]
  -------------------------------------------------------------------
                         required time                        100.443    
                         arrival time                         -85.714    
  -------------------------------------------------------------------
                         slack                                 14.729    

Slack (MET) :             14.729ns  (required time - arrival time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (timer_clk_clock_generator rise@100.000ns - system_clk_clock_generator rise@80.000ns)
  Data Path Delay:        3.970ns  (logic 0.605ns (15.238%)  route 3.365ns (84.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 101.576 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 81.744 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    80.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.677    81.677    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    78.139 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    79.899    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        1.744    81.744    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    82.200 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.509    82.709    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.149    82.858 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        2.857    85.714    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.487   101.487    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    98.310 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    99.909    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   100.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          1.576   101.576    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y47         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]/C
                         clock pessimism             -0.171   101.406    
                         clock uncertainty           -0.231   101.175    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.732   100.443    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[45]
  -------------------------------------------------------------------
                         required time                        100.443    
                         arrival time                         -85.714    
  -------------------------------------------------------------------
                         slack                                 14.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.183ns (18.686%)  route 0.796ns (81.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     1.564    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]/C
                         clock pessimism              0.049     0.904    
                         clock uncertainty            0.231     1.135    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.077    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.183ns (18.686%)  route 0.796ns (81.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     1.564    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]/C
                         clock pessimism              0.049     0.904    
                         clock uncertainty            0.231     1.135    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.077    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.183ns (18.686%)  route 0.796ns (81.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     1.564    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]/C
                         clock pessimism              0.049     0.904    
                         clock uncertainty            0.231     1.135    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.077    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.183ns (18.686%)  route 0.796ns (81.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.625     1.564    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.855     0.855    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]/C
                         clock pessimism              0.049     0.904    
                         clock uncertainty            0.231     1.135    
    SLICE_X38Y37         FDRE (Hold_fdre_C_R)        -0.058     1.077    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.183ns (18.443%)  route 0.809ns (81.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     1.577    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]/C
                         clock pessimism              0.049     0.903    
                         clock uncertainty            0.231     1.134    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.076    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.183ns (18.443%)  route 0.809ns (81.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     1.577    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]/C
                         clock pessimism              0.049     0.903    
                         clock uncertainty            0.231     1.134    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.076    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.183ns (18.443%)  route 0.809ns (81.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     1.577    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]/C
                         clock pessimism              0.049     0.903    
                         clock uncertainty            0.231     1.134    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.076    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.183ns (18.443%)  route 0.809ns (81.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.638     1.577    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.854     0.854    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]/C
                         clock pessimism              0.049     0.903    
                         clock uncertainty            0.231     1.134    
    SLICE_X38Y36         FDRE (Hold_fdre_C_R)        -0.058     1.076    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.183ns (17.528%)  route 0.861ns (82.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.689     1.629    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.857     0.857    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]/C
                         clock pessimism              0.049     0.906    
                         clock uncertainty            0.231     1.137    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.058     1.079    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clock_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             timer_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.183ns (17.528%)  route 0.861ns (82.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.546     0.546    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    design_1_i/toplevel_0/U0/clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout1_buf/O
                         net (fo=2503, routed)        0.585     0.585    design_1_i/toplevel_0/U0/reset_controller/system_clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/toplevel_0/U0/reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.172     0.897    design_1_i/toplevel_0/U0/reset_controller/slow_reset
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.939 r  design_1_i/toplevel_0/U0/reset_controller/txd_i_1/O
                         net (fo=1090, routed)        0.689     1.629    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/reset
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.812     0.812    design_1_i/toplevel_0/U0/clkgen/inst/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  design_1_i/toplevel_0/U0/clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    design_1_i/toplevel_0/U0/clkgen/inst/timer_clk_clock_generator
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  design_1_i/toplevel_0/U0/clkgen/inst/clkout2_buf/O
                         net (fo=64, routed)          0.857     0.857    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/timer_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]/C
                         clock pessimism              0.049     0.906    
                         clock uncertainty            0.231     1.137    
    SLICE_X38Y38         FDRE (Hold_fdre_C_R)        -0.058     1.079    design_1_i/toplevel_0/U0/processor/processor/csr_unit/timer_counter/current_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.518ns (19.235%)  route 2.175ns (80.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.175     5.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.518ns (19.235%)  route 2.175ns (80.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.175     5.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.518ns (20.305%)  route 2.033ns (79.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.033     5.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X31Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.518ns (21.810%)  route 1.857ns (78.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.857     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y0          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X31Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.585%)  route 1.678ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.678     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.585%)  route 1.678ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.678     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.585%)  route 1.678ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.678     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.585%)  route 1.678ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.678     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.585%)  route 1.678ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.678     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.585%)  route 1.678ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.752     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     3.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.678     5.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  7.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.480%)  route 0.161ns (49.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.562     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X30Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.161     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.281     0.919    
    SLICE_X30Y7          FDPE (Remov_fdpe_C_PRE)     -0.071     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.480%)  route 0.161ns (49.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.562     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X30Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.161     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.281     0.919    
    SLICE_X30Y7          FDPE (Remov_fdpe_C_PRE)     -0.071     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.740%)  route 0.150ns (50.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.562     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDPE (Prop_fdpe_C_Q)         0.148     1.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.150     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.832     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y1          FDPE (Remov_fdpe_C_PRE)     -0.124     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.050%)  route 0.170ns (50.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.050%)  route 0.170ns (50.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.050%)  route 0.170ns (50.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.050%)  route 0.170ns (50.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.050%)  route 0.170ns (50.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.050%)  route 0.170ns (50.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.050%)  route 0.170ns (50.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.564     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X29Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4180, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X29Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.842ns (17.199%)  route 4.054ns (82.801%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.846     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X40Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.842ns (17.199%)  route 4.054ns (82.801%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.846     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X40Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.842ns (17.199%)  route 4.054ns (82.801%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.846     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X40Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.842ns (17.199%)  route 4.054ns (82.801%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.846     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X40Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.842ns (17.199%)  route 4.054ns (82.801%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.846     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X40Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.842ns (17.199%)  route 4.054ns (82.801%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.846     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X40Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.842ns (17.214%)  route 4.049ns (82.786%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.841     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X41Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 27.616    

Slack (MET) :             27.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.842ns (17.214%)  route 4.049ns (82.786%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.841     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X41Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 27.616    

Slack (MET) :             27.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.842ns (17.214%)  route 4.049ns (82.786%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.841     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X41Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 27.616    

Slack (MET) :             27.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.842ns (17.214%)  route 4.049ns (82.786%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.864     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.743     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     4.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.109     6.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.299     6.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.099     7.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.758 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.841     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.396    36.656    
                         clock uncertainty           -0.035    36.621    
    SLICE_X41Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 27.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.226%)  route 0.128ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X35Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.372     1.349    
    SLICE_X35Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.226%)  route 0.128ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X35Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.372     1.349    
    SLICE_X35Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.226%)  route 0.128ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.128     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X35Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.372     1.349    
    SLICE_X35Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.588%)  route 0.188ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.352     1.369    
    SLICE_X32Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.588%)  route 0.188ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.352     1.369    
    SLICE_X32Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.588%)  route 0.188ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y6          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.352     1.369    
    SLICE_X32Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.188     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.374     1.348    
    SLICE_X26Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.188     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.374     1.348    
    SLICE_X26Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.188     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.374     1.348    
    SLICE_X26Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.188     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.374     1.348    
    SLICE_X26Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.408    





