
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file '/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)


Process completed successfully.
# Wed Nov 27 11:06:13 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 321R, Built Aug 12 2024 03:04:30, @5574443

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/generic/lav-ate-es.v" (library work)
@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3270:17:3270:29|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3277:17:3277:28|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3320:17:3320:29|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3327:17:3327:28|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3370:17:3370:29|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3377:17:3377:28|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv" (library work)
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":124:14:124:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":134:14:134:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1131:12:1131:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1166:12:1166:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1283:14:1283:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1289:14:1289:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3794:18:3794:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3796:18:3796:29|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3984:15:3984:26|Unrecognized synthesis directive optimization. Verify the correct directive name.
@W: CG104 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5204:18:5204:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5218:18:5218:29|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5266:10:5266:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5268:10:5268:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5415:12:5415:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5422:12:5422:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5483:12:5483:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5487:12:5487:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5552:12:5552:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5556:12:5556:23|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5918:104:5918:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6141:104:6141:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6539:104:6539:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6760:104:6760:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6827:84:6827:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6986:104:6986:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7161:104:7161:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7547:104:7547:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7828:104:7828:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7988:104:7988:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8303:104:8303:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8521:104:8521:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8666:104:8666:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8934:104:8934:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":9907:106:9907:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15156:10:15156:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15170:10:15170:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15468:10:15468:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15488:10:15488:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15548:11:15548:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15552:11:15552:22|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15575:54:15575:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15627:54:15627:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15686:14:15686:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15688:14:15688:25|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15710:46:15710:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15732:10:15732:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15738:10:15738:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15834:14:15834:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15838:14:15838:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16009:12:16009:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16016:12:16016:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16068:18:16068:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16083:18:16083:29|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16207:14:16207:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16242:14:16242:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16475:9:16475:21|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16487:9:16487:20|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17804:12:17804:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17808:12:17808:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17814:11:17814:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17958:11:17958:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":21519:11:21519:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":21526:11:21526:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":24323:11:24323:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":24340:11:24340:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":25064:11:25064:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":25083:11:25083:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27127:11:27127:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27162:11:27162:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27434:11:27434:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27453:11:27453:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":28450:11:28450:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":28457:11:28457:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":29777:12:29777:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":29790:12:29790:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30286:12:30286:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30293:12:30293:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30578:11:30578:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30594:11:30594:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30960:11:30960:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":31025:11:31025:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":31646:11:31646:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":31673:11:31673:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32248:11:32248:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32301:11:32301:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32632:11:32632:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32645:11:32645:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33171:11:33171:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33230:11:33230:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33421:11:33421:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33465:11:33465:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34142:11:34142:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34146:11:34146:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35292:11:35292:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35298:11:35298:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35578:11:35578:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35600:11:35600:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36060:11:36060:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36076:11:36076:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36556:11:36556:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36599:11:36599:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36876:11:36876:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36881:11:36881:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37551:18:37551:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37553:18:37553:29|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37834:15:37834:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37838:15:37838:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37923:15:37923:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37926:15:37926:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37991:15:37991:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37995:15:37995:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38045:15:38045:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38050:15:38050:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38663:15:38663:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38672:15:38672:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38847:15:38847:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38856:15:38856:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":40247:15:40247:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":40253:15:40253:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41041:14:41041:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41057:14:41057:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41292:38:41292:50|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41294:38:41294:49|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41372:11:41372:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41380:11:41380:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":42313:15:42313:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":42319:15:42319:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":43715:15:43715:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":43723:15:43723:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44180:26:44180:38|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44182:26:44182:37|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44394:15:44394:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44397:15:44397:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44783:15:44783:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44787:15:44787:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44894:11:44894:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44895:11:44895:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":45661:11:45661:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":45705:11:45705:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":46632:11:46632:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":46672:11:46672:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47349:15:47349:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47361:15:47361:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47572:19:47572:31|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47575:19:47575:30|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47586:15:47586:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47589:15:47589:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":48389:13:48389:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":48431:13:48431:24|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":48998:13:48998:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49020:13:49020:24|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49220:15:49220:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49224:15:49224:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49500:15:49500:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49514:15:49514:26|Read directive translate_on.

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synlog/StandaloneRiscv_impl_1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synlog/StandaloneRiscv_impl_1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62140:14:62140:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63839:63:63839:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64640:63:64640:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)


Process completed successfully.
# Wed Nov 27 11:06:13 2024

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/generic/lav-ate-es.v" (library work)
@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3270:17:3270:29|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3277:17:3277:28|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3320:17:3320:29|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3327:17:3327:28|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3370:17:3370:29|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3377:17:3377:28|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N: CG334 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv" (library work)
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":124:14:124:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":134:14:134:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1131:12:1131:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1166:12:1166:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1283:14:1283:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1289:14:1289:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3794:18:3794:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3796:18:3796:29|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3984:15:3984:26|Unrecognized synthesis directive optimization. Verify the correct directive name.
@W: CG104 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5204:18:5204:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5218:18:5218:29|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5266:10:5266:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5268:10:5268:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5415:12:5415:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5422:12:5422:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5483:12:5483:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5487:12:5487:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5552:12:5552:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5556:12:5556:23|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5918:104:5918:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6141:104:6141:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6539:104:6539:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6760:104:6760:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6827:84:6827:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":6986:104:6986:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7161:104:7161:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7547:104:7547:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7828:104:7828:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":7988:104:7988:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8303:104:8303:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8521:104:8521:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8666:104:8666:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":8934:104:8934:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":9907:106:9907:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15156:10:15156:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15170:10:15170:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15468:10:15468:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15488:10:15488:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15548:11:15548:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15552:11:15552:22|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15575:54:15575:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15627:54:15627:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15686:14:15686:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15688:14:15688:25|Read directive translate_on.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15710:46:15710:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15732:10:15732:22|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15738:10:15738:21|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15834:14:15834:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15838:14:15838:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16009:12:16009:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16016:12:16016:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16068:18:16068:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16083:18:16083:29|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16207:14:16207:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16242:14:16242:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16475:9:16475:21|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16487:9:16487:20|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17804:12:17804:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17808:12:17808:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17814:11:17814:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":17958:11:17958:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":21519:11:21519:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":21526:11:21526:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":24323:11:24323:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":24340:11:24340:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":25064:11:25064:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":25083:11:25083:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27127:11:27127:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27162:11:27162:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27434:11:27434:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":27453:11:27453:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":28450:11:28450:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":28457:11:28457:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":29777:12:29777:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":29790:12:29790:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30286:12:30286:24|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30293:12:30293:23|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30578:11:30578:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30594:11:30594:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":30960:11:30960:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":31025:11:31025:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":31646:11:31646:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":31673:11:31673:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32248:11:32248:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32301:11:32301:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32632:11:32632:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":32645:11:32645:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33171:11:33171:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33230:11:33230:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33421:11:33421:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":33465:11:33465:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34142:11:34142:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34146:11:34146:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35292:11:35292:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35298:11:35298:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35578:11:35578:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":35600:11:35600:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36060:11:36060:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36076:11:36076:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36556:11:36556:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36599:11:36599:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36876:11:36876:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36881:11:36881:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37551:18:37551:30|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37553:18:37553:29|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37834:15:37834:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37838:15:37838:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37923:15:37923:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37926:15:37926:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37991:15:37991:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37995:15:37995:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38045:15:38045:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38050:15:38050:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38663:15:38663:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38672:15:38672:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38847:15:38847:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":38856:15:38856:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":40247:15:40247:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":40253:15:40253:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41041:14:41041:26|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41057:14:41057:25|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41292:38:41292:50|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41294:38:41294:49|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41372:11:41372:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":41380:11:41380:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":42313:15:42313:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":42319:15:42319:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":43715:15:43715:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":43723:15:43723:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44180:26:44180:38|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44182:26:44182:37|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44394:15:44394:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44397:15:44397:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44783:15:44783:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44787:15:44787:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44894:11:44894:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":44895:11:44895:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":45661:11:45661:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":45705:11:45705:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":46632:11:46632:23|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":46672:11:46672:22|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47349:15:47349:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47361:15:47361:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47572:19:47572:31|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47575:19:47575:30|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47586:15:47586:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":47589:15:47589:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":48389:13:48389:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":48431:13:48431:24|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":48998:13:48998:25|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49020:13:49020:24|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49220:15:49220:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49224:15:49224:26|Read directive translate_on.
@N: CG334 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49500:15:49500:27|Read directive translate_off.
@N: CG333 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":49514:15:49514:26|Read directive translate_on.

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synlog/StandaloneRiscv_impl_1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synlog/StandaloneRiscv_impl_1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62140:14:62140:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63839:63:63839:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64640:63:64640:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@N|stack limit increased to max
Verilog syntax check successful!
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":11:8:11:17|Synthesizing module config_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":186:8:186:22|Synthesizing module cva6_config_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":337:8:337:12|Synthesizing module riscv in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1192:8:1192:14|Synthesizing module axi_pkg in library work.
@W: CG390 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1665:53:1665:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1666:46:1666:62|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":1626:8:1626:17|Synthesizing module ariane_pkg in library work.
@W: CG390 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2630:8:2630:17|Synthesizing module ariane_axi in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3097:8:3097:17|Synthesizing module ariane_soc in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3174:8:3174:9|Synthesizing module dm in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3612:8:3612:21|Synthesizing module ariane_axi_soc in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":3715:8:3715:16|Synthesizing module fpnew_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":4220:8:4220:19|Synthesizing module wt_cache_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":4558:8:4558:20|Synthesizing module std_cache_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":4650:8:4650:14|Synthesizing module acc_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":4702:8:4702:16|Synthesizing module cvxif_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":4813:8:4813:22|Synthesizing module cvxif_instr_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5196:8:5196:18|Synthesizing module cf_math_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":10238:8:10238:24|Synthesizing module defs_div_sqrt_mvp in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":36901:8:36901:26|Synthesizing module hpdcache_params_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":37035:8:37035:19|Synthesizing module hpdcache_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":39552:8:39552:22|Synthesizing module hwpf_stride_pkg in library work.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":10351:0:10351:5|Synthesizing module work_/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v_unit in library work.
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_4s_32s_8s_1_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_1_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 261MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_2_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_2_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 261MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000000100000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000000100
   Generated name = AXI_BUS_32s_32s_5s_32s_4s_3_layer0
Running optimization stage 1 on AXI_BUS_32s_32s_5s_32s_4s_3_layer0 .......
Finished optimization stage 1 on AXI_BUS_32s_32s_5s_32s_4s_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 261MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_4_layer0
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2761:14:2761:18|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2762:14:2762:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2763:14:2763:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2764:14:2764:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2765:14:2765:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2766:14:2766:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2767:14:2767:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2768:14:2768:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2769:14:2769:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2770:14:2770:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2771:14:2771:22|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2772:14:2772:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2773:14:2773:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2774:14:2774:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2776:14:2776:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2777:14:2777:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2778:14:2778:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2779:14:2779:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2780:14:2780:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2781:14:2781:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2783:14:2783:17|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2784:14:2784:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2785:14:2785:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2786:14:2786:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2787:14:2787:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2789:14:2789:18|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2790:14:2790:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2791:14:2791:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2792:14:2792:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2793:14:2793:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2794:14:2794:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2795:14:2795:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2796:14:2796:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2797:14:2797:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2798:14:2798:22|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2799:14:2799:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2800:14:2800:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2801:14:2801:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2803:14:2803:17|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2804:14:2804:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2805:14:2805:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2806:14:2806:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2807:14:2807:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2808:14:2808:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2809:14:2809:20|Bi-directional port is being changed to input as port has no output
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_4_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 261MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66049:7:66049:16|Synthesizing module cva6_avant in library work.
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_4s_32s_8s_5_layer0
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2761:14:2761:18|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2762:14:2762:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2763:14:2763:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2764:14:2764:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2765:14:2765:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2766:14:2766:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2767:14:2767:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2768:14:2768:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2769:14:2769:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2770:14:2770:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2771:14:2771:22|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2772:14:2772:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2773:14:2773:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2774:14:2774:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2776:14:2776:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2777:14:2777:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2778:14:2778:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2779:14:2779:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2780:14:2780:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2781:14:2781:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2783:14:2783:17|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2784:14:2784:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2785:14:2785:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2786:14:2786:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2787:14:2787:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2789:14:2789:18|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2790:14:2790:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2791:14:2791:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2792:14:2792:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2793:14:2793:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2794:14:2794:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2795:14:2795:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2796:14:2796:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2797:14:2797:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2798:14:2798:22|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2799:14:2799:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2800:14:2800:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2801:14:2801:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2803:14:2803:17|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2804:14:2804:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2805:14:2805:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2806:14:2806:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2807:14:2807:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2808:14:2808:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2809:14:2809:20|Bi-directional port is being changed to input as port has no output
Running optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_5_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 261MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_4s_32s_8s_6_layer0
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2761:14:2761:18|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2762:14:2762:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2763:14:2763:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2764:14:2764:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2765:14:2765:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2766:14:2766:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2767:14:2767:21|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2768:14:2768:20|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2769:14:2769:19|Bi-directional port is being changed to input as port has no output
@N: CL112 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2770:14:2770:20|Bi-directional port is being changed to input as port has no output

Only the first 100 messages of id 'CL112' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synlog/StandaloneRiscv_impl_1_compiler.srr -id CL112' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL112} -count unlimited' in the Tcl shell.
Running optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_6_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 261MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_7_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_7_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 261MB peak: 261MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_8_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_8_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_9_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_9_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_10_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_10_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_11_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_11_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_12_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_12_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_13_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_13_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_14_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_14_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_15_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_15_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 262MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_16_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_16_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 263MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000000100000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000000100
   Generated name = AXI_BUS_32s_32s_5s_32s_4s_17_layer0
Running optimization stage 1 on AXI_BUS_32s_32s_5s_32s_4s_17_layer0 .......
Finished optimization stage 1 on AXI_BUS_32s_32s_5s_32s_4s_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 263MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61402:7:61402:19|Synthesizing module rstgen_bypass in library work.
Running optimization stage 1 on rstgen_bypass .......
Finished optimization stage 1 on rstgen_bypass (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 263MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61460:7:61460:12|Synthesizing module rstgen in library work.
Running optimization stage 1 on rstgen .......
Finished optimization stage 1 on rstgen (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 263MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64746:7:64746:14|Synthesizing module axi_xbar_slv_aw_chan_t_mst_aw_chan_t_w_chan_t_slv_b_chan_t_mst_b_chan_t_slv_ar_chan_t_mst_ar_chan_t_slv_r_chan_t_mst_r_chan_t_slv_req_t_slv_resp_t_mst_req_t_mst_resp_t__internal_typedef_61_1 in library work.

	Cfg=300'b000000000000000000000000000000100000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000010111111111100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000001010
	ATOPs=1'b1
	slv_aw_chan_t=slv_aw_chan_t
	mst_aw_chan_t=mst_aw_chan_t
	w_chan_t=w_chan_t
	slv_b_chan_t=slv_b_chan_t
	mst_b_chan_t=mst_b_chan_t
	slv_ar_chan_t=slv_ar_chan_t
	mst_ar_chan_t=mst_ar_chan_t
	slv_r_chan_t=slv_r_chan_t
	mst_r_chan_t=mst_r_chan_t
	slv_req_t=slv_req_t
	slv_resp_t=slv_resp_t
	mst_req_t=mst_req_t
	mst_resp_t=mst_resp_t
	rule_t=_internal_typedef_61
	cfg_NoMstPorts=32'b00000000000000000000000000001010
   Generated name = axi_xbar_slv_aw_chan_t_mst_aw_chan_t_w_chan_t_slv_b_chan_t_mst_b_chan_t_slv_ar_chan_t_mst_ar_chan_t_slv_r_chan_t_mst_r_chan_t_slv_req_t_slv_resp_t_mst_req_t_mst_resp_t__internal_typedef_61_1_Z18_layer0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61510:7:61510:17|Synthesizing module addr_decode__gen0__gen1_2 in library work.

	NoIndices=32'b00000000000000000000000000001010
	NoRules=32'b00000000000000000000000000001010
	addr_t=_gen0
	rule_t=_gen1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_64
   Generated name = addr_decode__gen0__gen1_2_10_10_4__internal_typedef_64
Running optimization stage 1 on addr_decode__gen0__gen1_2_10_10_4__internal_typedef_64 .......
Finished optimization stage 1 on addr_decode__gen0__gen1_2_10_10_4__internal_typedef_64 (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 274MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61510:7:61510:17|Synthesizing module addr_decode__gen2__gen3_3 in library work.

	NoIndices=32'b00000000000000000000000000001010
	NoRules=32'b00000000000000000000000000001010
	addr_t=_gen2
	rule_t=_gen3
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_65
   Generated name = addr_decode__gen2__gen3_3_10_10_4__internal_typedef_65
Running optimization stage 1 on addr_decode__gen2__gen3_3_10_10_4__internal_typedef_65 .......
Finished optimization stage 1 on addr_decode__gen2__gen3_3_10_10_4__internal_typedef_65 (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 275MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63958:7:63958:15|Synthesizing module axi_demux__gen4__gen5__gen6__gen7__gen8__gen9__gen10_4 in library work.

	AxiIdWidth=32'b00000000000000000000000000000100
	aw_chan_t=_gen4
	w_chan_t=_gen5
	b_chan_t=_gen6
	ar_chan_t=_gen7
	r_chan_t=_gen8
	req_t=_gen9
	resp_t=_gen10
	NoMstPorts=32'b00000000000000000000000000001011
	MaxTrans=32'b00000000000000000000000000000001
	AxiLookBits=32'b00000000000000000000000000000100
	UniqueIds=1'b0
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	SelectWidth=32'b00000000000000000000000000000100
	select_t=_internal_typedef_66
	IdCounterWidth=32'b00000000000000000000000000000001
   Generated name = axi_demux__gen4__gen5__gen6__gen7__gen8__gen9__gen10_4_Z19_layer0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen11_6 in library work.

	T=_gen11
	Bypass=1'b0
   Generated name = spill_register_flushable__gen11_6_0
Running optimization stage 1 on spill_register_flushable__gen11_6_0 .......
Finished optimization stage 1 on spill_register_flushable__gen11_6_0 (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 277MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen11_5 in library work.

	T=_gen11
	Bypass=1'b0
   Generated name = spill_register__gen11_5_0
Running optimization stage 1 on spill_register__gen11_5_0 .......
Finished optimization stage 1 on spill_register__gen11_5_0 (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 277MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3__gen12_7 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen12
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen12_7_0_32s_1_1s_1
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000001
	DATA_DEPTH=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000000100
   Generated name = AsyncDpRam_1s_1_4s
Running optimization stage 1 on AsyncDpRam_1s_1_4s .......
Finished optimization stage 1 on AsyncDpRam_1s_1_4s (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 277MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen12_7_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen12_7_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 277MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen13_9 in library work.

	T=_gen13
	Bypass=1'b0
   Generated name = spill_register_flushable__gen13_9_0
Running optimization stage 1 on spill_register_flushable__gen13_9_0 .......
Finished optimization stage 1 on spill_register_flushable__gen13_9_0 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 278MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen13_8 in library work.

	T=_gen13
	Bypass=1'b0
   Generated name = spill_register__gen13_8_0
Running optimization stage 1 on spill_register__gen13_8_0 .......
Finished optimization stage 1 on spill_register__gen13_8_0 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 278MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen14_11 in library work.

	T=_gen14
	Bypass=1'b0
   Generated name = spill_register_flushable__gen14_11_0
Running optimization stage 1 on spill_register_flushable__gen14_11_0 .......
Finished optimization stage 1 on spill_register_flushable__gen14_11_0 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 278MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen14_10 in library work.

	T=_gen14
	Bypass=1'b0
   Generated name = spill_register__gen14_10_0
Running optimization stage 1 on spill_register__gen14_10_0 .......
Finished optimization stage 1 on spill_register__gen14_10_0 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 278MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15944:7:15944:17|Synthesizing module rr_arb_tree__gen15_12 in library work.

	NumIn=32'b00000000000000000000000000001011
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen15
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_69
   Generated name = rr_arb_tree__gen15_12_11_32s_0_1_1_1_4__internal_typedef_69
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15807:7:15807:9|Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000001011
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000100
   Generated name = lzc_11_0_4
@W: CG134 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15841:29:15841:37|No assignment to bit 15 of sel_nodes
Running optimization stage 1 on lzc_11_0_4 .......
Finished optimization stage 1 on lzc_11_0_4 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 278MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen15_12_11_32s_0_1_1_1_4__internal_typedef_69 .......
Finished optimization stage 1 on rr_arb_tree__gen15_12_11_32s_0_1_1_1_4__internal_typedef_69 (CPU Time 0h:00m:00s, Memory Used current: 278MB peak: 278MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen16_14 in library work.

	T=_gen16
	Bypass=1'b0
   Generated name = spill_register_flushable__gen16_14_0
Running optimization stage 1 on spill_register_flushable__gen16_14_0 .......
Finished optimization stage 1 on spill_register_flushable__gen16_14_0 (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 280MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen16_13 in library work.

	T=_gen16
	Bypass=1'b0
   Generated name = spill_register__gen16_13_0
Running optimization stage 1 on spill_register__gen16_13_0 .......
Finished optimization stage 1 on spill_register__gen16_13_0 (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 280MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen17_16 in library work.

	T=_gen17
	Bypass=1'b0
   Generated name = spill_register_flushable__gen17_16_0
Running optimization stage 1 on spill_register_flushable__gen17_16_0 .......
Finished optimization stage 1 on spill_register_flushable__gen17_16_0 (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 280MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen17_15 in library work.

	T=_gen17
	Bypass=1'b0
   Generated name = spill_register__gen17_15_0
Running optimization stage 1 on spill_register__gen17_15_0 .......
Finished optimization stage 1 on spill_register__gen17_15_0 (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 280MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15944:7:15944:17|Synthesizing module rr_arb_tree__gen18_17 in library work.

	NumIn=32'b00000000000000000000000000001011
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen18
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_71
   Generated name = rr_arb_tree__gen18_17_11_32s_0_1_1_1_4__internal_typedef_71
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen18_17_11_32s_0_1_1_1_4__internal_typedef_71 .......
Finished optimization stage 1 on rr_arb_tree__gen18_17_11_32s_0_1_1_1_4__internal_typedef_71 (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 280MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64168:77:64168:77|Removing redundant assignment.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64515:7:64515:27|Synthesizing module axi_demux_id_counters__gen19_18 in library work.

	AxiIdBits=32'b00000000000000000000000000000100
	CounterWidth=32'b00000000000000000000000000000001
	mst_port_select_t=_gen19
	NoCounters=32'b00000000000000000000000000010000
   Generated name = axi_demux_id_counters__gen19_18_4_1s_16s
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16551:7:16551:19|Synthesizing module delta_counter in library work.

	WIDTH=32'b00000000000000000000000000000001
	STICKY_OVERFLOW=1'b0
   Generated name = delta_counter_1s_0
Running optimization stage 1 on delta_counter_1s_0 .......
Finished optimization stage 1 on delta_counter_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 280MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64620:77:64620:77|Removing redundant assignment.
Running optimization stage 1 on axi_demux_id_counters__gen19_18_4_1s_16s .......
Finished optimization stage 1 on axi_demux_id_counters__gen19_18_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 280MB peak: 280MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64351:77:64351:77|Removing redundant assignment.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64515:7:64515:27|Synthesizing module axi_demux_id_counters__gen20_19 in library work.

	AxiIdBits=32'b00000000000000000000000000000100
	CounterWidth=32'b00000000000000000000000000000001
	mst_port_select_t=_gen20
	NoCounters=32'b00000000000000000000000000010000
   Generated name = axi_demux_id_counters__gen20_19_4_1s_16s
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64620:77:64620:77|Removing redundant assignment.
Running optimization stage 1 on axi_demux_id_counters__gen20_19_4_1s_16s .......
Finished optimization stage 1 on axi_demux_id_counters__gen20_19_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 281MB peak: 281MB)
Running optimization stage 1 on axi_demux__gen4__gen5__gen6__gen7__gen8__gen9__gen10_4_Z19_layer0 .......
Finished optimization stage 1 on axi_demux__gen4__gen5__gen6__gen7__gen8__gen9__gen10_4_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_id_t_21 in library work.

	FALL_THROUGH=1'b1
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=id_t
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_id_t_21_1_32s_4s_2s_4s
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000100
   Generated name = AsyncDpRam_2s_4s_4s
Running optimization stage 1 on AsyncDpRam_2s_4s_4s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_id_t_21_1_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_id_t_21_1_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_id_t_22 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=id_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = fifo_v3_id_t_22_0_32s_2_1s_2
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000001
	DATA_DEPTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000000100
   Generated name = AsyncDpRam_1s_2_4s
Running optimization stage 1 on AsyncDpRam_1s_2_4s .......
Finished optimization stage 1 on AsyncDpRam_1s_2_4s (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_id_t_22_0_32s_2_1s_2 .......
Finished optimization stage 1 on fifo_v3_id_t_22_0_32s_2_1s_2 (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_r_data_t_23 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=r_data_t
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_r_data_t_23_0_32s_4s_2s_4s
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001100
   Generated name = AsyncDpRam_2s_4s_12s
Running optimization stage 1 on AsyncDpRam_2s_4s_12s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_12s (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[0].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[0].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[1].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[1].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[2].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[2].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[3].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[3].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[0].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[0].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[1].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[1].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[2].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[2].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[3].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[3].len is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_r_data_t_23_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_r_data_t_23_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16551:7:16551:19|Synthesizing module delta_counter in library work.

	WIDTH=32'b00000000000000000000000000001000
	STICKY_OVERFLOW=1'b0
   Generated name = delta_counter_8s_0
Running optimization stage 1 on delta_counter_8s_0 .......
Finished optimization stage 1 on delta_counter_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16506:7:16506:13|Synthesizing module counter in library work.

	WIDTH=32'b00000000000000000000000000001000
	STICKY_OVERFLOW=1'b0
   Generated name = counter_8s_0
Running optimization stage 1 on counter_8s_0 .......
Finished optimization stage 1 on counter_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63169:7:63169:17|Synthesizing module axi_err_slv__gen21__gen22_20 in library work.

	AxiIdWidth=32'b00000000000000000000000000000100
	req_t=_gen21
	resp_t=_gen22
	Resp=2'b11
	RespWidth=32'b00000000000000000000000001000000
	RespData=64'b1100101000010001101010110001111010111010110111001010101100011110
	ATOPs=1'b1
	MaxTrans=32'b00000000000000000000000000000100
   Generated name = axi_err_slv__gen21__gen22_20_4_3_64_1_4s_20_layer0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_r_resp_cmd_t_27 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000000001
	dtype=r_resp_cmd_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3_r_resp_cmd_t_27_0_8s_1s_1s_1s
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000001
	DATA_DEPTH=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = AsyncDpRam_1s_1s_8s
Running optimization stage 1 on AsyncDpRam_1s_1s_8s .......
Finished optimization stage 1 on AsyncDpRam_1s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 284MB peak: 284MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62787:10:62787:12|Object mem_n[0].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62787:10:62787:12|Object mem_q[0].len is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_r_resp_cmd_t_27_0_8s_1s_1s_1s .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3_r_resp_cmd_t_27_0_8s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 285MB peak: 285MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65463:7:65463:13|Synthesizing module fifo_v2_r_resp_cmd_t_26 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000000001
	ALM_EMPTY_TH=32'b00000000000000000000000000000001
	ALM_FULL_TH=32'b00000000000000000000000000000001
	dtype=r_resp_cmd_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
   Generated name = fifo_v2_r_resp_cmd_t_26_0_8s_1s_1s_1s_1s
Running optimization stage 1 on fifo_v2_r_resp_cmd_t_26_0_8s_1s_1s_1s_1s .......
Finished optimization stage 1 on fifo_v2_r_resp_cmd_t_26_0_8s_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 285MB peak: 285MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61658:7:61658:21|Synthesizing module stream_register_r_resp_cmd_t_25 in library work.

	T=r_resp_cmd_t
   Generated name = stream_register_r_resp_cmd_t_25_r_resp_cmd_t
Running optimization stage 1 on stream_register_r_resp_cmd_t_25_r_resp_cmd_t .......
Finished optimization stage 1 on stream_register_r_resp_cmd_t_25_r_resp_cmd_t (CPU Time 0h:00m:00s, Memory Used current: 285MB peak: 285MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62740:7:62740:21|Synthesizing module axi_atop_filter__gen23__gen24_24 in library work.

	AxiIdWidth=32'b00000000000000000000000000000100
	AxiMaxWriteTxns=32'b00000000000000000000000000000100
	req_t=_gen23
	resp_t=_gen24
	COUNTER_WIDTH=32'b00000000000000000000000000000011
   Generated name = axi_atop_filter__gen23__gen24_24_4_4s_3s
Running optimization stage 1 on axi_atop_filter__gen23__gen24_24_4_4s_3s .......
Finished optimization stage 1 on axi_atop_filter__gen23__gen24_24_4_4s_3s (CPU Time 0h:00m:00s, Memory Used current: 285MB peak: 285MB)
Running optimization stage 1 on axi_err_slv__gen21__gen22_20_4_3_64_1_4s_20_layer0 .......
Finished optimization stage 1 on axi_err_slv__gen21__gen22_20_4_3_64_1_4s_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 285MB peak: 285MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61510:7:61510:17|Synthesizing module addr_decode__gen25__gen26_28 in library work.

	NoIndices=32'b00000000000000000000000000001010
	NoRules=32'b00000000000000000000000000001010
	addr_t=_gen25
	rule_t=_gen26
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_77
   Generated name = addr_decode__gen25__gen26_28_10_10_4__internal_typedef_77
Running optimization stage 1 on addr_decode__gen25__gen26_28_10_10_4__internal_typedef_77 .......
Finished optimization stage 1 on addr_decode__gen25__gen26_28_10_10_4__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 286MB peak: 286MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61510:7:61510:17|Synthesizing module addr_decode__gen27__gen28_29 in library work.

	NoIndices=32'b00000000000000000000000000001010
	NoRules=32'b00000000000000000000000000001010
	addr_t=_gen27
	rule_t=_gen28
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_78
   Generated name = addr_decode__gen27__gen28_29_10_10_4__internal_typedef_78
Running optimization stage 1 on addr_decode__gen27__gen28_29_10_10_4__internal_typedef_78 .......
Finished optimization stage 1 on addr_decode__gen27__gen28_29_10_10_4__internal_typedef_78 (CPU Time 0h:00m:00s, Memory Used current: 287MB peak: 287MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63958:7:63958:15|Synthesizing module axi_demux__gen29__gen30__gen31__gen32__gen33__gen34__gen35_30 in library work.

	AxiIdWidth=32'b00000000000000000000000000000100
	aw_chan_t=_gen29
	w_chan_t=_gen30
	b_chan_t=_gen31
	ar_chan_t=_gen32
	r_chan_t=_gen33
	req_t=_gen34
	resp_t=_gen35
	NoMstPorts=32'b00000000000000000000000000001011
	MaxTrans=32'b00000000000000000000000000000001
	AxiLookBits=32'b00000000000000000000000000000100
	UniqueIds=1'b0
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	SelectWidth=32'b00000000000000000000000000000100
	select_t=_internal_typedef_79
	IdCounterWidth=32'b00000000000000000000000000000001
   Generated name = axi_demux__gen29__gen30__gen31__gen32__gen33__gen34__gen35_30_Z21_layer0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen36_32 in library work.

	T=_gen36
	Bypass=1'b0
   Generated name = spill_register_flushable__gen36_32_0
Running optimization stage 1 on spill_register_flushable__gen36_32_0 .......
Finished optimization stage 1 on spill_register_flushable__gen36_32_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen36_31 in library work.

	T=_gen36
	Bypass=1'b0
   Generated name = spill_register__gen36_31_0
Running optimization stage 1 on spill_register__gen36_31_0 .......
Finished optimization stage 1 on spill_register__gen36_31_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3__gen37_33 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen37
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen37_33_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen37_33_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen37_33_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen38_35 in library work.

	T=_gen38
	Bypass=1'b0
   Generated name = spill_register_flushable__gen38_35_0
Running optimization stage 1 on spill_register_flushable__gen38_35_0 .......
Finished optimization stage 1 on spill_register_flushable__gen38_35_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen38_34 in library work.

	T=_gen38
	Bypass=1'b0
   Generated name = spill_register__gen38_34_0
Running optimization stage 1 on spill_register__gen38_34_0 .......
Finished optimization stage 1 on spill_register__gen38_34_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen39_37 in library work.

	T=_gen39
	Bypass=1'b0
   Generated name = spill_register_flushable__gen39_37_0
Running optimization stage 1 on spill_register_flushable__gen39_37_0 .......
Finished optimization stage 1 on spill_register_flushable__gen39_37_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen39_36 in library work.

	T=_gen39
	Bypass=1'b0
   Generated name = spill_register__gen39_36_0
Running optimization stage 1 on spill_register__gen39_36_0 .......
Finished optimization stage 1 on spill_register__gen39_36_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15944:7:15944:17|Synthesizing module rr_arb_tree__gen40_38 in library work.

	NumIn=32'b00000000000000000000000000001011
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen40
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_82
   Generated name = rr_arb_tree__gen40_38_11_32s_0_1_1_1_4__internal_typedef_82
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen40_38_11_32s_0_1_1_1_4__internal_typedef_82 .......
Finished optimization stage 1 on rr_arb_tree__gen40_38_11_32s_0_1_1_1_4__internal_typedef_82 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen41_40 in library work.

	T=_gen41
	Bypass=1'b0
   Generated name = spill_register_flushable__gen41_40_0
Running optimization stage 1 on spill_register_flushable__gen41_40_0 .......
Finished optimization stage 1 on spill_register_flushable__gen41_40_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen41_39 in library work.

	T=_gen41
	Bypass=1'b0
   Generated name = spill_register__gen41_39_0
Running optimization stage 1 on spill_register__gen41_39_0 .......
Finished optimization stage 1 on spill_register__gen41_39_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen42_42 in library work.

	T=_gen42
	Bypass=1'b0
   Generated name = spill_register_flushable__gen42_42_0
Running optimization stage 1 on spill_register_flushable__gen42_42_0 .......
Finished optimization stage 1 on spill_register_flushable__gen42_42_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 292MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen42_41 in library work.

	T=_gen42
	Bypass=1'b0
   Generated name = spill_register__gen42_41_0
Running optimization stage 1 on spill_register__gen42_41_0 .......
Finished optimization stage 1 on spill_register__gen42_41_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 292MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15944:7:15944:17|Synthesizing module rr_arb_tree__gen43_43 in library work.

	NumIn=32'b00000000000000000000000000001011
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen43
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_84
   Generated name = rr_arb_tree__gen43_43_11_32s_0_1_1_1_4__internal_typedef_84
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16155:14:16155:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen43_43_11_32s_0_1_1_1_4__internal_typedef_84 .......
Finished optimization stage 1 on rr_arb_tree__gen43_43_11_32s_0_1_1_1_4__internal_typedef_84 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 292MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64168:77:64168:77|Removing redundant assignment.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64515:7:64515:27|Synthesizing module axi_demux_id_counters__gen44_44 in library work.

	AxiIdBits=32'b00000000000000000000000000000100
	CounterWidth=32'b00000000000000000000000000000001
	mst_port_select_t=_gen44
	NoCounters=32'b00000000000000000000000000010000
   Generated name = axi_demux_id_counters__gen44_44_4_1s_16s
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64620:77:64620:77|Removing redundant assignment.
Running optimization stage 1 on axi_demux_id_counters__gen44_44_4_1s_16s .......
Finished optimization stage 1 on axi_demux_id_counters__gen44_44_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 292MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64351:77:64351:77|Removing redundant assignment.
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64515:7:64515:27|Synthesizing module axi_demux_id_counters__gen45_45 in library work.

	AxiIdBits=32'b00000000000000000000000000000100
	CounterWidth=32'b00000000000000000000000000000001
	mst_port_select_t=_gen45
	NoCounters=32'b00000000000000000000000000010000
   Generated name = axi_demux_id_counters__gen45_45_4_1s_16s
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":64620:77:64620:77|Removing redundant assignment.
Running optimization stage 1 on axi_demux_id_counters__gen45_45_4_1s_16s .......
Finished optimization stage 1 on axi_demux_id_counters__gen45_45_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
Running optimization stage 1 on axi_demux__gen29__gen30__gen31__gen32__gen33__gen34__gen35_30_Z21_layer0 .......
Finished optimization stage 1 on axi_demux__gen29__gen30__gen31__gen32__gen33__gen34__gen35_30_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_id_t_47 in library work.

	FALL_THROUGH=1'b1
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=id_t
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_id_t_47_1_32s_4s_2s_4s
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_id_t_47_1_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_id_t_47_1_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_id_t_48 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=id_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = fifo_v3_id_t_48_0_32s_2_1s_2
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_id_t_48_0_32s_2_1s_2 .......
Finished optimization stage 1 on fifo_v3_id_t_48_0_32s_2_1s_2 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_r_data_t_49 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=r_data_t
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_r_data_t_49_0_32s_4s_2s_4s
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[0].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[0].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[1].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[1].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[2].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[2].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_n[3].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_n[3].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[0].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[0].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[1].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[1].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[2].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[2].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63188:19:63188:20|Object mem_q[3].id is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63189:19:63189:21|Object mem_q[3].len is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_r_data_t_49_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_r_data_t_49_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63169:7:63169:17|Synthesizing module axi_err_slv__gen46__gen47_46 in library work.

	AxiIdWidth=32'b00000000000000000000000000000100
	req_t=_gen46
	resp_t=_gen47
	Resp=2'b11
	RespWidth=32'b00000000000000000000000001000000
	RespData=64'b1100101000010001101010110001111010111010110111001010101100011110
	ATOPs=1'b1
	MaxTrans=32'b00000000000000000000000000000100
   Generated name = axi_err_slv__gen46__gen47_46_4_3_64_1_4s_22_layer0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3_r_resp_cmd_t_53 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000000001
	dtype=r_resp_cmd_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3_r_resp_cmd_t_53_0_8s_1s_1s_1s
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62787:10:62787:12|Object mem_n[0].len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62787:10:62787:12|Object mem_q[0].len is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_r_resp_cmd_t_53_0_8s_1s_1s_1s .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3_r_resp_cmd_t_53_0_8s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65463:7:65463:13|Synthesizing module fifo_v2_r_resp_cmd_t_52 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000000001
	ALM_EMPTY_TH=32'b00000000000000000000000000000001
	ALM_FULL_TH=32'b00000000000000000000000000000001
	dtype=r_resp_cmd_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
   Generated name = fifo_v2_r_resp_cmd_t_52_0_8s_1s_1s_1s_1s
Running optimization stage 1 on fifo_v2_r_resp_cmd_t_52_0_8s_1s_1s_1s_1s .......
Finished optimization stage 1 on fifo_v2_r_resp_cmd_t_52_0_8s_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61658:7:61658:21|Synthesizing module stream_register_r_resp_cmd_t_51 in library work.

	T=r_resp_cmd_t
   Generated name = stream_register_r_resp_cmd_t_51_r_resp_cmd_t
Running optimization stage 1 on stream_register_r_resp_cmd_t_51_r_resp_cmd_t .......
Finished optimization stage 1 on stream_register_r_resp_cmd_t_51_r_resp_cmd_t (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62740:7:62740:21|Synthesizing module axi_atop_filter__gen48__gen49_50 in library work.

	AxiIdWidth=32'b00000000000000000000000000000100
	AxiMaxWriteTxns=32'b00000000000000000000000000000100
	req_t=_gen48
	resp_t=_gen49
	COUNTER_WIDTH=32'b00000000000000000000000000000011
   Generated name = axi_atop_filter__gen48__gen49_50_4_4s_3s
Running optimization stage 1 on axi_atop_filter__gen48__gen49_50_4_4s_3s .......
Finished optimization stage 1 on axi_atop_filter__gen48__gen49_50_4_4s_3s (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
Running optimization stage 1 on axi_err_slv__gen46__gen47_46_4_3_64_1_4s_22_layer0 .......
Finished optimization stage 1 on axi_err_slv__gen46__gen47_46_4_3_64_1_4s_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63441:7:63441:13|Synthesizing module axi_mux__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58__gen59__gen60__gen61__gen62_54 in library work.

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen50
	mst_aw_chan_t=_gen51
	w_chan_t=_gen52
	slv_b_chan_t=_gen53
	mst_b_chan_t=_gen54
	slv_ar_chan_t=_gen55
	mst_ar_chan_t=_gen56
	slv_r_chan_t=_gen57
	mst_r_chan_t=_gen58
	slv_req_t=_gen59
	slv_resp_t=_gen60
	mst_req_t=_gen61
	mst_resp_t=_gen62
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58__gen59__gen60__gen61__gen62_54_Z23_layer0
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15944:7:15944:17|Synthesizing module rr_arb_tree__gen63_55 in library work.

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen63
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_91
   Generated name = rr_arb_tree__gen63_55_2_32s_0_1_1_1_1__internal_typedef_91
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15807:7:15807:9|Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000000010
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000001
   Generated name = lzc_2_0_1
@W: CG134 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15841:29:15841:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2_0_1 .......
Finished optimization stage 1 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 295MB peak: 295MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen63_55_2_32s_0_1_1_1_1__internal_typedef_91 .......
Finished optimization stage 1 on rr_arb_tree__gen63_55_2_32s_0_1_1_1_1__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":14994:7:14994:13|Synthesizing module fifo_v3__gen64_56 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen64
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen64_56_0_32s_1_1s_1
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000001
	DATA_DEPTH=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000000001
   Generated name = AsyncDpRam_1s_1_1s
Running optimization stage 1 on AsyncDpRam_1s_1_1s .......
Finished optimization stage 1 on AsyncDpRam_1s_1_1s (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen64_56_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen64_56_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen65_58 in library work.

	T=_gen65
	Bypass=1'b0
   Generated name = spill_register_flushable__gen65_58_0
Running optimization stage 1 on spill_register_flushable__gen65_58_0 .......
Finished optimization stage 1 on spill_register_flushable__gen65_58_0 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen65_57 in library work.

	T=_gen65
	Bypass=1'b0
   Generated name = spill_register__gen65_57_0
Running optimization stage 1 on spill_register__gen65_57_0 .......
Finished optimization stage 1 on spill_register__gen65_57_0 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen66_60 in library work.

	T=_gen66
	Bypass=1'b0
   Generated name = spill_register_flushable__gen66_60_0
Running optimization stage 1 on spill_register_flushable__gen66_60_0 .......
Finished optimization stage 1 on spill_register_flushable__gen66_60_0 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen66_59 in library work.

	T=_gen66
	Bypass=1'b0
   Generated name = spill_register__gen66_59_0
Running optimization stage 1 on spill_register__gen66_59_0 .......
Finished optimization stage 1 on spill_register__gen66_59_0 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen67_62 in library work.

	T=_gen67
	Bypass=1'b0
   Generated name = spill_register_flushable__gen67_62_0
Running optimization stage 1 on spill_register_flushable__gen67_62_0 .......
Finished optimization stage 1 on spill_register_flushable__gen67_62_0 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen67_61 in library work.

	T=_gen67
	Bypass=1'b0
   Generated name = spill_register__gen67_61_0
Running optimization stage 1 on spill_register__gen67_61_0 .......
Finished optimization stage 1 on spill_register__gen67_61_0 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15944:7:15944:17|Synthesizing module rr_arb_tree__gen68_63 in library work.

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen68
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_94
   Generated name = rr_arb_tree__gen68_63_2_32s_0_1_1_1_1__internal_typedef_94
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen68_63_2_32s_0_1_1_1_1__internal_typedef_94 .......
Finished optimization stage 1 on rr_arb_tree__gen68_63_2_32s_0_1_1_1_1__internal_typedef_94 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65250:7:65250:30|Synthesizing module spill_register_flushable__gen69_65 in library work.

	T=_gen69
	Bypass=1'b0
   Generated name = spill_register_flushable__gen69_65_0
Running optimization stage 1 on spill_register_flushable__gen69_65_0 .......
Finished optimization stage 1 on spill_register_flushable__gen69_65_0 (CPU Time 0h:00m:00s, Memory Used current: 299MB peak: 299MB)
@N: CG364 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":65358:7:65358:20|Synthesizing module spill_register__gen69_64 in library work.

	T=_gen69
	Bypass=1'b0
   Generated name = spill_register__gen69_64_0
Running optimization stage 1 on spill_register__gen69_64_0 .......
Finished optimization stage 1 on spill_register__gen69_64_0 (CPU Time 0h:00m:00s, Memory Used current: 299MB peak: 299MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synlog/StandaloneRiscv_impl_1_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	T=_gen70
	Bypass=1'b0
   Generated name = spill_register_flushable__gen70_67_0
Running optimization stage 1 on spill_register_flushable__gen70_67_0 .......
Finished optimization stage 1 on spill_register_flushable__gen70_67_0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	T=_gen70
	Bypass=1'b0
   Generated name = spill_register__gen70_66_0
Running optimization stage 1 on spill_register__gen70_66_0 .......
Finished optimization stage 1 on spill_register__gen70_66_0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen71
	slv_w_chan_t=_gen72
	slv_b_chan_t=_gen73
	slv_ar_chan_t=_gen74
	slv_r_chan_t=_gen75
	mst_aw_chan_t=_gen76
	mst_w_chan_t=_gen77
	mst_b_chan_t=_gen78
	mst_ar_chan_t=_gen79
	mst_r_chan_t=_gen80
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen71__gen72__gen73__gen74__gen75__gen76__gen77__gen78__gen79__gen80_68_Z24_layer0
Running optimization stage 1 on axi_id_prepend__gen71__gen72__gen73__gen74__gen75__gen76__gen77__gen78__gen79__gen80_68_Z24_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen71__gen72__gen73__gen74__gen75__gen76__gen77__gen78__gen79__gen80_68_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen81
	slv_w_chan_t=_gen82
	slv_b_chan_t=_gen83
	slv_ar_chan_t=_gen84
	slv_r_chan_t=_gen85
	mst_aw_chan_t=_gen86
	mst_w_chan_t=_gen87
	mst_b_chan_t=_gen88
	mst_ar_chan_t=_gen89
	mst_r_chan_t=_gen90
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen81__gen82__gen83__gen84__gen85__gen86__gen87__gen88__gen89__gen90_69_Z25_layer0
Running optimization stage 1 on axi_id_prepend__gen81__gen82__gen83__gen84__gen85__gen86__gen87__gen88__gen89__gen90_69_Z25_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen81__gen82__gen83__gen84__gen85__gen86__gen87__gen88__gen89__gen90_69_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58__gen59__gen60__gen61__gen62_54_Z23_layer0 .......
Finished optimization stage 1 on axi_mux__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58__gen59__gen60__gen61__gen62_54_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen91
	mst_aw_chan_t=_gen92
	w_chan_t=_gen93
	slv_b_chan_t=_gen94
	mst_b_chan_t=_gen95
	slv_ar_chan_t=_gen96
	mst_ar_chan_t=_gen97
	slv_r_chan_t=_gen98
	mst_r_chan_t=_gen99
	slv_req_t=_gen100
	slv_resp_t=_gen101
	mst_req_t=_gen102
	mst_resp_t=_gen103
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen91__gen92__gen93__gen94__gen95__gen96__gen97__gen98__gen99__gen100__gen101__gen102__gen103_70_Z26_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen104
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_96
   Generated name = rr_arb_tree__gen104_71_2_32s_0_1_1_1_1__internal_typedef_96
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen104_71_2_32s_0_1_1_1_1__internal_typedef_96 .......
Finished optimization stage 1 on rr_arb_tree__gen104_71_2_32s_0_1_1_1_1__internal_typedef_96 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen105
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen105_72_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen105_72_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen105_72_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	T=_gen106
	Bypass=1'b0
   Generated name = spill_register_flushable__gen106_74_0
Running optimization stage 1 on spill_register_flushable__gen106_74_0 .......
Finished optimization stage 1 on spill_register_flushable__gen106_74_0 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)

	T=_gen106
	Bypass=1'b0
   Generated name = spill_register__gen106_73_0
Running optimization stage 1 on spill_register__gen106_73_0 .......
Finished optimization stage 1 on spill_register__gen106_73_0 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)

	T=_gen107
	Bypass=1'b0
   Generated name = spill_register_flushable__gen107_76_0
Running optimization stage 1 on spill_register_flushable__gen107_76_0 .......
Finished optimization stage 1 on spill_register_flushable__gen107_76_0 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)

	T=_gen107
	Bypass=1'b0
   Generated name = spill_register__gen107_75_0
Running optimization stage 1 on spill_register__gen107_75_0 .......
Finished optimization stage 1 on spill_register__gen107_75_0 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)

	T=_gen108
	Bypass=1'b0
   Generated name = spill_register_flushable__gen108_78_0
Running optimization stage 1 on spill_register_flushable__gen108_78_0 .......
Finished optimization stage 1 on spill_register_flushable__gen108_78_0 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)

	T=_gen108
	Bypass=1'b0
   Generated name = spill_register__gen108_77_0
Running optimization stage 1 on spill_register__gen108_77_0 .......
Finished optimization stage 1 on spill_register__gen108_77_0 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen109
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_99
   Generated name = rr_arb_tree__gen109_79_2_32s_0_1_1_1_1__internal_typedef_99
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen109_79_2_32s_0_1_1_1_1__internal_typedef_99 .......
Finished optimization stage 1 on rr_arb_tree__gen109_79_2_32s_0_1_1_1_1__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)

	T=_gen110
	Bypass=1'b0
   Generated name = spill_register_flushable__gen110_81_0
Running optimization stage 1 on spill_register_flushable__gen110_81_0 .......
Finished optimization stage 1 on spill_register_flushable__gen110_81_0 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	T=_gen110
	Bypass=1'b0
   Generated name = spill_register__gen110_80_0
Running optimization stage 1 on spill_register__gen110_80_0 .......
Finished optimization stage 1 on spill_register__gen110_80_0 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	T=_gen111
	Bypass=1'b0
   Generated name = spill_register_flushable__gen111_83_0
Running optimization stage 1 on spill_register_flushable__gen111_83_0 .......
Finished optimization stage 1 on spill_register_flushable__gen111_83_0 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	T=_gen111
	Bypass=1'b0
   Generated name = spill_register__gen111_82_0
Running optimization stage 1 on spill_register__gen111_82_0 .......
Finished optimization stage 1 on spill_register__gen111_82_0 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen112
	slv_w_chan_t=_gen113
	slv_b_chan_t=_gen114
	slv_ar_chan_t=_gen115
	slv_r_chan_t=_gen116
	mst_aw_chan_t=_gen117
	mst_w_chan_t=_gen118
	mst_b_chan_t=_gen119
	mst_ar_chan_t=_gen120
	mst_r_chan_t=_gen121
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen112__gen113__gen114__gen115__gen116__gen117__gen118__gen119__gen120__gen121_84_Z27_layer0
Running optimization stage 1 on axi_id_prepend__gen112__gen113__gen114__gen115__gen116__gen117__gen118__gen119__gen120__gen121_84_Z27_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen112__gen113__gen114__gen115__gen116__gen117__gen118__gen119__gen120__gen121_84_Z27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen122
	slv_w_chan_t=_gen123
	slv_b_chan_t=_gen124
	slv_ar_chan_t=_gen125
	slv_r_chan_t=_gen126
	mst_aw_chan_t=_gen127
	mst_w_chan_t=_gen128
	mst_b_chan_t=_gen129
	mst_ar_chan_t=_gen130
	mst_r_chan_t=_gen131
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen122__gen123__gen124__gen125__gen126__gen127__gen128__gen129__gen130__gen131_85_Z28_layer0
Running optimization stage 1 on axi_id_prepend__gen122__gen123__gen124__gen125__gen126__gen127__gen128__gen129__gen130__gen131_85_Z28_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen122__gen123__gen124__gen125__gen126__gen127__gen128__gen129__gen130__gen131_85_Z28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen91__gen92__gen93__gen94__gen95__gen96__gen97__gen98__gen99__gen100__gen101__gen102__gen103_70_Z26_layer0 .......
Finished optimization stage 1 on axi_mux__gen91__gen92__gen93__gen94__gen95__gen96__gen97__gen98__gen99__gen100__gen101__gen102__gen103_70_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen132
	mst_aw_chan_t=_gen133
	w_chan_t=_gen134
	slv_b_chan_t=_gen135
	mst_b_chan_t=_gen136
	slv_ar_chan_t=_gen137
	mst_ar_chan_t=_gen138
	slv_r_chan_t=_gen139
	mst_r_chan_t=_gen140
	slv_req_t=_gen141
	slv_resp_t=_gen142
	mst_req_t=_gen143
	mst_resp_t=_gen144
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen132__gen133__gen134__gen135__gen136__gen137__gen138__gen139__gen140__gen141__gen142__gen143__gen144_86_Z29_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen145
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_101
   Generated name = rr_arb_tree__gen145_87_2_32s_0_1_1_1_1__internal_typedef_101
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen145_87_2_32s_0_1_1_1_1__internal_typedef_101 .......
Finished optimization stage 1 on rr_arb_tree__gen145_87_2_32s_0_1_1_1_1__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen146
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen146_88_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen146_88_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen146_88_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)

	T=_gen147
	Bypass=1'b0
   Generated name = spill_register_flushable__gen147_90_0
Running optimization stage 1 on spill_register_flushable__gen147_90_0 .......
Finished optimization stage 1 on spill_register_flushable__gen147_90_0 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)

	T=_gen147
	Bypass=1'b0
   Generated name = spill_register__gen147_89_0
Running optimization stage 1 on spill_register__gen147_89_0 .......
Finished optimization stage 1 on spill_register__gen147_89_0 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)

	T=_gen148
	Bypass=1'b0
   Generated name = spill_register_flushable__gen148_92_0
Running optimization stage 1 on spill_register_flushable__gen148_92_0 .......
Finished optimization stage 1 on spill_register_flushable__gen148_92_0 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)

	T=_gen148
	Bypass=1'b0
   Generated name = spill_register__gen148_91_0
Running optimization stage 1 on spill_register__gen148_91_0 .......
Finished optimization stage 1 on spill_register__gen148_91_0 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)

	T=_gen149
	Bypass=1'b0
   Generated name = spill_register_flushable__gen149_94_0
Running optimization stage 1 on spill_register_flushable__gen149_94_0 .......
Finished optimization stage 1 on spill_register_flushable__gen149_94_0 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)

	T=_gen149
	Bypass=1'b0
   Generated name = spill_register__gen149_93_0
Running optimization stage 1 on spill_register__gen149_93_0 .......
Finished optimization stage 1 on spill_register__gen149_93_0 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen150
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_104
   Generated name = rr_arb_tree__gen150_95_2_32s_0_1_1_1_1__internal_typedef_104
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen150_95_2_32s_0_1_1_1_1__internal_typedef_104 .......
Finished optimization stage 1 on rr_arb_tree__gen150_95_2_32s_0_1_1_1_1__internal_typedef_104 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)

	T=_gen151
	Bypass=1'b0
   Generated name = spill_register_flushable__gen151_97_0
Running optimization stage 1 on spill_register_flushable__gen151_97_0 .......
Finished optimization stage 1 on spill_register_flushable__gen151_97_0 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 307MB)

	T=_gen151
	Bypass=1'b0
   Generated name = spill_register__gen151_96_0
Running optimization stage 1 on spill_register__gen151_96_0 .......
Finished optimization stage 1 on spill_register__gen151_96_0 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 307MB)

	T=_gen152
	Bypass=1'b0
   Generated name = spill_register_flushable__gen152_99_0
Running optimization stage 1 on spill_register_flushable__gen152_99_0 .......
Finished optimization stage 1 on spill_register_flushable__gen152_99_0 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 307MB)

	T=_gen152
	Bypass=1'b0
   Generated name = spill_register__gen152_98_0
Running optimization stage 1 on spill_register__gen152_98_0 .......
Finished optimization stage 1 on spill_register__gen152_98_0 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 307MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen153
	slv_w_chan_t=_gen154
	slv_b_chan_t=_gen155
	slv_ar_chan_t=_gen156
	slv_r_chan_t=_gen157
	mst_aw_chan_t=_gen158
	mst_w_chan_t=_gen159
	mst_b_chan_t=_gen160
	mst_ar_chan_t=_gen161
	mst_r_chan_t=_gen162
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen153__gen154__gen155__gen156__gen157__gen158__gen159__gen160__gen161__gen162_100_Z30_layer0
Running optimization stage 1 on axi_id_prepend__gen153__gen154__gen155__gen156__gen157__gen158__gen159__gen160__gen161__gen162_100_Z30_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen153__gen154__gen155__gen156__gen157__gen158__gen159__gen160__gen161__gen162_100_Z30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 308MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen163
	slv_w_chan_t=_gen164
	slv_b_chan_t=_gen165
	slv_ar_chan_t=_gen166
	slv_r_chan_t=_gen167
	mst_aw_chan_t=_gen168
	mst_w_chan_t=_gen169
	mst_b_chan_t=_gen170
	mst_ar_chan_t=_gen171
	mst_r_chan_t=_gen172
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen163__gen164__gen165__gen166__gen167__gen168__gen169__gen170__gen171__gen172_101_Z31_layer0
Running optimization stage 1 on axi_id_prepend__gen163__gen164__gen165__gen166__gen167__gen168__gen169__gen170__gen171__gen172_101_Z31_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen163__gen164__gen165__gen166__gen167__gen168__gen169__gen170__gen171__gen172_101_Z31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 308MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen132__gen133__gen134__gen135__gen136__gen137__gen138__gen139__gen140__gen141__gen142__gen143__gen144_86_Z29_layer0 .......
Finished optimization stage 1 on axi_mux__gen132__gen133__gen134__gen135__gen136__gen137__gen138__gen139__gen140__gen141__gen142__gen143__gen144_86_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 308MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen173
	mst_aw_chan_t=_gen174
	w_chan_t=_gen175
	slv_b_chan_t=_gen176
	mst_b_chan_t=_gen177
	slv_ar_chan_t=_gen178
	mst_ar_chan_t=_gen179
	slv_r_chan_t=_gen180
	mst_r_chan_t=_gen181
	slv_req_t=_gen182
	slv_resp_t=_gen183
	mst_req_t=_gen184
	mst_resp_t=_gen185
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen173__gen174__gen175__gen176__gen177__gen178__gen179__gen180__gen181__gen182__gen183__gen184__gen185_102_Z32_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen186
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_106
   Generated name = rr_arb_tree__gen186_103_2_32s_0_1_1_1_1__internal_typedef_106
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen186_103_2_32s_0_1_1_1_1__internal_typedef_106 .......
Finished optimization stage 1 on rr_arb_tree__gen186_103_2_32s_0_1_1_1_1__internal_typedef_106 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 308MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen187
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen187_104_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen187_104_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen187_104_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 308MB)

	T=_gen188
	Bypass=1'b0
   Generated name = spill_register_flushable__gen188_106_0
Running optimization stage 1 on spill_register_flushable__gen188_106_0 .......
Finished optimization stage 1 on spill_register_flushable__gen188_106_0 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)

	T=_gen188
	Bypass=1'b0
   Generated name = spill_register__gen188_105_0
Running optimization stage 1 on spill_register__gen188_105_0 .......
Finished optimization stage 1 on spill_register__gen188_105_0 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)

	T=_gen189
	Bypass=1'b0
   Generated name = spill_register_flushable__gen189_108_0
Running optimization stage 1 on spill_register_flushable__gen189_108_0 .......
Finished optimization stage 1 on spill_register_flushable__gen189_108_0 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)

	T=_gen189
	Bypass=1'b0
   Generated name = spill_register__gen189_107_0
Running optimization stage 1 on spill_register__gen189_107_0 .......
Finished optimization stage 1 on spill_register__gen189_107_0 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)

	T=_gen190
	Bypass=1'b0
   Generated name = spill_register_flushable__gen190_110_0
Running optimization stage 1 on spill_register_flushable__gen190_110_0 .......
Finished optimization stage 1 on spill_register_flushable__gen190_110_0 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)

	T=_gen190
	Bypass=1'b0
   Generated name = spill_register__gen190_109_0
Running optimization stage 1 on spill_register__gen190_109_0 .......
Finished optimization stage 1 on spill_register__gen190_109_0 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen191
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_109
   Generated name = rr_arb_tree__gen191_111_2_32s_0_1_1_1_1__internal_typedef_109
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen191_111_2_32s_0_1_1_1_1__internal_typedef_109 .......
Finished optimization stage 1 on rr_arb_tree__gen191_111_2_32s_0_1_1_1_1__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)

	T=_gen192
	Bypass=1'b0
   Generated name = spill_register_flushable__gen192_113_0
Running optimization stage 1 on spill_register_flushable__gen192_113_0 .......
Finished optimization stage 1 on spill_register_flushable__gen192_113_0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	T=_gen192
	Bypass=1'b0
   Generated name = spill_register__gen192_112_0
Running optimization stage 1 on spill_register__gen192_112_0 .......
Finished optimization stage 1 on spill_register__gen192_112_0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	T=_gen193
	Bypass=1'b0
   Generated name = spill_register_flushable__gen193_115_0
Running optimization stage 1 on spill_register_flushable__gen193_115_0 .......
Finished optimization stage 1 on spill_register_flushable__gen193_115_0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	T=_gen193
	Bypass=1'b0
   Generated name = spill_register__gen193_114_0
Running optimization stage 1 on spill_register__gen193_114_0 .......
Finished optimization stage 1 on spill_register__gen193_114_0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen194
	slv_w_chan_t=_gen195
	slv_b_chan_t=_gen196
	slv_ar_chan_t=_gen197
	slv_r_chan_t=_gen198
	mst_aw_chan_t=_gen199
	mst_w_chan_t=_gen200
	mst_b_chan_t=_gen201
	mst_ar_chan_t=_gen202
	mst_r_chan_t=_gen203
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen194__gen195__gen196__gen197__gen198__gen199__gen200__gen201__gen202__gen203_116_Z33_layer0
Running optimization stage 1 on axi_id_prepend__gen194__gen195__gen196__gen197__gen198__gen199__gen200__gen201__gen202__gen203_116_Z33_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen194__gen195__gen196__gen197__gen198__gen199__gen200__gen201__gen202__gen203_116_Z33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen204
	slv_w_chan_t=_gen205
	slv_b_chan_t=_gen206
	slv_ar_chan_t=_gen207
	slv_r_chan_t=_gen208
	mst_aw_chan_t=_gen209
	mst_w_chan_t=_gen210
	mst_b_chan_t=_gen211
	mst_ar_chan_t=_gen212
	mst_r_chan_t=_gen213
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen204__gen205__gen206__gen207__gen208__gen209__gen210__gen211__gen212__gen213_117_Z34_layer0
Running optimization stage 1 on axi_id_prepend__gen204__gen205__gen206__gen207__gen208__gen209__gen210__gen211__gen212__gen213_117_Z34_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen204__gen205__gen206__gen207__gen208__gen209__gen210__gen211__gen212__gen213_117_Z34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen173__gen174__gen175__gen176__gen177__gen178__gen179__gen180__gen181__gen182__gen183__gen184__gen185_102_Z32_layer0 .......
Finished optimization stage 1 on axi_mux__gen173__gen174__gen175__gen176__gen177__gen178__gen179__gen180__gen181__gen182__gen183__gen184__gen185_102_Z32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen214
	mst_aw_chan_t=_gen215
	w_chan_t=_gen216
	slv_b_chan_t=_gen217
	mst_b_chan_t=_gen218
	slv_ar_chan_t=_gen219
	mst_ar_chan_t=_gen220
	slv_r_chan_t=_gen221
	mst_r_chan_t=_gen222
	slv_req_t=_gen223
	slv_resp_t=_gen224
	mst_req_t=_gen225
	mst_resp_t=_gen226
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen214__gen215__gen216__gen217__gen218__gen219__gen220__gen221__gen222__gen223__gen224__gen225__gen226_118_Z35_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen227
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_111
   Generated name = rr_arb_tree__gen227_119_2_32s_0_1_1_1_1__internal_typedef_111
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen227_119_2_32s_0_1_1_1_1__internal_typedef_111 .......
Finished optimization stage 1 on rr_arb_tree__gen227_119_2_32s_0_1_1_1_1__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen228
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen228_120_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen228_120_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen228_120_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)

	T=_gen229
	Bypass=1'b0
   Generated name = spill_register_flushable__gen229_122_0
Running optimization stage 1 on spill_register_flushable__gen229_122_0 .......
Finished optimization stage 1 on spill_register_flushable__gen229_122_0 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)

	T=_gen229
	Bypass=1'b0
   Generated name = spill_register__gen229_121_0
Running optimization stage 1 on spill_register__gen229_121_0 .......
Finished optimization stage 1 on spill_register__gen229_121_0 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)

	T=_gen230
	Bypass=1'b0
   Generated name = spill_register_flushable__gen230_124_0
Running optimization stage 1 on spill_register_flushable__gen230_124_0 .......
Finished optimization stage 1 on spill_register_flushable__gen230_124_0 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)

	T=_gen230
	Bypass=1'b0
   Generated name = spill_register__gen230_123_0
Running optimization stage 1 on spill_register__gen230_123_0 .......
Finished optimization stage 1 on spill_register__gen230_123_0 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)

	T=_gen231
	Bypass=1'b0
   Generated name = spill_register_flushable__gen231_126_0
Running optimization stage 1 on spill_register_flushable__gen231_126_0 .......
Finished optimization stage 1 on spill_register_flushable__gen231_126_0 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)

	T=_gen231
	Bypass=1'b0
   Generated name = spill_register__gen231_125_0
Running optimization stage 1 on spill_register__gen231_125_0 .......
Finished optimization stage 1 on spill_register__gen231_125_0 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen232
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_114
   Generated name = rr_arb_tree__gen232_127_2_32s_0_1_1_1_1__internal_typedef_114
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen232_127_2_32s_0_1_1_1_1__internal_typedef_114 .......
Finished optimization stage 1 on rr_arb_tree__gen232_127_2_32s_0_1_1_1_1__internal_typedef_114 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)

	T=_gen233
	Bypass=1'b0
   Generated name = spill_register_flushable__gen233_129_0
Running optimization stage 1 on spill_register_flushable__gen233_129_0 .......
Finished optimization stage 1 on spill_register_flushable__gen233_129_0 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	T=_gen233
	Bypass=1'b0
   Generated name = spill_register__gen233_128_0
Running optimization stage 1 on spill_register__gen233_128_0 .......
Finished optimization stage 1 on spill_register__gen233_128_0 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	T=_gen234
	Bypass=1'b0
   Generated name = spill_register_flushable__gen234_131_0
Running optimization stage 1 on spill_register_flushable__gen234_131_0 .......
Finished optimization stage 1 on spill_register_flushable__gen234_131_0 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	T=_gen234
	Bypass=1'b0
   Generated name = spill_register__gen234_130_0
Running optimization stage 1 on spill_register__gen234_130_0 .......
Finished optimization stage 1 on spill_register__gen234_130_0 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen235
	slv_w_chan_t=_gen236
	slv_b_chan_t=_gen237
	slv_ar_chan_t=_gen238
	slv_r_chan_t=_gen239
	mst_aw_chan_t=_gen240
	mst_w_chan_t=_gen241
	mst_b_chan_t=_gen242
	mst_ar_chan_t=_gen243
	mst_r_chan_t=_gen244
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen235__gen236__gen237__gen238__gen239__gen240__gen241__gen242__gen243__gen244_132_Z36_layer0
Running optimization stage 1 on axi_id_prepend__gen235__gen236__gen237__gen238__gen239__gen240__gen241__gen242__gen243__gen244_132_Z36_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen235__gen236__gen237__gen238__gen239__gen240__gen241__gen242__gen243__gen244_132_Z36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen245
	slv_w_chan_t=_gen246
	slv_b_chan_t=_gen247
	slv_ar_chan_t=_gen248
	slv_r_chan_t=_gen249
	mst_aw_chan_t=_gen250
	mst_w_chan_t=_gen251
	mst_b_chan_t=_gen252
	mst_ar_chan_t=_gen253
	mst_r_chan_t=_gen254
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen245__gen246__gen247__gen248__gen249__gen250__gen251__gen252__gen253__gen254_133_Z37_layer0
Running optimization stage 1 on axi_id_prepend__gen245__gen246__gen247__gen248__gen249__gen250__gen251__gen252__gen253__gen254_133_Z37_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen245__gen246__gen247__gen248__gen249__gen250__gen251__gen252__gen253__gen254_133_Z37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen214__gen215__gen216__gen217__gen218__gen219__gen220__gen221__gen222__gen223__gen224__gen225__gen226_118_Z35_layer0 .......
Finished optimization stage 1 on axi_mux__gen214__gen215__gen216__gen217__gen218__gen219__gen220__gen221__gen222__gen223__gen224__gen225__gen226_118_Z35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen255
	mst_aw_chan_t=_gen256
	w_chan_t=_gen257
	slv_b_chan_t=_gen258
	mst_b_chan_t=_gen259
	slv_ar_chan_t=_gen260
	mst_ar_chan_t=_gen261
	slv_r_chan_t=_gen262
	mst_r_chan_t=_gen263
	slv_req_t=_gen264
	slv_resp_t=_gen265
	mst_req_t=_gen266
	mst_resp_t=_gen267
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen255__gen256__gen257__gen258__gen259__gen260__gen261__gen262__gen263__gen264__gen265__gen266__gen267_134_Z38_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen268
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_116
   Generated name = rr_arb_tree__gen268_135_2_32s_0_1_1_1_1__internal_typedef_116
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen268_135_2_32s_0_1_1_1_1__internal_typedef_116 .......
Finished optimization stage 1 on rr_arb_tree__gen268_135_2_32s_0_1_1_1_1__internal_typedef_116 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen269
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen269_136_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen269_136_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen269_136_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)

	T=_gen270
	Bypass=1'b0
   Generated name = spill_register_flushable__gen270_138_0
Running optimization stage 1 on spill_register_flushable__gen270_138_0 .......
Finished optimization stage 1 on spill_register_flushable__gen270_138_0 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)

	T=_gen270
	Bypass=1'b0
   Generated name = spill_register__gen270_137_0
Running optimization stage 1 on spill_register__gen270_137_0 .......
Finished optimization stage 1 on spill_register__gen270_137_0 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)

	T=_gen271
	Bypass=1'b0
   Generated name = spill_register_flushable__gen271_140_0
Running optimization stage 1 on spill_register_flushable__gen271_140_0 .......
Finished optimization stage 1 on spill_register_flushable__gen271_140_0 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)

	T=_gen271
	Bypass=1'b0
   Generated name = spill_register__gen271_139_0
Running optimization stage 1 on spill_register__gen271_139_0 .......
Finished optimization stage 1 on spill_register__gen271_139_0 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)

	T=_gen272
	Bypass=1'b0
   Generated name = spill_register_flushable__gen272_142_0
Running optimization stage 1 on spill_register_flushable__gen272_142_0 .......
Finished optimization stage 1 on spill_register_flushable__gen272_142_0 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)

	T=_gen272
	Bypass=1'b0
   Generated name = spill_register__gen272_141_0
Running optimization stage 1 on spill_register__gen272_141_0 .......
Finished optimization stage 1 on spill_register__gen272_141_0 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen273
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_119
   Generated name = rr_arb_tree__gen273_143_2_32s_0_1_1_1_1__internal_typedef_119
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen273_143_2_32s_0_1_1_1_1__internal_typedef_119 .......
Finished optimization stage 1 on rr_arb_tree__gen273_143_2_32s_0_1_1_1_1__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)

	T=_gen274
	Bypass=1'b0
   Generated name = spill_register_flushable__gen274_145_0
Running optimization stage 1 on spill_register_flushable__gen274_145_0 .......
Finished optimization stage 1 on spill_register_flushable__gen274_145_0 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	T=_gen274
	Bypass=1'b0
   Generated name = spill_register__gen274_144_0
Running optimization stage 1 on spill_register__gen274_144_0 .......
Finished optimization stage 1 on spill_register__gen274_144_0 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	T=_gen275
	Bypass=1'b0
   Generated name = spill_register_flushable__gen275_147_0
Running optimization stage 1 on spill_register_flushable__gen275_147_0 .......
Finished optimization stage 1 on spill_register_flushable__gen275_147_0 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	T=_gen275
	Bypass=1'b0
   Generated name = spill_register__gen275_146_0
Running optimization stage 1 on spill_register__gen275_146_0 .......
Finished optimization stage 1 on spill_register__gen275_146_0 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen276
	slv_w_chan_t=_gen277
	slv_b_chan_t=_gen278
	slv_ar_chan_t=_gen279
	slv_r_chan_t=_gen280
	mst_aw_chan_t=_gen281
	mst_w_chan_t=_gen282
	mst_b_chan_t=_gen283
	mst_ar_chan_t=_gen284
	mst_r_chan_t=_gen285
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen276__gen277__gen278__gen279__gen280__gen281__gen282__gen283__gen284__gen285_148_Z39_layer0
Running optimization stage 1 on axi_id_prepend__gen276__gen277__gen278__gen279__gen280__gen281__gen282__gen283__gen284__gen285_148_Z39_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen276__gen277__gen278__gen279__gen280__gen281__gen282__gen283__gen284__gen285_148_Z39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen286
	slv_w_chan_t=_gen287
	slv_b_chan_t=_gen288
	slv_ar_chan_t=_gen289
	slv_r_chan_t=_gen290
	mst_aw_chan_t=_gen291
	mst_w_chan_t=_gen292
	mst_b_chan_t=_gen293
	mst_ar_chan_t=_gen294
	mst_r_chan_t=_gen295
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen286__gen287__gen288__gen289__gen290__gen291__gen292__gen293__gen294__gen295_149_Z40_layer0
Running optimization stage 1 on axi_id_prepend__gen286__gen287__gen288__gen289__gen290__gen291__gen292__gen293__gen294__gen295_149_Z40_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen286__gen287__gen288__gen289__gen290__gen291__gen292__gen293__gen294__gen295_149_Z40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen255__gen256__gen257__gen258__gen259__gen260__gen261__gen262__gen263__gen264__gen265__gen266__gen267_134_Z38_layer0 .......
Finished optimization stage 1 on axi_mux__gen255__gen256__gen257__gen258__gen259__gen260__gen261__gen262__gen263__gen264__gen265__gen266__gen267_134_Z38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen296
	mst_aw_chan_t=_gen297
	w_chan_t=_gen298
	slv_b_chan_t=_gen299
	mst_b_chan_t=_gen300
	slv_ar_chan_t=_gen301
	mst_ar_chan_t=_gen302
	slv_r_chan_t=_gen303
	mst_r_chan_t=_gen304
	slv_req_t=_gen305
	slv_resp_t=_gen306
	mst_req_t=_gen307
	mst_resp_t=_gen308
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen296__gen297__gen298__gen299__gen300__gen301__gen302__gen303__gen304__gen305__gen306__gen307__gen308_150_Z41_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen309
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_121
   Generated name = rr_arb_tree__gen309_151_2_32s_0_1_1_1_1__internal_typedef_121
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen309_151_2_32s_0_1_1_1_1__internal_typedef_121 .......
Finished optimization stage 1 on rr_arb_tree__gen309_151_2_32s_0_1_1_1_1__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen310
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen310_152_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen310_152_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen310_152_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 319MB peak: 319MB)

	T=_gen311
	Bypass=1'b0
   Generated name = spill_register_flushable__gen311_154_0
Running optimization stage 1 on spill_register_flushable__gen311_154_0 .......
Finished optimization stage 1 on spill_register_flushable__gen311_154_0 (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 322MB)

	T=_gen311
	Bypass=1'b0
   Generated name = spill_register__gen311_153_0
Running optimization stage 1 on spill_register__gen311_153_0 .......
Finished optimization stage 1 on spill_register__gen311_153_0 (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 322MB)

	T=_gen312
	Bypass=1'b0
   Generated name = spill_register_flushable__gen312_156_0
Running optimization stage 1 on spill_register_flushable__gen312_156_0 .......
Finished optimization stage 1 on spill_register_flushable__gen312_156_0 (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 322MB)

	T=_gen312
	Bypass=1'b0
   Generated name = spill_register__gen312_155_0
Running optimization stage 1 on spill_register__gen312_155_0 .......
Finished optimization stage 1 on spill_register__gen312_155_0 (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 322MB)

	T=_gen313
	Bypass=1'b0
   Generated name = spill_register_flushable__gen313_158_0
Running optimization stage 1 on spill_register_flushable__gen313_158_0 .......
Finished optimization stage 1 on spill_register_flushable__gen313_158_0 (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 322MB)

	T=_gen313
	Bypass=1'b0
   Generated name = spill_register__gen313_157_0
Running optimization stage 1 on spill_register__gen313_157_0 .......
Finished optimization stage 1 on spill_register__gen313_157_0 (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 322MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen314
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_124
   Generated name = rr_arb_tree__gen314_159_2_32s_0_1_1_1_1__internal_typedef_124
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen314_159_2_32s_0_1_1_1_1__internal_typedef_124 .......
Finished optimization stage 1 on rr_arb_tree__gen314_159_2_32s_0_1_1_1_1__internal_typedef_124 (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 322MB)

	T=_gen315
	Bypass=1'b0
   Generated name = spill_register_flushable__gen315_161_0
Running optimization stage 1 on spill_register_flushable__gen315_161_0 .......
Finished optimization stage 1 on spill_register_flushable__gen315_161_0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	T=_gen315
	Bypass=1'b0
   Generated name = spill_register__gen315_160_0
Running optimization stage 1 on spill_register__gen315_160_0 .......
Finished optimization stage 1 on spill_register__gen315_160_0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	T=_gen316
	Bypass=1'b0
   Generated name = spill_register_flushable__gen316_163_0
Running optimization stage 1 on spill_register_flushable__gen316_163_0 .......
Finished optimization stage 1 on spill_register_flushable__gen316_163_0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	T=_gen316
	Bypass=1'b0
   Generated name = spill_register__gen316_162_0
Running optimization stage 1 on spill_register__gen316_162_0 .......
Finished optimization stage 1 on spill_register__gen316_162_0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen317
	slv_w_chan_t=_gen318
	slv_b_chan_t=_gen319
	slv_ar_chan_t=_gen320
	slv_r_chan_t=_gen321
	mst_aw_chan_t=_gen322
	mst_w_chan_t=_gen323
	mst_b_chan_t=_gen324
	mst_ar_chan_t=_gen325
	mst_r_chan_t=_gen326
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen317__gen318__gen319__gen320__gen321__gen322__gen323__gen324__gen325__gen326_164_Z42_layer0
Running optimization stage 1 on axi_id_prepend__gen317__gen318__gen319__gen320__gen321__gen322__gen323__gen324__gen325__gen326_164_Z42_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen317__gen318__gen319__gen320__gen321__gen322__gen323__gen324__gen325__gen326_164_Z42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen327
	slv_w_chan_t=_gen328
	slv_b_chan_t=_gen329
	slv_ar_chan_t=_gen330
	slv_r_chan_t=_gen331
	mst_aw_chan_t=_gen332
	mst_w_chan_t=_gen333
	mst_b_chan_t=_gen334
	mst_ar_chan_t=_gen335
	mst_r_chan_t=_gen336
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen327__gen328__gen329__gen330__gen331__gen332__gen333__gen334__gen335__gen336_165_Z43_layer0
Running optimization stage 1 on axi_id_prepend__gen327__gen328__gen329__gen330__gen331__gen332__gen333__gen334__gen335__gen336_165_Z43_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen327__gen328__gen329__gen330__gen331__gen332__gen333__gen334__gen335__gen336_165_Z43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen296__gen297__gen298__gen299__gen300__gen301__gen302__gen303__gen304__gen305__gen306__gen307__gen308_150_Z41_layer0 .......
Finished optimization stage 1 on axi_mux__gen296__gen297__gen298__gen299__gen300__gen301__gen302__gen303__gen304__gen305__gen306__gen307__gen308_150_Z41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen337
	mst_aw_chan_t=_gen338
	w_chan_t=_gen339
	slv_b_chan_t=_gen340
	mst_b_chan_t=_gen341
	slv_ar_chan_t=_gen342
	mst_ar_chan_t=_gen343
	slv_r_chan_t=_gen344
	mst_r_chan_t=_gen345
	slv_req_t=_gen346
	slv_resp_t=_gen347
	mst_req_t=_gen348
	mst_resp_t=_gen349
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen337__gen338__gen339__gen340__gen341__gen342__gen343__gen344__gen345__gen346__gen347__gen348__gen349_166_Z44_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen350
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_126
   Generated name = rr_arb_tree__gen350_167_2_32s_0_1_1_1_1__internal_typedef_126
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen350_167_2_32s_0_1_1_1_1__internal_typedef_126 .......
Finished optimization stage 1 on rr_arb_tree__gen350_167_2_32s_0_1_1_1_1__internal_typedef_126 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen351
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen351_168_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen351_168_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen351_168_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 323MB)

	T=_gen352
	Bypass=1'b0
   Generated name = spill_register_flushable__gen352_170_0
Running optimization stage 1 on spill_register_flushable__gen352_170_0 .......
Finished optimization stage 1 on spill_register_flushable__gen352_170_0 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 325MB)

	T=_gen352
	Bypass=1'b0
   Generated name = spill_register__gen352_169_0
Running optimization stage 1 on spill_register__gen352_169_0 .......
Finished optimization stage 1 on spill_register__gen352_169_0 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 325MB)

	T=_gen353
	Bypass=1'b0
   Generated name = spill_register_flushable__gen353_172_0
Running optimization stage 1 on spill_register_flushable__gen353_172_0 .......
Finished optimization stage 1 on spill_register_flushable__gen353_172_0 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 326MB)

	T=_gen353
	Bypass=1'b0
   Generated name = spill_register__gen353_171_0
Running optimization stage 1 on spill_register__gen353_171_0 .......
Finished optimization stage 1 on spill_register__gen353_171_0 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 326MB)

	T=_gen354
	Bypass=1'b0
   Generated name = spill_register_flushable__gen354_174_0
Running optimization stage 1 on spill_register_flushable__gen354_174_0 .......
Finished optimization stage 1 on spill_register_flushable__gen354_174_0 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 326MB)

	T=_gen354
	Bypass=1'b0
   Generated name = spill_register__gen354_173_0
Running optimization stage 1 on spill_register__gen354_173_0 .......
Finished optimization stage 1 on spill_register__gen354_173_0 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 326MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen355
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_129
   Generated name = rr_arb_tree__gen355_175_2_32s_0_1_1_1_1__internal_typedef_129
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen355_175_2_32s_0_1_1_1_1__internal_typedef_129 .......
Finished optimization stage 1 on rr_arb_tree__gen355_175_2_32s_0_1_1_1_1__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 326MB)

	T=_gen356
	Bypass=1'b0
   Generated name = spill_register_flushable__gen356_177_0
Running optimization stage 1 on spill_register_flushable__gen356_177_0 .......
Finished optimization stage 1 on spill_register_flushable__gen356_177_0 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	T=_gen356
	Bypass=1'b0
   Generated name = spill_register__gen356_176_0
Running optimization stage 1 on spill_register__gen356_176_0 .......
Finished optimization stage 1 on spill_register__gen356_176_0 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	T=_gen357
	Bypass=1'b0
   Generated name = spill_register_flushable__gen357_179_0
Running optimization stage 1 on spill_register_flushable__gen357_179_0 .......
Finished optimization stage 1 on spill_register_flushable__gen357_179_0 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	T=_gen357
	Bypass=1'b0
   Generated name = spill_register__gen357_178_0
Running optimization stage 1 on spill_register__gen357_178_0 .......
Finished optimization stage 1 on spill_register__gen357_178_0 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen358
	slv_w_chan_t=_gen359
	slv_b_chan_t=_gen360
	slv_ar_chan_t=_gen361
	slv_r_chan_t=_gen362
	mst_aw_chan_t=_gen363
	mst_w_chan_t=_gen364
	mst_b_chan_t=_gen365
	mst_ar_chan_t=_gen366
	mst_r_chan_t=_gen367
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen358__gen359__gen360__gen361__gen362__gen363__gen364__gen365__gen366__gen367_180_Z45_layer0
Running optimization stage 1 on axi_id_prepend__gen358__gen359__gen360__gen361__gen362__gen363__gen364__gen365__gen366__gen367_180_Z45_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen358__gen359__gen360__gen361__gen362__gen363__gen364__gen365__gen366__gen367_180_Z45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen368
	slv_w_chan_t=_gen369
	slv_b_chan_t=_gen370
	slv_ar_chan_t=_gen371
	slv_r_chan_t=_gen372
	mst_aw_chan_t=_gen373
	mst_w_chan_t=_gen374
	mst_b_chan_t=_gen375
	mst_ar_chan_t=_gen376
	mst_r_chan_t=_gen377
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen368__gen369__gen370__gen371__gen372__gen373__gen374__gen375__gen376__gen377_181_Z46_layer0
Running optimization stage 1 on axi_id_prepend__gen368__gen369__gen370__gen371__gen372__gen373__gen374__gen375__gen376__gen377_181_Z46_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen368__gen369__gen370__gen371__gen372__gen373__gen374__gen375__gen376__gen377_181_Z46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen337__gen338__gen339__gen340__gen341__gen342__gen343__gen344__gen345__gen346__gen347__gen348__gen349_166_Z44_layer0 .......
Finished optimization stage 1 on axi_mux__gen337__gen338__gen339__gen340__gen341__gen342__gen343__gen344__gen345__gen346__gen347__gen348__gen349_166_Z44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen378
	mst_aw_chan_t=_gen379
	w_chan_t=_gen380
	slv_b_chan_t=_gen381
	mst_b_chan_t=_gen382
	slv_ar_chan_t=_gen383
	mst_ar_chan_t=_gen384
	slv_r_chan_t=_gen385
	mst_r_chan_t=_gen386
	slv_req_t=_gen387
	slv_resp_t=_gen388
	mst_req_t=_gen389
	mst_resp_t=_gen390
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen378__gen379__gen380__gen381__gen382__gen383__gen384__gen385__gen386__gen387__gen388__gen389__gen390_182_Z47_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen391
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_131
   Generated name = rr_arb_tree__gen391_183_2_32s_0_1_1_1_1__internal_typedef_131
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen391_183_2_32s_0_1_1_1_1__internal_typedef_131 .......
Finished optimization stage 1 on rr_arb_tree__gen391_183_2_32s_0_1_1_1_1__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen392
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen392_184_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen392_184_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen392_184_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 327MB)

	T=_gen393
	Bypass=1'b0
   Generated name = spill_register_flushable__gen393_186_0
Running optimization stage 1 on spill_register_flushable__gen393_186_0 .......
Finished optimization stage 1 on spill_register_flushable__gen393_186_0 (CPU Time 0h:00m:00s, Memory Used current: 329MB peak: 329MB)

	T=_gen393
	Bypass=1'b0
   Generated name = spill_register__gen393_185_0
Running optimization stage 1 on spill_register__gen393_185_0 .......
Finished optimization stage 1 on spill_register__gen393_185_0 (CPU Time 0h:00m:00s, Memory Used current: 329MB peak: 329MB)

	T=_gen394
	Bypass=1'b0
   Generated name = spill_register_flushable__gen394_188_0
Running optimization stage 1 on spill_register_flushable__gen394_188_0 .......
Finished optimization stage 1 on spill_register_flushable__gen394_188_0 (CPU Time 0h:00m:00s, Memory Used current: 329MB peak: 329MB)

	T=_gen394
	Bypass=1'b0
   Generated name = spill_register__gen394_187_0
Running optimization stage 1 on spill_register__gen394_187_0 .......
Finished optimization stage 1 on spill_register__gen394_187_0 (CPU Time 0h:00m:00s, Memory Used current: 329MB peak: 329MB)

	T=_gen395
	Bypass=1'b0
   Generated name = spill_register_flushable__gen395_190_0
Running optimization stage 1 on spill_register_flushable__gen395_190_0 .......
Finished optimization stage 1 on spill_register_flushable__gen395_190_0 (CPU Time 0h:00m:00s, Memory Used current: 329MB peak: 329MB)

	T=_gen395
	Bypass=1'b0
   Generated name = spill_register__gen395_189_0
Running optimization stage 1 on spill_register__gen395_189_0 .......
Finished optimization stage 1 on spill_register__gen395_189_0 (CPU Time 0h:00m:00s, Memory Used current: 329MB peak: 329MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen396
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_134
   Generated name = rr_arb_tree__gen396_191_2_32s_0_1_1_1_1__internal_typedef_134
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen396_191_2_32s_0_1_1_1_1__internal_typedef_134 .......
Finished optimization stage 1 on rr_arb_tree__gen396_191_2_32s_0_1_1_1_1__internal_typedef_134 (CPU Time 0h:00m:00s, Memory Used current: 329MB peak: 329MB)

	T=_gen397
	Bypass=1'b0
   Generated name = spill_register_flushable__gen397_193_0
Running optimization stage 1 on spill_register_flushable__gen397_193_0 .......
Finished optimization stage 1 on spill_register_flushable__gen397_193_0 (CPU Time 0h:00m:00s, Memory Used current: 330MB peak: 330MB)

	T=_gen397
	Bypass=1'b0
   Generated name = spill_register__gen397_192_0
Running optimization stage 1 on spill_register__gen397_192_0 .......
Finished optimization stage 1 on spill_register__gen397_192_0 (CPU Time 0h:00m:00s, Memory Used current: 330MB peak: 330MB)

	T=_gen398
	Bypass=1'b0
   Generated name = spill_register_flushable__gen398_195_0
Running optimization stage 1 on spill_register_flushable__gen398_195_0 .......
Finished optimization stage 1 on spill_register_flushable__gen398_195_0 (CPU Time 0h:00m:00s, Memory Used current: 331MB peak: 331MB)

	T=_gen398
	Bypass=1'b0
   Generated name = spill_register__gen398_194_0
Running optimization stage 1 on spill_register__gen398_194_0 .......
Finished optimization stage 1 on spill_register__gen398_194_0 (CPU Time 0h:00m:00s, Memory Used current: 331MB peak: 331MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen399
	slv_w_chan_t=_gen400
	slv_b_chan_t=_gen401
	slv_ar_chan_t=_gen402
	slv_r_chan_t=_gen403
	mst_aw_chan_t=_gen404
	mst_w_chan_t=_gen405
	mst_b_chan_t=_gen406
	mst_ar_chan_t=_gen407
	mst_r_chan_t=_gen408
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen399__gen400__gen401__gen402__gen403__gen404__gen405__gen406__gen407__gen408_196_Z48_layer0
Running optimization stage 1 on axi_id_prepend__gen399__gen400__gen401__gen402__gen403__gen404__gen405__gen406__gen407__gen408_196_Z48_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen399__gen400__gen401__gen402__gen403__gen404__gen405__gen406__gen407__gen408_196_Z48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 331MB peak: 331MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen409
	slv_w_chan_t=_gen410
	slv_b_chan_t=_gen411
	slv_ar_chan_t=_gen412
	slv_r_chan_t=_gen413
	mst_aw_chan_t=_gen414
	mst_w_chan_t=_gen415
	mst_b_chan_t=_gen416
	mst_ar_chan_t=_gen417
	mst_r_chan_t=_gen418
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen409__gen410__gen411__gen412__gen413__gen414__gen415__gen416__gen417__gen418_197_Z49_layer0
Running optimization stage 1 on axi_id_prepend__gen409__gen410__gen411__gen412__gen413__gen414__gen415__gen416__gen417__gen418_197_Z49_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen409__gen410__gen411__gen412__gen413__gen414__gen415__gen416__gen417__gen418_197_Z49_layer0 (CPU Time 0h:00m:00s, Memory Used current: 331MB peak: 331MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen378__gen379__gen380__gen381__gen382__gen383__gen384__gen385__gen386__gen387__gen388__gen389__gen390_182_Z47_layer0 .......
Finished optimization stage 1 on axi_mux__gen378__gen379__gen380__gen381__gen382__gen383__gen384__gen385__gen386__gen387__gen388__gen389__gen390_182_Z47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 331MB peak: 331MB)

	SlvAxiIDWidth=32'b00000000000000000000000000000100
	slv_aw_chan_t=_gen419
	mst_aw_chan_t=_gen420
	w_chan_t=_gen421
	slv_b_chan_t=_gen422
	mst_b_chan_t=_gen423
	slv_ar_chan_t=_gen424
	mst_ar_chan_t=_gen425
	slv_r_chan_t=_gen426
	mst_r_chan_t=_gen427
	slv_req_t=_gen428
	slv_resp_t=_gen429
	mst_req_t=_gen430
	mst_resp_t=_gen431
	NoSlvPorts=32'b00000000000000000000000000000010
	MaxWTrans=32'b00000000000000000000000000000001
	FallThrough=1'b0
	SpillAw=1'b1
	SpillW=1'b1
	SpillB=1'b1
	SpillAr=1'b1
	SpillR=1'b1
	MstIdxBits=32'b00000000000000000000000000000001
	MstAxiIDWidth=32'b00000000000000000000000000000101
   Generated name = axi_mux__gen419__gen420__gen421__gen422__gen423__gen424__gen425__gen426__gen427__gen428__gen429__gen430__gen431_198_Z50_layer0

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen432
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_136
   Generated name = rr_arb_tree__gen432_199_2_32s_0_1_1_1_1__internal_typedef_136
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen432_199_2_32s_0_1_1_1_1__internal_typedef_136 .......
Finished optimization stage 1 on rr_arb_tree__gen432_199_2_32s_0_1_1_1_1__internal_typedef_136 (CPU Time 0h:00m:00s, Memory Used current: 331MB peak: 331MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=_gen433
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = fifo_v3__gen433_200_0_32s_1_1s_1
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen433_200_0_32s_1_1s_1 .......
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15115:4:15115:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3__gen433_200_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 331MB peak: 331MB)

	T=_gen434
	Bypass=1'b0
   Generated name = spill_register_flushable__gen434_202_0
Running optimization stage 1 on spill_register_flushable__gen434_202_0 .......
Finished optimization stage 1 on spill_register_flushable__gen434_202_0 (CPU Time 0h:00m:00s, Memory Used current: 333MB peak: 333MB)

	T=_gen434
	Bypass=1'b0
   Generated name = spill_register__gen434_201_0
Running optimization stage 1 on spill_register__gen434_201_0 .......
Finished optimization stage 1 on spill_register__gen434_201_0 (CPU Time 0h:00m:00s, Memory Used current: 333MB peak: 333MB)

	T=_gen435
	Bypass=1'b0
   Generated name = spill_register_flushable__gen435_204_0
Running optimization stage 1 on spill_register_flushable__gen435_204_0 .......
Finished optimization stage 1 on spill_register_flushable__gen435_204_0 (CPU Time 0h:00m:00s, Memory Used current: 333MB peak: 333MB)

	T=_gen435
	Bypass=1'b0
   Generated name = spill_register__gen435_203_0
Running optimization stage 1 on spill_register__gen435_203_0 .......
Finished optimization stage 1 on spill_register__gen435_203_0 (CPU Time 0h:00m:00s, Memory Used current: 333MB peak: 333MB)

	T=_gen436
	Bypass=1'b0
   Generated name = spill_register_flushable__gen436_206_0
Running optimization stage 1 on spill_register_flushable__gen436_206_0 .......
Finished optimization stage 1 on spill_register_flushable__gen436_206_0 (CPU Time 0h:00m:00s, Memory Used current: 333MB peak: 333MB)

	T=_gen436
	Bypass=1'b0
   Generated name = spill_register__gen436_205_0
Running optimization stage 1 on spill_register__gen436_205_0 .......
Finished optimization stage 1 on spill_register__gen436_205_0 (CPU Time 0h:00m:00s, Memory Used current: 333MB peak: 333MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen437
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_139
   Generated name = rr_arb_tree__gen437_207_2_32s_0_1_1_1_1__internal_typedef_139
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen437_207_2_32s_0_1_1_1_1__internal_typedef_139 .......
Finished optimization stage 1 on rr_arb_tree__gen437_207_2_32s_0_1_1_1_1__internal_typedef_139 (CPU Time 0h:00m:00s, Memory Used current: 333MB peak: 333MB)

	T=_gen438
	Bypass=1'b0
   Generated name = spill_register_flushable__gen438_209_0
Running optimization stage 1 on spill_register_flushable__gen438_209_0 .......
Finished optimization stage 1 on spill_register_flushable__gen438_209_0 (CPU Time 0h:00m:00s, Memory Used current: 334MB peak: 334MB)

	T=_gen438
	Bypass=1'b0
   Generated name = spill_register__gen438_208_0
Running optimization stage 1 on spill_register__gen438_208_0 .......
Finished optimization stage 1 on spill_register__gen438_208_0 (CPU Time 0h:00m:00s, Memory Used current: 334MB peak: 334MB)

	T=_gen439
	Bypass=1'b0
   Generated name = spill_register_flushable__gen439_211_0
Running optimization stage 1 on spill_register_flushable__gen439_211_0 .......
Finished optimization stage 1 on spill_register_flushable__gen439_211_0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)

	T=_gen439
	Bypass=1'b0
   Generated name = spill_register__gen439_210_0
Running optimization stage 1 on spill_register__gen439_210_0 .......
Finished optimization stage 1 on spill_register__gen439_210_0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen440
	slv_w_chan_t=_gen441
	slv_b_chan_t=_gen442
	slv_ar_chan_t=_gen443
	slv_r_chan_t=_gen444
	mst_aw_chan_t=_gen445
	mst_w_chan_t=_gen446
	mst_b_chan_t=_gen447
	mst_ar_chan_t=_gen448
	mst_r_chan_t=_gen449
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen440__gen441__gen442__gen443__gen444__gen445__gen446__gen447__gen448__gen449_212_Z51_layer0
Running optimization stage 1 on axi_id_prepend__gen440__gen441__gen442__gen443__gen444__gen445__gen446__gen447__gen448__gen449_212_Z51_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen440__gen441__gen442__gen443__gen444__gen445__gen446__gen447__gen448__gen449_212_Z51_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)

	NoBus=32'b00000000000000000000000000000001
	AxiIdWidthSlvPort=32'b00000000000000000000000000000100
	AxiIdWidthMstPort=32'b00000000000000000000000000000101
	slv_aw_chan_t=_gen450
	slv_w_chan_t=_gen451
	slv_b_chan_t=_gen452
	slv_ar_chan_t=_gen453
	slv_r_chan_t=_gen454
	mst_aw_chan_t=_gen455
	mst_w_chan_t=_gen456
	mst_b_chan_t=_gen457
	mst_ar_chan_t=_gen458
	mst_r_chan_t=_gen459
	PreIdWidth=32'b00000000000000000000000000000001
   Generated name = axi_id_prepend__gen450__gen451__gen452__gen453__gen454__gen455__gen456__gen457__gen458__gen459_213_Z52_layer0
Running optimization stage 1 on axi_id_prepend__gen450__gen451__gen452__gen453__gen454__gen455__gen456__gen457__gen458__gen459_213_Z52_layer0 .......
Finished optimization stage 1 on axi_id_prepend__gen450__gen451__gen452__gen453__gen454__gen455__gen456__gen457__gen458__gen459_213_Z52_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG179 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63653:77:63653:77|Removing redundant assignment.
Running optimization stage 1 on axi_mux__gen419__gen420__gen421__gen422__gen423__gen424__gen425__gen426__gen427__gen428__gen429__gen430__gen431_198_Z50_layer0 .......
Finished optimization stage 1 on axi_mux__gen419__gen420__gen421__gen422__gen423__gen424__gen425__gen426__gen427__gen428__gen429__gen430__gen431_198_Z50_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 1 on axi_xbar_slv_aw_chan_t_mst_aw_chan_t_w_chan_t_slv_b_chan_t_mst_b_chan_t_slv_ar_chan_t_mst_ar_chan_t_slv_r_chan_t_mst_r_chan_t_slv_req_t_slv_resp_t_mst_req_t_mst_resp_t__internal_typedef_61_1_Z18_layer0 .......
Finished optimization stage 1 on axi_xbar_slv_aw_chan_t_mst_aw_chan_t_w_chan_t_slv_b_chan_t_mst_b_chan_t_slv_ar_chan_t_mst_ar_chan_t_slv_r_chan_t_mst_r_chan_t_slv_req_t_slv_resp_t_mst_req_t_mst_resp_t__internal_typedef_61_1_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)

	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	Cfg=300'b000000000000000000000000000000100000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000010111111111100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000001010
	rule_t=_internal_typedef_61
	AxiIdWidthMstPorts=32'b00000000000000000000000000000101
   Generated name = axi_xbar_intf__internal_typedef_61_0_32s_5_53_layer0
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_4s_32s_8s_54_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_54_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_54_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_4s_32s_8s_55_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_55_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_4s_32s_8s_55_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_56_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_56_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_56_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_57_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_57_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_57_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_58_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_58_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_58_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_59_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_59_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_59_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_60_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_60_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_60_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_61_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_61_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_61_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_62_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_62_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_62_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_63_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_63_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_63_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_64_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_64_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_64_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
@N: CG637 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2743:10:2743:16|Synthesizing interface AXI_BUS in library work

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = AXI_BUS_64s_64s_5s_32s_8s_65_layer0
Running optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_65_layer0 .......
Finished optimization stage 1 on AXI_BUS_64s_64s_5s_32s_8s_65_layer0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 1 on axi_xbar_intf__internal_typedef_61_0_32s_5_53_layer0 .......
Finished optimization stage 1 on axi_xbar_intf__internal_typedef_61_0_32s_5_53_layer0 (CPU Time 0h:00m:00s, Memory Used current: 336MB peak: 336MB)
Running optimization stage 1 on tc_clk_inverter .......
Finished optimization stage 1 on tc_clk_inverter (CPU Time 0h:00m:00s, Memory Used current: 336MB peak: 336MB)
Running optimization stage 1 on cluster_clock_inverter .......
Finished optimization stage 1 on cluster_clock_inverter (CPU Time 0h:00m:00s, Memory Used current: 336MB peak: 336MB)
Running optimization stage 1 on tc_clk_mux2 .......
Finished optimization stage 1 on tc_clk_mux2 (CPU Time 0h:00m:00s, Memory Used current: 336MB peak: 336MB)
Running optimization stage 1 on pulp_clock_mux2 .......
Finished optimization stage 1 on pulp_clock_mux2 (CPU Time 0h:00m:00s, Memory Used current: 336MB peak: 336MB)

	IrLength=32'b00000000000000000000000000000101
	IdcodeValue=32'b00100100100101010001000111000011
   Generated name = dmi_jtag_tap_5s_613749187
Running optimization stage 1 on dmi_jtag_tap_5s_613749187 .......
Finished optimization stage 1 on dmi_jtag_tap_5s_613749187 (CPU Time 0h:00m:00s, Memory Used current: 336MB peak: 336MB)

	T=_internal_typedef_53
   Generated name = cdc_2phase_src__internal_typedef_53_215__internal_typedef_53
Running optimization stage 1 on cdc_2phase_src__internal_typedef_53_215__internal_typedef_53 .......
Finished optimization stage 1 on cdc_2phase_src__internal_typedef_53_215__internal_typedef_53 (CPU Time 0h:00m:00s, Memory Used current: 337MB peak: 337MB)

	T=_internal_typedef_53
   Generated name = cdc_2phase_dst__internal_typedef_53_216__internal_typedef_53
Running optimization stage 1 on cdc_2phase_dst__internal_typedef_53_216__internal_typedef_53 .......
Finished optimization stage 1 on cdc_2phase_dst__internal_typedef_53_216__internal_typedef_53 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	T=_internal_typedef_53
   Generated name = cdc_2phase__internal_typedef_53_214__internal_typedef_53
Running optimization stage 1 on cdc_2phase__internal_typedef_53_214__internal_typedef_53 .......
Finished optimization stage 1 on cdc_2phase__internal_typedef_53_214__internal_typedef_53 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	T=_internal_typedef_54
   Generated name = cdc_2phase_src__internal_typedef_54_218__internal_typedef_54
Running optimization stage 1 on cdc_2phase_src__internal_typedef_54_218__internal_typedef_54 .......
Finished optimization stage 1 on cdc_2phase_src__internal_typedef_54_218__internal_typedef_54 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	T=_internal_typedef_54
   Generated name = cdc_2phase_dst__internal_typedef_54_219__internal_typedef_54
Running optimization stage 1 on cdc_2phase_dst__internal_typedef_54_219__internal_typedef_54 .......
Finished optimization stage 1 on cdc_2phase_dst__internal_typedef_54_219__internal_typedef_54 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	T=_internal_typedef_54
   Generated name = cdc_2phase__internal_typedef_54_217__internal_typedef_54
Running optimization stage 1 on cdc_2phase__internal_typedef_54_217__internal_typedef_54 .......
Finished optimization stage 1 on cdc_2phase__internal_typedef_54_217__internal_typedef_54 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)
Running optimization stage 1 on dmi_cdc .......
Finished optimization stage 1 on dmi_cdc (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	IdcodeValue=32'b00100100100101010001000111000011
   Generated name = dmi_jtag_613749187
Running optimization stage 1 on dmi_jtag_613749187 .......
Finished optimization stage 1 on dmi_jtag_613749187 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=_internal_typedef_55
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = fifo_v3__internal_typedef_55_221_0_32s_2s_1s_2s

	ADDR_WIDTH=32'b00000000000000000000000000000001
	DATA_DEPTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000100000
   Generated name = AsyncDpRam_1s_2s_32s
Running optimization stage 1 on AsyncDpRam_1s_2s_32s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_32s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15021:10:15021:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__internal_typedef_55_221_0_32s_2s_1s_2s .......
Finished optimization stage 1 on fifo_v3__internal_typedef_55_221_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	ALM_EMPTY_TH=32'b00000000000000000000000000000001
	ALM_FULL_TH=32'b00000000000000000000000000000001
	dtype=_internal_typedef_55
	ADDR_DEPTH=32'b00000000000000000000000000000001
   Generated name = fifo_v2__internal_typedef_55_220_0_32s_2s_1s_1s_1s
Running optimization stage 1 on fifo_v2__internal_typedef_55_220_0_32s_2s_1s_1s_1s .......
Finished optimization stage 1 on fifo_v2__internal_typedef_55_220_0_32s_2s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 339MB)

	NrHarts=32'b00000000000000000000000000000001
	BusWidth=32'b00000000000000000000000000100000
	SelectableHarts=1'b1
	HartSelLen=32'b00000000000000000000000000000001
	NrHartsAligned=32'b00000000000000000000000000000010
	DataEnd=8'b00000101
	ProgBufEnd=8'b00100111
   Generated name = dm_csrs_1s_32s_1_1s_2s_5_39
Running optimization stage 1 on dm_csrs_1s_32s_1_1s_2s_5_39 .......
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to sbcs_q.sbaccess128 assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to sbcs_q.sbaccess64 assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to sbcs_q.sbaccess16 assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to sbcs_q.sbaccess8 assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to dmcontrol_q.zero1 assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to dmcontrol_q.zero0[5:4] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to dmcontrol_q.setresethaltreq assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to dmcontrol_q.hasel assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to dmcontrol_q.hartreset assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to dmcontrol_q.clrresethaltreq assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to dmcontrol_q.ackhavereset assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|All reachable assignments to abstractauto_q.zero0[15:12] assign 0, register removed by optimization.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecdata[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Optimizing register bit abstractauto_q.autoexecprogbuf[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning register bits 11 to 2 of abstractauto_q.autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning register bits 31 to 24 of abstractauto_q.autoexecprogbuf[31:16]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on dm_csrs_1s_32s_1_1s_2s_5_39 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)

	BusWidth=32'b00000000000000000000000000100000
	ReadByteEnable=1'b1
   Generated name = dm_sba_32s_1
Running optimization stage 1 on dm_sba_32s_1 .......
Finished optimization stage 1 on dm_sba_32s_1 (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)

	NrHarts=32'b00000000000000000000000000000001
	BusWidth=32'b00000000000000000000000000100000
	SelectableHarts=1'b1
	DmBaseAddress=32'b00000000000000000001000000000000
	DbgAddressBits=32'b00000000000000000000000000001100
	HartSelLen=32'b00000000000000000000000000000001
	NrHartsAligned=32'b00000000000000000000000000000010
	MaxAar=32'b00000000000000000000000000000011
	HasSndScratch=1'b1
	LoadBaseAddr=5'b01010
	DataBaseAddr=12'b001110000000
	DataEndAddr=12'b001110000111
	ProgBufBaseAddr=12'b001101100000
	ProgBufEndAddr=12'b001101111111
	AbstractCmdBaseAddr=12'b001100111000
	AbstractCmdEndAddr=12'b001101011111
	WhereToAddr=12'b001100000000
	FlagsBaseAddr=12'b010000000000
	FlagsEndAddr=12'b011111111111
	HaltedAddr=12'b000100000000
	GoingAddr=12'b000100000100
	ResumingAddr=12'b000100001000
	ExceptionAddr=12'b000100001100
   Generated name = dm_mem_Z66_layer0
Running optimization stage 1 on debug_rom .......
Finished optimization stage 1 on debug_rom (CPU Time 0h:00m:00s, Memory Used current: 340MB peak: 340MB)
Running optimization stage 1 on dm_mem_Z66_layer0 .......
Finished optimization stage 1 on dm_mem_Z66_layer0 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 345MB)

	NrHarts=32'b00000000000000000000000000000001
	BusWidth=32'b00000000000000000000000000100000
	DmBaseAddress=32'b00000000000000000001000000000000
	SelectableHarts=1'b1
	ReadByteEnable=1'b1
   Generated name = dm_top_1s_32s_4096_1_18446744073709551615s
Running optimization stage 1 on dm_top_1s_32s_4096_1_18446744073709551615s .......
Finished optimization stage 1 on dm_top_1s_32s_4096_1_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 345MB)

	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000000100000
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	LOG_NR_BYTES=32'b00000000000000000000000000000010
   Generated name = axi2mem_5s_32s_32s_32s_2s_67_layer0
@W: CG879 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":57087:35:57087:46|Treating non-constant declarative assignment to variable warp_address as a regular assign based on type - value could be overwritten in later writes
Running optimization stage 1 on axi2mem_5s_32s_32s_32s_2s_67_layer0 .......
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":57311:4:57311:12|Pruning unused register ax_req_q.size[2:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on axi2mem_5s_32s_32s_32s_2s_67_layer0 (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)

	CVA6Cfg=6932'b00000000000000000000000000000001000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	DATA_WIDTH=32'b00000000000000000000000000100000
	CRITICAL_WORD_FIRST=1'b0
	CACHELINE_BYTE_OFFSET=32'b00000000000000000000000000001000
	axi_req_t=_internal_typedef_62
	axi_rsp_t=_internal_typedef_63
	BURST_SIZE=32'b00000000000000000000000000000000
	ADDR_INDEX=32'b00000000000000000000000000000001
	MAX_OUTSTANDING_AW=32'b00000000000000000000000000000111
	MAX_OUTSTANDING_AW_CNT_WIDTH=32'b00000000000000000000000000000011
   Generated name = axi_adapter__internal_typedef_62__internal_typedef_63_222_32s_0s_8s_0_1s_7_3s_68_layer0
@W: CG879 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34770:20:34770:23|Treating non-constant declarative assignment to variable atop as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34771:20:34771:26|Treating non-constant declarative assignment to variable is_load as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34772:20:34772:33|Treating non-constant declarative assignment to variable is_swap_or_cmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
Running optimization stage 1 on axi_adapter__internal_typedef_62__internal_typedef_63_222_32s_0s_8s_0_1s_7_3s_68_layer0 .......
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34716:2:34716:10|Pruning unused register size_q[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34417:4:34417:7|Pruning unused register assert_0_9. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34417:4:34417:7|Pruning unused register assert_1_9. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on axi_adapter__internal_typedef_62__internal_typedef_63_222_32s_0s_8s_0_1s_7_3s_68_layer0 (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	axi_req_t=axi_slave_req_t
	axi_resp_t=axi_slave_resp_t
   Generated name = axi_lite_interface_axi_slave_req_t_axi_slave_resp_t_224_64s_64s_5s_axi_slave_resp_t
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66136:46:66136:46|Object axi_resp_o.b.user is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66136:46:66136:46|Object axi_resp_o.r.user is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_lite_interface_axi_slave_req_t_axi_slave_resp_t_224_64s_64s_5s_axi_slave_resp_t .......
Finished optimization stage 1 on axi_lite_interface_axi_slave_req_t_axi_slave_resp_t_224_64s_64s_5s_axi_slave_resp_t (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)

	STAGES=32'b00000000000000000000000000000010
   Generated name = clint_sync_2s
Running optimization stage 1 on clint_sync_2s .......
Finished optimization stage 1 on clint_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)
Running optimization stage 1 on clint_sync_wedge .......
Finished optimization stage 1 on clint_sync_wedge (CPU Time 0h:00m:00s, Memory Used current: 345MB peak: 345MB)

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	NR_CORES=32'b00000000000000000000000000000001
	axi_req_t=axi_slave_req_t
	axi_resp_t=axi_slave_resp_t
	MSIP_BASE=16'b0000000000000000
	MTIMECMP_BASE=16'b0100000000000000
	MTIME_BASE=16'b1011111111111000
	AddrSelWidth=32'b00000000000000000000000000000001
   Generated name = clint_axi_slave_req_t_axi_slave_resp_t_223_64s_64s_5s_1s_0_16384_49144_1s
@W: CG1340 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":52169:75:52169:88|Index into variable wdata could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on clint_axi_slave_req_t_axi_slave_resp_t_223_64s_64s_5s_1s_0_16384_49144_1s .......
Finished optimization stage 1 on clint_axi_slave_req_t_axi_slave_resp_t_223_64s_64s_5s_1s_0_16384_49144_1s (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 347MB)

	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	LOG_NR_BYTES=32'b00000000000000000000000000000011
   Generated name = axi2mem_5s_64s_64s_32s_3s_69_layer0
@W: CG879 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":57087:35:57087:46|Treating non-constant declarative assignment to variable warp_address as a regular assign based on type - value could be overwritten in later writes
Running optimization stage 1 on axi2mem_5s_64s_64s_32s_3s_69_layer0 .......
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":57311:4:57311:12|Pruning unused register ax_req_q.size[2:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on axi2mem_5s_64s_64s_32s_3s_69_layer0 (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 355MB)

	DATA_WIDTH=32'b00000000000000000000000001000000
   Generated name = axi_riscv_amos_alu_64s
Running optimization stage 1 on axi_riscv_amos_alu_64s .......
Finished optimization stage 1 on axi_riscv_amos_alu_64s (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 355MB)

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_MAX_WRITE_TXNS=32'b00000000000000000000000000000001
	RISCV_WORD_WIDTH=32'b00000000000000000000000001000000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
	OUTSTND_BURSTS_WIDTH=32'b00000000000000000000000000000001
	AXI_ALU_RATIO=32'b00000000000000000000000000000001
   Generated name = axi_riscv_amos_64s_64s_5s_32s_1s_64s_8s_1s_1s
Running optimization stage 1 on axi_riscv_amos_64s_64s_5s_32s_1s_64s_8s_1s_1s .......
Finished optimization stage 1 on axi_riscv_amos_64s_64s_5s_32s_1s_64s_8s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 347MB peak: 355MB)

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	N_IDS=32'b00000000000000000000000000100000
   Generated name = axi_res_tbl_64s_5s_32s
Running optimization stage 1 on axi_res_tbl_64s_5s_32s .......
Finished optimization stage 1 on axi_res_tbl_64s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15575:54:15575:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15627:54:15627:55|Unrecognized synthesis directive dc. Verify the correct directive name.

	DATA_T=_internal_typedef_52
	N_INP=32'b00000000000000000000000000000010
	ARBITER=16'b0111001001110010
   Generated name = stream_arbiter_flushable__internal_typedef_52_226_2s_rr

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen460
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_143
   Generated name = rr_arb_tree__gen460_227_2s_32s_0_1_1_1_1__internal_typedef_143

	WIDTH=32'b00000000000000000000000000000010
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000001
   Generated name = lzc_2s_0_1
@W: CG134 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15841:29:15841:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2s_0_1 .......
Finished optimization stage 1 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":16103:39:16103:49|Object lower_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen460_227_2s_32s_0_1_1_1_1__internal_typedef_143 .......
Finished optimization stage 1 on rr_arb_tree__gen460_227_2s_32s_0_1_1_1_1__internal_typedef_143 (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)
Running optimization stage 1 on stream_arbiter_flushable__internal_typedef_52_226_2s_rr .......
Finished optimization stage 1 on stream_arbiter_flushable__internal_typedef_52_226_2s_rr (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)

	DATA_T=_internal_typedef_52
	N_INP=32'b00000000000000000000000000000010
	ARBITER=16'b0111001001110010
   Generated name = stream_arbiter__internal_typedef_52_225_2s_rr
Running optimization stage 1 on stream_arbiter__internal_typedef_52_225_2s_rr .......
Finished optimization stage 1 on stream_arbiter__internal_typedef_52_225_2s_rr (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)

	ADDR_BEGIN=64'b0000000000000000000000000000000000000000000000000000000000000000
	ADDR_END=64'b1111111111111111111111111111111111111111111111111111111111111111
	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = axi_riscv_lrsc_64s_64s_5s_32s_8s_70_layer0
Running optimization stage 1 on axi_riscv_lrsc_64s_64s_5s_32s_8s_70_layer0 .......
Finished optimization stage 1 on axi_riscv_lrsc_64s_64s_5s_32s_8s_70_layer0 (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_MAX_WRITE_TXNS=32'b00000000000000000000000000000001
	RISCV_WORD_WIDTH=32'b00000000000000000000000001000000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
	ADDR_BEGIN=64'b0000000000000000000000000000000000000000000000000000000000000000
	ADDR_END=64'b1111111111111111111111111111111111111111111111111111111111111111
   Generated name = axi_riscv_atomics_64s_64s_5s_32s_1s_64s_8s_71_layer0
Running optimization stage 1 on axi_riscv_atomics_64s_64s_5s_32s_1s_64s_8s_71_layer0 .......
Finished optimization stage 1 on axi_riscv_atomics_64s_64s_5s_32s_1s_64s_8s_71_layer0 (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)

	AXI_ADDR_WIDTH=32'b00000000000000000000000001000000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_ID_WIDTH=32'b00000000000000000000000000000101
	AXI_USER_WIDTH=32'b00000000000000000000000000100000
	AXI_MAX_WRITE_TXNS=32'b00000000000000000000000000000001
	RISCV_WORD_WIDTH=32'b00000000000000000000000001000000
	AXI_STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = axi_riscv_atomics_wrap_64s_64s_5s_32s_1s_64s_8s_72_layer0
Running optimization stage 1 on axi_riscv_atomics_wrap_64s_64s_5s_32s_1s_64s_8s_72_layer0 .......
Finished optimization stage 1 on axi_riscv_atomics_wrap_64s_64s_5s_32s_1s_64s_8s_72_layer0 (CPU Time 0h:00m:00s, Memory Used current: 352MB peak: 355MB)
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66501:21:66501:38|Object dm_master_m_awaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66502:21:66502:38|Object dm_master_m_araddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66507:21:66507:37|Object dm_master_s_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG781 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66362:4:66362:15|Input user_i on instance i_dm_axi2mem is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66676:4:66676:12|Input user_i on instance i_axi2rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66061:21:66061:22|Object tx is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synlog/StandaloneRiscv_impl_1_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on cva6_avant .......
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66804:4:66804:22|Removing instance i_axi_riscv_atomics because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66676:4:66676:12|Removing instance i_axi2rom because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66654:4:66654:10|Removing instance i_clint because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66258:4:66258:13|Removing instance i_axi_xbar because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66208:9:66208:21|Removing instance i_rstgen_main because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[9] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[8] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66150:4:66150:9|Removing instance master[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66143:4:66143:8|Removing instance slave[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66143:4:66143:8|Removing instance slave[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66795:4:66795:7|Removing instance dram because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66636:2:66636:10|Pruning unused register rtc. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on cva6_avant (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on axi_riscv_atomics_wrap_64s_64s_5s_32s_1s_64s_8s_72_layer0 .......
Finished optimization stage 2 on axi_riscv_atomics_wrap_64s_64s_5s_32s_1s_64s_8s_72_layer0 (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on axi_riscv_atomics_64s_64s_5s_32s_1s_64s_8s_71_layer0 .......
Finished optimization stage 2 on axi_riscv_atomics_64s_64s_5s_32s_1s_64s_8s_71_layer0 (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on axi_riscv_lrsc_64s_64s_5s_32s_8s_70_layer0 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":56837:4:56837:12|Trying to extract state machine for register w_state_q.
Extracted state machine for register w_state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   011
   100
   101
   110
Finished optimization stage 2 on axi_riscv_lrsc_64s_64s_5s_32s_8s_70_layer0 (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on stream_arbiter__internal_typedef_52_225_2s_rr .......
Finished optimization stage 2 on stream_arbiter__internal_typedef_52_225_2s_rr (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on lzc_2s_0_1 .......
Finished optimization stage 2 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on rr_arb_tree__gen460_227_2s_32s_0_1_1_1_1__internal_typedef_143 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen460_227_2s_32s_0_1_1_1_1__internal_typedef_143 (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on stream_arbiter_flushable__internal_typedef_52_226_2s_rr .......
Finished optimization stage 2 on stream_arbiter_flushable__internal_typedef_52_226_2s_rr (CPU Time 0h:00m:00s, Memory Used current: 353MB peak: 355MB)
Running optimization stage 2 on axi_res_tbl_64s_5s_32s .......
Finished optimization stage 2 on axi_res_tbl_64s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 368MB peak: 368MB)
Running optimization stage 2 on axi_riscv_amos_64s_64s_5s_32s_1s_64s_8s_1s_1s .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":55692:4:55692:12|Trying to extract state machine for register r_state_q.
Extracted state machine for register r_state_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":55692:4:55692:12|Trying to extract state machine for register ar_state_q.
Extracted state machine for register ar_state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":55444:4:55444:12|Trying to extract state machine for register w_state_q.
Extracted state machine for register w_state_q
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":55444:4:55444:12|Trying to extract state machine for register b_state_q.
Extracted state machine for register b_state_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":55444:4:55444:12|Trying to extract state machine for register aw_state_q.
Extracted state machine for register aw_state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on axi_riscv_amos_64s_64s_5s_32s_1s_64s_8s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 370MB)
Running optimization stage 2 on axi_riscv_amos_alu_64s .......
Finished optimization stage 2 on axi_riscv_amos_alu_64s (CPU Time 0h:00m:00s, Memory Used current: 370MB peak: 370MB)
Running optimization stage 2 on axi2mem_5s_64s_64s_32s_3s_69_layer0 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":57311:4:57311:12|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on axi2mem_5s_64s_64s_32s_3s_69_layer0 (CPU Time 0h:00m:00s, Memory Used current: 378MB peak: 394MB)
Running optimization stage 2 on clint_axi_slave_req_t_axi_slave_resp_t_223_64s_64s_5s_1s_0_16384_49144_1s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":52098:32:52098:41|Input testmode_i is unused.
Finished optimization stage 2 on clint_axi_slave_req_t_axi_slave_resp_t_223_64s_64s_5s_1s_0_16384_49144_1s (CPU Time 0h:00m:00s, Memory Used current: 378MB peak: 394MB)
Running optimization stage 2 on clint_sync_wedge .......
Finished optimization stage 2 on clint_sync_wedge (CPU Time 0h:00m:00s, Memory Used current: 378MB peak: 394MB)
Running optimization stage 2 on clint_sync_2s .......
Finished optimization stage 2 on clint_sync_2s (CPU Time 0h:00m:00s, Memory Used current: 378MB peak: 394MB)
Running optimization stage 2 on axi_lite_interface_axi_slave_req_t_axi_slave_resp_t_224_64s_64s_5s_axi_slave_resp_t .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":52043:4:52043:12|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":51925:46:51925:54|Input port bits 306 to 240 of axi_req_i[375:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":51925:46:51925:54|Input port bits 166 to 134 of axi_req_i[375:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":51925:46:51925:54|Input port bits 62 to 2 of axi_req_i[375:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66136:46:66136:46|*Unassigned bits of axi_resp_o.b.user[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66136:46:66136:46|*Unassigned bits of axi_resp_o.r.user[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on axi_lite_interface_axi_slave_req_t_axi_slave_resp_t_224_64s_64s_5s_axi_slave_resp_t (CPU Time 0h:00m:00s, Memory Used current: 378MB peak: 394MB)
Running optimization stage 2 on axi_adapter__internal_typedef_62__internal_typedef_63_222_32s_0s_8s_0_1s_7_3s_68_layer0 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34716:2:34716:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34309:20:34309:29|Input port bits 103 to 72 of axi_resp_i[113:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34309:20:34309:29|Input port bits 34 to 33 of axi_resp_i[113:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":34309:20:34309:29|Input port bits 31 to 0 of axi_resp_i[113:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on axi_adapter__internal_typedef_62__internal_typedef_63_222_32s_0s_8s_0_1s_7_3s_68_layer0 (CPU Time 0h:00m:00s, Memory Used current: 378MB peak: 394MB)
Running optimization stage 2 on axi2mem_5s_32s_32s_32s_2s_67_layer0 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":57311:4:57311:12|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on axi2mem_5s_32s_32s_32s_2s_67_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on dm_top_1s_32s_4096_1_18446744073709551615s .......
Finished optimization stage 2 on dm_top_1s_32s_4096_1_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on debug_rom .......
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":60319:23:60319:28|Input port bits 63 to 8 of addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":60319:23:60319:28|Input port bits 2 to 0 of addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on debug_rom (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on dm_mem_Z66_layer0 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59878:2:59878:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59408:43:59408:51|Input port bits 19 to 1 of hartsel_i[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59425:43:59425:47|Input port bit 23 of cmd_i[31:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59425:43:59425:47|Input port bit 13 of cmd_i[31:0] is unused

Finished optimization stage 2 on dm_mem_Z66_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on dm_sba_32s_1 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":60058:2:60058:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59929:33:59929:42|Input dmactive_i is unused.
Finished optimization stage 2 on dm_sba_32s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on dm_csrs_1s_32s_1_1s_2s_5_39 .......
@W: CL260 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning register bit 31 of sbcs_q.sbversion[31:29]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning register bit 19 of sbcs_q.sbaccess[19:17]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning register bit 11 of sbcs_q.sbasize[11:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning register bits 9 to 6 of sbcs_q.sbasize[11:5]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Register bit sbcs_q.sbasize[5] is always 0.
@N: CL189 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Register bit sbcs_q.sbaccess[17] is always 0.
@N: CL189 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Register bit sbcs_q.sbversion[30] is always 0.
@W: CL260 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning register bit 17 of sbcs_q.sbaccess[18:17]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning unused register sbcs_q.sbasize[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning unused register sbcs_q.sbaccess32. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":59319:2:59319:10|Pruning unused register sbcs_q.sbasize[10]. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on dm_csrs_1s_32s_1_1s_2s_5_39 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v2__internal_typedef_55_220_0_32s_2s_1s_1s_1s .......
Finished optimization stage 2 on fifo_v2__internal_typedef_55_220_0_32s_2s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_32s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_32s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__internal_typedef_55_221_0_32s_2s_1s_2s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__internal_typedef_55_221_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on dmi_jtag_613749187 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58321:2:58321:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL260 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58321:2:58321:10|Pruning register bit 1 of error_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on dmi_jtag_613749187 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on dmi_cdc .......
Finished optimization stage 2 on dmi_cdc (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on cdc_2phase__internal_typedef_54_217__internal_typedef_54 .......
Finished optimization stage 2 on cdc_2phase__internal_typedef_54_217__internal_typedef_54 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on cdc_2phase_dst__internal_typedef_54_219__internal_typedef_54 .......
Finished optimization stage 2 on cdc_2phase_dst__internal_typedef_54_219__internal_typedef_54 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on cdc_2phase_src__internal_typedef_54_218__internal_typedef_54 .......
Finished optimization stage 2 on cdc_2phase_src__internal_typedef_54_218__internal_typedef_54 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on cdc_2phase__internal_typedef_53_214__internal_typedef_53 .......
Finished optimization stage 2 on cdc_2phase__internal_typedef_53_214__internal_typedef_53 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on cdc_2phase_dst__internal_typedef_53_216__internal_typedef_53 .......
Finished optimization stage 2 on cdc_2phase_dst__internal_typedef_53_216__internal_typedef_53 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on cdc_2phase_src__internal_typedef_53_215__internal_typedef_53 .......
Finished optimization stage 2 on cdc_2phase_src__internal_typedef_53_215__internal_typedef_53 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on dmi_jtag_tap_5s_613749187 .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":58725:2:58725:10|Trying to extract state machine for register tap_state_q.
Extracted state machine for register tap_state_q
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Finished optimization stage 2 on dmi_jtag_tap_5s_613749187 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on pulp_clock_mux2 .......
Finished optimization stage 2 on pulp_clock_mux2 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on tc_clk_mux2 .......
Finished optimization stage 2 on tc_clk_mux2 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on cluster_clock_inverter .......
Finished optimization stage 2 on cluster_clock_inverter (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on tc_clk_inverter .......
Finished optimization stage 2 on tc_clk_inverter (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_65_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_65_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_64_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_64_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_63_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_63_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_62_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_62_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_61_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_61_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_60_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_60_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_59_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_59_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_58_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_58_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_57_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_57_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_56_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_56_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_55_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_55_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_54_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_54_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_xbar_intf__internal_typedef_61_0_32s_5_53_layer0 .......
Finished optimization stage 2 on axi_xbar_intf__internal_typedef_61_0_32s_5_53_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen450__gen451__gen452__gen453__gen454__gen455__gen456__gen457__gen458__gen459_213_Z52_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen450__gen451__gen452__gen453__gen454__gen455__gen456__gen457__gen458__gen459_213_Z52_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen440__gen441__gen442__gen443__gen444__gen445__gen446__gen447__gen448__gen449_212_Z51_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen440__gen441__gen442__gen443__gen444__gen445__gen446__gen447__gen448__gen449_212_Z51_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen439_210_0 .......
Finished optimization stage 2 on spill_register__gen439_210_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen439_211_0 .......
Finished optimization stage 2 on spill_register_flushable__gen439_211_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen438_208_0 .......
Finished optimization stage 2 on spill_register__gen438_208_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen438_209_0 .......
Finished optimization stage 2 on spill_register_flushable__gen438_209_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen437_207_2_32s_0_1_1_1_1__internal_typedef_139 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen437_207_2_32s_0_1_1_1_1__internal_typedef_139 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen436_205_0 .......
Finished optimization stage 2 on spill_register__gen436_205_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen436_206_0 .......
Finished optimization stage 2 on spill_register_flushable__gen436_206_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen435_203_0 .......
Finished optimization stage 2 on spill_register__gen435_203_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen435_204_0 .......
Finished optimization stage 2 on spill_register_flushable__gen435_204_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen434_201_0 .......
Finished optimization stage 2 on spill_register__gen434_201_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen434_202_0 .......
Finished optimization stage 2 on spill_register_flushable__gen434_202_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen433_200_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen433_200_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen432_199_2_32s_0_1_1_1_1__internal_typedef_136 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen432_199_2_32s_0_1_1_1_1__internal_typedef_136 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen419__gen420__gen421__gen422__gen423__gen424__gen425__gen426__gen427__gen428__gen429__gen430__gen431_198_Z50_layer0 .......
Finished optimization stage 2 on axi_mux__gen419__gen420__gen421__gen422__gen423__gen424__gen425__gen426__gen427__gen428__gen429__gen430__gen431_198_Z50_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen409__gen410__gen411__gen412__gen413__gen414__gen415__gen416__gen417__gen418_197_Z49_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen409__gen410__gen411__gen412__gen413__gen414__gen415__gen416__gen417__gen418_197_Z49_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen399__gen400__gen401__gen402__gen403__gen404__gen405__gen406__gen407__gen408_196_Z48_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen399__gen400__gen401__gen402__gen403__gen404__gen405__gen406__gen407__gen408_196_Z48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen398_194_0 .......
Finished optimization stage 2 on spill_register__gen398_194_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen398_195_0 .......
Finished optimization stage 2 on spill_register_flushable__gen398_195_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen397_192_0 .......
Finished optimization stage 2 on spill_register__gen397_192_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen397_193_0 .......
Finished optimization stage 2 on spill_register_flushable__gen397_193_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen396_191_2_32s_0_1_1_1_1__internal_typedef_134 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen396_191_2_32s_0_1_1_1_1__internal_typedef_134 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen395_189_0 .......
Finished optimization stage 2 on spill_register__gen395_189_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen395_190_0 .......
Finished optimization stage 2 on spill_register_flushable__gen395_190_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen394_187_0 .......
Finished optimization stage 2 on spill_register__gen394_187_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen394_188_0 .......
Finished optimization stage 2 on spill_register_flushable__gen394_188_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen393_185_0 .......
Finished optimization stage 2 on spill_register__gen393_185_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen393_186_0 .......
Finished optimization stage 2 on spill_register_flushable__gen393_186_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen392_184_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen392_184_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen391_183_2_32s_0_1_1_1_1__internal_typedef_131 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen391_183_2_32s_0_1_1_1_1__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen378__gen379__gen380__gen381__gen382__gen383__gen384__gen385__gen386__gen387__gen388__gen389__gen390_182_Z47_layer0 .......
Finished optimization stage 2 on axi_mux__gen378__gen379__gen380__gen381__gen382__gen383__gen384__gen385__gen386__gen387__gen388__gen389__gen390_182_Z47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen368__gen369__gen370__gen371__gen372__gen373__gen374__gen375__gen376__gen377_181_Z46_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen368__gen369__gen370__gen371__gen372__gen373__gen374__gen375__gen376__gen377_181_Z46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen358__gen359__gen360__gen361__gen362__gen363__gen364__gen365__gen366__gen367_180_Z45_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen358__gen359__gen360__gen361__gen362__gen363__gen364__gen365__gen366__gen367_180_Z45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen357_178_0 .......
Finished optimization stage 2 on spill_register__gen357_178_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen357_179_0 .......
Finished optimization stage 2 on spill_register_flushable__gen357_179_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen356_176_0 .......
Finished optimization stage 2 on spill_register__gen356_176_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen356_177_0 .......
Finished optimization stage 2 on spill_register_flushable__gen356_177_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen355_175_2_32s_0_1_1_1_1__internal_typedef_129 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen355_175_2_32s_0_1_1_1_1__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen354_173_0 .......
Finished optimization stage 2 on spill_register__gen354_173_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen354_174_0 .......
Finished optimization stage 2 on spill_register_flushable__gen354_174_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen353_171_0 .......
Finished optimization stage 2 on spill_register__gen353_171_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen353_172_0 .......
Finished optimization stage 2 on spill_register_flushable__gen353_172_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen352_169_0 .......
Finished optimization stage 2 on spill_register__gen352_169_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen352_170_0 .......
Finished optimization stage 2 on spill_register_flushable__gen352_170_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen351_168_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen351_168_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen350_167_2_32s_0_1_1_1_1__internal_typedef_126 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen350_167_2_32s_0_1_1_1_1__internal_typedef_126 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen337__gen338__gen339__gen340__gen341__gen342__gen343__gen344__gen345__gen346__gen347__gen348__gen349_166_Z44_layer0 .......
Finished optimization stage 2 on axi_mux__gen337__gen338__gen339__gen340__gen341__gen342__gen343__gen344__gen345__gen346__gen347__gen348__gen349_166_Z44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen327__gen328__gen329__gen330__gen331__gen332__gen333__gen334__gen335__gen336_165_Z43_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen327__gen328__gen329__gen330__gen331__gen332__gen333__gen334__gen335__gen336_165_Z43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen317__gen318__gen319__gen320__gen321__gen322__gen323__gen324__gen325__gen326_164_Z42_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen317__gen318__gen319__gen320__gen321__gen322__gen323__gen324__gen325__gen326_164_Z42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen316_162_0 .......
Finished optimization stage 2 on spill_register__gen316_162_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen316_163_0 .......
Finished optimization stage 2 on spill_register_flushable__gen316_163_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen315_160_0 .......
Finished optimization stage 2 on spill_register__gen315_160_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen315_161_0 .......
Finished optimization stage 2 on spill_register_flushable__gen315_161_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen314_159_2_32s_0_1_1_1_1__internal_typedef_124 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen314_159_2_32s_0_1_1_1_1__internal_typedef_124 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen313_157_0 .......
Finished optimization stage 2 on spill_register__gen313_157_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen313_158_0 .......
Finished optimization stage 2 on spill_register_flushable__gen313_158_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen312_155_0 .......
Finished optimization stage 2 on spill_register__gen312_155_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen312_156_0 .......
Finished optimization stage 2 on spill_register_flushable__gen312_156_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen311_153_0 .......
Finished optimization stage 2 on spill_register__gen311_153_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen311_154_0 .......
Finished optimization stage 2 on spill_register_flushable__gen311_154_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen310_152_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen310_152_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen309_151_2_32s_0_1_1_1_1__internal_typedef_121 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen309_151_2_32s_0_1_1_1_1__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen296__gen297__gen298__gen299__gen300__gen301__gen302__gen303__gen304__gen305__gen306__gen307__gen308_150_Z41_layer0 .......
Finished optimization stage 2 on axi_mux__gen296__gen297__gen298__gen299__gen300__gen301__gen302__gen303__gen304__gen305__gen306__gen307__gen308_150_Z41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen286__gen287__gen288__gen289__gen290__gen291__gen292__gen293__gen294__gen295_149_Z40_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen286__gen287__gen288__gen289__gen290__gen291__gen292__gen293__gen294__gen295_149_Z40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen276__gen277__gen278__gen279__gen280__gen281__gen282__gen283__gen284__gen285_148_Z39_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen276__gen277__gen278__gen279__gen280__gen281__gen282__gen283__gen284__gen285_148_Z39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen275_146_0 .......
Finished optimization stage 2 on spill_register__gen275_146_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen275_147_0 .......
Finished optimization stage 2 on spill_register_flushable__gen275_147_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen274_144_0 .......
Finished optimization stage 2 on spill_register__gen274_144_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen274_145_0 .......
Finished optimization stage 2 on spill_register_flushable__gen274_145_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen273_143_2_32s_0_1_1_1_1__internal_typedef_119 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen273_143_2_32s_0_1_1_1_1__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen272_141_0 .......
Finished optimization stage 2 on spill_register__gen272_141_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen272_142_0 .......
Finished optimization stage 2 on spill_register_flushable__gen272_142_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen271_139_0 .......
Finished optimization stage 2 on spill_register__gen271_139_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen271_140_0 .......
Finished optimization stage 2 on spill_register_flushable__gen271_140_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen270_137_0 .......
Finished optimization stage 2 on spill_register__gen270_137_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen270_138_0 .......
Finished optimization stage 2 on spill_register_flushable__gen270_138_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen269_136_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen269_136_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen268_135_2_32s_0_1_1_1_1__internal_typedef_116 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen268_135_2_32s_0_1_1_1_1__internal_typedef_116 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen255__gen256__gen257__gen258__gen259__gen260__gen261__gen262__gen263__gen264__gen265__gen266__gen267_134_Z38_layer0 .......
Finished optimization stage 2 on axi_mux__gen255__gen256__gen257__gen258__gen259__gen260__gen261__gen262__gen263__gen264__gen265__gen266__gen267_134_Z38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen245__gen246__gen247__gen248__gen249__gen250__gen251__gen252__gen253__gen254_133_Z37_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen245__gen246__gen247__gen248__gen249__gen250__gen251__gen252__gen253__gen254_133_Z37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen235__gen236__gen237__gen238__gen239__gen240__gen241__gen242__gen243__gen244_132_Z36_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen235__gen236__gen237__gen238__gen239__gen240__gen241__gen242__gen243__gen244_132_Z36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen234_130_0 .......
Finished optimization stage 2 on spill_register__gen234_130_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen234_131_0 .......
Finished optimization stage 2 on spill_register_flushable__gen234_131_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen233_128_0 .......
Finished optimization stage 2 on spill_register__gen233_128_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen233_129_0 .......
Finished optimization stage 2 on spill_register_flushable__gen233_129_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen232_127_2_32s_0_1_1_1_1__internal_typedef_114 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen232_127_2_32s_0_1_1_1_1__internal_typedef_114 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen231_125_0 .......
Finished optimization stage 2 on spill_register__gen231_125_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen231_126_0 .......
Finished optimization stage 2 on spill_register_flushable__gen231_126_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen230_123_0 .......
Finished optimization stage 2 on spill_register__gen230_123_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen230_124_0 .......
Finished optimization stage 2 on spill_register_flushable__gen230_124_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen229_121_0 .......
Finished optimization stage 2 on spill_register__gen229_121_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen229_122_0 .......
Finished optimization stage 2 on spill_register_flushable__gen229_122_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen228_120_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen228_120_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen227_119_2_32s_0_1_1_1_1__internal_typedef_111 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen227_119_2_32s_0_1_1_1_1__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen214__gen215__gen216__gen217__gen218__gen219__gen220__gen221__gen222__gen223__gen224__gen225__gen226_118_Z35_layer0 .......
Finished optimization stage 2 on axi_mux__gen214__gen215__gen216__gen217__gen218__gen219__gen220__gen221__gen222__gen223__gen224__gen225__gen226_118_Z35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen204__gen205__gen206__gen207__gen208__gen209__gen210__gen211__gen212__gen213_117_Z34_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen204__gen205__gen206__gen207__gen208__gen209__gen210__gen211__gen212__gen213_117_Z34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen194__gen195__gen196__gen197__gen198__gen199__gen200__gen201__gen202__gen203_116_Z33_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen194__gen195__gen196__gen197__gen198__gen199__gen200__gen201__gen202__gen203_116_Z33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen193_114_0 .......
Finished optimization stage 2 on spill_register__gen193_114_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen193_115_0 .......
Finished optimization stage 2 on spill_register_flushable__gen193_115_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen192_112_0 .......
Finished optimization stage 2 on spill_register__gen192_112_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen192_113_0 .......
Finished optimization stage 2 on spill_register_flushable__gen192_113_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen191_111_2_32s_0_1_1_1_1__internal_typedef_109 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen191_111_2_32s_0_1_1_1_1__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen190_109_0 .......
Finished optimization stage 2 on spill_register__gen190_109_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen190_110_0 .......
Finished optimization stage 2 on spill_register_flushable__gen190_110_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen189_107_0 .......
Finished optimization stage 2 on spill_register__gen189_107_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen189_108_0 .......
Finished optimization stage 2 on spill_register_flushable__gen189_108_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen188_105_0 .......
Finished optimization stage 2 on spill_register__gen188_105_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen188_106_0 .......
Finished optimization stage 2 on spill_register_flushable__gen188_106_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen187_104_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen187_104_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen186_103_2_32s_0_1_1_1_1__internal_typedef_106 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen186_103_2_32s_0_1_1_1_1__internal_typedef_106 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen173__gen174__gen175__gen176__gen177__gen178__gen179__gen180__gen181__gen182__gen183__gen184__gen185_102_Z32_layer0 .......
Finished optimization stage 2 on axi_mux__gen173__gen174__gen175__gen176__gen177__gen178__gen179__gen180__gen181__gen182__gen183__gen184__gen185_102_Z32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen163__gen164__gen165__gen166__gen167__gen168__gen169__gen170__gen171__gen172_101_Z31_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen163__gen164__gen165__gen166__gen167__gen168__gen169__gen170__gen171__gen172_101_Z31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen153__gen154__gen155__gen156__gen157__gen158__gen159__gen160__gen161__gen162_100_Z30_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen153__gen154__gen155__gen156__gen157__gen158__gen159__gen160__gen161__gen162_100_Z30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen152_98_0 .......
Finished optimization stage 2 on spill_register__gen152_98_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen152_99_0 .......
Finished optimization stage 2 on spill_register_flushable__gen152_99_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen151_96_0 .......
Finished optimization stage 2 on spill_register__gen151_96_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen151_97_0 .......
Finished optimization stage 2 on spill_register_flushable__gen151_97_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen150_95_2_32s_0_1_1_1_1__internal_typedef_104 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen150_95_2_32s_0_1_1_1_1__internal_typedef_104 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen149_93_0 .......
Finished optimization stage 2 on spill_register__gen149_93_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen149_94_0 .......
Finished optimization stage 2 on spill_register_flushable__gen149_94_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen148_91_0 .......
Finished optimization stage 2 on spill_register__gen148_91_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen148_92_0 .......
Finished optimization stage 2 on spill_register_flushable__gen148_92_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen147_89_0 .......
Finished optimization stage 2 on spill_register__gen147_89_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen147_90_0 .......
Finished optimization stage 2 on spill_register_flushable__gen147_90_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen146_88_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen146_88_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen145_87_2_32s_0_1_1_1_1__internal_typedef_101 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen145_87_2_32s_0_1_1_1_1__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen132__gen133__gen134__gen135__gen136__gen137__gen138__gen139__gen140__gen141__gen142__gen143__gen144_86_Z29_layer0 .......
Finished optimization stage 2 on axi_mux__gen132__gen133__gen134__gen135__gen136__gen137__gen138__gen139__gen140__gen141__gen142__gen143__gen144_86_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen122__gen123__gen124__gen125__gen126__gen127__gen128__gen129__gen130__gen131_85_Z28_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen122__gen123__gen124__gen125__gen126__gen127__gen128__gen129__gen130__gen131_85_Z28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen112__gen113__gen114__gen115__gen116__gen117__gen118__gen119__gen120__gen121_84_Z27_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen112__gen113__gen114__gen115__gen116__gen117__gen118__gen119__gen120__gen121_84_Z27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen111_82_0 .......
Finished optimization stage 2 on spill_register__gen111_82_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen111_83_0 .......
Finished optimization stage 2 on spill_register_flushable__gen111_83_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen110_80_0 .......
Finished optimization stage 2 on spill_register__gen110_80_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen110_81_0 .......
Finished optimization stage 2 on spill_register_flushable__gen110_81_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen109_79_2_32s_0_1_1_1_1__internal_typedef_99 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen109_79_2_32s_0_1_1_1_1__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen108_77_0 .......
Finished optimization stage 2 on spill_register__gen108_77_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen108_78_0 .......
Finished optimization stage 2 on spill_register_flushable__gen108_78_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen107_75_0 .......
Finished optimization stage 2 on spill_register__gen107_75_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen107_76_0 .......
Finished optimization stage 2 on spill_register_flushable__gen107_76_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen106_73_0 .......
Finished optimization stage 2 on spill_register__gen106_73_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen106_74_0 .......
Finished optimization stage 2 on spill_register_flushable__gen106_74_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen105_72_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen105_72_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen104_71_2_32s_0_1_1_1_1__internal_typedef_96 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen104_71_2_32s_0_1_1_1_1__internal_typedef_96 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen91__gen92__gen93__gen94__gen95__gen96__gen97__gen98__gen99__gen100__gen101__gen102__gen103_70_Z26_layer0 .......
Finished optimization stage 2 on axi_mux__gen91__gen92__gen93__gen94__gen95__gen96__gen97__gen98__gen99__gen100__gen101__gen102__gen103_70_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen81__gen82__gen83__gen84__gen85__gen86__gen87__gen88__gen89__gen90_69_Z25_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen81__gen82__gen83__gen84__gen85__gen86__gen87__gen88__gen89__gen90_69_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_id_prepend__gen71__gen72__gen73__gen74__gen75__gen76__gen77__gen78__gen79__gen80_68_Z24_layer0 .......
@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62606:35:62606:47|Input port bit 38 of mst_b_chans_i[38:0] is unused

@W: CL247 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62614:35:62614:47|Input port bit 103 of mst_r_chans_i[103:0] is unused

Finished optimization stage 2 on axi_id_prepend__gen71__gen72__gen73__gen74__gen75__gen76__gen77__gen78__gen79__gen80_68_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen70_66_0 .......
Finished optimization stage 2 on spill_register__gen70_66_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen70_67_0 .......
Finished optimization stage 2 on spill_register_flushable__gen70_67_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen69_64_0 .......
Finished optimization stage 2 on spill_register__gen69_64_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen69_65_0 .......
Finished optimization stage 2 on spill_register_flushable__gen69_65_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen68_63_2_32s_0_1_1_1_1__internal_typedef_94 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen68_63_2_32s_0_1_1_1_1__internal_typedef_94 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen67_61_0 .......
Finished optimization stage 2 on spill_register__gen67_61_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen67_62_0 .......
Finished optimization stage 2 on spill_register_flushable__gen67_62_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen66_59_0 .......
Finished optimization stage 2 on spill_register__gen66_59_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen66_60_0 .......
Finished optimization stage 2 on spill_register_flushable__gen66_60_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register__gen65_57_0 .......
Finished optimization stage 2 on spill_register__gen65_57_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on spill_register_flushable__gen65_58_0 .......
Finished optimization stage 2 on spill_register_flushable__gen65_58_0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on AsyncDpRam_1s_1_1s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5462:34:5462:42|Input RdAddr_DI is unused.
Finished optimization stage 2 on AsyncDpRam_1s_1_1s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3__gen64_56_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen64_56_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on lzc_2_0_1 .......
Finished optimization stage 2 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen63_55_2_32s_0_1_1_1_1__internal_typedef_91 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen63_55_2_32s_0_1_1_1_1__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_mux__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58__gen59__gen60__gen61__gen62_54_Z23_layer0 .......
Finished optimization stage 2 on axi_mux__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58__gen59__gen60__gen61__gen62_54_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_atop_filter__gen48__gen49_50_4_4s_3s .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63031:2:63031:10|Trying to extract state machine for register w_state_q.
Extracted state machine for register w_state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63031:2:63031:10|Trying to extract state machine for register r_state_q.
Extracted state machine for register r_state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62755:16:62755:24|Input port bits 274 to 271 of slv_req_i[373:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on axi_atop_filter__gen48__gen49_50_4_4s_3s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on stream_register_r_resp_cmd_t_51_r_resp_cmd_t .......
Finished optimization stage 2 on stream_register_r_resp_cmd_t_51_r_resp_cmd_t (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v2_r_resp_cmd_t_52_0_8s_1s_1s_1s_1s .......
Finished optimization stage 2 on fifo_v2_r_resp_cmd_t_52_0_8s_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3_r_resp_cmd_t_53_0_8s_1s_1s_1s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_r_resp_cmd_t_53_0_8s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_err_slv__gen46__gen47_46_4_3_64_1_4s_22_layer0 .......
Finished optimization stage 2 on axi_err_slv__gen46__gen47_46_4_3_64_1_4s_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3_r_data_t_49_0_32s_4s_2s_4s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_r_data_t_49_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3_id_t_48_0_32s_2_1s_2 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_id_t_48_0_32s_2_1s_2 (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on fifo_v3_id_t_47_1_32s_4s_2s_4s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_id_t_47_1_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_demux_id_counters__gen45_45_4_1s_16s .......
Finished optimization stage 2 on axi_demux_id_counters__gen45_45_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on axi_demux_id_counters__gen44_44_4_1s_16s .......
Finished optimization stage 2 on axi_demux_id_counters__gen44_44_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 382MB peak: 394MB)
Running optimization stage 2 on rr_arb_tree__gen43_43_11_32s_0_1_1_1_4__internal_typedef_84 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen43_43_11_32s_0_1_1_1_4__internal_typedef_84 (CPU Time 0h:00m:00s, Memory Used current: 396MB peak: 396MB)
Running optimization stage 2 on spill_register__gen42_41_0 .......
Finished optimization stage 2 on spill_register__gen42_41_0 (CPU Time 0h:00m:00s, Memory Used current: 396MB peak: 396MB)
Running optimization stage 2 on spill_register_flushable__gen42_42_0 .......
Finished optimization stage 2 on spill_register_flushable__gen42_42_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register__gen41_39_0 .......
Finished optimization stage 2 on spill_register__gen41_39_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register_flushable__gen41_40_0 .......
Finished optimization stage 2 on spill_register_flushable__gen41_40_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on rr_arb_tree__gen40_38_11_32s_0_1_1_1_4__internal_typedef_82 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen40_38_11_32s_0_1_1_1_4__internal_typedef_82 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register__gen39_36_0 .......
Finished optimization stage 2 on spill_register__gen39_36_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register_flushable__gen39_37_0 .......
Finished optimization stage 2 on spill_register_flushable__gen39_37_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register__gen38_34_0 .......
Finished optimization stage 2 on spill_register__gen38_34_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register_flushable__gen38_35_0 .......
Finished optimization stage 2 on spill_register_flushable__gen38_35_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on fifo_v3__gen37_33_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen37_33_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register__gen36_31_0 .......
Finished optimization stage 2 on spill_register__gen36_31_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on spill_register_flushable__gen36_32_0 .......
Finished optimization stage 2 on spill_register_flushable__gen36_32_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on axi_demux__gen29__gen30__gen31__gen32__gen33__gen34__gen35_30_Z21_layer0 .......
Finished optimization stage 2 on axi_demux__gen29__gen30__gen31__gen32__gen33__gen34__gen35_30_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on addr_decode__gen27__gen28_29_10_10_4__internal_typedef_78 .......
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1599 to 1572 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1439 to 1412 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1279 to 1252 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1119 to 1092 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 959 to 932 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 799 to 772 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 639 to 612 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 479 to 452 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 319 to 292 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 159 to 132 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on addr_decode__gen27__gen28_29_10_10_4__internal_typedef_78 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on addr_decode__gen25__gen26_28_10_10_4__internal_typedef_77 .......
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1599 to 1572 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1439 to 1412 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1279 to 1252 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1119 to 1092 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 959 to 932 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 799 to 772 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 639 to 612 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 479 to 452 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 319 to 292 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 159 to 132 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on addr_decode__gen25__gen26_28_10_10_4__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on axi_atop_filter__gen23__gen24_24_4_4s_3s .......
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63031:2:63031:10|Trying to extract state machine for register w_state_q.
Extracted state machine for register w_state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":63031:2:63031:10|Trying to extract state machine for register r_state_q.
Extracted state machine for register r_state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":62755:16:62755:24|Input port bits 274 to 271 of slv_req_i[373:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on axi_atop_filter__gen23__gen24_24_4_4s_3s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on stream_register_r_resp_cmd_t_25_r_resp_cmd_t .......
Finished optimization stage 2 on stream_register_r_resp_cmd_t_25_r_resp_cmd_t (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on fifo_v2_r_resp_cmd_t_26_0_8s_1s_1s_1s_1s .......
Finished optimization stage 2 on fifo_v2_r_resp_cmd_t_26_0_8s_1s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on AsyncDpRam_1s_1s_8s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5462:34:5462:42|Input RdAddr_DI is unused.
Finished optimization stage 2 on AsyncDpRam_1s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on fifo_v3_r_resp_cmd_t_27_0_8s_1s_1s_1s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_r_resp_cmd_t_27_0_8s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on axi_err_slv__gen21__gen22_20_4_3_64_1_4s_20_layer0 .......
Finished optimization stage 2 on axi_err_slv__gen21__gen22_20_4_3_64_1_4s_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on counter_8s_0 .......
Finished optimization stage 2 on counter_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on delta_counter_8s_0 .......
Finished optimization stage 2 on delta_counter_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_12s .......
@N: CL134 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5469:2:5469:10|Found RAM mem, depth=4, width=12
Finished optimization stage 2 on AsyncDpRam_2s_4s_12s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on fifo_v3_r_data_t_23_0_32s_4s_2s_4s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_r_data_t_23_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on AsyncDpRam_1s_2_4s .......
Finished optimization stage 2 on AsyncDpRam_1s_2_4s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on fifo_v3_id_t_22_0_32s_2_1s_2 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_id_t_22_0_32s_2_1s_2 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_4s .......
@N: CL134 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5469:2:5469:10|Found RAM mem, depth=4, width=4
Finished optimization stage 2 on AsyncDpRam_2s_4s_4s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on fifo_v3_id_t_21_1_32s_4s_2s_4s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_id_t_21_1_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on axi_demux_id_counters__gen20_19_4_1s_16s .......
Finished optimization stage 2 on axi_demux_id_counters__gen20_19_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on delta_counter_1s_0 .......
Finished optimization stage 2 on delta_counter_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on axi_demux_id_counters__gen19_18_4_1s_16s .......
Finished optimization stage 2 on axi_demux_id_counters__gen19_18_4_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
Running optimization stage 2 on rr_arb_tree__gen18_17_11_32s_0_1_1_1_4__internal_typedef_71 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen18_17_11_32s_0_1_1_1_4__internal_typedef_71 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
Running optimization stage 2 on spill_register__gen17_15_0 .......
Finished optimization stage 2 on spill_register__gen17_15_0 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
Running optimization stage 2 on spill_register_flushable__gen17_16_0 .......
Finished optimization stage 2 on spill_register_flushable__gen17_16_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register__gen16_13_0 .......
Finished optimization stage 2 on spill_register__gen16_13_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register_flushable__gen16_14_0 .......
Finished optimization stage 2 on spill_register_flushable__gen16_14_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on lzc_11_0_4 .......
Finished optimization stage 2 on lzc_11_0_4 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on rr_arb_tree__gen15_12_11_32s_0_1_1_1_4__internal_typedef_69 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15990:30:15990:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen15_12_11_32s_0_1_1_1_4__internal_typedef_69 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register__gen14_10_0 .......
Finished optimization stage 2 on spill_register__gen14_10_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register_flushable__gen14_11_0 .......
Finished optimization stage 2 on spill_register_flushable__gen14_11_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register__gen13_8_0 .......
Finished optimization stage 2 on spill_register__gen13_8_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register_flushable__gen13_9_0 .......
Finished optimization stage 2 on spill_register_flushable__gen13_9_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AsyncDpRam_1s_1_4s .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":5462:34:5462:42|Input RdAddr_DI is unused.
Finished optimization stage 2 on AsyncDpRam_1s_1_4s (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on fifo_v3__gen12_7_0_32s_1_1s_1 .......
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":15005:18:15005:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3__gen12_7_0_32s_1_1s_1 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register__gen11_5_0 .......
Finished optimization stage 2 on spill_register__gen11_5_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on spill_register_flushable__gen11_6_0 .......
Finished optimization stage 2 on spill_register_flushable__gen11_6_0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on axi_demux__gen4__gen5__gen6__gen7__gen8__gen9__gen10_4_Z19_layer0 .......
Finished optimization stage 2 on axi_demux__gen4__gen5__gen6__gen7__gen8__gen9__gen10_4_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on addr_decode__gen2__gen3_3_10_10_4__internal_typedef_65 .......
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1599 to 1572 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1439 to 1412 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1279 to 1252 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1119 to 1092 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 959 to 932 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 799 to 772 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 639 to 612 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 479 to 452 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 319 to 292 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 159 to 132 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on addr_decode__gen2__gen3_3_10_10_4__internal_typedef_65 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on addr_decode__gen0__gen1_2_10_10_4__internal_typedef_64 .......
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1599 to 1572 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1439 to 1412 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1279 to 1252 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 1119 to 1092 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 959 to 932 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 799 to 772 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 639 to 612 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 479 to 452 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 319 to 292 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":61542:30:61542:39|Input port bits 159 to 132 of addr_map_i[1599:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on addr_decode__gen0__gen1_2_10_10_4__internal_typedef_64 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on axi_xbar_slv_aw_chan_t_mst_aw_chan_t_w_chan_t_slv_b_chan_t_mst_b_chan_t_slv_ar_chan_t_mst_ar_chan_t_slv_r_chan_t_mst_r_chan_t_slv_req_t_slv_resp_t_mst_req_t_mst_resp_t__internal_typedef_61_1_Z18_layer0 .......
Finished optimization stage 2 on axi_xbar_slv_aw_chan_t_mst_aw_chan_t_w_chan_t_slv_b_chan_t_mst_b_chan_t_slv_ar_chan_t_mst_ar_chan_t_slv_r_chan_t_mst_r_chan_t_slv_req_t_slv_resp_t_mst_req_t_mst_resp_t__internal_typedef_61_1_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on rstgen .......
Finished optimization stage 2 on rstgen (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on rstgen_bypass .......
Finished optimization stage 2 on rstgen_bypass (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_32s_32s_5s_32s_4s_17_layer0 .......
Finished optimization stage 2 on AXI_BUS_32s_32s_5s_32s_4s_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_16_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_15_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_14_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_13_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_12_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_11_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_10_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_9_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_8_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_7_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_6_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_5_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_4s_32s_8s_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on cva6_avant .......
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2670:24:2670:25|*Unassigned bits of dm_axi_m_resp.b.id[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2671:24:2671:27|*Unassigned bits of dm_axi_m_resp.b.resp[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2672:24:2672:27|*Unassigned bits of dm_axi_m_resp.b.user[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2692:24:2692:25|*Unassigned bits of dm_axi_m_resp.r.id[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2694:24:2694:27|*Unassigned bits of dm_axi_m_resp.r.resp[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2695:24:2695:27|*Unassigned bits of dm_axi_m_resp.r.last are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2696:24:2696:27|*Unassigned bits of dm_axi_m_resp.r.user[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2712:18:2712:25|*Unassigned bits of dm_axi_m_resp.aw_ready are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2713:18:2713:25|*Unassigned bits of dm_axi_m_resp.ar_ready are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2714:18:2714:24|*Unassigned bits of dm_axi_m_resp.w_ready are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2715:18:2715:24|*Unassigned bits of dm_axi_m_resp.b_valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":2717:18:2717:24|*Unassigned bits of dm_axi_m_resp.r_valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66061:21:66061:22|*Unassigned bits of tx are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66167:8:66167:10|*Unassigned bits of clk are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66507:21:66507:37|*Unassigned bits of dm_master_s_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66051:21:66051:27|Input clk_sys is unused.
@N: CL159 :"/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv":66060:21:66060:22|Input rx is unused.
Finished optimization stage 2 on cva6_avant (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)
Running optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_4_layer0 .......
Finished optimization stage 2 on AXI_BUS_64s_64s_5s_32s_8s_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 399MB peak: 399MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 399MB peak: 399MB)


Process completed successfully.
# Wed Nov 27 11:06:31 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 27 11:06:31 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/synwork/StandaloneRiscv_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 39MB peak: 41MB)

Process took 0h:00m:18s realtime, 0h:00m:18s cputime

Process completed successfully.
# Wed Nov 27 11:06:31 2024

###########################################################]
