void T_1 F_1 ( void )\r\n{\r\nF_2 ( F_3 ( 2 ) ) ;\r\n}\r\nvoid T_1 F_4 ( void )\r\n{\r\nint V_1 ;\r\nunsigned int V_2 ;\r\nF_5 ( F_6 () , V_3 ,\r\nV_4 ) ;\r\nfor ( V_1 = 0 ; V_1 < 8 ; V_1 ++ ) {\r\nif ( ! ( V_5 -> V_6 [ V_1 ] & 0x8 ) )\r\ncontinue;\r\nV_7 [ V_1 ] . V_8 = ( unsigned long ) F_7 ( V_1 ) ;\r\nV_7 [ V_1 ] . V_9 =\r\nV_7 [ V_1 ] . V_8 + F_8 ( V_1 ) - 1 ;\r\nF_9 ( & V_10 , & V_7 [ V_1 ] ) ;\r\n}\r\nV_11 = V_12 / 2 ;\r\nV_13 = V_12 / V_14 / 2 ;\r\nif ( V_15 )\r\nV_16 -> V_17 |= V_18 ;\r\nV_16 -> V_17 &= ~ V_19 ;\r\nif ( F_10 () & V_20 )\r\nV_16 -> V_17 &= ~ V_21 ;\r\nelse\r\nV_16 -> V_17 |= V_21 ;\r\nV_16 -> V_17 |= V_22 ;\r\nF_11 ( V_23 L_1 ,\r\nV_16 -> V_24 ,\r\nV_16 -> V_17 , V_16 -> V_25 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_26 ; V_1 ++ )\r\nF_12 ( F_3 ( V_1 ) ) ;\r\nV_27 -> V_28 = 0 ;\r\nfor ( V_1 = 0 ; V_1 < F_13 ( V_27 -> V_29 ) ; V_1 ++ ) {\r\nV_27 -> V_29 [ V_1 ] . V_30 = V_31 ;\r\nV_27 -> V_29 [ V_1 ] . V_30 = 0 ;\r\n}\r\n#ifdef F_14\r\nV_27 -> V_28 = V_32 ;\r\n#else\r\nV_27 -> V_28 = V_32 | V_33 ;\r\n#endif\r\nF_15 ( 0 , & V_34 -> V_35 ) ;\r\nF_15 ( 0 , & V_34 -> V_36 ) ;\r\nF_16 ( V_37 , 0 , 16 ) ;\r\nV_2 = F_10 () ;\r\nif ( V_2 & V_38 ) {\r\nif ( ! ( V_2 & V_20 ) )\r\nF_17 ( L_2 ) ;\r\nelse if ( ! ( V_2 & V_39 ) )\r\nF_17 ( L_3 ) ;\r\nelse\r\nF_17 ( L_4 ) ;\r\n}\r\n}\r\nvoid T_1 F_18 ( unsigned int V_40 , unsigned int V_41 )\r\n{\r\nF_19 ( F_3 ( V_40 ) ,\r\nV_42 + F_20 ( V_40 ) ,\r\nV_43 ) ;\r\nF_21 ( F_3 ( V_41 ) , V_43 ) ;\r\n}\r\nvoid T_1 F_22 ( unsigned int V_44 , unsigned int V_45 )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < 2 ; V_1 ++ )\r\nF_23 ( F_24 ( V_1 ) ,\r\nV_42 + F_25 ( V_1 ) ,\r\nV_1 , V_44 , ( 1 << V_1 ) & V_45 ) ;\r\n}\r\nvoid T_1 F_26 ( int V_29 )\r\n{\r\nstruct V_46 V_47 = {\r\n. V_48 = F_27 ( V_29 ) / 8 ,\r\n} ;\r\nunsigned long V_8 = V_7 [ V_29 ] . V_8 ;\r\nunsigned long V_49 = V_7 [ V_29 ] . V_9 - V_8 + 1 ;\r\nif ( ! ( V_5 -> V_6 [ V_29 ] & 0x8 ) )\r\nreturn;\r\nF_28 ( V_29 , V_8 , V_49 , & V_47 ) ;\r\n}
