# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 168 \
    name conv1_weights_local_0_0_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_0 \
    op interface \
    ports { conv1_weights_local_0_0_0_address1 { O 5 vector } conv1_weights_local_0_0_0_ce1 { O 1 bit } conv1_weights_local_0_0_0_we1 { O 1 bit } conv1_weights_local_0_0_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 169 \
    name conv1_weights_local_0_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_1 \
    op interface \
    ports { conv1_weights_local_0_0_1_address1 { O 5 vector } conv1_weights_local_0_0_1_ce1 { O 1 bit } conv1_weights_local_0_0_1_we1 { O 1 bit } conv1_weights_local_0_0_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 170 \
    name conv1_weights_local_0_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_2 \
    op interface \
    ports { conv1_weights_local_0_0_2_address1 { O 5 vector } conv1_weights_local_0_0_2_ce1 { O 1 bit } conv1_weights_local_0_0_2_we1 { O 1 bit } conv1_weights_local_0_0_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 171 \
    name conv1_weights_local_0_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_3 \
    op interface \
    ports { conv1_weights_local_0_0_3_address1 { O 5 vector } conv1_weights_local_0_0_3_ce1 { O 1 bit } conv1_weights_local_0_0_3_we1 { O 1 bit } conv1_weights_local_0_0_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 172 \
    name conv1_weights_local_0_0_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_4 \
    op interface \
    ports { conv1_weights_local_0_0_4_address1 { O 5 vector } conv1_weights_local_0_0_4_ce1 { O 1 bit } conv1_weights_local_0_0_4_we1 { O 1 bit } conv1_weights_local_0_0_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 173 \
    name conv1_weights_local_0_0_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_5 \
    op interface \
    ports { conv1_weights_local_0_0_5_address1 { O 5 vector } conv1_weights_local_0_0_5_ce1 { O 1 bit } conv1_weights_local_0_0_5_we1 { O 1 bit } conv1_weights_local_0_0_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 174 \
    name conv1_weights_local_0_0_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_6 \
    op interface \
    ports { conv1_weights_local_0_0_6_address1 { O 5 vector } conv1_weights_local_0_0_6_ce1 { O 1 bit } conv1_weights_local_0_0_6_we1 { O 1 bit } conv1_weights_local_0_0_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 175 \
    name conv1_weights_local_0_0_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_7 \
    op interface \
    ports { conv1_weights_local_0_0_7_address1 { O 5 vector } conv1_weights_local_0_0_7_ce1 { O 1 bit } conv1_weights_local_0_0_7_we1 { O 1 bit } conv1_weights_local_0_0_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 176 \
    name conv1_weights_local_0_0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_0_8 \
    op interface \
    ports { conv1_weights_local_0_0_8_address1 { O 5 vector } conv1_weights_local_0_0_8_ce1 { O 1 bit } conv1_weights_local_0_0_8_we1 { O 1 bit } conv1_weights_local_0_0_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 177 \
    name conv1_weights_local_0_1_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_0 \
    op interface \
    ports { conv1_weights_local_0_1_0_address1 { O 5 vector } conv1_weights_local_0_1_0_ce1 { O 1 bit } conv1_weights_local_0_1_0_we1 { O 1 bit } conv1_weights_local_0_1_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 178 \
    name conv1_weights_local_0_1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_1 \
    op interface \
    ports { conv1_weights_local_0_1_1_address1 { O 5 vector } conv1_weights_local_0_1_1_ce1 { O 1 bit } conv1_weights_local_0_1_1_we1 { O 1 bit } conv1_weights_local_0_1_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 179 \
    name conv1_weights_local_0_1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_2 \
    op interface \
    ports { conv1_weights_local_0_1_2_address1 { O 5 vector } conv1_weights_local_0_1_2_ce1 { O 1 bit } conv1_weights_local_0_1_2_we1 { O 1 bit } conv1_weights_local_0_1_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 180 \
    name conv1_weights_local_0_1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_3 \
    op interface \
    ports { conv1_weights_local_0_1_3_address1 { O 5 vector } conv1_weights_local_0_1_3_ce1 { O 1 bit } conv1_weights_local_0_1_3_we1 { O 1 bit } conv1_weights_local_0_1_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 181 \
    name conv1_weights_local_0_1_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_4 \
    op interface \
    ports { conv1_weights_local_0_1_4_address1 { O 5 vector } conv1_weights_local_0_1_4_ce1 { O 1 bit } conv1_weights_local_0_1_4_we1 { O 1 bit } conv1_weights_local_0_1_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 182 \
    name conv1_weights_local_0_1_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_5 \
    op interface \
    ports { conv1_weights_local_0_1_5_address1 { O 5 vector } conv1_weights_local_0_1_5_ce1 { O 1 bit } conv1_weights_local_0_1_5_we1 { O 1 bit } conv1_weights_local_0_1_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 183 \
    name conv1_weights_local_0_1_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_6 \
    op interface \
    ports { conv1_weights_local_0_1_6_address1 { O 5 vector } conv1_weights_local_0_1_6_ce1 { O 1 bit } conv1_weights_local_0_1_6_we1 { O 1 bit } conv1_weights_local_0_1_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 184 \
    name conv1_weights_local_0_1_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_7 \
    op interface \
    ports { conv1_weights_local_0_1_7_address1 { O 5 vector } conv1_weights_local_0_1_7_ce1 { O 1 bit } conv1_weights_local_0_1_7_we1 { O 1 bit } conv1_weights_local_0_1_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 185 \
    name conv1_weights_local_0_1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_1_8 \
    op interface \
    ports { conv1_weights_local_0_1_8_address1 { O 5 vector } conv1_weights_local_0_1_8_ce1 { O 1 bit } conv1_weights_local_0_1_8_we1 { O 1 bit } conv1_weights_local_0_1_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 186 \
    name conv1_weights_local_0_2_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_0 \
    op interface \
    ports { conv1_weights_local_0_2_0_address1 { O 5 vector } conv1_weights_local_0_2_0_ce1 { O 1 bit } conv1_weights_local_0_2_0_we1 { O 1 bit } conv1_weights_local_0_2_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 187 \
    name conv1_weights_local_0_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_1 \
    op interface \
    ports { conv1_weights_local_0_2_1_address1 { O 5 vector } conv1_weights_local_0_2_1_ce1 { O 1 bit } conv1_weights_local_0_2_1_we1 { O 1 bit } conv1_weights_local_0_2_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 188 \
    name conv1_weights_local_0_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_2 \
    op interface \
    ports { conv1_weights_local_0_2_2_address1 { O 5 vector } conv1_weights_local_0_2_2_ce1 { O 1 bit } conv1_weights_local_0_2_2_we1 { O 1 bit } conv1_weights_local_0_2_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 189 \
    name conv1_weights_local_0_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_3 \
    op interface \
    ports { conv1_weights_local_0_2_3_address1 { O 5 vector } conv1_weights_local_0_2_3_ce1 { O 1 bit } conv1_weights_local_0_2_3_we1 { O 1 bit } conv1_weights_local_0_2_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 190 \
    name conv1_weights_local_0_2_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_4 \
    op interface \
    ports { conv1_weights_local_0_2_4_address1 { O 5 vector } conv1_weights_local_0_2_4_ce1 { O 1 bit } conv1_weights_local_0_2_4_we1 { O 1 bit } conv1_weights_local_0_2_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 191 \
    name conv1_weights_local_0_2_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_5 \
    op interface \
    ports { conv1_weights_local_0_2_5_address1 { O 5 vector } conv1_weights_local_0_2_5_ce1 { O 1 bit } conv1_weights_local_0_2_5_we1 { O 1 bit } conv1_weights_local_0_2_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 192 \
    name conv1_weights_local_0_2_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_6 \
    op interface \
    ports { conv1_weights_local_0_2_6_address1 { O 5 vector } conv1_weights_local_0_2_6_ce1 { O 1 bit } conv1_weights_local_0_2_6_we1 { O 1 bit } conv1_weights_local_0_2_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 193 \
    name conv1_weights_local_0_2_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_7 \
    op interface \
    ports { conv1_weights_local_0_2_7_address1 { O 5 vector } conv1_weights_local_0_2_7_ce1 { O 1 bit } conv1_weights_local_0_2_7_we1 { O 1 bit } conv1_weights_local_0_2_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 194 \
    name conv1_weights_local_0_2_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_2_8 \
    op interface \
    ports { conv1_weights_local_0_2_8_address1 { O 5 vector } conv1_weights_local_0_2_8_ce1 { O 1 bit } conv1_weights_local_0_2_8_we1 { O 1 bit } conv1_weights_local_0_2_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 195 \
    name conv1_weights_local_0_3_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_0 \
    op interface \
    ports { conv1_weights_local_0_3_0_address1 { O 5 vector } conv1_weights_local_0_3_0_ce1 { O 1 bit } conv1_weights_local_0_3_0_we1 { O 1 bit } conv1_weights_local_0_3_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 196 \
    name conv1_weights_local_0_3_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_1 \
    op interface \
    ports { conv1_weights_local_0_3_1_address1 { O 5 vector } conv1_weights_local_0_3_1_ce1 { O 1 bit } conv1_weights_local_0_3_1_we1 { O 1 bit } conv1_weights_local_0_3_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 197 \
    name conv1_weights_local_0_3_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_2 \
    op interface \
    ports { conv1_weights_local_0_3_2_address1 { O 5 vector } conv1_weights_local_0_3_2_ce1 { O 1 bit } conv1_weights_local_0_3_2_we1 { O 1 bit } conv1_weights_local_0_3_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 198 \
    name conv1_weights_local_0_3_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_3 \
    op interface \
    ports { conv1_weights_local_0_3_3_address1 { O 5 vector } conv1_weights_local_0_3_3_ce1 { O 1 bit } conv1_weights_local_0_3_3_we1 { O 1 bit } conv1_weights_local_0_3_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 199 \
    name conv1_weights_local_0_3_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_4 \
    op interface \
    ports { conv1_weights_local_0_3_4_address1 { O 5 vector } conv1_weights_local_0_3_4_ce1 { O 1 bit } conv1_weights_local_0_3_4_we1 { O 1 bit } conv1_weights_local_0_3_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 200 \
    name conv1_weights_local_0_3_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_5 \
    op interface \
    ports { conv1_weights_local_0_3_5_address1 { O 5 vector } conv1_weights_local_0_3_5_ce1 { O 1 bit } conv1_weights_local_0_3_5_we1 { O 1 bit } conv1_weights_local_0_3_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 201 \
    name conv1_weights_local_0_3_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_6 \
    op interface \
    ports { conv1_weights_local_0_3_6_address1 { O 5 vector } conv1_weights_local_0_3_6_ce1 { O 1 bit } conv1_weights_local_0_3_6_we1 { O 1 bit } conv1_weights_local_0_3_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 202 \
    name conv1_weights_local_0_3_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_7 \
    op interface \
    ports { conv1_weights_local_0_3_7_address1 { O 5 vector } conv1_weights_local_0_3_7_ce1 { O 1 bit } conv1_weights_local_0_3_7_we1 { O 1 bit } conv1_weights_local_0_3_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 203 \
    name conv1_weights_local_0_3_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_3_8 \
    op interface \
    ports { conv1_weights_local_0_3_8_address1 { O 5 vector } conv1_weights_local_0_3_8_ce1 { O 1 bit } conv1_weights_local_0_3_8_we1 { O 1 bit } conv1_weights_local_0_3_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 204 \
    name conv1_weights_local_0_4_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_0 \
    op interface \
    ports { conv1_weights_local_0_4_0_address1 { O 5 vector } conv1_weights_local_0_4_0_ce1 { O 1 bit } conv1_weights_local_0_4_0_we1 { O 1 bit } conv1_weights_local_0_4_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 205 \
    name conv1_weights_local_0_4_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_1 \
    op interface \
    ports { conv1_weights_local_0_4_1_address1 { O 5 vector } conv1_weights_local_0_4_1_ce1 { O 1 bit } conv1_weights_local_0_4_1_we1 { O 1 bit } conv1_weights_local_0_4_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 206 \
    name conv1_weights_local_0_4_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_2 \
    op interface \
    ports { conv1_weights_local_0_4_2_address1 { O 5 vector } conv1_weights_local_0_4_2_ce1 { O 1 bit } conv1_weights_local_0_4_2_we1 { O 1 bit } conv1_weights_local_0_4_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name conv1_weights_local_0_4_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_3 \
    op interface \
    ports { conv1_weights_local_0_4_3_address1 { O 5 vector } conv1_weights_local_0_4_3_ce1 { O 1 bit } conv1_weights_local_0_4_3_we1 { O 1 bit } conv1_weights_local_0_4_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 208 \
    name conv1_weights_local_0_4_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_4 \
    op interface \
    ports { conv1_weights_local_0_4_4_address1 { O 5 vector } conv1_weights_local_0_4_4_ce1 { O 1 bit } conv1_weights_local_0_4_4_we1 { O 1 bit } conv1_weights_local_0_4_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 209 \
    name conv1_weights_local_0_4_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_5 \
    op interface \
    ports { conv1_weights_local_0_4_5_address1 { O 5 vector } conv1_weights_local_0_4_5_ce1 { O 1 bit } conv1_weights_local_0_4_5_we1 { O 1 bit } conv1_weights_local_0_4_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name conv1_weights_local_0_4_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_6 \
    op interface \
    ports { conv1_weights_local_0_4_6_address1 { O 5 vector } conv1_weights_local_0_4_6_ce1 { O 1 bit } conv1_weights_local_0_4_6_we1 { O 1 bit } conv1_weights_local_0_4_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name conv1_weights_local_0_4_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_7 \
    op interface \
    ports { conv1_weights_local_0_4_7_address1 { O 5 vector } conv1_weights_local_0_4_7_ce1 { O 1 bit } conv1_weights_local_0_4_7_we1 { O 1 bit } conv1_weights_local_0_4_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name conv1_weights_local_0_4_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_4_8 \
    op interface \
    ports { conv1_weights_local_0_4_8_address1 { O 5 vector } conv1_weights_local_0_4_8_ce1 { O 1 bit } conv1_weights_local_0_4_8_we1 { O 1 bit } conv1_weights_local_0_4_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_4_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name conv1_weights_local_0_5_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_0 \
    op interface \
    ports { conv1_weights_local_0_5_0_address1 { O 5 vector } conv1_weights_local_0_5_0_ce1 { O 1 bit } conv1_weights_local_0_5_0_we1 { O 1 bit } conv1_weights_local_0_5_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name conv1_weights_local_0_5_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_1 \
    op interface \
    ports { conv1_weights_local_0_5_1_address1 { O 5 vector } conv1_weights_local_0_5_1_ce1 { O 1 bit } conv1_weights_local_0_5_1_we1 { O 1 bit } conv1_weights_local_0_5_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name conv1_weights_local_0_5_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_2 \
    op interface \
    ports { conv1_weights_local_0_5_2_address1 { O 5 vector } conv1_weights_local_0_5_2_ce1 { O 1 bit } conv1_weights_local_0_5_2_we1 { O 1 bit } conv1_weights_local_0_5_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 216 \
    name conv1_weights_local_0_5_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_3 \
    op interface \
    ports { conv1_weights_local_0_5_3_address1 { O 5 vector } conv1_weights_local_0_5_3_ce1 { O 1 bit } conv1_weights_local_0_5_3_we1 { O 1 bit } conv1_weights_local_0_5_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name conv1_weights_local_0_5_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_4 \
    op interface \
    ports { conv1_weights_local_0_5_4_address1 { O 5 vector } conv1_weights_local_0_5_4_ce1 { O 1 bit } conv1_weights_local_0_5_4_we1 { O 1 bit } conv1_weights_local_0_5_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name conv1_weights_local_0_5_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_5 \
    op interface \
    ports { conv1_weights_local_0_5_5_address1 { O 5 vector } conv1_weights_local_0_5_5_ce1 { O 1 bit } conv1_weights_local_0_5_5_we1 { O 1 bit } conv1_weights_local_0_5_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name conv1_weights_local_0_5_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_6 \
    op interface \
    ports { conv1_weights_local_0_5_6_address1 { O 5 vector } conv1_weights_local_0_5_6_ce1 { O 1 bit } conv1_weights_local_0_5_6_we1 { O 1 bit } conv1_weights_local_0_5_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name conv1_weights_local_0_5_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_7 \
    op interface \
    ports { conv1_weights_local_0_5_7_address1 { O 5 vector } conv1_weights_local_0_5_7_ce1 { O 1 bit } conv1_weights_local_0_5_7_we1 { O 1 bit } conv1_weights_local_0_5_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name conv1_weights_local_0_5_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_5_8 \
    op interface \
    ports { conv1_weights_local_0_5_8_address1 { O 5 vector } conv1_weights_local_0_5_8_ce1 { O 1 bit } conv1_weights_local_0_5_8_we1 { O 1 bit } conv1_weights_local_0_5_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_5_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 222 \
    name conv1_weights_local_0_6_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_0 \
    op interface \
    ports { conv1_weights_local_0_6_0_address1 { O 5 vector } conv1_weights_local_0_6_0_ce1 { O 1 bit } conv1_weights_local_0_6_0_we1 { O 1 bit } conv1_weights_local_0_6_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 223 \
    name conv1_weights_local_0_6_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_1 \
    op interface \
    ports { conv1_weights_local_0_6_1_address1 { O 5 vector } conv1_weights_local_0_6_1_ce1 { O 1 bit } conv1_weights_local_0_6_1_we1 { O 1 bit } conv1_weights_local_0_6_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 224 \
    name conv1_weights_local_0_6_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_2 \
    op interface \
    ports { conv1_weights_local_0_6_2_address1 { O 5 vector } conv1_weights_local_0_6_2_ce1 { O 1 bit } conv1_weights_local_0_6_2_we1 { O 1 bit } conv1_weights_local_0_6_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 225 \
    name conv1_weights_local_0_6_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_3 \
    op interface \
    ports { conv1_weights_local_0_6_3_address1 { O 5 vector } conv1_weights_local_0_6_3_ce1 { O 1 bit } conv1_weights_local_0_6_3_we1 { O 1 bit } conv1_weights_local_0_6_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 226 \
    name conv1_weights_local_0_6_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_4 \
    op interface \
    ports { conv1_weights_local_0_6_4_address1 { O 5 vector } conv1_weights_local_0_6_4_ce1 { O 1 bit } conv1_weights_local_0_6_4_we1 { O 1 bit } conv1_weights_local_0_6_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 227 \
    name conv1_weights_local_0_6_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_5 \
    op interface \
    ports { conv1_weights_local_0_6_5_address1 { O 5 vector } conv1_weights_local_0_6_5_ce1 { O 1 bit } conv1_weights_local_0_6_5_we1 { O 1 bit } conv1_weights_local_0_6_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 228 \
    name conv1_weights_local_0_6_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_6 \
    op interface \
    ports { conv1_weights_local_0_6_6_address1 { O 5 vector } conv1_weights_local_0_6_6_ce1 { O 1 bit } conv1_weights_local_0_6_6_we1 { O 1 bit } conv1_weights_local_0_6_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 229 \
    name conv1_weights_local_0_6_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_7 \
    op interface \
    ports { conv1_weights_local_0_6_7_address1 { O 5 vector } conv1_weights_local_0_6_7_ce1 { O 1 bit } conv1_weights_local_0_6_7_we1 { O 1 bit } conv1_weights_local_0_6_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 230 \
    name conv1_weights_local_0_6_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_6_8 \
    op interface \
    ports { conv1_weights_local_0_6_8_address1 { O 5 vector } conv1_weights_local_0_6_8_ce1 { O 1 bit } conv1_weights_local_0_6_8_we1 { O 1 bit } conv1_weights_local_0_6_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_6_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 231 \
    name conv1_weights_local_0_7_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_0 \
    op interface \
    ports { conv1_weights_local_0_7_0_address1 { O 5 vector } conv1_weights_local_0_7_0_ce1 { O 1 bit } conv1_weights_local_0_7_0_we1 { O 1 bit } conv1_weights_local_0_7_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 232 \
    name conv1_weights_local_0_7_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_1 \
    op interface \
    ports { conv1_weights_local_0_7_1_address1 { O 5 vector } conv1_weights_local_0_7_1_ce1 { O 1 bit } conv1_weights_local_0_7_1_we1 { O 1 bit } conv1_weights_local_0_7_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name conv1_weights_local_0_7_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_2 \
    op interface \
    ports { conv1_weights_local_0_7_2_address1 { O 5 vector } conv1_weights_local_0_7_2_ce1 { O 1 bit } conv1_weights_local_0_7_2_we1 { O 1 bit } conv1_weights_local_0_7_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name conv1_weights_local_0_7_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_3 \
    op interface \
    ports { conv1_weights_local_0_7_3_address1 { O 5 vector } conv1_weights_local_0_7_3_ce1 { O 1 bit } conv1_weights_local_0_7_3_we1 { O 1 bit } conv1_weights_local_0_7_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name conv1_weights_local_0_7_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_4 \
    op interface \
    ports { conv1_weights_local_0_7_4_address1 { O 5 vector } conv1_weights_local_0_7_4_ce1 { O 1 bit } conv1_weights_local_0_7_4_we1 { O 1 bit } conv1_weights_local_0_7_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name conv1_weights_local_0_7_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_5 \
    op interface \
    ports { conv1_weights_local_0_7_5_address1 { O 5 vector } conv1_weights_local_0_7_5_ce1 { O 1 bit } conv1_weights_local_0_7_5_we1 { O 1 bit } conv1_weights_local_0_7_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name conv1_weights_local_0_7_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_6 \
    op interface \
    ports { conv1_weights_local_0_7_6_address1 { O 5 vector } conv1_weights_local_0_7_6_ce1 { O 1 bit } conv1_weights_local_0_7_6_we1 { O 1 bit } conv1_weights_local_0_7_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 238 \
    name conv1_weights_local_0_7_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_7 \
    op interface \
    ports { conv1_weights_local_0_7_7_address1 { O 5 vector } conv1_weights_local_0_7_7_ce1 { O 1 bit } conv1_weights_local_0_7_7_we1 { O 1 bit } conv1_weights_local_0_7_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 239 \
    name conv1_weights_local_0_7_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_7_8 \
    op interface \
    ports { conv1_weights_local_0_7_8_address1 { O 5 vector } conv1_weights_local_0_7_8_ce1 { O 1 bit } conv1_weights_local_0_7_8_we1 { O 1 bit } conv1_weights_local_0_7_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_7_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 240 \
    name conv1_weights_local_0_8_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_0 \
    op interface \
    ports { conv1_weights_local_0_8_0_address1 { O 5 vector } conv1_weights_local_0_8_0_ce1 { O 1 bit } conv1_weights_local_0_8_0_we1 { O 1 bit } conv1_weights_local_0_8_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 241 \
    name conv1_weights_local_0_8_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_1 \
    op interface \
    ports { conv1_weights_local_0_8_1_address1 { O 5 vector } conv1_weights_local_0_8_1_ce1 { O 1 bit } conv1_weights_local_0_8_1_we1 { O 1 bit } conv1_weights_local_0_8_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 242 \
    name conv1_weights_local_0_8_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_2 \
    op interface \
    ports { conv1_weights_local_0_8_2_address1 { O 5 vector } conv1_weights_local_0_8_2_ce1 { O 1 bit } conv1_weights_local_0_8_2_we1 { O 1 bit } conv1_weights_local_0_8_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 243 \
    name conv1_weights_local_0_8_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_3 \
    op interface \
    ports { conv1_weights_local_0_8_3_address1 { O 5 vector } conv1_weights_local_0_8_3_ce1 { O 1 bit } conv1_weights_local_0_8_3_we1 { O 1 bit } conv1_weights_local_0_8_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 244 \
    name conv1_weights_local_0_8_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_4 \
    op interface \
    ports { conv1_weights_local_0_8_4_address1 { O 5 vector } conv1_weights_local_0_8_4_ce1 { O 1 bit } conv1_weights_local_0_8_4_we1 { O 1 bit } conv1_weights_local_0_8_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 245 \
    name conv1_weights_local_0_8_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_5 \
    op interface \
    ports { conv1_weights_local_0_8_5_address1 { O 5 vector } conv1_weights_local_0_8_5_ce1 { O 1 bit } conv1_weights_local_0_8_5_we1 { O 1 bit } conv1_weights_local_0_8_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 246 \
    name conv1_weights_local_0_8_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_6 \
    op interface \
    ports { conv1_weights_local_0_8_6_address1 { O 5 vector } conv1_weights_local_0_8_6_ce1 { O 1 bit } conv1_weights_local_0_8_6_we1 { O 1 bit } conv1_weights_local_0_8_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 247 \
    name conv1_weights_local_0_8_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_7 \
    op interface \
    ports { conv1_weights_local_0_8_7_address1 { O 5 vector } conv1_weights_local_0_8_7_ce1 { O 1 bit } conv1_weights_local_0_8_7_we1 { O 1 bit } conv1_weights_local_0_8_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 248 \
    name conv1_weights_local_0_8_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_0_8_8 \
    op interface \
    ports { conv1_weights_local_0_8_8_address1 { O 5 vector } conv1_weights_local_0_8_8_ce1 { O 1 bit } conv1_weights_local_0_8_8_we1 { O 1 bit } conv1_weights_local_0_8_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_0_8_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 249 \
    name conv1_weights_local_1_0_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_0 \
    op interface \
    ports { conv1_weights_local_1_0_0_address1 { O 5 vector } conv1_weights_local_1_0_0_ce1 { O 1 bit } conv1_weights_local_1_0_0_we1 { O 1 bit } conv1_weights_local_1_0_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name conv1_weights_local_1_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_1 \
    op interface \
    ports { conv1_weights_local_1_0_1_address1 { O 5 vector } conv1_weights_local_1_0_1_ce1 { O 1 bit } conv1_weights_local_1_0_1_we1 { O 1 bit } conv1_weights_local_1_0_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name conv1_weights_local_1_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_2 \
    op interface \
    ports { conv1_weights_local_1_0_2_address1 { O 5 vector } conv1_weights_local_1_0_2_ce1 { O 1 bit } conv1_weights_local_1_0_2_we1 { O 1 bit } conv1_weights_local_1_0_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 252 \
    name conv1_weights_local_1_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_3 \
    op interface \
    ports { conv1_weights_local_1_0_3_address1 { O 5 vector } conv1_weights_local_1_0_3_ce1 { O 1 bit } conv1_weights_local_1_0_3_we1 { O 1 bit } conv1_weights_local_1_0_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 253 \
    name conv1_weights_local_1_0_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_4 \
    op interface \
    ports { conv1_weights_local_1_0_4_address1 { O 5 vector } conv1_weights_local_1_0_4_ce1 { O 1 bit } conv1_weights_local_1_0_4_we1 { O 1 bit } conv1_weights_local_1_0_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 254 \
    name conv1_weights_local_1_0_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_5 \
    op interface \
    ports { conv1_weights_local_1_0_5_address1 { O 5 vector } conv1_weights_local_1_0_5_ce1 { O 1 bit } conv1_weights_local_1_0_5_we1 { O 1 bit } conv1_weights_local_1_0_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 255 \
    name conv1_weights_local_1_0_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_6 \
    op interface \
    ports { conv1_weights_local_1_0_6_address1 { O 5 vector } conv1_weights_local_1_0_6_ce1 { O 1 bit } conv1_weights_local_1_0_6_we1 { O 1 bit } conv1_weights_local_1_0_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 256 \
    name conv1_weights_local_1_0_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_7 \
    op interface \
    ports { conv1_weights_local_1_0_7_address1 { O 5 vector } conv1_weights_local_1_0_7_ce1 { O 1 bit } conv1_weights_local_1_0_7_we1 { O 1 bit } conv1_weights_local_1_0_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 257 \
    name conv1_weights_local_1_0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_0_8 \
    op interface \
    ports { conv1_weights_local_1_0_8_address1 { O 5 vector } conv1_weights_local_1_0_8_ce1 { O 1 bit } conv1_weights_local_1_0_8_we1 { O 1 bit } conv1_weights_local_1_0_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 258 \
    name conv1_weights_local_1_1_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_0 \
    op interface \
    ports { conv1_weights_local_1_1_0_address1 { O 5 vector } conv1_weights_local_1_1_0_ce1 { O 1 bit } conv1_weights_local_1_1_0_we1 { O 1 bit } conv1_weights_local_1_1_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 259 \
    name conv1_weights_local_1_1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_1 \
    op interface \
    ports { conv1_weights_local_1_1_1_address1 { O 5 vector } conv1_weights_local_1_1_1_ce1 { O 1 bit } conv1_weights_local_1_1_1_we1 { O 1 bit } conv1_weights_local_1_1_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 260 \
    name conv1_weights_local_1_1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_2 \
    op interface \
    ports { conv1_weights_local_1_1_2_address1 { O 5 vector } conv1_weights_local_1_1_2_ce1 { O 1 bit } conv1_weights_local_1_1_2_we1 { O 1 bit } conv1_weights_local_1_1_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 261 \
    name conv1_weights_local_1_1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_3 \
    op interface \
    ports { conv1_weights_local_1_1_3_address1 { O 5 vector } conv1_weights_local_1_1_3_ce1 { O 1 bit } conv1_weights_local_1_1_3_we1 { O 1 bit } conv1_weights_local_1_1_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 262 \
    name conv1_weights_local_1_1_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_4 \
    op interface \
    ports { conv1_weights_local_1_1_4_address1 { O 5 vector } conv1_weights_local_1_1_4_ce1 { O 1 bit } conv1_weights_local_1_1_4_we1 { O 1 bit } conv1_weights_local_1_1_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 263 \
    name conv1_weights_local_1_1_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_5 \
    op interface \
    ports { conv1_weights_local_1_1_5_address1 { O 5 vector } conv1_weights_local_1_1_5_ce1 { O 1 bit } conv1_weights_local_1_1_5_we1 { O 1 bit } conv1_weights_local_1_1_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 264 \
    name conv1_weights_local_1_1_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_6 \
    op interface \
    ports { conv1_weights_local_1_1_6_address1 { O 5 vector } conv1_weights_local_1_1_6_ce1 { O 1 bit } conv1_weights_local_1_1_6_we1 { O 1 bit } conv1_weights_local_1_1_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 265 \
    name conv1_weights_local_1_1_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_7 \
    op interface \
    ports { conv1_weights_local_1_1_7_address1 { O 5 vector } conv1_weights_local_1_1_7_ce1 { O 1 bit } conv1_weights_local_1_1_7_we1 { O 1 bit } conv1_weights_local_1_1_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 266 \
    name conv1_weights_local_1_1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_1_8 \
    op interface \
    ports { conv1_weights_local_1_1_8_address1 { O 5 vector } conv1_weights_local_1_1_8_ce1 { O 1 bit } conv1_weights_local_1_1_8_we1 { O 1 bit } conv1_weights_local_1_1_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 267 \
    name conv1_weights_local_1_2_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_0 \
    op interface \
    ports { conv1_weights_local_1_2_0_address1 { O 5 vector } conv1_weights_local_1_2_0_ce1 { O 1 bit } conv1_weights_local_1_2_0_we1 { O 1 bit } conv1_weights_local_1_2_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 268 \
    name conv1_weights_local_1_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_1 \
    op interface \
    ports { conv1_weights_local_1_2_1_address1 { O 5 vector } conv1_weights_local_1_2_1_ce1 { O 1 bit } conv1_weights_local_1_2_1_we1 { O 1 bit } conv1_weights_local_1_2_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 269 \
    name conv1_weights_local_1_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_2 \
    op interface \
    ports { conv1_weights_local_1_2_2_address1 { O 5 vector } conv1_weights_local_1_2_2_ce1 { O 1 bit } conv1_weights_local_1_2_2_we1 { O 1 bit } conv1_weights_local_1_2_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 270 \
    name conv1_weights_local_1_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_3 \
    op interface \
    ports { conv1_weights_local_1_2_3_address1 { O 5 vector } conv1_weights_local_1_2_3_ce1 { O 1 bit } conv1_weights_local_1_2_3_we1 { O 1 bit } conv1_weights_local_1_2_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 271 \
    name conv1_weights_local_1_2_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_4 \
    op interface \
    ports { conv1_weights_local_1_2_4_address1 { O 5 vector } conv1_weights_local_1_2_4_ce1 { O 1 bit } conv1_weights_local_1_2_4_we1 { O 1 bit } conv1_weights_local_1_2_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 272 \
    name conv1_weights_local_1_2_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_5 \
    op interface \
    ports { conv1_weights_local_1_2_5_address1 { O 5 vector } conv1_weights_local_1_2_5_ce1 { O 1 bit } conv1_weights_local_1_2_5_we1 { O 1 bit } conv1_weights_local_1_2_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 273 \
    name conv1_weights_local_1_2_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_6 \
    op interface \
    ports { conv1_weights_local_1_2_6_address1 { O 5 vector } conv1_weights_local_1_2_6_ce1 { O 1 bit } conv1_weights_local_1_2_6_we1 { O 1 bit } conv1_weights_local_1_2_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 274 \
    name conv1_weights_local_1_2_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_7 \
    op interface \
    ports { conv1_weights_local_1_2_7_address1 { O 5 vector } conv1_weights_local_1_2_7_ce1 { O 1 bit } conv1_weights_local_1_2_7_we1 { O 1 bit } conv1_weights_local_1_2_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 275 \
    name conv1_weights_local_1_2_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_2_8 \
    op interface \
    ports { conv1_weights_local_1_2_8_address1 { O 5 vector } conv1_weights_local_1_2_8_ce1 { O 1 bit } conv1_weights_local_1_2_8_we1 { O 1 bit } conv1_weights_local_1_2_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 276 \
    name conv1_weights_local_1_3_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_0 \
    op interface \
    ports { conv1_weights_local_1_3_0_address1 { O 5 vector } conv1_weights_local_1_3_0_ce1 { O 1 bit } conv1_weights_local_1_3_0_we1 { O 1 bit } conv1_weights_local_1_3_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 277 \
    name conv1_weights_local_1_3_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_1 \
    op interface \
    ports { conv1_weights_local_1_3_1_address1 { O 5 vector } conv1_weights_local_1_3_1_ce1 { O 1 bit } conv1_weights_local_1_3_1_we1 { O 1 bit } conv1_weights_local_1_3_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 278 \
    name conv1_weights_local_1_3_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_2 \
    op interface \
    ports { conv1_weights_local_1_3_2_address1 { O 5 vector } conv1_weights_local_1_3_2_ce1 { O 1 bit } conv1_weights_local_1_3_2_we1 { O 1 bit } conv1_weights_local_1_3_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 279 \
    name conv1_weights_local_1_3_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_3 \
    op interface \
    ports { conv1_weights_local_1_3_3_address1 { O 5 vector } conv1_weights_local_1_3_3_ce1 { O 1 bit } conv1_weights_local_1_3_3_we1 { O 1 bit } conv1_weights_local_1_3_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 280 \
    name conv1_weights_local_1_3_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_4 \
    op interface \
    ports { conv1_weights_local_1_3_4_address1 { O 5 vector } conv1_weights_local_1_3_4_ce1 { O 1 bit } conv1_weights_local_1_3_4_we1 { O 1 bit } conv1_weights_local_1_3_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 281 \
    name conv1_weights_local_1_3_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_5 \
    op interface \
    ports { conv1_weights_local_1_3_5_address1 { O 5 vector } conv1_weights_local_1_3_5_ce1 { O 1 bit } conv1_weights_local_1_3_5_we1 { O 1 bit } conv1_weights_local_1_3_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 282 \
    name conv1_weights_local_1_3_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_6 \
    op interface \
    ports { conv1_weights_local_1_3_6_address1 { O 5 vector } conv1_weights_local_1_3_6_ce1 { O 1 bit } conv1_weights_local_1_3_6_we1 { O 1 bit } conv1_weights_local_1_3_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 283 \
    name conv1_weights_local_1_3_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_7 \
    op interface \
    ports { conv1_weights_local_1_3_7_address1 { O 5 vector } conv1_weights_local_1_3_7_ce1 { O 1 bit } conv1_weights_local_1_3_7_we1 { O 1 bit } conv1_weights_local_1_3_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 284 \
    name conv1_weights_local_1_3_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_3_8 \
    op interface \
    ports { conv1_weights_local_1_3_8_address1 { O 5 vector } conv1_weights_local_1_3_8_ce1 { O 1 bit } conv1_weights_local_1_3_8_we1 { O 1 bit } conv1_weights_local_1_3_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 285 \
    name conv1_weights_local_1_4_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_0 \
    op interface \
    ports { conv1_weights_local_1_4_0_address1 { O 5 vector } conv1_weights_local_1_4_0_ce1 { O 1 bit } conv1_weights_local_1_4_0_we1 { O 1 bit } conv1_weights_local_1_4_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 286 \
    name conv1_weights_local_1_4_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_1 \
    op interface \
    ports { conv1_weights_local_1_4_1_address1 { O 5 vector } conv1_weights_local_1_4_1_ce1 { O 1 bit } conv1_weights_local_1_4_1_we1 { O 1 bit } conv1_weights_local_1_4_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 287 \
    name conv1_weights_local_1_4_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_2 \
    op interface \
    ports { conv1_weights_local_1_4_2_address1 { O 5 vector } conv1_weights_local_1_4_2_ce1 { O 1 bit } conv1_weights_local_1_4_2_we1 { O 1 bit } conv1_weights_local_1_4_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 288 \
    name conv1_weights_local_1_4_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_3 \
    op interface \
    ports { conv1_weights_local_1_4_3_address1 { O 5 vector } conv1_weights_local_1_4_3_ce1 { O 1 bit } conv1_weights_local_1_4_3_we1 { O 1 bit } conv1_weights_local_1_4_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 289 \
    name conv1_weights_local_1_4_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_4 \
    op interface \
    ports { conv1_weights_local_1_4_4_address1 { O 5 vector } conv1_weights_local_1_4_4_ce1 { O 1 bit } conv1_weights_local_1_4_4_we1 { O 1 bit } conv1_weights_local_1_4_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 290 \
    name conv1_weights_local_1_4_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_5 \
    op interface \
    ports { conv1_weights_local_1_4_5_address1 { O 5 vector } conv1_weights_local_1_4_5_ce1 { O 1 bit } conv1_weights_local_1_4_5_we1 { O 1 bit } conv1_weights_local_1_4_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 291 \
    name conv1_weights_local_1_4_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_6 \
    op interface \
    ports { conv1_weights_local_1_4_6_address1 { O 5 vector } conv1_weights_local_1_4_6_ce1 { O 1 bit } conv1_weights_local_1_4_6_we1 { O 1 bit } conv1_weights_local_1_4_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 292 \
    name conv1_weights_local_1_4_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_7 \
    op interface \
    ports { conv1_weights_local_1_4_7_address1 { O 5 vector } conv1_weights_local_1_4_7_ce1 { O 1 bit } conv1_weights_local_1_4_7_we1 { O 1 bit } conv1_weights_local_1_4_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 293 \
    name conv1_weights_local_1_4_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_4_8 \
    op interface \
    ports { conv1_weights_local_1_4_8_address1 { O 5 vector } conv1_weights_local_1_4_8_ce1 { O 1 bit } conv1_weights_local_1_4_8_we1 { O 1 bit } conv1_weights_local_1_4_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_4_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 294 \
    name conv1_weights_local_1_5_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_0 \
    op interface \
    ports { conv1_weights_local_1_5_0_address1 { O 5 vector } conv1_weights_local_1_5_0_ce1 { O 1 bit } conv1_weights_local_1_5_0_we1 { O 1 bit } conv1_weights_local_1_5_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 295 \
    name conv1_weights_local_1_5_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_1 \
    op interface \
    ports { conv1_weights_local_1_5_1_address1 { O 5 vector } conv1_weights_local_1_5_1_ce1 { O 1 bit } conv1_weights_local_1_5_1_we1 { O 1 bit } conv1_weights_local_1_5_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 296 \
    name conv1_weights_local_1_5_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_2 \
    op interface \
    ports { conv1_weights_local_1_5_2_address1 { O 5 vector } conv1_weights_local_1_5_2_ce1 { O 1 bit } conv1_weights_local_1_5_2_we1 { O 1 bit } conv1_weights_local_1_5_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 297 \
    name conv1_weights_local_1_5_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_3 \
    op interface \
    ports { conv1_weights_local_1_5_3_address1 { O 5 vector } conv1_weights_local_1_5_3_ce1 { O 1 bit } conv1_weights_local_1_5_3_we1 { O 1 bit } conv1_weights_local_1_5_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 298 \
    name conv1_weights_local_1_5_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_4 \
    op interface \
    ports { conv1_weights_local_1_5_4_address1 { O 5 vector } conv1_weights_local_1_5_4_ce1 { O 1 bit } conv1_weights_local_1_5_4_we1 { O 1 bit } conv1_weights_local_1_5_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 299 \
    name conv1_weights_local_1_5_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_5 \
    op interface \
    ports { conv1_weights_local_1_5_5_address1 { O 5 vector } conv1_weights_local_1_5_5_ce1 { O 1 bit } conv1_weights_local_1_5_5_we1 { O 1 bit } conv1_weights_local_1_5_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 300 \
    name conv1_weights_local_1_5_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_6 \
    op interface \
    ports { conv1_weights_local_1_5_6_address1 { O 5 vector } conv1_weights_local_1_5_6_ce1 { O 1 bit } conv1_weights_local_1_5_6_we1 { O 1 bit } conv1_weights_local_1_5_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 301 \
    name conv1_weights_local_1_5_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_7 \
    op interface \
    ports { conv1_weights_local_1_5_7_address1 { O 5 vector } conv1_weights_local_1_5_7_ce1 { O 1 bit } conv1_weights_local_1_5_7_we1 { O 1 bit } conv1_weights_local_1_5_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 302 \
    name conv1_weights_local_1_5_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_5_8 \
    op interface \
    ports { conv1_weights_local_1_5_8_address1 { O 5 vector } conv1_weights_local_1_5_8_ce1 { O 1 bit } conv1_weights_local_1_5_8_we1 { O 1 bit } conv1_weights_local_1_5_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_5_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 303 \
    name conv1_weights_local_1_6_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_0 \
    op interface \
    ports { conv1_weights_local_1_6_0_address1 { O 5 vector } conv1_weights_local_1_6_0_ce1 { O 1 bit } conv1_weights_local_1_6_0_we1 { O 1 bit } conv1_weights_local_1_6_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 304 \
    name conv1_weights_local_1_6_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_1 \
    op interface \
    ports { conv1_weights_local_1_6_1_address1 { O 5 vector } conv1_weights_local_1_6_1_ce1 { O 1 bit } conv1_weights_local_1_6_1_we1 { O 1 bit } conv1_weights_local_1_6_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 305 \
    name conv1_weights_local_1_6_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_2 \
    op interface \
    ports { conv1_weights_local_1_6_2_address1 { O 5 vector } conv1_weights_local_1_6_2_ce1 { O 1 bit } conv1_weights_local_1_6_2_we1 { O 1 bit } conv1_weights_local_1_6_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 306 \
    name conv1_weights_local_1_6_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_3 \
    op interface \
    ports { conv1_weights_local_1_6_3_address1 { O 5 vector } conv1_weights_local_1_6_3_ce1 { O 1 bit } conv1_weights_local_1_6_3_we1 { O 1 bit } conv1_weights_local_1_6_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 307 \
    name conv1_weights_local_1_6_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_4 \
    op interface \
    ports { conv1_weights_local_1_6_4_address1 { O 5 vector } conv1_weights_local_1_6_4_ce1 { O 1 bit } conv1_weights_local_1_6_4_we1 { O 1 bit } conv1_weights_local_1_6_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 308 \
    name conv1_weights_local_1_6_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_5 \
    op interface \
    ports { conv1_weights_local_1_6_5_address1 { O 5 vector } conv1_weights_local_1_6_5_ce1 { O 1 bit } conv1_weights_local_1_6_5_we1 { O 1 bit } conv1_weights_local_1_6_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 309 \
    name conv1_weights_local_1_6_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_6 \
    op interface \
    ports { conv1_weights_local_1_6_6_address1 { O 5 vector } conv1_weights_local_1_6_6_ce1 { O 1 bit } conv1_weights_local_1_6_6_we1 { O 1 bit } conv1_weights_local_1_6_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 310 \
    name conv1_weights_local_1_6_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_7 \
    op interface \
    ports { conv1_weights_local_1_6_7_address1 { O 5 vector } conv1_weights_local_1_6_7_ce1 { O 1 bit } conv1_weights_local_1_6_7_we1 { O 1 bit } conv1_weights_local_1_6_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name conv1_weights_local_1_6_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_6_8 \
    op interface \
    ports { conv1_weights_local_1_6_8_address1 { O 5 vector } conv1_weights_local_1_6_8_ce1 { O 1 bit } conv1_weights_local_1_6_8_we1 { O 1 bit } conv1_weights_local_1_6_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_6_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name conv1_weights_local_1_7_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_0 \
    op interface \
    ports { conv1_weights_local_1_7_0_address1 { O 5 vector } conv1_weights_local_1_7_0_ce1 { O 1 bit } conv1_weights_local_1_7_0_we1 { O 1 bit } conv1_weights_local_1_7_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 313 \
    name conv1_weights_local_1_7_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_1 \
    op interface \
    ports { conv1_weights_local_1_7_1_address1 { O 5 vector } conv1_weights_local_1_7_1_ce1 { O 1 bit } conv1_weights_local_1_7_1_we1 { O 1 bit } conv1_weights_local_1_7_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 314 \
    name conv1_weights_local_1_7_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_2 \
    op interface \
    ports { conv1_weights_local_1_7_2_address1 { O 5 vector } conv1_weights_local_1_7_2_ce1 { O 1 bit } conv1_weights_local_1_7_2_we1 { O 1 bit } conv1_weights_local_1_7_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 315 \
    name conv1_weights_local_1_7_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_3 \
    op interface \
    ports { conv1_weights_local_1_7_3_address1 { O 5 vector } conv1_weights_local_1_7_3_ce1 { O 1 bit } conv1_weights_local_1_7_3_we1 { O 1 bit } conv1_weights_local_1_7_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 316 \
    name conv1_weights_local_1_7_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_4 \
    op interface \
    ports { conv1_weights_local_1_7_4_address1 { O 5 vector } conv1_weights_local_1_7_4_ce1 { O 1 bit } conv1_weights_local_1_7_4_we1 { O 1 bit } conv1_weights_local_1_7_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 317 \
    name conv1_weights_local_1_7_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_5 \
    op interface \
    ports { conv1_weights_local_1_7_5_address1 { O 5 vector } conv1_weights_local_1_7_5_ce1 { O 1 bit } conv1_weights_local_1_7_5_we1 { O 1 bit } conv1_weights_local_1_7_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name conv1_weights_local_1_7_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_6 \
    op interface \
    ports { conv1_weights_local_1_7_6_address1 { O 5 vector } conv1_weights_local_1_7_6_ce1 { O 1 bit } conv1_weights_local_1_7_6_we1 { O 1 bit } conv1_weights_local_1_7_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 319 \
    name conv1_weights_local_1_7_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_7 \
    op interface \
    ports { conv1_weights_local_1_7_7_address1 { O 5 vector } conv1_weights_local_1_7_7_ce1 { O 1 bit } conv1_weights_local_1_7_7_we1 { O 1 bit } conv1_weights_local_1_7_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 320 \
    name conv1_weights_local_1_7_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_7_8 \
    op interface \
    ports { conv1_weights_local_1_7_8_address1 { O 5 vector } conv1_weights_local_1_7_8_ce1 { O 1 bit } conv1_weights_local_1_7_8_we1 { O 1 bit } conv1_weights_local_1_7_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_7_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 321 \
    name conv1_weights_local_1_8_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_0 \
    op interface \
    ports { conv1_weights_local_1_8_0_address1 { O 5 vector } conv1_weights_local_1_8_0_ce1 { O 1 bit } conv1_weights_local_1_8_0_we1 { O 1 bit } conv1_weights_local_1_8_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 322 \
    name conv1_weights_local_1_8_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_1 \
    op interface \
    ports { conv1_weights_local_1_8_1_address1 { O 5 vector } conv1_weights_local_1_8_1_ce1 { O 1 bit } conv1_weights_local_1_8_1_we1 { O 1 bit } conv1_weights_local_1_8_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 323 \
    name conv1_weights_local_1_8_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_2 \
    op interface \
    ports { conv1_weights_local_1_8_2_address1 { O 5 vector } conv1_weights_local_1_8_2_ce1 { O 1 bit } conv1_weights_local_1_8_2_we1 { O 1 bit } conv1_weights_local_1_8_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 324 \
    name conv1_weights_local_1_8_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_3 \
    op interface \
    ports { conv1_weights_local_1_8_3_address1 { O 5 vector } conv1_weights_local_1_8_3_ce1 { O 1 bit } conv1_weights_local_1_8_3_we1 { O 1 bit } conv1_weights_local_1_8_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 325 \
    name conv1_weights_local_1_8_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_4 \
    op interface \
    ports { conv1_weights_local_1_8_4_address1 { O 5 vector } conv1_weights_local_1_8_4_ce1 { O 1 bit } conv1_weights_local_1_8_4_we1 { O 1 bit } conv1_weights_local_1_8_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 326 \
    name conv1_weights_local_1_8_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_5 \
    op interface \
    ports { conv1_weights_local_1_8_5_address1 { O 5 vector } conv1_weights_local_1_8_5_ce1 { O 1 bit } conv1_weights_local_1_8_5_we1 { O 1 bit } conv1_weights_local_1_8_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 327 \
    name conv1_weights_local_1_8_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_6 \
    op interface \
    ports { conv1_weights_local_1_8_6_address1 { O 5 vector } conv1_weights_local_1_8_6_ce1 { O 1 bit } conv1_weights_local_1_8_6_we1 { O 1 bit } conv1_weights_local_1_8_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 328 \
    name conv1_weights_local_1_8_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_7 \
    op interface \
    ports { conv1_weights_local_1_8_7_address1 { O 5 vector } conv1_weights_local_1_8_7_ce1 { O 1 bit } conv1_weights_local_1_8_7_we1 { O 1 bit } conv1_weights_local_1_8_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 329 \
    name conv1_weights_local_1_8_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_weights_local_1_8_8 \
    op interface \
    ports { conv1_weights_local_1_8_8_address1 { O 5 vector } conv1_weights_local_1_8_8_ce1 { O 1 bit } conv1_weights_local_1_8_8_we1 { O 1 bit } conv1_weights_local_1_8_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_local_1_8_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 330 \
    name conv1_biases_local \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv1_biases_local \
    op interface \
    ports { conv1_biases_local_address1 { O 6 vector } conv1_biases_local_ce1 { O 1 bit } conv1_biases_local_we1 { O 1 bit } conv1_biases_local_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_biases_local'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name gmem_w1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_w1 \
    op interface \
    ports { m_axi_gmem_w1_AWVALID { O 1 bit } m_axi_gmem_w1_AWREADY { I 1 bit } m_axi_gmem_w1_AWADDR { O 64 vector } m_axi_gmem_w1_AWID { O 1 vector } m_axi_gmem_w1_AWLEN { O 32 vector } m_axi_gmem_w1_AWSIZE { O 3 vector } m_axi_gmem_w1_AWBURST { O 2 vector } m_axi_gmem_w1_AWLOCK { O 2 vector } m_axi_gmem_w1_AWCACHE { O 4 vector } m_axi_gmem_w1_AWPROT { O 3 vector } m_axi_gmem_w1_AWQOS { O 4 vector } m_axi_gmem_w1_AWREGION { O 4 vector } m_axi_gmem_w1_AWUSER { O 1 vector } m_axi_gmem_w1_WVALID { O 1 bit } m_axi_gmem_w1_WREADY { I 1 bit } m_axi_gmem_w1_WDATA { O 32 vector } m_axi_gmem_w1_WSTRB { O 4 vector } m_axi_gmem_w1_WLAST { O 1 bit } m_axi_gmem_w1_WID { O 1 vector } m_axi_gmem_w1_WUSER { O 1 vector } m_axi_gmem_w1_ARVALID { O 1 bit } m_axi_gmem_w1_ARREADY { I 1 bit } m_axi_gmem_w1_ARADDR { O 64 vector } m_axi_gmem_w1_ARID { O 1 vector } m_axi_gmem_w1_ARLEN { O 32 vector } m_axi_gmem_w1_ARSIZE { O 3 vector } m_axi_gmem_w1_ARBURST { O 2 vector } m_axi_gmem_w1_ARLOCK { O 2 vector } m_axi_gmem_w1_ARCACHE { O 4 vector } m_axi_gmem_w1_ARPROT { O 3 vector } m_axi_gmem_w1_ARQOS { O 4 vector } m_axi_gmem_w1_ARREGION { O 4 vector } m_axi_gmem_w1_ARUSER { O 1 vector } m_axi_gmem_w1_RVALID { I 1 bit } m_axi_gmem_w1_RREADY { O 1 bit } m_axi_gmem_w1_RDATA { I 32 vector } m_axi_gmem_w1_RLAST { I 1 bit } m_axi_gmem_w1_RID { I 1 vector } m_axi_gmem_w1_RFIFONUM { I 9 vector } m_axi_gmem_w1_RUSER { I 1 vector } m_axi_gmem_w1_RRESP { I 2 vector } m_axi_gmem_w1_BVALID { I 1 bit } m_axi_gmem_w1_BREADY { O 1 bit } m_axi_gmem_w1_BRESP { I 2 vector } m_axi_gmem_w1_BID { I 1 vector } m_axi_gmem_w1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name conv1_weights \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_weights \
    op interface \
    ports { conv1_weights { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name conv1_biases \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases \
    op interface \
    ports { conv1_biases { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


