//[File]            : bn1_wf_tmac_top.h
//[Revision time]   : Wed Sep 28 20:06:56 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.


#ifndef __BN1_WF_TMAC_TOP_REGS_H__
#define __BN1_WF_TMAC_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define BN1_WF_TMAC_TOP_BASE                                   0x820f4000

#define BN1_WF_TMAC_TOP_TCR0_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x00)
#define BN1_WF_TMAC_TOP_TCR2_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x04)
#define BN1_WF_TMAC_TOP_RRCR_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x08)
#define BN1_WF_TMAC_TOP_ATCR_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x0C)
#define BN1_WF_TMAC_TOP_TRCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x10)
#define BN1_WF_TMAC_TOP_ICR0_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x14)
#define BN1_WF_TMAC_TOP_ICR1_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x18)
#define BN1_WF_TMAC_TOP_BCSR_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x1C)
#define BN1_WF_TMAC_TOP_B0BRR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x20)
#define BN1_WF_TMAC_TOP_B0BRR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x24)
#define BN1_WF_TMAC_TOP_B0BRR3_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2C)
#define BN1_WF_TMAC_TOP_THOCR_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x30)
#define BN1_WF_TMAC_TOP_THOCR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x34)
#define BN1_WF_TMAC_TOP_SPCR_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x38)
#define BN1_WF_TMAC_TOP_TCR1_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x40)
#define BN1_WF_TMAC_TOP_TCR3_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x44)
#define BN1_WF_TMAC_TOP_B1BRR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x50)
#define BN1_WF_TMAC_TOP_B1BRR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x54)
#define BN1_WF_TMAC_TOP_B2BRR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x60)
#define BN1_WF_TMAC_TOP_B2BRR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x64)
#define BN1_WF_TMAC_TOP_B3BRR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x70)
#define BN1_WF_TMAC_TOP_B3BRR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x74)
#define BN1_WF_TMAC_TOP_MLOCR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x8C)
#define BN1_WF_TMAC_TOP_MLOCR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x90)
#define BN1_WF_TMAC_TOP_MLOCR2_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x94)
#define BN1_WF_TMAC_TOP_MLOCR3_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x98)
#define BN1_WF_TMAC_TOP_TRCR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x9C)
#define BN1_WF_TMAC_TOP_ACTXOPLR0_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0xC0)
#define BN1_WF_TMAC_TOP_ACTXOPLR1_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0xC4)
#define BN1_WF_TMAC_TOP_CDTR_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0xC8)
#define BN1_WF_TMAC_TOP_ODTR_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0xCC)
#define BN1_WF_TMAC_TOP_OMDTR_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xD0)
#define BN1_WF_TMAC_TOP_PPDR_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0xD4)
#define BN1_WF_TMAC_TOP_PPDR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xD8)
#define BN1_WF_TMAC_TOP_PPDR3_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xDC)
#define BN1_WF_TMAC_TOP_PPDR5_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xE0)
#define BN1_WF_TMAC_TOP_TRCR2_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xE4)
#define BN1_WF_TMAC_TOP_TFCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xE8)
#define BN1_WF_TMAC_TOP_TFCR2_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xEC)
#define BN1_WF_TMAC_TOP_TFCR3_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xF0)
#define BN1_WF_TMAC_TOP_TFCR6_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xF4)
#define BN1_WF_TMAC_TOP_TFCR7_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0xF8)
#define BN1_WF_TMAC_TOP_SRTCR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0xFC)
#define BN1_WF_TMAC_TOP_SRTCR2_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x100)
#define BN1_WF_TMAC_TOP_DUCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x104)
#define BN1_WF_TMAC_TOP_DUCR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x108)
#define BN1_WF_TMAC_TOP_DUCR4_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x10C)
#define BN1_WF_TMAC_TOP_DUCR6_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x110)
#define BN1_WF_TMAC_TOP_CTCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x114)
#define BN1_WF_TMAC_TOP_CTCR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x118)
#define BN1_WF_TMAC_TOP_TWCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x11C)
#define BN1_WF_TMAC_TOP_ICSCR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x120)
#define BN1_WF_TMAC_TOP_SPCR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x124)
#define BN1_WF_TMAC_TOP_TFCR5_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x128)
#define BN1_WF_TMAC_TOP_ALPL0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x12C)
#define BN1_WF_TMAC_TOP_ALPL1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x130)
#define BN1_WF_TMAC_TOP_LRDTR_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x134)
#define BN1_WF_TMAC_TOP_FP0R0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x140)
#define BN1_WF_TMAC_TOP_FP0R1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x144)
#define BN1_WF_TMAC_TOP_FP0R2_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x148)
#define BN1_WF_TMAC_TOP_FP0R3_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x14C)
#define BN1_WF_TMAC_TOP_FP0R4_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x150)
#define BN1_WF_TMAC_TOP_FP0R5_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x154)
#define BN1_WF_TMAC_TOP_FP0R6_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x158)
#define BN1_WF_TMAC_TOP_FP0R7_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x15C)
#define BN1_WF_TMAC_TOP_FP0R8_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x160)
#define BN1_WF_TMAC_TOP_FP0R9_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x164)
#define BN1_WF_TMAC_TOP_FP0R10_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x168)
#define BN1_WF_TMAC_TOP_FP0R11_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x16C)
#define BN1_WF_TMAC_TOP_FP0R12_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x170)
#define BN1_WF_TMAC_TOP_FP0R13_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x174)
#define BN1_WF_TMAC_TOP_FP0R14_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x178)
#define BN1_WF_TMAC_TOP_FP0R15_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x17C)
#define BN1_WF_TMAC_TOP_FP0R16_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x180)
#define BN1_WF_TMAC_TOP_FP0R17_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x184)
#define BN1_WF_TMAC_TOP_FP0R18_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x188)
#define BN1_WF_TMAC_TOP_FP0R19_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x18C)
#define BN1_WF_TMAC_TOP_FP0R20_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x190)
#define BN1_WF_TMAC_TOP_FP0R21_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x194)
#define BN1_WF_TMAC_TOP_FP0R22_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x198)
#define BN1_WF_TMAC_TOP_FP0R23_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x19C)
#define BN1_WF_TMAC_TOP_FP0R24_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1A0)
#define BN1_WF_TMAC_TOP_FP0R25_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1A4)
#define BN1_WF_TMAC_TOP_FP0R26_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1A8)
#define BN1_WF_TMAC_TOP_FP0R27_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1AC)
#define BN1_WF_TMAC_TOP_FP0R28_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1B0)
#define BN1_WF_TMAC_TOP_FP0R29_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1B4)
#define BN1_WF_TMAC_TOP_FP0R30_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1B8)
#define BN1_WF_TMAC_TOP_FP0R31_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1BC)
#define BN1_WF_TMAC_TOP_FP0R32_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1C0)
#define BN1_WF_TMAC_TOP_FP0R33_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1C4)
#define BN1_WF_TMAC_TOP_FP0R34_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1C8)
#define BN1_WF_TMAC_TOP_FP0R35_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1CC)
#define BN1_WF_TMAC_TOP_FP0R36_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1D0)
#define BN1_WF_TMAC_TOP_FP0R37_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1D4)
#define BN1_WF_TMAC_TOP_FP0R38_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1D8)
#define BN1_WF_TMAC_TOP_FP0R39_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1DC)
#define BN1_WF_TMAC_TOP_FP0R40_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1E0)
#define BN1_WF_TMAC_TOP_FP0R41_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1E4)
#define BN1_WF_TMAC_TOP_FP0R42_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1E8)
#define BN1_WF_TMAC_TOP_FP0R43_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1EC)
#define BN1_WF_TMAC_TOP_FP0R44_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1F0)
#define BN1_WF_TMAC_TOP_FP0R45_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1F4)
#define BN1_WF_TMAC_TOP_FP0R46_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1F8)
#define BN1_WF_TMAC_TOP_FP0R47_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x1FC)
#define BN1_WF_TMAC_TOP_FP0R48_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x200)
#define BN1_WF_TMAC_TOP_FP0R49_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x204)
#define BN1_WF_TMAC_TOP_FP0R50_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x208)
#define BN1_WF_TMAC_TOP_FP0R51_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x20C)
#define BN1_WF_TMAC_TOP_FP0R52_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x210)
#define BN1_WF_TMAC_TOP_FP0R53_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x214)
#define BN1_WF_TMAC_TOP_FP0R54_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x218)
#define BN1_WF_TMAC_TOP_FP0R55_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x21C)
#define BN1_WF_TMAC_TOP_FP0R56_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x220)
#define BN1_WF_TMAC_TOP_FP0R57_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x224)
#define BN1_WF_TMAC_TOP_FP0R58_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x228)
#define BN1_WF_TMAC_TOP_FP0R59_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x22C)
#define BN1_WF_TMAC_TOP_FP0R60_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x230)
#define BN1_WF_TMAC_TOP_FP0R61_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x234)
#define BN1_WF_TMAC_TOP_FP0R62_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x238)
#define BN1_WF_TMAC_TOP_FP0R63_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x23C)
#define BN1_WF_TMAC_TOP_FP0R64_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x240)
#define BN1_WF_TMAC_TOP_FP0R65_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x244)
#define BN1_WF_TMAC_TOP_FP0R66_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x248)
#define BN1_WF_TMAC_TOP_FP0R67_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x24C)
#define BN1_WF_TMAC_TOP_FP0R68_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x250)
#define BN1_WF_TMAC_TOP_FP0R69_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x254)
#define BN1_WF_TMAC_TOP_FP0R70_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x258)
#define BN1_WF_TMAC_TOP_FP0R71_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x25C)
#define BN1_WF_TMAC_TOP_FP0R72_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x260)
#define BN1_WF_TMAC_TOP_FP0R73_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x264)
#define BN1_WF_TMAC_TOP_FP0R74_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x268)
#define BN1_WF_TMAC_TOP_FP0R75_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x26C)
#define BN1_WF_TMAC_TOP_FP0R76_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x270)
#define BN1_WF_TMAC_TOP_FP0R77_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x274)
#define BN1_WF_TMAC_TOP_FP0R78_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x278)
#define BN1_WF_TMAC_TOP_FP0R79_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x27C)
#define BN1_WF_TMAC_TOP_FP0R80_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x280)
#define BN1_WF_TMAC_TOP_FP0R81_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x284)
#define BN1_WF_TMAC_TOP_FP0R82_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x288)
#define BN1_WF_TMAC_TOP_FP0R83_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x28C)
#define BN1_WF_TMAC_TOP_FP0R84_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x290)
#define BN1_WF_TMAC_TOP_FP0R85_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x294)
#define BN1_WF_TMAC_TOP_FP0R86_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x298)
#define BN1_WF_TMAC_TOP_FP0R87_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x29C)
#define BN1_WF_TMAC_TOP_FP0R88_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2A0)
#define BN1_WF_TMAC_TOP_FP0R89_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2A4)
#define BN1_WF_TMAC_TOP_FP0R90_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2A8)
#define BN1_WF_TMAC_TOP_FP0R91_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2AC)
#define BN1_WF_TMAC_TOP_FP0R92_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2B0)
#define BN1_WF_TMAC_TOP_FP0R93_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2B4)
#define BN1_WF_TMAC_TOP_FP0R94_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2B8)
#define BN1_WF_TMAC_TOP_FP0R95_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2BC)
#define BN1_WF_TMAC_TOP_FP0R96_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2C0)
#define BN1_WF_TMAC_TOP_FP0R97_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2C4)
#define BN1_WF_TMAC_TOP_FP0R98_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2C8)
#define BN1_WF_TMAC_TOP_FP0R99_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x2CC)
#define BN1_WF_TMAC_TOP_FP0R100_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x2D0)
#define BN1_WF_TMAC_TOP_FP0R101_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x2D4)
#define BN1_WF_TMAC_TOP_FP0R102_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x2D8)
#define BN1_WF_TMAC_TOP_FP0R103_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x2DC)
#define BN1_WF_TMAC_TOP_FP0R104_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x2E0)
#define BN1_WF_TMAC_TOP_FP0R105_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x2E4)
#define BN1_WF_TMAC_TOP_MAX_FPCR_ADDR                          (BN1_WF_TMAC_TOP_BASE + 0x2E8)
#define BN1_WF_TMAC_TOP_VHT_FP0CR_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x2EC)
#define BN1_WF_TMAC_TOP_HE_FP0CR0_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x2F0)
#define BN1_WF_TMAC_TOP_HE_FP0CR1_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x2F4)
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x2F8)
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x2FC)
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x300)
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x304)
#define BN1_WF_TMAC_TOP_SRU_FP0CR0_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x308)
#define BN1_WF_TMAC_TOP_SRU_FP0CR1_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x30C)
#define BN1_WF_TMAC_TOP_SRU_FP0CR2_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x310)
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x314)
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x318)
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x31C)
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x320)
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x324)
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x328)
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x32C)
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_ADDR                       (BN1_WF_TMAC_TOP_BASE + 0x330)
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_ADDR                       (BN1_WF_TMAC_TOP_BASE + 0x334)
#define BN1_WF_TMAC_TOP_SRU_FP0CR12_ADDR                       (BN1_WF_TMAC_TOP_BASE + 0x338)
#define BN1_WF_TMAC_TOP_SRU_FP0CR13_ADDR                       (BN1_WF_TMAC_TOP_BASE + 0x33C)
#define BN1_WF_TMAC_TOP_SRU_FP0CR14_ADDR                       (BN1_WF_TMAC_TOP_BASE + 0x340)
#define BN1_WF_TMAC_TOP_OFST_FPCR_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x344)
#define BN1_WF_TMAC_TOP_MIN_FPCR_ADDR                          (BN1_WF_TMAC_TOP_BASE + 0x348)
#define BN1_WF_TMAC_TOP_OFST2_FPCR_ADDR                        (BN1_WF_TMAC_TOP_BASE + 0x34C)
#define BN1_WF_TMAC_TOP_ACTXOPLR2_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x360)
#define BN1_WF_TMAC_TOP_ACTXOPLR3_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x364)
#define BN1_WF_TMAC_TOP_ACTXOPLR4_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x368)
#define BN1_WF_TMAC_TOP_ACTXOPLR5_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x36C)
#define BN1_WF_TMAC_TOP_ACTXOPLR6_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x370)
#define BN1_WF_TMAC_TOP_ACTXOPLR7_ADDR                         (BN1_WF_TMAC_TOP_BASE + 0x374)
#define BN1_WF_TMAC_TOP_BRCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x384)
#define BN1_WF_TMAC_TOP_BRCR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x388)
#define BN1_WF_TMAC_TOP_BRVHTCR0_ADDR                          (BN1_WF_TMAC_TOP_BASE + 0x38C)
#define BN1_WF_TMAC_TOP_BRVHTCR1_ADDR                          (BN1_WF_TMAC_TOP_BASE + 0x390)
#define BN1_WF_TMAC_TOP_BRHECR0_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x394)
#define BN1_WF_TMAC_TOP_BRHECR1_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x398)
#define BN1_WF_TMAC_TOP_BREHTCR0_ADDR                          (BN1_WF_TMAC_TOP_BASE + 0x39C)
#define BN1_WF_TMAC_TOP_BREHTCR1_ADDR                          (BN1_WF_TMAC_TOP_BASE + 0x3A0)
#define BN1_WF_TMAC_TOP_TFCR4_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x3A4)
#define BN1_WF_TMAC_TOP_TFCR8_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x3A8)
#define BN1_WF_TMAC_TOP_TFCR9_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x3AC)
#define BN1_WF_TMAC_TOP_TFCR10_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x3B0)
#define BN1_WF_TMAC_TOP_SRTCR3_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x3B4)
#define BN1_WF_TMAC_TOP_SRTCR4_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x3B8)
#define BN1_WF_TMAC_TOP_QNCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x3BC)
#define BN1_WF_TMAC_TOP_QNCR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x3C0)
#define BN1_WF_TMAC_TOP_COSRCR_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x3D0)
#define BN1_WF_TMAC_TOP_SPACR_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x3D4)
#define BN1_WF_TMAC_TOP_PSCR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x400)
#define BN1_WF_TMAC_TOP_ICSCR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x420)
#define BN1_WF_TMAC_TOP_DBGCTRL_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x424)
#define BN1_WF_TMAC_TOP_TTRCR0_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x428)
#define BN1_WF_TMAC_TOP_TTRCR1_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x42C)
#define BN1_WF_TMAC_TOP_TTRCR2_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x430)
#define BN1_WF_TMAC_TOP_TTRCR3_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x434)
#define BN1_WF_TMAC_TOP_TTRCR4_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x438)
#define BN1_WF_TMAC_TOP_TTRCR5_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x43C)
#define BN1_WF_TMAC_TOP_TTRCR6_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x440)
#define BN1_WF_TMAC_TOP_TTRCR7_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x444)
#define BN1_WF_TMAC_TOP_TTRCR8_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x448)
#define BN1_WF_TMAC_TOP_TTRCR9_ADDR                            (BN1_WF_TMAC_TOP_BASE + 0x44C)
#define BN1_WF_TMAC_TOP_DBGR0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x460)
#define BN1_WF_TMAC_TOP_DBGR1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x464)
#define BN1_WF_TMAC_TOP_DBGR2_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x468)
#define BN1_WF_TMAC_TOP_DBGR3_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x46C)
#define BN1_WF_TMAC_TOP_TXINFO0_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x470)
#define BN1_WF_TMAC_TOP_TXINFO1_ADDR                           (BN1_WF_TMAC_TOP_BASE + 0x474)
#define BN1_WF_TMAC_TOP_TXV0_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x478)
#define BN1_WF_TMAC_TOP_TXV1_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x47C)
#define BN1_WF_TMAC_TOP_TXV2_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x480)
#define BN1_WF_TMAC_TOP_TXV3_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x484)
#define BN1_WF_TMAC_TOP_TXV4_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x488)
#define BN1_WF_TMAC_TOP_TXV5_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x48C)
#define BN1_WF_TMAC_TOP_TXV6_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x490)
#define BN1_WF_TMAC_TOP_TXV7_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x494)
#define BN1_WF_TMAC_TOP_TXV8_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x498)
#define BN1_WF_TMAC_TOP_TXV9_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x49C)
#define BN1_WF_TMAC_TOP_TXV10_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4A0)
#define BN1_WF_TMAC_TOP_TXV11_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4A4)
#define BN1_WF_TMAC_TOP_TXV12_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4A8)
#define BN1_WF_TMAC_TOP_TXV13_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4AC)
#define BN1_WF_TMAC_TOP_TXV14_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4B0)
#define BN1_WF_TMAC_TOP_TXV15_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4B4)
#define BN1_WF_TMAC_TOP_TXV16_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4B8)
#define BN1_WF_TMAC_TOP_TXV17_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4BC)
#define BN1_WF_TMAC_TOP_RNG0_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x4D0)
#define BN1_WF_TMAC_TOP_RNG1_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x4D4)
#define BN1_WF_TMAC_TOP_RNG2_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x4D8)
#define BN1_WF_TMAC_TOP_RNG3_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x4DC)
#define BN1_WF_TMAC_TOP_RNG4_ADDR                              (BN1_WF_TMAC_TOP_BASE + 0x4E0)
#define BN1_WF_TMAC_TOP_ALPL2_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4E4)
#define BN1_WF_TMAC_TOP_FWLG0_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4E8)
#define BN1_WF_TMAC_TOP_FWLG1_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4EC)
#define BN1_WF_TMAC_TOP_FWLG2_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4F0)
#define BN1_WF_TMAC_TOP_FWLG3_ADDR                             (BN1_WF_TMAC_TOP_BASE + 0x4F4)





#define BN1_WF_TMAC_TOP_TCR0_Smoothing_ADDR                    BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_Smoothing_MASK                    0x80000000
#define BN1_WF_TMAC_TOP_TCR0_Smoothing_SHFT                    31
#define BN1_WF_TMAC_TOP_TCR0_BEAM_CHANGE_FORCE_ADDR            BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_BEAM_CHANGE_FORCE_MASK            0x40000000
#define BN1_WF_TMAC_TOP_TCR0_BEAM_CHANGE_FORCE_SHFT            30
#define BN1_WF_TMAC_TOP_TCR0_MDRDY_EXTD_EN_ADDR                BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_MDRDY_EXTD_EN_MASK                0x20000000
#define BN1_WF_TMAC_TOP_TCR0_MDRDY_EXTD_EN_SHFT                29
#define BN1_WF_TMAC_TOP_TCR0_RDG_RESP_EN_ADDR                  BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_RDG_RESP_EN_MASK                  0x10000000
#define BN1_WF_TMAC_TOP_TCR0_RDG_RESP_EN_SHFT                  28
#define BN1_WF_TMAC_TOP_TCR0_RDG_RA_MODE_ADDR                  BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_RDG_RA_MODE_MASK                  0x08000000
#define BN1_WF_TMAC_TOP_TCR0_RDG_RA_MODE_SHFT                  27
#define BN1_WF_TMAC_TOP_TCR0_TBTT_TX_STOP_CONTROL_ADDR         BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_TBTT_TX_STOP_CONTROL_MASK         0x02000000
#define BN1_WF_TMAC_TOP_TCR0_TBTT_TX_STOP_CONTROL_SHFT         25
#define BN1_WF_TMAC_TOP_TCR0_TXOP_TBTT_CONTROL_ADDR            BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_TXOP_TBTT_CONTROL_MASK            0x01000000
#define BN1_WF_TMAC_TOP_TCR0_TXOP_TBTT_CONTROL_SHFT            24
#define BN1_WF_TMAC_TOP_TCR0_RTS_SIGTA_20M_EN_ADDR             BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_RTS_SIGTA_20M_EN_MASK             0x00800000
#define BN1_WF_TMAC_TOP_TCR0_RTS_SIGTA_20M_EN_SHFT             23
#define BN1_WF_TMAC_TOP_TCR0_TX_RIFS_EN_ADDR                   BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_TX_RIFS_EN_MASK                   0x00400000
#define BN1_WF_TMAC_TOP_TCR0_TX_RIFS_EN_SHFT                   22
#define BN1_WF_TMAC_TOP_TCR0_BW320M_LOC_ADDR                   BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_BW320M_LOC_MASK                   0x00200000
#define BN1_WF_TMAC_TOP_TCR0_BW320M_LOC_SHFT                   21
#define BN1_WF_TMAC_TOP_TCR0_CFEND4PTA_OMADDR_SEL_ADDR         BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_CFEND4PTA_OMADDR_SEL_MASK         0x00100000
#define BN1_WF_TMAC_TOP_TCR0_CFEND4PTA_OMADDR_SEL_SHFT         20
#define BN1_WF_TMAC_TOP_TCR0_Reserved_TCR0_2_ADDR              BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_Reserved_TCR0_2_MASK              0x000F0000
#define BN1_WF_TMAC_TOP_TCR0_Reserved_TCR0_2_SHFT              16
#define BN1_WF_TMAC_TOP_TCR0_BFRPOLL_SIGTA_EN_ADDR             BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_BFRPOLL_SIGTA_EN_MASK             0x00008000
#define BN1_WF_TMAC_TOP_TCR0_BFRPOLL_SIGTA_EN_SHFT             15
#define BN1_WF_TMAC_TOP_TCR0_RTS_SIGTA_EN_ADDR                 BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_RTS_SIGTA_EN_MASK                 0x00004000
#define BN1_WF_TMAC_TOP_TCR0_RTS_SIGTA_EN_SHFT                 14
#define BN1_WF_TMAC_TOP_TCR0_NDPA_SIGTA_EN_ADDR                BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_NDPA_SIGTA_EN_MASK                0x00002000
#define BN1_WF_TMAC_TOP_TCR0_NDPA_SIGTA_EN_SHFT                13
#define BN1_WF_TMAC_TOP_TCR0_CTL_SIGTA_EN_ADDR                 BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_CTL_SIGTA_EN_MASK                 0x00001000
#define BN1_WF_TMAC_TOP_TCR0_CTL_SIGTA_EN_SHFT                 12
#define BN1_WF_TMAC_TOP_TCR0_CCA_RELD_AIFS_ADDR                BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_CCA_RELD_AIFS_MASK                0x00000C00
#define BN1_WF_TMAC_TOP_TCR0_CCA_RELD_AIFS_SHFT                10
#define BN1_WF_TMAC_TOP_TCR0_Reserved_TCR0_3_ADDR              BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_Reserved_TCR0_3_MASK              0x00000200
#define BN1_WF_TMAC_TOP_TCR0_Reserved_TCR0_3_SHFT              9
#define BN1_WF_TMAC_TOP_TCR0_ALR_PLRP_TX_OPT_ADDR              BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_ALR_PLRP_TX_OPT_MASK              0x00000100
#define BN1_WF_TMAC_TOP_TCR0_ALR_PLRP_TX_OPT_SHFT              8
#define BN1_WF_TMAC_TOP_TCR0_TX_BLINK_SEL_ADDR                 BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_TX_BLINK_SEL_MASK                 0x000000C0
#define BN1_WF_TMAC_TOP_TCR0_TX_BLINK_SEL_SHFT                 6
#define BN1_WF_TMAC_TOP_TCR0_CTS_DYNBW_BW_SEL_ADDR             BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_CTS_DYNBW_BW_SEL_MASK             0x00000020
#define BN1_WF_TMAC_TOP_TCR0_CTS_DYNBW_BW_SEL_SHFT             5
#define BN1_WF_TMAC_TOP_TCR0_ENRX_AFTER_TXRDY_FALL_ADDR        BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_ENRX_AFTER_TXRDY_FALL_MASK        0x00000010
#define BN1_WF_TMAC_TOP_TCR0_ENRX_AFTER_TXRDY_FALL_SHFT        4
#define BN1_WF_TMAC_TOP_TCR0_PTA_PART_ABT_TH_ADDR              BN1_WF_TMAC_TOP_TCR0_ADDR
#define BN1_WF_TMAC_TOP_TCR0_PTA_PART_ABT_TH_MASK              0x0000000F
#define BN1_WF_TMAC_TOP_TCR0_PTA_PART_ABT_TH_SHFT              0


#define BN1_WF_TMAC_TOP_TCR2_GRANT_REVERSE_WHEN_NO_PENDING_FRM_ADDR BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_GRANT_REVERSE_WHEN_NO_PENDING_FRM_MASK 0x80000000
#define BN1_WF_TMAC_TOP_TCR2_GRANT_REVERSE_WHEN_NO_PENDING_FRM_SHFT 31
#define BN1_WF_TMAC_TOP_TCR2_RX_RIFS_MODE_ADDR                 BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_RX_RIFS_MODE_MASK                 0x40000000
#define BN1_WF_TMAC_TOP_TCR2_RX_RIFS_MODE_SHFT                 30
#define BN1_WF_TMAC_TOP_TCR2_TXOP_BURST_STOP_ADDR              BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_TXOP_BURST_STOP_MASK              0x20000000
#define BN1_WF_TMAC_TOP_TCR2_TXOP_BURST_STOP_SHFT              29
#define BN1_WF_TMAC_TOP_TCR2_TXOP_ABORT_OPT_ADDR               BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_TXOP_ABORT_OPT_MASK               0x10000000
#define BN1_WF_TMAC_TOP_TCR2_TXOP_ABORT_OPT_SHFT               28
#define BN1_WF_TMAC_TOP_TCR2_SGI_SIG_ALIGN_EN_ADDR             BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_SGI_SIG_ALIGN_EN_MASK             0x08000000
#define BN1_WF_TMAC_TOP_TCR2_SGI_SIG_ALIGN_EN_SHFT             27
#define BN1_WF_TMAC_TOP_TCR2_HE_4US_ALIGN_EN_ADDR              BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_HE_4US_ALIGN_EN_MASK              0x04000000
#define BN1_WF_TMAC_TOP_TCR2_HE_4US_ALIGN_EN_SHFT              26
#define BN1_WF_TMAC_TOP_TCR2_BFR_LEN_CHK_EN_ADDR               BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_BFR_LEN_CHK_EN_MASK               0x02000000
#define BN1_WF_TMAC_TOP_TCR2_BFR_LEN_CHK_EN_SHFT               25
#define BN1_WF_TMAC_TOP_TCR2_Reserved_TCR2_0_ADDR              BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_Reserved_TCR2_0_MASK              0x00F00000
#define BN1_WF_TMAC_TOP_TCR2_Reserved_TCR2_0_SHFT              20
#define BN1_WF_TMAC_TOP_TCR2_SCH_DET_DIS_ADDR                  BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_SCH_DET_DIS_MASK                  0x00080000
#define BN1_WF_TMAC_TOP_TCR2_SCH_DET_DIS_SHFT                  19
#define BN1_WF_TMAC_TOP_TCR2_SCH_DET_PERIOD_ADDR               BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_SCH_DET_PERIOD_MASK               0x00040000
#define BN1_WF_TMAC_TOP_TCR2_SCH_DET_PERIOD_SHFT               18
#define BN1_WF_TMAC_TOP_TCR2_SCH_IDLE_SEL_ADDR                 BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_SCH_IDLE_SEL_MASK                 0x00030000
#define BN1_WF_TMAC_TOP_TCR2_SCH_IDLE_SEL_SHFT                 16
#define BN1_WF_TMAC_TOP_TCR2_PRE_RTS_DET_GUARD_TIME_ADDR       BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_PRE_RTS_DET_GUARD_TIME_MASK       0x0000F000
#define BN1_WF_TMAC_TOP_TCR2_PRE_RTS_DET_GUARD_TIME_SHFT       12
#define BN1_WF_TMAC_TOP_TCR2_PRE_RTS_SEC_IDLE_SEL_ADDR         BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_PRE_RTS_SEC_IDLE_SEL_MASK         0x00000C00
#define BN1_WF_TMAC_TOP_TCR2_PRE_RTS_SEC_IDLE_SEL_SHFT         10
#define BN1_WF_TMAC_TOP_TCR2_PRERTS_DET_DIS_ADDR               BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_PRERTS_DET_DIS_MASK               0x00000200
#define BN1_WF_TMAC_TOP_TCR2_PRERTS_DET_DIS_SHFT               9
#define BN1_WF_TMAC_TOP_TCR2_LDPC_OFST_EN_ADDR                 BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_LDPC_OFST_EN_MASK                 0x00000100
#define BN1_WF_TMAC_TOP_TCR2_LDPC_OFST_EN_SHFT                 8
#define BN1_WF_TMAC_TOP_TCR2_BKOF_SX_OPT_ADDR                  BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_BKOF_SX_OPT_MASK                  0x00000080
#define BN1_WF_TMAC_TOP_TCR2_BKOF_SX_OPT_SHFT                  7
#define BN1_WF_TMAC_TOP_TCR2_BKOF_APSOFF_OPT_ADDR              BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_BKOF_APSOFF_OPT_MASK              0x00000040
#define BN1_WF_TMAC_TOP_TCR2_BKOF_APSOFF_OPT_SHFT              6
#define BN1_WF_TMAC_TOP_TCR2_MAX_PSDU_CHK_EN_ADDR              BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_MAX_PSDU_CHK_EN_MASK              0x00000020
#define BN1_WF_TMAC_TOP_TCR2_MAX_PSDU_CHK_EN_SHFT              5
#define BN1_WF_TMAC_TOP_TCR2_MAX_LG_LEN_CHK_EN_ADDR            BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_MAX_LG_LEN_CHK_EN_MASK            0x00000010
#define BN1_WF_TMAC_TOP_TCR2_MAX_LG_LEN_CHK_EN_SHFT            4
#define BN1_WF_TMAC_TOP_TCR2_EDCCA_STOP_TXOP_ADDR              BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_EDCCA_STOP_TXOP_MASK              0x00000008
#define BN1_WF_TMAC_TOP_TCR2_EDCCA_STOP_TXOP_SHFT              3
#define BN1_WF_TMAC_TOP_TCR2_EDCCA_STOP_TRIGR_ADDR             BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_EDCCA_STOP_TRIGR_MASK             0x00000004
#define BN1_WF_TMAC_TOP_TCR2_EDCCA_STOP_TRIGR_SHFT             2
#define BN1_WF_TMAC_TOP_TCR2_HT_EXTLTF_ADDR                    BN1_WF_TMAC_TOP_TCR2_ADDR
#define BN1_WF_TMAC_TOP_TCR2_HT_EXTLTF_MASK                    0x00000003
#define BN1_WF_TMAC_TOP_TCR2_HT_EXTLTF_SHFT                    0


#define BN1_WF_TMAC_TOP_RRCR_RXREQ_DLY_ADDR                    BN1_WF_TMAC_TOP_RRCR_ADDR
#define BN1_WF_TMAC_TOP_RRCR_RXREQ_DLY_MASK                    0x000001FF
#define BN1_WF_TMAC_TOP_RRCR_RXREQ_DLY_SHFT                    0


#define BN1_WF_TMAC_TOP_ATCR_AGG_TOUT_ADDR                     BN1_WF_TMAC_TOP_ATCR_ADDR
#define BN1_WF_TMAC_TOP_ATCR_AGG_TOUT_MASK                     0x01FF0000
#define BN1_WF_TMAC_TOP_ATCR_AGG_TOUT_SHFT                     16
#define BN1_WF_TMAC_TOP_ATCR_RIFS_TXV_TOUT_ADDR                BN1_WF_TMAC_TOP_ATCR_ADDR
#define BN1_WF_TMAC_TOP_ATCR_RIFS_TXV_TOUT_MASK                0x0000FF00
#define BN1_WF_TMAC_TOP_ATCR_RIFS_TXV_TOUT_SHFT                8
#define BN1_WF_TMAC_TOP_ATCR_TXV_TOUT_ADDR                     BN1_WF_TMAC_TOP_ATCR_ADDR
#define BN1_WF_TMAC_TOP_ATCR_TXV_TOUT_MASK                     0x000000FF
#define BN1_WF_TMAC_TOP_ATCR_TXV_TOUT_SHFT                     0


#define BN1_WF_TMAC_TOP_TRCR0_CCA_SRC_SEL_ADDR                 BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_CCA_SRC_SEL_MASK                 0xC0000000
#define BN1_WF_TMAC_TOP_TRCR0_CCA_SRC_SEL_SHFT                 30
#define BN1_WF_TMAC_TOP_TRCR0_CCA_SEC_SRC_SEL_ADDR             BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_CCA_SEC_SRC_SEL_MASK             0x30000000
#define BN1_WF_TMAC_TOP_TRCR0_CCA_SEC_SRC_SEL_SHFT             28
#define BN1_WF_TMAC_TOP_TRCR0_BKOF_IGNORE_ED_ADDR              BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_BKOF_IGNORE_ED_MASK              0x08000000
#define BN1_WF_TMAC_TOP_TRCR0_BKOF_IGNORE_ED_SHFT              27
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_SCH_EN_ADDR              BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_SCH_EN_MASK              0x04000000
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_SCH_EN_SHFT              26
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_EN_ADDR                  BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_EN_MASK                  0x02000000
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_EN_SHFT                  25
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_ADDR                     BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_MASK                     0x01FF0000
#define BN1_WF_TMAC_TOP_TRCR0_I2T_CHK_SHFT                     16
#define BN1_WF_TMAC_TOP_TRCR0_RIFS_T2T_CHK_ADDR                BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_RIFS_T2T_CHK_MASK                0x0000FE00
#define BN1_WF_TMAC_TOP_TRCR0_RIFS_T2T_CHK_SHFT                9
#define BN1_WF_TMAC_TOP_TRCR0_TR2T_CHK_ADDR                    BN1_WF_TMAC_TOP_TRCR0_ADDR
#define BN1_WF_TMAC_TOP_TRCR0_TR2T_CHK_MASK                    0x000001FF
#define BN1_WF_TMAC_TOP_TRCR0_TR2T_CHK_SHFT                    0


#define BN1_WF_TMAC_TOP_ICR0_SLOT_TIME_ADDR                    BN1_WF_TMAC_TOP_ICR0_ADDR
#define BN1_WF_TMAC_TOP_ICR0_SLOT_TIME_MASK                    0x7F000000
#define BN1_WF_TMAC_TOP_ICR0_SLOT_TIME_SHFT                    24
#define BN1_WF_TMAC_TOP_ICR0_SIFS_START_IGNORE_NAV_ADDR        BN1_WF_TMAC_TOP_ICR0_ADDR
#define BN1_WF_TMAC_TOP_ICR0_SIFS_START_IGNORE_NAV_MASK        0x00800000
#define BN1_WF_TMAC_TOP_ICR0_SIFS_START_IGNORE_NAV_SHFT        23
#define BN1_WF_TMAC_TOP_ICR0_SIFS_TIME_ADDR                    BN1_WF_TMAC_TOP_ICR0_ADDR
#define BN1_WF_TMAC_TOP_ICR0_SIFS_TIME_MASK                    0x007F0000
#define BN1_WF_TMAC_TOP_ICR0_SIFS_TIME_SHFT                    16
#define BN1_WF_TMAC_TOP_ICR0_RIFS_TIME_ADDR                    BN1_WF_TMAC_TOP_ICR0_ADDR
#define BN1_WF_TMAC_TOP_ICR0_RIFS_TIME_MASK                    0x00007C00
#define BN1_WF_TMAC_TOP_ICR0_RIFS_TIME_SHFT                    10
#define BN1_WF_TMAC_TOP_ICR0_EIFS_TIME_ADDR                    BN1_WF_TMAC_TOP_ICR0_ADDR
#define BN1_WF_TMAC_TOP_ICR0_EIFS_TIME_MASK                    0x000001FF
#define BN1_WF_TMAC_TOP_ICR0_EIFS_TIME_SHFT                    0


#define BN1_WF_TMAC_TOP_ICR1_EIFS_TIME_CCK_ADDR                BN1_WF_TMAC_TOP_ICR1_ADDR
#define BN1_WF_TMAC_TOP_ICR1_EIFS_TIME_CCK_MASK                0x000001FF
#define BN1_WF_TMAC_TOP_ICR1_EIFS_TIME_CCK_SHFT                0


#define BN1_WF_TMAC_TOP_BCSR_BCK_CCNT_ADDR                     BN1_WF_TMAC_TOP_BCSR_ADDR
#define BN1_WF_TMAC_TOP_BCSR_BCK_CCNT_MASK                     0x001F0000
#define BN1_WF_TMAC_TOP_BCSR_BCK_CCNT_SHFT                     16
#define BN1_WF_TMAC_TOP_BCSR_USEC_CCNT_ADDR                    BN1_WF_TMAC_TOP_BCSR_ADDR
#define BN1_WF_TMAC_TOP_BCSR_USEC_CCNT_MASK                    0x000001FF
#define BN1_WF_TMAC_TOP_BCSR_USEC_CCNT_SHFT                    0


#define BN1_WF_TMAC_TOP_B0BRR0_BSSID00_MU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B0BRR0_ADDR
#define BN1_WF_TMAC_TOP_B0BRR0_BSSID00_MU_ACK_PE_MASK          0x000C0000
#define BN1_WF_TMAC_TOP_B0BRR0_BSSID00_MU_ACK_PE_SHFT          18
#define BN1_WF_TMAC_TOP_B0BRR0_BSSID00_SU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B0BRR0_ADDR
#define BN1_WF_TMAC_TOP_B0BRR0_BSSID00_SU_ACK_PE_MASK          0x00030000
#define BN1_WF_TMAC_TOP_B0BRR0_BSSID00_SU_ACK_PE_SHFT          16


#define BN1_WF_TMAC_TOP_B0BRR1_BSSID00_SPE_IDX_ADDR            BN1_WF_TMAC_TOP_B0BRR1_ADDR
#define BN1_WF_TMAC_TOP_B0BRR1_BSSID00_SPE_IDX_MASK            0x1F000000
#define BN1_WF_TMAC_TOP_B0BRR1_BSSID00_SPE_IDX_SHFT            24
#define BN1_WF_TMAC_TOP_B0BRR1_FTM_RESP_SPE_IDX_ADDR           BN1_WF_TMAC_TOP_B0BRR1_ADDR
#define BN1_WF_TMAC_TOP_B0BRR1_FTM_RESP_SPE_IDX_MASK           0x001F0000
#define BN1_WF_TMAC_TOP_B0BRR1_FTM_RESP_SPE_IDX_SHFT           16


#define BN1_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_EN_ADDR   BN1_WF_TMAC_TOP_B0BRR3_ADDR
#define BN1_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_EN_MASK   0x00000080
#define BN1_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_EN_SHFT   7
#define BN1_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_ADDR      BN1_WF_TMAC_TOP_B0BRR3_ADDR
#define BN1_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_MASK      0x0000001F
#define BN1_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_SHFT      0


#define BN1_WF_TMAC_TOP_THOCR_TPC_VLD_WAIT_DIS_ADDR            BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_TPC_VLD_WAIT_DIS_MASK            0x80000000
#define BN1_WF_TMAC_TOP_THOCR_TPC_VLD_WAIT_DIS_SHFT            31
#define BN1_WF_TMAC_TOP_THOCR_NOACK_TX_CHK_DIS_ADDR            BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_NOACK_TX_CHK_DIS_MASK            0x40000000
#define BN1_WF_TMAC_TOP_THOCR_NOACK_TX_CHK_DIS_SHFT            30
#define BN1_WF_TMAC_TOP_THOCR_HETB_LEN_CHK_EN_ADDR             BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_HETB_LEN_CHK_EN_MASK             0x20000000
#define BN1_WF_TMAC_TOP_THOCR_HETB_LEN_CHK_EN_SHFT             29
#define BN1_WF_TMAC_TOP_THOCR_SMPDU_BA_EN_ADDR                 BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_SMPDU_BA_EN_MASK                 0x10000000
#define BN1_WF_TMAC_TOP_THOCR_SMPDU_BA_EN_SHFT                 28
#define BN1_WF_TMAC_TOP_THOCR_BSR_VLD_WAIT_DIS_ADDR            BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_BSR_VLD_WAIT_DIS_MASK            0x08000000
#define BN1_WF_TMAC_TOP_THOCR_BSR_VLD_WAIT_DIS_SHFT            27
#define BN1_WF_TMAC_TOP_THOCR_RTSFAIL_ABORT_EN_ADDR            BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_RTSFAIL_ABORT_EN_MASK            0x04000000
#define BN1_WF_TMAC_TOP_THOCR_RTSFAIL_ABORT_EN_SHFT            26
#define BN1_WF_TMAC_TOP_THOCR_VHT_PDLMT_EXT_EN_ADDR            BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_VHT_PDLMT_EXT_EN_MASK            0x02000000
#define BN1_WF_TMAC_TOP_THOCR_VHT_PDLMT_EXT_EN_SHFT            25
#define BN1_WF_TMAC_TOP_THOCR_PDLMT_EXT_DIS_ADDR               BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_PDLMT_EXT_DIS_MASK               0x01000000
#define BN1_WF_TMAC_TOP_THOCR_PDLMT_EXT_DIS_SHFT               24
#define BN1_WF_TMAC_TOP_THOCR_PM_MON_ADDR                      BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_PM_MON_MASK                      0x00800000
#define BN1_WF_TMAC_TOP_THOCR_PM_MON_SHFT                      23
#define BN1_WF_TMAC_TOP_THOCR_PM_MON_BSSID_ADDR                BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_PM_MON_BSSID_MASK                0x007E0000
#define BN1_WF_TMAC_TOP_THOCR_PM_MON_BSSID_SHFT                17
#define BN1_WF_TMAC_TOP_THOCR_PM_INT_EN_ADDR                   BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_PM_INT_EN_MASK                   0x00010000
#define BN1_WF_TMAC_TOP_THOCR_PM_INT_EN_SHFT                   16
#define BN1_WF_TMAC_TOP_THOCR_PAC_LEN_RECAL_EN_ADDR            BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_PAC_LEN_RECAL_EN_MASK            0x00008000
#define BN1_WF_TMAC_TOP_THOCR_PAC_LEN_RECAL_EN_SHFT            15
#define BN1_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_NHE_ADDR       BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_NHE_MASK       0x00004000
#define BN1_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_NHE_SHFT       14
#define BN1_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_HENTB_ADDR     BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_HENTB_MASK     0x00002000
#define BN1_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_HENTB_SHFT     13
#define BN1_WF_TMAC_TOP_THOCR_HT_PDLMT_EXT_EN_ADDR             BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_HT_PDLMT_EXT_EN_MASK             0x00001000
#define BN1_WF_TMAC_TOP_THOCR_HT_PDLMT_EXT_EN_SHFT             12
#define BN1_WF_TMAC_TOP_THOCR_SCND_ACKBA_DUR_CAL_EN_ADDR       BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_SCND_ACKBA_DUR_CAL_EN_MASK       0x00000800
#define BN1_WF_TMAC_TOP_THOCR_SCND_ACKBA_DUR_CAL_EN_SHFT       11
#define BN1_WF_TMAC_TOP_THOCR_RCTS_RSSI_TH_ADDR                BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_RCTS_RSSI_TH_MASK                0x000007FC
#define BN1_WF_TMAC_TOP_THOCR_RCTS_RSSI_TH_SHFT                2
#define BN1_WF_TMAC_TOP_THOCR_RCTS_RSSI_EN_ADDR                BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_RCTS_RSSI_EN_MASK                0x00000002
#define BN1_WF_TMAC_TOP_THOCR_RCTS_RSSI_EN_SHFT                1
#define BN1_WF_TMAC_TOP_THOCR_RCTS_ED_PRIM_EN_ADDR             BN1_WF_TMAC_TOP_THOCR_ADDR
#define BN1_WF_TMAC_TOP_THOCR_RCTS_ED_PRIM_EN_MASK             0x00000001
#define BN1_WF_TMAC_TOP_THOCR_RCTS_ED_PRIM_EN_SHFT             0


#define BN1_WF_TMAC_TOP_THOCR1_THOCR1_RSV0_ADDR                BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_THOCR1_RSV0_MASK                0xF8000000
#define BN1_WF_TMAC_TOP_THOCR1_THOCR1_RSV0_SHFT                27
#define BN1_WF_TMAC_TOP_THOCR1_PM_MON_1_ADDR                   BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_PM_MON_1_MASK                   0x04000000
#define BN1_WF_TMAC_TOP_THOCR1_PM_MON_1_SHFT                   26
#define BN1_WF_TMAC_TOP_THOCR1_PM_MON_BSSID_1_ADDR             BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_PM_MON_BSSID_1_MASK             0x03F00000
#define BN1_WF_TMAC_TOP_THOCR1_PM_MON_BSSID_1_SHFT             20
#define BN1_WF_TMAC_TOP_THOCR1_PM_INT_EN_1_ADDR                BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_PM_INT_EN_1_MASK                0x00080000
#define BN1_WF_TMAC_TOP_THOCR1_PM_INT_EN_1_SHFT                19
#define BN1_WF_TMAC_TOP_THOCR1_TX_DLY_EN_ADDR                  BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_TX_DLY_EN_MASK                  0x00070000
#define BN1_WF_TMAC_TOP_THOCR1_TX_DLY_EN_SHFT                  16
#define BN1_WF_TMAC_TOP_THOCR1_THOCR1_RSV1_ADDR                BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_THOCR1_RSV1_MASK                0x0000F000
#define BN1_WF_TMAC_TOP_THOCR1_THOCR1_RSV1_SHFT                12
#define BN1_WF_TMAC_TOP_THOCR1_TX_BST_DLY_TOUT_ADDR            BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_TX_BST_DLY_TOUT_MASK            0x00000F00
#define BN1_WF_TMAC_TOP_THOCR1_TX_BST_DLY_TOUT_SHFT            8
#define BN1_WF_TMAC_TOP_THOCR1_TX_RSP_DLY_TOUT_ADDR            BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_TX_RSP_DLY_TOUT_MASK            0x000000F0
#define BN1_WF_TMAC_TOP_THOCR1_TX_RSP_DLY_TOUT_SHFT            4
#define BN1_WF_TMAC_TOP_THOCR1_TX_CCA_DLY_TOUT_ADDR            BN1_WF_TMAC_TOP_THOCR1_ADDR
#define BN1_WF_TMAC_TOP_THOCR1_TX_CCA_DLY_TOUT_MASK            0x0000000F
#define BN1_WF_TMAC_TOP_THOCR1_TX_CCA_DLY_TOUT_SHFT            0


#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV0_ADDR                  BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV0_MASK                  0xFF000000
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV0_SHFT                  24
#define BN1_WF_TMAC_TOP_SPCR_SGI_ECO_DIS_ADDR                  BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_SGI_ECO_DIS_MASK                  0x00800000
#define BN1_WF_TMAC_TOP_SPCR_SGI_ECO_DIS_SHFT                  23
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV2_ADDR                  BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV2_MASK                  0x00400000
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV2_SHFT                  22
#define BN1_WF_TMAC_TOP_SPCR_COEX_TXPWR_CTL_EN_ADDR            BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_COEX_TXPWR_CTL_EN_MASK            0x00200000
#define BN1_WF_TMAC_TOP_SPCR_COEX_TXPWR_CTL_EN_SHFT            21
#define BN1_WF_TMAC_TOP_SPCR_APS_CCA_DET_OFF_ADDR              BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_APS_CCA_DET_OFF_MASK              0x00100000
#define BN1_WF_TMAC_TOP_SPCR_APS_CCA_DET_OFF_SHFT              20
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV1_ADDR                  BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV1_MASK                  0x000E0000
#define BN1_WF_TMAC_TOP_SPCR_SPCR_L_RSV1_SHFT                  17
#define BN1_WF_TMAC_TOP_SPCR_B0_ETXBF_EXTRA_ABT_EN_ADDR        BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_B0_ETXBF_EXTRA_ABT_EN_MASK        0x00010000
#define BN1_WF_TMAC_TOP_SPCR_B0_ETXBF_EXTRA_ABT_EN_SHFT        16
#define BN1_WF_TMAC_TOP_SPCR_SPCR_H_RSV2_ADDR                  BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_SPCR_H_RSV2_MASK                  0x0000FF00
#define BN1_WF_TMAC_TOP_SPCR_SPCR_H_RSV2_SHFT                  8
#define BN1_WF_TMAC_TOP_SPCR_APS_CCA_OFF_TIME_ADDR             BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_APS_CCA_OFF_TIME_MASK             0x000000F0
#define BN1_WF_TMAC_TOP_SPCR_APS_CCA_OFF_TIME_SHFT             4
#define BN1_WF_TMAC_TOP_SPCR_SPCR_H_RSV1_ADDR                  BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_SPCR_H_RSV1_MASK                  0x00000008
#define BN1_WF_TMAC_TOP_SPCR_SPCR_H_RSV1_SHFT                  3
#define BN1_WF_TMAC_TOP_SPCR_B0_OFDM_T2R_RX_OFF_ADDR           BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_B0_OFDM_T2R_RX_OFF_MASK           0x00000004
#define BN1_WF_TMAC_TOP_SPCR_B0_OFDM_T2R_RX_OFF_SHFT           2
#define BN1_WF_TMAC_TOP_SPCR_HW_DFL1_OPT1_ADDR                 BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_HW_DFL1_OPT1_MASK                 0x00000002
#define BN1_WF_TMAC_TOP_SPCR_HW_DFL1_OPT1_SHFT                 1
#define BN1_WF_TMAC_TOP_SPCR_HW_DFL1_OPT0_ADDR                 BN1_WF_TMAC_TOP_SPCR_ADDR
#define BN1_WF_TMAC_TOP_SPCR_HW_DFL1_OPT0_MASK                 0x00000001
#define BN1_WF_TMAC_TOP_SPCR_HW_DFL1_OPT0_SHFT                 0


#define BN1_WF_TMAC_TOP_TCR1_DUP_SPE_IDX_ADDR                  BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_DUP_SPE_IDX_MASK                  0x0000F800
#define BN1_WF_TMAC_TOP_TCR1_DUP_SPE_IDX_SHFT                  11
#define BN1_WF_TMAC_TOP_TCR1_ACKBA_BFEE_STAID_SEL_ADDR         BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_ACKBA_BFEE_STAID_SEL_MASK         0x00000400
#define BN1_WF_TMAC_TOP_TCR1_ACKBA_BFEE_STAID_SEL_SHFT         10
#define BN1_WF_TMAC_TOP_TCR1_FORCE_E2PDLMT_ADDR                BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_FORCE_E2PDLMT_MASK                0x00000200
#define BN1_WF_TMAC_TOP_TCR1_FORCE_E2PDLMT_SHFT                9
#define BN1_WF_TMAC_TOP_TCR1_NONHT_SW_PUNC_EN_ADDR             BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_NONHT_SW_PUNC_EN_MASK             0x00000100
#define BN1_WF_TMAC_TOP_TCR1_NONHT_SW_PUNC_EN_SHFT             8
#define BN1_WF_TMAC_TOP_TCR1_DUP_SPE_IDX_EN_ADDR               BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_DUP_SPE_IDX_EN_MASK               0x00000040
#define BN1_WF_TMAC_TOP_TCR1_DUP_SPE_IDX_EN_SHFT               6
#define BN1_WF_TMAC_TOP_TCR1_BFEE_DSCB_EN_ADDR                 BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_BFEE_DSCB_EN_MASK                 0x00000020
#define BN1_WF_TMAC_TOP_TCR1_BFEE_DSCB_EN_SHFT                 5
#define BN1_WF_TMAC_TOP_TCR1_DYNBW_DSCB_EN_ADDR                BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_DYNBW_DSCB_EN_MASK                0x00000010
#define BN1_WF_TMAC_TOP_TCR1_DYNBW_DSCB_EN_SHFT                4
#define BN1_WF_TMAC_TOP_TCR1_TFR_CS_DSCB_EN_ADDR               BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_TFR_CS_DSCB_EN_MASK               0x00000008
#define BN1_WF_TMAC_TOP_TCR1_TFR_CS_DSCB_EN_SHFT               3
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_MURTS_CTS_ADDR         BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_MURTS_CTS_MASK         0x00000004
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_MURTS_CTS_SHFT         2
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_ACKBA_ADDR             BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_ACKBA_MASK             0x00000002
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_ACKBA_SHFT             1
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_CTS_ADDR               BN1_WF_TMAC_TOP_TCR1_ADDR
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_CTS_MASK               0x00000001
#define BN1_WF_TMAC_TOP_TCR1_NONHT_PUNC_CTS_SHFT               0


#define BN1_WF_TMAC_TOP_TCR3_TXPWRDUPTBL_EN_ADDR               BN1_WF_TMAC_TOP_TCR3_ADDR
#define BN1_WF_TMAC_TOP_TCR3_TXPWRDUPTBL_EN_MASK               0x00000001
#define BN1_WF_TMAC_TOP_TCR3_TXPWRDUPTBL_EN_SHFT               0


#define BN1_WF_TMAC_TOP_B1BRR0_BSSID01_MU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B1BRR0_ADDR
#define BN1_WF_TMAC_TOP_B1BRR0_BSSID01_MU_ACK_PE_MASK          0x000C0000
#define BN1_WF_TMAC_TOP_B1BRR0_BSSID01_MU_ACK_PE_SHFT          18
#define BN1_WF_TMAC_TOP_B1BRR0_BSSID01_SU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B1BRR0_ADDR
#define BN1_WF_TMAC_TOP_B1BRR0_BSSID01_SU_ACK_PE_MASK          0x00030000
#define BN1_WF_TMAC_TOP_B1BRR0_BSSID01_SU_ACK_PE_SHFT          16


#define BN1_WF_TMAC_TOP_B1BRR1_BSSID01_SPE_IDX_ADDR            BN1_WF_TMAC_TOP_B1BRR1_ADDR
#define BN1_WF_TMAC_TOP_B1BRR1_BSSID01_SPE_IDX_MASK            0x1F000000
#define BN1_WF_TMAC_TOP_B1BRR1_BSSID01_SPE_IDX_SHFT            24


#define BN1_WF_TMAC_TOP_B2BRR0_BSSID02_MU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B2BRR0_ADDR
#define BN1_WF_TMAC_TOP_B2BRR0_BSSID02_MU_ACK_PE_MASK          0x000C0000
#define BN1_WF_TMAC_TOP_B2BRR0_BSSID02_MU_ACK_PE_SHFT          18
#define BN1_WF_TMAC_TOP_B2BRR0_BSSID02_SU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B2BRR0_ADDR
#define BN1_WF_TMAC_TOP_B2BRR0_BSSID02_SU_ACK_PE_MASK          0x00030000
#define BN1_WF_TMAC_TOP_B2BRR0_BSSID02_SU_ACK_PE_SHFT          16


#define BN1_WF_TMAC_TOP_B2BRR1_BSSID02_SPE_IDX_ADDR            BN1_WF_TMAC_TOP_B2BRR1_ADDR
#define BN1_WF_TMAC_TOP_B2BRR1_BSSID02_SPE_IDX_MASK            0x1F000000
#define BN1_WF_TMAC_TOP_B2BRR1_BSSID02_SPE_IDX_SHFT            24


#define BN1_WF_TMAC_TOP_B3BRR0_BSSID03_MU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B3BRR0_ADDR
#define BN1_WF_TMAC_TOP_B3BRR0_BSSID03_MU_ACK_PE_MASK          0x000C0000
#define BN1_WF_TMAC_TOP_B3BRR0_BSSID03_MU_ACK_PE_SHFT          18
#define BN1_WF_TMAC_TOP_B3BRR0_BSSID03_SU_ACK_PE_ADDR          BN1_WF_TMAC_TOP_B3BRR0_ADDR
#define BN1_WF_TMAC_TOP_B3BRR0_BSSID03_SU_ACK_PE_MASK          0x00030000
#define BN1_WF_TMAC_TOP_B3BRR0_BSSID03_SU_ACK_PE_SHFT          16


#define BN1_WF_TMAC_TOP_B3BRR1_BSSID03_SPE_IDX_ADDR            BN1_WF_TMAC_TOP_B3BRR1_ADDR
#define BN1_WF_TMAC_TOP_B3BRR1_BSSID03_SPE_IDX_MASK            0x1F000000
#define BN1_WF_TMAC_TOP_B3BRR1_BSSID03_SPE_IDX_SHFT            24


#define BN1_WF_TMAC_TOP_MLOCR0_EMLSR_KPSX_LOW_ADDR             BN1_WF_TMAC_TOP_MLOCR0_ADDR
#define BN1_WF_TMAC_TOP_MLOCR0_EMLSR_KPSX_LOW_MASK             0x40000000
#define BN1_WF_TMAC_TOP_MLOCR0_EMLSR_KPSX_LOW_SHFT             30
#define BN1_WF_TMAC_TOP_MLOCR0_EMLSR_GUARD_TIME_ADDR           BN1_WF_TMAC_TOP_MLOCR0_ADDR
#define BN1_WF_TMAC_TOP_MLOCR0_EMLSR_GUARD_TIME_MASK           0x3F000000
#define BN1_WF_TMAC_TOP_MLOCR0_EMLSR_GUARD_TIME_SHFT           24
#define BN1_WF_TMAC_TOP_MLOCR0_TXAIR_STR_TOUT_ADDR             BN1_WF_TMAC_TOP_MLOCR0_ADDR
#define BN1_WF_TMAC_TOP_MLOCR0_TXAIR_STR_TOUT_MASK             0x00FF0000
#define BN1_WF_TMAC_TOP_MLOCR0_TXAIR_STR_TOUT_SHFT             16
#define BN1_WF_TMAC_TOP_MLOCR0_MSD_RTS_LIMIT_ADDR              BN1_WF_TMAC_TOP_MLOCR0_ADDR
#define BN1_WF_TMAC_TOP_MLOCR0_MSD_RTS_LIMIT_MASK              0x0000F800
#define BN1_WF_TMAC_TOP_MLOCR0_MSD_RTS_LIMIT_SHFT              11
#define BN1_WF_TMAC_TOP_MLOCR0_MSD_RTS_BYP_ADDR                BN1_WF_TMAC_TOP_MLOCR0_ADDR
#define BN1_WF_TMAC_TOP_MLOCR0_MSD_RTS_BYP_MASK                0x00000400
#define BN1_WF_TMAC_TOP_MLOCR0_MSD_RTS_BYP_SHFT                10
#define BN1_WF_TMAC_TOP_MLOCR0_RTS_LIMIT_UPD_IN_MSD_ADDR       BN1_WF_TMAC_TOP_MLOCR0_ADDR
#define BN1_WF_TMAC_TOP_MLOCR0_RTS_LIMIT_UPD_IN_MSD_MASK       0x00000200
#define BN1_WF_TMAC_TOP_MLOCR0_RTS_LIMIT_UPD_IN_MSD_SHFT       9
#define BN1_WF_TMAC_TOP_MLOCR0_R2T_TFR_CCA_CHK_ADDR            BN1_WF_TMAC_TOP_MLOCR0_ADDR
#define BN1_WF_TMAC_TOP_MLOCR0_R2T_TFR_CCA_CHK_MASK            0x000001FF
#define BN1_WF_TMAC_TOP_MLOCR0_R2T_TFR_CCA_CHK_SHFT            0


#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_TH_ADDR          BN1_WF_TMAC_TOP_MLOCR1_ADDR
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_TH_MASK          0xFFF80000
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_TH_SHFT          19
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_DIS_ADDR         BN1_WF_TMAC_TOP_MLOCR1_ADDR
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_DIS_MASK         0x00040000
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_DIS_SHFT         18
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_TXDUR_ADDR            BN1_WF_TMAC_TOP_MLOCR1_ADDR
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_TXDUR_MASK            0x00020000
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_TXDUR_SHFT            17
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_EMLSR_ADDR            BN1_WF_TMAC_TOP_MLOCR1_ADDR
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_EMLSR_MASK            0x00010000
#define BN1_WF_TMAC_TOP_MLOCR1_BLINDNESS_EMLSR_SHFT            16
#define BN1_WF_TMAC_TOP_MLOCR1_MSD_TIME_ADDR                   BN1_WF_TMAC_TOP_MLOCR1_ADDR
#define BN1_WF_TMAC_TOP_MLOCR1_MSD_TIME_MASK                   0x0000FFFF
#define BN1_WF_TMAC_TOP_MLOCR1_MSD_TIME_SHFT                   0


#define BN1_WF_TMAC_TOP_MLOCR2_SRS_VALID_WAIT_DIS_ADDR         BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_SRS_VALID_WAIT_DIS_MASK         0x80000000
#define BN1_WF_TMAC_TOP_MLOCR2_SRS_VALID_WAIT_DIS_SHFT         31
#define BN1_WF_TMAC_TOP_MLOCR2_SRS_OFST_ADDR                   BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_SRS_OFST_MASK                   0x7F000000
#define BN1_WF_TMAC_TOP_MLOCR2_SRS_OFST_SHFT                   24
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_ROLLBACK_ADDR          BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_ROLLBACK_MASK          0x00800000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_ROLLBACK_SHFT          23
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_ALLOW_ALL_TX_ADDR         BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_ALLOW_ALL_TX_MASK         0x00400000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_ALLOW_ALL_TX_SHFT         22
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TRIG_BY_STRM_MODE_ADDR    BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TRIG_BY_STRM_MODE_MASK    0x00200000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TRIG_BY_STRM_MODE_SHFT    21
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_ADDR                   BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_MASK                   0x00100000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_SHFT                   20
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_GUARD_EN_ADDR             BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_GUARD_EN_MASK             0x00080000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_GUARD_EN_SHFT             19
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_ROLLBACK_ADDR          BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_ROLLBACK_MASK          0x00040000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_ROLLBACK_SHFT          18
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_MURTS_BSRP_ADDR        BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_MURTS_BSRP_MASK        0x00020000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_MURTS_BSRP_SHFT        17
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_RTS_ADDR               BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_RTS_MASK               0x00010000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_RX_RTS_SHFT               16
#define BN1_WF_TMAC_TOP_MLOCR2_BTF_AID_SEL_ADDR                BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_BTF_AID_SEL_MASK                0x00008000
#define BN1_WF_TMAC_TOP_MLOCR2_BTF_AID_SEL_SHFT                15
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_SW_ADDR                BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_SW_MASK                0x00004000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_SW_SHFT                14
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_HW_ADDR                BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_HW_MASK                0x00002000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_HW_SHFT                13
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_PTEC_ADDR              BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_PTEC_MASK              0x00001000
#define BN1_WF_TMAC_TOP_MLOCR2_EMLSR_TX_PTEC_SHFT              12
#define BN1_WF_TMAC_TOP_MLOCR2_BTF_AID_RM_ADDR                 BN1_WF_TMAC_TOP_MLOCR2_ADDR
#define BN1_WF_TMAC_TOP_MLOCR2_BTF_AID_RM_MASK                 0x00000FFF
#define BN1_WF_TMAC_TOP_MLOCR2_BTF_AID_RM_SHFT                 0


#define BN1_WF_TMAC_TOP_MLOCR3_ITR2T_EMLSR_CHK_ADDR            BN1_WF_TMAC_TOP_MLOCR3_ADDR
#define BN1_WF_TMAC_TOP_MLOCR3_ITR2T_EMLSR_CHK_MASK            0x000000F0
#define BN1_WF_TMAC_TOP_MLOCR3_ITR2T_EMLSR_CHK_SHFT            4
#define BN1_WF_TMAC_TOP_MLOCR3_EMLSR_END_BCK_CNT_ADDR          BN1_WF_TMAC_TOP_MLOCR3_ADDR
#define BN1_WF_TMAC_TOP_MLOCR3_EMLSR_END_BCK_CNT_MASK          0x0000000F
#define BN1_WF_TMAC_TOP_MLOCR3_EMLSR_END_BCK_CNT_SHFT          0


#define BN1_WF_TMAC_TOP_TRCR1_DUAL_CTS_R2T_CHK_ADDR            BN1_WF_TMAC_TOP_TRCR1_ADDR
#define BN1_WF_TMAC_TOP_TRCR1_DUAL_CTS_R2T_CHK_MASK            0x00000FFF
#define BN1_WF_TMAC_TOP_TRCR1_DUAL_CTS_R2T_CHK_SHFT            0


#define BN1_WF_TMAC_TOP_ACTXOPLR0_AC03LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR0_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR0_AC03LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR0_AC03LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR0_AC02LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR0_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR0_AC02LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR0_AC02LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_ACTXOPLR1_AC01LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR1_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR1_AC01LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR1_AC01LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR1_AC00LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR1_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR1_AC00LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR1_AC00LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_CDTR_CCK_CCA_TOUT_ADDR                 BN1_WF_TMAC_TOP_CDTR_ADDR
#define BN1_WF_TMAC_TOP_CDTR_CCK_CCA_TOUT_MASK                 0xFFFF0000
#define BN1_WF_TMAC_TOP_CDTR_CCK_CCA_TOUT_SHFT                 16
#define BN1_WF_TMAC_TOP_CDTR_CCK_MDRDY_TOUT_ADDR               BN1_WF_TMAC_TOP_CDTR_ADDR
#define BN1_WF_TMAC_TOP_CDTR_CCK_MDRDY_TOUT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_CDTR_CCK_MDRDY_TOUT_SHFT               0


#define BN1_WF_TMAC_TOP_ODTR_OFDM_CCA_TOUT_ADDR                BN1_WF_TMAC_TOP_ODTR_ADDR
#define BN1_WF_TMAC_TOP_ODTR_OFDM_CCA_TOUT_MASK                0xFFFF0000
#define BN1_WF_TMAC_TOP_ODTR_OFDM_CCA_TOUT_SHFT                16
#define BN1_WF_TMAC_TOP_ODTR_OFDM_MDRDY_TOUT_ADDR              BN1_WF_TMAC_TOP_ODTR_ADDR
#define BN1_WF_TMAC_TOP_ODTR_OFDM_MDRDY_TOUT_MASK              0x0000FFFF
#define BN1_WF_TMAC_TOP_ODTR_OFDM_MDRDY_TOUT_SHFT              0


#define BN1_WF_TMAC_TOP_OMDTR_OFDMA_MU_CCA_TOUT_ADDR           BN1_WF_TMAC_TOP_OMDTR_ADDR
#define BN1_WF_TMAC_TOP_OMDTR_OFDMA_MU_CCA_TOUT_MASK           0xFFFF0000
#define BN1_WF_TMAC_TOP_OMDTR_OFDMA_MU_CCA_TOUT_SHFT           16
#define BN1_WF_TMAC_TOP_OMDTR_OFDMA_MU_MDRDY_TOUT_ADDR         BN1_WF_TMAC_TOP_OMDTR_ADDR
#define BN1_WF_TMAC_TOP_OMDTR_OFDMA_MU_MDRDY_TOUT_MASK         0x0000FFFF
#define BN1_WF_TMAC_TOP_OMDTR_OFDMA_MU_MDRDY_TOUT_SHFT         0


#define BN1_WF_TMAC_TOP_PPDR_PHY_DLY_ADDR                      BN1_WF_TMAC_TOP_PPDR_ADDR
#define BN1_WF_TMAC_TOP_PPDR_PHY_DLY_MASK                      0x00F00000
#define BN1_WF_TMAC_TOP_PPDR_PHY_DLY_SHFT                      20
#define BN1_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_VHT_ADDR           BN1_WF_TMAC_TOP_PPDR_ADDR
#define BN1_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_VHT_MASK           0x0000FF00
#define BN1_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_VHT_SHFT           8
#define BN1_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_HT_ADDR            BN1_WF_TMAC_TOP_PPDR_ADDR
#define BN1_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_HT_MASK            0x000000FF
#define BN1_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_HT_SHFT            0


#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS4_ADDR    BN1_WF_TMAC_TOP_PPDR1_ADDR
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS4_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS4_SHFT    24
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS3_ADDR    BN1_WF_TMAC_TOP_PPDR1_ADDR
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS3_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS3_SHFT    16
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS2_ADDR    BN1_WF_TMAC_TOP_PPDR1_ADDR
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS2_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS2_SHFT    8
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS1_ADDR    BN1_WF_TMAC_TOP_PPDR1_ADDR
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS1_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS1_SHFT    0


#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS4_ADDR   BN1_WF_TMAC_TOP_PPDR3_ADDR
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS4_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS4_SHFT   24
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS3_ADDR   BN1_WF_TMAC_TOP_PPDR3_ADDR
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS3_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS3_SHFT   16
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS2_ADDR   BN1_WF_TMAC_TOP_PPDR3_ADDR
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS2_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS2_SHFT   8
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS1_ADDR   BN1_WF_TMAC_TOP_PPDR3_ADDR
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS1_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS1_SHFT   0


#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS4_ADDR  BN1_WF_TMAC_TOP_PPDR5_ADDR
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS4_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS4_SHFT  24
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS3_ADDR  BN1_WF_TMAC_TOP_PPDR5_ADDR
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS3_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS3_SHFT  16
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS2_ADDR  BN1_WF_TMAC_TOP_PPDR5_ADDR
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS2_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS2_SHFT  8
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS1_ADDR  BN1_WF_TMAC_TOP_PPDR5_ADDR
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS1_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS1_SHFT  0


#define BN1_WF_TMAC_TOP_TRCR2_PPBMP2FW_EN_ADDR                 BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_PPBMP2FW_EN_MASK                 0x01000000
#define BN1_WF_TMAC_TOP_TRCR2_PPBMP2FW_EN_SHFT                 24
#define BN1_WF_TMAC_TOP_TRCR2_T2T_P20_ED_CHK_EN_ADDR           BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_T2T_P20_ED_CHK_EN_MASK           0x00800000
#define BN1_WF_TMAC_TOP_TRCR2_T2T_P20_ED_CHK_EN_SHFT           23
#define BN1_WF_TMAC_TOP_TRCR2_R2T_P20_ED_CHK_BYP_TB_ADDR       BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_R2T_P20_ED_CHK_BYP_TB_MASK       0x00400000
#define BN1_WF_TMAC_TOP_TRCR2_R2T_P20_ED_CHK_BYP_TB_SHFT       22
#define BN1_WF_TMAC_TOP_TRCR2_R2T_P20_ED_CHK_EN_ADDR           BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_R2T_P20_ED_CHK_EN_MASK           0x00200000
#define BN1_WF_TMAC_TOP_TRCR2_R2T_P20_ED_CHK_EN_SHFT           21
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_PP_EN_ADDR           BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_PP_EN_MASK           0x00100000
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_PP_EN_SHFT           20
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_ABW_EN_ADDR          BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_ABW_EN_MASK          0x00080000
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_ABW_EN_SHFT          19
#define BN1_WF_TMAC_TOP_TRCR2_T2T_CHK_CBP_EN_ADDR              BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_T2T_CHK_CBP_EN_MASK              0x00040000
#define BN1_WF_TMAC_TOP_TRCR2_T2T_CHK_CBP_EN_SHFT              18
#define BN1_WF_TMAC_TOP_TRCR2_R2T_CHK_CBP_EN_ADDR              BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_R2T_CHK_CBP_EN_MASK              0x00020000
#define BN1_WF_TMAC_TOP_TRCR2_R2T_CHK_CBP_EN_SHFT              17
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_EN_ADDR              BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_EN_MASK              0x00010000
#define BN1_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_EN_SHFT              16
#define BN1_WF_TMAC_TOP_TRCR2_MNG_SLOT_IDLE_EN_ADDR            BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_MNG_SLOT_IDLE_EN_MASK            0x00000010
#define BN1_WF_TMAC_TOP_TRCR2_MNG_SLOT_IDLE_EN_SHFT            4
#define BN1_WF_TMAC_TOP_TRCR2_MNG_CCA_SRC_SEL_ADDR             BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_MNG_CCA_SRC_SEL_MASK             0x0000000C
#define BN1_WF_TMAC_TOP_TRCR2_MNG_CCA_SRC_SEL_SHFT             2
#define BN1_WF_TMAC_TOP_TRCR2_MNG_BKOF_IGNORE_ED_ADDR          BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_MNG_BKOF_IGNORE_ED_MASK          0x00000002
#define BN1_WF_TMAC_TOP_TRCR2_MNG_BKOF_IGNORE_ED_SHFT          1
#define BN1_WF_TMAC_TOP_TRCR2_MNG_I2T_CHK_ADDR                 BN1_WF_TMAC_TOP_TRCR2_ADDR
#define BN1_WF_TMAC_TOP_TRCR2_MNG_I2T_CHK_MASK                 0x00000001
#define BN1_WF_TMAC_TOP_TRCR2_MNG_I2T_CHK_SHFT                 0


#define BN1_WF_TMAC_TOP_TFCR0_MURTS_HESIGA_RSVD_ADDR           BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_MURTS_HESIGA_RSVD_MASK           0x80000000
#define BN1_WF_TMAC_TOP_TFCR0_MURTS_HESIGA_RSVD_SHFT           31
#define BN1_WF_TMAC_TOP_TFCR0_BQR_MODE_ADDR                    BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_BQR_MODE_MASK                    0x40000000
#define BN1_WF_TMAC_TOP_TFCR0_BQR_MODE_SHFT                    30
#define BN1_WF_TMAC_TOP_TFCR0_TF_CSR_MODE_ADDR                 BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_TF_CSR_MODE_MASK                 0x20000000
#define BN1_WF_TMAC_TOP_TFCR0_TF_CSR_MODE_SHFT                 29
#define BN1_WF_TMAC_TOP_TFCR0_TF_BFR_CHK_EN_ADDR               BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_TF_BFR_CHK_EN_MASK               0x10000000
#define BN1_WF_TMAC_TOP_TFCR0_TF_BFR_CHK_EN_SHFT               28
#define BN1_WF_TMAC_TOP_TFCR0_TF_CXD_EN_ADDR                   BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_TF_CXD_EN_MASK                   0x08000000
#define BN1_WF_TMAC_TOP_TFCR0_TF_CXD_EN_SHFT                   27
#define BN1_WF_TMAC_TOP_TFCR0_TF_CSR_IGNOR_OPT_ADDR            BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_TF_CSR_IGNOR_OPT_MASK            0x04000000
#define BN1_WF_TMAC_TOP_TFCR0_TF_CSR_IGNOR_OPT_SHFT            26
#define BN1_WF_TMAC_TOP_TFCR0_RSSI_AVG_FORCE20_ADDR            BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_RSSI_AVG_FORCE20_MASK            0x02000000
#define BN1_WF_TMAC_TOP_TFCR0_RSSI_AVG_FORCE20_SHFT            25
#define BN1_WF_TMAC_TOP_TFCR0_RSSI_AVG_ALL_ADDR                BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_RSSI_AVG_ALL_MASK                0x01000000
#define BN1_WF_TMAC_TOP_TFCR0_RSSI_AVG_ALL_SHFT                24
#define BN1_WF_TMAC_TOP_TFCR0_TFR_FORCE_NOBF_ADDR              BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_TFR_FORCE_NOBF_MASK              0x00800000
#define BN1_WF_TMAC_TOP_TFCR0_TFR_FORCE_NOBF_SHFT              23
#define BN1_WF_TMAC_TOP_TFCR0_STA_CBW_MODE_ADDR                BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_STA_CBW_MODE_MASK                0x00600000
#define BN1_WF_TMAC_TOP_TFCR0_STA_CBW_MODE_SHFT                21
#define BN1_WF_TMAC_TOP_TFCR0_CBW_160NC_IND_ADDR               BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_CBW_160NC_IND_MASK               0x00100000
#define BN1_WF_TMAC_TOP_TFCR0_CBW_160NC_IND_SHFT               20
#define BN1_WF_TMAC_TOP_TFCR0_PRIM20M_CH_ADDR                  BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_PRIM20M_CH_MASK                  0x000F0000
#define BN1_WF_TMAC_TOP_TFCR0_PRIM20M_CH_SHFT                  16
#define BN1_WF_TMAC_TOP_TFCR0_SW_BQR_ADDR                      BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_SW_BQR_MASK                      0x0000FF00
#define BN1_WF_TMAC_TOP_TFCR0_SW_BQR_SHFT                      8
#define BN1_WF_TMAC_TOP_TFCR0_TF_INFO_CHK_EN_ADDR              BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_TF_INFO_CHK_EN_MASK              0x000000E0
#define BN1_WF_TMAC_TOP_TFCR0_TF_INFO_CHK_EN_SHFT              5
#define BN1_WF_TMAC_TOP_TFCR0_HETB_SPE_IDX_ADDR                BN1_WF_TMAC_TOP_TFCR0_ADDR
#define BN1_WF_TMAC_TOP_TFCR0_HETB_SPE_IDX_MASK                0x0000001F
#define BN1_WF_TMAC_TOP_TFCR0_HETB_SPE_IDX_SHFT                0


#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TFR_DIS_CTRL_ADDR        BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TFR_DIS_CTRL_MASK        0xC0000000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TFR_DIS_CTRL_SHFT        30
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TFR_DIS_CTRL_ADDR        BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TFR_DIS_CTRL_MASK        0x30000000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TFR_DIS_CTRL_SHFT        28
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TFR_DIS_CTRL_ADDR        BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TFR_DIS_CTRL_MASK        0x0C000000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TFR_DIS_CTRL_SHFT        26
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TFR_DIS_CTRL_ADDR        BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TFR_DIS_CTRL_MASK        0x03000000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TFR_DIS_CTRL_SHFT        24
#define BN1_WF_TMAC_TOP_TFCR2_BSSID04_CFO_IDX_ADDR             BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID04_CFO_IDX_MASK             0x00F00000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID04_CFO_IDX_SHFT             20
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_ACTIVE_BSR_EN_ADDR       BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_ACTIVE_BSR_EN_MASK       0x00080000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_ACTIVE_BSR_EN_SHFT       19
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_ACTIVE_BSR_EN_ADDR       BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_ACTIVE_BSR_EN_MASK       0x00040000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_ACTIVE_BSR_EN_SHFT       18
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_ACTIVE_BSR_EN_ADDR       BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_ACTIVE_BSR_EN_MASK       0x00020000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_ACTIVE_BSR_EN_SHFT       17
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_ACTIVE_BSR_EN_ADDR       BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_ACTIVE_BSR_EN_MASK       0x00010000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_ACTIVE_BSR_EN_SHFT       16
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TFR_RU26_DIS_CTRL_ADDR   BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TFR_RU26_DIS_CTRL_MASK   0x00008000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TFR_RU26_DIS_CTRL_SHFT   15
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TFR_RU26_DIS_CTRL_ADDR   BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TFR_RU26_DIS_CTRL_MASK   0x00004000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TFR_RU26_DIS_CTRL_SHFT   14
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TFR_RU26_DIS_CTRL_ADDR   BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TFR_RU26_DIS_CTRL_MASK   0x00002000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TFR_RU26_DIS_CTRL_SHFT   13
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TFR_RU26_DIS_CTRL_ADDR   BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TFR_RU26_DIS_CTRL_MASK   0x00001000
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TFR_RU26_DIS_CTRL_SHFT   12
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TF_BSR_MODE_ADDR         BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TF_BSR_MODE_MASK         0x00000800
#define BN1_WF_TMAC_TOP_TFCR2_BSSID03_TF_BSR_MODE_SHFT         11
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TF_BSR_MODE_ADDR         BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TF_BSR_MODE_MASK         0x00000400
#define BN1_WF_TMAC_TOP_TFCR2_BSSID02_TF_BSR_MODE_SHFT         10
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TF_BSR_MODE_ADDR         BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TF_BSR_MODE_MASK         0x00000200
#define BN1_WF_TMAC_TOP_TFCR2_BSSID01_TF_BSR_MODE_SHFT         9
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TF_BSR_MODE_ADDR         BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TF_BSR_MODE_MASK         0x00000100
#define BN1_WF_TMAC_TOP_TFCR2_BSSID00_TF_BSR_MODE_SHFT         8
#define BN1_WF_TMAC_TOP_TFCR2_BSSIDXX_CFO_EN_4_ADDR            BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BSSIDXX_CFO_EN_4_MASK            0x00000080
#define BN1_WF_TMAC_TOP_TFCR2_BSSIDXX_CFO_EN_4_SHFT            7
#define BN1_WF_TMAC_TOP_TFCR2_TXBF_TB_SEL_ADDR                 BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_TXBF_TB_SEL_MASK                 0x00000040
#define BN1_WF_TMAC_TOP_TFCR2_TXBF_TB_SEL_SHFT                 6
#define BN1_WF_TMAC_TOP_TFCR2_BTF_HETB_FIXED_QN_EN_ADDR        BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BTF_HETB_FIXED_QN_EN_MASK        0x00000020
#define BN1_WF_TMAC_TOP_TFCR2_BTF_HETB_FIXED_QN_EN_SHFT        5
#define BN1_WF_TMAC_TOP_TFCR2_BTF_HETB_AGG_QN_EN_ADDR          BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_BTF_HETB_AGG_QN_EN_MASK          0x00000010
#define BN1_WF_TMAC_TOP_TFCR2_BTF_HETB_AGG_QN_EN_SHFT          4
#define BN1_WF_TMAC_TOP_TFCR2_TRIG_GI_TYPE_3_ADDR              BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_TRIG_GI_TYPE_3_MASK              0x0000000C
#define BN1_WF_TMAC_TOP_TFCR2_TRIG_GI_TYPE_3_SHFT              2
#define BN1_WF_TMAC_TOP_TFCR2_TRIG_HELTF_TYPE_3_ADDR           BN1_WF_TMAC_TOP_TFCR2_ADDR
#define BN1_WF_TMAC_TOP_TFCR2_TRIG_HELTF_TYPE_3_MASK           0x00000003
#define BN1_WF_TMAC_TOP_TFCR2_TRIG_HELTF_TYPE_3_SHFT           0


#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC3_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC3_TID_MASK          0x70000000
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC3_TID_SHFT          28
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC2_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC2_TID_MASK          0x07000000
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC2_TID_SHFT          24
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC1_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC1_TID_MASK          0x00700000
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC1_TID_SHFT          20
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC0_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC0_TID_MASK          0x00070000
#define BN1_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC0_TID_SHFT          16
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC3_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC3_TID_MASK          0x00007000
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC3_TID_SHFT          12
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC2_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC2_TID_MASK          0x00000700
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC2_TID_SHFT          8
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC1_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC1_TID_MASK          0x00000070
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC1_TID_SHFT          4
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC0_TID_ADDR          BN1_WF_TMAC_TOP_TFCR3_ADDR
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC0_TID_MASK          0x00000007
#define BN1_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC0_TID_SHFT          0


#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_CCK_EN_ADDR            BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_CCK_EN_MASK            0x80000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_CCK_EN_SHFT            31
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_OFDM_EN_ADDR           BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_OFDM_EN_MASK           0x40000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_OFDM_EN_SHFT           30
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_PLR_EN_ADDR            BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_PLR_EN_MASK            0x20000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_PLR_EN_SHFT            29
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HT_EN_ADDR             BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HT_EN_MASK             0x10000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HT_EN_SHFT             28
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_VHT_EN_ADDR            BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_VHT_EN_MASK            0x08000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_VHT_EN_SHFT            27
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HESU_ERSU_EN_ADDR      BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HESU_ERSU_EN_MASK      0x04000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HESU_ERSU_EN_SHFT      26
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HEMU_EN_ADDR           BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HEMU_EN_MASK           0x02000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HEMU_EN_SHFT           25
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_EHTMU_EN_ADDR          BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_EHTMU_EN_MASK          0x01000000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_NTB_EHTMU_EN_SHFT          24
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_OFDM_EN_ADDR            BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_OFDM_EN_MASK            0x00800000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_OFDM_EN_SHFT            23
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_HETB_EN_ADDR            BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_HETB_EN_MASK            0x00400000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_HETB_EN_SHFT            22
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_EHTTB_EN_ADDR           BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_EHTTB_EN_MASK           0x00200000
#define BN1_WF_TMAC_TOP_TFCR6_TXCFO_TB_EHTTB_EN_SHFT           21
#define BN1_WF_TMAC_TOP_TFCR6_TRFACK_RESP_NULL_EN_ADDR         BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_TRFACK_RESP_NULL_EN_MASK         0x00100000
#define BN1_WF_TMAC_TOP_TFCR6_TRFACK_RESP_NULL_EN_SHFT         20
#define BN1_WF_TMAC_TOP_TFCR6_BSSIDXX_CFO_EN_3_0_ADDR          BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_BSSIDXX_CFO_EN_3_0_MASK          0x000F0000
#define BN1_WF_TMAC_TOP_TFCR6_BSSIDXX_CFO_EN_3_0_SHFT          16
#define BN1_WF_TMAC_TOP_TFCR6_BSSID03_CFO_IDX_ADDR             BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_BSSID03_CFO_IDX_MASK             0x0000F000
#define BN1_WF_TMAC_TOP_TFCR6_BSSID03_CFO_IDX_SHFT             12
#define BN1_WF_TMAC_TOP_TFCR6_BSSID02_CFO_IDX_ADDR             BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_BSSID02_CFO_IDX_MASK             0x00000F00
#define BN1_WF_TMAC_TOP_TFCR6_BSSID02_CFO_IDX_SHFT             8
#define BN1_WF_TMAC_TOP_TFCR6_BSSID01_CFO_IDX_ADDR             BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_BSSID01_CFO_IDX_MASK             0x000000F0
#define BN1_WF_TMAC_TOP_TFCR6_BSSID01_CFO_IDX_SHFT             4
#define BN1_WF_TMAC_TOP_TFCR6_BSSID00_CFO_IDX_ADDR             BN1_WF_TMAC_TOP_TFCR6_ADDR
#define BN1_WF_TMAC_TOP_TFCR6_BSSID00_CFO_IDX_MASK             0x0000000F
#define BN1_WF_TMAC_TOP_TFCR6_BSSID00_CFO_IDX_SHFT             0


#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_CLR_ADDR    BN1_WF_TMAC_TOP_TFCR7_ADDR
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_CLR_MASK    0x80000000
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_CLR_SHFT    31
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_ADDR        BN1_WF_TMAC_TOP_TFCR7_ADDR
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_MASK        0x40000000
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_SHFT        30
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_ADDR            BN1_WF_TMAC_TOP_TFCR7_ADDR
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_MASK            0x0003FFFF
#define BN1_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_SHFT            0


#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_TXPWR_REF_ADDR             BN1_WF_TMAC_TOP_SRTCR0_ADDR
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_TXPWR_REF_MASK             0xFF000000
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_TXPWR_REF_SHFT             24
#define BN1_WF_TMAC_TOP_SRTCR0_SR_TXPWR_RESTRIC_MODE_ADDR      BN1_WF_TMAC_TOP_SRTCR0_ADDR
#define BN1_WF_TMAC_TOP_SRTCR0_SR_TXPWR_RESTRIC_MODE_MASK      0x00C00000
#define BN1_WF_TMAC_TOP_SRTCR0_SR_TXPWR_RESTRIC_MODE_SHFT      22
#define BN1_WF_TMAC_TOP_SRTCR0_SR_RESP_TXPWR_MODE_ADDR         BN1_WF_TMAC_TOP_SRTCR0_ADDR
#define BN1_WF_TMAC_TOP_SRTCR0_SR_RESP_TXPWR_MODE_MASK         0x00200000
#define BN1_WF_TMAC_TOP_SRTCR0_SR_RESP_TXPWR_MODE_SHFT         21
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SRG_ADDR            BN1_WF_TMAC_TOP_SRTCR0_ADDR
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SRG_MASK            0x001FF000
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SRG_SHFT            12
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_ADDR                BN1_WF_TMAC_TOP_SRTCR0_ADDR
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_MASK                0x000001FF
#define BN1_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SHFT                0


#define BN1_WF_TMAC_TOP_SRTCR2_BSSID03_SPATIAL_REUSE_ADDR      BN1_WF_TMAC_TOP_SRTCR2_ADDR
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID03_SPATIAL_REUSE_MASK      0x0000F000
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID03_SPATIAL_REUSE_SHFT      12
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID02_SPATIAL_REUSE_ADDR      BN1_WF_TMAC_TOP_SRTCR2_ADDR
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID02_SPATIAL_REUSE_MASK      0x00000F00
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID02_SPATIAL_REUSE_SHFT      8
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID01_SPATIAL_REUSE_ADDR      BN1_WF_TMAC_TOP_SRTCR2_ADDR
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID01_SPATIAL_REUSE_MASK      0x000000F0
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID01_SPATIAL_REUSE_SHFT      4
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID00_SPATIAL_REUSE_ADDR      BN1_WF_TMAC_TOP_SRTCR2_ADDR
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID00_SPATIAL_REUSE_MASK      0x0000000F
#define BN1_WF_TMAC_TOP_SRTCR2_BSSID00_SPATIAL_REUSE_SHFT      0


#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_DATA_ADDR            BN1_WF_TMAC_TOP_DUCR0_ADDR
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_DATA_MASK            0x80000000
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_DATA_SHFT            31
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_TRIG_ADDR            BN1_WF_TMAC_TOP_DUCR0_ADDR
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_TRIG_MASK            0x40000000
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_TRIG_SHFT            30
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_TRIG_RESP_ADDR           BN1_WF_TMAC_TOP_DUCR0_ADDR
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_TRIG_RESP_MASK           0x20000000
#define BN1_WF_TMAC_TOP_DUCR0_OPT_DUR_TRIG_RESP_SHFT           29
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR7_ADDR                     BN1_WF_TMAC_TOP_DUCR0_ADDR
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR7_MASK                     0x00FF0000
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR7_SHFT                     16
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR2_ADDR                     BN1_WF_TMAC_TOP_DUCR0_ADDR
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR2_MASK                     0x0000FF00
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR2_SHFT                     8
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR1_ADDR                     BN1_WF_TMAC_TOP_DUCR0_ADDR
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR1_MASK                     0x000000FF
#define BN1_WF_TMAC_TOP_DUCR0_DUR_CR1_SHFT                     0


#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR6_ADDR                     BN1_WF_TMAC_TOP_DUCR1_ADDR
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR6_MASK                     0xFF000000
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR6_SHFT                     24
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR5_ADDR                     BN1_WF_TMAC_TOP_DUCR1_ADDR
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR5_MASK                     0x00FF0000
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR5_SHFT                     16
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR4_ADDR                     BN1_WF_TMAC_TOP_DUCR1_ADDR
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR4_MASK                     0x0000FF00
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR4_SHFT                     8
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR3_ADDR                     BN1_WF_TMAC_TOP_DUCR1_ADDR
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR3_MASK                     0x000000FF
#define BN1_WF_TMAC_TOP_DUCR1_DUR_CR3_SHFT                     0


#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR7_UNIT_ADDR                BN1_WF_TMAC_TOP_DUCR4_ADDR
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR7_UNIT_MASK                0x00380000
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR7_UNIT_SHFT                19
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR6_UNIT_ADDR                BN1_WF_TMAC_TOP_DUCR4_ADDR
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR6_UNIT_MASK                0x00070000
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR6_UNIT_SHFT                16
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR5_UNIT_ADDR                BN1_WF_TMAC_TOP_DUCR4_ADDR
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR5_UNIT_MASK                0x00007000
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR5_UNIT_SHFT                12
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR4_UNIT_ADDR                BN1_WF_TMAC_TOP_DUCR4_ADDR
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR4_UNIT_MASK                0x00000E00
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR4_UNIT_SHFT                9
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR3_UNIT_ADDR                BN1_WF_TMAC_TOP_DUCR4_ADDR
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR3_UNIT_MASK                0x000001C0
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR3_UNIT_SHFT                6
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR2_UNIT_ADDR                BN1_WF_TMAC_TOP_DUCR4_ADDR
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR2_UNIT_MASK                0x00000038
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR2_UNIT_SHFT                3
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR1_UNIT_ADDR                BN1_WF_TMAC_TOP_DUCR4_ADDR
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR1_UNIT_MASK                0x00000007
#define BN1_WF_TMAC_TOP_DUCR4_DUR_CR1_UNIT_SHFT                0


#define BN1_WF_TMAC_TOP_DUCR6_BSSID1X_TXOP_DUR_DIS_ADDR        BN1_WF_TMAC_TOP_DUCR6_ADDR
#define BN1_WF_TMAC_TOP_DUCR6_BSSID1X_TXOP_DUR_DIS_MASK        0xFFFF0000
#define BN1_WF_TMAC_TOP_DUCR6_BSSID1X_TXOP_DUR_DIS_SHFT        16
#define BN1_WF_TMAC_TOP_DUCR6_BSSID0X_HETB_TXOP_DUR_DIS_ADDR   BN1_WF_TMAC_TOP_DUCR6_ADDR
#define BN1_WF_TMAC_TOP_DUCR6_BSSID0X_HETB_TXOP_DUR_DIS_MASK   0x000000F0
#define BN1_WF_TMAC_TOP_DUCR6_BSSID0X_HETB_TXOP_DUR_DIS_SHFT   4
#define BN1_WF_TMAC_TOP_DUCR6_BSSID0X_TXOP_DUR_DIS_ADDR        BN1_WF_TMAC_TOP_DUCR6_ADDR
#define BN1_WF_TMAC_TOP_DUCR6_BSSID0X_TXOP_DUR_DIS_MASK        0x0000000F
#define BN1_WF_TMAC_TOP_DUCR6_BSSID0X_TXOP_DUR_DIS_SHFT        0


#define BN1_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_0_ADDR            BN1_WF_TMAC_TOP_CTCR0_ADDR
#define BN1_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_0_MASK            0xFFF80000
#define BN1_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_0_SHFT            19
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_VHT_SMPDU_EN_ADDR      BN1_WF_TMAC_TOP_CTCR0_ADDR
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_VHT_SMPDU_EN_MASK      0x00040000
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_VHT_SMPDU_EN_SHFT      18
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_EN_ADDR                BN1_WF_TMAC_TOP_CTCR0_ADDR
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_EN_MASK                0x00020000
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_EN_SHFT                17
#define BN1_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_1_ADDR            BN1_WF_TMAC_TOP_CTCR0_ADDR
#define BN1_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_1_MASK            0x0001FFC0
#define BN1_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_1_SHFT            6
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_REFTIME_ADDR           BN1_WF_TMAC_TOP_CTCR0_ADDR
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_REFTIME_MASK           0x0000003F
#define BN1_WF_TMAC_TOP_CTCR0_INS_DDLMT_REFTIME_SHFT           0


#define BN1_WF_TMAC_TOP_CTCR1_Reserved_CTCR1_0_ADDR            BN1_WF_TMAC_TOP_CTCR1_ADDR
#define BN1_WF_TMAC_TOP_CTCR1_Reserved_CTCR1_0_MASK            0x0000FFC0
#define BN1_WF_TMAC_TOP_CTCR1_Reserved_CTCR1_0_SHFT            6
#define BN1_WF_TMAC_TOP_CTCR1_INS_DDLMT_DENSITY_ADDR           BN1_WF_TMAC_TOP_CTCR1_ADDR
#define BN1_WF_TMAC_TOP_CTCR1_INS_DDLMT_DENSITY_MASK           0x0000003F
#define BN1_WF_TMAC_TOP_CTCR1_INS_DDLMT_DENSITY_SHFT           0


#define BN1_WF_TMAC_TOP_TWCR0_TWCR0_RSV0_ADDR                  BN1_WF_TMAC_TOP_TWCR0_ADDR
#define BN1_WF_TMAC_TOP_TWCR0_TWCR0_RSV0_MASK                  0xFFFFFE00
#define BN1_WF_TMAC_TOP_TWCR0_TWCR0_RSV0_SHFT                  9
#define BN1_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EN_ADDR            BN1_WF_TMAC_TOP_TWCR0_ADDR
#define BN1_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EN_MASK            0x00000100
#define BN1_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EN_SHFT            8
#define BN1_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EXTOUT_ADDR        BN1_WF_TMAC_TOP_TWCR0_ADDR
#define BN1_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EXTOUT_MASK        0x000000FF
#define BN1_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EXTOUT_SHFT        0


#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_TRIG_CNT_ADDR            BN1_WF_TMAC_TOP_ICSCR0_ADDR
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_TRIG_CNT_MASK            0xFFFF0000
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_TRIG_CNT_SHFT            16
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_MNGT_ADDR            BN1_WF_TMAC_TOP_ICSCR0_ADDR
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_MNGT_MASK            0x00001000
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_MNGT_SHFT            12
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_CTRL_ADDR            BN1_WF_TMAC_TOP_ICSCR0_ADDR
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_CTRL_MASK            0x00000800
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_CTRL_SHFT            11
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_DATA_ADDR            BN1_WF_TMAC_TOP_ICSCR0_ADDR
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_DATA_MASK            0x00000400
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_DATA_SHFT            10
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_RTSCTS_ADDR          BN1_WF_TMAC_TOP_ICSCR0_ADDR
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_RTSCTS_MASK          0x00000200
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_RTSCTS_SHFT          9
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_ACKBA_ADDR           BN1_WF_TMAC_TOP_ICSCR0_ADDR
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_ACKBA_MASK           0x00000100
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_ACKBA_SHFT           8
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_EN_ADDR                  BN1_WF_TMAC_TOP_ICSCR0_ADDR
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_EN_MASK                  0x00000001
#define BN1_WF_TMAC_TOP_ICSCR0_ICSRPT_EN_SHFT                  0


#define BN1_WF_TMAC_TOP_SPCR1_COEX_DIS_SR_TXPWR_TH_ADDR        BN1_WF_TMAC_TOP_SPCR1_ADDR
#define BN1_WF_TMAC_TOP_SPCR1_COEX_DIS_SR_TXPWR_TH_MASK        0x00FF0000
#define BN1_WF_TMAC_TOP_SPCR1_COEX_DIS_SR_TXPWR_TH_SHFT        16
#define BN1_WF_TMAC_TOP_SPCR1_COEX_PHY_MODE_TXPWR_TH_ADDR      BN1_WF_TMAC_TOP_SPCR1_ADDR
#define BN1_WF_TMAC_TOP_SPCR1_COEX_PHY_MODE_TXPWR_TH_MASK      0x0000FF00
#define BN1_WF_TMAC_TOP_SPCR1_COEX_PHY_MODE_TXPWR_TH_SHFT      8
#define BN1_WF_TMAC_TOP_SPCR1_COEX_TXPWR_DIS_SR_EN_ADDR        BN1_WF_TMAC_TOP_SPCR1_ADDR
#define BN1_WF_TMAC_TOP_SPCR1_COEX_TXPWR_DIS_SR_EN_MASK        0x00000004
#define BN1_WF_TMAC_TOP_SPCR1_COEX_TXPWR_DIS_SR_EN_SHFT        2
#define BN1_WF_TMAC_TOP_SPCR1_NONRU_BW_TYPE_FCC_ADDR           BN1_WF_TMAC_TOP_SPCR1_ADDR
#define BN1_WF_TMAC_TOP_SPCR1_NONRU_BW_TYPE_FCC_MASK           0x00000003
#define BN1_WF_TMAC_TOP_SPCR1_NONRU_BW_TYPE_FCC_SHFT           0


#define BN1_WF_TMAC_TOP_TFCR5_TF_CSR_FORCE_MODE_ADDR           BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_TF_CSR_FORCE_MODE_MASK           0x10000000
#define BN1_WF_TMAC_TOP_TFCR5_TF_CSR_FORCE_MODE_SHFT           28
#define BN1_WF_TMAC_TOP_TFCR5_TXCFO_NTB_PLRP_EN_ADDR           BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_TXCFO_NTB_PLRP_EN_MASK           0x08000000
#define BN1_WF_TMAC_TOP_TFCR5_TXCFO_NTB_PLRP_EN_SHFT           27
#define BN1_WF_TMAC_TOP_TFCR5_TXCFO_NTB_ALR_EN_ADDR            BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_TXCFO_NTB_ALR_EN_MASK            0x04000000
#define BN1_WF_TMAC_TOP_TFCR5_TXCFO_NTB_ALR_EN_SHFT            26
#define BN1_WF_TMAC_TOP_TFCR5_TF_INFO_CHK_EN2_ADDR             BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_TF_INFO_CHK_EN2_MASK             0x03000000
#define BN1_WF_TMAC_TOP_TFCR5_TF_INFO_CHK_EN2_SHFT             24
#define BN1_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BMP_MODE_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BMP_MODE_MASK        0x00800000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BMP_MODE_SHFT        23
#define BN1_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BMP_MODE_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BMP_MODE_MASK        0x00400000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BMP_MODE_SHFT        22
#define BN1_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BMP_MODE_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BMP_MODE_MASK        0x00200000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BMP_MODE_SHFT        21
#define BN1_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BMP_MODE_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BMP_MODE_MASK        0x00100000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BMP_MODE_SHFT        20
#define BN1_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BW320_EN_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BW320_EN_MASK        0x00080000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BW320_EN_SHFT        19
#define BN1_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BW320_EN_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BW320_EN_MASK        0x00040000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BW320_EN_SHFT        18
#define BN1_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BW320_EN_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BW320_EN_MASK        0x00020000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BW320_EN_SHFT        17
#define BN1_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BW320_EN_ADDR        BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BW320_EN_MASK        0x00010000
#define BN1_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BW320_EN_SHFT        16
#define BN1_WF_TMAC_TOP_TFCR5_SW_BQR_BW320_ADDR                BN1_WF_TMAC_TOP_TFCR5_ADDR
#define BN1_WF_TMAC_TOP_TFCR5_SW_BQR_BW320_MASK                0x000000FF
#define BN1_WF_TMAC_TOP_TFCR5_SW_BQR_BW320_SHFT                0


#define BN1_WF_TMAC_TOP_ALPL0_ALPL_IDCNT_BW_CHK_EN_ADDR        BN1_WF_TMAC_TOP_ALPL0_ADDR
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_IDCNT_BW_CHK_EN_MASK        0x00000008
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_IDCNT_BW_CHK_EN_SHFT        3
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_IDCNT_RATE_CHK_EN_ADDR      BN1_WF_TMAC_TOP_ALPL0_ADDR
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_IDCNT_RATE_CHK_EN_MASK      0x00000004
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_IDCNT_RATE_CHK_EN_SHFT      2
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_FULL_EN_ADDR                BN1_WF_TMAC_TOP_ALPL0_ADDR
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_FULL_EN_MASK                0x00000002
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_FULL_EN_SHFT                1
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_EN_ADDR                     BN1_WF_TMAC_TOP_ALPL0_ADDR
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_EN_MASK                     0x00000001
#define BN1_WF_TMAC_TOP_ALPL0_ALPL_EN_SHFT                     0


#define BN1_WF_TMAC_TOP_ALPL1_ALPL_GUARD_TIME_ADDR             BN1_WF_TMAC_TOP_ALPL1_ADDR
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_GUARD_TIME_MASK             0x1FE00000
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_GUARD_TIME_SHFT             21
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TIME_ADJUST_ADDR            BN1_WF_TMAC_TOP_ALPL1_ADDR
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TIME_ADJUST_MASK            0x001F0000
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TIME_ADJUST_SHFT            16
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TIME_STEP_ADDR              BN1_WF_TMAC_TOP_ALPL1_ADDR
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TIME_STEP_MASK              0x0000F800
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TIME_STEP_SHFT              11
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TH_MIN_ADDR                 BN1_WF_TMAC_TOP_ALPL1_ADDR
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TH_MIN_MASK                 0x00000780
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TH_MIN_SHFT                 7
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TH_MAX_ADDR                 BN1_WF_TMAC_TOP_ALPL1_ADDR
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TH_MAX_MASK                 0x0000007F
#define BN1_WF_TMAC_TOP_ALPL1_ALPL_TH_MAX_SHFT                 0


#define BN1_WF_TMAC_TOP_LRDTR_ALR_PLRP_CCA_TOUT_ADDR           BN1_WF_TMAC_TOP_LRDTR_ADDR
#define BN1_WF_TMAC_TOP_LRDTR_ALR_PLRP_CCA_TOUT_MASK           0xFFFF0000
#define BN1_WF_TMAC_TOP_LRDTR_ALR_PLRP_CCA_TOUT_SHFT           16
#define BN1_WF_TMAC_TOP_LRDTR_ALR_PLRP_MDY_TOUT_ADDR           BN1_WF_TMAC_TOP_LRDTR_ADDR
#define BN1_WF_TMAC_TOP_LRDTR_ALR_PLRP_MDY_TOUT_MASK           0x0000FFFF
#define BN1_WF_TMAC_TOP_LRDTR_ALR_PLRP_MDY_TOUT_SHFT           0


#define BN1_WF_TMAC_TOP_FP0R0_CCK3_FRAME_POWER_DBM_ADDR        BN1_WF_TMAC_TOP_FP0R0_ADDR
#define BN1_WF_TMAC_TOP_FP0R0_CCK3_FRAME_POWER_DBM_MASK        0xFF000000
#define BN1_WF_TMAC_TOP_FP0R0_CCK3_FRAME_POWER_DBM_SHFT        24
#define BN1_WF_TMAC_TOP_FP0R0_CCK2_FRAME_POWER_DBM_ADDR        BN1_WF_TMAC_TOP_FP0R0_ADDR
#define BN1_WF_TMAC_TOP_FP0R0_CCK2_FRAME_POWER_DBM_MASK        0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R0_CCK2_FRAME_POWER_DBM_SHFT        16
#define BN1_WF_TMAC_TOP_FP0R0_CCK1_FRAME_POWER_DBM_ADDR        BN1_WF_TMAC_TOP_FP0R0_ADDR
#define BN1_WF_TMAC_TOP_FP0R0_CCK1_FRAME_POWER_DBM_MASK        0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R0_CCK1_FRAME_POWER_DBM_SHFT        8
#define BN1_WF_TMAC_TOP_FP0R0_CCK0_FRAME_POWER_DBM_ADDR        BN1_WF_TMAC_TOP_FP0R0_ADDR
#define BN1_WF_TMAC_TOP_FP0R0_CCK0_FRAME_POWER_DBM_MASK        0x000000FF
#define BN1_WF_TMAC_TOP_FP0R0_CCK0_FRAME_POWER_DBM_SHFT        0


#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R1_ADDR
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R1_ADDR
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R1_ADDR
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R1_ADDR
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R1_LG_OFDM0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R2_ADDR
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R2_ADDR
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R2_ADDR
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R2_ADDR
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R2_LG_OFDM4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R3_HT20_3_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R3_ADDR
#define BN1_WF_TMAC_TOP_FP0R3_HT20_3_FRAME_POWER_DBM_MASK      0xFF000000
#define BN1_WF_TMAC_TOP_FP0R3_HT20_3_FRAME_POWER_DBM_SHFT      24
#define BN1_WF_TMAC_TOP_FP0R3_HT20_2_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R3_ADDR
#define BN1_WF_TMAC_TOP_FP0R3_HT20_2_FRAME_POWER_DBM_MASK      0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R3_HT20_2_FRAME_POWER_DBM_SHFT      16
#define BN1_WF_TMAC_TOP_FP0R3_HT20_1_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R3_ADDR
#define BN1_WF_TMAC_TOP_FP0R3_HT20_1_FRAME_POWER_DBM_MASK      0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R3_HT20_1_FRAME_POWER_DBM_SHFT      8
#define BN1_WF_TMAC_TOP_FP0R3_HT20_0_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R3_ADDR
#define BN1_WF_TMAC_TOP_FP0R3_HT20_0_FRAME_POWER_DBM_MASK      0x000000FF
#define BN1_WF_TMAC_TOP_FP0R3_HT20_0_FRAME_POWER_DBM_SHFT      0


#define BN1_WF_TMAC_TOP_FP0R4_HT20_7_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R4_ADDR
#define BN1_WF_TMAC_TOP_FP0R4_HT20_7_FRAME_POWER_DBM_MASK      0xFF000000
#define BN1_WF_TMAC_TOP_FP0R4_HT20_7_FRAME_POWER_DBM_SHFT      24
#define BN1_WF_TMAC_TOP_FP0R4_HT20_6_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R4_ADDR
#define BN1_WF_TMAC_TOP_FP0R4_HT20_6_FRAME_POWER_DBM_MASK      0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R4_HT20_6_FRAME_POWER_DBM_SHFT      16
#define BN1_WF_TMAC_TOP_FP0R4_HT20_5_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R4_ADDR
#define BN1_WF_TMAC_TOP_FP0R4_HT20_5_FRAME_POWER_DBM_MASK      0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R4_HT20_5_FRAME_POWER_DBM_SHFT      8
#define BN1_WF_TMAC_TOP_FP0R4_HT20_4_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R4_ADDR
#define BN1_WF_TMAC_TOP_FP0R4_HT20_4_FRAME_POWER_DBM_MASK      0x000000FF
#define BN1_WF_TMAC_TOP_FP0R4_HT20_4_FRAME_POWER_DBM_SHFT      0


#define BN1_WF_TMAC_TOP_FP0R5_HT40_3_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R5_ADDR
#define BN1_WF_TMAC_TOP_FP0R5_HT40_3_FRAME_POWER_DBM_MASK      0xFF000000
#define BN1_WF_TMAC_TOP_FP0R5_HT40_3_FRAME_POWER_DBM_SHFT      24
#define BN1_WF_TMAC_TOP_FP0R5_HT40_2_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R5_ADDR
#define BN1_WF_TMAC_TOP_FP0R5_HT40_2_FRAME_POWER_DBM_MASK      0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R5_HT40_2_FRAME_POWER_DBM_SHFT      16
#define BN1_WF_TMAC_TOP_FP0R5_HT40_1_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R5_ADDR
#define BN1_WF_TMAC_TOP_FP0R5_HT40_1_FRAME_POWER_DBM_MASK      0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R5_HT40_1_FRAME_POWER_DBM_SHFT      8
#define BN1_WF_TMAC_TOP_FP0R5_HT40_0_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R5_ADDR
#define BN1_WF_TMAC_TOP_FP0R5_HT40_0_FRAME_POWER_DBM_MASK      0x000000FF
#define BN1_WF_TMAC_TOP_FP0R5_HT40_0_FRAME_POWER_DBM_SHFT      0


#define BN1_WF_TMAC_TOP_FP0R6_HT40_7_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R6_ADDR
#define BN1_WF_TMAC_TOP_FP0R6_HT40_7_FRAME_POWER_DBM_MASK      0xFF000000
#define BN1_WF_TMAC_TOP_FP0R6_HT40_7_FRAME_POWER_DBM_SHFT      24
#define BN1_WF_TMAC_TOP_FP0R6_HT40_6_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R6_ADDR
#define BN1_WF_TMAC_TOP_FP0R6_HT40_6_FRAME_POWER_DBM_MASK      0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R6_HT40_6_FRAME_POWER_DBM_SHFT      16
#define BN1_WF_TMAC_TOP_FP0R6_HT40_5_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R6_ADDR
#define BN1_WF_TMAC_TOP_FP0R6_HT40_5_FRAME_POWER_DBM_MASK      0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R6_HT40_5_FRAME_POWER_DBM_SHFT      8
#define BN1_WF_TMAC_TOP_FP0R6_HT40_4_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R6_ADDR
#define BN1_WF_TMAC_TOP_FP0R6_HT40_4_FRAME_POWER_DBM_MASK      0x000000FF
#define BN1_WF_TMAC_TOP_FP0R6_HT40_4_FRAME_POWER_DBM_SHFT      0


#define BN1_WF_TMAC_TOP_FP0R7_HT40_8_FRAME_POWER_DBM_ADDR      BN1_WF_TMAC_TOP_FP0R7_ADDR
#define BN1_WF_TMAC_TOP_FP0R7_HT40_8_FRAME_POWER_DBM_MASK      0x000000FF
#define BN1_WF_TMAC_TOP_FP0R7_HT40_8_FRAME_POWER_DBM_SHFT      0


#define BN1_WF_TMAC_TOP_FP0R8_VHT20_3_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R8_ADDR
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_3_FRAME_POWER_DBM_MASK     0xFF000000
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_3_FRAME_POWER_DBM_SHFT     24
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_2_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R8_ADDR
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_2_FRAME_POWER_DBM_MASK     0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_2_FRAME_POWER_DBM_SHFT     16
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_1_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R8_ADDR
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_1_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_1_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_0_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R8_ADDR
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_0_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R8_VHT20_0_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R9_VHT20_7_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R9_ADDR
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_7_FRAME_POWER_DBM_MASK     0xFF000000
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_7_FRAME_POWER_DBM_SHFT     24
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_6_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R9_ADDR
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_6_FRAME_POWER_DBM_MASK     0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_6_FRAME_POWER_DBM_SHFT     16
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_5_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R9_ADDR
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_5_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_5_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_4_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R9_ADDR
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_4_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R9_VHT20_4_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R10_VHT20_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R10_ADDR
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R10_ADDR
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R10_ADDR
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R10_ADDR
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R10_VHT20_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R11_VHT40_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R11_ADDR
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R11_ADDR
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R11_ADDR
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R11_ADDR
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R11_VHT40_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R12_VHT40_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R12_ADDR
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R12_ADDR
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R12_ADDR
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R12_ADDR
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R12_VHT40_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R13_VHT40_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R13_ADDR
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R13_ADDR
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R13_ADDR
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R13_ADDR
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R13_VHT40_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R14_VHT80_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R14_ADDR
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R14_ADDR
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R14_ADDR
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R14_ADDR
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R14_VHT80_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R15_VHT80_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R15_ADDR
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R15_ADDR
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R15_ADDR
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R15_ADDR
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R15_VHT80_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R16_VHT80_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R16_ADDR
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R16_ADDR
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R16_ADDR
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R16_ADDR
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R16_VHT80_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R17_VHT160_3_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R17_ADDR
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_3_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_3_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_2_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R17_ADDR
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_2_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_2_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_1_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R17_ADDR
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_1_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_1_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_0_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R17_ADDR
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_0_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R17_VHT160_0_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R18_VHT160_7_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R18_ADDR
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_7_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_7_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_6_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R18_ADDR
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_6_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_6_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_5_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R18_ADDR
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_5_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_5_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_4_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R18_ADDR
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_4_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R18_VHT160_4_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R19_VHT160_11_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R19_ADDR
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_11_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_11_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_10_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R19_ADDR
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_10_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_10_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_9_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R19_ADDR
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_9_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_9_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_8_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R19_ADDR
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_8_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R19_VHT160_8_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R20_HE26_3_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R20_ADDR
#define BN1_WF_TMAC_TOP_FP0R20_HE26_3_FRAME_POWER_DBM_MASK     0xFF000000
#define BN1_WF_TMAC_TOP_FP0R20_HE26_3_FRAME_POWER_DBM_SHFT     24
#define BN1_WF_TMAC_TOP_FP0R20_HE26_2_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R20_ADDR
#define BN1_WF_TMAC_TOP_FP0R20_HE26_2_FRAME_POWER_DBM_MASK     0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R20_HE26_2_FRAME_POWER_DBM_SHFT     16
#define BN1_WF_TMAC_TOP_FP0R20_HE26_1_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R20_ADDR
#define BN1_WF_TMAC_TOP_FP0R20_HE26_1_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R20_HE26_1_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R20_HE26_0_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R20_ADDR
#define BN1_WF_TMAC_TOP_FP0R20_HE26_0_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R20_HE26_0_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R21_HE26_7_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R21_ADDR
#define BN1_WF_TMAC_TOP_FP0R21_HE26_7_FRAME_POWER_DBM_MASK     0xFF000000
#define BN1_WF_TMAC_TOP_FP0R21_HE26_7_FRAME_POWER_DBM_SHFT     24
#define BN1_WF_TMAC_TOP_FP0R21_HE26_6_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R21_ADDR
#define BN1_WF_TMAC_TOP_FP0R21_HE26_6_FRAME_POWER_DBM_MASK     0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R21_HE26_6_FRAME_POWER_DBM_SHFT     16
#define BN1_WF_TMAC_TOP_FP0R21_HE26_5_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R21_ADDR
#define BN1_WF_TMAC_TOP_FP0R21_HE26_5_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R21_HE26_5_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R21_HE26_4_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R21_ADDR
#define BN1_WF_TMAC_TOP_FP0R21_HE26_4_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R21_HE26_4_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R22_HE26_11_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R22_ADDR
#define BN1_WF_TMAC_TOP_FP0R22_HE26_11_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R22_HE26_11_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R22_HE26_10_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R22_ADDR
#define BN1_WF_TMAC_TOP_FP0R22_HE26_10_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R22_HE26_10_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R22_HE26_9_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R22_ADDR
#define BN1_WF_TMAC_TOP_FP0R22_HE26_9_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R22_HE26_9_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R22_HE26_8_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R22_ADDR
#define BN1_WF_TMAC_TOP_FP0R22_HE26_8_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R22_HE26_8_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R23_HE52_3_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R23_ADDR
#define BN1_WF_TMAC_TOP_FP0R23_HE52_3_FRAME_POWER_DBM_MASK     0xFF000000
#define BN1_WF_TMAC_TOP_FP0R23_HE52_3_FRAME_POWER_DBM_SHFT     24
#define BN1_WF_TMAC_TOP_FP0R23_HE52_2_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R23_ADDR
#define BN1_WF_TMAC_TOP_FP0R23_HE52_2_FRAME_POWER_DBM_MASK     0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R23_HE52_2_FRAME_POWER_DBM_SHFT     16
#define BN1_WF_TMAC_TOP_FP0R23_HE52_1_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R23_ADDR
#define BN1_WF_TMAC_TOP_FP0R23_HE52_1_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R23_HE52_1_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R23_HE52_0_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R23_ADDR
#define BN1_WF_TMAC_TOP_FP0R23_HE52_0_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R23_HE52_0_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R24_HE52_7_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R24_ADDR
#define BN1_WF_TMAC_TOP_FP0R24_HE52_7_FRAME_POWER_DBM_MASK     0xFF000000
#define BN1_WF_TMAC_TOP_FP0R24_HE52_7_FRAME_POWER_DBM_SHFT     24
#define BN1_WF_TMAC_TOP_FP0R24_HE52_6_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R24_ADDR
#define BN1_WF_TMAC_TOP_FP0R24_HE52_6_FRAME_POWER_DBM_MASK     0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R24_HE52_6_FRAME_POWER_DBM_SHFT     16
#define BN1_WF_TMAC_TOP_FP0R24_HE52_5_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R24_ADDR
#define BN1_WF_TMAC_TOP_FP0R24_HE52_5_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R24_HE52_5_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R24_HE52_4_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R24_ADDR
#define BN1_WF_TMAC_TOP_FP0R24_HE52_4_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R24_HE52_4_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R25_HE52_11_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R25_ADDR
#define BN1_WF_TMAC_TOP_FP0R25_HE52_11_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R25_HE52_11_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R25_HE52_10_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R25_ADDR
#define BN1_WF_TMAC_TOP_FP0R25_HE52_10_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R25_HE52_10_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R25_HE52_9_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R25_ADDR
#define BN1_WF_TMAC_TOP_FP0R25_HE52_9_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R25_HE52_9_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R25_HE52_8_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R25_ADDR
#define BN1_WF_TMAC_TOP_FP0R25_HE52_8_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R25_HE52_8_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_FP0R26_HE106_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R26_ADDR
#define BN1_WF_TMAC_TOP_FP0R26_HE106_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R26_HE106_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R26_HE106_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R26_ADDR
#define BN1_WF_TMAC_TOP_FP0R26_HE106_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R26_HE106_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R26_HE106_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R26_ADDR
#define BN1_WF_TMAC_TOP_FP0R26_HE106_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R26_HE106_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R26_HE106_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R26_ADDR
#define BN1_WF_TMAC_TOP_FP0R26_HE106_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R26_HE106_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R27_HE106_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R27_ADDR
#define BN1_WF_TMAC_TOP_FP0R27_HE106_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R27_HE106_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R27_HE106_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R27_ADDR
#define BN1_WF_TMAC_TOP_FP0R27_HE106_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R27_HE106_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R27_HE106_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R27_ADDR
#define BN1_WF_TMAC_TOP_FP0R27_HE106_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R27_HE106_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R27_HE106_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R27_ADDR
#define BN1_WF_TMAC_TOP_FP0R27_HE106_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R27_HE106_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R28_HE106_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R28_ADDR
#define BN1_WF_TMAC_TOP_FP0R28_HE106_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R28_HE106_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R28_HE106_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R28_ADDR
#define BN1_WF_TMAC_TOP_FP0R28_HE106_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R28_HE106_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R28_HE106_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R28_ADDR
#define BN1_WF_TMAC_TOP_FP0R28_HE106_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R28_HE106_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R28_HE106_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R28_ADDR
#define BN1_WF_TMAC_TOP_FP0R28_HE106_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R28_HE106_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R29_HE242_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R29_ADDR
#define BN1_WF_TMAC_TOP_FP0R29_HE242_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R29_HE242_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R29_HE242_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R29_ADDR
#define BN1_WF_TMAC_TOP_FP0R29_HE242_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R29_HE242_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R29_HE242_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R29_ADDR
#define BN1_WF_TMAC_TOP_FP0R29_HE242_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R29_HE242_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R29_HE242_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R29_ADDR
#define BN1_WF_TMAC_TOP_FP0R29_HE242_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R29_HE242_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R30_HE242_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R30_ADDR
#define BN1_WF_TMAC_TOP_FP0R30_HE242_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R30_HE242_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R30_HE242_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R30_ADDR
#define BN1_WF_TMAC_TOP_FP0R30_HE242_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R30_HE242_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R30_HE242_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R30_ADDR
#define BN1_WF_TMAC_TOP_FP0R30_HE242_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R30_HE242_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R30_HE242_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R30_ADDR
#define BN1_WF_TMAC_TOP_FP0R30_HE242_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R30_HE242_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R31_HE242_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R31_ADDR
#define BN1_WF_TMAC_TOP_FP0R31_HE242_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R31_HE242_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R31_HE242_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R31_ADDR
#define BN1_WF_TMAC_TOP_FP0R31_HE242_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R31_HE242_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R31_HE242_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R31_ADDR
#define BN1_WF_TMAC_TOP_FP0R31_HE242_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R31_HE242_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R31_HE242_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R31_ADDR
#define BN1_WF_TMAC_TOP_FP0R31_HE242_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R31_HE242_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R32_HE484_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R32_ADDR
#define BN1_WF_TMAC_TOP_FP0R32_HE484_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R32_HE484_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R32_HE484_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R32_ADDR
#define BN1_WF_TMAC_TOP_FP0R32_HE484_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R32_HE484_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R32_HE484_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R32_ADDR
#define BN1_WF_TMAC_TOP_FP0R32_HE484_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R32_HE484_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R32_HE484_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R32_ADDR
#define BN1_WF_TMAC_TOP_FP0R32_HE484_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R32_HE484_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R33_HE484_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R33_ADDR
#define BN1_WF_TMAC_TOP_FP0R33_HE484_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R33_HE484_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R33_HE484_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R33_ADDR
#define BN1_WF_TMAC_TOP_FP0R33_HE484_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R33_HE484_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R33_HE484_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R33_ADDR
#define BN1_WF_TMAC_TOP_FP0R33_HE484_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R33_HE484_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R33_HE484_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R33_ADDR
#define BN1_WF_TMAC_TOP_FP0R33_HE484_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R33_HE484_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R34_HE484_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R34_ADDR
#define BN1_WF_TMAC_TOP_FP0R34_HE484_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R34_HE484_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R34_HE484_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R34_ADDR
#define BN1_WF_TMAC_TOP_FP0R34_HE484_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R34_HE484_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R34_HE484_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R34_ADDR
#define BN1_WF_TMAC_TOP_FP0R34_HE484_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R34_HE484_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R34_HE484_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R34_ADDR
#define BN1_WF_TMAC_TOP_FP0R34_HE484_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R34_HE484_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R35_HE996_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R35_ADDR
#define BN1_WF_TMAC_TOP_FP0R35_HE996_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R35_HE996_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R35_HE996_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R35_ADDR
#define BN1_WF_TMAC_TOP_FP0R35_HE996_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R35_HE996_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R35_HE996_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R35_ADDR
#define BN1_WF_TMAC_TOP_FP0R35_HE996_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R35_HE996_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R35_HE996_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R35_ADDR
#define BN1_WF_TMAC_TOP_FP0R35_HE996_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R35_HE996_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R36_HE996_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R36_ADDR
#define BN1_WF_TMAC_TOP_FP0R36_HE996_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R36_HE996_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R36_HE996_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R36_ADDR
#define BN1_WF_TMAC_TOP_FP0R36_HE996_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R36_HE996_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R36_HE996_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R36_ADDR
#define BN1_WF_TMAC_TOP_FP0R36_HE996_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R36_HE996_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R36_HE996_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R36_ADDR
#define BN1_WF_TMAC_TOP_FP0R36_HE996_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R36_HE996_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R37_HE996_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R37_ADDR
#define BN1_WF_TMAC_TOP_FP0R37_HE996_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R37_HE996_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R37_HE996_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R37_ADDR
#define BN1_WF_TMAC_TOP_FP0R37_HE996_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R37_HE996_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R37_HE996_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R37_ADDR
#define BN1_WF_TMAC_TOP_FP0R37_HE996_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R37_HE996_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R37_HE996_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R37_ADDR
#define BN1_WF_TMAC_TOP_FP0R37_HE996_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R37_HE996_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_3_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R38_ADDR
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_3_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_3_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_2_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R38_ADDR
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_2_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_2_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_1_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R38_ADDR
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_1_FRAME_POWER_DBM_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_1_FRAME_POWER_DBM_SHFT  8
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_0_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R38_ADDR
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_0_FRAME_POWER_DBM_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_FP0R38_HE996X2_0_FRAME_POWER_DBM_SHFT  0


#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_7_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R39_ADDR
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_7_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_7_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_6_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R39_ADDR
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_6_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_6_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_5_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R39_ADDR
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_5_FRAME_POWER_DBM_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_5_FRAME_POWER_DBM_SHFT  8
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_4_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R39_ADDR
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_4_FRAME_POWER_DBM_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_FP0R39_HE996X2_4_FRAME_POWER_DBM_SHFT  0


#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R40_ADDR
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R40_ADDR
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_9_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R40_ADDR
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_9_FRAME_POWER_DBM_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_9_FRAME_POWER_DBM_SHFT  8
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_8_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R40_ADDR
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_8_FRAME_POWER_DBM_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_FP0R40_HE996X2_8_FRAME_POWER_DBM_SHFT  0


#define BN1_WF_TMAC_TOP_FP0R41_EHT26_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R41_ADDR
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R41_ADDR
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R41_ADDR
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R41_ADDR
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R41_EHT26_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R42_EHT26_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R42_ADDR
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R42_ADDR
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R42_ADDR
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R42_ADDR
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R42_EHT26_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R43_EHT26_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R43_ADDR
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R43_ADDR
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R43_ADDR
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R43_ADDR
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R43_EHT26_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R44_EHT26_15_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R44_ADDR
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_15_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_15_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_14_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R44_ADDR
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_14_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_14_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_13_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R44_ADDR
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_13_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_13_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_12_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R44_ADDR
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_12_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R44_EHT26_12_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R45_EHT52_3_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R45_ADDR
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_3_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_3_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_2_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R45_ADDR
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_2_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_2_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_1_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R45_ADDR
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_1_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_1_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_0_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R45_ADDR
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_0_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R45_EHT52_0_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R46_EHT52_7_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R46_ADDR
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_7_FRAME_POWER_DBM_MASK    0xFF000000
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_7_FRAME_POWER_DBM_SHFT    24
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_6_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R46_ADDR
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_6_FRAME_POWER_DBM_MASK    0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_6_FRAME_POWER_DBM_SHFT    16
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_5_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R46_ADDR
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_5_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_5_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_4_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R46_ADDR
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_4_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R46_EHT52_4_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R47_EHT52_11_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R47_ADDR
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_11_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_11_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_10_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R47_ADDR
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_10_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_10_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_9_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R47_ADDR
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_9_FRAME_POWER_DBM_MASK    0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_9_FRAME_POWER_DBM_SHFT    8
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_8_FRAME_POWER_DBM_ADDR    BN1_WF_TMAC_TOP_FP0R47_ADDR
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_8_FRAME_POWER_DBM_MASK    0x000000FF
#define BN1_WF_TMAC_TOP_FP0R47_EHT52_8_FRAME_POWER_DBM_SHFT    0


#define BN1_WF_TMAC_TOP_FP0R48_EHT52_15_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R48_ADDR
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_15_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_15_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_14_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R48_ADDR
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_14_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_14_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_13_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R48_ADDR
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_13_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_13_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_12_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R48_ADDR
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_12_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R48_EHT52_12_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R49_EHT106_3_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R49_ADDR
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_3_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_3_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_2_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R49_ADDR
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_2_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_2_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_1_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R49_ADDR
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_1_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_1_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_0_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R49_ADDR
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_0_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R49_EHT106_0_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R50_EHT106_7_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R50_ADDR
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_7_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_7_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_6_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R50_ADDR
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_6_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_6_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_5_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R50_ADDR
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_5_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_5_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_4_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R50_ADDR
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_4_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R50_EHT106_4_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R51_EHT106_11_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R51_ADDR
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_11_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_11_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_10_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R51_ADDR
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_10_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_10_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_9_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R51_ADDR
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_9_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_9_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_8_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R51_ADDR
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_8_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R51_EHT106_8_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R52_EHT106_15_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R52_ADDR
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_15_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_15_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_14_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R52_ADDR
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_14_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_14_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_13_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R52_ADDR
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_13_FRAME_POWER_DBM_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_13_FRAME_POWER_DBM_SHFT  8
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_12_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R52_ADDR
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_12_FRAME_POWER_DBM_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_FP0R52_EHT106_12_FRAME_POWER_DBM_SHFT  0


#define BN1_WF_TMAC_TOP_FP0R53_EHT242_3_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R53_ADDR
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_3_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_3_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_2_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R53_ADDR
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_2_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_2_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_1_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R53_ADDR
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_1_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_1_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_0_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R53_ADDR
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_0_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R53_EHT242_0_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R54_EHT242_7_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R54_ADDR
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_7_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_7_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_6_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R54_ADDR
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_6_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_6_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_5_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R54_ADDR
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_5_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_5_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_4_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R54_ADDR
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_4_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R54_EHT242_4_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R55_EHT242_11_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R55_ADDR
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_11_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_11_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_10_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R55_ADDR
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_10_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_10_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_9_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R55_ADDR
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_9_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_9_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_8_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R55_ADDR
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_8_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R55_EHT242_8_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R56_EHT242_15_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R56_ADDR
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_15_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_15_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_14_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R56_ADDR
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_14_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_14_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_13_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R56_ADDR
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_13_FRAME_POWER_DBM_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_13_FRAME_POWER_DBM_SHFT  8
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_12_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R56_ADDR
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_12_FRAME_POWER_DBM_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_FP0R56_EHT242_12_FRAME_POWER_DBM_SHFT  0


#define BN1_WF_TMAC_TOP_FP0R57_EHT484_3_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R57_ADDR
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_3_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_3_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_2_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R57_ADDR
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_2_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_2_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_1_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R57_ADDR
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_1_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_1_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_0_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R57_ADDR
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_0_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R57_EHT484_0_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R58_EHT484_7_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R58_ADDR
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_7_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_7_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_6_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R58_ADDR
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_6_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_6_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_5_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R58_ADDR
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_5_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_5_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_4_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R58_ADDR
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_4_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R58_EHT484_4_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R59_EHT484_11_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R59_ADDR
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_11_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_11_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_10_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R59_ADDR
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_10_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_10_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_9_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R59_ADDR
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_9_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_9_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_8_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R59_ADDR
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_8_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R59_EHT484_8_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R60_EHT484_15_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R60_ADDR
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_15_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_15_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_14_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R60_ADDR
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_14_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_14_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_13_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R60_ADDR
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_13_FRAME_POWER_DBM_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_13_FRAME_POWER_DBM_SHFT  8
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_12_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R60_ADDR
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_12_FRAME_POWER_DBM_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_FP0R60_EHT484_12_FRAME_POWER_DBM_SHFT  0


#define BN1_WF_TMAC_TOP_FP0R61_EHT996_3_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R61_ADDR
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_3_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_3_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_2_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R61_ADDR
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_2_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_2_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_1_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R61_ADDR
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_1_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_1_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_0_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R61_ADDR
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_0_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R61_EHT996_0_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R62_EHT996_7_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R62_ADDR
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_7_FRAME_POWER_DBM_MASK   0xFF000000
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_7_FRAME_POWER_DBM_SHFT   24
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_6_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R62_ADDR
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_6_FRAME_POWER_DBM_MASK   0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_6_FRAME_POWER_DBM_SHFT   16
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_5_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R62_ADDR
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_5_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_5_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_4_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R62_ADDR
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_4_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R62_EHT996_4_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R63_EHT996_11_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R63_ADDR
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_11_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_11_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_10_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R63_ADDR
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_10_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_10_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_9_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R63_ADDR
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_9_FRAME_POWER_DBM_MASK   0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_9_FRAME_POWER_DBM_SHFT   8
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_8_FRAME_POWER_DBM_ADDR   BN1_WF_TMAC_TOP_FP0R63_ADDR
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_8_FRAME_POWER_DBM_MASK   0x000000FF
#define BN1_WF_TMAC_TOP_FP0R63_EHT996_8_FRAME_POWER_DBM_SHFT   0


#define BN1_WF_TMAC_TOP_FP0R64_EHT996_15_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R64_ADDR
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_15_FRAME_POWER_DBM_MASK  0xFF000000
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_15_FRAME_POWER_DBM_SHFT  24
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_14_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R64_ADDR
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_14_FRAME_POWER_DBM_MASK  0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_14_FRAME_POWER_DBM_SHFT  16
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_13_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R64_ADDR
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_13_FRAME_POWER_DBM_MASK  0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_13_FRAME_POWER_DBM_SHFT  8
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_12_FRAME_POWER_DBM_ADDR  BN1_WF_TMAC_TOP_FP0R64_ADDR
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_12_FRAME_POWER_DBM_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_FP0R64_EHT996_12_FRAME_POWER_DBM_SHFT  0


#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R65_ADDR
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R65_ADDR
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R65_ADDR
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R65_ADDR
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R65_EHT996X2_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R66_ADDR
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R66_ADDR
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R66_ADDR
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R66_ADDR
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R66_EHT996X2_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R67_ADDR
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R67_ADDR
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R67_ADDR
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R67_ADDR
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R67_EHT996X2_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R68_ADDR
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R68_ADDR
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R68_ADDR
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R68_ADDR
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R68_EHT996X2_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R69_ADDR
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R69_ADDR
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R69_ADDR
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R69_ADDR
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R69_EHT996X4_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R70_ADDR
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R70_ADDR
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R70_ADDR
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R70_ADDR
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R70_EHT996X4_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R71_ADDR
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R71_ADDR
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R71_ADDR
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R71_ADDR
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R71_EHT996X4_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R72_ADDR
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R72_ADDR
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R72_ADDR
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R72_ADDR
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R72_EHT996X4_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R73_ADDR
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R73_ADDR
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R73_ADDR
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R73_ADDR
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R73_EHT26_52_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R74_ADDR
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R74_ADDR
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R74_ADDR
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R74_ADDR
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R74_EHT26_52_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R75_ADDR
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R75_ADDR
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R75_ADDR
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R75_ADDR
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R75_EHT26_52_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R76_ADDR
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R76_ADDR
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R76_ADDR
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R76_ADDR
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R76_EHT26_52_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R77_ADDR
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R77_ADDR
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R77_ADDR
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R77_ADDR
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R77_EHT26_106_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R78_ADDR
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R78_ADDR
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R78_ADDR
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R78_ADDR
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R78_EHT26_106_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R79_ADDR
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R79_ADDR
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R79_ADDR
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R79_ADDR
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R79_EHT26_106_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R80_ADDR
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R80_ADDR
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R80_ADDR
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R80_ADDR
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R80_EHT26_106_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R81_ADDR
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R81_ADDR
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R81_ADDR
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R81_ADDR
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R81_EHT484_242_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R82_ADDR
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R82_ADDR
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R82_ADDR
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R82_ADDR
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R82_EHT484_242_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R83_ADDR
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R83_ADDR
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R83_ADDR
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R83_ADDR
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R83_EHT484_242_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R84_ADDR
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R84_ADDR
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R84_ADDR
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R84_ADDR
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R84_EHT484_242_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R85_ADDR
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R85_ADDR
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R85_ADDR
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R85_ADDR
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R85_EHT996_484_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R86_ADDR
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R86_ADDR
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R86_ADDR
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R86_ADDR
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R86_EHT996_484_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R87_ADDR
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R87_ADDR
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R87_ADDR
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R87_ADDR
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R87_EHT996_484_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R88_ADDR
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R88_ADDR
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R88_ADDR
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R88_ADDR
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R88_EHT996_484_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R89_ADDR
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R89_ADDR
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R89_ADDR
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R89_ADDR
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R89_EHT996_484_242_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R90_ADDR
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R90_ADDR
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R90_ADDR
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R90_ADDR
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R90_EHT996_484_242_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R91_ADDR
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R91_ADDR
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R91_ADDR
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R91_ADDR
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R91_EHT996_484_242_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R92_ADDR
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R92_ADDR
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R92_ADDR
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R92_ADDR
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R92_EHT996_484_242_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R93_ADDR
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R93_ADDR
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R93_ADDR
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R93_ADDR
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R93_EHT996X2_484_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R94_ADDR
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R94_ADDR
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R94_ADDR
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R94_ADDR
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R94_EHT996X2_484_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R95_ADDR
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R95_ADDR
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R95_ADDR
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R95_ADDR
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R95_EHT996X2_484_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R96_ADDR
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R96_ADDR
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R96_ADDR
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R96_ADDR
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R96_EHT996X2_484_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R97_ADDR
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R97_ADDR
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R97_ADDR
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R97_ADDR
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R97_EHT996X3_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R98_ADDR
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R98_ADDR
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R98_ADDR
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R98_ADDR
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R98_EHT996X3_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R99_ADDR
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R99_ADDR
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R99_ADDR
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R99_ADDR
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R99_EHT996X3_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R100_ADDR
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R100_ADDR
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R100_ADDR
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R100_ADDR
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R100_EHT996X3_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_3_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R101_ADDR
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_3_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_3_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_2_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R101_ADDR
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_2_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_2_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_1_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R101_ADDR
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_1_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_1_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_0_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R101_ADDR
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_0_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R101_EHT996X3_484_0_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_7_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R102_ADDR
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_7_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_7_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_6_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R102_ADDR
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_6_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_6_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_5_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R102_ADDR
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_5_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_5_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_4_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R102_ADDR
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_4_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R102_EHT996X3_484_4_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_11_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R103_ADDR
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_11_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_11_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_10_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R103_ADDR
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_10_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_10_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_9_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R103_ADDR
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_9_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_9_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_8_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R103_ADDR
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_8_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R103_EHT996X3_484_8_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_15_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R104_ADDR
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_15_FRAME_POWER_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_15_FRAME_POWER_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_14_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R104_ADDR
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_14_FRAME_POWER_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_14_FRAME_POWER_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_13_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R104_ADDR
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_13_FRAME_POWER_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_13_FRAME_POWER_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_12_FRAME_POWER_DBM_ADDR BN1_WF_TMAC_TOP_FP0R104_ADDR
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_12_FRAME_POWER_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_FP0R104_EHT996X3_484_12_FRAME_POWER_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_FP0R105_PLRP3_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R105_ADDR
#define BN1_WF_TMAC_TOP_FP0R105_PLRP3_FRAME_POWER_DBM_MASK     0xFF000000
#define BN1_WF_TMAC_TOP_FP0R105_PLRP3_FRAME_POWER_DBM_SHFT     24
#define BN1_WF_TMAC_TOP_FP0R105_PLRP2_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R105_ADDR
#define BN1_WF_TMAC_TOP_FP0R105_PLRP2_FRAME_POWER_DBM_MASK     0x00FF0000
#define BN1_WF_TMAC_TOP_FP0R105_PLRP2_FRAME_POWER_DBM_SHFT     16
#define BN1_WF_TMAC_TOP_FP0R105_PLRP1_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R105_ADDR
#define BN1_WF_TMAC_TOP_FP0R105_PLRP1_FRAME_POWER_DBM_MASK     0x0000FF00
#define BN1_WF_TMAC_TOP_FP0R105_PLRP1_FRAME_POWER_DBM_SHFT     8
#define BN1_WF_TMAC_TOP_FP0R105_PLRP0_FRAME_POWER_DBM_ADDR     BN1_WF_TMAC_TOP_FP0R105_ADDR
#define BN1_WF_TMAC_TOP_FP0R105_PLRP0_FRAME_POWER_DBM_MASK     0x000000FF
#define BN1_WF_TMAC_TOP_FP0R105_PLRP0_FRAME_POWER_DBM_SHFT     0


#define BN1_WF_TMAC_TOP_MAX_FPCR_FRAME_POWER_MAX_DBM_ADDR      BN1_WF_TMAC_TOP_MAX_FPCR_ADDR
#define BN1_WF_TMAC_TOP_MAX_FPCR_FRAME_POWER_MAX_DBM_MASK      0x000000FF
#define BN1_WF_TMAC_TOP_MAX_FPCR_FRAME_POWER_MAX_DBM_SHFT      0


#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW160_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW160_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW160_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW80_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW80_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW80_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW40_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW40_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW40_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW20_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW20_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_VHT_FP0CR_VHT_BW20_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE242_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE242_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE242_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE106_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE106_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE106_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE52_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE52_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE52_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE26_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE26_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_HE_FP0CR0_HE26_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE996X2_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_HE_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE996X2_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE996X2_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE996_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_HE_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE996_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE996_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE484_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_HE_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE484_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_HE_FP0CR1_HE484_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT242_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT242_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT242_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT106_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT106_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT106_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT52_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT52_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT52_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT26_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT26_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_EHT_FP0CR0_EHT26_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996X4_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996X4_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996X4_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996X2_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996X2_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996X2_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT996_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT484_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT484_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_EHT_FP0CR1_EHT484_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT996_484_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT996_484_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT996_484_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT484_242_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT484_242_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT484_242_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT26_106_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT26_106_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT26_106_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT26_52_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT26_52_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_EHT_FP0CR2_EHT26_52_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_484_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_484_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_484_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X2_484_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X2_484_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996X2_484_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996_484_242_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996_484_242_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_EHT_FP0CR3_EHT996_484_242_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR0_RU52BW20_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR0_RU52BW20_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR0_RU52BW20_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR0_RU26BW20_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR0_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR0_RU26BW20_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR0_RU26BW20_LO_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR1_RU52BW20_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR1_RU52BW20_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR1_RU52BW20_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR1_RU26BW20_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR1_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR1_RU26BW20_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR1_RU26BW20_CE_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR2_RU52BW20_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR2_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR2_RU52BW20_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR2_RU52BW20_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR2_RU26BW20_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR2_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR2_RU26BW20_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR2_RU26BW20_HI_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU106BW40_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR3_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU106BW40_LO_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU106BW40_LO_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU52BW40_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR3_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU52BW40_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU52BW40_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU26BW40_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR3_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU26BW40_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR3_RU26BW40_LO_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU106BW40_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR4_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU106BW40_CE_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU106BW40_CE_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU52BW40_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR4_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU52BW40_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU52BW40_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU26BW40_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR4_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU26BW40_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR4_RU26BW40_CE_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU106BW40_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR5_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU106BW40_HI_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU106BW40_HI_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU52BW40_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR5_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU52BW40_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU52BW40_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU26BW40_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR5_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU26BW40_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR5_RU26BW40_HI_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU242BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU242BW80_LO_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU242BW80_LO_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU106BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU106BW80_LO_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU106BW80_LO_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU52BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU52BW80_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU52BW80_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU26BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU26BW80_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR6_RU26BW80_LO_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU242BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU242BW80_CE_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU242BW80_CE_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU106BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU106BW80_CE_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU106BW80_CE_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU52BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU52BW80_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU52BW80_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU26BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU26BW80_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR7_RU26BW80_CE_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU242BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU242BW80_HI_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU242BW80_HI_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU106BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU106BW80_HI_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU106BW80_HI_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU52BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU52BW80_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU52BW80_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU26BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU26BW80_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR8_RU26BW80_HI_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU242BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU242BW160_LO_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU242BW160_LO_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU106BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU106BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU106BW160_LO_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU52BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU52BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU52BW160_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU26BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU26BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR9_RU26BW160_LO_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU242BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU242BW160_CE_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU242BW160_CE_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU106BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU106BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU106BW160_CE_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU52BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU52BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU52BW160_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU26BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU26BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR10_RU26BW160_CE_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU242BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU242BW160_HI_FRAME_POWER_MAX_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU242BW160_HI_FRAME_POWER_MAX_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU106BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU106BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU106BW160_HI_FRAME_POWER_MAX_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU52BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU52BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU52BW160_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU26BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU26BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR11_RU26BW160_HI_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR12_RU484BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR12_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR12_RU484BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR12_RU484BW160_LO_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR13_RU484BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR13_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR13_RU484BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR13_RU484BW160_CE_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_SRU_FP0CR14_RU484BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN1_WF_TMAC_TOP_SRU_FP0CR14_ADDR
#define BN1_WF_TMAC_TOP_SRU_FP0CR14_RU484BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_SRU_FP0CR14_RU484BW160_HI_FRAME_POWER_MAX_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM320_FRAME_POWER_OFFSET_DBM_ADDR BN1_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM320_FRAME_POWER_OFFSET_DBM_MASK 0xFF000000
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM320_FRAME_POWER_OFFSET_DBM_SHFT 24
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM160_FRAME_POWER_OFFSET_DBM_ADDR BN1_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM160_FRAME_POWER_OFFSET_DBM_MASK 0x00FF0000
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM160_FRAME_POWER_OFFSET_DBM_SHFT 16
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM80_FRAME_POWER_OFFSET_DBM_ADDR BN1_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM80_FRAME_POWER_OFFSET_DBM_MASK 0x0000FF00
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM80_FRAME_POWER_OFFSET_DBM_SHFT 8
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM40_FRAME_POWER_OFFSET_DBM_ADDR BN1_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM40_FRAME_POWER_OFFSET_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_OFST_FPCR_LG_OFDM40_FRAME_POWER_OFFSET_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_MIN_FPCR_FRAME_POWER_MIN_DBM_ADDR      BN1_WF_TMAC_TOP_MIN_FPCR_ADDR
#define BN1_WF_TMAC_TOP_MIN_FPCR_FRAME_POWER_MIN_DBM_MASK      0x000000FF
#define BN1_WF_TMAC_TOP_MIN_FPCR_FRAME_POWER_MIN_DBM_SHFT      0


#define BN1_WF_TMAC_TOP_OFST2_FPCR_FTM_ACK_POWER_OFFSET_DBM_ADDR BN1_WF_TMAC_TOP_OFST2_FPCR_ADDR
#define BN1_WF_TMAC_TOP_OFST2_FPCR_FTM_ACK_POWER_OFFSET_DBM_MASK 0x000000FF
#define BN1_WF_TMAC_TOP_OFST2_FPCR_FTM_ACK_POWER_OFFSET_DBM_SHFT 0


#define BN1_WF_TMAC_TOP_ACTXOPLR2_AC13LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR2_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR2_AC13LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR2_AC13LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR2_AC12LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR2_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR2_AC12LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR2_AC12LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_ACTXOPLR3_AC11LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR3_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR3_AC11LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR3_AC11LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR3_AC10LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR3_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR3_AC10LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR3_AC10LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_ACTXOPLR4_AC23LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR4_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR4_AC23LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR4_AC23LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR4_AC22LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR4_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR4_AC22LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR4_AC22LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_ACTXOPLR5_AC21LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR5_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR5_AC21LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR5_AC21LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR5_AC20LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR5_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR5_AC20LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR5_AC20LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_ACTXOPLR6_AC33LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR6_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR6_AC33LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR6_AC33LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR6_AC32LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR6_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR6_AC32LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR6_AC32LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_ACTXOPLR7_AC31LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR7_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR7_AC31LIMIT_MASK               0xFFFF0000
#define BN1_WF_TMAC_TOP_ACTXOPLR7_AC31LIMIT_SHFT               16
#define BN1_WF_TMAC_TOP_ACTXOPLR7_AC30LIMIT_ADDR               BN1_WF_TMAC_TOP_ACTXOPLR7_ADDR
#define BN1_WF_TMAC_TOP_ACTXOPLR7_AC30LIMIT_MASK               0x0000FFFF
#define BN1_WF_TMAC_TOP_ACTXOPLR7_AC30LIMIT_SHFT               0


#define BN1_WF_TMAC_TOP_BRCR0_BFEE_PE_ADDR                     BN1_WF_TMAC_TOP_BRCR0_ADDR
#define BN1_WF_TMAC_TOP_BRCR0_BFEE_PE_MASK                     0x00030000
#define BN1_WF_TMAC_TOP_BRCR0_BFEE_PE_SHFT                     16


#define BN1_WF_TMAC_TOP_BRCR1_BFEE_SPE_IDX_ADDR                BN1_WF_TMAC_TOP_BRCR1_ADDR
#define BN1_WF_TMAC_TOP_BRCR1_BFEE_SPE_IDX_MASK                0x1F000000
#define BN1_WF_TMAC_TOP_BRCR1_BFEE_SPE_IDX_SHFT                24


#define BN1_WF_TMAC_TOP_BRVHTCR0_BFEE_VHT_PE_ADDR              BN1_WF_TMAC_TOP_BRVHTCR0_ADDR
#define BN1_WF_TMAC_TOP_BRVHTCR0_BFEE_VHT_PE_MASK              0x00030000
#define BN1_WF_TMAC_TOP_BRVHTCR0_BFEE_VHT_PE_SHFT              16


#define BN1_WF_TMAC_TOP_BRVHTCR1_BFEE_VHT_SPE_IDX_ADDR         BN1_WF_TMAC_TOP_BRVHTCR1_ADDR
#define BN1_WF_TMAC_TOP_BRVHTCR1_BFEE_VHT_SPE_IDX_MASK         0x1F000000
#define BN1_WF_TMAC_TOP_BRVHTCR1_BFEE_VHT_SPE_IDX_SHFT         24


#define BN1_WF_TMAC_TOP_BRHECR0_BFEE_HE_PE_ADDR                BN1_WF_TMAC_TOP_BRHECR0_ADDR
#define BN1_WF_TMAC_TOP_BRHECR0_BFEE_HE_PE_MASK                0x00030000
#define BN1_WF_TMAC_TOP_BRHECR0_BFEE_HE_PE_SHFT                16


#define BN1_WF_TMAC_TOP_BRHECR1_BFEE_HE_SPE_IDX_ADDR           BN1_WF_TMAC_TOP_BRHECR1_ADDR
#define BN1_WF_TMAC_TOP_BRHECR1_BFEE_HE_SPE_IDX_MASK           0x1F000000
#define BN1_WF_TMAC_TOP_BRHECR1_BFEE_HE_SPE_IDX_SHFT           24


#define BN1_WF_TMAC_TOP_BREHTCR0_BFEE_EHT_PE_ADDR              BN1_WF_TMAC_TOP_BREHTCR0_ADDR
#define BN1_WF_TMAC_TOP_BREHTCR0_BFEE_EHT_PE_MASK              0x00030000
#define BN1_WF_TMAC_TOP_BREHTCR0_BFEE_EHT_PE_SHFT              16


#define BN1_WF_TMAC_TOP_BREHTCR1_BFEE_EHT_SPE_IDX_ADDR         BN1_WF_TMAC_TOP_BREHTCR1_ADDR
#define BN1_WF_TMAC_TOP_BREHTCR1_BFEE_EHT_SPE_IDX_MASK         0x1F000000
#define BN1_WF_TMAC_TOP_BREHTCR1_BFEE_EHT_SPE_IDX_SHFT         24


#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC3_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC3_TID_MASK          0x70000000
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC3_TID_SHFT          28
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC2_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC2_TID_MASK          0x07000000
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC2_TID_SHFT          24
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC1_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC1_TID_MASK          0x00700000
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC1_TID_SHFT          20
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC0_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC0_TID_MASK          0x00070000
#define BN1_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC0_TID_SHFT          16
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC3_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC3_TID_MASK          0x00007000
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC3_TID_SHFT          12
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC2_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC2_TID_MASK          0x00000700
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC2_TID_SHFT          8
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC1_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC1_TID_MASK          0x00000070
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC1_TID_SHFT          4
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC0_TID_ADDR          BN1_WF_TMAC_TOP_TFCR4_ADDR
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC0_TID_MASK          0x00000007
#define BN1_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC0_TID_SHFT          0


#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_CLR_ADDR    BN1_WF_TMAC_TOP_TFCR8_ADDR
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_CLR_MASK    0x80000000
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_CLR_SHFT    31
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_ADDR        BN1_WF_TMAC_TOP_TFCR8_ADDR
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_MASK        0x40000000
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_SHFT        30
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_ADDR            BN1_WF_TMAC_TOP_TFCR8_ADDR
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_MASK            0x0003FFFF
#define BN1_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_SHFT            0


#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_CLR_ADDR    BN1_WF_TMAC_TOP_TFCR9_ADDR
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_CLR_MASK    0x80000000
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_CLR_SHFT    31
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_ADDR        BN1_WF_TMAC_TOP_TFCR9_ADDR
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_MASK        0x40000000
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_SHFT        30
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_ADDR            BN1_WF_TMAC_TOP_TFCR9_ADDR
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_MASK            0x0003FFFF
#define BN1_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_SHFT            0


#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_CLR_ADDR   BN1_WF_TMAC_TOP_TFCR10_ADDR
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_CLR_MASK   0x80000000
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_CLR_SHFT   31
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_ADDR       BN1_WF_TMAC_TOP_TFCR10_ADDR
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_MASK       0x40000000
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_SHFT       30
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_ADDR           BN1_WF_TMAC_TOP_TFCR10_ADDR
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_MASK           0x0003FFFF
#define BN1_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_SHFT           0


#define BN1_WF_TMAC_TOP_SRTCR3_BSSID10_17_SPATIAL_REUSE_ADDR   BN1_WF_TMAC_TOP_SRTCR3_ADDR
#define BN1_WF_TMAC_TOP_SRTCR3_BSSID10_17_SPATIAL_REUSE_MASK   0xFFFFFFFF
#define BN1_WF_TMAC_TOP_SRTCR3_BSSID10_17_SPATIAL_REUSE_SHFT   0


#define BN1_WF_TMAC_TOP_SRTCR4_BSSID18_1F_SPATIAL_REUSE_ADDR   BN1_WF_TMAC_TOP_SRTCR4_ADDR
#define BN1_WF_TMAC_TOP_SRTCR4_BSSID18_1F_SPATIAL_REUSE_MASK   0xFFFFFFFF
#define BN1_WF_TMAC_TOP_SRTCR4_BSSID18_1F_SPATIAL_REUSE_SHFT   0


#define BN1_WF_TMAC_TOP_QNCR0_QN_RESET_SEQ_ADDR                BN1_WF_TMAC_TOP_QNCR0_ADDR
#define BN1_WF_TMAC_TOP_QNCR0_QN_RESET_SEQ_MASK                0x80000000
#define BN1_WF_TMAC_TOP_QNCR0_QN_RESET_SEQ_SHFT                31
#define BN1_WF_TMAC_TOP_QNCR0_QN_INIT_SEQ_ADDR                 BN1_WF_TMAC_TOP_QNCR0_ADDR
#define BN1_WF_TMAC_TOP_QNCR0_QN_INIT_SEQ_MASK                 0x0000FFF0
#define BN1_WF_TMAC_TOP_QNCR0_QN_INIT_SEQ_SHFT                 4
#define BN1_WF_TMAC_TOP_QNCR0_QN_SEQ_RANGE_IN_POWER2_ADDR      BN1_WF_TMAC_TOP_QNCR0_ADDR
#define BN1_WF_TMAC_TOP_QNCR0_QN_SEQ_RANGE_IN_POWER2_MASK      0x0000000F
#define BN1_WF_TMAC_TOP_QNCR0_QN_SEQ_RANGE_IN_POWER2_SHFT      0


#define BN1_WF_TMAC_TOP_QNCR1_QN_QOS_CTRL_ADDR                 BN1_WF_TMAC_TOP_QNCR1_ADDR
#define BN1_WF_TMAC_TOP_QNCR1_QN_QOS_CTRL_MASK                 0x0000FFFF
#define BN1_WF_TMAC_TOP_QNCR1_QN_QOS_CTRL_SHFT                 0


#define BN1_WF_TMAC_TOP_COSRCR_CSRA_DUR_OFFSET_ADDR            BN1_WF_TMAC_TOP_COSRCR_ADDR
#define BN1_WF_TMAC_TOP_COSRCR_CSRA_DUR_OFFSET_MASK            0x00FF0000
#define BN1_WF_TMAC_TOP_COSRCR_CSRA_DUR_OFFSET_SHFT            16
#define BN1_WF_TMAC_TOP_COSRCR_CSRA_NAV_OFFSET_ADDR            BN1_WF_TMAC_TOP_COSRCR_ADDR
#define BN1_WF_TMAC_TOP_COSRCR_CSRA_NAV_OFFSET_MASK            0x000001FF
#define BN1_WF_TMAC_TOP_COSRCR_CSRA_NAV_OFFSET_SHFT            0


#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SRS_EHT_ADDR          BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SRS_EHT_MASK          0x00000400
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SRS_EHT_SHFT          10
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SRS_HE_ADDR           BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SRS_HE_MASK           0x00000200
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SRS_HE_SHFT           9
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_EHT_ADDR          BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_EHT_MASK          0x00000100
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_EHT_SHFT          8
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_HE_ADDR           BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_HE_MASK           0x00000080
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_HE_SHFT           7
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_VHT_ADDR          BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_VHT_MASK          0x00000040
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_ETA_VHT_SHFT          6
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_EHT_ADDR          BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_EHT_MASK          0x00000030
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_EHT_SHFT          4
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_HE_ADDR           BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_HE_MASK           0x0000000C
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_HE_SHFT           2
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_VHT_ADDR          BN1_WF_TMAC_TOP_SPACR_ADDR
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_VHT_MASK          0x00000003
#define BN1_WF_TMAC_TOP_SPACR_SPA_SCHEME_SPA_VHT_SHFT          0


#define BN1_WF_TMAC_TOP_PSCR0_APS_DIS_SX_STS_ADDR              BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_DIS_SX_STS_MASK              0x80000000
#define BN1_WF_TMAC_TOP_PSCR0_APS_DIS_SX_STS_SHFT              31
#define BN1_WF_TMAC_TOP_PSCR0_APS_DIS_RX_STS_ADDR              BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_DIS_RX_STS_MASK              0x40000000
#define BN1_WF_TMAC_TOP_PSCR0_APS_DIS_RX_STS_SHFT              30
#define BN1_WF_TMAC_TOP_PSCR0_APS_OFF_MODE_ADDR                BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_OFF_MODE_MASK                0x20000000
#define BN1_WF_TMAC_TOP_PSCR0_APS_OFF_MODE_SHFT                29
#define BN1_WF_TMAC_TOP_PSCR0_APS_EN_ADDR                      BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_EN_MASK                      0x10000000
#define BN1_WF_TMAC_TOP_PSCR0_APS_EN_SHFT                      28
#define BN1_WF_TMAC_TOP_PSCR0_APS_ACT_STS_ADDR                 BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_ACT_STS_MASK                 0x08000000
#define BN1_WF_TMAC_TOP_PSCR0_APS_ACT_STS_SHFT                 27
#define BN1_WF_TMAC_TOP_PSCR0_APS_HALT_TIME_ADDR               BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_HALT_TIME_MASK               0x03FF0000
#define BN1_WF_TMAC_TOP_PSCR0_APS_HALT_TIME_SHFT               16
#define BN1_WF_TMAC_TOP_PSCR0_APS_ON_TIME_ADDR                 BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_ON_TIME_MASK                 0x0000FC00
#define BN1_WF_TMAC_TOP_PSCR0_APS_ON_TIME_SHFT                 10
#define BN1_WF_TMAC_TOP_PSCR0_APS_OFF_TIME_ADDR                BN1_WF_TMAC_TOP_PSCR0_ADDR
#define BN1_WF_TMAC_TOP_PSCR0_APS_OFF_TIME_MASK                0x000001FE
#define BN1_WF_TMAC_TOP_PSCR0_APS_OFF_TIME_SHFT                1


#define BN1_WF_TMAC_TOP_ICSCR1_ICSRPT_ABORT_CNT_ADDR           BN1_WF_TMAC_TOP_ICSCR1_ADDR
#define BN1_WF_TMAC_TOP_ICSCR1_ICSRPT_ABORT_CNT_MASK           0xFFFF0000
#define BN1_WF_TMAC_TOP_ICSCR1_ICSRPT_ABORT_CNT_SHFT           16
#define BN1_WF_TMAC_TOP_ICSCR1_ICSRPT_FLT_CNT_ADDR             BN1_WF_TMAC_TOP_ICSCR1_ADDR
#define BN1_WF_TMAC_TOP_ICSCR1_ICSRPT_FLT_CNT_MASK             0x0000FFFF
#define BN1_WF_TMAC_TOP_ICSCR1_ICSRPT_FLT_CNT_SHFT             0


#define BN1_WF_TMAC_TOP_DBGCTRL_ERR_IND_CLR_ADDR               BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_ERR_IND_CLR_MASK               0x80000000
#define BN1_WF_TMAC_TOP_DBGCTRL_ERR_IND_CLR_SHFT               31
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_TXV_SEL_ADDR               BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_TXV_SEL_MASK               0x70000000
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_TXV_SEL_SHFT               28
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_BYTE_SEL_ADDR              BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_BYTE_SEL_MASK              0x07000000
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_BYTE_SEL_SHFT              24
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_TFSM_PAGE_ADDR             BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_TFSM_PAGE_MASK             0x00800000
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_TFSM_PAGE_SHFT             23
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_UX_SEL_ADDR                BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_UX_SEL_MASK                0x007F0000
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_UX_SEL_SHFT                16
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_FLAG_SWAP_EN_ADDR          BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_FLAG_SWAP_EN_MASK          0x0000F000
#define BN1_WF_TMAC_TOP_DBGCTRL_DBG_FLAG_SWAP_EN_SHFT          12
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_SEL_ADDR          BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_SEL_MASK          0x00000F00
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_SEL_SHFT          8
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_MODE_ADDR         BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_MODE_MASK         0x00000080
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_MODE_SHFT         7
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_EN_ADDR           BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_EN_MASK           0x00000040
#define BN1_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_EN_SHFT           6
#define BN1_WF_TMAC_TOP_DBGCTRL_DBGCTRL_RSV0_ADDR              BN1_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN1_WF_TMAC_TOP_DBGCTRL_DBGCTRL_RSV0_MASK              0x0000003F
#define BN1_WF_TMAC_TOP_DBGCTRL_DBGCTRL_RSV0_SHFT              0


#define BN1_WF_TMAC_TOP_TTRCR0_TF_COMINFO_B31B0_ADDR           BN1_WF_TMAC_TOP_TTRCR0_ADDR
#define BN1_WF_TMAC_TOP_TTRCR0_TF_COMINFO_B31B0_MASK           0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TTRCR0_TF_COMINFO_B31B0_SHFT           0


#define BN1_WF_TMAC_TOP_TTRCR1_TF_COMINFO_B63B32_ADDR          BN1_WF_TMAC_TOP_TTRCR1_ADDR
#define BN1_WF_TMAC_TOP_TTRCR1_TF_COMINFO_B63B32_MASK          0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TTRCR1_TF_COMINFO_B63B32_SHFT          0


#define BN1_WF_TMAC_TOP_TTRCR2_TF_USRINFO_B31B0_ADDR           BN1_WF_TMAC_TOP_TTRCR2_ADDR
#define BN1_WF_TMAC_TOP_TTRCR2_TF_USRINFO_B31B0_MASK           0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TTRCR2_TF_USRINFO_B31B0_SHFT           0


#define BN1_WF_TMAC_TOP_TTRCR3_TF_RESP_TEST_MODE_ADDR          BN1_WF_TMAC_TOP_TTRCR3_ADDR
#define BN1_WF_TMAC_TOP_TTRCR3_TF_RESP_TEST_MODE_MASK          0x80000000
#define BN1_WF_TMAC_TOP_TTRCR3_TF_RESP_TEST_MODE_SHFT          31
#define BN1_WF_TMAC_TOP_TTRCR3_TF_USRINFO_B39B32_ADDR          BN1_WF_TMAC_TOP_TTRCR3_ADDR
#define BN1_WF_TMAC_TOP_TTRCR3_TF_USRINFO_B39B32_MASK          0x000000FF
#define BN1_WF_TMAC_TOP_TTRCR3_TF_USRINFO_B39B32_SHFT          0


#define BN1_WF_TMAC_TOP_TTRCR4_TF_RX_RSSI_20M_B26B0_ADDR       BN1_WF_TMAC_TOP_TTRCR4_ADDR
#define BN1_WF_TMAC_TOP_TTRCR4_TF_RX_RSSI_20M_B26B0_MASK       0x07FFFFFF
#define BN1_WF_TMAC_TOP_TTRCR4_TF_RX_RSSI_20M_B26B0_SHFT       0


#define BN1_WF_TMAC_TOP_TTRCR5_TF_RX_RSSI_20M_B53B27_ADDR      BN1_WF_TMAC_TOP_TTRCR5_ADDR
#define BN1_WF_TMAC_TOP_TTRCR5_TF_RX_RSSI_20M_B53B27_MASK      0x07FFFFFF
#define BN1_WF_TMAC_TOP_TTRCR5_TF_RX_RSSI_20M_B53B27_SHFT      0


#define BN1_WF_TMAC_TOP_TTRCR6_TF_RX_BWD_20M_ADDR              BN1_WF_TMAC_TOP_TTRCR6_ADDR
#define BN1_WF_TMAC_TOP_TTRCR6_TF_RX_BWD_20M_MASK              0xFF000000
#define BN1_WF_TMAC_TOP_TTRCR6_TF_RX_BWD_20M_SHFT              24
#define BN1_WF_TMAC_TOP_TTRCR6_TF_RX_RSSI_20M_B71B54_ADDR      BN1_WF_TMAC_TOP_TTRCR6_ADDR
#define BN1_WF_TMAC_TOP_TTRCR6_TF_RX_RSSI_20M_B71B54_MASK      0x0003FFFF
#define BN1_WF_TMAC_TOP_TTRCR6_TF_RX_RSSI_20M_B71B54_SHFT      0


#define BN1_WF_TMAC_TOP_TTRCR7_TF_USRINFO_AID2007_B31B0_ADDR   BN1_WF_TMAC_TOP_TTRCR7_ADDR
#define BN1_WF_TMAC_TOP_TTRCR7_TF_USRINFO_AID2007_B31B0_MASK   0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TTRCR7_TF_USRINFO_AID2007_B31B0_SHFT   0


#define BN1_WF_TMAC_TOP_TTRCR8_TF_EHTTB_IND_ADDR               BN1_WF_TMAC_TOP_TTRCR8_ADDR
#define BN1_WF_TMAC_TOP_TTRCR8_TF_EHTTB_IND_MASK               0x80000000
#define BN1_WF_TMAC_TOP_TTRCR8_TF_EHTTB_IND_SHFT               31
#define BN1_WF_TMAC_TOP_TTRCR8_TF_USRINFO_AID2007_B39B32_ADDR  BN1_WF_TMAC_TOP_TTRCR8_ADDR
#define BN1_WF_TMAC_TOP_TTRCR8_TF_USRINFO_AID2007_B39B32_MASK  0x000000FF
#define BN1_WF_TMAC_TOP_TTRCR8_TF_USRINFO_AID2007_B39B32_SHFT  0


#define BN1_WF_TMAC_TOP_TTRCR9_TF_COMINFO_DEP_ADDR             BN1_WF_TMAC_TOP_TTRCR9_ADDR
#define BN1_WF_TMAC_TOP_TTRCR9_TF_COMINFO_DEP_MASK             0x0000FFFF
#define BN1_WF_TMAC_TOP_TTRCR9_TF_COMINFO_DEP_SHFT             0


#define BN1_WF_TMAC_TOP_DBGR0_DBGR0_ADDR                       BN1_WF_TMAC_TOP_DBGR0_ADDR
#define BN1_WF_TMAC_TOP_DBGR0_DBGR0_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_DBGR0_DBGR0_SHFT                       0


#define BN1_WF_TMAC_TOP_DBGR1_DBGR1_ADDR                       BN1_WF_TMAC_TOP_DBGR1_ADDR
#define BN1_WF_TMAC_TOP_DBGR1_DBGR1_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_DBGR1_DBGR1_SHFT                       0


#define BN1_WF_TMAC_TOP_DBGR2_DBGR2_ADDR                       BN1_WF_TMAC_TOP_DBGR2_ADDR
#define BN1_WF_TMAC_TOP_DBGR2_DBGR2_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_DBGR2_DBGR2_SHFT                       0


#define BN1_WF_TMAC_TOP_DBGR3_DBGR3_ADDR                       BN1_WF_TMAC_TOP_DBGR3_ADDR
#define BN1_WF_TMAC_TOP_DBGR3_DBGR3_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_DBGR3_DBGR3_SHFT                       0


#define BN1_WF_TMAC_TOP_TXINFO0_TXINFO0_ADDR                   BN1_WF_TMAC_TOP_TXINFO0_ADDR
#define BN1_WF_TMAC_TOP_TXINFO0_TXINFO0_MASK                   0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXINFO0_TXINFO0_SHFT                   0


#define BN1_WF_TMAC_TOP_TXINFO1_TXINFO1_ADDR                   BN1_WF_TMAC_TOP_TXINFO1_ADDR
#define BN1_WF_TMAC_TOP_TXINFO1_TXINFO1_MASK                   0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXINFO1_TXINFO1_SHFT                   0


#define BN1_WF_TMAC_TOP_TXV0_TXV0_ADDR                         BN1_WF_TMAC_TOP_TXV0_ADDR
#define BN1_WF_TMAC_TOP_TXV0_TXV0_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV0_TXV0_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV1_TXV1_ADDR                         BN1_WF_TMAC_TOP_TXV1_ADDR
#define BN1_WF_TMAC_TOP_TXV1_TXV1_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV1_TXV1_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV2_TXV2_ADDR                         BN1_WF_TMAC_TOP_TXV2_ADDR
#define BN1_WF_TMAC_TOP_TXV2_TXV2_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV2_TXV2_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV3_TXV3_ADDR                         BN1_WF_TMAC_TOP_TXV3_ADDR
#define BN1_WF_TMAC_TOP_TXV3_TXV3_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV3_TXV3_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV4_TXV4_ADDR                         BN1_WF_TMAC_TOP_TXV4_ADDR
#define BN1_WF_TMAC_TOP_TXV4_TXV4_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV4_TXV4_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV5_TXV5_ADDR                         BN1_WF_TMAC_TOP_TXV5_ADDR
#define BN1_WF_TMAC_TOP_TXV5_TXV5_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV5_TXV5_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV6_TXV6_ADDR                         BN1_WF_TMAC_TOP_TXV6_ADDR
#define BN1_WF_TMAC_TOP_TXV6_TXV6_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV6_TXV6_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV7_TXV7_ADDR                         BN1_WF_TMAC_TOP_TXV7_ADDR
#define BN1_WF_TMAC_TOP_TXV7_TXV7_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV7_TXV7_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV8_TXV8_ADDR                         BN1_WF_TMAC_TOP_TXV8_ADDR
#define BN1_WF_TMAC_TOP_TXV8_TXV8_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV8_TXV8_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV9_TXV9_ADDR                         BN1_WF_TMAC_TOP_TXV9_ADDR
#define BN1_WF_TMAC_TOP_TXV9_TXV9_MASK                         0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV9_TXV9_SHFT                         0


#define BN1_WF_TMAC_TOP_TXV10_TXV10_ADDR                       BN1_WF_TMAC_TOP_TXV10_ADDR
#define BN1_WF_TMAC_TOP_TXV10_TXV10_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV10_TXV10_SHFT                       0


#define BN1_WF_TMAC_TOP_TXV11_TXV11_ADDR                       BN1_WF_TMAC_TOP_TXV11_ADDR
#define BN1_WF_TMAC_TOP_TXV11_TXV11_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV11_TXV11_SHFT                       0


#define BN1_WF_TMAC_TOP_TXV12_TXV12_ADDR                       BN1_WF_TMAC_TOP_TXV12_ADDR
#define BN1_WF_TMAC_TOP_TXV12_TXV12_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV12_TXV12_SHFT                       0


#define BN1_WF_TMAC_TOP_TXV13_TXV13_ADDR                       BN1_WF_TMAC_TOP_TXV13_ADDR
#define BN1_WF_TMAC_TOP_TXV13_TXV13_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV13_TXV13_SHFT                       0


#define BN1_WF_TMAC_TOP_TXV14_TXV14_ADDR                       BN1_WF_TMAC_TOP_TXV14_ADDR
#define BN1_WF_TMAC_TOP_TXV14_TXV14_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV14_TXV14_SHFT                       0


#define BN1_WF_TMAC_TOP_TXV15_TXV15_ADDR                       BN1_WF_TMAC_TOP_TXV15_ADDR
#define BN1_WF_TMAC_TOP_TXV15_TXV15_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV15_TXV15_SHFT                       0


#define BN1_WF_TMAC_TOP_TXV16_TXV16_ADDR                       BN1_WF_TMAC_TOP_TXV16_ADDR
#define BN1_WF_TMAC_TOP_TXV16_TXV16_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV16_TXV16_SHFT                       0


#define BN1_WF_TMAC_TOP_TXV17_TXV17_ADDR                       BN1_WF_TMAC_TOP_TXV17_ADDR
#define BN1_WF_TMAC_TOP_TXV17_TXV17_MASK                       0xFFFFFFFF
#define BN1_WF_TMAC_TOP_TXV17_TXV17_SHFT                       0


#define BN1_WF_TMAC_TOP_RNG0_LMR_PLD_LEN_ADDR                  BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_LMR_PLD_LEN_MASK                  0x003F0000
#define BN1_WF_TMAC_TOP_RNG0_LMR_PLD_LEN_SHFT                  16
#define BN1_WF_TMAC_TOP_RNG0_LMR_VALID_ADDR                    BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_LMR_VALID_MASK                    0x00008000
#define BN1_WF_TMAC_TOP_RNG0_LMR_VALID_SHFT                    15
#define BN1_WF_TMAC_TOP_RNG0_LMR_ABEND_ADDR                    BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_LMR_ABEND_MASK                    0x00004000
#define BN1_WF_TMAC_TOP_RNG0_LMR_ABEND_SHFT                    14
#define BN1_WF_TMAC_TOP_RNG0_RNDPA_SW_PTSF_EN_ADDR             BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_RNDPA_SW_PTSF_EN_MASK             0x00000800
#define BN1_WF_TMAC_TOP_RNG0_RNDPA_SW_PTSF_EN_SHFT             11
#define BN1_WF_TMAC_TOP_RNG0_BIDI_LMR_EN_ADDR                  BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_BIDI_LMR_EN_MASK                  0x00000400
#define BN1_WF_TMAC_TOP_RNG0_BIDI_LMR_EN_SHFT                  10
#define BN1_WF_TMAC_TOP_RNG0_RPKT_NTB_RNG_UL_ADDR              BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_RPKT_NTB_RNG_UL_MASK              0x00000200
#define BN1_WF_TMAC_TOP_RNG0_RPKT_NTB_RNG_UL_SHFT              9
#define BN1_WF_TMAC_TOP_RNG0_LMR_KEEP_SW_DUR_ADDR              BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_LMR_KEEP_SW_DUR_MASK              0x00000100
#define BN1_WF_TMAC_TOP_RNG0_LMR_KEEP_SW_DUR_SHFT              8
#define BN1_WF_TMAC_TOP_RNG0_LMR_HDR_LEN_ADDR                  BN1_WF_TMAC_TOP_RNG0_ADDR
#define BN1_WF_TMAC_TOP_RNG0_LMR_HDR_LEN_MASK                  0x0000003F
#define BN1_WF_TMAC_TOP_RNG0_LMR_HDR_LEN_SHFT                  0


#define BN1_WF_TMAC_TOP_RNG1_LMR_REQ_ADDR                      BN1_WF_TMAC_TOP_RNG1_ADDR
#define BN1_WF_TMAC_TOP_RNG1_LMR_REQ_MASK                      0x80000000
#define BN1_WF_TMAC_TOP_RNG1_LMR_REQ_SHFT                      31
#define BN1_WF_TMAC_TOP_RNG1_LMR_RW_FAIL_ADDR                  BN1_WF_TMAC_TOP_RNG1_ADDR
#define BN1_WF_TMAC_TOP_RNG1_LMR_RW_FAIL_MASK                  0x40000000
#define BN1_WF_TMAC_TOP_RNG1_LMR_RW_FAIL_SHFT                  30
#define BN1_WF_TMAC_TOP_RNG1_LMR_RW_CMD_ADDR                   BN1_WF_TMAC_TOP_RNG1_ADDR
#define BN1_WF_TMAC_TOP_RNG1_LMR_RW_CMD_MASK                   0x00010000
#define BN1_WF_TMAC_TOP_RNG1_LMR_RW_CMD_SHFT                   16
#define BN1_WF_TMAC_TOP_RNG1_LMR_ADDR_ADDR                     BN1_WF_TMAC_TOP_RNG1_ADDR
#define BN1_WF_TMAC_TOP_RNG1_LMR_ADDR_MASK                     0x0000007F
#define BN1_WF_TMAC_TOP_RNG1_LMR_ADDR_SHFT                     0


#define BN1_WF_TMAC_TOP_RNG2_LMR_WDATA_ADDR                    BN1_WF_TMAC_TOP_RNG2_ADDR
#define BN1_WF_TMAC_TOP_RNG2_LMR_WDATA_MASK                    0xFFFFFFFF
#define BN1_WF_TMAC_TOP_RNG2_LMR_WDATA_SHFT                    0


#define BN1_WF_TMAC_TOP_RNG3_LMR_RDATA_ADDR                    BN1_WF_TMAC_TOP_RNG3_ADDR
#define BN1_WF_TMAC_TOP_RNG3_LMR_RDATA_MASK                    0xFFFFFFFF
#define BN1_WF_TMAC_TOP_RNG3_LMR_RDATA_SHFT                    0


#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_W1C_ADDR                  BN1_WF_TMAC_TOP_RNG4_ADDR
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_W1C_MASK                  0x80000000
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_W1C_SHFT                  31
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_EN_ADDR                   BN1_WF_TMAC_TOP_RNG4_ADDR
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_EN_MASK                   0x01000000
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_EN_SHFT                   24
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_FLAG_ADDR                 BN1_WF_TMAC_TOP_RNG4_ADDR
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_FLAG_MASK                 0x000FFFFF
#define BN1_WF_TMAC_TOP_RNG4_RNG_STS_FLAG_SHFT                 0


#define BN1_WF_TMAC_TOP_ALPL2_ALPL_DUR_ADDR                    BN1_WF_TMAC_TOP_ALPL2_ADDR
#define BN1_WF_TMAC_TOP_ALPL2_ALPL_DUR_MASK                    0xFFFFFFFF
#define BN1_WF_TMAC_TOP_ALPL2_ALPL_DUR_SHFT                    0


#define BN1_WF_TMAC_TOP_FWLG0_FWLOG_PLD_LEN_ADDR               BN1_WF_TMAC_TOP_FWLG0_ADDR
#define BN1_WF_TMAC_TOP_FWLG0_FWLOG_PLD_LEN_MASK               0x00FF0000
#define BN1_WF_TMAC_TOP_FWLG0_FWLOG_PLD_LEN_SHFT               16
#define BN1_WF_TMAC_TOP_FWLG0_FWLOG_HDR_LEN_ADDR               BN1_WF_TMAC_TOP_FWLG0_ADDR
#define BN1_WF_TMAC_TOP_FWLG0_FWLOG_HDR_LEN_MASK               0x0000003F
#define BN1_WF_TMAC_TOP_FWLG0_FWLOG_HDR_LEN_SHFT               0


#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_REQ_ADDR                   BN1_WF_TMAC_TOP_FWLG1_ADDR
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_REQ_MASK                   0x80000000
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_REQ_SHFT                   31
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_RW_FAIL_ADDR               BN1_WF_TMAC_TOP_FWLG1_ADDR
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_RW_FAIL_MASK               0x40000000
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_RW_FAIL_SHFT               30
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_RW_CMD_ADDR                BN1_WF_TMAC_TOP_FWLG1_ADDR
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_RW_CMD_MASK                0x00010000
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_RW_CMD_SHFT                16
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_ADDR_ADDR                  BN1_WF_TMAC_TOP_FWLG1_ADDR
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_ADDR_MASK                  0x0000007F
#define BN1_WF_TMAC_TOP_FWLG1_FWLOG_ADDR_SHFT                  0


#define BN1_WF_TMAC_TOP_FWLG2_FWLOG_WDATA_ADDR                 BN1_WF_TMAC_TOP_FWLG2_ADDR
#define BN1_WF_TMAC_TOP_FWLG2_FWLOG_WDATA_MASK                 0xFFFFFFFF
#define BN1_WF_TMAC_TOP_FWLG2_FWLOG_WDATA_SHFT                 0


#define BN1_WF_TMAC_TOP_FWLG3_FWLOG_RDATA_ADDR                 BN1_WF_TMAC_TOP_FWLG3_ADDR
#define BN1_WF_TMAC_TOP_FWLG3_FWLOG_RDATA_MASK                 0xFFFFFFFF
#define BN1_WF_TMAC_TOP_FWLG3_FWLOG_RDATA_SHFT                 0

#ifdef __cplusplus
}
#endif

#endif // __BN1_WF_TMAC_TOP_REGS_H__
