// Seed: 2033297468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri0 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_15;
  assign id_4 = ~id_12 == id_13;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3
    , id_8,
    input supply0 id_4,
    output tri1 id_5,
    output uwire id_6
);
  wire id_9 = id_4;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_8
  );
endmodule
