// Seed: 3784346113
module module_0 (
    output tri1  id_0,
    input  tri   id_1,
    output uwire id_2,
    output wor   id_3
);
  assign {id_1, 1 !=? 1, 1} = id_1;
  wire id_5;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  wire id_4;
  wire id_5;
  id_6(
      .id_0(""), .id_1(id_5), .id_2(id_2), .id_3(id_1), .id_4(1), .id_5(), .id_6(1)
  );
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
