Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 26 08:43:16 2021
| Host         : LAPTOP-GSKICBGM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dig_clock_control_sets_placed.rpt
| Design       : dig_clock
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           13 |
| Yes          | No                    | No                     |              12 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------+------------------+------------------+----------------+
|          Clock Signal          |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------+------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG             |                   |                  |                1 |              2 |
|  U5/decimalTime_reg[3]_i_2_n_0 |                   |                  |                1 |              8 |
|  sys_clk_IBUF_BUFG             | U0/E[0]           | U0/SR[0]         |                1 |              8 |
|  sys_clk_IBUF_BUFG             | U2/sec[5]_i_1_n_0 |                  |                2 |             12 |
|  sys_clk_IBUF_BUFG             |                   | U0/SR[0]         |               13 |             66 |
+--------------------------------+-------------------+------------------+------------------+----------------+


