

================================================================
== Vitis HLS Report for 'covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2'
================================================================
* Date:           Wed May  8 02:27:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      179|      179|  0.597 us|  0.597 us|  179|  179|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_c2  |      177|      177|        20|          2|          1|    80|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      349|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     11|     1073|      762|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      230|     -|
|Register             |        -|      -|     1577|      224|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     11|     2650|     1565|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U37  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  635|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U38   |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|  388|  127|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  11| 1073|  762|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln201_fu_284_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln206_1_fu_300_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln210_2_fu_311_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln210_3_fu_322_p2             |         +|   0|  0|  18|          11|          11|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_343                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_370                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op82_write_state2    |       and|   0|  0|   2|           1|           1|
    |icmp_fu_360_p2                    |      icmp|   0|  0|  34|          27|           1|
    |icmp_ln201_fu_278_p2              |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln205_fu_332_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln205_1_fu_408_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln205_fu_344_p2                |        or|   0|  0|   2|           1|           1|
    |sel_tmp_fu_422_p2                 |        or|   0|  0|   2|           1|           1|
    |tmp_2_fu_426_p3                   |    select|   0|  0|  63|           1|           1|
    |tmp_7_fu_412_p3                   |    select|   0|  0|  63|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln205_fu_338_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 349|         166|         112|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter6_storemerge_reg_243  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter9_storemerge_reg_243  |   9|          2|   64|        128|
    |ap_sig_allocacmp_k_1                     |   9|          2|   31|         62|
    |grp_fu_253_p0                            |  14|          3|   64|        192|
    |grp_fu_253_p1                            |  14|          3|   64|        192|
    |grp_fu_257_p0                            |  14|          3|   64|        192|
    |grp_fu_257_p1                            |  14|          3|   64|        192|
    |input_r_address0                         |  14|          3|   11|         33|
    |k_fu_88                                  |   9|          2|   31|         62|
    |reg_261                                  |   9|          2|   64|        128|
    |values2Strm_0_blk_n                      |   9|          2|    1|          2|
    |values2Strm_1_blk_n                      |   9|          2|    1|          2|
    |values2_1_address0                       |  14|          3|    4|         12|
    |values2_address0                         |  14|          3|    4|         12|
    |values2_address1                         |  14|          3|    4|         12|
    |values2_d1                               |  14|          3|   64|        192|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 230|         50|  603|       1550|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln201_reg_460                        |  31|   0|   31|          0|
    |add_ln210_3_reg_475                      |  11|   0|   11|          0|
    |add_reg_558                              |  64|   0|   64|          0|
    |ap_CS_fsm                                |   2|   0|    2|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_243  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_storemerge_reg_243  |  64|   0|   64|          0|
    |icmp_ln201_reg_456                       |   1|   0|    1|          0|
    |icmp_reg_486                             |   1|   0|    1|          0|
    |input_r_load_1_reg_517                   |  64|   0|   64|          0|
    |k_fu_88                                  |  31|   0|   31|          0|
    |matValue_reg_532                         |  64|   0|   64|          0|
    |or_ln205_reg_480                         |   1|   0|    1|          0|
    |reg_261                                  |  64|   0|   64|          0|
    |reg_266                                  |  64|   0|   64|          0|
    |values2_1_addr_reg_496                   |   4|   0|    4|          0|
    |values2_1_load_reg_527                   |  64|   0|   64|          0|
    |values2_addr_reg_490                     |   4|   0|    4|          0|
    |values2_load_reg_522                     |  64|   0|   64|          0|
    |icmp_ln201_reg_456                       |  64|  32|    1|          0|
    |icmp_reg_486                             |  64|  32|    1|          0|
    |or_ln205_reg_480                         |  64|  32|    1|          0|
    |values2_1_addr_reg_496                   |  64|  32|    4|          0|
    |values2_1_load_reg_527                   |  64|  32|   64|          0|
    |values2_addr_reg_490                     |  64|  32|    4|          0|
    |values2_load_reg_522                     |  64|  32|   64|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1577| 224| 1268|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2|  return value|
|values2Strm_0_din             |  out|   64|     ap_fifo|                                            values2Strm_0|       pointer|
|values2Strm_0_num_data_valid  |   in|    6|     ap_fifo|                                            values2Strm_0|       pointer|
|values2Strm_0_fifo_cap        |   in|    6|     ap_fifo|                                            values2Strm_0|       pointer|
|values2Strm_0_full_n          |   in|    1|     ap_fifo|                                            values2Strm_0|       pointer|
|values2Strm_0_write           |  out|    1|     ap_fifo|                                            values2Strm_0|       pointer|
|values2Strm_1_din             |  out|   64|     ap_fifo|                                            values2Strm_1|       pointer|
|values2Strm_1_num_data_valid  |   in|    6|     ap_fifo|                                            values2Strm_1|       pointer|
|values2Strm_1_fifo_cap        |   in|    6|     ap_fifo|                                            values2Strm_1|       pointer|
|values2Strm_1_full_n          |   in|    1|     ap_fifo|                                            values2Strm_1|       pointer|
|values2Strm_1_write           |  out|    1|     ap_fifo|                                            values2Strm_1|       pointer|
|smax                          |   in|   31|     ap_none|                                                     smax|        scalar|
|add_ln206                     |   in|   11|     ap_none|                                                add_ln206|        scalar|
|input_r_address0              |  out|   11|   ap_memory|                                                  input_r|         array|
|input_r_ce0                   |  out|    1|   ap_memory|                                                  input_r|         array|
|input_r_q0                    |   in|   64|   ap_memory|                                                  input_r|         array|
|input_r_address1              |  out|   11|   ap_memory|                                                  input_r|         array|
|input_r_ce1                   |  out|    1|   ap_memory|                                                  input_r|         array|
|input_r_q1                    |   in|   64|   ap_memory|                                                  input_r|         array|
|add_ln210                     |   in|   11|     ap_none|                                                add_ln210|        scalar|
|add_ln210_1                   |   in|   11|     ap_none|                                              add_ln210_1|        scalar|
|values2_1_address0            |  out|    4|   ap_memory|                                                values2_1|         array|
|values2_1_ce0                 |  out|    1|   ap_memory|                                                values2_1|         array|
|values2_1_q0                  |   in|   64|   ap_memory|                                                values2_1|         array|
|values2_1_address1            |  out|    4|   ap_memory|                                                values2_1|         array|
|values2_1_ce1                 |  out|    1|   ap_memory|                                                values2_1|         array|
|values2_1_we1                 |  out|    1|   ap_memory|                                                values2_1|         array|
|values2_1_d1                  |  out|   64|   ap_memory|                                                values2_1|         array|
|values2_address0              |  out|    4|   ap_memory|                                                  values2|         array|
|values2_ce0                   |  out|    1|   ap_memory|                                                  values2|         array|
|values2_q0                    |   in|   64|   ap_memory|                                                  values2|         array|
|values2_address1              |  out|    4|   ap_memory|                                                  values2|         array|
|values2_ce1                   |  out|    1|   ap_memory|                                                  values2|         array|
|values2_we1                   |  out|    1|   ap_memory|                                                  values2|         array|
|values2_d1                    |  out|   64|   ap_memory|                                                  values2|         array|
|cols                          |   in|   32|     ap_none|                                                     cols|        scalar|
|cmp18_not                     |   in|    1|     ap_none|                                                cmp18_not|        scalar|
|cmp30_1                       |   in|    1|     ap_none|                                                  cmp30_1|        scalar|
|cmp30                         |   in|    1|     ap_none|                                                    cmp30|        scalar|
|cmp79                         |   in|    1|     ap_none|                                                    cmp79|        scalar|
+------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

