[{"weight_bits": 8, "outputChannels": 68, "MMV": 18, "inputBits": 8, "output_bits": 2, "input": [3, 224, 224], "TMEM": 1, "basemem": 0, "padding": "VALID", "stride": 4, "threshold_bits": 20, "inputChannels": 3, "input_bits": 8, "split": 1, "func": "conv_layer", "SIMD": 3, "output": [68, 54, 54], "kernel_shape": 12, "PE": 68, "WMEM": 144, "name": "conv0"}, {"weight_bits": 1, "outputChannels": 180, "TMEM": 1, "inputBits": 8, "output_bits": 2, "input": [68, 54, 54], "MMV": 3, "basemem": 1, "padding": "SAME", "stride": 1, "threshold_bits": 16, "inputChannels": 68, "input_bits": 2, "split": 2, "func": "conv_layer", "SIMD": 34, "output": [180, 54, 54], "kernel_shape": 5, "PE": 90, "WMEM": 25, "name": "conv1"}, {"weight_bits": 1, "name": "bn1", "output_bits": 2, "threshold_bits": 16, "func": "bnorm_layer", "input": [180, 54, 54], "output": [180, 54, 54], "input_bits": 2}, {"weight_bits": 1, "name": "pool1", "output_bits": 2, "threshold_bits": 16, "kernel_shape": 3, "func": "maxpool_layer", "input": [180, 54, 54], "output": [180, 27, 27], "input_bits": 2}, {"weight_bits": 1, "outputChannels": 272, "TMEM": 2, "inputBits": 8, "output_bits": 2, "input": [180, 27, 27], "MMV": 3, "basemem": 3, "padding": "SAME", "stride": 1, "threshold_bits": 16, "inputChannels": 204, "input_bits": 2, "split": 1, "func": "conv_layer", "SIMD": 45, "output": [272, 27, 27], "kernel_shape": 3, "PE": 136, "WMEM": 72, "name": "conv2"}, {"weight_bits": 1, "name": "bn2", "output_bits": 2, "threshold_bits": 16, "func": "bnorm_layer", "input": [272, 27, 27], "output": [272, 27, 27], "input_bits": 2}, {"weight_bits": 1, "name": "pool2", "output_bits": 2, "threshold_bits": 16, "kernel_shape": 3, "func": "maxpool_layer", "input": [272, 27, 27], "output": [272, 14, 14], "input_bits": 2}, {"weight_bits": 1, "outputChannels": 384, "TMEM": 3, "inputBits": 8, "output_bits": 2, "input": [272, 14, 14], "MMV": 1, "basemem": 4, "padding": "SAME", "stride": 1, "threshold_bits": 16, "inputChannels": 272, "input_bits": 2, "split": 2, "func": "conv_layer", "SIMD": 34, "output": [384, 14, 14], "kernel_shape": 3, "PE": 64, "WMEM": 108, "name": "conv3"}, {"weight_bits": 1, "name": "bn3", "output_bits": 2, "threshold_bits": 16, "func": "bnorm_layer", "input": [384, 14, 14], "output": [384, 14, 14], "input_bits": 2}, {"weight_bits": 1, "outputChannels": 256, "TMEM": 4, "inputBits": 8, "output_bits": 2, "input": [384, 14, 14], "MMV": 1, "basemem": 6, "padding": "SAME", "stride": 1, "threshold_bits": 16, "inputChannels": 384, "input_bits": 2, "split": 2, "func": "conv_layer", "SIMD": 64, "output": [256, 14, 14], "kernel_shape": 3, "PE": 32, "WMEM": 108, "name": "conv4"}, {"weight_bits": 1, "name": "bn4", "output_bits": 2, "threshold_bits": 16, "func": "bnorm_layer", "input": [256, 14, 14], "output": [256, 14, 14], "input_bits": 2}, {"weight_bits": 1, "name": "pool4", "output_bits": 2, "threshold_bits": 16, "kernel_shape": 3, "func": "maxpool_layer", "input": [256, 14, 14], "output": [256, 6, 6], "input_bits": 2}, {"weight_bits": 1, "name": "fc0", "output_bits": 2, "input": 9216, "TMEM": 512, "basemem": 8, "threshold_bits": 16, "func": "fc_layer", "SIMD": 64, "output": 4096, "PE": 8, "WMEM": 73728, "input_bits": 2}, {"weight_bits": 1, "name": "bnfc0", "output_bits": 2, "threshold_bits": 16, "func": "bnorm_layer", "input": [4096], "output": [4096], "input_bits": 2}, {"weight_bits": 1, "name": "fc1", "output_bits": 2, "input": 4096, "TMEM": 1024, "basemem": 9, "threshold_bits": 16, "func": "fc_layer", "SIMD": 64, "output": 4096, "PE": 4, "WMEM": 65536, "input_bits": 2}, {"weight_bits": 1, "name": "bnfc1", "output_bits": 2, "threshold_bits": 16, "func": "bnorm_layer", "input": [4096], "output": [4096], "input_bits": 2}, {"weight_bits": 1, "name": "fct", "output_bits": 16, "input": 4096, "TMEM": 125, "basemem": 10, "threshold_bits": 16, "func": "fc_layer", "SIMD": 8, "output": 1000, "PE": 8, "WMEM": 64000, "input_bits": 2}]