class HRISCVSimulator:
    def __init__(self):
        self.registers = [0] * 8  # Registradores r0 a r7
        self.pc = 0  # Program Counter
        self.memory = [0] * 128  # MemÃ³ria com 128 endereÃ§os
        self.instructions = []

    def load_instructions(self, binary_file):
        with open(binary_file, 'r') as file:
            self.instructions = [line.strip() for line in file.readlines()]

    def fetch(self):
        if self.pc < len(self.instructions):
            return self.instructions[self.pc]
        return None

    def decode_and_execute(self, instruction):
        opcode = instruction[25:32]
        rd = int(instruction[20:25], 2)
        func3 = instruction[17:20]
        rs1 = int(instruction[12:17], 2)
        rs2 = int(instruction[7:12], 2)
        func7 = instruction[:7]

        imm_bin = instruction[:12]
        imm = int(imm_bin, 2) if imm_bin[0] == '0' else int(imm_bin, 2) - (1 << 12)

        print(f"ğŸ“¥ Imediato lido: {imm} (binÃ¡rio: {imm_bin})")

        # VerificaÃ§Ã£o de registradores
        if not (0 <= rd < len(self.registers)) or not (0 <= rs1 < len(self.registers)) or (opcode == '0110011' and not (0 <= rs2 < len(self.registers))):
            print(f"âš ï¸ Erro: registrador invÃ¡lido (rd={rd}, rs1={rs1}, rs2={rs2})")
            return False

        # DecodificaÃ§Ã£o e execuÃ§Ã£o das instruÃ§Ãµes
        if opcode == '0110011':  # R-Type (add, sub, mul)
            if func3 == '000':
                if func7 == '0000000':  # 'add'
                    self.registers[rd] = self.registers[rs1] + self.registers[rs2]
                    print(f"â• Executando ADD: rd={rd}, rs1={rs1}, rs2={rs2}, resultado={self.registers[rd]}")
                elif func7 == '0100000':  # 'sub'
                    self.registers[rd] = self.registers[rs1] - self.registers[rs2]
                    print(f"â– Executando SUB: rd={rd}, rs1={rs1}, rs2={rs2}, resultado={self.registers[rd]}")
                elif func7 == '0000001':  # 'mul'
                    self.registers[rd] = self.registers[rs1] * self.registers[rs2]
                    print(f"âœ–ï¸ Executando MUL: rd={rd}, rs1={rs1}, rs2={rs2}, resultado={self.registers[rd]}")
        elif opcode == '0010011':  # I-Type ('addi')
            if func3 == '000':
                self.registers[rd] = self.registers[rs1] + imm
                print(f"ğŸ§® Executando ADDI: rd={rd}, rs1={rs1}, imm={imm}, resultado={self.registers[rd]}")
        elif opcode == '1100011':  # B-Type ('beq')
            if func3 == '000':  # 'beq'
                if self.registers[rs1] == self.registers[rs2]:
                    print(f"ğŸ”€ BEQ: registradores iguais (rs1={rs1}, rs2={rs2}), desvio para PC={self.pc + imm}")
                    self.pc += imm  # Ajusta o PC para o rÃ³tulo
                    return True  # Salto ocorreu, nÃ£o incrementar o PC automaticamente
        elif opcode == '1101111':  # J-Type ('jal')
            imm = int(instruction[:20], 2)  # Extraindo o imediato para JAL
            imm = imm if imm < (1 << 19) else imm - (1 << 20)  # Tratar o imediato como sinalizado
            print(f"ğŸƒ Executando JAL: salto para PC={self.pc + imm}")
            self.pc += imm  # Ajusta o PC para o rÃ³tulo do loop
            return True  # Salto ocorreu, nÃ£o incrementar o PC automaticamente

        # Garantir que r0 seja sempre 0
        self.registers[0] = 0
        return False


    def execute(self):
        print("ğŸ’» Iniciando a simulaÃ§Ã£o RISC-V ğŸ’»\n")
        print("â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n")

        while self.pc < len(self.instructions):
            print(f"ğŸ“ Executando instruÃ§Ã£o na posiÃ§Ã£o PC={self.pc}")
            instruction = self.fetch()
            if not instruction:
                break
            if not self.decode_and_execute(instruction):
                self.pc += 1  # Incrementar o PC apenas se nÃ£o houver salto

        print("\nâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•")
        print("ğŸŒŸ Estado final dos registradores ğŸŒŸ")
        for i in range(8):
            print(f"r{i}: {self.registers[i]:>3}", end="  ")
            if (i + 1) % 4 == 0:
                print()
        print(f"\n\nğŸ“ PC: {self.pc}")
        print(f"ğŸ§  MemÃ³ria (primeiros 10 valores): {self.memory[:10]}")
        print("\nâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•")
        print("ğŸ‘¾ SimulaÃ§Ã£o concluÃ­da ğŸ‘¾\n")


# Exemplo de uso
simulator = HRISCVSimulator()
simulator.load_instructions('input-g1.txt')
simulator.execute()
