{
    "pipe_mul_32b": [
        "pipe_mul_32b",
        "DLCLm",
        "module"
    ],
    "counter_0000": [
        "counter_0000",
        "DjtTS",
        "module"
    ],
    "counter_0001": [
        "counter_0001",
        "ZeHqI",
        "module"
    ],
    "pipe_mul_4b": [
        "pipe_mul_4b",
        "T2cGB",
        "module"
    ],
    "ctr_out_bank_32_half": [
        "ctr_out_bank_32_half",
        "rVj8u",
        "module"
    ],
    "counter_0002": [
        "counter_0002",
        "gfKFe",
        "module"
    ],
    "shift_reg_32b_q": [
        "shift_reg_32b_q",
        "aQCzp",
        "module"
    ],
    "ctr_out_bank_32_q": [
        "ctr_out_bank_32_q",
        "epzi0",
        "module"
    ],
    "comp_2b": [
        "comp_2b",
        "fA2Uu",
        "module"
    ],
    "comp_8b": [
        "comp_8b",
        "rpIIn",
        "module"
    ],
    "shift_reg_32b_e": [
        "shift_reg_32b_e",
        "U90WU",
        "module"
    ],
    "pipe_mul_5b_s_top": [
        "pipe_mul_5b_s_top",
        "gW5xg",
        "module"
    ],
    "det_stoch_mul": [
        "det_stoch_mul",
        "vKGVm",
        "module"
    ],
    "comp_10b": [
        "comp_10b",
        "ImfRL",
        "module"
    ],
    "ctr_out_bank_32_e": [
        "ctr_out_bank_32_e",
        "L1nah",
        "module"
    ],
    "prg_4b": [
        "prg_4b",
        "LqjQm",
        "module"
    ],
    "shift_reg_32b": [
        "shift_reg_32b",
        "IBJVr",
        "module"
    ],
    "pipe_mul_16b": [
        "pipe_mul_16b",
        "H4SVv",
        "module"
    ],
    "shift_reg_32b_half": [
        "shift_reg_32b_half",
        "SU8LJ",
        "module"
    ],
    "pipe_mul_8b": [
        "pipe_mul_8b",
        "LUu6B",
        "module"
    ],
    "ctr_out_bank_32": [
        "ctr_out_bank_32",
        "FpAYW",
        "module"
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module"
    ]
}