\doxysubsection{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_h_r_t_i_m___master___type_def}{}\label{struct_h_r_t_i_m___master___type_def}\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}


High resolution Timer (HRTIM)  




{\ttfamily \#include $<$stm32f334x8.\+h$>$}

\doxysubsubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9998b0987b32d9a4357c908b844b5499}{MCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab6f74134bdf610c6d36be93f0ce8929d}{MISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad98d31011d5949f78bd7ed04eef4daf3}{MICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadb180fbfd563ae250f243b4c212b78e2}{MDIER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8757d4382d0b1e41fb980b96507f59b0}{MCNTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga82126cf73ed90dfec65c8dbf7e00f876}{MPER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gafd93522e257706f438c3ac0b90bbdad9}{MREP}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga665ab7f6359138e3ed90c2fef2c8d770}{MCMP1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac8164842c14abe920e74cdb3d5118f7d}{RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac8372aa15145dc78715585799d0d0e13}{MCMP2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6ec37e45045f932ac961e6a1d7f164a9}{MCMP3R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaba50b97de51e4600d06fe3e9360f5325}{MCMP4R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga143694aea9644b14ef27d32665846d48}{RESERVED1}} \mbox{[}20\mbox{]}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
High resolution Timer (HRTIM) 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
System/\+Devices/\mbox{\hyperlink{stm32f334x8_8h}{stm32f334x8.\+h}}\end{DoxyCompactItemize}
