0.6
2018.2
Jun 14 2018
20:41:02
D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v,1601719730,verilog,,,,glbl,,,,,,,,
D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v,1601719949,verilog,,D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v,,ALU_TestBench,,,,,,,,
D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v,1601721717,verilog,,,,ALU_control_unit_testbench,,,,,,,,
D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v,1601721662,verilog,,D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v,,ALU_control,,,,,,,,
D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_module.v,1601719949,verilog,,D:/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ALU_control_unit.v,,ALU_Module,,,,,,,,
