// Seed: 4276252215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_5;
  always @(id_4[1 : 1] or posedge id_2) id_3 = 1;
  assign id_1 = id_5;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    input wor id_4,
    input supply0 id_5,
    output tri id_6,
    input tri id_7,
    output logic id_8,
    input wand id_9,
    input tri0 id_10,
    input wor id_11,
    input supply1 id_12
    , id_22,
    input tri0 id_13,
    input wand id_14,
    input uwire id_15,
    input wand id_16,
    input wand id_17,
    input wand id_18,
    input supply1 id_19,
    output supply0 id_20
);
  logic [7:0] id_23 = id_22;
  wire id_24;
  module_0(
      id_24, id_24, id_24, id_23
  );
  always @(posedge 1 or id_0) begin
    if (1 == id_23[1]) begin
      if (id_11) begin
        id_8 <= 'd0;
      end else assume (id_17);
    end
  end
endmodule
