Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 28 16:38:12 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file echo_timing_summary_routed.rpt -pb echo_timing_summary_routed.pb -rpx echo_timing_summary_routed.rpx -warn_on_violation
| Design       : echo
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.133        0.000                      0                  170        0.122        0.000                      0                  170        3.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.133        0.000                      0                  170        0.122        0.000                      0                  170        3.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 TX0/BAUD0/divcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/BAUD0/divcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.221ns (34.200%)  route 2.349ns (65.801%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.847     5.921    TX0/BAUD0/CLK
    SLICE_X111Y76        FDRE                                         r  TX0/BAUD0/divcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.419     6.340 r  TX0/BAUD0/divcounter_reg[7]/Q
                         net (fo=5, routed)           0.698     7.037    TX0/BAUD0/divcounter_reg_n_0_[7]
    SLICE_X111Y76        LUT4 (Prop_lut4_I0_O)        0.324     7.361 r  TX0/BAUD0/shifter[8]_i_4/O
                         net (fo=6, routed)           0.504     7.865    TX0/BAUD0/shifter[8]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I3_O)        0.326     8.191 r  TX0/BAUD0/divcounter[5]_i_2/O
                         net (fo=2, routed)           0.811     9.003    TX0/BAUD0/divcounter[5]_i_2_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I0_O)        0.152     9.155 r  TX0/BAUD0/divcounter[4]_i_1/O
                         net (fo=1, routed)           0.336     9.491    TX0/BAUD0/divcounter[4]_i_1_n_0
    SLICE_X112Y77        FDRE                                         r  TX0/BAUD0/divcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.672    13.436    TX0/BAUD0/CLK
    SLICE_X112Y77        FDRE                                         r  TX0/BAUD0/divcounter_reg[4]/C
                         clock pessimism              0.463    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X112Y77        FDRE (Setup_fdre_C_D)       -0.240    13.624    TX0/BAUD0/divcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/baudgen0/divcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.732ns (21.288%)  route 2.707ns (78.712%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.925ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.851     5.925    RX0/baudgen0/CLK
    SLICE_X106Y80        FDRE                                         r  RX0/baudgen0/divcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y80        FDRE (Prop_fdre_C_Q)         0.456     6.381 f  RX0/baudgen0/divcounter_reg[2]/Q
                         net (fo=7, routed)           1.032     7.412    RX0/baudgen0/divcounter_reg_n_0_[2]
    SLICE_X108Y80        LUT6 (Prop_lut6_I3_O)        0.124     7.536 r  RX0/baudgen0/divcounter[9]_i_3/O
                         net (fo=4, routed)           1.292     8.829    RX0/baudgen0/divcounter[9]_i_3_n_0
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.152     8.981 r  RX0/baudgen0/divcounter[7]_i_1/O
                         net (fo=1, routed)           0.382     9.363    RX0/baudgen0/divcounter[7]_i_1_n_0
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.672    13.436    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[7]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X107Y79        FDRE (Setup_fdre_C_D)       -0.283    13.582    RX0/baudgen0/divcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/raw_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.840ns (24.940%)  route 2.528ns (75.060%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.650     9.292    RX0/clk_out
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.675    13.439    RX0/CLK
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[1]/C
                         clock pessimism              0.423    13.863    
                         clock uncertainty           -0.035    13.827    
    SLICE_X110Y79        FDRE (Setup_fdre_C_CE)      -0.205    13.622    RX0/raw_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/raw_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.840ns (24.940%)  route 2.528ns (75.060%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.650     9.292    RX0/clk_out
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.675    13.439    RX0/CLK
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[2]/C
                         clock pessimism              0.423    13.863    
                         clock uncertainty           -0.035    13.827    
    SLICE_X110Y79        FDRE (Setup_fdre_C_CE)      -0.205    13.622    RX0/raw_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/raw_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.840ns (24.940%)  route 2.528ns (75.060%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.650     9.292    RX0/clk_out
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.675    13.439    RX0/CLK
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[3]/C
                         clock pessimism              0.423    13.863    
                         clock uncertainty           -0.035    13.827    
    SLICE_X110Y79        FDRE (Setup_fdre_C_CE)      -0.205    13.622    RX0/raw_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/raw_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.840ns (24.940%)  route 2.528ns (75.060%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.650     9.292    RX0/clk_out
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.675    13.439    RX0/CLK
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[4]/C
                         clock pessimism              0.423    13.863    
                         clock uncertainty           -0.035    13.827    
    SLICE_X110Y79        FDRE (Setup_fdre_C_CE)      -0.205    13.622    RX0/raw_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/bitc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.840ns (25.135%)  route 2.502ns (74.865%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.624     9.266    RX0/clk_out
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.676    13.440    RX0/CLK
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[0]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X111Y81        FDRE (Setup_fdre_C_CE)      -0.205    13.623    RX0/bitc_reg[0]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/bitc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.840ns (25.135%)  route 2.502ns (74.865%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.624     9.266    RX0/clk_out
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.676    13.440    RX0/CLK
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[1]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X111Y81        FDRE (Setup_fdre_C_CE)      -0.205    13.623    RX0/bitc_reg[1]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/bitc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.840ns (25.135%)  route 2.502ns (74.865%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.624     9.266    RX0/clk_out
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.676    13.440    RX0/CLK
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[2]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X111Y81        FDRE (Setup_fdre_C_CE)      -0.205    13.623    RX0/bitc_reg[2]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/bitc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.840ns (25.135%)  route 2.502ns (74.865%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.850     5.924    RX0/baudgen0/CLK
    SLICE_X107Y79        FDRE                                         r  RX0/baudgen0/divcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419     6.343 r  RX0/baudgen0/divcounter_reg[9]/Q
                         net (fo=5, routed)           1.304     7.647    RX0/baudgen0/divcounter_reg_n_0_[9]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.297     7.944 r  RX0/baudgen0/raw_data[9]_i_2/O
                         net (fo=1, routed)           0.574     8.518    RX0/baudgen0/raw_data[9]_i_2_n_0
    SLICE_X107Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.642 r  RX0/baudgen0/raw_data[9]_i_1/O
                         net (fo=13, routed)          0.624     9.266    RX0/clk_out
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.676    13.440    RX0/CLK
    SLICE_X111Y81        FDRE                                         r  RX0/bitc_reg[3]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X111Y81        FDRE (Setup_fdre_C_CE)      -0.205    13.623    RX0/bitc_reg[3]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  4.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TX0/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.626     1.712    TX0/CLK
    SLICE_X113Y77        FDRE                                         r  TX0/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  TX0/shifter_reg[0]/Q
                         net (fo=2, routed)           0.056     1.909    TX0/shifter_reg_n_0_[0]
    SLICE_X113Y77        FDRE                                         r  TX0/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.895     2.237    TX0/CLK
    SLICE_X113Y77        FDRE                                         r  TX0/tx_reg/C
                         clock pessimism             -0.525     1.712    
    SLICE_X113Y77        FDRE (Hold_fdre_C_D)         0.075     1.787    TX0/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RX0/raw_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.627     1.713    RX0/CLK
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  RX0/raw_data_reg[1]/Q
                         net (fo=1, routed)           0.106     1.960    RX0/p_1_in[0]
    SLICE_X112Y79        FDRE                                         r  RX0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.897     2.239    RX0/CLK
    SLICE_X112Y79        FDRE                                         r  RX0/data_reg[0]/C
                         clock pessimism             -0.512     1.727    
    SLICE_X112Y79        FDRE (Hold_fdre_C_D)         0.075     1.802    RX0/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 RX0/raw_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.688%)  route 0.112ns (44.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.627     1.713    RX0/CLK
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  RX0/raw_data_reg[4]/Q
                         net (fo=2, routed)           0.112     1.966    RX0/p_1_in[3]
    SLICE_X112Y79        FDRE                                         r  RX0/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.897     2.239    RX0/CLK
    SLICE_X112Y79        FDRE                                         r  RX0/data_reg[3]/C
                         clock pessimism             -0.512     1.727    
    SLICE_X112Y79        FDRE (Hold_fdre_C_D)         0.076     1.803    RX0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RX0/raw_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/raw_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.979%)  route 0.125ns (47.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.627     1.713    RX0/CLK
    SLICE_X111Y79        FDRE                                         r  RX0/raw_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  RX0/raw_data_reg[5]/Q
                         net (fo=2, routed)           0.125     1.979    RX0/p_1_in[4]
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.897     2.239    RX0/CLK
    SLICE_X110Y79        FDRE                                         r  RX0/raw_data_reg[4]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.072     1.798    RX0/raw_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 TX0/data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/shifter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.627     1.713    TX0/CLK
    SLICE_X113Y79        FDRE                                         r  TX0/data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  TX0/data_r_reg[1]/Q
                         net (fo=1, routed)           0.108     1.962    TX0/data_r[1]
    SLICE_X113Y78        LUT3 (Prop_lut3_I0_O)        0.045     2.007 r  TX0/shifter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.007    TX0/p_2_in[3]
    SLICE_X113Y78        FDSE                                         r  TX0/shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.896     2.238    TX0/CLK
    SLICE_X113Y78        FDSE                                         r  TX0/shifter_reg[3]/C
                         clock pessimism             -0.512     1.726    
    SLICE_X113Y78        FDSE (Hold_fdse_C_D)         0.091     1.817    TX0/shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 TX0/shifter_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/shifter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.626     1.712    TX0/CLK
    SLICE_X111Y78        FDSE                                         r  TX0/shifter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDSE (Prop_fdse_C_Q)         0.141     1.853 r  TX0/shifter_reg[8]/Q
                         net (fo=1, routed)           0.128     1.981    TX0/shifter_reg_n_0_[8]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.045     2.026 r  TX0/shifter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.026    TX0/p_2_in[7]
    SLICE_X113Y78        FDSE                                         r  TX0/shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.896     2.238    TX0/CLK
    SLICE_X113Y78        FDSE                                         r  TX0/shifter_reg[7]/C
                         clock pessimism             -0.512     1.726    
    SLICE_X113Y78        FDSE (Hold_fdse_C_D)         0.092     1.818    TX0/shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RX0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.627     1.713    RX0/CLK
    SLICE_X112Y79        FDRE                                         r  RX0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  RX0/data_reg[0]/Q
                         net (fo=1, routed)           0.105     1.982    TX0/D[0]
    SLICE_X113Y79        FDRE                                         r  TX0/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.897     2.239    TX0/CLK
    SLICE_X113Y79        FDRE                                         r  TX0/data_r_reg[0]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.046     1.772    TX0/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 RX0/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.627     1.713    RX0/CLK
    SLICE_X112Y79        FDRE                                         r  RX0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  RX0/data_reg[3]/Q
                         net (fo=1, routed)           0.108     1.985    TX0/D[3]
    SLICE_X113Y79        FDRE                                         r  TX0/data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.897     2.239    TX0/CLK
    SLICE_X113Y79        FDRE                                         r  TX0/data_r_reg[3]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.047     1.773    TX0/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 RX0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.475%)  route 0.144ns (50.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.629     1.715    RX0/CLK
    SLICE_X110Y81        FDRE                                         r  RX0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  RX0/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.144     2.000    RX0/rcv
    SLICE_X110Y81        FDSE                                         r  RX0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.899     2.241    RX0/CLK
    SLICE_X110Y81        FDSE                                         r  RX0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.526     1.715    
    SLICE_X110Y81        FDSE (Hold_fdse_C_D)         0.070     1.785    RX0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 RX0/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.627     1.713    RX0/CLK
    SLICE_X112Y79        FDRE                                         r  RX0/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148     1.861 r  RX0/data_reg[7]/Q
                         net (fo=1, routed)           0.114     1.975    TX0/D[7]
    SLICE_X113Y79        FDRE                                         r  TX0/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.897     2.239    TX0/CLK
    SLICE_X113Y79        FDRE                                         r  TX0/data_r_reg[7]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.025     1.751    TX0/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   RX0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   RX0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   RX0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   RX0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y79   RX0/baudgen0/divcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y80   RX0/baudgen0/divcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y79   RX0/baudgen0/divcounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y80   RX0/baudgen0/divcounter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y80   RX0/baudgen0/divcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y79   RX0/baudgen0/divcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y80   RX0/baudgen0/divcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y79   RX0/baudgen0/divcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y80   RX0/baudgen0/divcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y80   RX0/baudgen0/divcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y80   RX0/baudgen0/divcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y79   RX0/baudgen0/divcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y79   RX0/baudgen0/divcounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y79   RX0/baudgen0/divcounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y79   RX0/baudgen0/divcounter_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   RX0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y79   RX0/baudgen0/divcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y80   RX0/baudgen0/divcounter_reg[10]/C



