09-28-22 03:58:44 INFO   Starting
09-28-22 03:58:44 INFO   Using Board 10
09-28-22 03:58:45 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.5345 C, Res.: 947.89 Ohms
09-28-22 03:58:45 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:58:45 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:58:45 INFO   Configuring ASIC
09-28-22 03:58:48 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:58:48 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:58:48 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 13, 0, 255, 0, 255, 53]
09-28-22 03:58:48 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:58:49 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:58:49 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 55, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:58:49 INFO    phaseSelect: 04, prbs_chk_err_cnt: [42, 0, 255, 255, 255, 255, 255, 255, 20, 255, 255, 255]
09-28-22 03:58:49 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 2, 255, 21, 25, 0, 11, 2, 0]
09-28-22 03:58:49 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:58:49 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:58:50 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 181, 255, 255, 0, 1, 4, 255, 1, 255, 255]
09-28-22 03:58:50 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 116, 255, 255, 255, 255, 255, 255]
09-28-22 03:58:50 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:58:50 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 9, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:58:50 INFO    phaseSelect: 12, prbs_chk_err_cnt: [0, 0, 172, 255, 255, 255, 255, 255, 39, 255, 255, 56]
09-28-22 03:58:51 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 2, 0, 78, 2, 0]
09-28-22 03:58:51 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 113, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:58:51 INFO   Error Array:
array([[255, 255, 255, 255, 255,   0,  13,   0, 255,   0, 255,  53],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  55, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 42,   0, 255, 255, 255, 255, 255, 255,  20, 255, 255, 255],
       [  0,   0,   0,   0,   2, 255,  21,  25,   0,  11,   2,   0],
       [  0,   2,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0, 255,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 181, 255, 255,   0,   1,   4, 255,   1, 255, 255],
       [255, 255, 255, 255, 255, 116, 255, 255, 255, 255, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,   9, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  0,   0, 172, 255, 255, 255, 255, 255,  39, 255, 255,  56],
       [  0,   0,   0,   0,   0, 255, 255,   2,   0,  78,   2,   0],
       [  0, 113,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:58:51 INFO   Best phase settings: 6,5,6,6,6,7,7,14,6,7,6,6
09-28-22 03:58:51 INFO   Best phase settings (5-setting window): 5,4,6,5,6,7,6,6,5,6,6,5
09-28-22 03:58:51 DEBUG  Set fixed phase 5,4,6,5,6,7,6,6,5,6,6,5
09-28-22 03:58:52 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:58:52 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:58:53 INFO   FC status_locked: 1
09-28-22 03:58:53 INFO   PUSM status: 9
09-28-22 03:58:56 DEBUG  link_reset_roct: 3500
09-28-22 03:58:56 INFO   Trying alignment with snapshot BX=2
09-28-22 03:58:58 INFO   ASIC
09-28-22 03:58:58 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:58:58 INFO   Trying alignment with snapshot BX=3
09-28-22 03:59:00 INFO   ASIC
09-28-22 03:59:00 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   Good ASIC alignment
09-28-22 03:59:00 INFO   Trying alignment with delay=4
09-28-22 03:59:00 INFO   ASIC
09-28-22 03:59:00 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:59:00 INFO   Emulator
09-28-22 03:59:00 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:59:00 INFO   Good ASIC alignment
09-28-22 03:59:00 INFO   Good emulator alignment
09-28-22 03:59:00 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:59:02 ERROR  Increase in channels [ 3 11]: [0 0 0 2 0 0 0 0 0 0 0 4]
09-28-22 03:59:02 ERROR            previous values [105  97  55 165  57  55  91  78  96  66  56 169]
09-28-22 03:59:02 ERROR            current values [105  97  55 167  57  55  91  78  96  66  56 173]
09-28-22 03:59:02 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:59:05 DEBUG  Num links 13 13
09-28-22 03:59:05 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:59:07 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:07 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:59:07 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:59:07 INFO   Links lc-ASIC are aligned
09-28-22 03:59:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:59:10 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:59:10 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:59:10 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:59:10 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:59:10 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:10 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:59:12 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:59:12 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:59:12 DEBUG  Compare BX0
09-28-22 03:59:12 DEBUG  Reference position is same as target 103
09-28-22 03:59:12 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:59:12 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:59:12 INFO   Found BX0 word for ASIC 103
09-28-22 03:59:12 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:59:12 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:59:12 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:59:12 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:59:12 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:12 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:59:14 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:59:14 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:59:14 DEBUG  Compare BX0
09-28-22 03:59:14 DEBUG  Reference position is 103
09-28-22 03:59:14 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:59:14 DEBUG  Found latency for emulator [0 0 0 0 0 0 0 0 0 0 0 0 0] 
09-28-22 03:59:14 INFO   Found BX0 word for emulator 103 
09-28-22 03:59:14 DEBUG  Num links 13 13
09-28-22 03:59:14 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:14 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:59:14 INFO   Word count 409056, error count 0
09-28-22 03:59:15 INFO   Links are aligned between ASIC and emulator
09-28-22 03:59:18 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:59:18 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:59:18 DEBUG  Stop continous acquire for lc-input
09-28-22 03:59:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:18 INFO   l1a counter 163
09-28-22 03:59:18 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator', 'lc-input']
09-28-22 03:59:18 DEBUG  L1A counter 164
09-28-22 03:59:18 INFO   l1a counter 164
09-28-22 03:59:19 DEBUG  Length of captured data for lc-ASIC: 10
09-28-22 03:59:19 DEBUG  Length of captured data for lc-emulator: 10
09-28-22 03:59:19 DEBUG  Length of captured data for lc-input: 10
09-28-22 03:59:19 INFO   Printing lc-ASIC
09-28-22 03:59:19 INFO   148dffff,ffffffff,2af2fe22,af2fe22a,f2fe22af,2fe22af2,fe22af2f,e22af2fe,22af2fe2,2af2fe22,af2fe22a,f2fe22af,2fe21122
09-28-22 03:59:19 INFO   1c95bbbb,bbbbbbbb,e120d709,06b84835,c241ae12,0d70906b,84835c24,1ae120d7,0906b848,35c241a0,19221922,19221922,19221922
09-28-22 03:59:19 INFO   2463ffff,ffffffff,585dd1c5,85dd1c58,5dd1c585,dd1c585d,d1c585dd,1c585dd1,c585dd1c,585dd1c5,85dd1c58,5dd1c585,dd1c2122
09-28-22 03:59:19 INFO   2c91bbbb,bbbbbbbb,cf52de7a,96f3d4b7,9ea5bcf5,2de7a96f,3d4b79ea,5bcf52de,7a96f3d4,b79ea5b0,29222922,29222922,29222922
09-28-22 03:59:19 INFO   34a8dddd,dddddddd,fdda6fee,d37f769b,fbb4dfdd,a6feed37,f769bfbb,4dfdda6f,eed37f76,9bfbb4d0,31223122,31223122,31223122
09-28-22 03:59:19 INFO   3ca27777,77777777,5707f2b8,3f95c1fc,ae0fe570,7f2b83f9,5c1fcae0,fe5707f2,b83f95c1,fcae0fe0,39223922,39223922,39223922
09-28-22 03:59:19 INFO   4469bbbb,bbbbbbbb,42c60a16,3050b182,858c142c,60a16305,0b182858,c142c60a,163050b1,82858c10,41224122,41224122,41224122
09-28-22 03:59:19 INFO   4c9affff,ffffffff,d284ef1d,284ef1d2,84ef1d28,4ef1d284,ef1d284e,f1d284ef,1d284ef1,d284ef1d,284ef1d2,84ef1d28,4ef14922
09-28-22 03:59:19 INFO   547ebbbb,bbbbbbbb,a6ea6d37,5369ba9b,4dd4da6e,a6d37536,9ba9b4dd,4da6ea6d,375369ba,9b4dd4d0,51225122,51225122,51225122
09-28-22 03:59:19 INFO   5c96ffff,ffffffff,cfaca1ec,faca1ecf,aca1ecfa,ca1ecfac,a1ecfaca,1ecfaca1,ecfaca1e,cfaca1ec,faca1ecf,aca1ecfa,ca1e5922
09-28-22 03:59:19 INFO   Printing lc-emulator
09-28-22 03:59:19 INFO   148dffff,ffffffff,2af2fe22,af2fe22a,f2fe22af,2fe22af2,fe22af2f,e22af2fe,22af2fe2,2af2fe22,af2fe22a,f2fe22af,2fe21122
09-28-22 03:59:19 INFO   1c95bbbb,bbbbbbbb,e120d709,06b84835,c241ae12,0d70906b,84835c24,1ae120d7,0906b848,35c241a0,19221922,19221922,19221922
09-28-22 03:59:19 INFO   2463ffff,ffffffff,585dd1c5,85dd1c58,5dd1c585,dd1c585d,d1c585dd,1c585dd1,c585dd1c,585dd1c5,85dd1c58,5dd1c585,dd1c2122
09-28-22 03:59:19 INFO   2c91bbbb,bbbbbbbb,cf52de7a,96f3d4b7,9ea5bcf5,2de7a96f,3d4b79ea,5bcf52de,7a96f3d4,b79ea5b0,29222922,29222922,29222922
09-28-22 03:59:19 INFO   34a8dddd,dddddddd,fdda6fee,d37f769b,fbb4dfdd,a6feed37,f769bfbb,4dfdda6f,eed37f76,9bfbb4d0,31223122,31223122,31223122
09-28-22 03:59:19 INFO   3ca27777,77777777,5707f2b8,3f95c1fc,ae0fe570,7f2b83f9,5c1fcae0,fe5707f2,b83f95c1,fcae0fe0,39223922,39223922,39223922
09-28-22 03:59:19 INFO   4469bbbb,bbbbbbbb,42c60a16,3050b182,858c142c,60a16305,0b182858,c142c60a,163050b1,82858c10,41224122,41224122,41224122
09-28-22 03:59:19 INFO   4c9affff,ffffffff,d284ef1d,284ef1d2,84ef1d28,4ef1d284,ef1d284e,f1d284ef,1d284ef1,d284ef1d,284ef1d2,84ef1d28,4ef14922
09-28-22 03:59:19 INFO   547ebbbb,bbbbbbbb,a6ea6d37,5369ba9b,4dd4da6e,a6d37536,9ba9b4dd,4da6ea6d,375369ba,9b4dd4d0,51225122,51225122,51225122
09-28-22 03:59:19 INFO   5c96ffff,ffffffff,cfaca1ec,faca1ecf,aca1ecfa,ca1ecfac,a1ecfaca,1ecfaca1,ecfaca1e,cfaca1ec,faca1ecf,aca1ecfa,ca1e5922
09-28-22 03:59:19 INFO   Printing lc-input
09-28-22 03:59:19 INFO   aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1,aa2fbce1
09-28-22 03:59:19 INFO   a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9,a8a453d9
09-28-22 03:59:19 INFO   ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f,ae8d472f
09-28-22 03:59:19 INFO   a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4,a92e16e4
09-28-22 03:59:19 INFO   a765935d,a765935d,a765935d,a765935d,a765935d,a765935d,a765935d,a765935d,a765935d,a765935d,a765935d,a765935d
09-28-22 03:59:19 INFO   a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a,a6bcf78a
09-28-22 03:59:19 INFO   a313ca68,a313ca68,a313ca68,a313ca68,a313ca68,a313ca68,a313ca68,a313ca68,a313ca68,a313ca68,a313ca68,a313ca68
09-28-22 03:59:19 INFO   abd738f2,abd738f2,abd738f2,abd738f2,abd738f2,abd738f2,abd738f2,abd738f2,abd738f2,abd738f2,abd738f2,abd738f2
09-28-22 03:59:19 INFO   a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce,a922f6ce
09-28-22 03:59:19 INFO   a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d,a36a4b7d
09-28-22 03:59:19 INFO   Configuring stream compare
09-28-22 03:59:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:20 DEBUG  Stop continous acquire for lc-input
09-28-22 03:59:20 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:59:20 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:59:20 DEBUG  Configure continous acquire
09-28-22 03:59:20 INFO   Starting stream compare (CTRL-C to stop and do capture and I2C compare)
09-28-22 03:59:20 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3279 A, Temp: -13.5396 C, Res.: 947.87 Ohms
09-28-22 03:59:20 INFO   Word count 14386170, error count 0
09-28-22 03:59:21 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_3INPUT_ALL': {'hdr_mm_cntr': (240, 359)}, 'CH_ALIGNER_11INPUT_ALL': {'hdr_mm_cntr': (236, 350)}, 'CH_ERR_12_ALL': {'error_data': (84, 86), 'error_data_err_dat': (20, 22)}}}
09-28-22 03:59:21 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 03:59:21 INFO   RW Matches
09-28-22 03:59:21 INFO   Word count 51509953, error count 262
09-28-22 03:59:21 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:59:21 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:59:21 DEBUG  Stop continous acquire for lc-input
09-28-22 03:59:21 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:21 INFO   l1a counter 164
09-28-22 03:59:21 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator', 'lc-input']
09-28-22 03:59:21 DEBUG  L1A counter 165
09-28-22 03:59:21 INFO   l1a counter 165
09-28-22 03:59:22 DEBUG  Length of captured data for lc-ASIC: 10
09-28-22 03:59:22 DEBUG  Length of captured data for lc-emulator: 10
09-28-22 03:59:22 DEBUG  Length of captured data for lc-input: 10
09-28-22 03:59:22 INFO   Printing lc-ASIC
09-28-22 03:59:22 INFO   149fffff,ffffffff,e28e4f2e,28e4f2e2,8e4f2e28,e4f2e28e,4f2e28e4,f2e28e4f,2e28e4f2,e28e4f2e,28e4f2e2,8e4f2e28,e4f21122
09-28-22 03:59:22 INFO   1c75bbbb,bbbbbbbb,5aee72d7,7396bb9c,b5dce5ae,e72d7739,6bb9cb5d,ce5aee72,d77396bb,9cb5dce0,19221922,19221922,19221922
09-28-22 03:59:22 INFO   248dffff,ffffffff,cca6abdc,ca6abdcc,a6abdcca,6abdcca6,abdcca6a,bdcca6ab,dcca6abd,cca6abdc,ca6abdcc,a6abdcca,6abd2122
09-28-22 03:59:22 INFO   2c8feeee,eeeeeeee,7f8f03fc,781fe3c0,ff1e07f8,f03fc781,fe3c0ff1,e07f8f03,fc781fe3,c0ff1e00,29222922,29222922,29222922
09-28-22 03:59:22 INFO   344b7777,77777777,3660b1b3,058d982c,6cc16366,0b1b3058,d982c6cc,163660b1,b3058d98,2c6cc160,31223122,31223122,31223122
09-28-22 03:59:22 INFO   3ca3eeee,eeeeeeee,a877f543,bfaa1dfd,50efea87,7f543bfa,a1dfd50e,fea877f5,43bfaa1d,fd50efe0,39223922,39223922,39223922
09-28-22 03:59:22 INFO   447d7777,77777777,3506b9a8,35cd41ae,6a0d7350,6b9a835c,d41ae6a0,d73506b9,a835cd41,ae6a0d70,41224122,41224122,41224122
09-28-22 03:59:22 INFO   4c8fdddd,dddddddd,c2f31617,98b0bcc5,85e62c2f,3161798b,0bcc585e,62c2f316,1798b0bc,c585e620,49224922,49224922,49224922
09-28-22 03:59:22 INFO   547fbbbb,bbbbbbbb,3256d192,b68c95b4,64ada325,6d192b68,c95b464a,da3256d1,92b68c95,b464ada0,51225122,51225122,51225122
09-28-22 03:59:22 INFO   5c9cffff,ffffffff,bedf86cb,edf86cbe,df86cbed,f86cbedf,86cbedf8,6cbedf86,cbedf86c,bedf86cb,edf86cbe,df86cbed,f86c5922
09-28-22 03:59:22 INFO   Printing lc-emulator
09-28-22 03:59:22 INFO   149fffff,ffffffff,e28e4f2e,28e4f2e2,8e4f2e28,e4f2e28e,4f2e28e4,f2e28e4f,2e28e4f2,e28e4f2e,28e4f2e2,8e4f2e28,e4f21122
09-28-22 03:59:22 INFO   1c75bbbb,bbbbbbbb,5aee72d7,7396bb9c,b5dce5ae,e72d7739,6bb9cb5d,ce5aee72,d77396bb,9cb5dce0,19221922,19221922,19221922
09-28-22 03:59:22 INFO   248dffff,ffffffff,cca6abdc,ca6abdcc,a6abdcca,6abdcca6,abdcca6a,bdcca6ab,dcca6abd,cca6abdc,ca6abdcc,a6abdcca,6abd2122
09-28-22 03:59:22 INFO   2c8feeee,eeeeeeee,7f8f03fc,781fe3c0,ff1e07f8,f03fc781,fe3c0ff1,e07f8f03,fc781fe3,c0ff1e00,29222922,29222922,29222922
09-28-22 03:59:22 INFO   344b7777,77777777,3660b1b3,058d982c,6cc16366,0b1b3058,d982c6cc,163660b1,b3058d98,2c6cc160,31223122,31223122,31223122
09-28-22 03:59:22 INFO   3ca3eeee,eeeeeeee,a877f543,bfaa1dfd,50efea87,7f543bfa,a1dfd50e,fea877f5,43bfaa1d,fd50efe0,39223922,39223922,39223922
09-28-22 03:59:22 INFO   447d7777,77777777,3506b9a8,35cd41ae,6a0d7350,6b9a835c,d41ae6a0,d73506b9,a835cd41,ae6a0d70,41224122,41224122,41224122
09-28-22 03:59:22 INFO   4c8fdddd,dddddddd,c2f31617,98b0bcc5,85e62c2f,3161798b,0bcc585e,62c2f316,1798b0bc,c585e620,49224922,49224922,49224922
09-28-22 03:59:22 INFO   547fbbbb,bbbbbbbb,3256d192,b68c95b4,64ada325,6d192b68,c95b464a,da3256d1,92b68c95,b464ada0,51225122,51225122,51225122
09-28-22 03:59:22 INFO   5c9cffff,ffffffff,bedf86cb,edf86cbe,df86cbed,f86cbedf,86cbedf8,6cbedf86,cbedf86c,bedf86cb,edf86cbe,df86cbed,f86c5922
09-28-22 03:59:22 INFO   Printing lc-input
09-28-22 03:59:22 INFO   a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1,a7d790f1
09-28-22 03:59:22 INFO   a62274cd,a62274cd,a62274cd,a62274cd,a62274cd,a62274cd,a62274cd,a62274cd,a62274cd,a62274cd,a62274cd,a62274cd
09-28-22 03:59:22 INFO   a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe,a3aae9fe
09-28-22 03:59:22 INFO   a7405381,a7405381,a7405381,a7405381,a7405381,a7405381,a7405381,a7405381,a7405381,a7405381,a7405381,a7405381
09-28-22 03:59:22 INFO   ae904761,ae904761,ae904761,ae904761,ae904761,ae904761,ae904761,ae904761,ae904761,ae904761,ae904761,ae904761
09-28-22 03:59:22 INFO   a93456b9,a93456b9,a93456b9,a93456b9,a93456b9,a93456b9,a93456b9,a93456b9,a93456b9,a93456b9,a93456b9,a93456b9
09-28-22 03:59:22 INFO   af794317,af794317,af794317,af794317,af794317,af794317,af794317,af794317,af794317,af794317,af794317,af794317
09-28-22 03:59:22 INFO   a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2,a8a713d2
09-28-22 03:59:22 INFO   a68ed726,a68ed726,a68ed726,a68ed726,a68ed726,a68ed726,a68ed726,a68ed726,a68ed726,a68ed726,a68ed726,a68ed726
09-28-22 03:59:22 INFO   af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef,af2d62ef
09-28-22 03:59:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:59:22 DEBUG  Stop continous acquire for lc-input
09-28-22 03:59:22 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:59:22 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:59:22 DEBUG  Configure continous acquire
09-28-22 03:59:22 INFO   Word count 24087, error count 0
09-28-22 03:59:22 INFO   Starting Power Scans ( timestamp 28Sep_035922 )
09-28-22 03:59:22 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:59:22 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:59:22 INFO   Setting to 1.08 V
09-28-22 03:59:24 INFO   Power: On, Voltage: 1.0800 V, Current: 0.2821 A, Temp: -13.5518 C, Res.: 947.83 Ohms
09-28-22 03:59:38 INFO   Good PLL settings V=1.08: [27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121, 122, 123]
09-28-22 03:59:38 INFO      CapSel=27, V=1.08, PUSM=9, V=1.08, I=0.2821
09-28-22 03:59:39 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:59:39 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:59:44 INFO      CapSel=28, V=1.08, PUSM=9, V=1.08, I=0.2849
09-28-22 03:59:44 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:59:44 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:59:49 INFO      CapSel=29, V=1.08, PUSM=9, V=1.07, I=0.2847
09-28-22 03:59:49 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:59:49 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:59:54 INFO      CapSel=30, V=1.08, PUSM=9, V=1.08, I=0.2846
09-28-22 03:59:54 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:59:54 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:00 INFO      CapSel=31, V=1.08, PUSM=9, V=1.08, I=0.2844
09-28-22 04:00:00 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:00 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:05 INFO      CapSel=56, V=1.08, PUSM=9, V=1.08, I=0.2844
09-28-22 04:00:05 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:05 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:10 INFO      CapSel=57, V=1.08, PUSM=9, V=1.07, I=0.2842
09-28-22 04:00:10 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:10 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:16 INFO      CapSel=58, V=1.08, PUSM=9, V=1.07, I=0.2842
09-28-22 04:00:16 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:16 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:21 INFO      CapSel=59, V=1.08, PUSM=9, V=1.07, I=0.2841
09-28-22 04:00:21 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:21 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:26 INFO      CapSel=60, V=1.08, PUSM=9, V=1.08, I=0.2840
09-28-22 04:00:26 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:26 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:32 INFO      CapSel=61, V=1.08, PUSM=9, V=1.08, I=0.2836
09-28-22 04:00:32 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:32 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:37 INFO      CapSel=62, V=1.08, PUSM=9, V=1.08, I=0.2837
09-28-22 04:00:37 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:37 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:42 INFO      CapSel=63, V=1.08, PUSM=9, V=1.08, I=0.2835
09-28-22 04:00:42 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:42 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:48 INFO      CapSel=120, V=1.08, PUSM=9, V=1.08, I=0.2834
09-28-22 04:00:48 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:48 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:53 INFO      CapSel=121, V=1.08, PUSM=9, V=1.08, I=0.2833
09-28-22 04:00:53 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:53 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:00:58 INFO      CapSel=122, V=1.08, PUSM=9, V=1.08, I=0.2832
09-28-22 04:00:58 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:00:58 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:04 INFO      CapSel=123, V=1.08, PUSM=9, V=1.08, I=0.2832
09-28-22 04:01:04 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:04 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:09 INFO   Setting to 1.32 V
09-28-22 04:01:10 INFO   Power: On, Voltage: 1.3100 V, Current: 0.3132 A, Temp: -13.6988 C, Res.: 947.26 Ohms
09-28-22 04:01:24 INFO   Good PLL settings V=1.32: [24, 25, 26, 27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121]
09-28-22 04:01:24 INFO      CapSel=24, V=1.32, PUSM=9, V=1.31, I=0.3823
09-28-22 04:01:25 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:25 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:30 INFO      CapSel=25, V=1.32, PUSM=9, V=1.32, I=0.3835
09-28-22 04:01:30 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:30 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:35 INFO      CapSel=26, V=1.32, PUSM=9, V=1.31, I=0.3836
09-28-22 04:01:35 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:35 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:40 INFO      CapSel=27, V=1.32, PUSM=9, V=1.31, I=0.3826
09-28-22 04:01:41 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:41 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:46 INFO      CapSel=28, V=1.32, PUSM=9, V=1.31, I=0.3823
09-28-22 04:01:46 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:46 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:51 INFO      CapSel=29, V=1.32, PUSM=9, V=1.31, I=0.3820
09-28-22 04:01:51 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:51 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:01:56 INFO      CapSel=30, V=1.32, PUSM=9, V=1.31, I=0.3819
09-28-22 04:01:56 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:01:56 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:02 INFO      CapSel=31, V=1.32, PUSM=9, V=1.32, I=0.3817
09-28-22 04:02:02 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:02 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:07 INFO      CapSel=56, V=1.32, PUSM=9, V=1.32, I=0.3816
09-28-22 04:02:07 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:07 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:12 INFO      CapSel=57, V=1.32, PUSM=9, V=1.31, I=0.3809
09-28-22 04:02:12 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:12 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:18 INFO      CapSel=58, V=1.32, PUSM=9, V=1.32, I=0.3822
09-28-22 04:02:18 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:18 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:23 INFO      CapSel=59, V=1.32, PUSM=9, V=1.32, I=0.3822
09-28-22 04:02:23 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:23 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:28 INFO      CapSel=60, V=1.32, PUSM=9, V=1.31, I=0.3814
09-28-22 04:02:28 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:28 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:34 INFO      CapSel=61, V=1.32, PUSM=9, V=1.31, I=0.3814
09-28-22 04:02:34 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:34 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:39 INFO      CapSel=62, V=1.32, PUSM=9, V=1.31, I=0.3796
09-28-22 04:02:39 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:39 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:44 INFO      CapSel=63, V=1.32, PUSM=9, V=1.31, I=0.3794
09-28-22 04:02:44 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:44 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:50 INFO      CapSel=120, V=1.32, PUSM=9, V=1.31, I=0.3792
09-28-22 04:02:50 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:50 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:02:55 INFO      CapSel=121, V=1.32, PUSM=9, V=1.31, I=0.3795
09-28-22 04:02:55 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:02:55 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:00 INFO   Setting to 1.2 V
09-28-22 04:03:01 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3296 A, Temp: -13.4315 C, Res.: 948.29 Ohms
09-28-22 04:03:15 INFO   Good PLL settings V=1.20: [25, 26, 27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121, 122]
09-28-22 04:03:16 INFO      CapSel=25, V=1.20, PUSM=9, V=1.19, I=0.3314
09-28-22 04:03:16 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:16 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:21 INFO      CapSel=26, V=1.20, PUSM=9, V=1.19, I=0.3318
09-28-22 04:03:21 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:21 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:26 INFO      CapSel=27, V=1.20, PUSM=9, V=1.20, I=0.3328
09-28-22 04:03:26 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:26 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:32 INFO      CapSel=28, V=1.20, PUSM=9, V=1.20, I=0.3314
09-28-22 04:03:32 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:32 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:37 INFO      CapSel=29, V=1.20, PUSM=9, V=1.20, I=0.3312
09-28-22 04:03:37 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:37 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:42 INFO      CapSel=30, V=1.20, PUSM=9, V=1.20, I=0.3311
09-28-22 04:03:42 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:42 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:48 INFO      CapSel=31, V=1.20, PUSM=9, V=1.20, I=0.3310
09-28-22 04:03:48 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:48 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:53 INFO      CapSel=56, V=1.20, PUSM=9, V=1.20, I=0.3309
09-28-22 04:03:53 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:53 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:03:58 INFO      CapSel=57, V=1.20, PUSM=9, V=1.20, I=0.3308
09-28-22 04:03:58 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:03:58 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:04 INFO      CapSel=58, V=1.20, PUSM=9, V=1.19, I=0.3307
09-28-22 04:04:04 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:04 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:09 INFO      CapSel=59, V=1.20, PUSM=9, V=1.20, I=0.3303
09-28-22 04:04:09 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:09 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:14 INFO      CapSel=60, V=1.20, PUSM=9, V=1.19, I=0.3313
09-28-22 04:04:14 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:14 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:20 INFO      CapSel=61, V=1.20, PUSM=9, V=1.20, I=0.3312
09-28-22 04:04:20 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:20 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:25 INFO      CapSel=62, V=1.20, PUSM=9, V=1.20, I=0.3310
09-28-22 04:04:25 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:25 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:30 INFO      CapSel=63, V=1.20, PUSM=9, V=1.20, I=0.3298
09-28-22 04:04:30 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:30 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:36 INFO      CapSel=120, V=1.20, PUSM=9, V=1.19, I=0.3295
09-28-22 04:04:36 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:36 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:41 INFO      CapSel=121, V=1.20, PUSM=9, V=1.20, I=0.3294
09-28-22 04:04:41 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:41 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:46 INFO      CapSel=122, V=1.20, PUSM=9, V=1.19, I=0.3296
09-28-22 04:04:46 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:04:46 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:51 INFO   Setting PLL VCO CapSelect to 31 with phaseSelect settings of 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:04:52 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:04:54 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:04:54 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:04:54 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:04:57 DEBUG  Num links 13 13
09-28-22 04:04:57 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:04:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:04:59 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:04:59 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:04:59 INFO   Links lc-ASIC are aligned
09-28-22 04:05:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:05:01 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:05:01 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:05:01 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:05:01 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:05:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:05:01 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:05:03 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:05:03 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:05:03 DEBUG  Compare BX0
09-28-22 04:05:03 DEBUG  Reference position is same as target 103
09-28-22 04:05:03 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:05:03 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:05:03 INFO   Found BX0 word for ASIC 103
09-28-22 04:05:03 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:05:03 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:05:03 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:05:03 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:05:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:05:03 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:05:05 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:05:05 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:05:05 DEBUG  Compare BX0
09-28-22 04:05:05 DEBUG  Reference position is 103
09-28-22 04:05:05 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:05:05 DEBUG  Found latency for emulator [0 0 0 0 0 0 0 0 0 0 0 0 0] 
09-28-22 04:05:05 INFO   Found BX0 word for emulator 103 
09-28-22 04:05:05 DEBUG  Num links 13 13
09-28-22 04:05:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:05:05 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:05:05 INFO   Word count 409067, error count 404006
09-28-22 04:05:05 WARNING eTx error count after alignment: 404006
09-28-22 04:05:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:05:09 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:05:22 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3277 A, Temp: -13.5637 C, Res.: 947.78 Ohms
09-28-22 04:05:22 INFO   Word count 414862033, error count 414862033
09-28-22 04:05:22 INFO   Word count 414910938, error count 414910938
09-28-22 04:05:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:05:25 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:05:26 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:05:30 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:05:40 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3277 A, Temp: -13.5696 C, Res.: 947.76 Ohms
09-28-22 04:05:40 INFO   Word count 414844991, error count 414844991
09-28-22 04:05:40 INFO   Word count 414895445, error count 414895445
09-28-22 04:05:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:05:43 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:05:45 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:05:48 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:05:59 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.5739 C, Res.: 947.74 Ohms
09-28-22 04:05:59 INFO   Word count 414901559, error count 414901559
09-28-22 04:05:59 INFO   Word count 414950760, error count 414950760
09-28-22 04:06:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:06:03 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:06:07 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:06:07 WARNING Starting Reset Process
09-28-22 04:06:07 INFO   Word count 78759, error count 78759
09-28-22 04:06:07 WARNING     Step 1 - Realign Output
09-28-22 04:06:07 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:06:10 DEBUG  Num links 13 13
09-28-22 04:06:10 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:06:11 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:11 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:11 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:11 INFO   Links lc-ASIC are aligned
09-28-22 04:06:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:13 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:06:13 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:06:13 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:13 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:15 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:06:15 DEBUG  Compare BX0
09-28-22 04:06:15 DEBUG  Reference position is same as target 102
09-28-22 04:06:15 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:06:15 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:15 INFO   Found BX0 word for ASIC 102
09-28-22 04:06:15 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:06:15 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:06:15 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:15 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:15 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:06:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:06:18 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:06:18 DEBUG  Compare BX0
09-28-22 04:06:18 DEBUG  Reference position is 102
09-28-22 04:06:18 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:06:18 INFO   Trying to find ASIC latency again
09-28-22 04:06:18 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:06:18 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:06:18 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:18 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:18 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:20 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:06:20 DEBUG  Compare BX0
09-28-22 04:06:20 DEBUG  Reference position is 103
09-28-22 04:06:20 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:06:20 DEBUG  Reference position is 103
09-28-22 04:06:20 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:06:20 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:06:20 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:06:20 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:06:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:22 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:06:22 DEBUG  Compare BX0
09-28-22 04:06:22 DEBUG  Reference position is same as target 103
09-28-22 04:06:22 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:06:22 DEBUG  Num links 13 13
09-28-22 04:06:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:22 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:06:22 INFO   Word count 409145, error count 404073
09-28-22 04:06:22 WARNING eTx error count after alignment: 404073
09-28-22 04:06:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:25 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:06:29 INFO   Word count 40063983, error count 40063983
09-28-22 04:06:29 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:06:32 DEBUG  link_reset_roct: 3500
09-28-22 04:06:32 INFO   Trying alignment with snapshot BX=2
09-28-22 04:06:35 INFO   ASIC
09-28-22 04:06:35 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:06:35 INFO   Trying alignment with snapshot BX=3
09-28-22 04:06:37 INFO   ASIC
09-28-22 04:06:37 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:37 INFO   Good ASIC alignment
09-28-22 04:06:37 INFO   Trying alignment with delay=4
09-28-22 04:06:38 INFO   ASIC
09-28-22 04:06:38 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:06:38 INFO   Emulator
09-28-22 04:06:38 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:06:38 INFO   Good ASIC alignment
09-28-22 04:06:38 INFO   Good emulator alignment
09-28-22 04:06:38 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:06:40 INFO   Good hdr_mm_counters, not increasing: [128  55  60  58  65  55  55  55  55  55  68  58]
09-28-22 04:06:40 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:06:43 DEBUG  Num links 13 13
09-28-22 04:06:43 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:06:44 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:44 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:44 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:06:44 INFO   Links lc-ASIC are aligned
09-28-22 04:06:46 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:46 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:06:46 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:06:46 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:46 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:46 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:49 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:06:49 DEBUG  Compare BX0
09-28-22 04:06:49 DEBUG  Reference position is same as target 102
09-28-22 04:06:49 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:06:49 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:49 INFO   Found BX0 word for ASIC 102
09-28-22 04:06:49 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:06:49 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:06:49 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:49 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:49 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:06:51 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:06:51 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:06:51 DEBUG  Compare BX0
09-28-22 04:06:51 DEBUG  Reference position is 102
09-28-22 04:06:51 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:06:51 INFO   Trying to find ASIC latency again
09-28-22 04:06:51 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:06:51 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:06:51 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:51 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:06:51 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:51 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:53 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:53 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:06:53 DEBUG  Compare BX0
09-28-22 04:06:53 DEBUG  Reference position is 103
09-28-22 04:06:53 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:06:53 DEBUG  Reference position is 103
09-28-22 04:06:53 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:06:53 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:06:53 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:06:53 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:06:53 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:53 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:06:55 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:55 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:06:55 DEBUG  Compare BX0
09-28-22 04:06:55 DEBUG  Reference position is same as target 103
09-28-22 04:06:55 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:06:55 DEBUG  Num links 13 13
09-28-22 04:06:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:06:55 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:06:55 INFO   Word count 409207, error count 404144
09-28-22 04:06:55 WARNING eTx error count after alignment: 404144
09-28-22 04:06:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:06:58 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:07:02 INFO   Word count 40062292, error count 40062292
09-28-22 04:07:02 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:07:06 DEBUG  link_reset_roct: 3500
09-28-22 04:07:06 INFO   Trying alignment with snapshot BX=2
09-28-22 04:07:08 INFO   ASIC
09-28-22 04:07:08 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:08 INFO   Trying alignment with snapshot BX=3
09-28-22 04:07:11 INFO   ASIC
09-28-22 04:07:11 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   Good ASIC alignment
09-28-22 04:07:11 INFO   Trying alignment with delay=4
09-28-22 04:07:11 INFO   ASIC
09-28-22 04:07:11 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:11 INFO   Emulator
09-28-22 04:07:11 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:11 INFO   Good ASIC alignment
09-28-22 04:07:11 INFO   Good emulator alignment
09-28-22 04:07:11 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:07:13 INFO   Good hdr_mm_counters, not increasing: [122  55  63  63  78  58  55  55  55  55  76  65]
09-28-22 04:07:13 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:07:16 DEBUG  Num links 13 13
09-28-22 04:07:16 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:07:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:07:18 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:07:18 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:07:18 INFO   Links lc-ASIC are aligned
09-28-22 04:07:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:07:20 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:07:20 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:07:20 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:07:20 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:07:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:07:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:07:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:07:22 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:07:22 DEBUG  Compare BX0
09-28-22 04:07:22 DEBUG  Reference position is same as target 102
09-28-22 04:07:22 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:07:22 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:07:22 INFO   Found BX0 word for ASIC 102
09-28-22 04:07:22 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:07:22 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:07:22 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:07:22 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:07:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:07:22 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:07:24 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:07:24 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:07:24 DEBUG  Compare BX0
09-28-22 04:07:24 DEBUG  Reference position is 102
09-28-22 04:07:24 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:07:24 INFO   Trying to find ASIC latency again
09-28-22 04:07:24 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:07:24 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:07:24 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:07:24 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:07:24 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:07:24 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:07:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:07:26 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:07:26 DEBUG  Compare BX0
09-28-22 04:07:26 DEBUG  Reference position is 103
09-28-22 04:07:26 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:07:26 DEBUG  Reference position is 103
09-28-22 04:07:26 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:07:26 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:07:26 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:07:26 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:07:26 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:07:26 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:07:28 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:07:29 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:07:29 DEBUG  Compare BX0
09-28-22 04:07:29 DEBUG  Reference position is same as target 103
09-28-22 04:07:29 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:07:29 DEBUG  Num links 13 13
09-28-22 04:07:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:07:29 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:07:29 INFO   Word count 409251, error count 404175
09-28-22 04:07:29 WARNING eTx error count after alignment: 404175
09-28-22 04:07:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:07:32 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:07:36 INFO   Word count 40062286, error count 40062286
09-28-22 04:07:36 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:07:40 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:07:40 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:07:40 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 1, 22, 1, 0, 0, 0, 27, 0, 1, 0]
09-28-22 04:07:40 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 11, 255, 12, 255, 225, 255, 255]
09-28-22 04:07:41 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:07:41 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 114, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:07:41 INFO    phaseSelect: 04, prbs_chk_err_cnt: [69, 0, 255, 255, 255, 255, 255, 255, 47, 255, 255, 255]
09-28-22 04:07:41 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 35, 35, 0, 11, 1, 0]
09-28-22 04:07:41 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:07:42 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 96, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:07:42 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 4, 5, 0, 0, 0, 3, 0, 0, 1]
09-28-22 04:07:42 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 22, 32, 255, 2, 255, 255]
09-28-22 04:07:42 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:07:42 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 15, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:07:42 INFO    phaseSelect: 12, prbs_chk_err_cnt: [3, 0, 255, 255, 255, 255, 255, 255, 53, 255, 255, 84]
09-28-22 04:07:43 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 2, 0, 255, 255, 9, 0, 134, 7, 0]
09-28-22 04:07:43 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:07:43 INFO   Error Array:
array([[255, 255,   1,  22,   1,   0,   0,   0,  27,   0,   1,   0],
       [255, 255, 255, 255, 255,  11, 255,  12, 255, 225, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 114, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 69,   0, 255, 255, 255, 255, 255, 255,  47, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  35,  35,   0,  11,   1,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  96,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   4,   5,   0,   0,   0,   3,   0,   0,   1],
       [255, 255, 255, 255, 255,   0,  22,  32, 255,   2, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  15, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  3,   0, 255, 255, 255, 255, 255, 255,  53, 255, 255,  84],
       [  0,   0,   0,   2,   0, 255, 255,   9,   0, 134,   7,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:07:43 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 04:07:43 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:07:44 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:07:46 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:07:46 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:07:47 INFO   FC status_locked: 1
09-28-22 04:07:47 INFO   PUSM status: 9
09-28-22 04:07:50 DEBUG  link_reset_roct: 3500
09-28-22 04:07:50 INFO   Trying alignment with snapshot BX=2
09-28-22 04:07:53 INFO   ASIC
09-28-22 04:07:53 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:07:53 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:07:53 INFO   Trying alignment with snapshot BX=3
09-28-22 04:07:55 INFO   ASIC
09-28-22 04:07:55 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:07:55 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   Good ASIC alignment
09-28-22 04:07:55 INFO   Trying alignment with delay=4
09-28-22 04:07:55 INFO   ASIC
09-28-22 04:07:55 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:07:55 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:07:55 INFO   Emulator
09-28-22 04:07:55 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:07:55 INFO   Good ASIC alignment
09-28-22 04:07:55 INFO   Good emulator alignment
09-28-22 04:07:55 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:07:58 INFO   Good hdr_mm_counters, not increasing: [127  55  59  59  72  54  54  54  54  54  75  59]
09-28-22 04:07:58 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:08:01 DEBUG  Num links 13 13
09-28-22 04:08:01 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:08:02 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:08:02 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:08:02 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:08:02 INFO   Links lc-ASIC are aligned
09-28-22 04:08:04 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:08:04 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:08:04 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:08:04 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:08:04 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:08:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:08:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:08:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:08:06 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:08:06 DEBUG  Compare BX0
09-28-22 04:08:06 DEBUG  Reference position is same as target 102
09-28-22 04:08:06 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:08:06 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:08:06 INFO   Found BX0 word for ASIC 102
09-28-22 04:08:06 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:08:06 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:08:06 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:08:06 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:08:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:08:06 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:08:09 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:08:09 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:08:09 DEBUG  Compare BX0
09-28-22 04:08:09 DEBUG  Reference position is 102
09-28-22 04:08:09 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:08:09 INFO   Trying to find ASIC latency again
09-28-22 04:08:09 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:08:09 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:08:09 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:08:09 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:08:09 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:08:09 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:08:11 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:08:11 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:08:11 DEBUG  Compare BX0
09-28-22 04:08:11 DEBUG  Reference position is 103
09-28-22 04:08:11 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:08:11 DEBUG  Reference position is 103
09-28-22 04:08:11 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:08:11 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:08:11 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:08:11 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:08:11 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:08:11 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:08:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:08:13 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:08:13 DEBUG  Compare BX0
09-28-22 04:08:13 DEBUG  Reference position is same as target 103
09-28-22 04:08:13 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:08:13 DEBUG  Num links 13 13
09-28-22 04:08:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:08:13 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:08:13 INFO   Word count 408935, error count 403087
09-28-22 04:08:13 WARNING eTx error count after alignment: 403087
09-28-22 04:08:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:08:16 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:08:20 INFO   Word count 40063906, error count 40063906
09-28-22 04:08:30 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3280 A, Temp: -13.5379 C, Res.: 947.88 Ohms
09-28-22 04:08:30 INFO   Word count 414692982, error count 414692982
09-28-22 04:08:30 INFO   Word count 414746083, error count 414746083
09-28-22 04:08:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:08:34 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:08:35 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:08:38 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:08:49 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3280 A, Temp: -13.5772 C, Res.: 947.73 Ohms
09-28-22 04:08:49 INFO   Word count 414921316, error count 414921316
09-28-22 04:08:49 INFO   Word count 414971094, error count 414971094
09-28-22 04:08:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:08:52 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:08:53 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:08:57 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:09:07 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3280 A, Temp: -13.6096 C, Res.: 947.60 Ohms
09-28-22 04:09:07 INFO   Word count 414904207, error count 414904207
09-28-22 04:09:07 INFO   Word count 414952913, error count 414952913
09-28-22 04:09:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:11 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:09:12 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:09:15 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:09:16 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (75, 110)}, 'CH_ALIGNER_1INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'select': (56, 55), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (69, 0)}, 'CH_ALIGNER_2INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (15, 0)}, 'CH_ALIGNER_3INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (359, 0)}, 'CH_ALIGNER_4INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (26, 0)}, 'CH_ALIGNER_5INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (8, 0)}, 'CH_ALIGNER_6INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (67, 0)}, 'CH_ALIGNER_7INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (54, 0)}, 'CH_ALIGNER_8INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (71, 0)}, 'CH_ALIGNER_9INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (50, 0)}, 'CH_ALIGNER_10INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (27, 0)}, 'CH_ALIGNER_11INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (350, 0)}, 'CH_ERR_12_ALL': {'error_data': (86, 84), 'error_data_err_dat': (22, 20)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (210, 242), 'status_phaseSelect': (4, 12)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'ALIGNER_ALL': {'status': (255, 254), 'status_done': (1, 0)}, 'ERRTOP_ALL': {'err_dat_top': (8191, 4097), 'err_dat_top_err_dat_top': (8191, 4097)}, 'PLL_ALL': {'pll_read_bytes_2to0': (974878, 974990), 'pll_read_bytes_2to0_lfLossOfLockCount': (1, 8)}}}
09-28-22 04:09:16 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 04:09:16 ERROR  RW Mismatches: {'CH_ALIGNER_1INPUT_ALL': {'sel_override_val': ('0x38', '0x37')}, 'CH_EPRXGRP_1INPUT_ALL': {'config': ('0x20', '0x60'), 'config_phaseSelect': ('0x4', '0xc')}, 'CH_EPRXGRP_3INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_6INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_7INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_8INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_9INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_11INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'PLL_ALL': {'pll_bytes_17to13': ('0xd90d82998', '0xf90d82998'), 'pll_bytes_17to13_fromMemToLJCDR_CBOvcoCapSelect': ('0x1b', '0x1f')}}
09-28-22 04:09:16 WARNING Starting Reset Process
09-28-22 04:09:16 INFO   Word count 37559556, error count 37559556
09-28-22 04:09:16 WARNING     Step 1 - Realign Output
09-28-22 04:09:16 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:09:19 DEBUG  Num links 13 13
09-28-22 04:09:19 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:09:21 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:21 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:09:21 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:21 INFO   Links lc-ASIC are aligned
09-28-22 04:09:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:23 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:09:23 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:09:23 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:23 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:23 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:09:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:25 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:09:25 DEBUG  Compare BX0
09-28-22 04:09:25 DEBUG  Reference position is same as target 102
09-28-22 04:09:25 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:09:25 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:25 INFO   Found BX0 word for ASIC 102
09-28-22 04:09:25 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:09:25 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:09:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:25 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:25 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:09:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:09:27 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:09:27 DEBUG  Compare BX0
09-28-22 04:09:27 DEBUG  Reference position is 102
09-28-22 04:09:27 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:09:27 INFO   Trying to find ASIC latency again
09-28-22 04:09:27 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:09:27 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:09:27 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:27 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:27 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:09:29 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:29 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:09:29 DEBUG  Compare BX0
09-28-22 04:09:29 DEBUG  Reference position is 103
09-28-22 04:09:29 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:09:29 DEBUG  Reference position is 103
09-28-22 04:09:29 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:09:29 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:09:29 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:09:29 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:09:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:09:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:32 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:09:32 DEBUG  Compare BX0
09-28-22 04:09:32 DEBUG  Reference position is same as target 103
09-28-22 04:09:32 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:09:32 DEBUG  Num links 13 13
09-28-22 04:09:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:32 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:09:32 INFO   Word count 409400, error count 403545
09-28-22 04:09:32 WARNING eTx error count after alignment: 403545
09-28-22 04:09:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:35 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:09:39 INFO   Word count 40059524, error count 40059524
09-28-22 04:09:39 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:09:42 DEBUG  link_reset_roct: 3500
09-28-22 04:09:42 INFO   Trying alignment with snapshot BX=2
09-28-22 04:09:45 INFO   ASIC
09-28-22 04:09:45 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:09:45 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:09:45 INFO   Trying alignment with snapshot BX=3
09-28-22 04:09:47 INFO   ASIC
09-28-22 04:09:47 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:09:47 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   Good ASIC alignment
09-28-22 04:09:47 INFO   Trying alignment with delay=4
09-28-22 04:09:47 INFO   ASIC
09-28-22 04:09:47 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:09:47 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:09:47 INFO   Emulator
09-28-22 04:09:47 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:09:47 INFO   Good ASIC alignment
09-28-22 04:09:47 INFO   Good emulator alignment
09-28-22 04:09:47 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:09:49 INFO   Good hdr_mm_counters, not increasing: [127  55  58  58  66  56  55  55  55  55  67  58]
09-28-22 04:09:49 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:09:53 DEBUG  Num links 13 13
09-28-22 04:09:53 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:09:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:54 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:09:54 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:09:54 INFO   Links lc-ASIC are aligned
09-28-22 04:09:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:56 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:09:56 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:09:56 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:56 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:56 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:09:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:09:58 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:09:58 DEBUG  Compare BX0
09-28-22 04:09:58 DEBUG  Reference position is same as target 102
09-28-22 04:09:58 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:09:58 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:58 INFO   Found BX0 word for ASIC 102
09-28-22 04:09:58 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:09:58 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:09:58 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:58 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:09:58 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:09:58 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:10:00 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:10:00 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:10:00 DEBUG  Compare BX0
09-28-22 04:10:00 DEBUG  Reference position is 102
09-28-22 04:10:00 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:10:00 INFO   Trying to find ASIC latency again
09-28-22 04:10:00 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:10:00 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:10:00 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:00 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:00 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:00 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:10:02 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:02 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:10:02 DEBUG  Compare BX0
09-28-22 04:10:02 DEBUG  Reference position is 103
09-28-22 04:10:02 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:10:02 DEBUG  Reference position is 103
09-28-22 04:10:02 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:10:02 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:10:02 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:10:03 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:10:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:03 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:10:05 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:05 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:10:05 DEBUG  Compare BX0
09-28-22 04:10:05 DEBUG  Reference position is same as target 103
09-28-22 04:10:05 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:10:05 DEBUG  Num links 13 13
09-28-22 04:10:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:05 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:10:05 INFO   Word count 409117, error count 403263
09-28-22 04:10:05 WARNING eTx error count after alignment: 403263
09-28-22 04:10:07 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:08 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:10:12 INFO   Word count 40062262, error count 40062262
09-28-22 04:10:12 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:10:16 DEBUG  link_reset_roct: 3500
09-28-22 04:10:16 INFO   Trying alignment with snapshot BX=2
09-28-22 04:10:18 INFO   ASIC
09-28-22 04:10:18 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:10:18 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:10:18 INFO   Trying alignment with snapshot BX=3
09-28-22 04:10:21 INFO   ASIC
09-28-22 04:10:21 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:10:21 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   Good ASIC alignment
09-28-22 04:10:21 INFO   Trying alignment with delay=4
09-28-22 04:10:21 INFO   ASIC
09-28-22 04:10:21 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:10:21 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:10:21 INFO   Emulator
09-28-22 04:10:21 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:10:21 INFO   Good ASIC alignment
09-28-22 04:10:21 INFO   Good emulator alignment
09-28-22 04:10:21 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:10:23 INFO   Good hdr_mm_counters, not increasing: [127  55  60  60  67  56  55  55  55  55  67  60]
09-28-22 04:10:23 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:10:26 DEBUG  Num links 13 13
09-28-22 04:10:26 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:10:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:27 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:10:27 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:10:27 INFO   Links lc-ASIC are aligned
09-28-22 04:10:30 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:30 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:10:30 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:10:30 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:30 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:30 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:10:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:32 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:10:32 DEBUG  Compare BX0
09-28-22 04:10:32 DEBUG  Reference position is same as target 102
09-28-22 04:10:32 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:10:32 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:32 INFO   Found BX0 word for ASIC 102
09-28-22 04:10:32 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:10:32 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:10:32 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:32 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:32 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:10:34 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:10:34 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:10:34 DEBUG  Compare BX0
09-28-22 04:10:34 DEBUG  Reference position is 102
09-28-22 04:10:34 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:10:34 INFO   Trying to find ASIC latency again
09-28-22 04:10:34 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:10:34 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:10:34 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:34 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:10:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:34 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:10:36 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:36 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:10:36 DEBUG  Compare BX0
09-28-22 04:10:36 DEBUG  Reference position is 103
09-28-22 04:10:36 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:10:36 DEBUG  Reference position is 103
09-28-22 04:10:36 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:10:36 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:10:36 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:10:36 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:10:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:36 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:10:38 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:38 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:10:38 DEBUG  Compare BX0
09-28-22 04:10:38 DEBUG  Reference position is same as target 103
09-28-22 04:10:38 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:10:38 DEBUG  Num links 13 13
09-28-22 04:10:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:10:38 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:10:38 INFO   Word count 409355, error count 403494
09-28-22 04:10:38 WARNING eTx error count after alignment: 403494
09-28-22 04:10:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:10:42 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:10:45 INFO   Word count 40065229, error count 40065229
09-28-22 04:10:45 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:10:49 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:10:49 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:10:50 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 1, 30, 1, 0, 0, 0, 45, 0, 0, 0]
09-28-22 04:10:50 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 7, 255, 7, 255, 172, 255, 255]
09-28-22 04:10:50 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:10:50 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 101, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:10:51 INFO    phaseSelect: 04, prbs_chk_err_cnt: [83, 0, 255, 255, 255, 255, 255, 255, 54, 255, 255, 255]
09-28-22 04:10:51 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 38, 43, 0, 18, 0, 0]
09-28-22 04:10:51 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:10:51 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:10:51 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 2, 3, 0, 0, 0, 3, 0, 0, 0]
09-28-22 04:10:52 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 25, 21, 255, 0, 255, 255]
09-28-22 04:10:52 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:10:52 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 17, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:10:52 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 89, 255, 255, 122]
09-28-22 04:10:52 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 2, 0, 255, 255, 10, 0, 152, 7, 0]
09-28-22 04:10:53 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:10:53 INFO   Error Array:
array([[255, 255,   1,  30,   1,   0,   0,   0,  45,   0,   0,   0],
       [255, 255, 255, 255, 255,   7, 255,   7, 255, 172, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 101, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 83,   0, 255, 255, 255, 255, 255, 255,  54, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  38,  43,   0,  18,   0,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  66,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   2,   3,   0,   0,   0,   3,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  25,  21, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  17, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  89, 255, 255, 122],
       [  0,   0,   0,   2,   0, 255, 255,  10,   0, 152,   7,   0],
       [  0,   1,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:10:53 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:10:53 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:10:54 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:10:55 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:10:55 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:10:57 INFO   FC status_locked: 1
09-28-22 04:10:57 INFO   PUSM status: 9
09-28-22 04:11:00 DEBUG  link_reset_roct: 3500
09-28-22 04:11:00 INFO   Trying alignment with snapshot BX=2
09-28-22 04:11:03 INFO   ASIC
09-28-22 04:11:03 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:11:03 INFO   Trying alignment with snapshot BX=3
09-28-22 04:11:05 INFO   ASIC
09-28-22 04:11:05 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   Good ASIC alignment
09-28-22 04:11:05 INFO   Trying alignment with delay=4
09-28-22 04:11:05 INFO   ASIC
09-28-22 04:11:05 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:11:05 INFO   Emulator
09-28-22 04:11:05 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:11:05 INFO   Good ASIC alignment
09-28-22 04:11:05 INFO   Good emulator alignment
09-28-22 04:11:05 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:11:07 INFO   Good hdr_mm_counters, not increasing: [128  55  60  61  72  56  55  55  55  55  73  61]
09-28-22 04:11:07 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:11:10 DEBUG  Num links 13 13
09-28-22 04:11:10 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:11:12 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:11:12 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:11:12 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:11:12 INFO   Links lc-ASIC are aligned
09-28-22 04:11:14 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:11:14 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:11:14 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:11:14 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:11:14 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:11:14 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:11:14 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:11:16 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:11:16 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:11:16 DEBUG  Compare BX0
09-28-22 04:11:16 DEBUG  Reference position is same as target 102
09-28-22 04:11:16 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:11:16 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:11:16 INFO   Found BX0 word for ASIC 102
09-28-22 04:11:16 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:11:16 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:11:16 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:11:16 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:11:16 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:11:16 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:11:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:11:18 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:11:18 DEBUG  Compare BX0
09-28-22 04:11:18 DEBUG  Reference position is 102
09-28-22 04:11:18 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:11:18 INFO   Trying to find ASIC latency again
09-28-22 04:11:18 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:11:18 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:11:18 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:11:18 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:11:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:11:18 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:11:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:11:20 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:11:20 DEBUG  Compare BX0
09-28-22 04:11:20 DEBUG  Reference position is 103
09-28-22 04:11:20 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:11:20 DEBUG  Reference position is 103
09-28-22 04:11:20 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:11:20 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:11:20 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:11:20 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:11:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:11:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:11:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:11:23 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:11:23 DEBUG  Compare BX0
09-28-22 04:11:23 DEBUG  Reference position is same as target 103
09-28-22 04:11:23 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:11:23 DEBUG  Num links 13 13
09-28-22 04:11:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:11:23 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:11:23 INFO   Word count 409232, error count 404153
09-28-22 04:11:23 WARNING eTx error count after alignment: 404153
09-28-22 04:11:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:11:26 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:11:30 INFO   Word count 40036504, error count 40036504
09-28-22 04:11:40 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.4925 C, Res.: 948.05 Ohms
09-28-22 04:11:40 INFO   Word count 414702576, error count 414702576
09-28-22 04:11:40 INFO   Word count 414754878, error count 414754878
09-28-22 04:11:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:11:43 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:11:44 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:11:48 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:11:58 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.4874 C, Res.: 948.07 Ohms
09-28-22 04:11:58 INFO   Word count 414717702, error count 414717702
09-28-22 04:11:58 INFO   Word count 414767243, error count 414767243
09-28-22 04:12:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:12:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:12:03 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:12:07 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:12:17 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.4863 C, Res.: 948.08 Ohms
09-28-22 04:12:17 INFO   Word count 414797114, error count 414797114
09-28-22 04:12:17 INFO   Word count 414846435, error count 414846435
09-28-22 04:12:19 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:12:20 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:12:21 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:12:25 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:12:25 WARNING Starting Reset Process
09-28-22 04:12:25 INFO   Word count 81749, error count 81749
09-28-22 04:12:25 WARNING     Step 1 - Realign Output
09-28-22 04:12:25 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:12:28 DEBUG  Num links 13 13
09-28-22 04:12:28 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:12:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:12:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:12:29 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:12:29 INFO   Links lc-ASIC are aligned
09-28-22 04:12:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:12:32 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:12:32 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:12:32 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:12:32 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:12:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:12:32 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:12:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:12:34 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:12:34 DEBUG  Compare BX0
09-28-22 04:12:34 DEBUG  Reference position is same as target 102
09-28-22 04:12:34 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:12:34 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:12:34 INFO   Found BX0 word for ASIC 102
09-28-22 04:12:34 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:12:34 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:12:34 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:12:34 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:12:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:12:34 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:12:36 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:12:36 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:12:36 DEBUG  Compare BX0
09-28-22 04:12:36 DEBUG  Reference position is 102
09-28-22 04:12:36 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:12:36 INFO   Trying to find ASIC latency again
09-28-22 04:12:36 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:12:36 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:12:36 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:12:36 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:12:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:12:36 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:12:38 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:12:38 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:12:38 DEBUG  Compare BX0
09-28-22 04:12:38 DEBUG  Reference position is 103
09-28-22 04:12:38 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:12:38 DEBUG  Reference position is 103
09-28-22 04:12:38 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:12:38 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:12:38 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:12:38 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:12:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:12:38 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:12:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:12:40 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:12:40 DEBUG  Compare BX0
09-28-22 04:12:40 DEBUG  Reference position is same as target 103
09-28-22 04:12:40 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:12:40 DEBUG  Num links 13 13
09-28-22 04:12:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:12:40 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:12:40 INFO   Word count 409187, error count 404116
09-28-22 04:12:40 WARNING eTx error count after alignment: 404116
09-28-22 04:12:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:12:43 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:12:47 INFO   Word count 40063228, error count 40063228
09-28-22 04:12:47 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:12:51 DEBUG  link_reset_roct: 3500
09-28-22 04:12:51 INFO   Trying alignment with snapshot BX=2
09-28-22 04:12:53 INFO   ASIC
09-28-22 04:12:53 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:12:53 INFO   Trying alignment with snapshot BX=3
09-28-22 04:12:56 INFO   ASIC
09-28-22 04:12:56 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   Good ASIC alignment
09-28-22 04:12:56 INFO   Trying alignment with delay=4
09-28-22 04:12:56 INFO   ASIC
09-28-22 04:12:56 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:12:56 INFO   Emulator
09-28-22 04:12:56 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:12:56 INFO   Good ASIC alignment
09-28-22 04:12:56 INFO   Good emulator alignment
09-28-22 04:12:56 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:12:58 INFO   Good hdr_mm_counters, not increasing: [122  55  61  60  67  57  55  55  55  55  67  61]
09-28-22 04:12:58 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:13:01 DEBUG  Num links 13 13
09-28-22 04:13:01 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:13:02 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:02 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:02 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:02 INFO   Links lc-ASIC are aligned
09-28-22 04:13:05 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:05 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:13:05 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:13:05 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:05 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:05 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:07 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:07 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:13:07 DEBUG  Compare BX0
09-28-22 04:13:07 DEBUG  Reference position is same as target 102
09-28-22 04:13:07 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:13:07 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:07 INFO   Found BX0 word for ASIC 102
09-28-22 04:13:07 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:13:07 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:13:07 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:07 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:07 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:07 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:13:09 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:13:09 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:13:09 DEBUG  Compare BX0
09-28-22 04:13:09 DEBUG  Reference position is 102
09-28-22 04:13:09 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:13:09 INFO   Trying to find ASIC latency again
09-28-22 04:13:09 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:13:09 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:13:09 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:09 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:09 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:09 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:11 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:11 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:13:11 DEBUG  Compare BX0
09-28-22 04:13:11 DEBUG  Reference position is 103
09-28-22 04:13:11 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:13:11 DEBUG  Reference position is 103
09-28-22 04:13:11 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:13:11 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:13:11 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:13:11 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:13:11 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:11 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:13 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:13:13 DEBUG  Compare BX0
09-28-22 04:13:13 DEBUG  Reference position is same as target 103
09-28-22 04:13:13 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:13:13 DEBUG  Num links 13 13
09-28-22 04:13:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:13 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:13:13 INFO   Word count 409120, error count 404051
09-28-22 04:13:13 WARNING eTx error count after alignment: 404051
09-28-22 04:13:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:17 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:13:20 INFO   Word count 40063276, error count 40063276
09-28-22 04:13:20 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:13:24 DEBUG  link_reset_roct: 3500
09-28-22 04:13:24 INFO   Trying alignment with snapshot BX=2
09-28-22 04:13:27 INFO   ASIC
09-28-22 04:13:27 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:13:27 INFO   Trying alignment with snapshot BX=3
09-28-22 04:13:29 INFO   ASIC
09-28-22 04:13:29 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   Good ASIC alignment
09-28-22 04:13:29 INFO   Trying alignment with delay=4
09-28-22 04:13:29 INFO   ASIC
09-28-22 04:13:29 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:13:29 INFO   Emulator
09-28-22 04:13:29 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:13:29 INFO   Good ASIC alignment
09-28-22 04:13:29 INFO   Good emulator alignment
09-28-22 04:13:29 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:13:31 INFO   Good hdr_mm_counters, not increasing: [118  55  57  57  59  57  55  55  55  55  59  57]
09-28-22 04:13:32 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:13:35 DEBUG  Num links 13 13
09-28-22 04:13:35 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:13:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:36 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:36 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:13:36 INFO   Links lc-ASIC are aligned
09-28-22 04:13:38 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:38 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:13:38 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:13:38 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:38 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:38 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:40 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:13:40 DEBUG  Compare BX0
09-28-22 04:13:40 DEBUG  Reference position is same as target 102
09-28-22 04:13:40 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:13:40 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:40 INFO   Found BX0 word for ASIC 102
09-28-22 04:13:40 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:13:40 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:13:40 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:40 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:40 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:13:42 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:13:42 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:13:42 DEBUG  Compare BX0
09-28-22 04:13:42 DEBUG  Reference position is 102
09-28-22 04:13:42 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:13:42 INFO   Trying to find ASIC latency again
09-28-22 04:13:42 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:13:42 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:13:42 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:42 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:13:42 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:43 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:45 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:45 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:13:45 DEBUG  Compare BX0
09-28-22 04:13:45 DEBUG  Reference position is 103
09-28-22 04:13:45 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:13:45 DEBUG  Reference position is 103
09-28-22 04:13:45 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:13:45 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:13:45 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:13:45 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:13:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:13:47 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:47 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:13:47 DEBUG  Compare BX0
09-28-22 04:13:47 DEBUG  Reference position is same as target 103
09-28-22 04:13:47 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:13:47 DEBUG  Num links 13 13
09-28-22 04:13:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:13:47 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:13:47 INFO   Word count 409200, error count 404129
09-28-22 04:13:47 WARNING eTx error count after alignment: 404129
09-28-22 04:13:49 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:13:50 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:13:54 INFO   Word count 40062912, error count 40062912
09-28-22 04:13:54 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:13:58 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:13:58 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:13:59 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 0, 20, 3, 0, 0, 0, 24, 0, 1, 0]
09-28-22 04:13:59 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 2, 255, 6, 255, 175, 255, 255]
09-28-22 04:13:59 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:13:59 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 105, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:13:59 INFO    phaseSelect: 04, prbs_chk_err_cnt: [99, 0, 255, 255, 255, 255, 255, 255, 42, 255, 255, 255]
09-28-22 04:13:59 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 30, 34, 0, 10, 0, 0]
09-28-22 04:14:00 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:14:00 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 88, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:14:00 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0]
09-28-22 04:14:00 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 5, 7, 255, 0, 255, 255]
09-28-22 04:14:00 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:14:01 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 21, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:14:01 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 79, 255, 255, 112]
09-28-22 04:14:01 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 2, 0, 255, 255, 12, 0, 204, 11, 0]
09-28-22 04:14:01 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:14:01 INFO   Error Array:
array([[255, 255,   0,  20,   3,   0,   0,   0,  24,   0,   1,   0],
       [255, 255, 255, 255, 255,   2, 255,   6, 255, 175, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 105, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 99,   0, 255, 255, 255, 255, 255, 255,  42, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  30,  34,   0,  10,   0,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  88,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   0,   0,   0,   0,   0,   2,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,   5,   7, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  21, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  79, 255, 255, 112],
       [  0,   0,   0,   2,   0, 255, 255,  12,   0, 204,  11,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:14:01 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:14:01 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:14:02 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:14:04 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:14:04 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:14:05 INFO   FC status_locked: 1
09-28-22 04:14:05 INFO   PUSM status: 9
09-28-22 04:14:09 DEBUG  link_reset_roct: 3500
09-28-22 04:14:09 INFO   Trying alignment with snapshot BX=2
09-28-22 04:14:11 INFO   ASIC
09-28-22 04:14:11 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:14:11 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:14:11 INFO   Trying alignment with snapshot BX=3
09-28-22 04:14:14 INFO   ASIC
09-28-22 04:14:14 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:14:14 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   Good ASIC alignment
09-28-22 04:14:14 INFO   Trying alignment with delay=4
09-28-22 04:14:14 INFO   ASIC
09-28-22 04:14:14 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:14:14 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:14:14 INFO   Emulator
09-28-22 04:14:14 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:14:14 INFO   Good ASIC alignment
09-28-22 04:14:14 INFO   Good emulator alignment
09-28-22 04:14:14 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:14:16 INFO   Good hdr_mm_counters, not increasing: [130  54  57  56  60  55  55  55  55  55  60  56]
09-28-22 04:14:16 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:14:19 DEBUG  Num links 13 13
09-28-22 04:14:19 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:14:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:14:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:14:20 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:14:20 INFO   Links lc-ASIC are aligned
09-28-22 04:14:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:14:23 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:14:23 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:14:23 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:14:23 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:14:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:14:23 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:14:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:14:25 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:14:25 DEBUG  Compare BX0
09-28-22 04:14:25 DEBUG  Reference position is same as target 102
09-28-22 04:14:25 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:14:25 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:14:25 INFO   Found BX0 word for ASIC 102
09-28-22 04:14:25 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:14:25 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:14:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:14:25 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:14:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:14:25 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:14:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:14:27 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:14:27 DEBUG  Compare BX0
09-28-22 04:14:27 DEBUG  Reference position is 102
09-28-22 04:14:27 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:14:27 INFO   Trying to find ASIC latency again
09-28-22 04:14:27 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:14:27 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:14:27 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:14:27 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:14:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:14:27 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:14:29 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:14:29 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:14:29 DEBUG  Compare BX0
09-28-22 04:14:29 DEBUG  Reference position is 103
09-28-22 04:14:29 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:14:29 DEBUG  Reference position is 103
09-28-22 04:14:29 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:14:29 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:14:29 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:14:29 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:14:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:14:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:14:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:14:31 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:14:31 DEBUG  Compare BX0
09-28-22 04:14:31 DEBUG  Reference position is same as target 103
09-28-22 04:14:31 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:14:31 DEBUG  Num links 13 13
09-28-22 04:14:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:14:31 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:14:31 INFO   Word count 409196, error count 403338
09-28-22 04:14:31 WARNING eTx error count after alignment: 403338
09-28-22 04:14:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:14:34 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:14:38 INFO   Word count 40062103, error count 40062103
09-28-22 04:14:49 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3280 A, Temp: -13.6277 C, Res.: 947.53 Ohms
09-28-22 04:14:49 INFO   Word count 414710666, error count 414710666
09-28-22 04:14:49 INFO   Word count 414763469, error count 414763469
09-28-22 04:14:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:14:52 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:14:53 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:14:57 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:15:07 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3280 A, Temp: -13.5550 C, Res.: 947.81 Ohms
09-28-22 04:15:07 INFO   Word count 414794779, error count 414794779
09-28-22 04:15:07 INFO   Word count 414845871, error count 414845871
09-28-22 04:15:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:15:10 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:15:11 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:15:15 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:15:25 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3280 A, Temp: -13.6262 C, Res.: 947.54 Ohms
09-28-22 04:15:25 INFO   Word count 414888521, error count 414888521
09-28-22 04:15:25 INFO   Word count 414942358, error count 414942358
09-28-22 04:15:27 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:15:29 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:15:30 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:15:33 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:15:34 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'hdr_mm_cntr': (110, 134)}}}
09-28-22 04:15:34 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 04:15:34 INFO   RW Matches
09-28-22 04:15:34 WARNING Starting Reset Process
09-28-22 04:15:34 INFO   Word count 37224092, error count 37224092
09-28-22 04:15:34 WARNING     Step 1 - Realign Output
09-28-22 04:15:34 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:15:37 DEBUG  Num links 13 13
09-28-22 04:15:37 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:15:39 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:15:39 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:15:39 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:15:39 INFO   Links lc-ASIC are aligned
09-28-22 04:15:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:15:41 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:15:41 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:15:41 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:15:41 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:15:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:15:41 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:15:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:15:43 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:15:43 DEBUG  Compare BX0
09-28-22 04:15:43 DEBUG  Reference position is same as target 102
09-28-22 04:15:43 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:15:43 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:15:43 INFO   Found BX0 word for ASIC 102
09-28-22 04:15:43 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:15:43 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:15:43 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:15:43 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:15:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:15:43 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:15:45 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:15:45 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:15:45 DEBUG  Compare BX0
09-28-22 04:15:45 DEBUG  Reference position is 102
09-28-22 04:15:45 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:15:45 INFO   Trying to find ASIC latency again
09-28-22 04:15:45 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:15:45 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:15:45 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:15:45 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:15:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:15:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:15:47 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:15:47 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:15:47 DEBUG  Compare BX0
09-28-22 04:15:47 DEBUG  Reference position is 103
09-28-22 04:15:47 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:15:47 DEBUG  Reference position is 103
09-28-22 04:15:47 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:15:47 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:15:47 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:15:47 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:15:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:15:47 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:15:49 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:15:50 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:15:50 DEBUG  Compare BX0
09-28-22 04:15:50 DEBUG  Reference position is same as target 103
09-28-22 04:15:50 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:15:50 DEBUG  Num links 13 13
09-28-22 04:15:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:15:50 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:15:50 INFO   Word count 409093, error count 403235
09-28-22 04:15:50 WARNING eTx error count after alignment: 403235
09-28-22 04:15:52 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:15:53 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:15:57 INFO   Word count 40063042, error count 40063042
09-28-22 04:15:57 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:16:00 DEBUG  link_reset_roct: 3500
09-28-22 04:16:00 INFO   Trying alignment with snapshot BX=2
09-28-22 04:16:03 INFO   ASIC
09-28-22 04:16:03 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:16:03 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:03 INFO   Trying alignment with snapshot BX=3
09-28-22 04:16:05 INFO   ASIC
09-28-22 04:16:05 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:16:05 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   Good ASIC alignment
09-28-22 04:16:05 INFO   Trying alignment with delay=4
09-28-22 04:16:05 INFO   ASIC
09-28-22 04:16:05 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:16:05 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:05 INFO   Emulator
09-28-22 04:16:05 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:05 INFO   Good ASIC alignment
09-28-22 04:16:05 INFO   Good emulator alignment
09-28-22 04:16:05 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:16:07 INFO   Good hdr_mm_counters, not increasing: [133  59  65  65  68  61  58  56  56  55  67  64]
09-28-22 04:16:07 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:16:11 DEBUG  Num links 13 13
09-28-22 04:16:11 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:16:12 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:12 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:12 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:12 INFO   Links lc-ASIC are aligned
09-28-22 04:16:14 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:14 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:16:14 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:16:14 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:14 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:14 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:14 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:16 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:16 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:16:16 DEBUG  Compare BX0
09-28-22 04:16:16 DEBUG  Reference position is same as target 102
09-28-22 04:16:16 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:16:16 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:16 INFO   Found BX0 word for ASIC 102
09-28-22 04:16:16 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:16:16 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:16:16 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:16 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:16 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:16 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:16:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:16:18 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:16:18 DEBUG  Compare BX0
09-28-22 04:16:18 DEBUG  Reference position is 102
09-28-22 04:16:18 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:16:18 INFO   Trying to find ASIC latency again
09-28-22 04:16:18 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:16:18 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:16:18 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:18 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:18 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:20 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:16:20 DEBUG  Compare BX0
09-28-22 04:16:20 DEBUG  Reference position is 103
09-28-22 04:16:20 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:16:20 DEBUG  Reference position is 103
09-28-22 04:16:20 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:16:20 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:16:20 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:16:20 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:16:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:21 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:23 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:16:23 DEBUG  Compare BX0
09-28-22 04:16:23 DEBUG  Reference position is same as target 103
09-28-22 04:16:23 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:16:23 DEBUG  Num links 13 13
09-28-22 04:16:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:23 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:16:23 INFO   Word count 409437, error count 403577
09-28-22 04:16:23 WARNING eTx error count after alignment: 403577
09-28-22 04:16:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:26 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:16:30 INFO   Word count 40062188, error count 40062188
09-28-22 04:16:30 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:16:34 DEBUG  link_reset_roct: 3500
09-28-22 04:16:34 INFO   Trying alignment with snapshot BX=2
09-28-22 04:16:36 INFO   ASIC
09-28-22 04:16:36 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:16:36 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:16:36 INFO   Trying alignment with snapshot BX=3
09-28-22 04:16:39 INFO   ASIC
09-28-22 04:16:39 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:16:39 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   Good ASIC alignment
09-28-22 04:16:39 INFO   Trying alignment with delay=4
09-28-22 04:16:39 INFO   ASIC
09-28-22 04:16:39 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:16:39 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:16:39 INFO   Emulator
09-28-22 04:16:39 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:16:39 INFO   Good ASIC alignment
09-28-22 04:16:39 INFO   Good emulator alignment
09-28-22 04:16:39 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:16:41 INFO   Good hdr_mm_counters, not increasing: [128  57  59  59  64  59  56  55  55  55  63  59]
09-28-22 04:16:41 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:16:44 DEBUG  Num links 13 13
09-28-22 04:16:44 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:16:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:45 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:16:45 INFO   Links lc-ASIC are aligned
09-28-22 04:16:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:48 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:16:48 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:16:48 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:48 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:48 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:50 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:16:50 DEBUG  Compare BX0
09-28-22 04:16:50 DEBUG  Reference position is same as target 102
09-28-22 04:16:50 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:16:50 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:50 INFO   Found BX0 word for ASIC 102
09-28-22 04:16:50 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:16:50 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:16:50 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:50 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:50 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:16:52 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:16:52 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:16:52 DEBUG  Compare BX0
09-28-22 04:16:52 DEBUG  Reference position is 102
09-28-22 04:16:52 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:16:52 INFO   Trying to find ASIC latency again
09-28-22 04:16:52 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:16:52 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:16:52 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:52 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:16:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:52 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:54 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:16:54 DEBUG  Compare BX0
09-28-22 04:16:54 DEBUG  Reference position is 103
09-28-22 04:16:54 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:16:54 DEBUG  Reference position is 103
09-28-22 04:16:54 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:16:54 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:16:54 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:16:54 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:16:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:54 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:16:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:16:56 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:16:56 DEBUG  Compare BX0
09-28-22 04:16:56 DEBUG  Reference position is same as target 103
09-28-22 04:16:56 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:16:56 DEBUG  Num links 13 13
09-28-22 04:16:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:16:56 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:16:56 INFO   Word count 409240, error count 403381
09-28-22 04:16:56 WARNING eTx error count after alignment: 403381
09-28-22 04:16:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:17:00 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:17:03 INFO   Word count 40062183, error count 40062183
09-28-22 04:17:03 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:17:07 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:17:07 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:17:08 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 2, 32, 5, 0, 0, 0, 35, 0, 0, 0]
09-28-22 04:17:08 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 8, 255, 3, 255, 166, 255, 255]
09-28-22 04:17:08 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:17:08 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 128, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:17:09 INFO    phaseSelect: 04, prbs_chk_err_cnt: [106, 0, 255, 255, 255, 255, 255, 255, 51, 255, 255, 255]
09-28-22 04:17:09 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 37, 42, 0, 19, 0, 0]
09-28-22 04:17:09 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:17:09 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 74, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:17:09 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:17:10 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 14, 20, 255, 1, 255, 255]
09-28-22 04:17:10 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:17:10 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 18, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:17:10 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 84, 255, 255, 136]
09-28-22 04:17:10 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 1, 0, 255, 255, 12, 0, 202, 8, 0]
09-28-22 04:17:11 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:17:11 INFO   Error Array:
array([[255, 255,   2,  32,   5,   0,   0,   0,  35,   0,   0,   0],
       [255, 255, 255, 255, 255,   8, 255,   3, 255, 166, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 128, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [106,   0, 255, 255, 255, 255, 255, 255,  51, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  37,  42,   0,  19,   0,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  74,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   0,   1,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  14,  20, 255,   1, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  18, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  84, 255, 255, 136],
       [  0,   0,   0,   1,   0, 255, 255,  12,   0, 202,   8,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:17:11 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:17:11 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:17:12 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:17:13 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:17:13 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:17:15 INFO   FC status_locked: 1
09-28-22 04:17:15 INFO   PUSM status: 9
09-28-22 04:17:18 DEBUG  link_reset_roct: 3500
09-28-22 04:17:18 INFO   Trying alignment with snapshot BX=2
09-28-22 04:17:21 INFO   ASIC
09-28-22 04:17:21 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:17:21 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:17:21 INFO   Trying alignment with snapshot BX=3
09-28-22 04:17:23 INFO   ASIC
09-28-22 04:17:23 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:17:23 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   Good ASIC alignment
09-28-22 04:17:23 INFO   Trying alignment with delay=4
09-28-22 04:17:23 INFO   ASIC
09-28-22 04:17:23 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:17:23 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:17:23 INFO   Emulator
09-28-22 04:17:23 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:17:23 INFO   Good ASIC alignment
09-28-22 04:17:23 INFO   Good emulator alignment
09-28-22 04:17:23 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:17:25 INFO   Good hdr_mm_counters, not increasing: [135  54  60  57  68  55  55  55  55  55  69  60]
09-28-22 04:17:25 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:17:28 DEBUG  Num links 13 13
09-28-22 04:17:28 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:17:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:17:30 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:17:30 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:17:30 INFO   Links lc-ASIC are aligned
09-28-22 04:17:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:17:32 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:17:32 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:17:32 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:17:32 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:17:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:17:32 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:17:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:17:34 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:17:34 DEBUG  Compare BX0
09-28-22 04:17:34 DEBUG  Reference position is same as target 102
09-28-22 04:17:34 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:17:34 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:17:34 INFO   Found BX0 word for ASIC 102
09-28-22 04:17:34 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:17:34 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:17:34 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:17:34 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:17:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:17:34 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:17:36 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:17:36 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:17:36 DEBUG  Compare BX0
09-28-22 04:17:36 DEBUG  Reference position is 102
09-28-22 04:17:36 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:17:36 INFO   Trying to find ASIC latency again
09-28-22 04:17:36 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:17:36 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:17:36 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:17:36 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:17:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:17:36 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:17:38 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:17:38 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:17:38 DEBUG  Compare BX0
09-28-22 04:17:38 DEBUG  Reference position is 103
09-28-22 04:17:38 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:17:38 DEBUG  Reference position is 103
09-28-22 04:17:38 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:17:38 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:17:38 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:17:38 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:17:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:17:39 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:17:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:17:41 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:17:41 DEBUG  Compare BX0
09-28-22 04:17:41 DEBUG  Reference position is same as target 103
09-28-22 04:17:41 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:17:41 DEBUG  Num links 13 13
09-28-22 04:17:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:17:41 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:17:41 INFO   Word count 408955, error count 403098
09-28-22 04:17:41 WARNING eTx error count after alignment: 403098
09-28-22 04:17:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:17:44 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:17:48 INFO   Word count 40063930, error count 40063930
09-28-22 04:17:58 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3280 A, Temp: -13.4909 C, Res.: 948.06 Ohms
09-28-22 04:17:58 INFO   Word count 414809826, error count 414809826
09-28-22 04:17:58 INFO   Word count 414864521, error count 414864521
09-28-22 04:18:00 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:18:01 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:18:02 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:18:06 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:18:17 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3280 A, Temp: -13.6319 C, Res.: 947.52 Ohms
09-28-22 04:18:17 INFO   Word count 414998978, error count 414998978
09-28-22 04:18:17 INFO   Word count 415050579, error count 415050579
09-28-22 04:18:19 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:18:20 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:18:21 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:18:25 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:18:35 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3280 A, Temp: -13.5519 C, Res.: 947.83 Ohms
09-28-22 04:18:35 INFO   Word count 414718816, error count 414718816
09-28-22 04:18:35 INFO   Word count 414769726, error count 414769726
09-28-22 04:18:37 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:18:38 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:18:39 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:18:43 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:18:43 WARNING Starting Reset Process
09-28-22 04:18:43 INFO   Word count 84420, error count 84420
09-28-22 04:18:43 WARNING     Step 1 - Realign Output
09-28-22 04:18:43 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:18:46 DEBUG  Num links 13 13
09-28-22 04:18:46 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:18:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:18:47 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:18:47 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:18:47 INFO   Links lc-ASIC are aligned
09-28-22 04:18:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:18:50 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:18:50 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:18:50 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:18:50 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:18:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:18:50 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:18:52 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:18:52 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:18:52 DEBUG  Compare BX0
09-28-22 04:18:52 DEBUG  Reference position is same as target 102
09-28-22 04:18:52 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:18:52 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:18:52 INFO   Found BX0 word for ASIC 102
09-28-22 04:18:52 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:18:52 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:18:52 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:18:52 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:18:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:18:52 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:18:54 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:18:54 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:18:54 DEBUG  Compare BX0
09-28-22 04:18:54 DEBUG  Reference position is 102
09-28-22 04:18:54 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:18:54 INFO   Trying to find ASIC latency again
09-28-22 04:18:54 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:18:54 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:18:54 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:18:54 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:18:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:18:54 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:18:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:18:56 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:18:56 DEBUG  Compare BX0
09-28-22 04:18:56 DEBUG  Reference position is 103
09-28-22 04:18:56 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:18:56 DEBUG  Reference position is 103
09-28-22 04:18:56 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:18:56 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:18:56 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:18:56 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:18:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:18:56 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:18:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:18:58 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:18:58 DEBUG  Compare BX0
09-28-22 04:18:58 DEBUG  Reference position is same as target 103
09-28-22 04:18:58 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:18:58 DEBUG  Num links 13 13
09-28-22 04:18:58 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:18:58 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:18:58 INFO   Word count 409444, error count 403589
09-28-22 04:18:58 WARNING eTx error count after alignment: 403589
09-28-22 04:19:00 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:19:05 INFO   Word count 40063233, error count 40063233
09-28-22 04:19:05 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:19:09 DEBUG  link_reset_roct: 3500
09-28-22 04:19:09 INFO   Trying alignment with snapshot BX=2
09-28-22 04:19:11 INFO   ASIC
09-28-22 04:19:11 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:19:11 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:11 INFO   Trying alignment with snapshot BX=3
09-28-22 04:19:14 INFO   ASIC
09-28-22 04:19:14 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:19:14 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   Good ASIC alignment
09-28-22 04:19:14 INFO   Trying alignment with delay=4
09-28-22 04:19:14 INFO   ASIC
09-28-22 04:19:14 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:19:14 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:14 INFO   Emulator
09-28-22 04:19:14 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:14 INFO   Good ASIC alignment
09-28-22 04:19:14 INFO   Good emulator alignment
09-28-22 04:19:14 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:19:16 INFO   Good hdr_mm_counters, not increasing: [133  56  58  58  68  56  55  55  55  55  67  58]
09-28-22 04:19:16 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:19:19 DEBUG  Num links 13 13
09-28-22 04:19:19 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:19:21 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:21 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:19:21 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:21 INFO   Links lc-ASIC are aligned
09-28-22 04:19:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:23 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:19:23 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:19:23 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:23 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:23 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:19:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:25 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:19:25 DEBUG  Compare BX0
09-28-22 04:19:25 DEBUG  Reference position is same as target 102
09-28-22 04:19:25 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:19:25 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:25 INFO   Found BX0 word for ASIC 102
09-28-22 04:19:25 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:19:25 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:19:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:25 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:25 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:19:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:19:27 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:19:27 DEBUG  Compare BX0
09-28-22 04:19:27 DEBUG  Reference position is 102
09-28-22 04:19:27 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:19:27 INFO   Trying to find ASIC latency again
09-28-22 04:19:27 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:19:27 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:19:27 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:27 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:27 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:19:29 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:29 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:19:29 DEBUG  Compare BX0
09-28-22 04:19:29 DEBUG  Reference position is 103
09-28-22 04:19:29 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:19:29 DEBUG  Reference position is 103
09-28-22 04:19:29 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:19:29 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:19:29 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:19:29 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:19:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:19:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:31 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:19:31 DEBUG  Compare BX0
09-28-22 04:19:31 DEBUG  Reference position is same as target 103
09-28-22 04:19:31 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:19:31 DEBUG  Num links 13 13
09-28-22 04:19:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:31 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:19:31 INFO   Word count 409252, error count 403392
09-28-22 04:19:31 WARNING eTx error count after alignment: 403392
09-28-22 04:19:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:35 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:19:38 INFO   Word count 40062694, error count 40062694
09-28-22 04:19:38 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:19:42 DEBUG  link_reset_roct: 3500
09-28-22 04:19:42 INFO   Trying alignment with snapshot BX=2
09-28-22 04:19:45 INFO   ASIC
09-28-22 04:19:45 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:19:45 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:19:45 INFO   Trying alignment with snapshot BX=3
09-28-22 04:19:47 INFO   ASIC
09-28-22 04:19:47 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:19:47 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   Good ASIC alignment
09-28-22 04:19:47 INFO   Trying alignment with delay=4
09-28-22 04:19:47 INFO   ASIC
09-28-22 04:19:47 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:19:47 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:19:47 INFO   Emulator
09-28-22 04:19:47 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:19:47 INFO   Good ASIC alignment
09-28-22 04:19:47 INFO   Good emulator alignment
09-28-22 04:19:47 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:19:50 INFO   Good hdr_mm_counters, not increasing: [126  62  64  64  73  60  55  55  55  55  72  64]
09-28-22 04:19:50 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:19:53 DEBUG  Num links 13 13
09-28-22 04:19:53 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:19:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:54 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:19:54 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:19:54 INFO   Links lc-ASIC are aligned
09-28-22 04:19:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:56 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:19:56 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:19:56 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:56 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:56 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:19:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:19:58 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:19:58 DEBUG  Compare BX0
09-28-22 04:19:58 DEBUG  Reference position is same as target 102
09-28-22 04:19:58 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:19:58 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:58 INFO   Found BX0 word for ASIC 102
09-28-22 04:19:58 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:19:58 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:19:58 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:58 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:19:58 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:19:58 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:20:01 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:20:01 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:20:01 DEBUG  Compare BX0
09-28-22 04:20:01 DEBUG  Reference position is 102
09-28-22 04:20:01 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:20:01 INFO   Trying to find ASIC latency again
09-28-22 04:20:01 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:20:01 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:20:01 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:01 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:01 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:20:03 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:03 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:20:03 DEBUG  Compare BX0
09-28-22 04:20:03 DEBUG  Reference position is 103
09-28-22 04:20:03 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:20:03 DEBUG  Reference position is 103
09-28-22 04:20:03 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:20:03 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:20:03 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:20:03 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:20:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:03 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:20:05 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:05 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:20:05 DEBUG  Compare BX0
09-28-22 04:20:05 DEBUG  Reference position is same as target 103
09-28-22 04:20:05 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:20:05 DEBUG  Num links 13 13
09-28-22 04:20:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:05 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:20:05 INFO   Word count 409024, error count 403162
09-28-22 04:20:05 WARNING eTx error count after alignment: 403162
09-28-22 04:20:07 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:08 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:20:12 INFO   Word count 40064106, error count 40064106
09-28-22 04:20:12 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:20:16 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:20:16 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:20:17 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 1, 35, 1, 0, 0, 0, 54, 0, 0, 0]
09-28-22 04:20:17 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 9, 255, 7, 255, 219, 255, 255]
09-28-22 04:20:17 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:20:17 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 112, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:20:17 INFO    phaseSelect: 04, prbs_chk_err_cnt: [76, 0, 255, 255, 255, 255, 255, 255, 65, 255, 255, 255]
09-28-22 04:20:18 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 40, 52, 0, 15, 0, 0]
09-28-22 04:20:18 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:20:18 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 55, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:20:18 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 4, 3, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:20:18 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 16, 12, 255, 2, 255, 255]
09-28-22 04:20:19 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:20:19 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 17, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:20:19 INFO    phaseSelect: 12, prbs_chk_err_cnt: [0, 0, 255, 255, 255, 255, 255, 255, 83, 255, 255, 126]
09-28-22 04:20:19 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 7, 0, 155, 4, 0]
09-28-22 04:20:19 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:20:19 INFO   Error Array:
array([[255, 255,   1,  35,   1,   0,   0,   0,  54,   0,   0,   0],
       [255, 255, 255, 255, 255,   9, 255,   7, 255, 219, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 112, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 76,   0, 255, 255, 255, 255, 255, 255,  65, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  40,  52,   0,  15,   0,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  55,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   4,   3,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  16,  12, 255,   2, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  17, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  0,   0, 255, 255, 255, 255, 255, 255,  83, 255, 255, 126],
       [  0,   0,   0,   0,   0, 255, 255,   7,   0, 155,   4,   0],
       [  0,   2,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:20:19 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:20:19 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:20:21 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:20:22 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:20:22 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:20:23 INFO   FC status_locked: 1
09-28-22 04:20:23 INFO   PUSM status: 9
09-28-22 04:20:27 DEBUG  link_reset_roct: 3500
09-28-22 04:20:27 INFO   Trying alignment with snapshot BX=2
09-28-22 04:20:29 INFO   ASIC
09-28-22 04:20:29 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:20:29 INFO   Trying alignment with snapshot BX=3
09-28-22 04:20:32 INFO   ASIC
09-28-22 04:20:32 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   Good ASIC alignment
09-28-22 04:20:32 INFO   Trying alignment with delay=4
09-28-22 04:20:32 INFO   ASIC
09-28-22 04:20:32 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:20:32 INFO   Emulator
09-28-22 04:20:32 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:20:32 INFO   Good ASIC alignment
09-28-22 04:20:32 INFO   Good emulator alignment
09-28-22 04:20:32 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:20:34 INFO   Good hdr_mm_counters, not increasing: [129  55  62  60  70  58  55  55  55  55  69  60]
09-28-22 04:20:34 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:20:37 DEBUG  Num links 13 13
09-28-22 04:20:37 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:20:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:39 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:20:39 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:20:39 INFO   Links lc-ASIC are aligned
09-28-22 04:20:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:41 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:20:41 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:20:41 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:41 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:41 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:20:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:43 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:20:43 DEBUG  Compare BX0
09-28-22 04:20:43 DEBUG  Reference position is same as target 102
09-28-22 04:20:43 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:20:43 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:43 INFO   Found BX0 word for ASIC 102
09-28-22 04:20:43 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:20:43 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:20:43 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:43 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:43 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:20:45 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:20:45 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:20:45 DEBUG  Compare BX0
09-28-22 04:20:45 DEBUG  Reference position is 102
09-28-22 04:20:45 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:20:45 INFO   Trying to find ASIC latency again
09-28-22 04:20:45 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:20:45 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:20:45 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:45 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:20:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:20:47 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:47 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:20:47 DEBUG  Compare BX0
09-28-22 04:20:47 DEBUG  Reference position is 103
09-28-22 04:20:47 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:20:47 DEBUG  Reference position is 103
09-28-22 04:20:47 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:20:47 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:20:47 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:20:47 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:20:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:47 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:20:49 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:49 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:20:49 DEBUG  Compare BX0
09-28-22 04:20:49 DEBUG  Reference position is same as target 103
09-28-22 04:20:49 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:20:49 DEBUG  Num links 13 13
09-28-22 04:20:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:20:49 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:20:49 INFO   Word count 409037, error count 403962
09-28-22 04:20:49 WARNING eTx error count after alignment: 403962
09-28-22 04:20:52 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:20:53 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:20:56 INFO   Word count 40063061, error count 40063061
09-28-22 04:21:07 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.5422 C, Res.: 947.86 Ohms
09-28-22 04:21:07 INFO   Word count 414868455, error count 414868455
09-28-22 04:21:07 INFO   Word count 414922558, error count 414922558
09-28-22 04:21:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:21:10 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:21:11 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:21:15 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:21:25 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.5588 C, Res.: 947.80 Ohms
09-28-22 04:21:25 INFO   Word count 414954318, error count 414954318
09-28-22 04:21:25 INFO   Word count 415009115, error count 415009115
09-28-22 04:21:27 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:21:28 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:21:30 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:21:33 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:21:44 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3277 A, Temp: -13.5446 C, Res.: 947.85 Ohms
09-28-22 04:21:44 INFO   Word count 414859503, error count 414859503
09-28-22 04:21:44 INFO   Word count 414909954, error count 414909954
09-28-22 04:21:46 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:21:47 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:21:48 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:21:52 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:21:53 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_1INPUT_ALL': {'select': (55, 56)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (242, 214), 'status_phaseSelect': (12, 5)}}}
09-28-22 04:21:53 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 04:21:53 ERROR  RW Mismatches: {'CH_ALIGNER_1INPUT_ALL': {'sel_override_val': ('0x37', '0x38')}, 'CH_EPRXGRP_1INPUT_ALL': {'config': ('0x60', '0x28'), 'config_phaseSelect': ('0xc', '0x5')}}
09-28-22 04:21:53 WARNING Starting Reset Process
09-28-22 04:21:53 INFO   Word count 37364251, error count 37364251
09-28-22 04:21:53 WARNING     Step 1 - Realign Output
09-28-22 04:21:53 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:21:56 DEBUG  Num links 13 13
09-28-22 04:21:56 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:21:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:21:57 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:21:57 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:21:57 INFO   Links lc-ASIC are aligned
09-28-22 04:21:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:21:59 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:21:59 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:21:59 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:21:59 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:21:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:21:59 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:22:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:01 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:22:01 DEBUG  Compare BX0
09-28-22 04:22:01 DEBUG  Reference position is same as target 102
09-28-22 04:22:01 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:22:01 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:01 INFO   Found BX0 word for ASIC 102
09-28-22 04:22:01 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:22:01 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:22:01 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:01 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:01 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:22:03 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:22:03 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:22:03 DEBUG  Compare BX0
09-28-22 04:22:03 DEBUG  Reference position is 102
09-28-22 04:22:03 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:22:03 INFO   Trying to find ASIC latency again
09-28-22 04:22:03 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:22:03 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:22:03 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:03 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:03 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:22:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:06 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:22:06 DEBUG  Compare BX0
09-28-22 04:22:06 DEBUG  Reference position is 103
09-28-22 04:22:06 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:22:06 DEBUG  Reference position is 103
09-28-22 04:22:06 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:22:06 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:22:06 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:22:06 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:22:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:06 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:22:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:08 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:22:08 DEBUG  Compare BX0
09-28-22 04:22:08 DEBUG  Reference position is same as target 103
09-28-22 04:22:08 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:22:08 DEBUG  Num links 13 13
09-28-22 04:22:08 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:08 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:22:08 INFO   Word count 409534, error count 404462
09-28-22 04:22:08 WARNING eTx error count after alignment: 404462
09-28-22 04:22:10 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:11 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:22:15 INFO   Word count 40063029, error count 40063029
09-28-22 04:22:15 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:22:18 DEBUG  link_reset_roct: 3500
09-28-22 04:22:18 INFO   Trying alignment with snapshot BX=2
09-28-22 04:22:21 INFO   ASIC
09-28-22 04:22:21 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:21 INFO   Trying alignment with snapshot BX=3
09-28-22 04:22:23 INFO   ASIC
09-28-22 04:22:23 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   Good ASIC alignment
09-28-22 04:22:23 INFO   Trying alignment with delay=4
09-28-22 04:22:23 INFO   ASIC
09-28-22 04:22:23 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:23 INFO   Emulator
09-28-22 04:22:23 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:23 INFO   Good ASIC alignment
09-28-22 04:22:23 INFO   Good emulator alignment
09-28-22 04:22:23 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:22:25 INFO   Good hdr_mm_counters, not increasing: [127  56  63  62  74  59  56  55  55  55  74  63]
09-28-22 04:22:26 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:22:29 DEBUG  Num links 13 13
09-28-22 04:22:29 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:22:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:30 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:22:30 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:22:30 INFO   Links lc-ASIC are aligned
09-28-22 04:22:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:32 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:22:32 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:22:32 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:32 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:32 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:22:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:34 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:22:34 DEBUG  Compare BX0
09-28-22 04:22:34 DEBUG  Reference position is same as target 102
09-28-22 04:22:34 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:22:34 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:34 INFO   Found BX0 word for ASIC 102
09-28-22 04:22:34 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:22:34 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:22:34 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:34 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:34 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:22:37 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:22:37 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:22:37 DEBUG  Compare BX0
09-28-22 04:22:37 DEBUG  Reference position is 102
09-28-22 04:22:37 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:22:37 INFO   Trying to find ASIC latency again
09-28-22 04:22:37 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:22:37 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:22:37 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:37 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:22:37 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:37 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:22:39 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:39 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:22:39 DEBUG  Compare BX0
09-28-22 04:22:39 DEBUG  Reference position is 103
09-28-22 04:22:39 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:22:39 DEBUG  Reference position is 103
09-28-22 04:22:39 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:22:39 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:22:39 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:22:39 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:22:39 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:39 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:22:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:41 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:22:41 DEBUG  Compare BX0
09-28-22 04:22:41 DEBUG  Reference position is same as target 103
09-28-22 04:22:41 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:22:41 DEBUG  Num links 13 13
09-28-22 04:22:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:22:41 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:22:41 INFO   Word count 409219, error count 404147
09-28-22 04:22:41 WARNING eTx error count after alignment: 404147
09-28-22 04:22:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:22:44 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:22:48 INFO   Word count 40063764, error count 40063764
09-28-22 04:22:48 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:22:52 DEBUG  link_reset_roct: 3500
09-28-22 04:22:52 INFO   Trying alignment with snapshot BX=2
09-28-22 04:22:54 INFO   ASIC
09-28-22 04:22:54 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:22:54 INFO   Trying alignment with snapshot BX=3
09-28-22 04:22:57 INFO   ASIC
09-28-22 04:22:57 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   Good ASIC alignment
09-28-22 04:22:57 INFO   Trying alignment with delay=4
09-28-22 04:22:57 INFO   ASIC
09-28-22 04:22:57 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:22:57 INFO   Emulator
09-28-22 04:22:57 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:22:57 INFO   Good ASIC alignment
09-28-22 04:22:57 INFO   Good emulator alignment
09-28-22 04:22:57 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:22:59 INFO   Good hdr_mm_counters, not increasing: [122  55  56  55  66  55  55  55  55  55  66  56]
09-28-22 04:22:59 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:23:02 DEBUG  Num links 13 13
09-28-22 04:23:02 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:23:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:04 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:04 INFO   Links lc-ASIC are aligned
09-28-22 04:23:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:06 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:23:06 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:23:06 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:06 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:06 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:08 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:23:08 DEBUG  Compare BX0
09-28-22 04:23:08 DEBUG  Reference position is same as target 102
09-28-22 04:23:08 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:23:08 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:08 INFO   Found BX0 word for ASIC 102
09-28-22 04:23:08 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:23:08 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:23:08 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:08 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:08 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:08 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:23:10 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:23:10 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:23:10 DEBUG  Compare BX0
09-28-22 04:23:10 DEBUG  Reference position is 102
09-28-22 04:23:10 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:23:10 INFO   Trying to find ASIC latency again
09-28-22 04:23:10 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:23:10 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:23:10 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:10 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:10 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:10 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:12 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:12 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:23:12 DEBUG  Compare BX0
09-28-22 04:23:12 DEBUG  Reference position is 103
09-28-22 04:23:12 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:23:12 DEBUG  Reference position is 103
09-28-22 04:23:12 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:23:12 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:23:12 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:23:12 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:23:12 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:12 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:14 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:14 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:23:14 DEBUG  Compare BX0
09-28-22 04:23:14 DEBUG  Reference position is same as target 103
09-28-22 04:23:14 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:23:15 DEBUG  Num links 13 13
09-28-22 04:23:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:15 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:23:15 INFO   Word count 409075, error count 404016
09-28-22 04:23:15 WARNING eTx error count after alignment: 404016
09-28-22 04:23:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:23:22 INFO   Word count 40069099, error count 40069099
09-28-22 04:23:22 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:23:26 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:23:26 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:23:26 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 3, 43, 2, 0, 0, 0, 65, 0, 0, 0]
09-28-22 04:23:26 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 8, 255, 5, 255, 194, 255, 255]
09-28-22 04:23:27 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:23:27 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 115, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:23:27 INFO    phaseSelect: 04, prbs_chk_err_cnt: [85, 0, 255, 255, 255, 255, 255, 255, 50, 255, 255, 255]
09-28-22 04:23:27 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 1, 255, 41, 50, 0, 14, 1, 0]
09-28-22 04:23:27 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:23:27 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 76, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:23:28 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 3, 3, 0, 0, 0, 1, 0, 0, 0]
09-28-22 04:23:28 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 17, 22, 255, 0, 255, 255]
09-28-22 04:23:28 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:23:28 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 22, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:23:28 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 81, 255, 255, 106]
09-28-22 04:23:29 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 1, 0, 255, 255, 6, 1, 206, 9, 1]
09-28-22 04:23:29 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:23:29 INFO   Error Array:
array([[255, 255,   3,  43,   2,   0,   0,   0,  65,   0,   0,   0],
       [255, 255, 255, 255, 255,   8, 255,   5, 255, 194, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 115, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 85,   0, 255, 255, 255, 255, 255, 255,  50, 255, 255, 255],
       [  0,   0,   0,   0,   1, 255,  41,  50,   0,  14,   1,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  76,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   3,   3,   0,   0,   0,   1,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  17,  22, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  22, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  81, 255, 255, 106],
       [  0,   0,   0,   1,   0, 255, 255,   6,   1, 206,   9,   1],
       [  0,   2,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:23:29 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 04:23:29 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:23:30 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:23:32 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:23:32 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:23:33 INFO   FC status_locked: 1
09-28-22 04:23:33 INFO   PUSM status: 9
09-28-22 04:23:36 DEBUG  link_reset_roct: 3500
09-28-22 04:23:36 INFO   Trying alignment with snapshot BX=2
09-28-22 04:23:39 INFO   ASIC
09-28-22 04:23:39 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:23:39 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:23:39 INFO   Trying alignment with snapshot BX=3
09-28-22 04:23:41 INFO   ASIC
09-28-22 04:23:41 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:23:41 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   Good ASIC alignment
09-28-22 04:23:41 INFO   Trying alignment with delay=4
09-28-22 04:23:41 INFO   ASIC
09-28-22 04:23:41 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:23:41 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:23:41 INFO   Emulator
09-28-22 04:23:41 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:23:41 INFO   Good ASIC alignment
09-28-22 04:23:41 INFO   Good emulator alignment
09-28-22 04:23:41 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:23:43 INFO   Good hdr_mm_counters, not increasing: [135  57  59  59  70  55  55  55  55  55  70  59]
09-28-22 04:23:44 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:23:47 DEBUG  Num links 13 13
09-28-22 04:23:47 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:23:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:48 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:48 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:23:48 INFO   Links lc-ASIC are aligned
09-28-22 04:23:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:50 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:23:50 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:23:50 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:50 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:50 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:52 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:52 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:23:52 DEBUG  Compare BX0
09-28-22 04:23:52 DEBUG  Reference position is same as target 102
09-28-22 04:23:52 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:23:52 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:52 INFO   Found BX0 word for ASIC 102
09-28-22 04:23:52 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:23:52 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:23:52 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:52 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:52 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:23:54 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:23:55 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:23:55 DEBUG  Compare BX0
09-28-22 04:23:55 DEBUG  Reference position is 102
09-28-22 04:23:55 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:23:55 INFO   Trying to find ASIC latency again
09-28-22 04:23:55 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:23:55 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:23:55 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:55 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:23:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:57 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:23:57 DEBUG  Compare BX0
09-28-22 04:23:57 DEBUG  Reference position is 103
09-28-22 04:23:57 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:23:57 DEBUG  Reference position is 103
09-28-22 04:23:57 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:23:57 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:23:57 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:23:57 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:23:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:57 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:23:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:23:59 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:23:59 DEBUG  Compare BX0
09-28-22 04:23:59 DEBUG  Reference position is same as target 103
09-28-22 04:23:59 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:23:59 DEBUG  Num links 13 13
09-28-22 04:23:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:23:59 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:23:59 INFO   Word count 409004, error count 403147
09-28-22 04:23:59 WARNING eTx error count after alignment: 403147
09-28-22 04:24:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:24:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:24:06 INFO   Word count 40064656, error count 40064656
09-28-22 04:24:16 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3280 A, Temp: -13.5881 C, Res.: 947.69 Ohms
09-28-22 04:24:16 ERROR  Stopping because of exception
Traceback (most recent call last):
  File "XrayTID_Testing.py", line 382, in <module>
    logger.error("TOO MANY FAILED RESET ATTEMPTS, STOPPING DAQ COMPARISON")
NameError: name 'logger' is not defined
09-28-22 04:24:18 INFO   Word count 483685848, error count 483685848
