|multicore2_top
clock_50_i => clock_50_i.IN2
SDRAM_A[0] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[1] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[2] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[3] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[4] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[5] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[6] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[7] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[8] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[9] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[10] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[11] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_A[12] << jtframe_mc2:u_frame.SDRAM_A
SDRAM_BA[0] << jtframe_mc2:u_frame.SDRAM_BA
SDRAM_BA[1] << jtframe_mc2:u_frame.SDRAM_BA
SDRAM_DQ[0] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[1] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[2] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[3] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[4] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[5] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[6] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[7] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[8] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[9] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[10] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[11] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[12] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[13] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[14] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQ[15] <> jtframe_mc2:u_frame.SDRAM_DQ
SDRAM_DQMH << jtframe_mc2:u_frame.SDRAM_DQMH
SDRAM_DQML << jtframe_mc2:u_frame.SDRAM_DQML
SDRAM_CKE << jtframe_mc2:u_frame.SDRAM_CKE
SDRAM_nCS << jtframe_mc2:u_frame.SDRAM_nCS
SDRAM_nWE << jtframe_mc2:u_frame.SDRAM_nWE
SDRAM_nRAS << jtframe_mc2:u_frame.SDRAM_nRAS
SDRAM_nCAS << jtframe_mc2:u_frame.SDRAM_nCAS
SDRAM_CLK << SDRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
ps2_clk_io <> jtframe_mc2:u_frame.ps2_kbd_clk
ps2_data_io <> jtframe_mc2:u_frame.ps2_kbd_data
ps2_mouse_clk_io <> <UNC>
ps2_mouse_data_io <> <UNC>
sd_cs_n_o << <GND>
sd_sclk_o << <GND>
sd_mosi_o << <GND>
sd_miso_i => ~NO_FANOUT~
joy1_up_i => joy1_up_i.IN1
joy1_down_i => joy1_down_i.IN1
joy1_left_i => joy1_left_i.IN1
joy1_right_i => joy1_right_i.IN1
joy1_p6_i => joy1_p6_i.IN1
joy1_p9_i => joy1_p9_i.IN1
joy2_up_i => joy2_up_i.IN1
joy2_down_i => joy2_down_i.IN1
joy2_left_i => joy2_left_i.IN1
joy2_right_i => joy2_right_i.IN1
joy2_p6_i => joy2_p6_i.IN1
joy2_p9_i => joy2_p9_i.IN1
joyX_p7_o << jtframe_mc2:u_frame.joyX_p7_o
AUDIO_L << jtframe_mc2:u_frame.AUDIO_L
AUDIO_R << jtframe_mc2:u_frame.AUDIO_R
VGA_R[0] << jtframe_mc2:u_frame.VGA_R
VGA_R[1] << jtframe_mc2:u_frame.VGA_R
VGA_R[2] << jtframe_mc2:u_frame.VGA_R
VGA_R[3] << jtframe_mc2:u_frame.VGA_R
VGA_R[4] << jtframe_mc2:u_frame.VGA_R
VGA_G[0] << jtframe_mc2:u_frame.VGA_G
VGA_G[1] << jtframe_mc2:u_frame.VGA_G
VGA_G[2] << jtframe_mc2:u_frame.VGA_G
VGA_G[3] << jtframe_mc2:u_frame.VGA_G
VGA_G[4] << jtframe_mc2:u_frame.VGA_G
VGA_B[0] << jtframe_mc2:u_frame.VGA_B
VGA_B[1] << jtframe_mc2:u_frame.VGA_B
VGA_B[2] << jtframe_mc2:u_frame.VGA_B
VGA_B[3] << jtframe_mc2:u_frame.VGA_B
VGA_B[4] << jtframe_mc2:u_frame.VGA_B
VGA_HS << jtframe_mc2:u_frame.VGA_HS
VGA_VS << jtframe_mc2:u_frame.VGA_VS
stm_tx_i => ~NO_FANOUT~
stm_rx_o << <GND>
stm_rst_o << stm_rst_o.DB_MAX_OUTPUT_PORT_TYPE
SPI_SCK => SPI_SCK.IN1
SPI_DO << jtframe_mc2:u_frame.SPI_DO
SPI_DI => SPI_DI.IN1
SPI_SS2 => SPI_SS2.IN1
i2s_mclk << jtframe_mc2:u_frame.i2s_mclk
i2s_bclk << jtframe_mc2:u_frame.i2s_bclk
i2s_lrclk << jtframe_mc2:u_frame.i2s_lrclk
i2s_data << jtframe_mc2:u_frame.i2s_data


|multicore2_top|jtframe_pll96:u_pll_game
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|multicore2_top|jtframe_pll96:u_pll_game|altpll:altpll_component
inclk[0] => jtframe_pll96_altpll:auto_generated.inclk[0]
inclk[1] => jtframe_pll96_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= jtframe_pll96_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|multicore2_top|jtframe_pll96:u_pll_game|altpll:altpll_component|jtframe_pll96_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|multicore2_top|jtframe_pll1:u_pll_vga
areset => areset.IN1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|multicore2_top|jtframe_pll1:u_pll_vga|altpll:altpll_component
inclk[0] => jtframe_pll1_altpll:auto_generated.inclk[0]
inclk[1] => jtframe_pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => jtframe_pll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|multicore2_top|jtframe_pll1:u_pll_vga|altpll:altpll_component|jtframe_pll1_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|multicore2_top|jtframe_mc2:u_frame
clk_sys => clk_sys.IN3
clk_rom => clk_rom.IN2
clk_vga => clk_vga.IN1
pll_locked => pll_locked.IN1
status[0] <= status[0].DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1].DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2].DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3].DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4].DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5].DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6].DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7].DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8].DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9].DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10].DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11].DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12].DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13].DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14].DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15].DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16].DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17].DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18].DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19].DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20].DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21].DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22].DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23].DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24].DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25].DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26].DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27].DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28].DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29].DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30].DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31].DB_MAX_OUTPUT_PORT_TYPE
game_r[0] => game_r[0].IN2
game_r[1] => game_r[1].IN2
game_r[2] => game_r[2].IN2
game_r[3] => game_r[3].IN2
game_r[4] => game_r[4].IN2
game_r[5] => game_r[5].IN2
game_r[6] => game_r[6].IN2
game_r[7] => game_r[7].IN2
game_g[0] => game_g[0].IN2
game_g[1] => game_g[1].IN2
game_g[2] => game_g[2].IN2
game_g[3] => game_g[3].IN2
game_g[4] => game_g[4].IN2
game_g[5] => game_g[5].IN2
game_g[6] => game_g[6].IN2
game_g[7] => game_g[7].IN2
game_b[0] => game_b[0].IN2
game_b[1] => game_b[1].IN2
game_b[2] => game_b[2].IN2
game_b[3] => game_b[3].IN2
game_b[4] => game_b[4].IN2
game_b[5] => game_b[5].IN2
game_b[6] => game_b[6].IN2
game_b[7] => game_b[7].IN2
LHBL => LHBL.IN2
LVBL => LVBL.IN2
hs => hs.IN2
vs => vs.IN2
pxl_cen => pxl_cen.IN2
pxl2_cen => pxl2_cen.IN1
VGA_R[0] <= jtframe_mc2_base:u_base.VIDEO_R
VGA_R[1] <= jtframe_mc2_base:u_base.VIDEO_R
VGA_R[2] <= jtframe_mc2_base:u_base.VIDEO_R
VGA_R[3] <= jtframe_mc2_base:u_base.VIDEO_R
VGA_R[4] <= jtframe_mc2_base:u_base.VIDEO_R
VGA_R[5] <= jtframe_mc2_base:u_base.VIDEO_R
VGA_G[0] <= jtframe_mc2_base:u_base.VIDEO_G
VGA_G[1] <= jtframe_mc2_base:u_base.VIDEO_G
VGA_G[2] <= jtframe_mc2_base:u_base.VIDEO_G
VGA_G[3] <= jtframe_mc2_base:u_base.VIDEO_G
VGA_G[4] <= jtframe_mc2_base:u_base.VIDEO_G
VGA_G[5] <= jtframe_mc2_base:u_base.VIDEO_G
VGA_B[0] <= jtframe_mc2_base:u_base.VIDEO_B
VGA_B[1] <= jtframe_mc2_base:u_base.VIDEO_B
VGA_B[2] <= jtframe_mc2_base:u_base.VIDEO_B
VGA_B[3] <= jtframe_mc2_base:u_base.VIDEO_B
VGA_B[4] <= jtframe_mc2_base:u_base.VIDEO_B
VGA_B[5] <= jtframe_mc2_base:u_base.VIDEO_B
VGA_HS <= jtframe_mc2_base:u_base.VIDEO_HS
VGA_VS <= jtframe_mc2_base:u_base.VIDEO_VS
SDRAM_DQ[0] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[1] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[2] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[3] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[4] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[5] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[6] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[7] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[8] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[9] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[10] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[11] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[12] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[13] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[14] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[15] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_A[0] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[1] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[2] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[3] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[4] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[5] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[6] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[7] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[8] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[9] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[10] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[11] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[12] <= jtframe_board:u_board.SDRAM_A
SDRAM_DQML <= jtframe_board:u_board.SDRAM_DQML
SDRAM_DQMH <= jtframe_board:u_board.SDRAM_DQMH
SDRAM_nWE <= jtframe_board:u_board.SDRAM_nWE
SDRAM_nCAS <= jtframe_board:u_board.SDRAM_nCAS
SDRAM_nRAS <= jtframe_board:u_board.SDRAM_nRAS
SDRAM_nCS <= jtframe_board:u_board.SDRAM_nCS
SDRAM_BA[0] <= jtframe_board:u_board.SDRAM_BA
SDRAM_BA[1] <= jtframe_board:u_board.SDRAM_BA
SDRAM_CLK => SDRAM_CLK.IN1
SDRAM_CKE <= jtframe_board:u_board.SDRAM_CKE
sdram_req => sdram_req.IN1
sdram_ack <= jtframe_board:u_board.sdram_ack
sdram_addr[0] => sdram_addr[0].IN1
sdram_addr[1] => sdram_addr[1].IN1
sdram_addr[2] => sdram_addr[2].IN1
sdram_addr[3] => sdram_addr[3].IN1
sdram_addr[4] => sdram_addr[4].IN1
sdram_addr[5] => sdram_addr[5].IN1
sdram_addr[6] => sdram_addr[6].IN1
sdram_addr[7] => sdram_addr[7].IN1
sdram_addr[8] => sdram_addr[8].IN1
sdram_addr[9] => sdram_addr[9].IN1
sdram_addr[10] => sdram_addr[10].IN1
sdram_addr[11] => sdram_addr[11].IN1
sdram_addr[12] => sdram_addr[12].IN1
sdram_addr[13] => sdram_addr[13].IN1
sdram_addr[14] => sdram_addr[14].IN1
sdram_addr[15] => sdram_addr[15].IN1
sdram_addr[16] => sdram_addr[16].IN1
sdram_addr[17] => sdram_addr[17].IN1
sdram_addr[18] => sdram_addr[18].IN1
sdram_addr[19] => sdram_addr[19].IN1
sdram_addr[20] => sdram_addr[20].IN1
sdram_addr[21] => sdram_addr[21].IN1
sdram_bank[0] => sdram_bank[0].IN1
sdram_bank[1] => sdram_bank[1].IN1
data_read[0] <= jtframe_board:u_board.data_read
data_read[1] <= jtframe_board:u_board.data_read
data_read[2] <= jtframe_board:u_board.data_read
data_read[3] <= jtframe_board:u_board.data_read
data_read[4] <= jtframe_board:u_board.data_read
data_read[5] <= jtframe_board:u_board.data_read
data_read[6] <= jtframe_board:u_board.data_read
data_read[7] <= jtframe_board:u_board.data_read
data_read[8] <= jtframe_board:u_board.data_read
data_read[9] <= jtframe_board:u_board.data_read
data_read[10] <= jtframe_board:u_board.data_read
data_read[11] <= jtframe_board:u_board.data_read
data_read[12] <= jtframe_board:u_board.data_read
data_read[13] <= jtframe_board:u_board.data_read
data_read[14] <= jtframe_board:u_board.data_read
data_read[15] <= jtframe_board:u_board.data_read
data_read[16] <= jtframe_board:u_board.data_read
data_read[17] <= jtframe_board:u_board.data_read
data_read[18] <= jtframe_board:u_board.data_read
data_read[19] <= jtframe_board:u_board.data_read
data_read[20] <= jtframe_board:u_board.data_read
data_read[21] <= jtframe_board:u_board.data_read
data_read[22] <= jtframe_board:u_board.data_read
data_read[23] <= jtframe_board:u_board.data_read
data_read[24] <= jtframe_board:u_board.data_read
data_read[25] <= jtframe_board:u_board.data_read
data_read[26] <= jtframe_board:u_board.data_read
data_read[27] <= jtframe_board:u_board.data_read
data_read[28] <= jtframe_board:u_board.data_read
data_read[29] <= jtframe_board:u_board.data_read
data_read[30] <= jtframe_board:u_board.data_read
data_read[31] <= jtframe_board:u_board.data_read
data_rdy <= jtframe_board:u_board.data_rdy
loop_rst <= jtframe_board:u_board.loop_rst
refresh_en => refresh_en.IN1
sdram_wrmask[0] => sdram_wrmask[0].IN1
sdram_wrmask[1] => sdram_wrmask[1].IN1
sdram_rnw => sdram_rnw.IN1
data_write[0] => data_write[0].IN1
data_write[1] => data_write[1].IN1
data_write[2] => data_write[2].IN1
data_write[3] => data_write[3].IN1
data_write[4] => data_write[4].IN1
data_write[5] => data_write[5].IN1
data_write[6] => data_write[6].IN1
data_write[7] => data_write[7].IN1
data_write[8] => data_write[8].IN1
data_write[9] => data_write[9].IN1
data_write[10] => data_write[10].IN1
data_write[11] => data_write[11].IN1
data_write[12] => data_write[12].IN1
data_write[13] => data_write[13].IN1
data_write[14] => data_write[14].IN1
data_write[15] => data_write[15].IN1
SPI_DO <> jtframe_mc2_base:u_base.SPI_DO
SPI_DI => SPI_DI.IN1
SPI_SCK => SPI_SCK.IN1
SPI_SS2 => SPI_SS2.IN1
SPI_SS3 => SPI_SS3.IN1
SPI_SS4 => SPI_SS4.IN1
CONF_DATA0 => CONF_DATA0.IN1
ioctl_addr[0] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[1] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[2] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[3] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[4] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[5] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[6] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[7] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[8] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[9] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[10] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[11] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[12] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[13] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[14] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[15] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[16] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[17] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[18] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[19] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[20] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[21] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[22] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[23] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_addr[24] <= jtframe_mc2_base:u_base.ioctl_addr
ioctl_data[0] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_data[1] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_data[2] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_data[3] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_data[4] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_data[5] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_data[6] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_data[7] <= jtframe_mc2_base:u_base.ioctl_data
ioctl_wr <= jtframe_mc2_base:u_base.ioctl_wr
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prog_addr[8] => prog_addr[8].IN1
prog_addr[9] => prog_addr[9].IN1
prog_addr[10] => prog_addr[10].IN1
prog_addr[11] => prog_addr[11].IN1
prog_addr[12] => prog_addr[12].IN1
prog_addr[13] => prog_addr[13].IN1
prog_addr[14] => prog_addr[14].IN1
prog_addr[15] => prog_addr[15].IN1
prog_addr[16] => prog_addr[16].IN1
prog_addr[17] => prog_addr[17].IN1
prog_addr[18] => prog_addr[18].IN1
prog_addr[19] => prog_addr[19].IN1
prog_addr[20] => prog_addr[20].IN1
prog_addr[21] => prog_addr[21].IN1
prog_data[0] => prog_data[0].IN1
prog_data[1] => prog_data[1].IN1
prog_data[2] => prog_data[2].IN1
prog_data[3] => prog_data[3].IN1
prog_data[4] => prog_data[4].IN1
prog_data[5] => prog_data[5].IN1
prog_data[6] => prog_data[6].IN1
prog_data[7] => prog_data[7].IN1
prog_mask[0] => prog_mask[0].IN1
prog_mask[1] => prog_mask[1].IN1
prog_bank[0] => prog_bank[0].IN1
prog_bank[1] => prog_bank[1].IN1
prog_we => prog_we.IN1
prog_rd => prog_rd.IN1
downloading <= jtframe_mc2_base:u_base.downloading
dwnld_busy => dwnld_busy.IN1
rst <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_n <= jtframe_board:u_board.rst_n
game_rst <= jtframe_board:u_board.game_rst
game_rst_n <= jtframe_board:u_board.game_rst_n
rst_req => rst_req.IN1
snd_left[0] => snd_left[0].IN1
snd_left[1] => snd_left[1].IN1
snd_left[2] => snd_left[2].IN1
snd_left[3] => snd_left[3].IN1
snd_left[4] => snd_left[4].IN1
snd_left[5] => snd_left[5].IN1
snd_left[6] => snd_left[6].IN1
snd_left[7] => snd_left[7].IN1
snd_left[8] => snd_left[8].IN1
snd_left[9] => snd_left[9].IN1
snd_left[10] => snd_left[10].IN1
snd_left[11] => snd_left[11].IN1
snd_left[12] => snd_left[12].IN1
snd_left[13] => snd_left[13].IN1
snd_left[14] => snd_left[14].IN1
snd_left[15] => snd_left[15].IN1
snd_right[0] => snd_right[0].IN1
snd_right[1] => snd_right[1].IN1
snd_right[2] => snd_right[2].IN1
snd_right[3] => snd_right[3].IN1
snd_right[4] => snd_right[4].IN1
snd_right[5] => snd_right[5].IN1
snd_right[6] => snd_right[6].IN1
snd_right[7] => snd_right[7].IN1
snd_right[8] => snd_right[8].IN1
snd_right[9] => snd_right[9].IN1
snd_right[10] => snd_right[10].IN1
snd_right[11] => snd_right[11].IN1
snd_right[12] => snd_right[12].IN1
snd_right[13] => snd_right[13].IN1
snd_right[14] => snd_right[14].IN1
snd_right[15] => snd_right[15].IN1
AUDIO_L <= jtframe_mc2_base:u_base.snd_pwm_left
AUDIO_R <= jtframe_mc2_base:u_base.snd_pwm_right
game_joystick1[0] <= jtframe_board:u_board.game_joystick1
game_joystick1[1] <= jtframe_board:u_board.game_joystick1
game_joystick1[2] <= jtframe_board:u_board.game_joystick1
game_joystick1[3] <= jtframe_board:u_board.game_joystick1
game_joystick1[4] <= jtframe_board:u_board.game_joystick1
game_joystick1[5] <= jtframe_board:u_board.game_joystick1
game_joystick1[6] <= jtframe_board:u_board.game_joystick1
game_joystick1[7] <= jtframe_board:u_board.game_joystick1
game_joystick1[8] <= jtframe_board:u_board.game_joystick1
game_joystick1[9] <= jtframe_board:u_board.game_joystick1
game_joystick2[0] <= jtframe_board:u_board.game_joystick2
game_joystick2[1] <= jtframe_board:u_board.game_joystick2
game_joystick2[2] <= jtframe_board:u_board.game_joystick2
game_joystick2[3] <= jtframe_board:u_board.game_joystick2
game_joystick2[4] <= jtframe_board:u_board.game_joystick2
game_joystick2[5] <= jtframe_board:u_board.game_joystick2
game_joystick2[6] <= jtframe_board:u_board.game_joystick2
game_joystick2[7] <= jtframe_board:u_board.game_joystick2
game_joystick2[8] <= jtframe_board:u_board.game_joystick2
game_joystick2[9] <= jtframe_board:u_board.game_joystick2
game_joystick3[0] <= jtframe_board:u_board.game_joystick3
game_joystick3[1] <= jtframe_board:u_board.game_joystick3
game_joystick3[2] <= jtframe_board:u_board.game_joystick3
game_joystick3[3] <= jtframe_board:u_board.game_joystick3
game_joystick3[4] <= jtframe_board:u_board.game_joystick3
game_joystick3[5] <= jtframe_board:u_board.game_joystick3
game_joystick3[6] <= jtframe_board:u_board.game_joystick3
game_joystick3[7] <= jtframe_board:u_board.game_joystick3
game_joystick3[8] <= jtframe_board:u_board.game_joystick3
game_joystick3[9] <= jtframe_board:u_board.game_joystick3
game_joystick4[0] <= jtframe_board:u_board.game_joystick4
game_joystick4[1] <= jtframe_board:u_board.game_joystick4
game_joystick4[2] <= jtframe_board:u_board.game_joystick4
game_joystick4[3] <= jtframe_board:u_board.game_joystick4
game_joystick4[4] <= jtframe_board:u_board.game_joystick4
game_joystick4[5] <= jtframe_board:u_board.game_joystick4
game_joystick4[6] <= jtframe_board:u_board.game_joystick4
game_joystick4[7] <= jtframe_board:u_board.game_joystick4
game_joystick4[8] <= jtframe_board:u_board.game_joystick4
game_joystick4[9] <= jtframe_board:u_board.game_joystick4
game_coin[0] <= jtframe_board:u_board.game_coin
game_coin[1] <= jtframe_board:u_board.game_coin
game_coin[2] <= jtframe_board:u_board.game_coin
game_coin[3] <= jtframe_board:u_board.game_coin
game_start[0] <= jtframe_board:u_board.game_start
game_start[1] <= jtframe_board:u_board.game_start
game_start[2] <= jtframe_board:u_board.game_start
game_start[3] <= jtframe_board:u_board.game_start
game_service <= jtframe_board:u_board.game_service
joystick_analog_0[0] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[1] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[2] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[3] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[4] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[5] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[6] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[7] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[8] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[9] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[10] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[11] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[12] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[13] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[14] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_0[15] <= jtframe_mc2_base:u_base.joystick_analog_0
joystick_analog_1[0] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[1] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[2] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[3] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[4] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[5] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[6] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[7] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[8] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[9] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[10] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[11] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[12] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[13] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[14] <= jtframe_mc2_base:u_base.joystick_analog_1
joystick_analog_1[15] <= jtframe_mc2_base:u_base.joystick_analog_1
enable_fm <= jtframe_board:u_board.enable_fm
enable_psg <= jtframe_board:u_board.enable_psg
dip_test <= jtframe_board:u_board.dip_test
dip_pause <= jtframe_board:u_board.dip_pause
dip_flip <> jtframe_board:u_board.dip_flip
dip_fxlevel[0] <= jtframe_board:u_board.dip_fxlevel
dip_fxlevel[1] <= jtframe_board:u_board.dip_fxlevel
LED <= LED.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[0] <= jtframe_board:u_board.gfx_en
gfx_en[1] <= jtframe_board:u_board.gfx_en
gfx_en[2] <= jtframe_board:u_board.gfx_en
gfx_en[3] <= jtframe_board:u_board.gfx_en
ps2_kbd_clk => ps2_kbd_clk.IN1
ps2_kbd_data => ps2_kbd_data.IN1
joy1_up_i => joy1_up_i.IN1
joy1_down_i => joy1_down_i.IN1
joy1_left_i => joy1_left_i.IN1
joy1_right_i => joy1_right_i.IN1
joy1_p6_i => joy1_p6_i.IN1
joy1_p9_i => joy1_p9_i.IN1
joy2_up_i => joy2_up_i.IN1
joy2_down_i => joy2_down_i.IN1
joy2_left_i => joy2_left_i.IN1
joy2_right_i => joy2_right_i.IN1
joy2_p6_i => joy2_p6_i.IN1
joy2_p9_i => joy2_p9_i.IN1
joyX_p7_o <= jtframe_mc2_base:u_base.joyX_p7_o
i2s_mclk <= jtframe_mc2_base:u_base.i2s_mclk
i2s_bclk <= jtframe_mc2_base:u_base.i2s_bclk
i2s_lrclk <= jtframe_mc2_base:u_base.i2s_lrclk
i2s_data <= jtframe_mc2_base:u_base.i2s_data
clock_i2s => clock_i2s.IN1


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base
rst => rst.IN3
clk_sys => comb.DATAB
clk_sys => osd_s[0].CLK
clk_sys => osd_s[1].CLK
clk_sys => osd_s[2].CLK
clk_sys => osd_s[3].CLK
clk_sys => osd_s[4].CLK
clk_sys => osd_s[5].CLK
clk_sys => osd_s[6].CLK
clk_sys => osd_s[7].CLK
clk_sys => power_on_s[0].CLK
clk_sys => power_on_s[1].CLK
clk_sys => power_on_s[2].CLK
clk_sys => power_on_s[3].CLK
clk_sys => power_on_s[4].CLK
clk_sys => power_on_s[5].CLK
clk_sys => power_on_s[6].CLK
clk_sys => power_on_s[7].CLK
clk_sys => power_on_s[8].CLK
clk_sys => power_on_s[9].CLK
clk_sys => power_on_s[10].CLK
clk_sys => power_on_s[11].CLK
clk_sys => power_on_s[12].CLK
clk_sys => power_on_s[13].CLK
clk_sys => power_on_s[14].CLK
clk_sys => power_on_s[15].CLK
clk_sys => sl_b_s[0].CLK
clk_sys => sl_b_s[1].CLK
clk_sys => sl_b_s[2].CLK
clk_sys => sl_b_s[3].CLK
clk_sys => sl_b_s[4].CLK
clk_sys => sl_b_s[5].CLK
clk_sys => sl_g_s[0].CLK
clk_sys => sl_g_s[1].CLK
clk_sys => sl_g_s[2].CLK
clk_sys => sl_g_s[3].CLK
clk_sys => sl_g_s[4].CLK
clk_sys => sl_g_s[5].CLK
clk_sys => sl_r_s[0].CLK
clk_sys => sl_r_s[1].CLK
clk_sys => sl_r_s[2].CLK
clk_sys => sl_r_s[3].CLK
clk_sys => sl_r_s[4].CLK
clk_sys => sl_r_s[5].CLK
clk_rom => clk_rom.IN1
SDRAM_CLK => ~NO_FANOUT~
osd_shown <= osd:osd.osd_shown
core_mod[0] <= data_io:u_datain.core_mod
core_mod[1] <= data_io:u_datain.core_mod
core_mod[2] <= data_io:u_datain.core_mod
core_mod[3] <= data_io:u_datain.core_mod
core_mod[4] <= data_io:u_datain.core_mod
core_mod[5] <= data_io:u_datain.core_mod
core_mod[6] <= data_io:u_datain.core_mod
osd_rotate[0] => osd_rotate[0].IN1
osd_rotate[1] => osd_rotate[1].IN1
game_r[0] => ~NO_FANOUT~
game_r[1] => ~NO_FANOUT~
game_r[2] => comb.DATAB
game_r[3] => comb.DATAB
game_r[4] => comb.DATAB
game_r[5] => comb.DATAB
game_r[6] => comb.DATAB
game_r[7] => comb.DATAB
game_g[0] => ~NO_FANOUT~
game_g[1] => ~NO_FANOUT~
game_g[2] => comb.DATAB
game_g[3] => comb.DATAB
game_g[4] => comb.DATAB
game_g[5] => comb.DATAB
game_g[6] => comb.DATAB
game_g[7] => comb.DATAB
game_b[0] => ~NO_FANOUT~
game_b[1] => ~NO_FANOUT~
game_b[2] => comb.DATAB
game_b[3] => comb.DATAB
game_b[4] => comb.DATAB
game_b[5] => comb.DATAB
game_b[6] => comb.DATAB
game_b[7] => comb.DATAB
LHBL => ~NO_FANOUT~
LVBL => ~NO_FANOUT~
hs => comb.DATAB
vs => comb.DATAB
pxl_cen => ~NO_FANOUT~
scan2x_r[0] => comb.DATAA
scan2x_r[1] => comb.DATAA
scan2x_r[2] => comb.DATAA
scan2x_r[3] => comb.DATAA
scan2x_r[4] => comb.DATAA
scan2x_r[5] => comb.DATAA
scan2x_g[0] => comb.DATAA
scan2x_g[1] => comb.DATAA
scan2x_g[2] => comb.DATAA
scan2x_g[3] => comb.DATAA
scan2x_g[4] => comb.DATAA
scan2x_g[5] => comb.DATAA
scan2x_b[0] => comb.DATAA
scan2x_b[1] => comb.DATAA
scan2x_b[2] => comb.DATAA
scan2x_b[3] => comb.DATAA
scan2x_b[4] => comb.DATAA
scan2x_b[5] => comb.DATAA
scan2x_hs => comb.DATAA
scan2x_vs => comb.DATAA
scan2x_enb <= scan2x_enb$latch.DB_MAX_OUTPUT_PORT_TYPE
scan2x_clk => comb.DATAA
fn_pulse[0] => cnt_changeScandoubler.CLK
fn_pulse[0] => v_scandoublerD.CLK
fn_pulse[1] => cnt_osdenable.CLK
VIDEO_R[0] <= sl_r_s[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[1] <= sl_r_s[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[2] <= sl_r_s[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[3] <= sl_r_s[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[4] <= sl_r_s[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[5] <= sl_r_s[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[0] <= sl_g_s[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[1] <= sl_g_s[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[2] <= sl_g_s[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[3] <= sl_g_s[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[4] <= sl_g_s[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[5] <= sl_g_s[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[0] <= sl_b_s[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[1] <= sl_b_s[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[2] <= sl_b_s[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[3] <= sl_b_s[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[4] <= sl_b_s[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[5] <= sl_b_s[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_HS <= VIDEO_HS.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_VS <= VIDEO_VS.DB_MAX_OUTPUT_PORT_TYPE
SPI_DO <> data_io:u_datain.SPI_DO
SPI_DI => SPI_DI.IN2
SPI_SCK => SPI_SCK.IN2
SPI_SS2 => SPI_SS2.IN2
SPI_SS3 => ~NO_FANOUT~
SPI_SS4 => ~NO_FANOUT~
CONF_DATA0 => ~NO_FANOUT~
status[0] <= data_io:u_datain.status
status[1] <= data_io:u_datain.status
status[2] <= data_io:u_datain.status
status[3] <= data_io:u_datain.status
status[4] <= data_io:u_datain.status
status[5] <= data_io:u_datain.status
status[6] <= data_io:u_datain.status
status[7] <= data_io:u_datain.status
status[8] <= data_io:u_datain.status
status[9] <= data_io:u_datain.status
status[10] <= data_io:u_datain.status
status[11] <= data_io:u_datain.status
status[12] <= data_io:u_datain.status
status[13] <= data_io:u_datain.status
status[14] <= data_io:u_datain.status
status[15] <= data_io:u_datain.status
status[16] <= data_io:u_datain.status
status[17] <= data_io:u_datain.status
status[18] <= data_io:u_datain.status
status[19] <= data_io:u_datain.status
status[20] <= data_io:u_datain.status
status[21] <= data_io:u_datain.status
status[22] <= data_io:u_datain.status
status[23] <= data_io:u_datain.status
status[24] <= data_io:u_datain.status
status[25] <= data_io:u_datain.status
status[26] <= data_io:u_datain.status
status[27] <= data_io:u_datain.status
status[28] <= data_io:u_datain.status
status[29] <= data_io:u_datain.status
status[30] <= data_io:u_datain.status
status[31] <= data_io:u_datain.status
joystick1[0] <= joystick_sega:joystick.player1
joystick1[1] <= joystick_sega:joystick.player1
joystick1[2] <= joystick_sega:joystick.player1
joystick1[3] <= joystick_sega:joystick.player1
joystick1[4] <= joystick1.DB_MAX_OUTPUT_PORT_TYPE
joystick1[5] <= joystick1.DB_MAX_OUTPUT_PORT_TYPE
joystick1[6] <= joystick1.DB_MAX_OUTPUT_PORT_TYPE
joystick1[7] <= joystick1.DB_MAX_OUTPUT_PORT_TYPE
joystick1[8] <= joystick1.DB_MAX_OUTPUT_PORT_TYPE
joystick1[9] <= joystick1.DB_MAX_OUTPUT_PORT_TYPE
joystick1[10] <= joystick_sega:joystick.player1
joystick1[11] <= joystick_sega:joystick.player1
joystick1[12] <= <GND>
joystick1[13] <= <GND>
joystick1[14] <= <GND>
joystick1[15] <= <GND>
joystick1[16] <= <GND>
joystick1[17] <= <GND>
joystick1[18] <= <GND>
joystick1[19] <= <GND>
joystick1[20] <= <GND>
joystick1[21] <= <GND>
joystick1[22] <= <GND>
joystick1[23] <= <GND>
joystick1[24] <= <GND>
joystick1[25] <= <GND>
joystick1[26] <= <GND>
joystick1[27] <= <GND>
joystick1[28] <= <GND>
joystick1[29] <= <GND>
joystick1[30] <= <GND>
joystick1[31] <= <GND>
joystick2[0] <= joystick_sega:joystick.player2
joystick2[1] <= joystick_sega:joystick.player2
joystick2[2] <= joystick_sega:joystick.player2
joystick2[3] <= joystick_sega:joystick.player2
joystick2[4] <= joystick2.DB_MAX_OUTPUT_PORT_TYPE
joystick2[5] <= joystick2.DB_MAX_OUTPUT_PORT_TYPE
joystick2[6] <= joystick2.DB_MAX_OUTPUT_PORT_TYPE
joystick2[7] <= joystick2.DB_MAX_OUTPUT_PORT_TYPE
joystick2[8] <= joystick2.DB_MAX_OUTPUT_PORT_TYPE
joystick2[9] <= joystick2.DB_MAX_OUTPUT_PORT_TYPE
joystick2[10] <= joystick_sega:joystick.player2
joystick2[11] <= joystick_sega:joystick.player2
joystick2[12] <= <GND>
joystick2[13] <= <GND>
joystick2[14] <= <GND>
joystick2[15] <= <GND>
joystick2[16] <= <GND>
joystick2[17] <= <GND>
joystick2[18] <= <GND>
joystick2[19] <= <GND>
joystick2[20] <= <GND>
joystick2[21] <= <GND>
joystick2[22] <= <GND>
joystick2[23] <= <GND>
joystick2[24] <= <GND>
joystick2[25] <= <GND>
joystick2[26] <= <GND>
joystick2[27] <= <GND>
joystick2[28] <= <GND>
joystick2[29] <= <GND>
joystick2[30] <= <GND>
joystick2[31] <= <GND>
joystick3[0] <= <GND>
joystick3[1] <= <GND>
joystick3[2] <= <GND>
joystick3[3] <= <GND>
joystick3[4] <= <GND>
joystick3[5] <= <GND>
joystick3[6] <= <GND>
joystick3[7] <= <GND>
joystick3[8] <= <GND>
joystick3[9] <= <GND>
joystick3[10] <= <GND>
joystick3[11] <= <GND>
joystick3[12] <= <GND>
joystick3[13] <= <GND>
joystick3[14] <= <GND>
joystick3[15] <= <GND>
joystick3[16] <= <GND>
joystick3[17] <= <GND>
joystick3[18] <= <GND>
joystick3[19] <= <GND>
joystick3[20] <= <GND>
joystick3[21] <= <GND>
joystick3[22] <= <GND>
joystick3[23] <= <GND>
joystick3[24] <= <GND>
joystick3[25] <= <GND>
joystick3[26] <= <GND>
joystick3[27] <= <GND>
joystick3[28] <= <GND>
joystick3[29] <= <GND>
joystick3[30] <= <GND>
joystick3[31] <= <GND>
joystick4[0] <= <GND>
joystick4[1] <= <GND>
joystick4[2] <= <GND>
joystick4[3] <= <GND>
joystick4[4] <= <GND>
joystick4[5] <= <GND>
joystick4[6] <= <GND>
joystick4[7] <= <GND>
joystick4[8] <= <GND>
joystick4[9] <= <GND>
joystick4[10] <= <GND>
joystick4[11] <= <GND>
joystick4[12] <= <GND>
joystick4[13] <= <GND>
joystick4[14] <= <GND>
joystick4[15] <= <GND>
joystick4[16] <= <GND>
joystick4[17] <= <GND>
joystick4[18] <= <GND>
joystick4[19] <= <GND>
joystick4[20] <= <GND>
joystick4[21] <= <GND>
joystick4[22] <= <GND>
joystick4[23] <= <GND>
joystick4[24] <= <GND>
joystick4[25] <= <GND>
joystick4[26] <= <GND>
joystick4[27] <= <GND>
joystick4[28] <= <GND>
joystick4[29] <= <GND>
joystick4[30] <= <GND>
joystick4[31] <= <GND>
joystick_analog_0[0] <= <GND>
joystick_analog_0[1] <= <GND>
joystick_analog_0[2] <= <GND>
joystick_analog_0[3] <= <GND>
joystick_analog_0[4] <= <GND>
joystick_analog_0[5] <= <GND>
joystick_analog_0[6] <= <GND>
joystick_analog_0[7] <= <GND>
joystick_analog_0[8] <= <GND>
joystick_analog_0[9] <= <GND>
joystick_analog_0[10] <= <GND>
joystick_analog_0[11] <= <GND>
joystick_analog_0[12] <= <GND>
joystick_analog_0[13] <= <GND>
joystick_analog_0[14] <= <GND>
joystick_analog_0[15] <= <GND>
joystick_analog_1[0] <= <GND>
joystick_analog_1[1] <= <GND>
joystick_analog_1[2] <= <GND>
joystick_analog_1[3] <= <GND>
joystick_analog_1[4] <= <GND>
joystick_analog_1[5] <= <GND>
joystick_analog_1[6] <= <GND>
joystick_analog_1[7] <= <GND>
joystick_analog_1[8] <= <GND>
joystick_analog_1[9] <= <GND>
joystick_analog_1[10] <= <GND>
joystick_analog_1[11] <= <GND>
joystick_analog_1[12] <= <GND>
joystick_analog_1[13] <= <GND>
joystick_analog_1[14] <= <GND>
joystick_analog_1[15] <= <GND>
ps2_kbd_clk <= <GND>
ps2_kbd_data <= <GND>
clk_dac => clk_dac.IN2
snd_left[0] => snd_left[0].IN2
snd_left[1] => snd_left[1].IN2
snd_left[2] => snd_left[2].IN2
snd_left[3] => snd_left[3].IN2
snd_left[4] => snd_left[4].IN2
snd_left[5] => snd_left[5].IN2
snd_left[6] => snd_left[6].IN2
snd_left[7] => snd_left[7].IN2
snd_left[8] => snd_left[8].IN2
snd_left[9] => snd_left[9].IN2
snd_left[10] => snd_left[10].IN2
snd_left[11] => snd_left[11].IN2
snd_left[12] => snd_left[12].IN2
snd_left[13] => snd_left[13].IN2
snd_left[14] => snd_left[14].IN2
snd_left[15] => snd_left[15].IN1
snd_right[0] => snd_right[0].IN2
snd_right[1] => snd_right[1].IN2
snd_right[2] => snd_right[2].IN2
snd_right[3] => snd_right[3].IN2
snd_right[4] => snd_right[4].IN2
snd_right[5] => snd_right[5].IN2
snd_right[6] => snd_right[6].IN2
snd_right[7] => snd_right[7].IN2
snd_right[8] => snd_right[8].IN2
snd_right[9] => snd_right[9].IN2
snd_right[10] => snd_right[10].IN2
snd_right[11] => snd_right[11].IN2
snd_right[12] => snd_right[12].IN2
snd_right[13] => snd_right[13].IN2
snd_right[14] => snd_right[14].IN2
snd_right[15] => snd_right[15].IN1
snd_pwm_left <= hifi_1bit_dac:u_dac_left.dac_out
snd_pwm_right <= hifi_1bit_dac:u_dac_right.dac_out
ioctl_addr[0] <= data_io:u_datain.ioctl_addr
ioctl_addr[1] <= data_io:u_datain.ioctl_addr
ioctl_addr[2] <= data_io:u_datain.ioctl_addr
ioctl_addr[3] <= data_io:u_datain.ioctl_addr
ioctl_addr[4] <= data_io:u_datain.ioctl_addr
ioctl_addr[5] <= data_io:u_datain.ioctl_addr
ioctl_addr[6] <= data_io:u_datain.ioctl_addr
ioctl_addr[7] <= data_io:u_datain.ioctl_addr
ioctl_addr[8] <= data_io:u_datain.ioctl_addr
ioctl_addr[9] <= data_io:u_datain.ioctl_addr
ioctl_addr[10] <= data_io:u_datain.ioctl_addr
ioctl_addr[11] <= data_io:u_datain.ioctl_addr
ioctl_addr[12] <= data_io:u_datain.ioctl_addr
ioctl_addr[13] <= data_io:u_datain.ioctl_addr
ioctl_addr[14] <= data_io:u_datain.ioctl_addr
ioctl_addr[15] <= data_io:u_datain.ioctl_addr
ioctl_addr[16] <= data_io:u_datain.ioctl_addr
ioctl_addr[17] <= data_io:u_datain.ioctl_addr
ioctl_addr[18] <= data_io:u_datain.ioctl_addr
ioctl_addr[19] <= data_io:u_datain.ioctl_addr
ioctl_addr[20] <= data_io:u_datain.ioctl_addr
ioctl_addr[21] <= data_io:u_datain.ioctl_addr
ioctl_addr[22] <= data_io:u_datain.ioctl_addr
ioctl_addr[23] <= data_io:u_datain.ioctl_addr
ioctl_addr[24] <= data_io:u_datain.ioctl_addr
ioctl_data[0] <= data_io:u_datain.ioctl_dout
ioctl_data[1] <= data_io:u_datain.ioctl_dout
ioctl_data[2] <= data_io:u_datain.ioctl_dout
ioctl_data[3] <= data_io:u_datain.ioctl_dout
ioctl_data[4] <= data_io:u_datain.ioctl_dout
ioctl_data[5] <= data_io:u_datain.ioctl_dout
ioctl_data[6] <= data_io:u_datain.ioctl_dout
ioctl_data[7] <= data_io:u_datain.ioctl_dout
ioctl_wr <= data_io:u_datain.ioctl_wr
downloading <= data_io:u_datain.ioctl_download
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => power_on_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
pll_locked => osd_s.OUTPUTSELECT
keys_i[0] => comb.IN1
keys_i[1] => comb.IN1
keys_i[2] => comb.IN1
keys_i[3] => comb.IN1
keys_i[4] => comb.IN1
keys_i[5] => comb.IN1
keys_i[6] => comb.IN1
keys_i[7] => comb.IN1
joy1_up_i => joy1_up_i.IN1
joy1_down_i => joy1_down_i.IN1
joy1_left_i => joy1_left_i.IN1
joy1_right_i => joy1_right_i.IN1
joy1_p6_i => joy1_p6_i.IN1
joy1_p9_i => joy1_p9_i.IN1
joy2_up_i => joy2_up_i.IN1
joy2_down_i => joy2_down_i.IN1
joy2_left_i => joy2_left_i.IN1
joy2_right_i => joy2_right_i.IN1
joy2_p6_i => joy2_p6_i.IN1
joy2_p9_i => joy2_p9_i.IN1
joyX_p7_o <= joystick_sega:joystick.sega_strobe
i2s_mclk <= audio_out:i2s_audio_out.i2s_mclk
i2s_bclk <= audio_out:i2s_audio_out.i2s_bclk
i2s_lrclk <= audio_out:i2s_audio_out.i2s_lrclk
i2s_data <= audio_out:i2s_audio_out.i2s_data
clock_i2s => clock_i2s.IN1


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|audio_out:i2s_audio_out
reset => reset.IN1
clk => clk.IN3
sample_rate => Add0.IN27
sample_rate => Add0.IN28
sample_rate => Add0.IN29
sample_rate => Add0.IN30
sample_rate => Add0.IN31
sample_rate => Add0.IN32
left_in[0] => left_in[0].IN1
left_in[1] => left_in[1].IN1
left_in[2] => left_in[2].IN1
left_in[3] => left_in[3].IN1
left_in[4] => left_in[4].IN1
left_in[5] => left_in[5].IN1
left_in[6] => left_in[6].IN1
left_in[7] => left_in[7].IN1
left_in[8] => left_in[8].IN1
left_in[9] => left_in[9].IN1
left_in[10] => left_in[10].IN1
left_in[11] => left_in[11].IN1
left_in[12] => left_in[12].IN1
left_in[13] => left_in[13].IN1
left_in[14] => left_in[14].IN1
left_in[15] => left_in[15].IN1
right_in[0] => right_in[0].IN1
right_in[1] => right_in[1].IN1
right_in[2] => right_in[2].IN1
right_in[3] => right_in[3].IN1
right_in[4] => right_in[4].IN1
right_in[5] => right_in[5].IN1
right_in[6] => right_in[6].IN1
right_in[7] => right_in[7].IN1
right_in[8] => right_in[8].IN1
right_in[9] => right_in[9].IN1
right_in[10] => right_in[10].IN1
right_in[11] => right_in[11].IN1
right_in[12] => right_in[12].IN1
right_in[13] => right_in[13].IN1
right_in[14] => right_in[14].IN1
right_in[15] => right_in[15].IN1
i2s_mclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
i2s_bclk <= i2s:i2s.sclk
i2s_lrclk <= i2s:i2s.lrclk
i2s_data <= i2s:i2s.sdata


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|audio_out:i2s_audio_out|i2s:i2s
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => lrclk.OUTPUTSELECT
reset => sclk.OUTPUTSELECT
reset => msclk.OUTPUTSELECT
reset => right[2].ENA
reset => right[1].ENA
reset => right[0].ENA
reset => sdata~reg0.ENA
reset => right[3].ENA
reset => right[4].ENA
reset => right[5].ENA
reset => right[6].ENA
reset => right[7].ENA
reset => right[8].ENA
reset => right[9].ENA
reset => right[10].ENA
reset => right[11].ENA
reset => right[12].ENA
reset => right[13].ENA
reset => right[14].ENA
reset => right[15].ENA
reset => left[0].ENA
reset => left[1].ENA
reset => left[2].ENA
reset => left[3].ENA
reset => left[4].ENA
reset => left[5].ENA
reset => left[6].ENA
reset => left[7].ENA
reset => left[8].ENA
reset => left[9].ENA
reset => left[10].ENA
reset => left[11].ENA
reset => left[12].ENA
reset => left[13].ENA
reset => left[14].ENA
reset => left[15].ENA
clk => sdata~reg0.CLK
clk => right[0].CLK
clk => right[1].CLK
clk => right[2].CLK
clk => right[3].CLK
clk => right[4].CLK
clk => right[5].CLK
clk => right[6].CLK
clk => right[7].CLK
clk => right[8].CLK
clk => right[9].CLK
clk => right[10].CLK
clk => right[11].CLK
clk => right[12].CLK
clk => right[13].CLK
clk => right[14].CLK
clk => right[15].CLK
clk => left[0].CLK
clk => left[1].CLK
clk => left[2].CLK
clk => left[3].CLK
clk => left[4].CLK
clk => left[5].CLK
clk => left[6].CLK
clk => left[7].CLK
clk => left[8].CLK
clk => left[9].CLK
clk => left[10].CLK
clk => left[11].CLK
clk => left[12].CLK
clk => left[13].CLK
clk => left[14].CLK
clk => left[15].CLK
clk => msclk.CLK
clk => sclk~reg0.CLK
clk => lrclk~reg0.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_cnt[4].CLK
clk => bit_cnt[5].CLK
clk => bit_cnt[6].CLK
clk => bit_cnt[7].CLK
ce => msclk.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => bit_cnt.OUTPUTSELECT
ce => lrclk.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => left.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => right.OUTPUTSELECT
ce => sdata.OUTPUTSELECT
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
lrclk <= lrclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata <= sdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_chan[0] => left.DATAB
left_chan[1] => left.DATAB
left_chan[2] => left.DATAB
left_chan[3] => left.DATAB
left_chan[4] => left.DATAB
left_chan[5] => left.DATAB
left_chan[6] => left.DATAB
left_chan[7] => left.DATAB
left_chan[8] => left.DATAB
left_chan[9] => left.DATAB
left_chan[10] => left.DATAB
left_chan[11] => left.DATAB
left_chan[12] => left.DATAB
left_chan[13] => left.DATAB
left_chan[14] => left.DATAB
left_chan[15] => left.DATAB
right_chan[0] => right.DATAB
right_chan[1] => right.DATAB
right_chan[2] => right.DATAB
right_chan[3] => right.DATAB
right_chan[4] => right.DATAB
right_chan[5] => right.DATAB
right_chan[6] => right.DATAB
right_chan[7] => right.DATAB
right_chan[8] => right.DATAB
right_chan[9] => right.DATAB
right_chan[10] => right.DATAB
right_chan[11] => right.DATAB
right_chan[12] => right.DATAB
right_chan[13] => right.DATAB
right_chan[14] => right.DATAB
right_chan[15] => right.DATAB


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|audio_out:i2s_audio_out|lpf_aud:lpf_l
CLK => ODATA[0]~reg0.CLK
CLK => ODATA[1]~reg0.CLK
CLK => ODATA[2]~reg0.CLK
CLK => ODATA[3]~reg0.CLK
CLK => ODATA[4]~reg0.CLK
CLK => ODATA[5]~reg0.CLK
CLK => ODATA[6]~reg0.CLK
CLK => ODATA[7]~reg0.CLK
CLK => ODATA[8]~reg0.CLK
CLK => ODATA[9]~reg0.CLK
CLK => ODATA[10]~reg0.CLK
CLK => ODATA[11]~reg0.CLK
CLK => ODATA[12]~reg0.CLK
CLK => ODATA[13]~reg0.CLK
CLK => ODATA[14]~reg0.CLK
CLK => ODATA[15]~reg0.CLK
CLK => acc[0].CLK
CLK => acc[1].CLK
CLK => acc[2].CLK
CLK => acc[3].CLK
CLK => acc[4].CLK
CLK => acc[5].CLK
CLK => acc[6].CLK
CLK => acc[7].CLK
CLK => acc[8].CLK
CLK => acc[9].CLK
CLK => acc[10].CLK
CLK => acc[11].CLK
CLK => acc[12].CLK
CLK => acc[13].CLK
CLK => acc[14].CLK
CLK => acc[15].CLK
CLK => acc[16].CLK
CLK => acc[17].CLK
CLK => acc[18].CLK
CLK => acc[19].CLK
CLK => acc[20].CLK
CLK => acc[21].CLK
CLK => acc[22].CLK
CLK => acc[23].CLK
CLK => acc[24].CLK
CLK => acc[25].CLK
CLK => acc[26].CLK
CLK => acc[27].CLK
CLK => acc[28].CLK
CLK => acc[29].CLK
CLK => acc[30].CLK
CLK => acc[31].CLK
CLK => acc[32].CLK
CLK => acc[33].CLK
CLK => acc[34].CLK
CLK => acc[35].CLK
CLK => acc[36].CLK
CLK => acc[37].CLK
CLK => acc[38].CLK
CLK => acc[39].CLK
CLK => acc[40].CLK
CLK => acc[41].CLK
CLK => acc[42].CLK
CLK => acc[43].CLK
CLK => acc[44].CLK
CLK => acc[45].CLK
CLK => acc[46].CLK
CLK => acc[47].CLK
CLK => acc[48].CLK
CLK => acc[49].CLK
CLK => acc[50].CLK
CLK => acc[51].CLK
CLK => acc[52].CLK
CLK => acc[53].CLK
CLK => acc[54].CLK
CLK => acc[55].CLK
CLK => acc[56].CLK
CLK => acc[57].CLK
CLK => acc[58].CLK
CLK => acc[59].CLK
CLK => acc[60].CLK
CLK => acc[61].CLK
CLK => acc[62].CLK
CLK => acc[63].CLK
CLK => acc[64].CLK
CLK => acc[65].CLK
CLK => acc[66].CLK
CLK => acc[67].CLK
CLK => acc[68].CLK
CLK => acc[69].CLK
CLK => acc[70].CLK
CLK => acc[71].CLK
CLK => acc[72].CLK
CLK => acc[73].CLK
CLK => acc[74].CLK
CLK => acc[75].CLK
CLK => acc[76].CLK
CLK => acc[77].CLK
CLK => acc[78].CLK
CLK => acc[79].CLK
CLK => acc[80].CLK
CLK => acc[81].CLK
CLK => acc[82].CLK
CLK => acc[83].CLK
CLK => acc[84].CLK
CLK => acc[85].CLK
CLK => acc[86].CLK
CLK => acc[87].CLK
CLK => acc[88].CLK
CLK => acc[89].CLK
CLK => acc[90].CLK
CLK => acc[91].CLK
CLK => acc[92].CLK
CLK => acc[93].CLK
CLK => acc[94].CLK
CLK => acc[95].CLK
CLK => acc[96].CLK
CLK => acc[97].CLK
CLK => acc[98].CLK
CLK => acc[99].CLK
CLK => acc[100].CLK
CLK => acc[101].CLK
CLK => acc[102].CLK
CLK => acc[103].CLK
CLK => acc[104].CLK
CLK => acc[105].CLK
CLK => acc[106].CLK
CLK => acc[107].CLK
CLK => acc[108].CLK
CLK => acc[109].CLK
CLK => acc[110].CLK
CLK => acc[111].CLK
CLK => acc[112].CLK
CLK => acc[113].CLK
CLK => acc[114].CLK
CLK => acc[115].CLK
CLK => acc[116].CLK
CLK => acc[117].CLK
CLK => acc[118].CLK
CLK => acc[119].CLK
CLK => acc[120].CLK
CLK => acc[121].CLK
CLK => acc[122].CLK
CLK => acc[123].CLK
CLK => acc[124].CLK
CLK => acc[125].CLK
CLK => acc[126].CLK
CLK => acc[127].CLK
CLK => acc[128].CLK
CLK => acc[129].CLK
CLK => acc[130].CLK
CLK => acc[131].CLK
CLK => acc[132].CLK
CLK => acc[133].CLK
CLK => acc[134].CLK
CLK => acc[135].CLK
CLK => acc[136].CLK
CLK => acc[137].CLK
CLK => acc[138].CLK
CLK => acc[139].CLK
CLK => acc[140].CLK
CLK => acc[141].CLK
CLK => acc[142].CLK
CLK => acc[143].CLK
CLK => acc[144].CLK
CLK => acc[145].CLK
CLK => acc[146].CLK
CLK => acc[147].CLK
CLK => acc[148].CLK
CLK => acc[149].CLK
CLK => acc[150].CLK
CLK => acc[151].CLK
CLK => acc[152].CLK
CLK => acc[153].CLK
CLK => acc[154].CLK
CLK => acc[155].CLK
CLK => acc[156].CLK
CLK => acc[157].CLK
CLK => acc[158].CLK
CLK => acc[159].CLK
CLK => acc[160].CLK
CLK => acc[161].CLK
CLK => acc[162].CLK
CLK => acc[163].CLK
CLK => acc[164].CLK
CLK => acc[165].CLK
CLK => acc[166].CLK
CLK => acc[167].CLK
CLK => acc[168].CLK
CLK => acc[169].CLK
CLK => acc[170].CLK
CLK => acc[171].CLK
CLK => acc[172].CLK
CLK => acc[173].CLK
CLK => acc[174].CLK
CLK => acc[175].CLK
CLK => acc[176].CLK
CLK => acc[177].CLK
CLK => acc[178].CLK
CLK => acc[179].CLK
CLK => acc[180].CLK
CLK => acc[181].CLK
CLK => acc[182].CLK
CLK => acc[183].CLK
CLK => acc[184].CLK
CLK => acc[185].CLK
CLK => acc[186].CLK
CLK => acc[187].CLK
CLK => acc[188].CLK
CLK => acc[189].CLK
CLK => acc[190].CLK
CLK => acc[191].CLK
CLK => acc[192].CLK
CLK => acc[193].CLK
CLK => acc[194].CLK
CLK => acc[195].CLK
CLK => acc[196].CLK
CLK => acc[197].CLK
CLK => acc[198].CLK
CLK => acc[199].CLK
CLK => acc[200].CLK
CLK => acc[201].CLK
CLK => acc[202].CLK
CLK => acc[203].CLK
CLK => acc[204].CLK
CLK => acc[205].CLK
CLK => acc[206].CLK
CLK => acc[207].CLK
CLK => acc[208].CLK
CLK => acc[209].CLK
CLK => acc[210].CLK
CLK => acc[211].CLK
CLK => acc[212].CLK
CLK => acc[213].CLK
CLK => acc[214].CLK
CLK => acc[215].CLK
CLK => acc[216].CLK
CLK => acc[217].CLK
CLK => acc[218].CLK
CLK => acc[219].CLK
CLK => acc[220].CLK
CLK => acc[221].CLK
CLK => acc[222].CLK
CLK => acc[223].CLK
CLK => acc[224].CLK
CLK => acc[225].CLK
CLK => acc[226].CLK
CLK => acc[227].CLK
CLK => acc[228].CLK
CLK => acc[229].CLK
CLK => acc[230].CLK
CLK => acc[231].CLK
CLK => acc[232].CLK
CLK => acc[233].CLK
CLK => acc[234].CLK
CLK => acc[235].CLK
CLK => acc[236].CLK
CLK => acc[237].CLK
CLK => acc[238].CLK
CLK => acc[239].CLK
CLK => acc[240].CLK
CLK => acc[241].CLK
CLK => acc[242].CLK
CLK => acc[243].CLK
CLK => acc[244].CLK
CLK => acc[245].CLK
CLK => acc[246].CLK
CLK => acc[247].CLK
CLK => acc[248].CLK
CLK => acc[249].CLK
CLK => acc[250].CLK
CLK => acc[251].CLK
CLK => acc[252].CLK
CLK => acc[253].CLK
CLK => acc[254].CLK
CLK => acc[255].CLK
CLK => acc[256].CLK
CLK => acc[257].CLK
CLK => acc[258].CLK
CLK => acc[259].CLK
CLK => acc[260].CLK
CLK => acc[261].CLK
CLK => acc[262].CLK
CLK => acc[263].CLK
CLK => acc[264].CLK
CLK => acc[265].CLK
CLK => acc[266].CLK
CLK => acc[267].CLK
CLK => acc[268].CLK
CLK => acc[269].CLK
CLK => acc[270].CLK
CLK => acc[271].CLK
CLK => acc[272].CLK
CLK => acc[273].CLK
CLK => acc[274].CLK
CLK => acc[275].CLK
CLK => acc[276].CLK
CLK => acc[277].CLK
CLK => acc[278].CLK
CLK => acc[279].CLK
CLK => acc[280].CLK
CLK => acc[281].CLK
CLK => acc[282].CLK
CLK => acc[283].CLK
CLK => acc[284].CLK
CLK => acc[285].CLK
CLK => acc[286].CLK
CLK => acc[287].CLK
CLK => acc[288].CLK
CLK => acc[289].CLK
CLK => acc[290].CLK
CLK => acc[291].CLK
CLK => acc[292].CLK
CLK => acc[293].CLK
CLK => acc[294].CLK
CLK => acc[295].CLK
CLK => acc[296].CLK
CLK => acc[297].CLK
CLK => acc[298].CLK
CLK => acc[299].CLK
CLK => acc[300].CLK
CLK => acc[301].CLK
CLK => acc[302].CLK
CLK => acc[303].CLK
CLK => acc[304].CLK
CLK => acc[305].CLK
CLK => acc[306].CLK
CLK => acc[307].CLK
CLK => acc[308].CLK
CLK => acc[309].CLK
CLK => acc[310].CLK
CLK => acc[311].CLK
CLK => acc[312].CLK
CLK => acc[313].CLK
CLK => acc[314].CLK
CLK => acc[315].CLK
CLK => acc[316].CLK
CLK => acc[317].CLK
CLK => acc[318].CLK
CLK => acc[319].CLK
CLK => acc[320].CLK
CLK => acc[321].CLK
CLK => acc[322].CLK
CLK => acc[323].CLK
CLK => acc[324].CLK
CLK => acc[325].CLK
CLK => acc[326].CLK
CLK => acc[327].CLK
CLK => acc[328].CLK
CLK => acc[329].CLK
CLK => acc[330].CLK
CLK => acc[331].CLK
CLK => acc[332].CLK
CLK => acc[333].CLK
CLK => acc[334].CLK
CLK => acc[335].CLK
CLK => acc[336].CLK
CLK => acc[337].CLK
CLK => acc[338].CLK
CLK => acc[339].CLK
CLK => acc[340].CLK
CLK => acc[341].CLK
CLK => acc[342].CLK
CLK => acc[343].CLK
CLK => acc[344].CLK
CLK => acc[345].CLK
CLK => acc[346].CLK
CLK => acc[347].CLK
CLK => acc[348].CLK
CLK => acc[349].CLK
CLK => acc[350].CLK
CLK => acc[351].CLK
CLK => acc[352].CLK
CLK => acc[353].CLK
CLK => acc[354].CLK
CLK => acc[355].CLK
CLK => acc[356].CLK
CLK => acc[357].CLK
CLK => acc[358].CLK
CLK => acc[359].CLK
CLK => acc[360].CLK
CLK => acc[361].CLK
CLK => acc[362].CLK
CLK => acc[363].CLK
CLK => acc[364].CLK
CLK => acc[365].CLK
CLK => acc[366].CLK
CLK => acc[367].CLK
CLK => acc[368].CLK
CLK => acc[369].CLK
CLK => acc[370].CLK
CLK => acc[371].CLK
CLK => acc[372].CLK
CLK => acc[373].CLK
CLK => acc[374].CLK
CLK => acc[375].CLK
CLK => acc[376].CLK
CLK => acc[377].CLK
CLK => acc[378].CLK
CLK => acc[379].CLK
CLK => acc[380].CLK
CLK => acc[381].CLK
CLK => acc[382].CLK
CLK => acc[383].CLK
CLK => acc[384].CLK
CLK => acc[385].CLK
CLK => acc[386].CLK
CLK => acc[387].CLK
CLK => acc[388].CLK
CLK => acc[389].CLK
CLK => acc[390].CLK
CLK => acc[391].CLK
CLK => acc[392].CLK
CLK => acc[393].CLK
CLK => acc[394].CLK
CLK => acc[395].CLK
CLK => acc[396].CLK
CLK => acc[397].CLK
CLK => acc[398].CLK
CLK => acc[399].CLK
CLK => acc[400].CLK
CLK => acc[401].CLK
CLK => acc[402].CLK
CLK => acc[403].CLK
CLK => acc[404].CLK
CLK => acc[405].CLK
CLK => acc[406].CLK
CLK => acc[407].CLK
CLK => acc[408].CLK
CLK => acc[409].CLK
CLK => acc[410].CLK
CLK => acc[411].CLK
CLK => acc[412].CLK
CLK => acc[413].CLK
CLK => acc[414].CLK
CLK => acc[415].CLK
CLK => acc[416].CLK
CLK => acc[417].CLK
CLK => acc[418].CLK
CLK => acc[419].CLK
CLK => acc[420].CLK
CLK => acc[421].CLK
CLK => acc[422].CLK
CLK => acc[423].CLK
CLK => acc[424].CLK
CLK => acc[425].CLK
CLK => acc[426].CLK
CLK => acc[427].CLK
CLK => acc[428].CLK
CLK => acc[429].CLK
CLK => acc[430].CLK
CLK => acc[431].CLK
CLK => acc[432].CLK
CLK => acc[433].CLK
CLK => acc[434].CLK
CLK => acc[435].CLK
CLK => acc[436].CLK
CLK => acc[437].CLK
CLK => acc[438].CLK
CLK => acc[439].CLK
CLK => acc[440].CLK
CLK => acc[441].CLK
CLK => acc[442].CLK
CLK => acc[443].CLK
CLK => acc[444].CLK
CLK => acc[445].CLK
CLK => acc[446].CLK
CLK => acc[447].CLK
CLK => acc[448].CLK
CLK => acc[449].CLK
CLK => acc[450].CLK
CLK => acc[451].CLK
CLK => acc[452].CLK
CLK => acc[453].CLK
CLK => acc[454].CLK
CLK => acc[455].CLK
CLK => acc[456].CLK
CLK => acc[457].CLK
CLK => acc[458].CLK
CLK => acc[459].CLK
CLK => acc[460].CLK
CLK => acc[461].CLK
CLK => acc[462].CLK
CLK => acc[463].CLK
CLK => acc[464].CLK
CLK => acc[465].CLK
CLK => acc[466].CLK
CLK => acc[467].CLK
CLK => acc[468].CLK
CLK => acc[469].CLK
CLK => acc[470].CLK
CLK => acc[471].CLK
CLK => acc[472].CLK
CLK => acc[473].CLK
CLK => acc[474].CLK
CLK => acc[475].CLK
CLK => acc[476].CLK
CLK => acc[477].CLK
CLK => acc[478].CLK
CLK => acc[479].CLK
CLK => acc[480].CLK
CLK => acc[481].CLK
CLK => acc[482].CLK
CLK => acc[483].CLK
CLK => acc[484].CLK
CLK => acc[485].CLK
CLK => acc[486].CLK
CLK => acc[487].CLK
CLK => acc[488].CLK
CLK => acc[489].CLK
CLK => acc[490].CLK
CLK => acc[491].CLK
CLK => acc[492].CLK
CLK => acc[493].CLK
CLK => acc[494].CLK
CLK => acc[495].CLK
CLK => acc[496].CLK
CLK => acc[497].CLK
CLK => acc[498].CLK
CLK => acc[499].CLK
CLK => acc[500].CLK
CLK => acc[501].CLK
CLK => acc[502].CLK
CLK => acc[503].CLK
CLK => acc[504].CLK
CLK => acc[505].CLK
CLK => acc[506].CLK
CLK => acc[507].CLK
CLK => acc[508].CLK
CLK => acc[509].CLK
CLK => acc[510].CLK
CLK => acc[511].CLK
CE => ODATA[7]~reg0.ENA
CE => ODATA[6]~reg0.ENA
CE => ODATA[5]~reg0.ENA
CE => ODATA[4]~reg0.ENA
CE => ODATA[3]~reg0.ENA
CE => ODATA[2]~reg0.ENA
CE => ODATA[1]~reg0.ENA
CE => ODATA[0]~reg0.ENA
CE => ODATA[8]~reg0.ENA
CE => ODATA[9]~reg0.ENA
CE => ODATA[10]~reg0.ENA
CE => ODATA[11]~reg0.ENA
CE => ODATA[12]~reg0.ENA
CE => ODATA[13]~reg0.ENA
CE => ODATA[14]~reg0.ENA
CE => ODATA[15]~reg0.ENA
CE => acc[0].ENA
CE => acc[1].ENA
CE => acc[2].ENA
CE => acc[3].ENA
CE => acc[4].ENA
CE => acc[5].ENA
CE => acc[6].ENA
CE => acc[7].ENA
CE => acc[8].ENA
CE => acc[9].ENA
CE => acc[10].ENA
CE => acc[11].ENA
CE => acc[12].ENA
CE => acc[13].ENA
CE => acc[14].ENA
CE => acc[15].ENA
CE => acc[16].ENA
CE => acc[17].ENA
CE => acc[18].ENA
CE => acc[19].ENA
CE => acc[20].ENA
CE => acc[21].ENA
CE => acc[22].ENA
CE => acc[23].ENA
CE => acc[24].ENA
CE => acc[25].ENA
CE => acc[26].ENA
CE => acc[27].ENA
CE => acc[28].ENA
CE => acc[29].ENA
CE => acc[30].ENA
CE => acc[31].ENA
CE => acc[32].ENA
CE => acc[33].ENA
CE => acc[34].ENA
CE => acc[35].ENA
CE => acc[36].ENA
CE => acc[37].ENA
CE => acc[38].ENA
CE => acc[39].ENA
CE => acc[40].ENA
CE => acc[41].ENA
CE => acc[42].ENA
CE => acc[43].ENA
CE => acc[44].ENA
CE => acc[45].ENA
CE => acc[46].ENA
CE => acc[47].ENA
CE => acc[48].ENA
CE => acc[49].ENA
CE => acc[50].ENA
CE => acc[51].ENA
CE => acc[52].ENA
CE => acc[53].ENA
CE => acc[54].ENA
CE => acc[55].ENA
CE => acc[56].ENA
CE => acc[57].ENA
CE => acc[58].ENA
CE => acc[59].ENA
CE => acc[60].ENA
CE => acc[61].ENA
CE => acc[62].ENA
CE => acc[63].ENA
CE => acc[64].ENA
CE => acc[65].ENA
CE => acc[66].ENA
CE => acc[67].ENA
CE => acc[68].ENA
CE => acc[69].ENA
CE => acc[70].ENA
CE => acc[71].ENA
CE => acc[72].ENA
CE => acc[73].ENA
CE => acc[74].ENA
CE => acc[75].ENA
CE => acc[76].ENA
CE => acc[77].ENA
CE => acc[78].ENA
CE => acc[79].ENA
CE => acc[80].ENA
CE => acc[81].ENA
CE => acc[82].ENA
CE => acc[83].ENA
CE => acc[84].ENA
CE => acc[85].ENA
CE => acc[86].ENA
CE => acc[87].ENA
CE => acc[88].ENA
CE => acc[89].ENA
CE => acc[90].ENA
CE => acc[91].ENA
CE => acc[92].ENA
CE => acc[93].ENA
CE => acc[94].ENA
CE => acc[95].ENA
CE => acc[96].ENA
CE => acc[97].ENA
CE => acc[98].ENA
CE => acc[99].ENA
CE => acc[100].ENA
CE => acc[101].ENA
CE => acc[102].ENA
CE => acc[103].ENA
CE => acc[104].ENA
CE => acc[105].ENA
CE => acc[106].ENA
CE => acc[107].ENA
CE => acc[108].ENA
CE => acc[109].ENA
CE => acc[110].ENA
CE => acc[111].ENA
CE => acc[112].ENA
CE => acc[113].ENA
CE => acc[114].ENA
CE => acc[115].ENA
CE => acc[116].ENA
CE => acc[117].ENA
CE => acc[118].ENA
CE => acc[119].ENA
CE => acc[120].ENA
CE => acc[121].ENA
CE => acc[122].ENA
CE => acc[123].ENA
CE => acc[124].ENA
CE => acc[125].ENA
CE => acc[126].ENA
CE => acc[127].ENA
CE => acc[128].ENA
CE => acc[129].ENA
CE => acc[130].ENA
CE => acc[131].ENA
CE => acc[132].ENA
CE => acc[133].ENA
CE => acc[134].ENA
CE => acc[135].ENA
CE => acc[136].ENA
CE => acc[137].ENA
CE => acc[138].ENA
CE => acc[139].ENA
CE => acc[140].ENA
CE => acc[141].ENA
CE => acc[142].ENA
CE => acc[143].ENA
CE => acc[144].ENA
CE => acc[145].ENA
CE => acc[146].ENA
CE => acc[147].ENA
CE => acc[148].ENA
CE => acc[149].ENA
CE => acc[150].ENA
CE => acc[151].ENA
CE => acc[152].ENA
CE => acc[153].ENA
CE => acc[154].ENA
CE => acc[155].ENA
CE => acc[156].ENA
CE => acc[157].ENA
CE => acc[158].ENA
CE => acc[159].ENA
CE => acc[160].ENA
CE => acc[161].ENA
CE => acc[162].ENA
CE => acc[163].ENA
CE => acc[164].ENA
CE => acc[165].ENA
CE => acc[166].ENA
CE => acc[167].ENA
CE => acc[168].ENA
CE => acc[169].ENA
CE => acc[170].ENA
CE => acc[171].ENA
CE => acc[172].ENA
CE => acc[173].ENA
CE => acc[174].ENA
CE => acc[175].ENA
CE => acc[176].ENA
CE => acc[177].ENA
CE => acc[178].ENA
CE => acc[179].ENA
CE => acc[180].ENA
CE => acc[181].ENA
CE => acc[182].ENA
CE => acc[183].ENA
CE => acc[184].ENA
CE => acc[185].ENA
CE => acc[186].ENA
CE => acc[187].ENA
CE => acc[188].ENA
CE => acc[189].ENA
CE => acc[190].ENA
CE => acc[191].ENA
CE => acc[192].ENA
CE => acc[193].ENA
CE => acc[194].ENA
CE => acc[195].ENA
CE => acc[196].ENA
CE => acc[197].ENA
CE => acc[198].ENA
CE => acc[199].ENA
CE => acc[200].ENA
CE => acc[201].ENA
CE => acc[202].ENA
CE => acc[203].ENA
CE => acc[204].ENA
CE => acc[205].ENA
CE => acc[206].ENA
CE => acc[207].ENA
CE => acc[208].ENA
CE => acc[209].ENA
CE => acc[210].ENA
CE => acc[211].ENA
CE => acc[212].ENA
CE => acc[213].ENA
CE => acc[214].ENA
CE => acc[215].ENA
CE => acc[216].ENA
CE => acc[217].ENA
CE => acc[218].ENA
CE => acc[219].ENA
CE => acc[220].ENA
CE => acc[221].ENA
CE => acc[222].ENA
CE => acc[223].ENA
CE => acc[224].ENA
CE => acc[225].ENA
CE => acc[226].ENA
CE => acc[227].ENA
CE => acc[228].ENA
CE => acc[229].ENA
CE => acc[230].ENA
CE => acc[231].ENA
CE => acc[232].ENA
CE => acc[233].ENA
CE => acc[234].ENA
CE => acc[235].ENA
CE => acc[236].ENA
CE => acc[237].ENA
CE => acc[238].ENA
CE => acc[239].ENA
CE => acc[240].ENA
CE => acc[241].ENA
CE => acc[242].ENA
CE => acc[243].ENA
CE => acc[244].ENA
CE => acc[245].ENA
CE => acc[246].ENA
CE => acc[247].ENA
CE => acc[248].ENA
CE => acc[249].ENA
CE => acc[250].ENA
CE => acc[251].ENA
CE => acc[252].ENA
CE => acc[253].ENA
CE => acc[254].ENA
CE => acc[255].ENA
CE => acc[256].ENA
CE => acc[257].ENA
CE => acc[258].ENA
CE => acc[259].ENA
CE => acc[260].ENA
CE => acc[261].ENA
CE => acc[262].ENA
CE => acc[263].ENA
CE => acc[264].ENA
CE => acc[265].ENA
CE => acc[266].ENA
CE => acc[267].ENA
CE => acc[268].ENA
CE => acc[269].ENA
CE => acc[270].ENA
CE => acc[271].ENA
CE => acc[272].ENA
CE => acc[273].ENA
CE => acc[274].ENA
CE => acc[275].ENA
CE => acc[276].ENA
CE => acc[277].ENA
CE => acc[278].ENA
CE => acc[279].ENA
CE => acc[280].ENA
CE => acc[281].ENA
CE => acc[282].ENA
CE => acc[283].ENA
CE => acc[284].ENA
CE => acc[285].ENA
CE => acc[286].ENA
CE => acc[287].ENA
CE => acc[288].ENA
CE => acc[289].ENA
CE => acc[290].ENA
CE => acc[291].ENA
CE => acc[292].ENA
CE => acc[293].ENA
CE => acc[294].ENA
CE => acc[295].ENA
CE => acc[296].ENA
CE => acc[297].ENA
CE => acc[298].ENA
CE => acc[299].ENA
CE => acc[300].ENA
CE => acc[301].ENA
CE => acc[302].ENA
CE => acc[303].ENA
CE => acc[304].ENA
CE => acc[305].ENA
CE => acc[306].ENA
CE => acc[307].ENA
CE => acc[308].ENA
CE => acc[309].ENA
CE => acc[310].ENA
CE => acc[311].ENA
CE => acc[312].ENA
CE => acc[313].ENA
CE => acc[314].ENA
CE => acc[315].ENA
CE => acc[316].ENA
CE => acc[317].ENA
CE => acc[318].ENA
CE => acc[319].ENA
CE => acc[320].ENA
CE => acc[321].ENA
CE => acc[322].ENA
CE => acc[323].ENA
CE => acc[324].ENA
CE => acc[325].ENA
CE => acc[326].ENA
CE => acc[327].ENA
CE => acc[328].ENA
CE => acc[329].ENA
CE => acc[330].ENA
CE => acc[331].ENA
CE => acc[332].ENA
CE => acc[333].ENA
CE => acc[334].ENA
CE => acc[335].ENA
CE => acc[336].ENA
CE => acc[337].ENA
CE => acc[338].ENA
CE => acc[339].ENA
CE => acc[340].ENA
CE => acc[341].ENA
CE => acc[342].ENA
CE => acc[343].ENA
CE => acc[344].ENA
CE => acc[345].ENA
CE => acc[346].ENA
CE => acc[347].ENA
CE => acc[348].ENA
CE => acc[349].ENA
CE => acc[350].ENA
CE => acc[351].ENA
CE => acc[352].ENA
CE => acc[353].ENA
CE => acc[354].ENA
CE => acc[355].ENA
CE => acc[356].ENA
CE => acc[357].ENA
CE => acc[358].ENA
CE => acc[359].ENA
CE => acc[360].ENA
CE => acc[361].ENA
CE => acc[362].ENA
CE => acc[363].ENA
CE => acc[364].ENA
CE => acc[365].ENA
CE => acc[366].ENA
CE => acc[367].ENA
CE => acc[368].ENA
CE => acc[369].ENA
CE => acc[370].ENA
CE => acc[371].ENA
CE => acc[372].ENA
CE => acc[373].ENA
CE => acc[374].ENA
CE => acc[375].ENA
CE => acc[376].ENA
CE => acc[377].ENA
CE => acc[378].ENA
CE => acc[379].ENA
CE => acc[380].ENA
CE => acc[381].ENA
CE => acc[382].ENA
CE => acc[383].ENA
CE => acc[384].ENA
CE => acc[385].ENA
CE => acc[386].ENA
CE => acc[387].ENA
CE => acc[388].ENA
CE => acc[389].ENA
CE => acc[390].ENA
CE => acc[391].ENA
CE => acc[392].ENA
CE => acc[393].ENA
CE => acc[394].ENA
CE => acc[395].ENA
CE => acc[396].ENA
CE => acc[397].ENA
CE => acc[398].ENA
CE => acc[399].ENA
CE => acc[400].ENA
CE => acc[401].ENA
CE => acc[402].ENA
CE => acc[403].ENA
CE => acc[404].ENA
CE => acc[405].ENA
CE => acc[406].ENA
CE => acc[407].ENA
CE => acc[408].ENA
CE => acc[409].ENA
CE => acc[410].ENA
CE => acc[411].ENA
CE => acc[412].ENA
CE => acc[413].ENA
CE => acc[414].ENA
CE => acc[415].ENA
CE => acc[416].ENA
CE => acc[417].ENA
CE => acc[418].ENA
CE => acc[419].ENA
CE => acc[420].ENA
CE => acc[421].ENA
CE => acc[422].ENA
CE => acc[423].ENA
CE => acc[424].ENA
CE => acc[425].ENA
CE => acc[426].ENA
CE => acc[427].ENA
CE => acc[428].ENA
CE => acc[429].ENA
CE => acc[430].ENA
CE => acc[431].ENA
CE => acc[432].ENA
CE => acc[433].ENA
CE => acc[434].ENA
CE => acc[435].ENA
CE => acc[436].ENA
CE => acc[437].ENA
CE => acc[438].ENA
CE => acc[439].ENA
CE => acc[440].ENA
CE => acc[441].ENA
CE => acc[442].ENA
CE => acc[443].ENA
CE => acc[444].ENA
CE => acc[445].ENA
CE => acc[446].ENA
CE => acc[447].ENA
CE => acc[448].ENA
CE => acc[449].ENA
CE => acc[450].ENA
CE => acc[451].ENA
CE => acc[452].ENA
CE => acc[453].ENA
CE => acc[454].ENA
CE => acc[455].ENA
CE => acc[456].ENA
CE => acc[457].ENA
CE => acc[458].ENA
CE => acc[459].ENA
CE => acc[460].ENA
CE => acc[461].ENA
CE => acc[462].ENA
CE => acc[463].ENA
CE => acc[464].ENA
CE => acc[465].ENA
CE => acc[466].ENA
CE => acc[467].ENA
CE => acc[468].ENA
CE => acc[469].ENA
CE => acc[470].ENA
CE => acc[471].ENA
CE => acc[472].ENA
CE => acc[473].ENA
CE => acc[474].ENA
CE => acc[475].ENA
CE => acc[476].ENA
CE => acc[477].ENA
CE => acc[478].ENA
CE => acc[479].ENA
CE => acc[480].ENA
CE => acc[481].ENA
CE => acc[482].ENA
CE => acc[483].ENA
CE => acc[484].ENA
CE => acc[485].ENA
CE => acc[486].ENA
CE => acc[487].ENA
CE => acc[488].ENA
CE => acc[489].ENA
CE => acc[490].ENA
CE => acc[491].ENA
CE => acc[492].ENA
CE => acc[493].ENA
CE => acc[494].ENA
CE => acc[495].ENA
CE => acc[496].ENA
CE => acc[497].ENA
CE => acc[498].ENA
CE => acc[499].ENA
CE => acc[500].ENA
CE => acc[501].ENA
CE => acc[502].ENA
CE => acc[503].ENA
CE => acc[504].ENA
CE => acc[505].ENA
CE => acc[506].ENA
CE => acc[507].ENA
CE => acc[508].ENA
CE => acc[509].ENA
CE => acc[510].ENA
CE => acc[511].ENA
IDATA[0] => acc[0].DATAIN
IDATA[1] => acc[1].DATAIN
IDATA[2] => acc[2].DATAIN
IDATA[3] => acc[3].DATAIN
IDATA[4] => acc[4].DATAIN
IDATA[5] => acc[5].DATAIN
IDATA[6] => acc[6].DATAIN
IDATA[7] => acc[7].DATAIN
IDATA[8] => acc[8].DATAIN
IDATA[9] => acc[9].DATAIN
IDATA[10] => acc[10].DATAIN
IDATA[11] => acc[11].DATAIN
IDATA[12] => acc[12].DATAIN
IDATA[13] => acc[13].DATAIN
IDATA[14] => acc[14].DATAIN
IDATA[15] => acc[15].DATAIN
ODATA[0] <= ODATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[1] <= ODATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[2] <= ODATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[3] <= ODATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[4] <= ODATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[5] <= ODATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[6] <= ODATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[7] <= ODATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[8] <= ODATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[9] <= ODATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[10] <= ODATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[11] <= ODATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[12] <= ODATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[13] <= ODATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[14] <= ODATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[15] <= ODATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|audio_out:i2s_audio_out|lpf_aud:lpf_r
CLK => ODATA[0]~reg0.CLK
CLK => ODATA[1]~reg0.CLK
CLK => ODATA[2]~reg0.CLK
CLK => ODATA[3]~reg0.CLK
CLK => ODATA[4]~reg0.CLK
CLK => ODATA[5]~reg0.CLK
CLK => ODATA[6]~reg0.CLK
CLK => ODATA[7]~reg0.CLK
CLK => ODATA[8]~reg0.CLK
CLK => ODATA[9]~reg0.CLK
CLK => ODATA[10]~reg0.CLK
CLK => ODATA[11]~reg0.CLK
CLK => ODATA[12]~reg0.CLK
CLK => ODATA[13]~reg0.CLK
CLK => ODATA[14]~reg0.CLK
CLK => ODATA[15]~reg0.CLK
CLK => acc[0].CLK
CLK => acc[1].CLK
CLK => acc[2].CLK
CLK => acc[3].CLK
CLK => acc[4].CLK
CLK => acc[5].CLK
CLK => acc[6].CLK
CLK => acc[7].CLK
CLK => acc[8].CLK
CLK => acc[9].CLK
CLK => acc[10].CLK
CLK => acc[11].CLK
CLK => acc[12].CLK
CLK => acc[13].CLK
CLK => acc[14].CLK
CLK => acc[15].CLK
CLK => acc[16].CLK
CLK => acc[17].CLK
CLK => acc[18].CLK
CLK => acc[19].CLK
CLK => acc[20].CLK
CLK => acc[21].CLK
CLK => acc[22].CLK
CLK => acc[23].CLK
CLK => acc[24].CLK
CLK => acc[25].CLK
CLK => acc[26].CLK
CLK => acc[27].CLK
CLK => acc[28].CLK
CLK => acc[29].CLK
CLK => acc[30].CLK
CLK => acc[31].CLK
CLK => acc[32].CLK
CLK => acc[33].CLK
CLK => acc[34].CLK
CLK => acc[35].CLK
CLK => acc[36].CLK
CLK => acc[37].CLK
CLK => acc[38].CLK
CLK => acc[39].CLK
CLK => acc[40].CLK
CLK => acc[41].CLK
CLK => acc[42].CLK
CLK => acc[43].CLK
CLK => acc[44].CLK
CLK => acc[45].CLK
CLK => acc[46].CLK
CLK => acc[47].CLK
CLK => acc[48].CLK
CLK => acc[49].CLK
CLK => acc[50].CLK
CLK => acc[51].CLK
CLK => acc[52].CLK
CLK => acc[53].CLK
CLK => acc[54].CLK
CLK => acc[55].CLK
CLK => acc[56].CLK
CLK => acc[57].CLK
CLK => acc[58].CLK
CLK => acc[59].CLK
CLK => acc[60].CLK
CLK => acc[61].CLK
CLK => acc[62].CLK
CLK => acc[63].CLK
CLK => acc[64].CLK
CLK => acc[65].CLK
CLK => acc[66].CLK
CLK => acc[67].CLK
CLK => acc[68].CLK
CLK => acc[69].CLK
CLK => acc[70].CLK
CLK => acc[71].CLK
CLK => acc[72].CLK
CLK => acc[73].CLK
CLK => acc[74].CLK
CLK => acc[75].CLK
CLK => acc[76].CLK
CLK => acc[77].CLK
CLK => acc[78].CLK
CLK => acc[79].CLK
CLK => acc[80].CLK
CLK => acc[81].CLK
CLK => acc[82].CLK
CLK => acc[83].CLK
CLK => acc[84].CLK
CLK => acc[85].CLK
CLK => acc[86].CLK
CLK => acc[87].CLK
CLK => acc[88].CLK
CLK => acc[89].CLK
CLK => acc[90].CLK
CLK => acc[91].CLK
CLK => acc[92].CLK
CLK => acc[93].CLK
CLK => acc[94].CLK
CLK => acc[95].CLK
CLK => acc[96].CLK
CLK => acc[97].CLK
CLK => acc[98].CLK
CLK => acc[99].CLK
CLK => acc[100].CLK
CLK => acc[101].CLK
CLK => acc[102].CLK
CLK => acc[103].CLK
CLK => acc[104].CLK
CLK => acc[105].CLK
CLK => acc[106].CLK
CLK => acc[107].CLK
CLK => acc[108].CLK
CLK => acc[109].CLK
CLK => acc[110].CLK
CLK => acc[111].CLK
CLK => acc[112].CLK
CLK => acc[113].CLK
CLK => acc[114].CLK
CLK => acc[115].CLK
CLK => acc[116].CLK
CLK => acc[117].CLK
CLK => acc[118].CLK
CLK => acc[119].CLK
CLK => acc[120].CLK
CLK => acc[121].CLK
CLK => acc[122].CLK
CLK => acc[123].CLK
CLK => acc[124].CLK
CLK => acc[125].CLK
CLK => acc[126].CLK
CLK => acc[127].CLK
CLK => acc[128].CLK
CLK => acc[129].CLK
CLK => acc[130].CLK
CLK => acc[131].CLK
CLK => acc[132].CLK
CLK => acc[133].CLK
CLK => acc[134].CLK
CLK => acc[135].CLK
CLK => acc[136].CLK
CLK => acc[137].CLK
CLK => acc[138].CLK
CLK => acc[139].CLK
CLK => acc[140].CLK
CLK => acc[141].CLK
CLK => acc[142].CLK
CLK => acc[143].CLK
CLK => acc[144].CLK
CLK => acc[145].CLK
CLK => acc[146].CLK
CLK => acc[147].CLK
CLK => acc[148].CLK
CLK => acc[149].CLK
CLK => acc[150].CLK
CLK => acc[151].CLK
CLK => acc[152].CLK
CLK => acc[153].CLK
CLK => acc[154].CLK
CLK => acc[155].CLK
CLK => acc[156].CLK
CLK => acc[157].CLK
CLK => acc[158].CLK
CLK => acc[159].CLK
CLK => acc[160].CLK
CLK => acc[161].CLK
CLK => acc[162].CLK
CLK => acc[163].CLK
CLK => acc[164].CLK
CLK => acc[165].CLK
CLK => acc[166].CLK
CLK => acc[167].CLK
CLK => acc[168].CLK
CLK => acc[169].CLK
CLK => acc[170].CLK
CLK => acc[171].CLK
CLK => acc[172].CLK
CLK => acc[173].CLK
CLK => acc[174].CLK
CLK => acc[175].CLK
CLK => acc[176].CLK
CLK => acc[177].CLK
CLK => acc[178].CLK
CLK => acc[179].CLK
CLK => acc[180].CLK
CLK => acc[181].CLK
CLK => acc[182].CLK
CLK => acc[183].CLK
CLK => acc[184].CLK
CLK => acc[185].CLK
CLK => acc[186].CLK
CLK => acc[187].CLK
CLK => acc[188].CLK
CLK => acc[189].CLK
CLK => acc[190].CLK
CLK => acc[191].CLK
CLK => acc[192].CLK
CLK => acc[193].CLK
CLK => acc[194].CLK
CLK => acc[195].CLK
CLK => acc[196].CLK
CLK => acc[197].CLK
CLK => acc[198].CLK
CLK => acc[199].CLK
CLK => acc[200].CLK
CLK => acc[201].CLK
CLK => acc[202].CLK
CLK => acc[203].CLK
CLK => acc[204].CLK
CLK => acc[205].CLK
CLK => acc[206].CLK
CLK => acc[207].CLK
CLK => acc[208].CLK
CLK => acc[209].CLK
CLK => acc[210].CLK
CLK => acc[211].CLK
CLK => acc[212].CLK
CLK => acc[213].CLK
CLK => acc[214].CLK
CLK => acc[215].CLK
CLK => acc[216].CLK
CLK => acc[217].CLK
CLK => acc[218].CLK
CLK => acc[219].CLK
CLK => acc[220].CLK
CLK => acc[221].CLK
CLK => acc[222].CLK
CLK => acc[223].CLK
CLK => acc[224].CLK
CLK => acc[225].CLK
CLK => acc[226].CLK
CLK => acc[227].CLK
CLK => acc[228].CLK
CLK => acc[229].CLK
CLK => acc[230].CLK
CLK => acc[231].CLK
CLK => acc[232].CLK
CLK => acc[233].CLK
CLK => acc[234].CLK
CLK => acc[235].CLK
CLK => acc[236].CLK
CLK => acc[237].CLK
CLK => acc[238].CLK
CLK => acc[239].CLK
CLK => acc[240].CLK
CLK => acc[241].CLK
CLK => acc[242].CLK
CLK => acc[243].CLK
CLK => acc[244].CLK
CLK => acc[245].CLK
CLK => acc[246].CLK
CLK => acc[247].CLK
CLK => acc[248].CLK
CLK => acc[249].CLK
CLK => acc[250].CLK
CLK => acc[251].CLK
CLK => acc[252].CLK
CLK => acc[253].CLK
CLK => acc[254].CLK
CLK => acc[255].CLK
CLK => acc[256].CLK
CLK => acc[257].CLK
CLK => acc[258].CLK
CLK => acc[259].CLK
CLK => acc[260].CLK
CLK => acc[261].CLK
CLK => acc[262].CLK
CLK => acc[263].CLK
CLK => acc[264].CLK
CLK => acc[265].CLK
CLK => acc[266].CLK
CLK => acc[267].CLK
CLK => acc[268].CLK
CLK => acc[269].CLK
CLK => acc[270].CLK
CLK => acc[271].CLK
CLK => acc[272].CLK
CLK => acc[273].CLK
CLK => acc[274].CLK
CLK => acc[275].CLK
CLK => acc[276].CLK
CLK => acc[277].CLK
CLK => acc[278].CLK
CLK => acc[279].CLK
CLK => acc[280].CLK
CLK => acc[281].CLK
CLK => acc[282].CLK
CLK => acc[283].CLK
CLK => acc[284].CLK
CLK => acc[285].CLK
CLK => acc[286].CLK
CLK => acc[287].CLK
CLK => acc[288].CLK
CLK => acc[289].CLK
CLK => acc[290].CLK
CLK => acc[291].CLK
CLK => acc[292].CLK
CLK => acc[293].CLK
CLK => acc[294].CLK
CLK => acc[295].CLK
CLK => acc[296].CLK
CLK => acc[297].CLK
CLK => acc[298].CLK
CLK => acc[299].CLK
CLK => acc[300].CLK
CLK => acc[301].CLK
CLK => acc[302].CLK
CLK => acc[303].CLK
CLK => acc[304].CLK
CLK => acc[305].CLK
CLK => acc[306].CLK
CLK => acc[307].CLK
CLK => acc[308].CLK
CLK => acc[309].CLK
CLK => acc[310].CLK
CLK => acc[311].CLK
CLK => acc[312].CLK
CLK => acc[313].CLK
CLK => acc[314].CLK
CLK => acc[315].CLK
CLK => acc[316].CLK
CLK => acc[317].CLK
CLK => acc[318].CLK
CLK => acc[319].CLK
CLK => acc[320].CLK
CLK => acc[321].CLK
CLK => acc[322].CLK
CLK => acc[323].CLK
CLK => acc[324].CLK
CLK => acc[325].CLK
CLK => acc[326].CLK
CLK => acc[327].CLK
CLK => acc[328].CLK
CLK => acc[329].CLK
CLK => acc[330].CLK
CLK => acc[331].CLK
CLK => acc[332].CLK
CLK => acc[333].CLK
CLK => acc[334].CLK
CLK => acc[335].CLK
CLK => acc[336].CLK
CLK => acc[337].CLK
CLK => acc[338].CLK
CLK => acc[339].CLK
CLK => acc[340].CLK
CLK => acc[341].CLK
CLK => acc[342].CLK
CLK => acc[343].CLK
CLK => acc[344].CLK
CLK => acc[345].CLK
CLK => acc[346].CLK
CLK => acc[347].CLK
CLK => acc[348].CLK
CLK => acc[349].CLK
CLK => acc[350].CLK
CLK => acc[351].CLK
CLK => acc[352].CLK
CLK => acc[353].CLK
CLK => acc[354].CLK
CLK => acc[355].CLK
CLK => acc[356].CLK
CLK => acc[357].CLK
CLK => acc[358].CLK
CLK => acc[359].CLK
CLK => acc[360].CLK
CLK => acc[361].CLK
CLK => acc[362].CLK
CLK => acc[363].CLK
CLK => acc[364].CLK
CLK => acc[365].CLK
CLK => acc[366].CLK
CLK => acc[367].CLK
CLK => acc[368].CLK
CLK => acc[369].CLK
CLK => acc[370].CLK
CLK => acc[371].CLK
CLK => acc[372].CLK
CLK => acc[373].CLK
CLK => acc[374].CLK
CLK => acc[375].CLK
CLK => acc[376].CLK
CLK => acc[377].CLK
CLK => acc[378].CLK
CLK => acc[379].CLK
CLK => acc[380].CLK
CLK => acc[381].CLK
CLK => acc[382].CLK
CLK => acc[383].CLK
CLK => acc[384].CLK
CLK => acc[385].CLK
CLK => acc[386].CLK
CLK => acc[387].CLK
CLK => acc[388].CLK
CLK => acc[389].CLK
CLK => acc[390].CLK
CLK => acc[391].CLK
CLK => acc[392].CLK
CLK => acc[393].CLK
CLK => acc[394].CLK
CLK => acc[395].CLK
CLK => acc[396].CLK
CLK => acc[397].CLK
CLK => acc[398].CLK
CLK => acc[399].CLK
CLK => acc[400].CLK
CLK => acc[401].CLK
CLK => acc[402].CLK
CLK => acc[403].CLK
CLK => acc[404].CLK
CLK => acc[405].CLK
CLK => acc[406].CLK
CLK => acc[407].CLK
CLK => acc[408].CLK
CLK => acc[409].CLK
CLK => acc[410].CLK
CLK => acc[411].CLK
CLK => acc[412].CLK
CLK => acc[413].CLK
CLK => acc[414].CLK
CLK => acc[415].CLK
CLK => acc[416].CLK
CLK => acc[417].CLK
CLK => acc[418].CLK
CLK => acc[419].CLK
CLK => acc[420].CLK
CLK => acc[421].CLK
CLK => acc[422].CLK
CLK => acc[423].CLK
CLK => acc[424].CLK
CLK => acc[425].CLK
CLK => acc[426].CLK
CLK => acc[427].CLK
CLK => acc[428].CLK
CLK => acc[429].CLK
CLK => acc[430].CLK
CLK => acc[431].CLK
CLK => acc[432].CLK
CLK => acc[433].CLK
CLK => acc[434].CLK
CLK => acc[435].CLK
CLK => acc[436].CLK
CLK => acc[437].CLK
CLK => acc[438].CLK
CLK => acc[439].CLK
CLK => acc[440].CLK
CLK => acc[441].CLK
CLK => acc[442].CLK
CLK => acc[443].CLK
CLK => acc[444].CLK
CLK => acc[445].CLK
CLK => acc[446].CLK
CLK => acc[447].CLK
CLK => acc[448].CLK
CLK => acc[449].CLK
CLK => acc[450].CLK
CLK => acc[451].CLK
CLK => acc[452].CLK
CLK => acc[453].CLK
CLK => acc[454].CLK
CLK => acc[455].CLK
CLK => acc[456].CLK
CLK => acc[457].CLK
CLK => acc[458].CLK
CLK => acc[459].CLK
CLK => acc[460].CLK
CLK => acc[461].CLK
CLK => acc[462].CLK
CLK => acc[463].CLK
CLK => acc[464].CLK
CLK => acc[465].CLK
CLK => acc[466].CLK
CLK => acc[467].CLK
CLK => acc[468].CLK
CLK => acc[469].CLK
CLK => acc[470].CLK
CLK => acc[471].CLK
CLK => acc[472].CLK
CLK => acc[473].CLK
CLK => acc[474].CLK
CLK => acc[475].CLK
CLK => acc[476].CLK
CLK => acc[477].CLK
CLK => acc[478].CLK
CLK => acc[479].CLK
CLK => acc[480].CLK
CLK => acc[481].CLK
CLK => acc[482].CLK
CLK => acc[483].CLK
CLK => acc[484].CLK
CLK => acc[485].CLK
CLK => acc[486].CLK
CLK => acc[487].CLK
CLK => acc[488].CLK
CLK => acc[489].CLK
CLK => acc[490].CLK
CLK => acc[491].CLK
CLK => acc[492].CLK
CLK => acc[493].CLK
CLK => acc[494].CLK
CLK => acc[495].CLK
CLK => acc[496].CLK
CLK => acc[497].CLK
CLK => acc[498].CLK
CLK => acc[499].CLK
CLK => acc[500].CLK
CLK => acc[501].CLK
CLK => acc[502].CLK
CLK => acc[503].CLK
CLK => acc[504].CLK
CLK => acc[505].CLK
CLK => acc[506].CLK
CLK => acc[507].CLK
CLK => acc[508].CLK
CLK => acc[509].CLK
CLK => acc[510].CLK
CLK => acc[511].CLK
CE => ODATA[7]~reg0.ENA
CE => ODATA[6]~reg0.ENA
CE => ODATA[5]~reg0.ENA
CE => ODATA[4]~reg0.ENA
CE => ODATA[3]~reg0.ENA
CE => ODATA[2]~reg0.ENA
CE => ODATA[1]~reg0.ENA
CE => ODATA[0]~reg0.ENA
CE => ODATA[8]~reg0.ENA
CE => ODATA[9]~reg0.ENA
CE => ODATA[10]~reg0.ENA
CE => ODATA[11]~reg0.ENA
CE => ODATA[12]~reg0.ENA
CE => ODATA[13]~reg0.ENA
CE => ODATA[14]~reg0.ENA
CE => ODATA[15]~reg0.ENA
CE => acc[0].ENA
CE => acc[1].ENA
CE => acc[2].ENA
CE => acc[3].ENA
CE => acc[4].ENA
CE => acc[5].ENA
CE => acc[6].ENA
CE => acc[7].ENA
CE => acc[8].ENA
CE => acc[9].ENA
CE => acc[10].ENA
CE => acc[11].ENA
CE => acc[12].ENA
CE => acc[13].ENA
CE => acc[14].ENA
CE => acc[15].ENA
CE => acc[16].ENA
CE => acc[17].ENA
CE => acc[18].ENA
CE => acc[19].ENA
CE => acc[20].ENA
CE => acc[21].ENA
CE => acc[22].ENA
CE => acc[23].ENA
CE => acc[24].ENA
CE => acc[25].ENA
CE => acc[26].ENA
CE => acc[27].ENA
CE => acc[28].ENA
CE => acc[29].ENA
CE => acc[30].ENA
CE => acc[31].ENA
CE => acc[32].ENA
CE => acc[33].ENA
CE => acc[34].ENA
CE => acc[35].ENA
CE => acc[36].ENA
CE => acc[37].ENA
CE => acc[38].ENA
CE => acc[39].ENA
CE => acc[40].ENA
CE => acc[41].ENA
CE => acc[42].ENA
CE => acc[43].ENA
CE => acc[44].ENA
CE => acc[45].ENA
CE => acc[46].ENA
CE => acc[47].ENA
CE => acc[48].ENA
CE => acc[49].ENA
CE => acc[50].ENA
CE => acc[51].ENA
CE => acc[52].ENA
CE => acc[53].ENA
CE => acc[54].ENA
CE => acc[55].ENA
CE => acc[56].ENA
CE => acc[57].ENA
CE => acc[58].ENA
CE => acc[59].ENA
CE => acc[60].ENA
CE => acc[61].ENA
CE => acc[62].ENA
CE => acc[63].ENA
CE => acc[64].ENA
CE => acc[65].ENA
CE => acc[66].ENA
CE => acc[67].ENA
CE => acc[68].ENA
CE => acc[69].ENA
CE => acc[70].ENA
CE => acc[71].ENA
CE => acc[72].ENA
CE => acc[73].ENA
CE => acc[74].ENA
CE => acc[75].ENA
CE => acc[76].ENA
CE => acc[77].ENA
CE => acc[78].ENA
CE => acc[79].ENA
CE => acc[80].ENA
CE => acc[81].ENA
CE => acc[82].ENA
CE => acc[83].ENA
CE => acc[84].ENA
CE => acc[85].ENA
CE => acc[86].ENA
CE => acc[87].ENA
CE => acc[88].ENA
CE => acc[89].ENA
CE => acc[90].ENA
CE => acc[91].ENA
CE => acc[92].ENA
CE => acc[93].ENA
CE => acc[94].ENA
CE => acc[95].ENA
CE => acc[96].ENA
CE => acc[97].ENA
CE => acc[98].ENA
CE => acc[99].ENA
CE => acc[100].ENA
CE => acc[101].ENA
CE => acc[102].ENA
CE => acc[103].ENA
CE => acc[104].ENA
CE => acc[105].ENA
CE => acc[106].ENA
CE => acc[107].ENA
CE => acc[108].ENA
CE => acc[109].ENA
CE => acc[110].ENA
CE => acc[111].ENA
CE => acc[112].ENA
CE => acc[113].ENA
CE => acc[114].ENA
CE => acc[115].ENA
CE => acc[116].ENA
CE => acc[117].ENA
CE => acc[118].ENA
CE => acc[119].ENA
CE => acc[120].ENA
CE => acc[121].ENA
CE => acc[122].ENA
CE => acc[123].ENA
CE => acc[124].ENA
CE => acc[125].ENA
CE => acc[126].ENA
CE => acc[127].ENA
CE => acc[128].ENA
CE => acc[129].ENA
CE => acc[130].ENA
CE => acc[131].ENA
CE => acc[132].ENA
CE => acc[133].ENA
CE => acc[134].ENA
CE => acc[135].ENA
CE => acc[136].ENA
CE => acc[137].ENA
CE => acc[138].ENA
CE => acc[139].ENA
CE => acc[140].ENA
CE => acc[141].ENA
CE => acc[142].ENA
CE => acc[143].ENA
CE => acc[144].ENA
CE => acc[145].ENA
CE => acc[146].ENA
CE => acc[147].ENA
CE => acc[148].ENA
CE => acc[149].ENA
CE => acc[150].ENA
CE => acc[151].ENA
CE => acc[152].ENA
CE => acc[153].ENA
CE => acc[154].ENA
CE => acc[155].ENA
CE => acc[156].ENA
CE => acc[157].ENA
CE => acc[158].ENA
CE => acc[159].ENA
CE => acc[160].ENA
CE => acc[161].ENA
CE => acc[162].ENA
CE => acc[163].ENA
CE => acc[164].ENA
CE => acc[165].ENA
CE => acc[166].ENA
CE => acc[167].ENA
CE => acc[168].ENA
CE => acc[169].ENA
CE => acc[170].ENA
CE => acc[171].ENA
CE => acc[172].ENA
CE => acc[173].ENA
CE => acc[174].ENA
CE => acc[175].ENA
CE => acc[176].ENA
CE => acc[177].ENA
CE => acc[178].ENA
CE => acc[179].ENA
CE => acc[180].ENA
CE => acc[181].ENA
CE => acc[182].ENA
CE => acc[183].ENA
CE => acc[184].ENA
CE => acc[185].ENA
CE => acc[186].ENA
CE => acc[187].ENA
CE => acc[188].ENA
CE => acc[189].ENA
CE => acc[190].ENA
CE => acc[191].ENA
CE => acc[192].ENA
CE => acc[193].ENA
CE => acc[194].ENA
CE => acc[195].ENA
CE => acc[196].ENA
CE => acc[197].ENA
CE => acc[198].ENA
CE => acc[199].ENA
CE => acc[200].ENA
CE => acc[201].ENA
CE => acc[202].ENA
CE => acc[203].ENA
CE => acc[204].ENA
CE => acc[205].ENA
CE => acc[206].ENA
CE => acc[207].ENA
CE => acc[208].ENA
CE => acc[209].ENA
CE => acc[210].ENA
CE => acc[211].ENA
CE => acc[212].ENA
CE => acc[213].ENA
CE => acc[214].ENA
CE => acc[215].ENA
CE => acc[216].ENA
CE => acc[217].ENA
CE => acc[218].ENA
CE => acc[219].ENA
CE => acc[220].ENA
CE => acc[221].ENA
CE => acc[222].ENA
CE => acc[223].ENA
CE => acc[224].ENA
CE => acc[225].ENA
CE => acc[226].ENA
CE => acc[227].ENA
CE => acc[228].ENA
CE => acc[229].ENA
CE => acc[230].ENA
CE => acc[231].ENA
CE => acc[232].ENA
CE => acc[233].ENA
CE => acc[234].ENA
CE => acc[235].ENA
CE => acc[236].ENA
CE => acc[237].ENA
CE => acc[238].ENA
CE => acc[239].ENA
CE => acc[240].ENA
CE => acc[241].ENA
CE => acc[242].ENA
CE => acc[243].ENA
CE => acc[244].ENA
CE => acc[245].ENA
CE => acc[246].ENA
CE => acc[247].ENA
CE => acc[248].ENA
CE => acc[249].ENA
CE => acc[250].ENA
CE => acc[251].ENA
CE => acc[252].ENA
CE => acc[253].ENA
CE => acc[254].ENA
CE => acc[255].ENA
CE => acc[256].ENA
CE => acc[257].ENA
CE => acc[258].ENA
CE => acc[259].ENA
CE => acc[260].ENA
CE => acc[261].ENA
CE => acc[262].ENA
CE => acc[263].ENA
CE => acc[264].ENA
CE => acc[265].ENA
CE => acc[266].ENA
CE => acc[267].ENA
CE => acc[268].ENA
CE => acc[269].ENA
CE => acc[270].ENA
CE => acc[271].ENA
CE => acc[272].ENA
CE => acc[273].ENA
CE => acc[274].ENA
CE => acc[275].ENA
CE => acc[276].ENA
CE => acc[277].ENA
CE => acc[278].ENA
CE => acc[279].ENA
CE => acc[280].ENA
CE => acc[281].ENA
CE => acc[282].ENA
CE => acc[283].ENA
CE => acc[284].ENA
CE => acc[285].ENA
CE => acc[286].ENA
CE => acc[287].ENA
CE => acc[288].ENA
CE => acc[289].ENA
CE => acc[290].ENA
CE => acc[291].ENA
CE => acc[292].ENA
CE => acc[293].ENA
CE => acc[294].ENA
CE => acc[295].ENA
CE => acc[296].ENA
CE => acc[297].ENA
CE => acc[298].ENA
CE => acc[299].ENA
CE => acc[300].ENA
CE => acc[301].ENA
CE => acc[302].ENA
CE => acc[303].ENA
CE => acc[304].ENA
CE => acc[305].ENA
CE => acc[306].ENA
CE => acc[307].ENA
CE => acc[308].ENA
CE => acc[309].ENA
CE => acc[310].ENA
CE => acc[311].ENA
CE => acc[312].ENA
CE => acc[313].ENA
CE => acc[314].ENA
CE => acc[315].ENA
CE => acc[316].ENA
CE => acc[317].ENA
CE => acc[318].ENA
CE => acc[319].ENA
CE => acc[320].ENA
CE => acc[321].ENA
CE => acc[322].ENA
CE => acc[323].ENA
CE => acc[324].ENA
CE => acc[325].ENA
CE => acc[326].ENA
CE => acc[327].ENA
CE => acc[328].ENA
CE => acc[329].ENA
CE => acc[330].ENA
CE => acc[331].ENA
CE => acc[332].ENA
CE => acc[333].ENA
CE => acc[334].ENA
CE => acc[335].ENA
CE => acc[336].ENA
CE => acc[337].ENA
CE => acc[338].ENA
CE => acc[339].ENA
CE => acc[340].ENA
CE => acc[341].ENA
CE => acc[342].ENA
CE => acc[343].ENA
CE => acc[344].ENA
CE => acc[345].ENA
CE => acc[346].ENA
CE => acc[347].ENA
CE => acc[348].ENA
CE => acc[349].ENA
CE => acc[350].ENA
CE => acc[351].ENA
CE => acc[352].ENA
CE => acc[353].ENA
CE => acc[354].ENA
CE => acc[355].ENA
CE => acc[356].ENA
CE => acc[357].ENA
CE => acc[358].ENA
CE => acc[359].ENA
CE => acc[360].ENA
CE => acc[361].ENA
CE => acc[362].ENA
CE => acc[363].ENA
CE => acc[364].ENA
CE => acc[365].ENA
CE => acc[366].ENA
CE => acc[367].ENA
CE => acc[368].ENA
CE => acc[369].ENA
CE => acc[370].ENA
CE => acc[371].ENA
CE => acc[372].ENA
CE => acc[373].ENA
CE => acc[374].ENA
CE => acc[375].ENA
CE => acc[376].ENA
CE => acc[377].ENA
CE => acc[378].ENA
CE => acc[379].ENA
CE => acc[380].ENA
CE => acc[381].ENA
CE => acc[382].ENA
CE => acc[383].ENA
CE => acc[384].ENA
CE => acc[385].ENA
CE => acc[386].ENA
CE => acc[387].ENA
CE => acc[388].ENA
CE => acc[389].ENA
CE => acc[390].ENA
CE => acc[391].ENA
CE => acc[392].ENA
CE => acc[393].ENA
CE => acc[394].ENA
CE => acc[395].ENA
CE => acc[396].ENA
CE => acc[397].ENA
CE => acc[398].ENA
CE => acc[399].ENA
CE => acc[400].ENA
CE => acc[401].ENA
CE => acc[402].ENA
CE => acc[403].ENA
CE => acc[404].ENA
CE => acc[405].ENA
CE => acc[406].ENA
CE => acc[407].ENA
CE => acc[408].ENA
CE => acc[409].ENA
CE => acc[410].ENA
CE => acc[411].ENA
CE => acc[412].ENA
CE => acc[413].ENA
CE => acc[414].ENA
CE => acc[415].ENA
CE => acc[416].ENA
CE => acc[417].ENA
CE => acc[418].ENA
CE => acc[419].ENA
CE => acc[420].ENA
CE => acc[421].ENA
CE => acc[422].ENA
CE => acc[423].ENA
CE => acc[424].ENA
CE => acc[425].ENA
CE => acc[426].ENA
CE => acc[427].ENA
CE => acc[428].ENA
CE => acc[429].ENA
CE => acc[430].ENA
CE => acc[431].ENA
CE => acc[432].ENA
CE => acc[433].ENA
CE => acc[434].ENA
CE => acc[435].ENA
CE => acc[436].ENA
CE => acc[437].ENA
CE => acc[438].ENA
CE => acc[439].ENA
CE => acc[440].ENA
CE => acc[441].ENA
CE => acc[442].ENA
CE => acc[443].ENA
CE => acc[444].ENA
CE => acc[445].ENA
CE => acc[446].ENA
CE => acc[447].ENA
CE => acc[448].ENA
CE => acc[449].ENA
CE => acc[450].ENA
CE => acc[451].ENA
CE => acc[452].ENA
CE => acc[453].ENA
CE => acc[454].ENA
CE => acc[455].ENA
CE => acc[456].ENA
CE => acc[457].ENA
CE => acc[458].ENA
CE => acc[459].ENA
CE => acc[460].ENA
CE => acc[461].ENA
CE => acc[462].ENA
CE => acc[463].ENA
CE => acc[464].ENA
CE => acc[465].ENA
CE => acc[466].ENA
CE => acc[467].ENA
CE => acc[468].ENA
CE => acc[469].ENA
CE => acc[470].ENA
CE => acc[471].ENA
CE => acc[472].ENA
CE => acc[473].ENA
CE => acc[474].ENA
CE => acc[475].ENA
CE => acc[476].ENA
CE => acc[477].ENA
CE => acc[478].ENA
CE => acc[479].ENA
CE => acc[480].ENA
CE => acc[481].ENA
CE => acc[482].ENA
CE => acc[483].ENA
CE => acc[484].ENA
CE => acc[485].ENA
CE => acc[486].ENA
CE => acc[487].ENA
CE => acc[488].ENA
CE => acc[489].ENA
CE => acc[490].ENA
CE => acc[491].ENA
CE => acc[492].ENA
CE => acc[493].ENA
CE => acc[494].ENA
CE => acc[495].ENA
CE => acc[496].ENA
CE => acc[497].ENA
CE => acc[498].ENA
CE => acc[499].ENA
CE => acc[500].ENA
CE => acc[501].ENA
CE => acc[502].ENA
CE => acc[503].ENA
CE => acc[504].ENA
CE => acc[505].ENA
CE => acc[506].ENA
CE => acc[507].ENA
CE => acc[508].ENA
CE => acc[509].ENA
CE => acc[510].ENA
CE => acc[511].ENA
IDATA[0] => acc[0].DATAIN
IDATA[1] => acc[1].DATAIN
IDATA[2] => acc[2].DATAIN
IDATA[3] => acc[3].DATAIN
IDATA[4] => acc[4].DATAIN
IDATA[5] => acc[5].DATAIN
IDATA[6] => acc[6].DATAIN
IDATA[7] => acc[7].DATAIN
IDATA[8] => acc[8].DATAIN
IDATA[9] => acc[9].DATAIN
IDATA[10] => acc[10].DATAIN
IDATA[11] => acc[11].DATAIN
IDATA[12] => acc[12].DATAIN
IDATA[13] => acc[13].DATAIN
IDATA[14] => acc[14].DATAIN
IDATA[15] => acc[15].DATAIN
ODATA[0] <= ODATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[1] <= ODATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[2] <= ODATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[3] <= ODATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[4] <= ODATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[5] <= ODATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[6] <= ODATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[7] <= ODATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[8] <= ODATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[9] <= ODATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[10] <= ODATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[11] <= ODATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[12] <= ODATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[13] <= ODATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[14] <= ODATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[15] <= ODATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|hifi_1bit_dac:u_dac_left
reset => dac_out~reg0.ACLR
reset => r_data_fwd_p2[0].ACLR
reset => r_data_fwd_p2[1].ACLR
reset => r_data_fwd_p2[2].ACLR
reset => r_data_fwd_p2[3].ACLR
reset => r_data_fwd_p2[4].ACLR
reset => r_data_fwd_p2[5].ACLR
reset => r_data_fwd_p2[6].ACLR
reset => r_data_fwd_p2[7].ACLR
reset => r_data_fwd_p2[8].ACLR
reset => r_data_fwd_p2[9].ACLR
reset => r_data_fwd_p2[10].ACLR
reset => r_data_fwd_p2[11].ACLR
reset => r_data_fwd_p2[12].ACLR
reset => r_data_fwd_p2[13].ACLR
reset => r_data_fwd_p2[14].ACLR
reset => r_data_fwd_p2[15].ACLR
reset => r_data_fwd_p2[16].ACLR
reset => r_data_fwd_p2[17].ACLR
reset => r_data_fwd_p2[18].ACLR
reset => r_data_fwd_p2[19].ACLR
reset => r_data_fwd_p2[20].ACLR
reset => r_data_fwd_p2[21].ACLR
reset => r_data_fwd_p2[22].ACLR
reset => r_data_fwd_p2[23].ACLR
reset => r_data_lpf_p2[0].ACLR
reset => r_data_lpf_p2[1].ACLR
reset => r_data_lpf_p2[2].ACLR
reset => r_data_lpf_p2[3].ACLR
reset => r_data_lpf_p2[4].ACLR
reset => r_data_lpf_p2[5].ACLR
reset => r_data_lpf_p2[6].ACLR
reset => r_data_lpf_p2[7].ACLR
reset => r_data_lpf_p2[8].ACLR
reset => r_data_lpf_p2[9].ACLR
reset => r_data_lpf_p2[10].ACLR
reset => r_data_lpf_p2[11].ACLR
reset => r_data_lpf_p2[12].ACLR
reset => r_data_lpf_p2[13].ACLR
reset => r_data_lpf_p2[14].ACLR
reset => r_data_lpf_p2[15].ACLR
reset => r_data_lpf_p2[16].ACLR
reset => r_data_lpf_p2[17].ACLR
reset => r_data_lpf_p2[18].ACLR
reset => r_data_lpf_p2[19].ACLR
reset => r_data_lpf_p2[20].ACLR
reset => r_data_lpf_p2[21].ACLR
reset => r_data_lpf_p2[22].ACLR
reset => r_data_lpf_p2[23].ACLR
reset => r_data_fwd_p1[0].ACLR
reset => r_data_fwd_p1[1].ACLR
reset => r_data_fwd_p1[2].ACLR
reset => r_data_fwd_p1[3].ACLR
reset => r_data_fwd_p1[4].ACLR
reset => r_data_fwd_p1[5].ACLR
reset => r_data_fwd_p1[6].ACLR
reset => r_data_fwd_p1[7].ACLR
reset => r_data_fwd_p1[8].ACLR
reset => r_data_fwd_p1[9].ACLR
reset => r_data_fwd_p1[10].ACLR
reset => r_data_fwd_p1[11].ACLR
reset => r_data_fwd_p1[12].ACLR
reset => r_data_fwd_p1[13].ACLR
reset => r_data_fwd_p1[14].ACLR
reset => r_data_fwd_p1[15].ACLR
reset => r_data_fwd_p1[16].ACLR
reset => r_data_fwd_p1[17].ACLR
reset => r_data_fwd_p1[18].ACLR
reset => r_data_fwd_p1[19].ACLR
reset => r_data_fwd_p1[20].ACLR
reset => r_data_fwd_p1[21].ACLR
reset => r_data_fwd_p1[22].ACLR
reset => r_data_fwd_p1[23].ACLR
clk => dac_out~reg0.CLK
clk => r_data_fwd_p2[0].CLK
clk => r_data_fwd_p2[1].CLK
clk => r_data_fwd_p2[2].CLK
clk => r_data_fwd_p2[3].CLK
clk => r_data_fwd_p2[4].CLK
clk => r_data_fwd_p2[5].CLK
clk => r_data_fwd_p2[6].CLK
clk => r_data_fwd_p2[7].CLK
clk => r_data_fwd_p2[8].CLK
clk => r_data_fwd_p2[9].CLK
clk => r_data_fwd_p2[10].CLK
clk => r_data_fwd_p2[11].CLK
clk => r_data_fwd_p2[12].CLK
clk => r_data_fwd_p2[13].CLK
clk => r_data_fwd_p2[14].CLK
clk => r_data_fwd_p2[15].CLK
clk => r_data_fwd_p2[16].CLK
clk => r_data_fwd_p2[17].CLK
clk => r_data_fwd_p2[18].CLK
clk => r_data_fwd_p2[19].CLK
clk => r_data_fwd_p2[20].CLK
clk => r_data_fwd_p2[21].CLK
clk => r_data_fwd_p2[22].CLK
clk => r_data_fwd_p2[23].CLK
clk => r_data_lpf_p2[0].CLK
clk => r_data_lpf_p2[1].CLK
clk => r_data_lpf_p2[2].CLK
clk => r_data_lpf_p2[3].CLK
clk => r_data_lpf_p2[4].CLK
clk => r_data_lpf_p2[5].CLK
clk => r_data_lpf_p2[6].CLK
clk => r_data_lpf_p2[7].CLK
clk => r_data_lpf_p2[8].CLK
clk => r_data_lpf_p2[9].CLK
clk => r_data_lpf_p2[10].CLK
clk => r_data_lpf_p2[11].CLK
clk => r_data_lpf_p2[12].CLK
clk => r_data_lpf_p2[13].CLK
clk => r_data_lpf_p2[14].CLK
clk => r_data_lpf_p2[15].CLK
clk => r_data_lpf_p2[16].CLK
clk => r_data_lpf_p2[17].CLK
clk => r_data_lpf_p2[18].CLK
clk => r_data_lpf_p2[19].CLK
clk => r_data_lpf_p2[20].CLK
clk => r_data_lpf_p2[21].CLK
clk => r_data_lpf_p2[22].CLK
clk => r_data_lpf_p2[23].CLK
clk => r_data_fwd_p1[0].CLK
clk => r_data_fwd_p1[1].CLK
clk => r_data_fwd_p1[2].CLK
clk => r_data_fwd_p1[3].CLK
clk => r_data_fwd_p1[4].CLK
clk => r_data_fwd_p1[5].CLK
clk => r_data_fwd_p1[6].CLK
clk => r_data_fwd_p1[7].CLK
clk => r_data_fwd_p1[8].CLK
clk => r_data_fwd_p1[9].CLK
clk => r_data_fwd_p1[10].CLK
clk => r_data_fwd_p1[11].CLK
clk => r_data_fwd_p1[12].CLK
clk => r_data_fwd_p1[13].CLK
clk => r_data_fwd_p1[14].CLK
clk => r_data_fwd_p1[15].CLK
clk => r_data_fwd_p1[16].CLK
clk => r_data_fwd_p1[17].CLK
clk => r_data_fwd_p1[18].CLK
clk => r_data_fwd_p1[19].CLK
clk => r_data_fwd_p1[20].CLK
clk => r_data_fwd_p1[21].CLK
clk => r_data_fwd_p1[22].CLK
clk => r_data_fwd_p1[23].CLK
clk_ena => r_data_fwd_p1[23].ENA
clk_ena => r_data_fwd_p1[22].ENA
clk_ena => r_data_fwd_p1[21].ENA
clk_ena => r_data_fwd_p1[20].ENA
clk_ena => r_data_fwd_p1[19].ENA
clk_ena => r_data_fwd_p1[18].ENA
clk_ena => r_data_fwd_p1[17].ENA
clk_ena => r_data_fwd_p1[16].ENA
clk_ena => r_data_fwd_p1[15].ENA
clk_ena => r_data_fwd_p1[14].ENA
clk_ena => r_data_fwd_p1[13].ENA
clk_ena => r_data_fwd_p1[12].ENA
clk_ena => r_data_fwd_p1[11].ENA
clk_ena => r_data_fwd_p1[10].ENA
clk_ena => r_data_fwd_p1[9].ENA
clk_ena => r_data_fwd_p1[8].ENA
clk_ena => r_data_fwd_p1[7].ENA
clk_ena => r_data_fwd_p1[6].ENA
clk_ena => r_data_fwd_p1[5].ENA
clk_ena => r_data_fwd_p1[4].ENA
clk_ena => r_data_fwd_p1[3].ENA
clk_ena => r_data_fwd_p1[2].ENA
clk_ena => r_data_fwd_p1[1].ENA
clk_ena => r_data_fwd_p1[0].ENA
clk_ena => r_data_lpf_p2[23].ENA
clk_ena => r_data_lpf_p2[22].ENA
clk_ena => r_data_lpf_p2[21].ENA
clk_ena => r_data_lpf_p2[20].ENA
clk_ena => r_data_lpf_p2[19].ENA
clk_ena => r_data_lpf_p2[18].ENA
clk_ena => r_data_lpf_p2[17].ENA
clk_ena => r_data_lpf_p2[16].ENA
clk_ena => r_data_lpf_p2[15].ENA
clk_ena => r_data_lpf_p2[14].ENA
clk_ena => r_data_lpf_p2[13].ENA
clk_ena => r_data_lpf_p2[12].ENA
clk_ena => r_data_lpf_p2[11].ENA
clk_ena => r_data_lpf_p2[10].ENA
clk_ena => r_data_lpf_p2[9].ENA
clk_ena => r_data_lpf_p2[8].ENA
clk_ena => r_data_lpf_p2[7].ENA
clk_ena => r_data_lpf_p2[6].ENA
clk_ena => r_data_lpf_p2[5].ENA
clk_ena => r_data_lpf_p2[4].ENA
clk_ena => r_data_lpf_p2[3].ENA
clk_ena => r_data_lpf_p2[2].ENA
clk_ena => r_data_lpf_p2[1].ENA
clk_ena => r_data_lpf_p2[0].ENA
clk_ena => r_data_fwd_p2[23].ENA
clk_ena => r_data_fwd_p2[22].ENA
clk_ena => r_data_fwd_p2[21].ENA
clk_ena => r_data_fwd_p2[20].ENA
clk_ena => r_data_fwd_p2[19].ENA
clk_ena => r_data_fwd_p2[18].ENA
clk_ena => r_data_fwd_p2[17].ENA
clk_ena => r_data_fwd_p2[16].ENA
clk_ena => r_data_fwd_p2[15].ENA
clk_ena => r_data_fwd_p2[14].ENA
clk_ena => r_data_fwd_p2[13].ENA
clk_ena => r_data_fwd_p2[12].ENA
clk_ena => r_data_fwd_p2[11].ENA
clk_ena => r_data_fwd_p2[10].ENA
clk_ena => r_data_fwd_p2[9].ENA
clk_ena => r_data_fwd_p2[8].ENA
clk_ena => r_data_fwd_p2[7].ENA
clk_ena => r_data_fwd_p2[6].ENA
clk_ena => r_data_fwd_p2[5].ENA
clk_ena => r_data_fwd_p2[4].ENA
clk_ena => r_data_fwd_p2[3].ENA
clk_ena => r_data_fwd_p2[2].ENA
clk_ena => r_data_fwd_p2[1].ENA
clk_ena => r_data_fwd_p2[0].ENA
clk_ena => dac_out~reg0.ENA
pcm_in[0] => Add0.IN48
pcm_in[1] => Add0.IN47
pcm_in[2] => Add0.IN46
pcm_in[3] => Add0.IN45
pcm_in[4] => Add0.IN44
pcm_in[5] => Add0.IN43
pcm_in[6] => Add0.IN42
pcm_in[7] => Add0.IN41
pcm_in[8] => Add0.IN40
pcm_in[9] => Add0.IN39
pcm_in[10] => Add0.IN38
pcm_in[11] => Add0.IN37
pcm_in[12] => Add0.IN36
pcm_in[13] => Add0.IN35
pcm_in[14] => Add0.IN34
pcm_in[15] => Add0.IN33
pcm_in[16] => Add0.IN32
pcm_in[17] => Add0.IN31
pcm_in[18] => Add0.IN30
pcm_in[19] => Add0.IN25
pcm_in[19] => Add0.IN26
pcm_in[19] => Add0.IN27
pcm_in[19] => Add0.IN28
pcm_in[19] => Add0.IN29
dac_out <= dac_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|hifi_1bit_dac:u_dac_right
reset => dac_out~reg0.ACLR
reset => r_data_fwd_p2[0].ACLR
reset => r_data_fwd_p2[1].ACLR
reset => r_data_fwd_p2[2].ACLR
reset => r_data_fwd_p2[3].ACLR
reset => r_data_fwd_p2[4].ACLR
reset => r_data_fwd_p2[5].ACLR
reset => r_data_fwd_p2[6].ACLR
reset => r_data_fwd_p2[7].ACLR
reset => r_data_fwd_p2[8].ACLR
reset => r_data_fwd_p2[9].ACLR
reset => r_data_fwd_p2[10].ACLR
reset => r_data_fwd_p2[11].ACLR
reset => r_data_fwd_p2[12].ACLR
reset => r_data_fwd_p2[13].ACLR
reset => r_data_fwd_p2[14].ACLR
reset => r_data_fwd_p2[15].ACLR
reset => r_data_fwd_p2[16].ACLR
reset => r_data_fwd_p2[17].ACLR
reset => r_data_fwd_p2[18].ACLR
reset => r_data_fwd_p2[19].ACLR
reset => r_data_fwd_p2[20].ACLR
reset => r_data_fwd_p2[21].ACLR
reset => r_data_fwd_p2[22].ACLR
reset => r_data_fwd_p2[23].ACLR
reset => r_data_lpf_p2[0].ACLR
reset => r_data_lpf_p2[1].ACLR
reset => r_data_lpf_p2[2].ACLR
reset => r_data_lpf_p2[3].ACLR
reset => r_data_lpf_p2[4].ACLR
reset => r_data_lpf_p2[5].ACLR
reset => r_data_lpf_p2[6].ACLR
reset => r_data_lpf_p2[7].ACLR
reset => r_data_lpf_p2[8].ACLR
reset => r_data_lpf_p2[9].ACLR
reset => r_data_lpf_p2[10].ACLR
reset => r_data_lpf_p2[11].ACLR
reset => r_data_lpf_p2[12].ACLR
reset => r_data_lpf_p2[13].ACLR
reset => r_data_lpf_p2[14].ACLR
reset => r_data_lpf_p2[15].ACLR
reset => r_data_lpf_p2[16].ACLR
reset => r_data_lpf_p2[17].ACLR
reset => r_data_lpf_p2[18].ACLR
reset => r_data_lpf_p2[19].ACLR
reset => r_data_lpf_p2[20].ACLR
reset => r_data_lpf_p2[21].ACLR
reset => r_data_lpf_p2[22].ACLR
reset => r_data_lpf_p2[23].ACLR
reset => r_data_fwd_p1[0].ACLR
reset => r_data_fwd_p1[1].ACLR
reset => r_data_fwd_p1[2].ACLR
reset => r_data_fwd_p1[3].ACLR
reset => r_data_fwd_p1[4].ACLR
reset => r_data_fwd_p1[5].ACLR
reset => r_data_fwd_p1[6].ACLR
reset => r_data_fwd_p1[7].ACLR
reset => r_data_fwd_p1[8].ACLR
reset => r_data_fwd_p1[9].ACLR
reset => r_data_fwd_p1[10].ACLR
reset => r_data_fwd_p1[11].ACLR
reset => r_data_fwd_p1[12].ACLR
reset => r_data_fwd_p1[13].ACLR
reset => r_data_fwd_p1[14].ACLR
reset => r_data_fwd_p1[15].ACLR
reset => r_data_fwd_p1[16].ACLR
reset => r_data_fwd_p1[17].ACLR
reset => r_data_fwd_p1[18].ACLR
reset => r_data_fwd_p1[19].ACLR
reset => r_data_fwd_p1[20].ACLR
reset => r_data_fwd_p1[21].ACLR
reset => r_data_fwd_p1[22].ACLR
reset => r_data_fwd_p1[23].ACLR
clk => dac_out~reg0.CLK
clk => r_data_fwd_p2[0].CLK
clk => r_data_fwd_p2[1].CLK
clk => r_data_fwd_p2[2].CLK
clk => r_data_fwd_p2[3].CLK
clk => r_data_fwd_p2[4].CLK
clk => r_data_fwd_p2[5].CLK
clk => r_data_fwd_p2[6].CLK
clk => r_data_fwd_p2[7].CLK
clk => r_data_fwd_p2[8].CLK
clk => r_data_fwd_p2[9].CLK
clk => r_data_fwd_p2[10].CLK
clk => r_data_fwd_p2[11].CLK
clk => r_data_fwd_p2[12].CLK
clk => r_data_fwd_p2[13].CLK
clk => r_data_fwd_p2[14].CLK
clk => r_data_fwd_p2[15].CLK
clk => r_data_fwd_p2[16].CLK
clk => r_data_fwd_p2[17].CLK
clk => r_data_fwd_p2[18].CLK
clk => r_data_fwd_p2[19].CLK
clk => r_data_fwd_p2[20].CLK
clk => r_data_fwd_p2[21].CLK
clk => r_data_fwd_p2[22].CLK
clk => r_data_fwd_p2[23].CLK
clk => r_data_lpf_p2[0].CLK
clk => r_data_lpf_p2[1].CLK
clk => r_data_lpf_p2[2].CLK
clk => r_data_lpf_p2[3].CLK
clk => r_data_lpf_p2[4].CLK
clk => r_data_lpf_p2[5].CLK
clk => r_data_lpf_p2[6].CLK
clk => r_data_lpf_p2[7].CLK
clk => r_data_lpf_p2[8].CLK
clk => r_data_lpf_p2[9].CLK
clk => r_data_lpf_p2[10].CLK
clk => r_data_lpf_p2[11].CLK
clk => r_data_lpf_p2[12].CLK
clk => r_data_lpf_p2[13].CLK
clk => r_data_lpf_p2[14].CLK
clk => r_data_lpf_p2[15].CLK
clk => r_data_lpf_p2[16].CLK
clk => r_data_lpf_p2[17].CLK
clk => r_data_lpf_p2[18].CLK
clk => r_data_lpf_p2[19].CLK
clk => r_data_lpf_p2[20].CLK
clk => r_data_lpf_p2[21].CLK
clk => r_data_lpf_p2[22].CLK
clk => r_data_lpf_p2[23].CLK
clk => r_data_fwd_p1[0].CLK
clk => r_data_fwd_p1[1].CLK
clk => r_data_fwd_p1[2].CLK
clk => r_data_fwd_p1[3].CLK
clk => r_data_fwd_p1[4].CLK
clk => r_data_fwd_p1[5].CLK
clk => r_data_fwd_p1[6].CLK
clk => r_data_fwd_p1[7].CLK
clk => r_data_fwd_p1[8].CLK
clk => r_data_fwd_p1[9].CLK
clk => r_data_fwd_p1[10].CLK
clk => r_data_fwd_p1[11].CLK
clk => r_data_fwd_p1[12].CLK
clk => r_data_fwd_p1[13].CLK
clk => r_data_fwd_p1[14].CLK
clk => r_data_fwd_p1[15].CLK
clk => r_data_fwd_p1[16].CLK
clk => r_data_fwd_p1[17].CLK
clk => r_data_fwd_p1[18].CLK
clk => r_data_fwd_p1[19].CLK
clk => r_data_fwd_p1[20].CLK
clk => r_data_fwd_p1[21].CLK
clk => r_data_fwd_p1[22].CLK
clk => r_data_fwd_p1[23].CLK
clk_ena => r_data_fwd_p1[23].ENA
clk_ena => r_data_fwd_p1[22].ENA
clk_ena => r_data_fwd_p1[21].ENA
clk_ena => r_data_fwd_p1[20].ENA
clk_ena => r_data_fwd_p1[19].ENA
clk_ena => r_data_fwd_p1[18].ENA
clk_ena => r_data_fwd_p1[17].ENA
clk_ena => r_data_fwd_p1[16].ENA
clk_ena => r_data_fwd_p1[15].ENA
clk_ena => r_data_fwd_p1[14].ENA
clk_ena => r_data_fwd_p1[13].ENA
clk_ena => r_data_fwd_p1[12].ENA
clk_ena => r_data_fwd_p1[11].ENA
clk_ena => r_data_fwd_p1[10].ENA
clk_ena => r_data_fwd_p1[9].ENA
clk_ena => r_data_fwd_p1[8].ENA
clk_ena => r_data_fwd_p1[7].ENA
clk_ena => r_data_fwd_p1[6].ENA
clk_ena => r_data_fwd_p1[5].ENA
clk_ena => r_data_fwd_p1[4].ENA
clk_ena => r_data_fwd_p1[3].ENA
clk_ena => r_data_fwd_p1[2].ENA
clk_ena => r_data_fwd_p1[1].ENA
clk_ena => r_data_fwd_p1[0].ENA
clk_ena => r_data_lpf_p2[23].ENA
clk_ena => r_data_lpf_p2[22].ENA
clk_ena => r_data_lpf_p2[21].ENA
clk_ena => r_data_lpf_p2[20].ENA
clk_ena => r_data_lpf_p2[19].ENA
clk_ena => r_data_lpf_p2[18].ENA
clk_ena => r_data_lpf_p2[17].ENA
clk_ena => r_data_lpf_p2[16].ENA
clk_ena => r_data_lpf_p2[15].ENA
clk_ena => r_data_lpf_p2[14].ENA
clk_ena => r_data_lpf_p2[13].ENA
clk_ena => r_data_lpf_p2[12].ENA
clk_ena => r_data_lpf_p2[11].ENA
clk_ena => r_data_lpf_p2[10].ENA
clk_ena => r_data_lpf_p2[9].ENA
clk_ena => r_data_lpf_p2[8].ENA
clk_ena => r_data_lpf_p2[7].ENA
clk_ena => r_data_lpf_p2[6].ENA
clk_ena => r_data_lpf_p2[5].ENA
clk_ena => r_data_lpf_p2[4].ENA
clk_ena => r_data_lpf_p2[3].ENA
clk_ena => r_data_lpf_p2[2].ENA
clk_ena => r_data_lpf_p2[1].ENA
clk_ena => r_data_lpf_p2[0].ENA
clk_ena => r_data_fwd_p2[23].ENA
clk_ena => r_data_fwd_p2[22].ENA
clk_ena => r_data_fwd_p2[21].ENA
clk_ena => r_data_fwd_p2[20].ENA
clk_ena => r_data_fwd_p2[19].ENA
clk_ena => r_data_fwd_p2[18].ENA
clk_ena => r_data_fwd_p2[17].ENA
clk_ena => r_data_fwd_p2[16].ENA
clk_ena => r_data_fwd_p2[15].ENA
clk_ena => r_data_fwd_p2[14].ENA
clk_ena => r_data_fwd_p2[13].ENA
clk_ena => r_data_fwd_p2[12].ENA
clk_ena => r_data_fwd_p2[11].ENA
clk_ena => r_data_fwd_p2[10].ENA
clk_ena => r_data_fwd_p2[9].ENA
clk_ena => r_data_fwd_p2[8].ENA
clk_ena => r_data_fwd_p2[7].ENA
clk_ena => r_data_fwd_p2[6].ENA
clk_ena => r_data_fwd_p2[5].ENA
clk_ena => r_data_fwd_p2[4].ENA
clk_ena => r_data_fwd_p2[3].ENA
clk_ena => r_data_fwd_p2[2].ENA
clk_ena => r_data_fwd_p2[1].ENA
clk_ena => r_data_fwd_p2[0].ENA
clk_ena => dac_out~reg0.ENA
pcm_in[0] => Add0.IN48
pcm_in[1] => Add0.IN47
pcm_in[2] => Add0.IN46
pcm_in[3] => Add0.IN45
pcm_in[4] => Add0.IN44
pcm_in[5] => Add0.IN43
pcm_in[6] => Add0.IN42
pcm_in[7] => Add0.IN41
pcm_in[8] => Add0.IN40
pcm_in[9] => Add0.IN39
pcm_in[10] => Add0.IN38
pcm_in[11] => Add0.IN37
pcm_in[12] => Add0.IN36
pcm_in[13] => Add0.IN35
pcm_in[14] => Add0.IN34
pcm_in[15] => Add0.IN33
pcm_in[16] => Add0.IN32
pcm_in[17] => Add0.IN31
pcm_in[18] => Add0.IN30
pcm_in[19] => Add0.IN25
pcm_in[19] => Add0.IN26
pcm_in[19] => Add0.IN27
pcm_in[19] => Add0.IN28
pcm_in[19] => Add0.IN29
dac_out <= dac_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|data_io:u_datain
clk_sys => ioctl_index[0]~reg0.CLK
clk_sys => ioctl_index[1]~reg0.CLK
clk_sys => ioctl_index[2]~reg0.CLK
clk_sys => ioctl_index[3]~reg0.CLK
clk_sys => ioctl_index[4]~reg0.CLK
clk_sys => ioctl_index[5]~reg0.CLK
clk_sys => ioctl_index[6]~reg0.CLK
clk_sys => ioctl_index[7]~reg0.CLK
clk_sys => DATA_OUT.filepos[0].CLK
clk_sys => DATA_OUT.filepos[1].CLK
clk_sys => DATA_OUT.filepos[2].CLK
clk_sys => DATA_OUT.filepos[3].CLK
clk_sys => DATA_OUT.filepos[4].CLK
clk_sys => DATA_OUT.filepos[5].CLK
clk_sys => DATA_OUT.filepos[6].CLK
clk_sys => DATA_OUT.filepos[7].CLK
clk_sys => DATA_OUT.filepos[8].CLK
clk_sys => DATA_OUT.filepos[9].CLK
clk_sys => DATA_OUT.filepos[10].CLK
clk_sys => DATA_OUT.filepos[11].CLK
clk_sys => DATA_OUT.filepos[12].CLK
clk_sys => DATA_OUT.filepos[13].CLK
clk_sys => DATA_OUT.filepos[14].CLK
clk_sys => DATA_OUT.filepos[15].CLK
clk_sys => DATA_OUT.filepos[16].CLK
clk_sys => DATA_OUT.filepos[17].CLK
clk_sys => DATA_OUT.filepos[18].CLK
clk_sys => DATA_OUT.filepos[19].CLK
clk_sys => DATA_OUT.filepos[20].CLK
clk_sys => DATA_OUT.filepos[21].CLK
clk_sys => DATA_OUT.filepos[22].CLK
clk_sys => DATA_OUT.filepos[23].CLK
clk_sys => DATA_OUT.filepos[24].CLK
clk_sys => DATA_OUT.filepos[25].CLK
clk_sys => DATA_OUT.filepos[26].CLK
clk_sys => DATA_OUT.filepos[27].CLK
clk_sys => DATA_OUT.filepos[28].CLK
clk_sys => DATA_OUT.filepos[29].CLK
clk_sys => DATA_OUT.filepos[30].CLK
clk_sys => DATA_OUT.filepos[31].CLK
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => DATA_OUT.addr[0].CLK
clk_sys => DATA_OUT.addr[1].CLK
clk_sys => DATA_OUT.addr[2].CLK
clk_sys => DATA_OUT.addr[3].CLK
clk_sys => DATA_OUT.addr[4].CLK
clk_sys => DATA_OUT.addr[5].CLK
clk_sys => DATA_OUT.addr[6].CLK
clk_sys => DATA_OUT.addr[7].CLK
clk_sys => DATA_OUT.addr[8].CLK
clk_sys => DATA_OUT.addr[9].CLK
clk_sys => DATA_OUT.addr[10].CLK
clk_sys => DATA_OUT.addr[11].CLK
clk_sys => DATA_OUT.addr[12].CLK
clk_sys => DATA_OUT.addr[13].CLK
clk_sys => DATA_OUT.addr[14].CLK
clk_sys => DATA_OUT.addr[15].CLK
clk_sys => DATA_OUT.addr[16].CLK
clk_sys => DATA_OUT.addr[17].CLK
clk_sys => DATA_OUT.addr[18].CLK
clk_sys => DATA_OUT.addr[19].CLK
clk_sys => DATA_OUT.addr[20].CLK
clk_sys => DATA_OUT.addr[21].CLK
clk_sys => DATA_OUT.addr[22].CLK
clk_sys => DATA_OUT.addr[23].CLK
clk_sys => DATA_OUT.addr[24].CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => DATA_OUT.wr_int_direct.CLK
clk_sys => DATA_OUT.wr_int.CLK
clk_sys => ioctl_download~reg0.CLK
clk_sys => ioctl_wr~reg0.CLK
clk_sys => DATA_OUT.addr_resetD2.CLK
clk_sys => DATA_OUT.addr_resetD.CLK
clk_sys => DATA_OUT.rclk2D2.CLK
clk_sys => DATA_OUT.rclk2D.CLK
clk_sys => DATA_OUT.rclkD2.CLK
clk_sys => DATA_OUT.rclkD.CLK
SPI_SCK => rclk.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => addr_reset.CLK
SPI_SCK => core_mod[0]~reg0.CLK
SPI_SCK => core_mod[1]~reg0.CLK
SPI_SCK => core_mod[2]~reg0.CLK
SPI_SCK => core_mod[3]~reg0.CLK
SPI_SCK => core_mod[4]~reg0.CLK
SPI_SCK => core_mod[5]~reg0.CLK
SPI_SCK => core_mod[6]~reg0.CLK
SPI_SCK => status[0]~reg0.CLK
SPI_SCK => status[1]~reg0.CLK
SPI_SCK => status[2]~reg0.CLK
SPI_SCK => status[3]~reg0.CLK
SPI_SCK => status[4]~reg0.CLK
SPI_SCK => status[5]~reg0.CLK
SPI_SCK => status[6]~reg0.CLK
SPI_SCK => status[7]~reg0.CLK
SPI_SCK => status[8]~reg0.CLK
SPI_SCK => status[9]~reg0.CLK
SPI_SCK => status[10]~reg0.CLK
SPI_SCK => status[11]~reg0.CLK
SPI_SCK => status[12]~reg0.CLK
SPI_SCK => status[13]~reg0.CLK
SPI_SCK => status[14]~reg0.CLK
SPI_SCK => status[15]~reg0.CLK
SPI_SCK => status[16]~reg0.CLK
SPI_SCK => status[17]~reg0.CLK
SPI_SCK => status[18]~reg0.CLK
SPI_SCK => status[19]~reg0.CLK
SPI_SCK => status[20]~reg0.CLK
SPI_SCK => status[21]~reg0.CLK
SPI_SCK => status[22]~reg0.CLK
SPI_SCK => status[23]~reg0.CLK
SPI_SCK => status[24]~reg0.CLK
SPI_SCK => status[25]~reg0.CLK
SPI_SCK => status[26]~reg0.CLK
SPI_SCK => status[27]~reg0.CLK
SPI_SCK => status[28]~reg0.CLK
SPI_SCK => status[29]~reg0.CLK
SPI_SCK => status[30]~reg0.CLK
SPI_SCK => status[31]~reg0.CLK
SPI_SCK => index_reg[0].CLK
SPI_SCK => index_reg[1].CLK
SPI_SCK => index_reg[2].CLK
SPI_SCK => index_reg[3].CLK
SPI_SCK => index_reg[4].CLK
SPI_SCK => index_reg[5].CLK
SPI_SCK => index_reg[6].CLK
SPI_SCK => index_reg[7].CLK
SPI_SCK => downloading_reg.CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => SPI_RECEIVER.sbuf[0].CLK
SPI_SCK => SPI_RECEIVER.sbuf[1].CLK
SPI_SCK => SPI_RECEIVER.sbuf[2].CLK
SPI_SCK => SPI_RECEIVER.sbuf[3].CLK
SPI_SCK => SPI_RECEIVER.sbuf[4].CLK
SPI_SCK => SPI_RECEIVER.sbuf[5].CLK
SPI_SCK => SPI_RECEIVER.sbuf[6].CLK
SPI_SCK => SPI_RECEIVER.cnf_byte[0].CLK
SPI_SCK => SPI_RECEIVER.cnf_byte[1].CLK
SPI_SCK => SPI_RECEIVER.cnf_byte[2].CLK
SPI_SCK => SPI_RECEIVER.cnf_byte[3].CLK
SPI_SCK => SPI_RECEIVER.cnf_byte[4].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => byte_cnt[0].CLK
SPI_SCK => byte_cnt[1].CLK
SPI_SCK => byte_cnt[2].CLK
SPI_SCK => byte_cnt[3].CLK
SPI_SCK => byte_cnt[4].CLK
SPI_SCK => byte_cnt[5].CLK
SPI_SCK => byte_cnt[6].CLK
SPI_SCK => byte_cnt[7].CLK
SPI_SCK => byte_cnt[8].CLK
SPI_SCK => byte_cnt[9].CLK
SPI_SCK => byte_cnt[10].CLK
SPI_SCK => sdo_s.CLK
SPI_SCK => sdo_s~en.CLK
SPI_SS2 => SPI_RECEIVER.cnf_byte[0].PRESET
SPI_SS2 => SPI_RECEIVER.cnf_byte[1].PRESET
SPI_SS2 => SPI_RECEIVER.cnf_byte[2].PRESET
SPI_SS2 => SPI_RECEIVER.cnf_byte[3].PRESET
SPI_SS2 => SPI_RECEIVER.cnf_byte[4].ACLR
SPI_SS2 => cnt[0].ACLR
SPI_SS2 => cnt[1].ACLR
SPI_SS2 => cnt[2].ACLR
SPI_SS2 => cnt[3].ACLR
SPI_SS2 => cnt[4].ACLR
SPI_SS2 => byte_cnt[0].ACLR
SPI_SS2 => byte_cnt[1].ACLR
SPI_SS2 => byte_cnt[2].ACLR
SPI_SS2 => byte_cnt[3].ACLR
SPI_SS2 => byte_cnt[4].ACLR
SPI_SS2 => byte_cnt[5].ACLR
SPI_SS2 => byte_cnt[6].ACLR
SPI_SS2 => byte_cnt[7].ACLR
SPI_SS2 => byte_cnt[8].ACLR
SPI_SS2 => byte_cnt[9].ACLR
SPI_SS2 => byte_cnt[10].ACLR
SPI_SS2 => sdo_s~en.ACLR
SPI_SS2 => SPI_RECEIVER.sbuf[6].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[5].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[4].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[3].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[2].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[1].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[0].ENA
SPI_SS2 => cmd[7].ENA
SPI_SS2 => cmd[6].ENA
SPI_SS2 => cmd[5].ENA
SPI_SS2 => cmd[4].ENA
SPI_SS2 => cmd[3].ENA
SPI_SS2 => cmd[2].ENA
SPI_SS2 => cmd[1].ENA
SPI_SS2 => cmd[0].ENA
SPI_SS2 => downloading_reg.ENA
SPI_SS2 => index_reg[7].ENA
SPI_SS2 => index_reg[6].ENA
SPI_SS2 => index_reg[5].ENA
SPI_SS2 => index_reg[4].ENA
SPI_SS2 => index_reg[3].ENA
SPI_SS2 => index_reg[2].ENA
SPI_SS2 => index_reg[1].ENA
SPI_SS2 => index_reg[0].ENA
SPI_SS2 => status[31]~reg0.ENA
SPI_SS2 => status[30]~reg0.ENA
SPI_SS2 => status[29]~reg0.ENA
SPI_SS2 => status[28]~reg0.ENA
SPI_SS2 => status[27]~reg0.ENA
SPI_SS2 => status[26]~reg0.ENA
SPI_SS2 => status[25]~reg0.ENA
SPI_SS2 => status[24]~reg0.ENA
SPI_SS2 => status[23]~reg0.ENA
SPI_SS2 => status[22]~reg0.ENA
SPI_SS2 => status[21]~reg0.ENA
SPI_SS2 => status[20]~reg0.ENA
SPI_SS2 => status[19]~reg0.ENA
SPI_SS2 => status[18]~reg0.ENA
SPI_SS2 => status[17]~reg0.ENA
SPI_SS2 => status[16]~reg0.ENA
SPI_SS2 => status[15]~reg0.ENA
SPI_SS2 => status[14]~reg0.ENA
SPI_SS2 => status[13]~reg0.ENA
SPI_SS2 => status[12]~reg0.ENA
SPI_SS2 => status[11]~reg0.ENA
SPI_SS2 => status[10]~reg0.ENA
SPI_SS2 => status[9]~reg0.ENA
SPI_SS2 => status[8]~reg0.ENA
SPI_SS2 => status[7]~reg0.ENA
SPI_SS2 => status[6]~reg0.ENA
SPI_SS2 => status[5]~reg0.ENA
SPI_SS2 => status[4]~reg0.ENA
SPI_SS2 => status[3]~reg0.ENA
SPI_SS2 => status[2]~reg0.ENA
SPI_SS2 => status[1]~reg0.ENA
SPI_SS2 => status[0]~reg0.ENA
SPI_SS2 => core_mod[6]~reg0.ENA
SPI_SS2 => core_mod[5]~reg0.ENA
SPI_SS2 => core_mod[4]~reg0.ENA
SPI_SS2 => core_mod[3]~reg0.ENA
SPI_SS2 => core_mod[2]~reg0.ENA
SPI_SS2 => core_mod[1]~reg0.ENA
SPI_SS2 => core_mod[0]~reg0.ENA
SPI_SS2 => addr_reset.ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => rclk.ENA
SPI_DI => sbuf.DATAB
SPI_DI => always1.IN1
SPI_DI => cmd.DATAB
SPI_DI => index_reg.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => core_mod.DATAB
SPI_DI => data_w.DATAB
SPI_DI => always1.IN1
SPI_DO <= sdo_s.DB_MAX_OUTPUT_PORT_TYPE
clkref_n => wr_int.OUTPUTSELECT
clkref_n => wr_int_direct.OUTPUTSELECT
clkref_n => ioctl_wr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => ioctl_addr[0]~reg0.ENA
clkref_n => ioctl_addr[1]~reg0.ENA
clkref_n => ioctl_addr[2]~reg0.ENA
clkref_n => ioctl_addr[3]~reg0.ENA
clkref_n => ioctl_addr[4]~reg0.ENA
clkref_n => ioctl_addr[5]~reg0.ENA
clkref_n => ioctl_addr[6]~reg0.ENA
clkref_n => ioctl_addr[7]~reg0.ENA
clkref_n => ioctl_addr[8]~reg0.ENA
clkref_n => ioctl_addr[9]~reg0.ENA
clkref_n => ioctl_addr[10]~reg0.ENA
clkref_n => ioctl_addr[11]~reg0.ENA
clkref_n => ioctl_addr[12]~reg0.ENA
clkref_n => ioctl_addr[13]~reg0.ENA
clkref_n => ioctl_addr[14]~reg0.ENA
clkref_n => ioctl_addr[15]~reg0.ENA
clkref_n => ioctl_addr[16]~reg0.ENA
clkref_n => ioctl_addr[17]~reg0.ENA
clkref_n => ioctl_addr[18]~reg0.ENA
clkref_n => ioctl_addr[19]~reg0.ENA
clkref_n => ioctl_addr[20]~reg0.ENA
clkref_n => ioctl_addr[21]~reg0.ENA
clkref_n => ioctl_addr[22]~reg0.ENA
clkref_n => ioctl_addr[23]~reg0.ENA
clkref_n => ioctl_addr[24]~reg0.ENA
clkref_n => ioctl_dout[0]~reg0.ENA
clkref_n => ioctl_dout[1]~reg0.ENA
clkref_n => ioctl_dout[2]~reg0.ENA
clkref_n => ioctl_dout[3]~reg0.ENA
clkref_n => ioctl_dout[4]~reg0.ENA
clkref_n => ioctl_dout[5]~reg0.ENA
clkref_n => ioctl_dout[6]~reg0.ENA
clkref_n => ioctl_dout[7]~reg0.ENA
data_in[0] => Mux0.IN3
data_in[1] => Mux0.IN4
data_in[2] => Mux0.IN5
data_in[3] => Mux0.IN6
data_in[4] => Mux0.IN7
data_in[5] => Mux0.IN8
data_in[6] => Mux0.IN9
data_in[7] => Mux0.IN10
conf_str[0] => Mux2.IN2051
conf_str[1] => Mux2.IN2052
conf_str[2] => Mux2.IN2053
conf_str[3] => Mux2.IN2054
conf_str[4] => Mux2.IN2055
conf_str[5] => Mux2.IN2056
conf_str[6] => Mux2.IN2057
conf_str[7] => Mux2.IN2058
conf_str[8] => Mux2.IN2043
conf_str[9] => Mux2.IN2044
conf_str[10] => Mux2.IN2045
conf_str[11] => Mux2.IN2046
conf_str[12] => Mux2.IN2047
conf_str[13] => Mux2.IN2048
conf_str[14] => Mux2.IN2049
conf_str[15] => Mux2.IN2050
conf_str[16] => Mux2.IN2035
conf_str[17] => Mux2.IN2036
conf_str[18] => Mux2.IN2037
conf_str[19] => Mux2.IN2038
conf_str[20] => Mux2.IN2039
conf_str[21] => Mux2.IN2040
conf_str[22] => Mux2.IN2041
conf_str[23] => Mux2.IN2042
conf_str[24] => Mux2.IN2027
conf_str[25] => Mux2.IN2028
conf_str[26] => Mux2.IN2029
conf_str[27] => Mux2.IN2030
conf_str[28] => Mux2.IN2031
conf_str[29] => Mux2.IN2032
conf_str[30] => Mux2.IN2033
conf_str[31] => Mux2.IN2034
conf_str[32] => Mux2.IN2019
conf_str[33] => Mux2.IN2020
conf_str[34] => Mux2.IN2021
conf_str[35] => Mux2.IN2022
conf_str[36] => Mux2.IN2023
conf_str[37] => Mux2.IN2024
conf_str[38] => Mux2.IN2025
conf_str[39] => Mux2.IN2026
conf_str[40] => Mux2.IN2011
conf_str[41] => Mux2.IN2012
conf_str[42] => Mux2.IN2013
conf_str[43] => Mux2.IN2014
conf_str[44] => Mux2.IN2015
conf_str[45] => Mux2.IN2016
conf_str[46] => Mux2.IN2017
conf_str[47] => Mux2.IN2018
conf_str[48] => Mux2.IN2003
conf_str[49] => Mux2.IN2004
conf_str[50] => Mux2.IN2005
conf_str[51] => Mux2.IN2006
conf_str[52] => Mux2.IN2007
conf_str[53] => Mux2.IN2008
conf_str[54] => Mux2.IN2009
conf_str[55] => Mux2.IN2010
conf_str[56] => Mux2.IN1995
conf_str[57] => Mux2.IN1996
conf_str[58] => Mux2.IN1997
conf_str[59] => Mux2.IN1998
conf_str[60] => Mux2.IN1999
conf_str[61] => Mux2.IN2000
conf_str[62] => Mux2.IN2001
conf_str[63] => Mux2.IN2002
conf_str[64] => Mux2.IN1987
conf_str[65] => Mux2.IN1988
conf_str[66] => Mux2.IN1989
conf_str[67] => Mux2.IN1990
conf_str[68] => Mux2.IN1991
conf_str[69] => Mux2.IN1992
conf_str[70] => Mux2.IN1993
conf_str[71] => Mux2.IN1994
conf_str[72] => Mux2.IN1979
conf_str[73] => Mux2.IN1980
conf_str[74] => Mux2.IN1981
conf_str[75] => Mux2.IN1982
conf_str[76] => Mux2.IN1983
conf_str[77] => Mux2.IN1984
conf_str[78] => Mux2.IN1985
conf_str[79] => Mux2.IN1986
conf_str[80] => Mux2.IN1971
conf_str[81] => Mux2.IN1972
conf_str[82] => Mux2.IN1973
conf_str[83] => Mux2.IN1974
conf_str[84] => Mux2.IN1975
conf_str[85] => Mux2.IN1976
conf_str[86] => Mux2.IN1977
conf_str[87] => Mux2.IN1978
conf_str[88] => Mux2.IN1963
conf_str[89] => Mux2.IN1964
conf_str[90] => Mux2.IN1965
conf_str[91] => Mux2.IN1966
conf_str[92] => Mux2.IN1967
conf_str[93] => Mux2.IN1968
conf_str[94] => Mux2.IN1969
conf_str[95] => Mux2.IN1970
conf_str[96] => Mux2.IN1955
conf_str[97] => Mux2.IN1956
conf_str[98] => Mux2.IN1957
conf_str[99] => Mux2.IN1958
conf_str[100] => Mux2.IN1959
conf_str[101] => Mux2.IN1960
conf_str[102] => Mux2.IN1961
conf_str[103] => Mux2.IN1962
conf_str[104] => Mux2.IN1947
conf_str[105] => Mux2.IN1948
conf_str[106] => Mux2.IN1949
conf_str[107] => Mux2.IN1950
conf_str[108] => Mux2.IN1951
conf_str[109] => Mux2.IN1952
conf_str[110] => Mux2.IN1953
conf_str[111] => Mux2.IN1954
conf_str[112] => Mux2.IN1939
conf_str[113] => Mux2.IN1940
conf_str[114] => Mux2.IN1941
conf_str[115] => Mux2.IN1942
conf_str[116] => Mux2.IN1943
conf_str[117] => Mux2.IN1944
conf_str[118] => Mux2.IN1945
conf_str[119] => Mux2.IN1946
conf_str[120] => Mux2.IN1931
conf_str[121] => Mux2.IN1932
conf_str[122] => Mux2.IN1933
conf_str[123] => Mux2.IN1934
conf_str[124] => Mux2.IN1935
conf_str[125] => Mux2.IN1936
conf_str[126] => Mux2.IN1937
conf_str[127] => Mux2.IN1938
conf_str[128] => Mux2.IN1923
conf_str[129] => Mux2.IN1924
conf_str[130] => Mux2.IN1925
conf_str[131] => Mux2.IN1926
conf_str[132] => Mux2.IN1927
conf_str[133] => Mux2.IN1928
conf_str[134] => Mux2.IN1929
conf_str[135] => Mux2.IN1930
conf_str[136] => Mux2.IN1915
conf_str[137] => Mux2.IN1916
conf_str[138] => Mux2.IN1917
conf_str[139] => Mux2.IN1918
conf_str[140] => Mux2.IN1919
conf_str[141] => Mux2.IN1920
conf_str[142] => Mux2.IN1921
conf_str[143] => Mux2.IN1922
conf_str[144] => Mux2.IN1907
conf_str[145] => Mux2.IN1908
conf_str[146] => Mux2.IN1909
conf_str[147] => Mux2.IN1910
conf_str[148] => Mux2.IN1911
conf_str[149] => Mux2.IN1912
conf_str[150] => Mux2.IN1913
conf_str[151] => Mux2.IN1914
conf_str[152] => Mux2.IN1899
conf_str[153] => Mux2.IN1900
conf_str[154] => Mux2.IN1901
conf_str[155] => Mux2.IN1902
conf_str[156] => Mux2.IN1903
conf_str[157] => Mux2.IN1904
conf_str[158] => Mux2.IN1905
conf_str[159] => Mux2.IN1906
conf_str[160] => Mux2.IN1891
conf_str[161] => Mux2.IN1892
conf_str[162] => Mux2.IN1893
conf_str[163] => Mux2.IN1894
conf_str[164] => Mux2.IN1895
conf_str[165] => Mux2.IN1896
conf_str[166] => Mux2.IN1897
conf_str[167] => Mux2.IN1898
conf_str[168] => Mux2.IN1883
conf_str[169] => Mux2.IN1884
conf_str[170] => Mux2.IN1885
conf_str[171] => Mux2.IN1886
conf_str[172] => Mux2.IN1887
conf_str[173] => Mux2.IN1888
conf_str[174] => Mux2.IN1889
conf_str[175] => Mux2.IN1890
conf_str[176] => Mux2.IN1875
conf_str[177] => Mux2.IN1876
conf_str[178] => Mux2.IN1877
conf_str[179] => Mux2.IN1878
conf_str[180] => Mux2.IN1879
conf_str[181] => Mux2.IN1880
conf_str[182] => Mux2.IN1881
conf_str[183] => Mux2.IN1882
conf_str[184] => Mux2.IN1867
conf_str[185] => Mux2.IN1868
conf_str[186] => Mux2.IN1869
conf_str[187] => Mux2.IN1870
conf_str[188] => Mux2.IN1871
conf_str[189] => Mux2.IN1872
conf_str[190] => Mux2.IN1873
conf_str[191] => Mux2.IN1874
conf_str[192] => Mux2.IN1859
conf_str[193] => Mux2.IN1860
conf_str[194] => Mux2.IN1861
conf_str[195] => Mux2.IN1862
conf_str[196] => Mux2.IN1863
conf_str[197] => Mux2.IN1864
conf_str[198] => Mux2.IN1865
conf_str[199] => Mux2.IN1866
conf_str[200] => Mux2.IN1851
conf_str[201] => Mux2.IN1852
conf_str[202] => Mux2.IN1853
conf_str[203] => Mux2.IN1854
conf_str[204] => Mux2.IN1855
conf_str[205] => Mux2.IN1856
conf_str[206] => Mux2.IN1857
conf_str[207] => Mux2.IN1858
conf_str[208] => Mux2.IN1843
conf_str[209] => Mux2.IN1844
conf_str[210] => Mux2.IN1845
conf_str[211] => Mux2.IN1846
conf_str[212] => Mux2.IN1847
conf_str[213] => Mux2.IN1848
conf_str[214] => Mux2.IN1849
conf_str[215] => Mux2.IN1850
conf_str[216] => Mux2.IN1835
conf_str[217] => Mux2.IN1836
conf_str[218] => Mux2.IN1837
conf_str[219] => Mux2.IN1838
conf_str[220] => Mux2.IN1839
conf_str[221] => Mux2.IN1840
conf_str[222] => Mux2.IN1841
conf_str[223] => Mux2.IN1842
conf_str[224] => Mux2.IN1827
conf_str[225] => Mux2.IN1828
conf_str[226] => Mux2.IN1829
conf_str[227] => Mux2.IN1830
conf_str[228] => Mux2.IN1831
conf_str[229] => Mux2.IN1832
conf_str[230] => Mux2.IN1833
conf_str[231] => Mux2.IN1834
conf_str[232] => Mux2.IN1819
conf_str[233] => Mux2.IN1820
conf_str[234] => Mux2.IN1821
conf_str[235] => Mux2.IN1822
conf_str[236] => Mux2.IN1823
conf_str[237] => Mux2.IN1824
conf_str[238] => Mux2.IN1825
conf_str[239] => Mux2.IN1826
conf_str[240] => Mux2.IN1811
conf_str[241] => Mux2.IN1812
conf_str[242] => Mux2.IN1813
conf_str[243] => Mux2.IN1814
conf_str[244] => Mux2.IN1815
conf_str[245] => Mux2.IN1816
conf_str[246] => Mux2.IN1817
conf_str[247] => Mux2.IN1818
conf_str[248] => Mux2.IN1803
conf_str[249] => Mux2.IN1804
conf_str[250] => Mux2.IN1805
conf_str[251] => Mux2.IN1806
conf_str[252] => Mux2.IN1807
conf_str[253] => Mux2.IN1808
conf_str[254] => Mux2.IN1809
conf_str[255] => Mux2.IN1810
conf_str[256] => Mux2.IN1795
conf_str[257] => Mux2.IN1796
conf_str[258] => Mux2.IN1797
conf_str[259] => Mux2.IN1798
conf_str[260] => Mux2.IN1799
conf_str[261] => Mux2.IN1800
conf_str[262] => Mux2.IN1801
conf_str[263] => Mux2.IN1802
conf_str[264] => Mux2.IN1787
conf_str[265] => Mux2.IN1788
conf_str[266] => Mux2.IN1789
conf_str[267] => Mux2.IN1790
conf_str[268] => Mux2.IN1791
conf_str[269] => Mux2.IN1792
conf_str[270] => Mux2.IN1793
conf_str[271] => Mux2.IN1794
conf_str[272] => Mux2.IN1779
conf_str[273] => Mux2.IN1780
conf_str[274] => Mux2.IN1781
conf_str[275] => Mux2.IN1782
conf_str[276] => Mux2.IN1783
conf_str[277] => Mux2.IN1784
conf_str[278] => Mux2.IN1785
conf_str[279] => Mux2.IN1786
conf_str[280] => Mux2.IN1771
conf_str[281] => Mux2.IN1772
conf_str[282] => Mux2.IN1773
conf_str[283] => Mux2.IN1774
conf_str[284] => Mux2.IN1775
conf_str[285] => Mux2.IN1776
conf_str[286] => Mux2.IN1777
conf_str[287] => Mux2.IN1778
conf_str[288] => Mux2.IN1763
conf_str[289] => Mux2.IN1764
conf_str[290] => Mux2.IN1765
conf_str[291] => Mux2.IN1766
conf_str[292] => Mux2.IN1767
conf_str[293] => Mux2.IN1768
conf_str[294] => Mux2.IN1769
conf_str[295] => Mux2.IN1770
conf_str[296] => Mux2.IN1755
conf_str[297] => Mux2.IN1756
conf_str[298] => Mux2.IN1757
conf_str[299] => Mux2.IN1758
conf_str[300] => Mux2.IN1759
conf_str[301] => Mux2.IN1760
conf_str[302] => Mux2.IN1761
conf_str[303] => Mux2.IN1762
conf_str[304] => Mux2.IN1747
conf_str[305] => Mux2.IN1748
conf_str[306] => Mux2.IN1749
conf_str[307] => Mux2.IN1750
conf_str[308] => Mux2.IN1751
conf_str[309] => Mux2.IN1752
conf_str[310] => Mux2.IN1753
conf_str[311] => Mux2.IN1754
conf_str[312] => Mux2.IN1739
conf_str[313] => Mux2.IN1740
conf_str[314] => Mux2.IN1741
conf_str[315] => Mux2.IN1742
conf_str[316] => Mux2.IN1743
conf_str[317] => Mux2.IN1744
conf_str[318] => Mux2.IN1745
conf_str[319] => Mux2.IN1746
conf_str[320] => Mux2.IN1731
conf_str[321] => Mux2.IN1732
conf_str[322] => Mux2.IN1733
conf_str[323] => Mux2.IN1734
conf_str[324] => Mux2.IN1735
conf_str[325] => Mux2.IN1736
conf_str[326] => Mux2.IN1737
conf_str[327] => Mux2.IN1738
conf_str[328] => Mux2.IN1723
conf_str[329] => Mux2.IN1724
conf_str[330] => Mux2.IN1725
conf_str[331] => Mux2.IN1726
conf_str[332] => Mux2.IN1727
conf_str[333] => Mux2.IN1728
conf_str[334] => Mux2.IN1729
conf_str[335] => Mux2.IN1730
conf_str[336] => Mux2.IN1715
conf_str[337] => Mux2.IN1716
conf_str[338] => Mux2.IN1717
conf_str[339] => Mux2.IN1718
conf_str[340] => Mux2.IN1719
conf_str[341] => Mux2.IN1720
conf_str[342] => Mux2.IN1721
conf_str[343] => Mux2.IN1722
conf_str[344] => Mux2.IN1707
conf_str[345] => Mux2.IN1708
conf_str[346] => Mux2.IN1709
conf_str[347] => Mux2.IN1710
conf_str[348] => Mux2.IN1711
conf_str[349] => Mux2.IN1712
conf_str[350] => Mux2.IN1713
conf_str[351] => Mux2.IN1714
conf_str[352] => Mux2.IN1699
conf_str[353] => Mux2.IN1700
conf_str[354] => Mux2.IN1701
conf_str[355] => Mux2.IN1702
conf_str[356] => Mux2.IN1703
conf_str[357] => Mux2.IN1704
conf_str[358] => Mux2.IN1705
conf_str[359] => Mux2.IN1706
conf_str[360] => Mux2.IN1691
conf_str[361] => Mux2.IN1692
conf_str[362] => Mux2.IN1693
conf_str[363] => Mux2.IN1694
conf_str[364] => Mux2.IN1695
conf_str[365] => Mux2.IN1696
conf_str[366] => Mux2.IN1697
conf_str[367] => Mux2.IN1698
conf_str[368] => Mux2.IN1683
conf_str[369] => Mux2.IN1684
conf_str[370] => Mux2.IN1685
conf_str[371] => Mux2.IN1686
conf_str[372] => Mux2.IN1687
conf_str[373] => Mux2.IN1688
conf_str[374] => Mux2.IN1689
conf_str[375] => Mux2.IN1690
conf_str[376] => Mux2.IN1675
conf_str[377] => Mux2.IN1676
conf_str[378] => Mux2.IN1677
conf_str[379] => Mux2.IN1678
conf_str[380] => Mux2.IN1679
conf_str[381] => Mux2.IN1680
conf_str[382] => Mux2.IN1681
conf_str[383] => Mux2.IN1682
conf_str[384] => Mux2.IN1667
conf_str[385] => Mux2.IN1668
conf_str[386] => Mux2.IN1669
conf_str[387] => Mux2.IN1670
conf_str[388] => Mux2.IN1671
conf_str[389] => Mux2.IN1672
conf_str[390] => Mux2.IN1673
conf_str[391] => Mux2.IN1674
conf_str[392] => Mux2.IN1659
conf_str[393] => Mux2.IN1660
conf_str[394] => Mux2.IN1661
conf_str[395] => Mux2.IN1662
conf_str[396] => Mux2.IN1663
conf_str[397] => Mux2.IN1664
conf_str[398] => Mux2.IN1665
conf_str[399] => Mux2.IN1666
conf_str[400] => Mux2.IN1651
conf_str[401] => Mux2.IN1652
conf_str[402] => Mux2.IN1653
conf_str[403] => Mux2.IN1654
conf_str[404] => Mux2.IN1655
conf_str[405] => Mux2.IN1656
conf_str[406] => Mux2.IN1657
conf_str[407] => Mux2.IN1658
conf_str[408] => Mux2.IN1643
conf_str[409] => Mux2.IN1644
conf_str[410] => Mux2.IN1645
conf_str[411] => Mux2.IN1646
conf_str[412] => Mux2.IN1647
conf_str[413] => Mux2.IN1648
conf_str[414] => Mux2.IN1649
conf_str[415] => Mux2.IN1650
conf_str[416] => Mux2.IN1635
conf_str[417] => Mux2.IN1636
conf_str[418] => Mux2.IN1637
conf_str[419] => Mux2.IN1638
conf_str[420] => Mux2.IN1639
conf_str[421] => Mux2.IN1640
conf_str[422] => Mux2.IN1641
conf_str[423] => Mux2.IN1642
conf_str[424] => Mux2.IN1627
conf_str[425] => Mux2.IN1628
conf_str[426] => Mux2.IN1629
conf_str[427] => Mux2.IN1630
conf_str[428] => Mux2.IN1631
conf_str[429] => Mux2.IN1632
conf_str[430] => Mux2.IN1633
conf_str[431] => Mux2.IN1634
conf_str[432] => Mux2.IN1619
conf_str[433] => Mux2.IN1620
conf_str[434] => Mux2.IN1621
conf_str[435] => Mux2.IN1622
conf_str[436] => Mux2.IN1623
conf_str[437] => Mux2.IN1624
conf_str[438] => Mux2.IN1625
conf_str[439] => Mux2.IN1626
conf_str[440] => Mux2.IN1611
conf_str[441] => Mux2.IN1612
conf_str[442] => Mux2.IN1613
conf_str[443] => Mux2.IN1614
conf_str[444] => Mux2.IN1615
conf_str[445] => Mux2.IN1616
conf_str[446] => Mux2.IN1617
conf_str[447] => Mux2.IN1618
conf_str[448] => Mux2.IN1603
conf_str[449] => Mux2.IN1604
conf_str[450] => Mux2.IN1605
conf_str[451] => Mux2.IN1606
conf_str[452] => Mux2.IN1607
conf_str[453] => Mux2.IN1608
conf_str[454] => Mux2.IN1609
conf_str[455] => Mux2.IN1610
conf_str[456] => Mux2.IN1595
conf_str[457] => Mux2.IN1596
conf_str[458] => Mux2.IN1597
conf_str[459] => Mux2.IN1598
conf_str[460] => Mux2.IN1599
conf_str[461] => Mux2.IN1600
conf_str[462] => Mux2.IN1601
conf_str[463] => Mux2.IN1602
conf_str[464] => Mux2.IN1587
conf_str[465] => Mux2.IN1588
conf_str[466] => Mux2.IN1589
conf_str[467] => Mux2.IN1590
conf_str[468] => Mux2.IN1591
conf_str[469] => Mux2.IN1592
conf_str[470] => Mux2.IN1593
conf_str[471] => Mux2.IN1594
conf_str[472] => Mux2.IN1579
conf_str[473] => Mux2.IN1580
conf_str[474] => Mux2.IN1581
conf_str[475] => Mux2.IN1582
conf_str[476] => Mux2.IN1583
conf_str[477] => Mux2.IN1584
conf_str[478] => Mux2.IN1585
conf_str[479] => Mux2.IN1586
conf_str[480] => Mux2.IN1571
conf_str[481] => Mux2.IN1572
conf_str[482] => Mux2.IN1573
conf_str[483] => Mux2.IN1574
conf_str[484] => Mux2.IN1575
conf_str[485] => Mux2.IN1576
conf_str[486] => Mux2.IN1577
conf_str[487] => Mux2.IN1578
conf_str[488] => Mux2.IN1563
conf_str[489] => Mux2.IN1564
conf_str[490] => Mux2.IN1565
conf_str[491] => Mux2.IN1566
conf_str[492] => Mux2.IN1567
conf_str[493] => Mux2.IN1568
conf_str[494] => Mux2.IN1569
conf_str[495] => Mux2.IN1570
conf_str[496] => Mux2.IN1555
conf_str[497] => Mux2.IN1556
conf_str[498] => Mux2.IN1557
conf_str[499] => Mux2.IN1558
conf_str[500] => Mux2.IN1559
conf_str[501] => Mux2.IN1560
conf_str[502] => Mux2.IN1561
conf_str[503] => Mux2.IN1562
conf_str[504] => Mux2.IN1547
conf_str[505] => Mux2.IN1548
conf_str[506] => Mux2.IN1549
conf_str[507] => Mux2.IN1550
conf_str[508] => Mux2.IN1551
conf_str[509] => Mux2.IN1552
conf_str[510] => Mux2.IN1553
conf_str[511] => Mux2.IN1554
conf_str[512] => Mux2.IN1539
conf_str[513] => Mux2.IN1540
conf_str[514] => Mux2.IN1541
conf_str[515] => Mux2.IN1542
conf_str[516] => Mux2.IN1543
conf_str[517] => Mux2.IN1544
conf_str[518] => Mux2.IN1545
conf_str[519] => Mux2.IN1546
conf_str[520] => Mux2.IN1531
conf_str[521] => Mux2.IN1532
conf_str[522] => Mux2.IN1533
conf_str[523] => Mux2.IN1534
conf_str[524] => Mux2.IN1535
conf_str[525] => Mux2.IN1536
conf_str[526] => Mux2.IN1537
conf_str[527] => Mux2.IN1538
conf_str[528] => Mux2.IN1523
conf_str[529] => Mux2.IN1524
conf_str[530] => Mux2.IN1525
conf_str[531] => Mux2.IN1526
conf_str[532] => Mux2.IN1527
conf_str[533] => Mux2.IN1528
conf_str[534] => Mux2.IN1529
conf_str[535] => Mux2.IN1530
conf_str[536] => Mux2.IN1515
conf_str[537] => Mux2.IN1516
conf_str[538] => Mux2.IN1517
conf_str[539] => Mux2.IN1518
conf_str[540] => Mux2.IN1519
conf_str[541] => Mux2.IN1520
conf_str[542] => Mux2.IN1521
conf_str[543] => Mux2.IN1522
conf_str[544] => Mux2.IN1507
conf_str[545] => Mux2.IN1508
conf_str[546] => Mux2.IN1509
conf_str[547] => Mux2.IN1510
conf_str[548] => Mux2.IN1511
conf_str[549] => Mux2.IN1512
conf_str[550] => Mux2.IN1513
conf_str[551] => Mux2.IN1514
conf_str[552] => Mux2.IN1499
conf_str[553] => Mux2.IN1500
conf_str[554] => Mux2.IN1501
conf_str[555] => Mux2.IN1502
conf_str[556] => Mux2.IN1503
conf_str[557] => Mux2.IN1504
conf_str[558] => Mux2.IN1505
conf_str[559] => Mux2.IN1506
conf_str[560] => Mux2.IN1491
conf_str[561] => Mux2.IN1492
conf_str[562] => Mux2.IN1493
conf_str[563] => Mux2.IN1494
conf_str[564] => Mux2.IN1495
conf_str[565] => Mux2.IN1496
conf_str[566] => Mux2.IN1497
conf_str[567] => Mux2.IN1498
conf_str[568] => Mux2.IN1483
conf_str[569] => Mux2.IN1484
conf_str[570] => Mux2.IN1485
conf_str[571] => Mux2.IN1486
conf_str[572] => Mux2.IN1487
conf_str[573] => Mux2.IN1488
conf_str[574] => Mux2.IN1489
conf_str[575] => Mux2.IN1490
conf_str[576] => Mux2.IN1475
conf_str[577] => Mux2.IN1476
conf_str[578] => Mux2.IN1477
conf_str[579] => Mux2.IN1478
conf_str[580] => Mux2.IN1479
conf_str[581] => Mux2.IN1480
conf_str[582] => Mux2.IN1481
conf_str[583] => Mux2.IN1482
conf_str[584] => Mux2.IN1467
conf_str[585] => Mux2.IN1468
conf_str[586] => Mux2.IN1469
conf_str[587] => Mux2.IN1470
conf_str[588] => Mux2.IN1471
conf_str[589] => Mux2.IN1472
conf_str[590] => Mux2.IN1473
conf_str[591] => Mux2.IN1474
conf_str[592] => Mux2.IN1459
conf_str[593] => Mux2.IN1460
conf_str[594] => Mux2.IN1461
conf_str[595] => Mux2.IN1462
conf_str[596] => Mux2.IN1463
conf_str[597] => Mux2.IN1464
conf_str[598] => Mux2.IN1465
conf_str[599] => Mux2.IN1466
conf_str[600] => Mux2.IN1451
conf_str[601] => Mux2.IN1452
conf_str[602] => Mux2.IN1453
conf_str[603] => Mux2.IN1454
conf_str[604] => Mux2.IN1455
conf_str[605] => Mux2.IN1456
conf_str[606] => Mux2.IN1457
conf_str[607] => Mux2.IN1458
conf_str[608] => Mux2.IN1443
conf_str[609] => Mux2.IN1444
conf_str[610] => Mux2.IN1445
conf_str[611] => Mux2.IN1446
conf_str[612] => Mux2.IN1447
conf_str[613] => Mux2.IN1448
conf_str[614] => Mux2.IN1449
conf_str[615] => Mux2.IN1450
conf_str[616] => Mux2.IN1435
conf_str[617] => Mux2.IN1436
conf_str[618] => Mux2.IN1437
conf_str[619] => Mux2.IN1438
conf_str[620] => Mux2.IN1439
conf_str[621] => Mux2.IN1440
conf_str[622] => Mux2.IN1441
conf_str[623] => Mux2.IN1442
conf_str[624] => Mux2.IN1427
conf_str[625] => Mux2.IN1428
conf_str[626] => Mux2.IN1429
conf_str[627] => Mux2.IN1430
conf_str[628] => Mux2.IN1431
conf_str[629] => Mux2.IN1432
conf_str[630] => Mux2.IN1433
conf_str[631] => Mux2.IN1434
conf_str[632] => Mux2.IN1419
conf_str[633] => Mux2.IN1420
conf_str[634] => Mux2.IN1421
conf_str[635] => Mux2.IN1422
conf_str[636] => Mux2.IN1423
conf_str[637] => Mux2.IN1424
conf_str[638] => Mux2.IN1425
conf_str[639] => Mux2.IN1426
conf_str[640] => Mux2.IN1411
conf_str[641] => Mux2.IN1412
conf_str[642] => Mux2.IN1413
conf_str[643] => Mux2.IN1414
conf_str[644] => Mux2.IN1415
conf_str[645] => Mux2.IN1416
conf_str[646] => Mux2.IN1417
conf_str[647] => Mux2.IN1418
conf_str[648] => Mux2.IN1403
conf_str[649] => Mux2.IN1404
conf_str[650] => Mux2.IN1405
conf_str[651] => Mux2.IN1406
conf_str[652] => Mux2.IN1407
conf_str[653] => Mux2.IN1408
conf_str[654] => Mux2.IN1409
conf_str[655] => Mux2.IN1410
conf_str[656] => Mux2.IN1395
conf_str[657] => Mux2.IN1396
conf_str[658] => Mux2.IN1397
conf_str[659] => Mux2.IN1398
conf_str[660] => Mux2.IN1399
conf_str[661] => Mux2.IN1400
conf_str[662] => Mux2.IN1401
conf_str[663] => Mux2.IN1402
conf_str[664] => Mux2.IN1387
conf_str[665] => Mux2.IN1388
conf_str[666] => Mux2.IN1389
conf_str[667] => Mux2.IN1390
conf_str[668] => Mux2.IN1391
conf_str[669] => Mux2.IN1392
conf_str[670] => Mux2.IN1393
conf_str[671] => Mux2.IN1394
conf_str[672] => Mux2.IN1379
conf_str[673] => Mux2.IN1380
conf_str[674] => Mux2.IN1381
conf_str[675] => Mux2.IN1382
conf_str[676] => Mux2.IN1383
conf_str[677] => Mux2.IN1384
conf_str[678] => Mux2.IN1385
conf_str[679] => Mux2.IN1386
conf_str[680] => Mux2.IN1371
conf_str[681] => Mux2.IN1372
conf_str[682] => Mux2.IN1373
conf_str[683] => Mux2.IN1374
conf_str[684] => Mux2.IN1375
conf_str[685] => Mux2.IN1376
conf_str[686] => Mux2.IN1377
conf_str[687] => Mux2.IN1378
conf_str[688] => Mux2.IN1363
conf_str[689] => Mux2.IN1364
conf_str[690] => Mux2.IN1365
conf_str[691] => Mux2.IN1366
conf_str[692] => Mux2.IN1367
conf_str[693] => Mux2.IN1368
conf_str[694] => Mux2.IN1369
conf_str[695] => Mux2.IN1370
conf_str[696] => Mux2.IN1355
conf_str[697] => Mux2.IN1356
conf_str[698] => Mux2.IN1357
conf_str[699] => Mux2.IN1358
conf_str[700] => Mux2.IN1359
conf_str[701] => Mux2.IN1360
conf_str[702] => Mux2.IN1361
conf_str[703] => Mux2.IN1362
conf_str[704] => Mux2.IN1347
conf_str[705] => Mux2.IN1348
conf_str[706] => Mux2.IN1349
conf_str[707] => Mux2.IN1350
conf_str[708] => Mux2.IN1351
conf_str[709] => Mux2.IN1352
conf_str[710] => Mux2.IN1353
conf_str[711] => Mux2.IN1354
conf_str[712] => Mux2.IN1339
conf_str[713] => Mux2.IN1340
conf_str[714] => Mux2.IN1341
conf_str[715] => Mux2.IN1342
conf_str[716] => Mux2.IN1343
conf_str[717] => Mux2.IN1344
conf_str[718] => Mux2.IN1345
conf_str[719] => Mux2.IN1346
conf_str[720] => Mux2.IN1331
conf_str[721] => Mux2.IN1332
conf_str[722] => Mux2.IN1333
conf_str[723] => Mux2.IN1334
conf_str[724] => Mux2.IN1335
conf_str[725] => Mux2.IN1336
conf_str[726] => Mux2.IN1337
conf_str[727] => Mux2.IN1338
conf_str[728] => Mux2.IN1323
conf_str[729] => Mux2.IN1324
conf_str[730] => Mux2.IN1325
conf_str[731] => Mux2.IN1326
conf_str[732] => Mux2.IN1327
conf_str[733] => Mux2.IN1328
conf_str[734] => Mux2.IN1329
conf_str[735] => Mux2.IN1330
conf_str[736] => Mux2.IN1315
conf_str[737] => Mux2.IN1316
conf_str[738] => Mux2.IN1317
conf_str[739] => Mux2.IN1318
conf_str[740] => Mux2.IN1319
conf_str[741] => Mux2.IN1320
conf_str[742] => Mux2.IN1321
conf_str[743] => Mux2.IN1322
conf_str[744] => Mux2.IN1307
conf_str[745] => Mux2.IN1308
conf_str[746] => Mux2.IN1309
conf_str[747] => Mux2.IN1310
conf_str[748] => Mux2.IN1311
conf_str[749] => Mux2.IN1312
conf_str[750] => Mux2.IN1313
conf_str[751] => Mux2.IN1314
conf_str[752] => Mux2.IN1299
conf_str[753] => Mux2.IN1300
conf_str[754] => Mux2.IN1301
conf_str[755] => Mux2.IN1302
conf_str[756] => Mux2.IN1303
conf_str[757] => Mux2.IN1304
conf_str[758] => Mux2.IN1305
conf_str[759] => Mux2.IN1306
conf_str[760] => Mux2.IN1291
conf_str[761] => Mux2.IN1292
conf_str[762] => Mux2.IN1293
conf_str[763] => Mux2.IN1294
conf_str[764] => Mux2.IN1295
conf_str[765] => Mux2.IN1296
conf_str[766] => Mux2.IN1297
conf_str[767] => Mux2.IN1298
conf_str[768] => Mux2.IN1283
conf_str[769] => Mux2.IN1284
conf_str[770] => Mux2.IN1285
conf_str[771] => Mux2.IN1286
conf_str[772] => Mux2.IN1287
conf_str[773] => Mux2.IN1288
conf_str[774] => Mux2.IN1289
conf_str[775] => Mux2.IN1290
conf_str[776] => Mux2.IN1275
conf_str[777] => Mux2.IN1276
conf_str[778] => Mux2.IN1277
conf_str[779] => Mux2.IN1278
conf_str[780] => Mux2.IN1279
conf_str[781] => Mux2.IN1280
conf_str[782] => Mux2.IN1281
conf_str[783] => Mux2.IN1282
conf_str[784] => Mux2.IN1267
conf_str[785] => Mux2.IN1268
conf_str[786] => Mux2.IN1269
conf_str[787] => Mux2.IN1270
conf_str[788] => Mux2.IN1271
conf_str[789] => Mux2.IN1272
conf_str[790] => Mux2.IN1273
conf_str[791] => Mux2.IN1274
conf_str[792] => Mux2.IN1259
conf_str[793] => Mux2.IN1260
conf_str[794] => Mux2.IN1261
conf_str[795] => Mux2.IN1262
conf_str[796] => Mux2.IN1263
conf_str[797] => Mux2.IN1264
conf_str[798] => Mux2.IN1265
conf_str[799] => Mux2.IN1266
conf_str[800] => Mux2.IN1251
conf_str[801] => Mux2.IN1252
conf_str[802] => Mux2.IN1253
conf_str[803] => Mux2.IN1254
conf_str[804] => Mux2.IN1255
conf_str[805] => Mux2.IN1256
conf_str[806] => Mux2.IN1257
conf_str[807] => Mux2.IN1258
conf_str[808] => Mux2.IN1243
conf_str[809] => Mux2.IN1244
conf_str[810] => Mux2.IN1245
conf_str[811] => Mux2.IN1246
conf_str[812] => Mux2.IN1247
conf_str[813] => Mux2.IN1248
conf_str[814] => Mux2.IN1249
conf_str[815] => Mux2.IN1250
conf_str[816] => Mux2.IN1235
conf_str[817] => Mux2.IN1236
conf_str[818] => Mux2.IN1237
conf_str[819] => Mux2.IN1238
conf_str[820] => Mux2.IN1239
conf_str[821] => Mux2.IN1240
conf_str[822] => Mux2.IN1241
conf_str[823] => Mux2.IN1242
conf_str[824] => Mux2.IN1227
conf_str[825] => Mux2.IN1228
conf_str[826] => Mux2.IN1229
conf_str[827] => Mux2.IN1230
conf_str[828] => Mux2.IN1231
conf_str[829] => Mux2.IN1232
conf_str[830] => Mux2.IN1233
conf_str[831] => Mux2.IN1234
conf_str[832] => Mux2.IN1219
conf_str[833] => Mux2.IN1220
conf_str[834] => Mux2.IN1221
conf_str[835] => Mux2.IN1222
conf_str[836] => Mux2.IN1223
conf_str[837] => Mux2.IN1224
conf_str[838] => Mux2.IN1225
conf_str[839] => Mux2.IN1226
conf_str[840] => Mux2.IN1211
conf_str[841] => Mux2.IN1212
conf_str[842] => Mux2.IN1213
conf_str[843] => Mux2.IN1214
conf_str[844] => Mux2.IN1215
conf_str[845] => Mux2.IN1216
conf_str[846] => Mux2.IN1217
conf_str[847] => Mux2.IN1218
conf_str[848] => Mux2.IN1203
conf_str[849] => Mux2.IN1204
conf_str[850] => Mux2.IN1205
conf_str[851] => Mux2.IN1206
conf_str[852] => Mux2.IN1207
conf_str[853] => Mux2.IN1208
conf_str[854] => Mux2.IN1209
conf_str[855] => Mux2.IN1210
conf_str[856] => Mux2.IN1195
conf_str[857] => Mux2.IN1196
conf_str[858] => Mux2.IN1197
conf_str[859] => Mux2.IN1198
conf_str[860] => Mux2.IN1199
conf_str[861] => Mux2.IN1200
conf_str[862] => Mux2.IN1201
conf_str[863] => Mux2.IN1202
conf_str[864] => Mux2.IN1187
conf_str[865] => Mux2.IN1188
conf_str[866] => Mux2.IN1189
conf_str[867] => Mux2.IN1190
conf_str[868] => Mux2.IN1191
conf_str[869] => Mux2.IN1192
conf_str[870] => Mux2.IN1193
conf_str[871] => Mux2.IN1194
conf_str[872] => Mux2.IN1179
conf_str[873] => Mux2.IN1180
conf_str[874] => Mux2.IN1181
conf_str[875] => Mux2.IN1182
conf_str[876] => Mux2.IN1183
conf_str[877] => Mux2.IN1184
conf_str[878] => Mux2.IN1185
conf_str[879] => Mux2.IN1186
conf_str[880] => Mux2.IN1171
conf_str[881] => Mux2.IN1172
conf_str[882] => Mux2.IN1173
conf_str[883] => Mux2.IN1174
conf_str[884] => Mux2.IN1175
conf_str[885] => Mux2.IN1176
conf_str[886] => Mux2.IN1177
conf_str[887] => Mux2.IN1178
conf_str[888] => Mux2.IN1163
conf_str[889] => Mux2.IN1164
conf_str[890] => Mux2.IN1165
conf_str[891] => Mux2.IN1166
conf_str[892] => Mux2.IN1167
conf_str[893] => Mux2.IN1168
conf_str[894] => Mux2.IN1169
conf_str[895] => Mux2.IN1170
conf_str[896] => Mux2.IN1155
conf_str[897] => Mux2.IN1156
conf_str[898] => Mux2.IN1157
conf_str[899] => Mux2.IN1158
conf_str[900] => Mux2.IN1159
conf_str[901] => Mux2.IN1160
conf_str[902] => Mux2.IN1161
conf_str[903] => Mux2.IN1162
conf_str[904] => Mux2.IN1147
conf_str[905] => Mux2.IN1148
conf_str[906] => Mux2.IN1149
conf_str[907] => Mux2.IN1150
conf_str[908] => Mux2.IN1151
conf_str[909] => Mux2.IN1152
conf_str[910] => Mux2.IN1153
conf_str[911] => Mux2.IN1154
conf_str[912] => Mux2.IN1139
conf_str[913] => Mux2.IN1140
conf_str[914] => Mux2.IN1141
conf_str[915] => Mux2.IN1142
conf_str[916] => Mux2.IN1143
conf_str[917] => Mux2.IN1144
conf_str[918] => Mux2.IN1145
conf_str[919] => Mux2.IN1146
conf_str[920] => Mux2.IN1131
conf_str[921] => Mux2.IN1132
conf_str[922] => Mux2.IN1133
conf_str[923] => Mux2.IN1134
conf_str[924] => Mux2.IN1135
conf_str[925] => Mux2.IN1136
conf_str[926] => Mux2.IN1137
conf_str[927] => Mux2.IN1138
conf_str[928] => Mux2.IN1123
conf_str[929] => Mux2.IN1124
conf_str[930] => Mux2.IN1125
conf_str[931] => Mux2.IN1126
conf_str[932] => Mux2.IN1127
conf_str[933] => Mux2.IN1128
conf_str[934] => Mux2.IN1129
conf_str[935] => Mux2.IN1130
conf_str[936] => Mux2.IN1115
conf_str[937] => Mux2.IN1116
conf_str[938] => Mux2.IN1117
conf_str[939] => Mux2.IN1118
conf_str[940] => Mux2.IN1119
conf_str[941] => Mux2.IN1120
conf_str[942] => Mux2.IN1121
conf_str[943] => Mux2.IN1122
conf_str[944] => Mux2.IN1107
conf_str[945] => Mux2.IN1108
conf_str[946] => Mux2.IN1109
conf_str[947] => Mux2.IN1110
conf_str[948] => Mux2.IN1111
conf_str[949] => Mux2.IN1112
conf_str[950] => Mux2.IN1113
conf_str[951] => Mux2.IN1114
conf_str[952] => Mux2.IN1099
conf_str[953] => Mux2.IN1100
conf_str[954] => Mux2.IN1101
conf_str[955] => Mux2.IN1102
conf_str[956] => Mux2.IN1103
conf_str[957] => Mux2.IN1104
conf_str[958] => Mux2.IN1105
conf_str[959] => Mux2.IN1106
conf_str[960] => Mux2.IN1091
conf_str[961] => Mux2.IN1092
conf_str[962] => Mux2.IN1093
conf_str[963] => Mux2.IN1094
conf_str[964] => Mux2.IN1095
conf_str[965] => Mux2.IN1096
conf_str[966] => Mux2.IN1097
conf_str[967] => Mux2.IN1098
conf_str[968] => Mux2.IN1083
conf_str[969] => Mux2.IN1084
conf_str[970] => Mux2.IN1085
conf_str[971] => Mux2.IN1086
conf_str[972] => Mux2.IN1087
conf_str[973] => Mux2.IN1088
conf_str[974] => Mux2.IN1089
conf_str[975] => Mux2.IN1090
conf_str[976] => Mux2.IN1075
conf_str[977] => Mux2.IN1076
conf_str[978] => Mux2.IN1077
conf_str[979] => Mux2.IN1078
conf_str[980] => Mux2.IN1079
conf_str[981] => Mux2.IN1080
conf_str[982] => Mux2.IN1081
conf_str[983] => Mux2.IN1082
conf_str[984] => Mux2.IN1067
conf_str[985] => Mux2.IN1068
conf_str[986] => Mux2.IN1069
conf_str[987] => Mux2.IN1070
conf_str[988] => Mux2.IN1071
conf_str[989] => Mux2.IN1072
conf_str[990] => Mux2.IN1073
conf_str[991] => Mux2.IN1074
conf_str[992] => Mux2.IN1059
conf_str[993] => Mux2.IN1060
conf_str[994] => Mux2.IN1061
conf_str[995] => Mux2.IN1062
conf_str[996] => Mux2.IN1063
conf_str[997] => Mux2.IN1064
conf_str[998] => Mux2.IN1065
conf_str[999] => Mux2.IN1066
conf_str[1000] => Mux2.IN1051
conf_str[1001] => Mux2.IN1052
conf_str[1002] => Mux2.IN1053
conf_str[1003] => Mux2.IN1054
conf_str[1004] => Mux2.IN1055
conf_str[1005] => Mux2.IN1056
conf_str[1006] => Mux2.IN1057
conf_str[1007] => Mux2.IN1058
conf_str[1008] => Mux2.IN1043
conf_str[1009] => Mux2.IN1044
conf_str[1010] => Mux2.IN1045
conf_str[1011] => Mux2.IN1046
conf_str[1012] => Mux2.IN1047
conf_str[1013] => Mux2.IN1048
conf_str[1014] => Mux2.IN1049
conf_str[1015] => Mux2.IN1050
conf_str[1016] => Mux2.IN1035
conf_str[1017] => Mux2.IN1036
conf_str[1018] => Mux2.IN1037
conf_str[1019] => Mux2.IN1038
conf_str[1020] => Mux2.IN1039
conf_str[1021] => Mux2.IN1040
conf_str[1022] => Mux2.IN1041
conf_str[1023] => Mux2.IN1042
conf_str[1024] => Mux2.IN1027
conf_str[1025] => Mux2.IN1028
conf_str[1026] => Mux2.IN1029
conf_str[1027] => Mux2.IN1030
conf_str[1028] => Mux2.IN1031
conf_str[1029] => Mux2.IN1032
conf_str[1030] => Mux2.IN1033
conf_str[1031] => Mux2.IN1034
conf_str[1032] => Mux2.IN1019
conf_str[1033] => Mux2.IN1020
conf_str[1034] => Mux2.IN1021
conf_str[1035] => Mux2.IN1022
conf_str[1036] => Mux2.IN1023
conf_str[1037] => Mux2.IN1024
conf_str[1038] => Mux2.IN1025
conf_str[1039] => Mux2.IN1026
conf_str[1040] => Mux2.IN1011
conf_str[1041] => Mux2.IN1012
conf_str[1042] => Mux2.IN1013
conf_str[1043] => Mux2.IN1014
conf_str[1044] => Mux2.IN1015
conf_str[1045] => Mux2.IN1016
conf_str[1046] => Mux2.IN1017
conf_str[1047] => Mux2.IN1018
conf_str[1048] => Mux2.IN1003
conf_str[1049] => Mux2.IN1004
conf_str[1050] => Mux2.IN1005
conf_str[1051] => Mux2.IN1006
conf_str[1052] => Mux2.IN1007
conf_str[1053] => Mux2.IN1008
conf_str[1054] => Mux2.IN1009
conf_str[1055] => Mux2.IN1010
conf_str[1056] => Mux2.IN995
conf_str[1057] => Mux2.IN996
conf_str[1058] => Mux2.IN997
conf_str[1059] => Mux2.IN998
conf_str[1060] => Mux2.IN999
conf_str[1061] => Mux2.IN1000
conf_str[1062] => Mux2.IN1001
conf_str[1063] => Mux2.IN1002
conf_str[1064] => Mux2.IN987
conf_str[1065] => Mux2.IN988
conf_str[1066] => Mux2.IN989
conf_str[1067] => Mux2.IN990
conf_str[1068] => Mux2.IN991
conf_str[1069] => Mux2.IN992
conf_str[1070] => Mux2.IN993
conf_str[1071] => Mux2.IN994
conf_str[1072] => Mux2.IN979
conf_str[1073] => Mux2.IN980
conf_str[1074] => Mux2.IN981
conf_str[1075] => Mux2.IN982
conf_str[1076] => Mux2.IN983
conf_str[1077] => Mux2.IN984
conf_str[1078] => Mux2.IN985
conf_str[1079] => Mux2.IN986
conf_str[1080] => Mux2.IN971
conf_str[1081] => Mux2.IN972
conf_str[1082] => Mux2.IN973
conf_str[1083] => Mux2.IN974
conf_str[1084] => Mux2.IN975
conf_str[1085] => Mux2.IN976
conf_str[1086] => Mux2.IN977
conf_str[1087] => Mux2.IN978
conf_str[1088] => Mux2.IN963
conf_str[1089] => Mux2.IN964
conf_str[1090] => Mux2.IN965
conf_str[1091] => Mux2.IN966
conf_str[1092] => Mux2.IN967
conf_str[1093] => Mux2.IN968
conf_str[1094] => Mux2.IN969
conf_str[1095] => Mux2.IN970
conf_str[1096] => Mux2.IN955
conf_str[1097] => Mux2.IN956
conf_str[1098] => Mux2.IN957
conf_str[1099] => Mux2.IN958
conf_str[1100] => Mux2.IN959
conf_str[1101] => Mux2.IN960
conf_str[1102] => Mux2.IN961
conf_str[1103] => Mux2.IN962
conf_str[1104] => Mux2.IN947
conf_str[1105] => Mux2.IN948
conf_str[1106] => Mux2.IN949
conf_str[1107] => Mux2.IN950
conf_str[1108] => Mux2.IN951
conf_str[1109] => Mux2.IN952
conf_str[1110] => Mux2.IN953
conf_str[1111] => Mux2.IN954
conf_str[1112] => Mux2.IN939
conf_str[1113] => Mux2.IN940
conf_str[1114] => Mux2.IN941
conf_str[1115] => Mux2.IN942
conf_str[1116] => Mux2.IN943
conf_str[1117] => Mux2.IN944
conf_str[1118] => Mux2.IN945
conf_str[1119] => Mux2.IN946
conf_str[1120] => Mux2.IN931
conf_str[1121] => Mux2.IN932
conf_str[1122] => Mux2.IN933
conf_str[1123] => Mux2.IN934
conf_str[1124] => Mux2.IN935
conf_str[1125] => Mux2.IN936
conf_str[1126] => Mux2.IN937
conf_str[1127] => Mux2.IN938
conf_str[1128] => Mux2.IN923
conf_str[1129] => Mux2.IN924
conf_str[1130] => Mux2.IN925
conf_str[1131] => Mux2.IN926
conf_str[1132] => Mux2.IN927
conf_str[1133] => Mux2.IN928
conf_str[1134] => Mux2.IN929
conf_str[1135] => Mux2.IN930
conf_str[1136] => Mux2.IN915
conf_str[1137] => Mux2.IN916
conf_str[1138] => Mux2.IN917
conf_str[1139] => Mux2.IN918
conf_str[1140] => Mux2.IN919
conf_str[1141] => Mux2.IN920
conf_str[1142] => Mux2.IN921
conf_str[1143] => Mux2.IN922
conf_str[1144] => Mux2.IN907
conf_str[1145] => Mux2.IN908
conf_str[1146] => Mux2.IN909
conf_str[1147] => Mux2.IN910
conf_str[1148] => Mux2.IN911
conf_str[1149] => Mux2.IN912
conf_str[1150] => Mux2.IN913
conf_str[1151] => Mux2.IN914
conf_str[1152] => Mux2.IN899
conf_str[1153] => Mux2.IN900
conf_str[1154] => Mux2.IN901
conf_str[1155] => Mux2.IN902
conf_str[1156] => Mux2.IN903
conf_str[1157] => Mux2.IN904
conf_str[1158] => Mux2.IN905
conf_str[1159] => Mux2.IN906
conf_str[1160] => Mux2.IN891
conf_str[1161] => Mux2.IN892
conf_str[1162] => Mux2.IN893
conf_str[1163] => Mux2.IN894
conf_str[1164] => Mux2.IN895
conf_str[1165] => Mux2.IN896
conf_str[1166] => Mux2.IN897
conf_str[1167] => Mux2.IN898
conf_str[1168] => Mux2.IN883
conf_str[1169] => Mux2.IN884
conf_str[1170] => Mux2.IN885
conf_str[1171] => Mux2.IN886
conf_str[1172] => Mux2.IN887
conf_str[1173] => Mux2.IN888
conf_str[1174] => Mux2.IN889
conf_str[1175] => Mux2.IN890
conf_str[1176] => Mux2.IN875
conf_str[1177] => Mux2.IN876
conf_str[1178] => Mux2.IN877
conf_str[1179] => Mux2.IN878
conf_str[1180] => Mux2.IN879
conf_str[1181] => Mux2.IN880
conf_str[1182] => Mux2.IN881
conf_str[1183] => Mux2.IN882
conf_str[1184] => Mux2.IN867
conf_str[1185] => Mux2.IN868
conf_str[1186] => Mux2.IN869
conf_str[1187] => Mux2.IN870
conf_str[1188] => Mux2.IN871
conf_str[1189] => Mux2.IN872
conf_str[1190] => Mux2.IN873
conf_str[1191] => Mux2.IN874
conf_str[1192] => Mux2.IN859
conf_str[1193] => Mux2.IN860
conf_str[1194] => Mux2.IN861
conf_str[1195] => Mux2.IN862
conf_str[1196] => Mux2.IN863
conf_str[1197] => Mux2.IN864
conf_str[1198] => Mux2.IN865
conf_str[1199] => Mux2.IN866
conf_str[1200] => Mux2.IN851
conf_str[1201] => Mux2.IN852
conf_str[1202] => Mux2.IN853
conf_str[1203] => Mux2.IN854
conf_str[1204] => Mux2.IN855
conf_str[1205] => Mux2.IN856
conf_str[1206] => Mux2.IN857
conf_str[1207] => Mux2.IN858
conf_str[1208] => Mux2.IN843
conf_str[1209] => Mux2.IN844
conf_str[1210] => Mux2.IN845
conf_str[1211] => Mux2.IN846
conf_str[1212] => Mux2.IN847
conf_str[1213] => Mux2.IN848
conf_str[1214] => Mux2.IN849
conf_str[1215] => Mux2.IN850
conf_str[1216] => Mux2.IN835
conf_str[1217] => Mux2.IN836
conf_str[1218] => Mux2.IN837
conf_str[1219] => Mux2.IN838
conf_str[1220] => Mux2.IN839
conf_str[1221] => Mux2.IN840
conf_str[1222] => Mux2.IN841
conf_str[1223] => Mux2.IN842
conf_str[1224] => Mux2.IN827
conf_str[1225] => Mux2.IN828
conf_str[1226] => Mux2.IN829
conf_str[1227] => Mux2.IN830
conf_str[1228] => Mux2.IN831
conf_str[1229] => Mux2.IN832
conf_str[1230] => Mux2.IN833
conf_str[1231] => Mux2.IN834
conf_str[1232] => Mux2.IN819
conf_str[1233] => Mux2.IN820
conf_str[1234] => Mux2.IN821
conf_str[1235] => Mux2.IN822
conf_str[1236] => Mux2.IN823
conf_str[1237] => Mux2.IN824
conf_str[1238] => Mux2.IN825
conf_str[1239] => Mux2.IN826
conf_str[1240] => Mux2.IN811
conf_str[1241] => Mux2.IN812
conf_str[1242] => Mux2.IN813
conf_str[1243] => Mux2.IN814
conf_str[1244] => Mux2.IN815
conf_str[1245] => Mux2.IN816
conf_str[1246] => Mux2.IN817
conf_str[1247] => Mux2.IN818
conf_str[1248] => Mux2.IN803
conf_str[1249] => Mux2.IN804
conf_str[1250] => Mux2.IN805
conf_str[1251] => Mux2.IN806
conf_str[1252] => Mux2.IN807
conf_str[1253] => Mux2.IN808
conf_str[1254] => Mux2.IN809
conf_str[1255] => Mux2.IN810
conf_str[1256] => Mux2.IN795
conf_str[1257] => Mux2.IN796
conf_str[1258] => Mux2.IN797
conf_str[1259] => Mux2.IN798
conf_str[1260] => Mux2.IN799
conf_str[1261] => Mux2.IN800
conf_str[1262] => Mux2.IN801
conf_str[1263] => Mux2.IN802
conf_str[1264] => Mux2.IN787
conf_str[1265] => Mux2.IN788
conf_str[1266] => Mux2.IN789
conf_str[1267] => Mux2.IN790
conf_str[1268] => Mux2.IN791
conf_str[1269] => Mux2.IN792
conf_str[1270] => Mux2.IN793
conf_str[1271] => Mux2.IN794
conf_str[1272] => Mux2.IN779
conf_str[1273] => Mux2.IN780
conf_str[1274] => Mux2.IN781
conf_str[1275] => Mux2.IN782
conf_str[1276] => Mux2.IN783
conf_str[1277] => Mux2.IN784
conf_str[1278] => Mux2.IN785
conf_str[1279] => Mux2.IN786
conf_str[1280] => Mux2.IN771
conf_str[1281] => Mux2.IN772
conf_str[1282] => Mux2.IN773
conf_str[1283] => Mux2.IN774
conf_str[1284] => Mux2.IN775
conf_str[1285] => Mux2.IN776
conf_str[1286] => Mux2.IN777
conf_str[1287] => Mux2.IN778
conf_str[1288] => Mux2.IN763
conf_str[1289] => Mux2.IN764
conf_str[1290] => Mux2.IN765
conf_str[1291] => Mux2.IN766
conf_str[1292] => Mux2.IN767
conf_str[1293] => Mux2.IN768
conf_str[1294] => Mux2.IN769
conf_str[1295] => Mux2.IN770
conf_str[1296] => Mux2.IN755
conf_str[1297] => Mux2.IN756
conf_str[1298] => Mux2.IN757
conf_str[1299] => Mux2.IN758
conf_str[1300] => Mux2.IN759
conf_str[1301] => Mux2.IN760
conf_str[1302] => Mux2.IN761
conf_str[1303] => Mux2.IN762
conf_str[1304] => Mux2.IN747
conf_str[1305] => Mux2.IN748
conf_str[1306] => Mux2.IN749
conf_str[1307] => Mux2.IN750
conf_str[1308] => Mux2.IN751
conf_str[1309] => Mux2.IN752
conf_str[1310] => Mux2.IN753
conf_str[1311] => Mux2.IN754
conf_str[1312] => Mux2.IN739
conf_str[1313] => Mux2.IN740
conf_str[1314] => Mux2.IN741
conf_str[1315] => Mux2.IN742
conf_str[1316] => Mux2.IN743
conf_str[1317] => Mux2.IN744
conf_str[1318] => Mux2.IN745
conf_str[1319] => Mux2.IN746
conf_str[1320] => Mux2.IN731
conf_str[1321] => Mux2.IN732
conf_str[1322] => Mux2.IN733
conf_str[1323] => Mux2.IN734
conf_str[1324] => Mux2.IN735
conf_str[1325] => Mux2.IN736
conf_str[1326] => Mux2.IN737
conf_str[1327] => Mux2.IN738
conf_str[1328] => Mux2.IN723
conf_str[1329] => Mux2.IN724
conf_str[1330] => Mux2.IN725
conf_str[1331] => Mux2.IN726
conf_str[1332] => Mux2.IN727
conf_str[1333] => Mux2.IN728
conf_str[1334] => Mux2.IN729
conf_str[1335] => Mux2.IN730
conf_str[1336] => Mux2.IN715
conf_str[1337] => Mux2.IN716
conf_str[1338] => Mux2.IN717
conf_str[1339] => Mux2.IN718
conf_str[1340] => Mux2.IN719
conf_str[1341] => Mux2.IN720
conf_str[1342] => Mux2.IN721
conf_str[1343] => Mux2.IN722
conf_str[1344] => Mux2.IN707
conf_str[1345] => Mux2.IN708
conf_str[1346] => Mux2.IN709
conf_str[1347] => Mux2.IN710
conf_str[1348] => Mux2.IN711
conf_str[1349] => Mux2.IN712
conf_str[1350] => Mux2.IN713
conf_str[1351] => Mux2.IN714
conf_str[1352] => Mux2.IN699
conf_str[1353] => Mux2.IN700
conf_str[1354] => Mux2.IN701
conf_str[1355] => Mux2.IN702
conf_str[1356] => Mux2.IN703
conf_str[1357] => Mux2.IN704
conf_str[1358] => Mux2.IN705
conf_str[1359] => Mux2.IN706
conf_str[1360] => Mux2.IN691
conf_str[1361] => Mux2.IN692
conf_str[1362] => Mux2.IN693
conf_str[1363] => Mux2.IN694
conf_str[1364] => Mux2.IN695
conf_str[1365] => Mux2.IN696
conf_str[1366] => Mux2.IN697
conf_str[1367] => Mux2.IN698
conf_str[1368] => Mux2.IN683
conf_str[1369] => Mux2.IN684
conf_str[1370] => Mux2.IN685
conf_str[1371] => Mux2.IN686
conf_str[1372] => Mux2.IN687
conf_str[1373] => Mux2.IN688
conf_str[1374] => Mux2.IN689
conf_str[1375] => Mux2.IN690
conf_str[1376] => Mux2.IN675
conf_str[1377] => Mux2.IN676
conf_str[1378] => Mux2.IN677
conf_str[1379] => Mux2.IN678
conf_str[1380] => Mux2.IN679
conf_str[1381] => Mux2.IN680
conf_str[1382] => Mux2.IN681
conf_str[1383] => Mux2.IN682
conf_str[1384] => Mux2.IN667
conf_str[1385] => Mux2.IN668
conf_str[1386] => Mux2.IN669
conf_str[1387] => Mux2.IN670
conf_str[1388] => Mux2.IN671
conf_str[1389] => Mux2.IN672
conf_str[1390] => Mux2.IN673
conf_str[1391] => Mux2.IN674
conf_str[1392] => Mux2.IN659
conf_str[1393] => Mux2.IN660
conf_str[1394] => Mux2.IN661
conf_str[1395] => Mux2.IN662
conf_str[1396] => Mux2.IN663
conf_str[1397] => Mux2.IN664
conf_str[1398] => Mux2.IN665
conf_str[1399] => Mux2.IN666
conf_str[1400] => Mux2.IN651
conf_str[1401] => Mux2.IN652
conf_str[1402] => Mux2.IN653
conf_str[1403] => Mux2.IN654
conf_str[1404] => Mux2.IN655
conf_str[1405] => Mux2.IN656
conf_str[1406] => Mux2.IN657
conf_str[1407] => Mux2.IN658
conf_str[1408] => Mux2.IN643
conf_str[1409] => Mux2.IN644
conf_str[1410] => Mux2.IN645
conf_str[1411] => Mux2.IN646
conf_str[1412] => Mux2.IN647
conf_str[1413] => Mux2.IN648
conf_str[1414] => Mux2.IN649
conf_str[1415] => Mux2.IN650
conf_str[1416] => Mux2.IN635
conf_str[1417] => Mux2.IN636
conf_str[1418] => Mux2.IN637
conf_str[1419] => Mux2.IN638
conf_str[1420] => Mux2.IN639
conf_str[1421] => Mux2.IN640
conf_str[1422] => Mux2.IN641
conf_str[1423] => Mux2.IN642
conf_str[1424] => Mux2.IN627
conf_str[1425] => Mux2.IN628
conf_str[1426] => Mux2.IN629
conf_str[1427] => Mux2.IN630
conf_str[1428] => Mux2.IN631
conf_str[1429] => Mux2.IN632
conf_str[1430] => Mux2.IN633
conf_str[1431] => Mux2.IN634
conf_str[1432] => Mux2.IN619
conf_str[1433] => Mux2.IN620
conf_str[1434] => Mux2.IN621
conf_str[1435] => Mux2.IN622
conf_str[1436] => Mux2.IN623
conf_str[1437] => Mux2.IN624
conf_str[1438] => Mux2.IN625
conf_str[1439] => Mux2.IN626
conf_str[1440] => Mux2.IN611
conf_str[1441] => Mux2.IN612
conf_str[1442] => Mux2.IN613
conf_str[1443] => Mux2.IN614
conf_str[1444] => Mux2.IN615
conf_str[1445] => Mux2.IN616
conf_str[1446] => Mux2.IN617
conf_str[1447] => Mux2.IN618
conf_str[1448] => Mux2.IN603
conf_str[1449] => Mux2.IN604
conf_str[1450] => Mux2.IN605
conf_str[1451] => Mux2.IN606
conf_str[1452] => Mux2.IN607
conf_str[1453] => Mux2.IN608
conf_str[1454] => Mux2.IN609
conf_str[1455] => Mux2.IN610
conf_str[1456] => Mux2.IN595
conf_str[1457] => Mux2.IN596
conf_str[1458] => Mux2.IN597
conf_str[1459] => Mux2.IN598
conf_str[1460] => Mux2.IN599
conf_str[1461] => Mux2.IN600
conf_str[1462] => Mux2.IN601
conf_str[1463] => Mux2.IN602
conf_str[1464] => Mux2.IN587
conf_str[1465] => Mux2.IN588
conf_str[1466] => Mux2.IN589
conf_str[1467] => Mux2.IN590
conf_str[1468] => Mux2.IN591
conf_str[1469] => Mux2.IN592
conf_str[1470] => Mux2.IN593
conf_str[1471] => Mux2.IN594
conf_str[1472] => Mux2.IN579
conf_str[1473] => Mux2.IN580
conf_str[1474] => Mux2.IN581
conf_str[1475] => Mux2.IN582
conf_str[1476] => Mux2.IN583
conf_str[1477] => Mux2.IN584
conf_str[1478] => Mux2.IN585
conf_str[1479] => Mux2.IN586
conf_str[1480] => Mux2.IN571
conf_str[1481] => Mux2.IN572
conf_str[1482] => Mux2.IN573
conf_str[1483] => Mux2.IN574
conf_str[1484] => Mux2.IN575
conf_str[1485] => Mux2.IN576
conf_str[1486] => Mux2.IN577
conf_str[1487] => Mux2.IN578
conf_str[1488] => Mux2.IN563
conf_str[1489] => Mux2.IN564
conf_str[1490] => Mux2.IN565
conf_str[1491] => Mux2.IN566
conf_str[1492] => Mux2.IN567
conf_str[1493] => Mux2.IN568
conf_str[1494] => Mux2.IN569
conf_str[1495] => Mux2.IN570
conf_str[1496] => Mux2.IN555
conf_str[1497] => Mux2.IN556
conf_str[1498] => Mux2.IN557
conf_str[1499] => Mux2.IN558
conf_str[1500] => Mux2.IN559
conf_str[1501] => Mux2.IN560
conf_str[1502] => Mux2.IN561
conf_str[1503] => Mux2.IN562
conf_str[1504] => Mux2.IN547
conf_str[1505] => Mux2.IN548
conf_str[1506] => Mux2.IN549
conf_str[1507] => Mux2.IN550
conf_str[1508] => Mux2.IN551
conf_str[1509] => Mux2.IN552
conf_str[1510] => Mux2.IN553
conf_str[1511] => Mux2.IN554
conf_str[1512] => Mux2.IN539
conf_str[1513] => Mux2.IN540
conf_str[1514] => Mux2.IN541
conf_str[1515] => Mux2.IN542
conf_str[1516] => Mux2.IN543
conf_str[1517] => Mux2.IN544
conf_str[1518] => Mux2.IN545
conf_str[1519] => Mux2.IN546
conf_str[1520] => Mux2.IN531
conf_str[1521] => Mux2.IN532
conf_str[1522] => Mux2.IN533
conf_str[1523] => Mux2.IN534
conf_str[1524] => Mux2.IN535
conf_str[1525] => Mux2.IN536
conf_str[1526] => Mux2.IN537
conf_str[1527] => Mux2.IN538
conf_str[1528] => Mux2.IN523
conf_str[1529] => Mux2.IN524
conf_str[1530] => Mux2.IN525
conf_str[1531] => Mux2.IN526
conf_str[1532] => Mux2.IN527
conf_str[1533] => Mux2.IN528
conf_str[1534] => Mux2.IN529
conf_str[1535] => Mux2.IN530
conf_str[1536] => Mux2.IN515
conf_str[1537] => Mux2.IN516
conf_str[1538] => Mux2.IN517
conf_str[1539] => Mux2.IN518
conf_str[1540] => Mux2.IN519
conf_str[1541] => Mux2.IN520
conf_str[1542] => Mux2.IN521
conf_str[1543] => Mux2.IN522
conf_str[1544] => Mux2.IN507
conf_str[1545] => Mux2.IN508
conf_str[1546] => Mux2.IN509
conf_str[1547] => Mux2.IN510
conf_str[1548] => Mux2.IN511
conf_str[1549] => Mux2.IN512
conf_str[1550] => Mux2.IN513
conf_str[1551] => Mux2.IN514
conf_str[1552] => Mux2.IN499
conf_str[1553] => Mux2.IN500
conf_str[1554] => Mux2.IN501
conf_str[1555] => Mux2.IN502
conf_str[1556] => Mux2.IN503
conf_str[1557] => Mux2.IN504
conf_str[1558] => Mux2.IN505
conf_str[1559] => Mux2.IN506
conf_str[1560] => Mux2.IN491
conf_str[1561] => Mux2.IN492
conf_str[1562] => Mux2.IN493
conf_str[1563] => Mux2.IN494
conf_str[1564] => Mux2.IN495
conf_str[1565] => Mux2.IN496
conf_str[1566] => Mux2.IN497
conf_str[1567] => Mux2.IN498
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[0] <= core_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[1] <= core_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[2] <= core_mod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[3] <= core_mod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[4] <= core_mod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[5] <= core_mod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[6] <= core_mod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= ioctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[0] <= <GND>
ioctl_fileext[1] <= <GND>
ioctl_fileext[2] <= <GND>
ioctl_fileext[3] <= <GND>
ioctl_fileext[4] <= <GND>
ioctl_fileext[5] <= <GND>
ioctl_fileext[6] <= <GND>
ioctl_fileext[7] <= <GND>
ioctl_fileext[8] <= <GND>
ioctl_fileext[9] <= <GND>
ioctl_fileext[10] <= <GND>
ioctl_fileext[11] <= <GND>
ioctl_fileext[12] <= <GND>
ioctl_fileext[13] <= <GND>
ioctl_fileext[14] <= <GND>
ioctl_fileext[15] <= <GND>
ioctl_fileext[16] <= <GND>
ioctl_fileext[17] <= <GND>
ioctl_fileext[18] <= <GND>
ioctl_fileext[19] <= <GND>
ioctl_fileext[20] <= <GND>
ioctl_fileext[21] <= <GND>
ioctl_fileext[22] <= <GND>
ioctl_fileext[23] <= <GND>
ioctl_filesize[0] <= <GND>
ioctl_filesize[1] <= <GND>
ioctl_filesize[2] <= <GND>
ioctl_filesize[3] <= <GND>
ioctl_filesize[4] <= <GND>
ioctl_filesize[5] <= <GND>
ioctl_filesize[6] <= <GND>
ioctl_filesize[7] <= <GND>
ioctl_filesize[8] <= <GND>
ioctl_filesize[9] <= <GND>
ioctl_filesize[10] <= <GND>
ioctl_filesize[11] <= <GND>
ioctl_filesize[12] <= <GND>
ioctl_filesize[13] <= <GND>
ioctl_filesize[14] <= <GND>
ioctl_filesize[15] <= <GND>
ioctl_filesize[16] <= <GND>
ioctl_filesize[17] <= <GND>
ioctl_filesize[18] <= <GND>
ioctl_filesize[19] <= <GND>
ioctl_filesize[20] <= <GND>
ioctl_filesize[21] <= <GND>
ioctl_filesize[22] <= <GND>
ioctl_filesize[23] <= <GND>
ioctl_filesize[24] <= <GND>
ioctl_filesize[25] <= <GND>
ioctl_filesize[26] <= <GND>
ioctl_filesize[27] <= <GND>
ioctl_filesize[28] <= <GND>
ioctl_filesize[29] <= <GND>
ioctl_filesize[30] <= <GND>
ioctl_filesize[31] <= <GND>


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|osd:osd
clk_sys => VSync_out~reg0.CLK
clk_sys => HSync_out~reg0.CLK
clk_sys => B_out[0]~reg0.CLK
clk_sys => B_out[1]~reg0.CLK
clk_sys => B_out[2]~reg0.CLK
clk_sys => B_out[3]~reg0.CLK
clk_sys => B_out[4]~reg0.CLK
clk_sys => B_out[5]~reg0.CLK
clk_sys => G_out[0]~reg0.CLK
clk_sys => G_out[1]~reg0.CLK
clk_sys => G_out[2]~reg0.CLK
clk_sys => G_out[3]~reg0.CLK
clk_sys => G_out[4]~reg0.CLK
clk_sys => G_out[5]~reg0.CLK
clk_sys => R_out[0]~reg0.CLK
clk_sys => R_out[1]~reg0.CLK
clk_sys => R_out[2]~reg0.CLK
clk_sys => R_out[3]~reg0.CLK
clk_sys => R_out[4]~reg0.CLK
clk_sys => R_out[5]~reg0.CLK
clk_sys => back_pixel.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vsD2.CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => hsD2.CLK
clk_sys => hsD.CLK
clk_sys => doublescan.CLK
clk_sys => dsp_height[0].CLK
clk_sys => dsp_height[1].CLK
clk_sys => dsp_height[2].CLK
clk_sys => dsp_height[3].CLK
clk_sys => dsp_height[4].CLK
clk_sys => dsp_height[5].CLK
clk_sys => dsp_height[6].CLK
clk_sys => dsp_height[7].CLK
clk_sys => dsp_height[8].CLK
clk_sys => dsp_height[9].CLK
clk_sys => vs_pol.CLK
clk_sys => dsp_width[1].CLK
clk_sys => dsp_width[2].CLK
clk_sys => dsp_width[3].CLK
clk_sys => dsp_width[4].CLK
clk_sys => dsp_width[5].CLK
clk_sys => dsp_width[6].CLK
clk_sys => dsp_width[7].CLK
clk_sys => dsp_width[8].CLK
clk_sys => dsp_width[9].CLK
clk_sys => hs_pol.CLK
clk_sys => osd_shown~reg0.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => pixsz[3].CLK
clk_sys => pixsz[4].CLK
clk_sys => pixsz[5].CLK
clk_sys => pixsz[6].CLK
clk_sys => pixsz[7].CLK
clk_sys => pixsz[8].CLK
clk_sys => pixsz[9].CLK
clk_sys => pixsz[10].CLK
clk_sys => pixsz[11].CLK
clk_sys => pixsz[12].CLK
clk_sys => pixsz[13].CLK
clk_sys => pixsz[14].CLK
clk_sys => pixsz[15].CLK
clk_sys => pixsz[16].CLK
clk_sys => pixsz[17].CLK
clk_sys => pixsz[18].CLK
clk_sys => pixsz[19].CLK
clk_sys => pixsz[20].CLK
clk_sys => pixsz[21].CLK
clk_sys => pixsz[22].CLK
clk_sys => pixsz[23].CLK
clk_sys => pixsz[24].CLK
clk_sys => pixsz[25].CLK
clk_sys => pixsz[26].CLK
clk_sys => pixsz[27].CLK
clk_sys => pixsz[28].CLK
clk_sys => pixsz[29].CLK
clk_sys => pixsz[30].CLK
clk_sys => pixsz[31].CLK
clk_sys => ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => pixcnt[3].CLK
clk_sys => pixcnt[4].CLK
clk_sys => pixcnt[5].CLK
clk_sys => pixcnt[6].CLK
clk_sys => pixcnt[7].CLK
clk_sys => pixcnt[8].CLK
clk_sys => pixcnt[9].CLK
clk_sys => pixcnt[10].CLK
clk_sys => pixcnt[11].CLK
clk_sys => pixcnt[12].CLK
clk_sys => pixcnt[13].CLK
clk_sys => pixcnt[14].CLK
clk_sys => pixcnt[15].CLK
clk_sys => pixcnt[16].CLK
clk_sys => pixcnt[17].CLK
clk_sys => pixcnt[18].CLK
clk_sys => pixcnt[19].CLK
clk_sys => pixcnt[20].CLK
clk_sys => pixcnt[21].CLK
clk_sys => pixcnt[22].CLK
clk_sys => pixcnt[23].CLK
clk_sys => pixcnt[24].CLK
clk_sys => pixcnt[25].CLK
clk_sys => pixcnt[26].CLK
clk_sys => pixcnt[27].CLK
clk_sys => pixcnt[28].CLK
clk_sys => pixcnt[29].CLK
clk_sys => pixcnt[30].CLK
clk_sys => pixcnt[31].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[0] => back_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => comb.IN1
HSync => HSync_out~reg0.DATAIN
HSync => hs.DATAIN
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => comb.IN1
VSync => VSync_out~reg0.DATAIN
VSync => vsD.DATAIN
R_out[0] <= R_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HSync_out <= HSync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSync_out <= VSync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_shown <= osd_shown~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|rgb2ypbpr:u_rgb2ypbpr
red[0] => Add0.IN12
red[0] => Add2.IN15
red[0] => Add6.IN12
red[0] => Add7.IN20
red[0] => Add14.IN12
red[0] => Add15.IN16
red[0] => Add21.IN30
red[0] => Add8.IN11
red[1] => Add0.IN11
red[1] => Add2.IN14
red[1] => Add6.IN11
red[1] => Add7.IN18
red[1] => Add7.IN19
red[1] => Add14.IN10
red[1] => Add14.IN11
red[1] => Add15.IN15
red[2] => Add0.IN10
red[2] => Add2.IN13
red[2] => Add6.IN10
red[2] => Add7.IN16
red[2] => Add7.IN17
red[2] => Add14.IN8
red[2] => Add14.IN9
red[2] => Add15.IN14
red[3] => Add0.IN9
red[3] => Add2.IN12
red[3] => Add6.IN8
red[3] => Add6.IN9
red[3] => Add7.IN15
red[3] => Add14.IN6
red[3] => Add14.IN7
red[3] => Add15.IN13
red[4] => Add0.IN8
red[4] => Add2.IN11
red[4] => Add6.IN6
red[4] => Add6.IN7
red[4] => Add7.IN14
red[4] => Add14.IN4
red[4] => Add14.IN5
red[4] => Add15.IN12
red[5] => Add0.IN6
red[5] => Add0.IN7
red[5] => Add6.IN4
red[5] => Add6.IN5
red[5] => Add7.IN13
red[5] => Add14.IN2
red[5] => Add14.IN3
red[5] => Add15.IN11
green[0] => Add2.IN26
green[0] => Add5.IN27
green[0] => Add9.IN12
green[0] => Add10.IN20
green[0] => Add17.IN12
green[0] => Add18.IN18
green[0] => Add19.IN22
green[0] => Add20.IN26
green[0] => Add11.IN26
green[0] => Add21.IN5
green[1] => Add2.IN24
green[1] => Add2.IN25
green[1] => Add9.IN11
green[1] => Add10.IN19
green[1] => Add17.IN11
green[1] => Add18.IN16
green[1] => Add18.IN17
green[1] => Add19.IN21
green[1] => Add20.IN25
green[1] => Add11.IN25
green[2] => Add2.IN22
green[2] => Add2.IN23
green[2] => Add9.IN10
green[2] => Add10.IN17
green[2] => Add10.IN18
green[2] => Add17.IN9
green[2] => Add17.IN10
green[2] => Add18.IN15
green[2] => Add19.IN20
green[2] => Add20.IN24
green[3] => Add2.IN20
green[3] => Add2.IN21
green[3] => Add9.IN8
green[3] => Add9.IN9
green[3] => Add10.IN16
green[3] => Add17.IN7
green[3] => Add17.IN8
green[3] => Add18.IN14
green[3] => Add19.IN19
green[3] => Add20.IN23
green[4] => Add2.IN18
green[4] => Add2.IN19
green[4] => Add9.IN6
green[4] => Add9.IN7
green[4] => Add10.IN15
green[4] => Add17.IN5
green[4] => Add17.IN6
green[4] => Add18.IN13
green[4] => Add19.IN18
green[4] => Add20.IN22
green[5] => Add2.IN16
green[5] => Add2.IN17
green[5] => Add9.IN4
green[5] => Add9.IN5
green[5] => Add10.IN14
green[5] => Add17.IN3
green[5] => Add17.IN4
green[5] => Add18.IN12
green[5] => Add19.IN17
green[5] => Add20.IN21
blue[0] => Add3.IN12
blue[0] => Add4.IN16
blue[0] => Add5.IN30
blue[0] => Add12.IN16
blue[0] => Add13.IN26
blue[0] => Add22.IN12
blue[0] => Add23.IN32
blue[1] => Add3.IN10
blue[1] => Add3.IN11
blue[1] => Add5.IN29
blue[1] => Add12.IN15
blue[1] => Add22.IN11
blue[1] => Add23.IN31
blue[2] => Add3.IN8
blue[2] => Add3.IN9
blue[2] => Add5.IN28
blue[2] => Add12.IN14
blue[2] => Add22.IN10
blue[2] => Add23.IN30
blue[3] => Add3.IN6
blue[3] => Add3.IN7
blue[3] => Add4.IN15
blue[3] => Add12.IN13
blue[3] => Add22.IN8
blue[3] => Add22.IN9
blue[4] => Add3.IN4
blue[4] => Add3.IN5
blue[4] => Add4.IN14
blue[4] => Add12.IN12
blue[4] => Add22.IN6
blue[4] => Add22.IN7
blue[5] => Add3.IN2
blue[5] => Add3.IN3
blue[5] => Add4.IN13
blue[5] => Add12.IN11
blue[5] => Add22.IN4
blue[5] => Add22.IN5
y[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pb[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
pb[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
pb[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pb[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pb[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pb[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pr[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pr[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pr[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pr[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pr[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pr[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_mc2_base:u_base|joystick_sega:joystick
joy0[0] => sega1_s.DATAB
joy0[0] => Mux12.IN9
joy0[0] => process_0.IN0
joy0[1] => sega1_s.DATAB
joy0[1] => Mux11.IN9
joy0[1] => process_0.IN1
joy0[2] => sega1_s.DATAB
joy0[2] => Mux10.IN9
joy0[2] => process_0.IN0
joy0[3] => sega1_s.DATAB
joy0[3] => Mux9.IN9
joy0[3] => process_0.IN1
joy0[4] => Mux6.IN9
joy0[4] => Mux8.IN10
joy0[5] => sega1_s.DATAB
joy0[5] => sega1_s.DATAA
joy0[5] => Mux7.IN10
joy1[0] => sega2_s.DATAB
joy1[0] => Mux24.IN9
joy1[0] => process_0.IN0
joy1[1] => sega2_s.DATAB
joy1[1] => Mux23.IN9
joy1[1] => process_0.IN1
joy1[2] => sega2_s.DATAB
joy1[2] => Mux22.IN9
joy1[2] => process_0.IN0
joy1[3] => sega2_s.DATAB
joy1[3] => Mux21.IN9
joy1[3] => process_0.IN1
joy1[4] => Mux18.IN9
joy1[4] => Mux20.IN10
joy1[5] => sega2_s.DATAB
joy1[5] => sega2_s.DATAA
joy1[5] => Mux19.IN10
player1[0] <= sega1_s[0].DB_MAX_OUTPUT_PORT_TYPE
player1[1] <= sega1_s[1].DB_MAX_OUTPUT_PORT_TYPE
player1[2] <= sega1_s[2].DB_MAX_OUTPUT_PORT_TYPE
player1[3] <= sega1_s[3].DB_MAX_OUTPUT_PORT_TYPE
player1[4] <= sega1_s[4].DB_MAX_OUTPUT_PORT_TYPE
player1[5] <= sega1_s[5].DB_MAX_OUTPUT_PORT_TYPE
player1[6] <= sega1_s[6].DB_MAX_OUTPUT_PORT_TYPE
player1[7] <= sega1_s[7].DB_MAX_OUTPUT_PORT_TYPE
player1[8] <= sega1_s[8].DB_MAX_OUTPUT_PORT_TYPE
player1[9] <= sega1_s[9].DB_MAX_OUTPUT_PORT_TYPE
player1[10] <= sega1_s[10].DB_MAX_OUTPUT_PORT_TYPE
player1[11] <= sega1_s[11].DB_MAX_OUTPUT_PORT_TYPE
player2[0] <= sega2_s[0].DB_MAX_OUTPUT_PORT_TYPE
player2[1] <= sega2_s[1].DB_MAX_OUTPUT_PORT_TYPE
player2[2] <= sega2_s[2].DB_MAX_OUTPUT_PORT_TYPE
player2[3] <= sega2_s[3].DB_MAX_OUTPUT_PORT_TYPE
player2[4] <= sega2_s[4].DB_MAX_OUTPUT_PORT_TYPE
player2[5] <= sega2_s[5].DB_MAX_OUTPUT_PORT_TYPE
player2[6] <= sega2_s[6].DB_MAX_OUTPUT_PORT_TYPE
player2[7] <= sega2_s[7].DB_MAX_OUTPUT_PORT_TYPE
player2[8] <= sega2_s[8].DB_MAX_OUTPUT_PORT_TYPE
player2[9] <= sega2_s[9].DB_MAX_OUTPUT_PORT_TYPE
player2[10] <= sega2_s[10].DB_MAX_OUTPUT_PORT_TYPE
player2[11] <= sega2_s[11].DB_MAX_OUTPUT_PORT_TYPE
sega_clk => sega2_s[0].CLK
sega_clk => sega2_s[1].CLK
sega_clk => sega2_s[2].CLK
sega_clk => sega2_s[3].CLK
sega_clk => sega2_s[4].CLK
sega_clk => sega2_s[5].CLK
sega_clk => sega2_s[6].CLK
sega_clk => sega2_s[7].CLK
sega_clk => sega2_s[8].CLK
sega_clk => sega2_s[9].CLK
sega_clk => sega2_s[10].CLK
sega_clk => sega2_s[11].CLK
sega_clk => sega1_s[0].CLK
sega_clk => sega1_s[1].CLK
sega_clk => sega1_s[2].CLK
sega_clk => sega1_s[3].CLK
sega_clk => sega1_s[4].CLK
sega_clk => sega1_s[5].CLK
sega_clk => sega1_s[6].CLK
sega_clk => sega1_s[7].CLK
sega_clk => sega1_s[8].CLK
sega_clk => sega1_s[9].CLK
sega_clk => sega1_s[10].CLK
sega_clk => sega1_s[11].CLK
sega_clk => joyP7_s.CLK
sega_clk => j2_sixbutton_v.CLK
sega_clk => j1_sixbutton_v.CLK
sega_clk => state_v[0].CLK
sega_clk => state_v[1].CLK
sega_clk => state_v[2].CLK
sega_clk => state_v[3].CLK
sega_clk => state_v[4].CLK
sega_clk => state_v[5].CLK
sega_clk => state_v[6].CLK
sega_clk => state_v[7].CLK
sega_clk => state_v[8].CLK
sega_strobe <= joyP7_s.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board
rst <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_n <= rst_n.DB_MAX_OUTPUT_PORT_TYPE
game_rst <= game_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_rst_n <= game_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_req => always2.IN1
clk_sys => clk_sys.IN7
clk_rom => clk_rom.IN1
clk_vga => ~NO_FANOUT~
core_mod[0] => core_mod[0].IN1
core_mod[1] => en4way.IN5
core_mod[2] => core_mod[2].IN1
core_mod[3] => core_mod[3].IN1
core_mod[4] => core_mod[4].IN1
core_mod[5] => core_mod[5].IN1
core_mod[6] => core_mod[6].IN1
sdram_req => sdram_req.IN1
sdram_ack <= jtframe_sdram:u_sdram.sdram_ack
refresh_en => refresh_en.IN1
sdram_addr[0] => sdram_addr[0].IN1
sdram_addr[1] => sdram_addr[1].IN1
sdram_addr[2] => sdram_addr[2].IN1
sdram_addr[3] => sdram_addr[3].IN1
sdram_addr[4] => sdram_addr[4].IN1
sdram_addr[5] => sdram_addr[5].IN1
sdram_addr[6] => sdram_addr[6].IN1
sdram_addr[7] => sdram_addr[7].IN1
sdram_addr[8] => sdram_addr[8].IN1
sdram_addr[9] => sdram_addr[9].IN1
sdram_addr[10] => sdram_addr[10].IN1
sdram_addr[11] => sdram_addr[11].IN1
sdram_addr[12] => sdram_addr[12].IN1
sdram_addr[13] => sdram_addr[13].IN1
sdram_addr[14] => sdram_addr[14].IN1
sdram_addr[15] => sdram_addr[15].IN1
sdram_addr[16] => sdram_addr[16].IN1
sdram_addr[17] => sdram_addr[17].IN1
sdram_addr[18] => sdram_addr[18].IN1
sdram_addr[19] => sdram_addr[19].IN1
sdram_addr[20] => sdram_addr[20].IN1
sdram_addr[21] => sdram_addr[21].IN1
sdram_bank[0] => sdram_bank[0].IN1
sdram_bank[1] => sdram_bank[1].IN1
data_read[0] <= jtframe_sdram:u_sdram.data_read
data_read[1] <= jtframe_sdram:u_sdram.data_read
data_read[2] <= jtframe_sdram:u_sdram.data_read
data_read[3] <= jtframe_sdram:u_sdram.data_read
data_read[4] <= jtframe_sdram:u_sdram.data_read
data_read[5] <= jtframe_sdram:u_sdram.data_read
data_read[6] <= jtframe_sdram:u_sdram.data_read
data_read[7] <= jtframe_sdram:u_sdram.data_read
data_read[8] <= jtframe_sdram:u_sdram.data_read
data_read[9] <= jtframe_sdram:u_sdram.data_read
data_read[10] <= jtframe_sdram:u_sdram.data_read
data_read[11] <= jtframe_sdram:u_sdram.data_read
data_read[12] <= jtframe_sdram:u_sdram.data_read
data_read[13] <= jtframe_sdram:u_sdram.data_read
data_read[14] <= jtframe_sdram:u_sdram.data_read
data_read[15] <= jtframe_sdram:u_sdram.data_read
data_read[16] <= jtframe_sdram:u_sdram.data_read
data_read[17] <= jtframe_sdram:u_sdram.data_read
data_read[18] <= jtframe_sdram:u_sdram.data_read
data_read[19] <= jtframe_sdram:u_sdram.data_read
data_read[20] <= jtframe_sdram:u_sdram.data_read
data_read[21] <= jtframe_sdram:u_sdram.data_read
data_read[22] <= jtframe_sdram:u_sdram.data_read
data_read[23] <= jtframe_sdram:u_sdram.data_read
data_read[24] <= jtframe_sdram:u_sdram.data_read
data_read[25] <= jtframe_sdram:u_sdram.data_read
data_read[26] <= jtframe_sdram:u_sdram.data_read
data_read[27] <= jtframe_sdram:u_sdram.data_read
data_read[28] <= jtframe_sdram:u_sdram.data_read
data_read[29] <= jtframe_sdram:u_sdram.data_read
data_read[30] <= jtframe_sdram:u_sdram.data_read
data_read[31] <= jtframe_sdram:u_sdram.data_read
data_rdy <= jtframe_sdram:u_sdram.data_rdy
loop_rst <= jtframe_sdram:u_sdram.loop_rst
sdram_wrmask[0] => sdram_wrmask[0].IN1
sdram_wrmask[1] => sdram_wrmask[1].IN1
sdram_rnw => sdram_rnw.IN1
data_write[0] => data_write[0].IN1
data_write[1] => data_write[1].IN1
data_write[2] => data_write[2].IN1
data_write[3] => data_write[3].IN1
data_write[4] => data_write[4].IN1
data_write[5] => data_write[5].IN1
data_write[6] => data_write[6].IN1
data_write[7] => data_write[7].IN1
data_write[8] => data_write[8].IN1
data_write[9] => data_write[9].IN1
data_write[10] => data_write[10].IN1
data_write[11] => data_write[11].IN1
data_write[12] => data_write[12].IN1
data_write[13] => data_write[13].IN1
data_write[14] => data_write[14].IN1
data_write[15] => data_write[15].IN1
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prog_addr[8] => prog_addr[8].IN1
prog_addr[9] => prog_addr[9].IN1
prog_addr[10] => prog_addr[10].IN1
prog_addr[11] => prog_addr[11].IN1
prog_addr[12] => prog_addr[12].IN1
prog_addr[13] => prog_addr[13].IN1
prog_addr[14] => prog_addr[14].IN1
prog_addr[15] => prog_addr[15].IN1
prog_addr[16] => prog_addr[16].IN1
prog_addr[17] => prog_addr[17].IN1
prog_addr[18] => prog_addr[18].IN1
prog_addr[19] => prog_addr[19].IN1
prog_addr[20] => prog_addr[20].IN1
prog_addr[21] => prog_addr[21].IN1
prog_data[0] => prog_data[0].IN1
prog_data[1] => prog_data[1].IN1
prog_data[2] => prog_data[2].IN1
prog_data[3] => prog_data[3].IN1
prog_data[4] => prog_data[4].IN1
prog_data[5] => prog_data[5].IN1
prog_data[6] => prog_data[6].IN1
prog_data[7] => prog_data[7].IN1
prog_mask[0] => prog_mask[0].IN1
prog_mask[1] => prog_mask[1].IN1
prog_bank[0] => prog_bank[0].IN1
prog_bank[1] => prog_bank[1].IN1
prog_we => prog_we.IN1
prog_rd => prog_rd.IN1
downloading => downloading.IN1
SDRAM_DQ[0] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[1] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[2] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[3] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[4] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[5] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[6] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[7] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[8] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[9] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[10] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[11] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[12] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[13] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[14] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[15] <> jtframe_sdram:u_sdram.SDRAM_DQ
SDRAM_A[0] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[1] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[2] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[3] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[4] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[5] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[6] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[7] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[8] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[9] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[10] <= jtframe_sdram:u_sdram.SDRAM_A
SDRAM_A[11] <= SDRAM_DQML.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_DQMH.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_DQML.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_DQMH.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= jtframe_sdram:u_sdram.SDRAM_nWE
SDRAM_nCAS <= jtframe_sdram:u_sdram.SDRAM_nCAS
SDRAM_nRAS <= jtframe_sdram:u_sdram.SDRAM_nRAS
SDRAM_nCS <= jtframe_sdram:u_sdram.SDRAM_nCS
SDRAM_BA[0] <= jtframe_sdram:u_sdram.SDRAM_BA
SDRAM_BA[1] <= jtframe_sdram:u_sdram.SDRAM_BA
SDRAM_CKE <= jtframe_sdram:u_sdram.SDRAM_CKE
ps2_kbd_clk => ps2_kbd_clk.IN1
ps2_kbd_data => ps2_kbd_data.IN1
board_joystick1[0] => board_joystick1[0].IN1
board_joystick1[1] => board_joystick1[1].IN1
board_joystick1[2] => board_joystick1[2].IN1
board_joystick1[3] => board_joystick1[3].IN1
board_joystick1[4] => joy1_sync[4].DATAIN
board_joystick1[5] => joy1_sync[5].DATAIN
board_joystick1[6] => joy1_sync[6].DATAIN
board_joystick1[7] => joy1_sync[7].DATAIN
board_joystick1[8] => joy1_sync[8].DATAIN
board_joystick1[9] => joy1_sync[9].DATAIN
board_joystick1[10] => joy1_sync[10].DATAIN
board_joystick1[11] => joy1_sync[11].DATAIN
board_joystick1[12] => joy1_sync[12].DATAIN
board_joystick1[13] => ~NO_FANOUT~
board_joystick1[14] => ~NO_FANOUT~
board_joystick1[15] => ~NO_FANOUT~
board_joystick2[0] => board_joystick2[0].IN1
board_joystick2[1] => board_joystick2[1].IN1
board_joystick2[2] => board_joystick2[2].IN1
board_joystick2[3] => board_joystick2[3].IN1
board_joystick2[4] => joy2_sync[4].DATAIN
board_joystick2[5] => joy2_sync[5].DATAIN
board_joystick2[6] => joy2_sync[6].DATAIN
board_joystick2[7] => joy2_sync[7].DATAIN
board_joystick2[8] => joy2_sync[8].DATAIN
board_joystick2[9] => joy2_sync[9].DATAIN
board_joystick2[10] => joy2_sync[10].DATAIN
board_joystick2[11] => joy2_sync[11].DATAIN
board_joystick2[12] => joy2_sync[12].DATAIN
board_joystick2[13] => ~NO_FANOUT~
board_joystick2[14] => ~NO_FANOUT~
board_joystick2[15] => ~NO_FANOUT~
board_joystick3[0] => board_joystick3[0].IN1
board_joystick3[1] => board_joystick3[1].IN1
board_joystick3[2] => board_joystick3[2].IN1
board_joystick3[3] => board_joystick3[3].IN1
board_joystick3[4] => joy3_sync[4].DATAIN
board_joystick3[5] => joy3_sync[5].DATAIN
board_joystick3[6] => joy3_sync[6].DATAIN
board_joystick3[7] => joy3_sync[7].DATAIN
board_joystick3[8] => joy3_sync[8].DATAIN
board_joystick3[9] => joy3_sync[9].DATAIN
board_joystick3[10] => joy3_sync[10].DATAIN
board_joystick3[11] => joy3_sync[11].DATAIN
board_joystick3[12] => ~NO_FANOUT~
board_joystick3[13] => ~NO_FANOUT~
board_joystick3[14] => ~NO_FANOUT~
board_joystick3[15] => ~NO_FANOUT~
board_joystick4[0] => board_joystick4[0].IN1
board_joystick4[1] => board_joystick4[1].IN1
board_joystick4[2] => board_joystick4[2].IN1
board_joystick4[3] => board_joystick4[3].IN1
board_joystick4[4] => joy4_sync[4].DATAIN
board_joystick4[5] => joy4_sync[5].DATAIN
board_joystick4[6] => joy4_sync[6].DATAIN
board_joystick4[7] => joy4_sync[7].DATAIN
board_joystick4[8] => joy4_sync[8].DATAIN
board_joystick4[9] => joy4_sync[9].DATAIN
board_joystick4[10] => joy4_sync[10].DATAIN
board_joystick4[11] => joy4_sync[11].DATAIN
board_joystick4[12] => ~NO_FANOUT~
board_joystick4[13] => ~NO_FANOUT~
board_joystick4[14] => ~NO_FANOUT~
board_joystick4[15] => ~NO_FANOUT~
game_joystick1[0] <= game_joystick1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[1] <= game_joystick1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[2] <= game_joystick1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[3] <= game_joystick1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[4] <= game_joystick1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[5] <= game_joystick1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[6] <= game_joystick1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[7] <= game_joystick1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[8] <= game_joystick1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[9] <= game_joystick1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[0] <= game_joystick2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[1] <= game_joystick2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[2] <= game_joystick2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[3] <= game_joystick2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[4] <= game_joystick2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[5] <= game_joystick2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[6] <= game_joystick2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[7] <= game_joystick2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[8] <= game_joystick2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[9] <= game_joystick2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[0] <= game_joystick3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[1] <= game_joystick3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[2] <= game_joystick3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[3] <= game_joystick3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[4] <= game_joystick3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[5] <= game_joystick3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[6] <= game_joystick3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[7] <= game_joystick3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[8] <= game_joystick3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick3[9] <= game_joystick3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[0] <= game_joystick4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[1] <= game_joystick4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[2] <= game_joystick4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[3] <= game_joystick4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[4] <= game_joystick4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[5] <= game_joystick4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[6] <= game_joystick4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[7] <= game_joystick4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[8] <= game_joystick4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick4[9] <= game_joystick4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_coin[0] <= game_coin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_coin[1] <= game_coin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_coin[2] <= game_coin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_coin[3] <= game_coin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_start[0] <= game_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_start[1] <= game_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_start[2] <= game_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_start[3] <= game_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_service <= game_service~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[0] => status[0].IN1
status[1] => status[1].IN1
status[2] => status[2].IN1
status[3] => status[3].IN1
status[4] => status[4].IN1
status[5] => status[5].IN1
status[6] => status[6].IN1
status[7] => status[7].IN1
status[8] => status[8].IN1
status[9] => status[9].IN1
status[10] => status[10].IN1
status[11] => status[11].IN1
status[12] => status[12].IN1
status[13] => status[13].IN1
status[14] => status[14].IN1
status[15] => status[15].IN1
status[16] => status[16].IN1
status[17] => status[17].IN1
status[18] => status[18].IN1
status[19] => status[19].IN1
status[20] => status[20].IN1
status[21] => status[21].IN1
status[22] => status[22].IN1
status[23] => status[23].IN1
status[24] => status[24].IN1
status[25] => status[25].IN1
status[26] => status[26].IN1
status[27] => status[27].IN1
status[28] => status[28].IN1
status[29] => status[29].IN1
status[30] => status[30].IN1
status[31] => status[31].IN1
hdmi_arx[0] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[1] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[2] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[3] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[4] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[5] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[6] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[7] <= jtframe_dip:u_dip.hdmi_arx
hdmi_ary[0] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[1] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[2] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[3] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[4] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[5] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[6] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[7] <= jtframe_dip:u_dip.hdmi_ary
rotate[0] <= jtframe_dip:u_dip.rotate
rotate[1] <= jtframe_dip:u_dip.rotate
enable_fm <= jtframe_dip:u_dip.enable_fm
enable_psg <= jtframe_dip:u_dip.enable_psg
dip_test <= jtframe_dip:u_dip.dip_test
dip_pause <= jtframe_dip:u_dip.dip_pause
dip_flip <> jtframe_dip:u_dip.dip_flip
dip_fxlevel[0] <= jtframe_dip:u_dip.dip_fxlevel
dip_fxlevel[1] <= jtframe_dip:u_dip.dip_fxlevel
osd_rotate[0] => ~NO_FANOUT~
osd_rotate[1] => ~NO_FANOUT~
game_r[0] => game_rgb[16].IN1
game_r[1] => game_rgb[17].IN1
game_r[2] => game_rgb[18].IN1
game_r[3] => game_rgb[19].IN1
game_r[4] => game_rgb[20].IN1
game_r[5] => game_rgb[21].IN1
game_r[6] => game_rgb[22].IN1
game_r[7] => game_rgb[23].IN1
game_g[0] => game_rgb[8].IN1
game_g[1] => game_rgb[9].IN1
game_g[2] => game_rgb[10].IN1
game_g[3] => game_rgb[11].IN1
game_g[4] => game_rgb[12].IN1
game_g[5] => game_rgb[13].IN1
game_g[6] => game_rgb[14].IN1
game_g[7] => game_rgb[15].IN1
game_b[0] => game_rgb[0].IN1
game_b[1] => game_rgb[1].IN1
game_b[2] => game_rgb[2].IN1
game_b[3] => game_rgb[3].IN1
game_b[4] => game_rgb[4].IN1
game_b[5] => game_rgb[5].IN1
game_b[6] => game_rgb[6].IN1
game_b[7] => game_rgb[7].IN1
LHBL => ~NO_FANOUT~
LVBL => ~NO_FANOUT~
hs => hs.IN1
vs => scan2x_de.IN1
vs => scan2x_vs.DATAIN
pxl_cen => pxl_cen.IN1
pxl2_cen => pxl2_cen.IN1
gamma_bus[0] <> <UNC>
gamma_bus[1] <> <UNC>
gamma_bus[2] <> <UNC>
gamma_bus[3] <> <UNC>
gamma_bus[4] <> <UNC>
gamma_bus[5] <> <UNC>
gamma_bus[6] <> <UNC>
gamma_bus[7] <> <UNC>
gamma_bus[8] <> <UNC>
gamma_bus[9] <> <UNC>
gamma_bus[10] <> <UNC>
gamma_bus[11] <> <UNC>
gamma_bus[12] <> <UNC>
gamma_bus[13] <> <UNC>
gamma_bus[14] <> <UNC>
gamma_bus[15] <> <UNC>
gamma_bus[16] <> <UNC>
gamma_bus[17] <> <UNC>
gamma_bus[18] <> <UNC>
gamma_bus[19] <> <UNC>
gamma_bus[20] <> <UNC>
gamma_bus[21] <> <UNC>
direct_video => ~NO_FANOUT~
hdmi_clk <= <GND>
hdmi_cen <= <GND>
hdmi_r[0] <= <GND>
hdmi_r[1] <= <GND>
hdmi_r[2] <= <GND>
hdmi_r[3] <= <GND>
hdmi_r[4] <= <GND>
hdmi_r[5] <= <GND>
hdmi_r[6] <= <GND>
hdmi_r[7] <= <GND>
hdmi_g[0] <= <GND>
hdmi_g[1] <= <GND>
hdmi_g[2] <= <GND>
hdmi_g[3] <= <GND>
hdmi_g[4] <= <GND>
hdmi_g[5] <= <GND>
hdmi_g[6] <= <GND>
hdmi_g[7] <= <GND>
hdmi_b[0] <= <GND>
hdmi_b[1] <= <GND>
hdmi_b[2] <= <GND>
hdmi_b[3] <= <GND>
hdmi_b[4] <= <GND>
hdmi_b[5] <= <GND>
hdmi_b[6] <= <GND>
hdmi_b[7] <= <GND>
hdmi_hs <= <GND>
hdmi_vs <= <GND>
hdmi_de <= <GND>
hdmi_sl[0] <= <GND>
hdmi_sl[1] <= <GND>
scan2x_enb => ~NO_FANOUT~
scan2x_r[0] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_r[1] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_r[2] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_r[3] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_r[4] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_r[5] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_r[6] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_r[7] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[0] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[1] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[2] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[3] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[4] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[5] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[6] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_g[7] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[0] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[1] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[2] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[3] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[4] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[5] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[6] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_b[7] <= jtframe_scan2x:u_scan2x.x2_pxl
scan2x_hs <= jtframe_scan2x:u_scan2x.x2_HS
scan2x_vs <= vs.DB_MAX_OUTPUT_PORT_TYPE
scan2x_clk <= clk_sys.DB_MAX_OUTPUT_PORT_TYPE
scan2x_cen <= pxl2_cen.DB_MAX_OUTPUT_PORT_TYPE
scan2x_de <= scan2x_de.DB_MAX_OUTPUT_PORT_TYPE
fn_pulse[0] <= fn_pulse[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fn_pulse[1] <= fn_pulse[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[0] <= gfx_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[1] <= gfx_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[2] <= gfx_en[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[3] <= gfx_en[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[0] <= jtframe_keyboard:u_keyboard.keys_o
keys_o[1] <= jtframe_keyboard:u_keyboard.keys_o
keys_o[2] <= jtframe_keyboard:u_keyboard.keys_o
keys_o[3] <= jtframe_keyboard:u_keyboard.keys_o
keys_o[4] <= jtframe_keyboard:u_keyboard.keys_o
keys_o[5] <= jtframe_keyboard:u_keyboard.keys_o
keys_o[6] <= jtframe_keyboard:u_keyboard.keys_o
keys_o[7] <= jtframe_keyboard:u_keyboard.keys_o


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_keyboard:u_keyboard
clk => clk.IN1
rst => key_released.OUTPUTSELECT
rst => key_extended.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy1_s.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joyD.OUTPUTSELECT
rst => key_joyD.OUTPUTSELECT
rst => key_joyD.OUTPUTSELECT
rst => key_coin.OUTPUTSELECT
rst => key_coin.OUTPUTSELECT
rst => key_coin.OUTPUTSELECT
rst => key_coin.OUTPUTSELECT
rst => key_start.OUTPUTSELECT
rst => key_start.OUTPUTSELECT
rst => key_start.OUTPUTSELECT
rst => key_start.OUTPUTSELECT
rst => key_reset.OUTPUTSELECT
rst => key_pause.OUTPUTSELECT
rst => key_service.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => keys_o.OUTPUTSELECT
rst => _.IN1
rst => key_gfx[1]~reg0.ENA
rst => key_gfx[0]~reg0.ENA
rst => fn_pulse[1]~reg0.ENA
rst => fn_pulse[0]~reg0.ENA
rst => key_gfx[2]~reg0.ENA
rst => key_gfx[3]~reg0.ENA
rst => key_joyD[0].ENA
rst => key_joyD[1].ENA
rst => key_joyD[2].ENA
rst => key_joyD[3].ENA
rst => key_joyD[7].ENA
rst => key_joyD[8].ENA
rst => key_joyD[9].ENA
rst => key_joy3[0]~reg0.ENA
rst => key_joy3[1]~reg0.ENA
rst => key_joy3[2]~reg0.ENA
rst => key_joy3[3]~reg0.ENA
rst => key_joy3[4]~reg0.ENA
rst => key_joy3[5]~reg0.ENA
rst => key_joy3[6]~reg0.ENA
rst => key_joy3[7]~reg0.ENA
rst => key_joy3[8]~reg0.ENA
rst => key_joy3[9]~reg0.ENA
rst => key_joy2[6]~reg0.ENA
rst => key_joy2[7]~reg0.ENA
rst => key_joy2[8]~reg0.ENA
rst => key_joy2[9]~reg0.ENA
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
key_joy1[0] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[1] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[2] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[3] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[4] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[5] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[6] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[7] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[8] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[9] <= key_joy1.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[0] <= key_joy2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[1] <= key_joy2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[2] <= key_joy2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[3] <= key_joy2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[4] <= key_joy2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[5] <= key_joy2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[6] <= key_joy2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[7] <= key_joy2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[8] <= key_joy2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[9] <= key_joy2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[0] <= key_joy3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[1] <= key_joy3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[2] <= key_joy3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[3] <= key_joy3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[4] <= key_joy3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[5] <= key_joy3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[6] <= key_joy3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[7] <= key_joy3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[8] <= key_joy3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy3[9] <= key_joy3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_start[0] <= key_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_start[1] <= key_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_start[2] <= key_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_start[3] <= key_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_coin[0] <= key_coin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_coin[1] <= key_coin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_coin[2] <= key_coin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_coin[3] <= key_coin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_reset <= key_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_pause <= key_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_service <= key_service~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[0] <= key_gfx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[1] <= key_gfx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[2] <= key_gfx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[3] <= key_gfx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fn_pulse[0] <= fn_pulse[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fn_pulse[1] <= fn_pulse[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[0] <= keys_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[1] <= keys_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[2] <= keys_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[3] <= keys_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[4] <= keys_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[5] <= keys_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[6] <= keys_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys_o[7] <= keys_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_keyboard:u_keyboard|ps2_intf:ps2_keyboard
CLK => ERROR~reg0.CLK
CLK => VALID~reg0.CLK
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => parity.CLK
CLK => shiftreg[0].CLK
CLK => shiftreg[1].CLK
CLK => shiftreg[2].CLK
CLK => shiftreg[3].CLK
CLK => shiftreg[4].CLK
CLK => shiftreg[5].CLK
CLK => shiftreg[6].CLK
CLK => shiftreg[7].CLK
CLK => shiftreg[8].CLK
CLK => bit_count[0].CLK
CLK => bit_count[1].CLK
CLK => bit_count[2].CLK
CLK => bit_count[3].CLK
CLK => clk_edge.CLK
CLK => clk_filter[0].CLK
CLK => clk_filter[1].CLK
CLK => clk_filter[2].CLK
CLK => clk_filter[3].CLK
CLK => clk_filter[4].CLK
CLK => clk_filter[5].CLK
CLK => clk_filter[6].CLK
CLK => clk_filter[7].CLK
CLK => ps2_dat_in.CLK
CLK => ps2_clk_in.CLK
nRESET => ERROR~reg0.ACLR
nRESET => VALID~reg0.ACLR
nRESET => DATA[0]~reg0.ACLR
nRESET => DATA[1]~reg0.ACLR
nRESET => DATA[2]~reg0.ACLR
nRESET => DATA[3]~reg0.ACLR
nRESET => DATA[4]~reg0.ACLR
nRESET => DATA[5]~reg0.ACLR
nRESET => DATA[6]~reg0.ACLR
nRESET => DATA[7]~reg0.ACLR
nRESET => parity.ACLR
nRESET => shiftreg[0].ACLR
nRESET => shiftreg[1].ACLR
nRESET => shiftreg[2].ACLR
nRESET => shiftreg[3].ACLR
nRESET => shiftreg[4].ACLR
nRESET => shiftreg[5].ACLR
nRESET => shiftreg[6].ACLR
nRESET => shiftreg[7].ACLR
nRESET => shiftreg[8].ACLR
nRESET => bit_count[0].ACLR
nRESET => bit_count[1].ACLR
nRESET => bit_count[2].ACLR
nRESET => bit_count[3].ACLR
nRESET => clk_edge.ACLR
nRESET => clk_filter[0].PRESET
nRESET => clk_filter[1].PRESET
nRESET => clk_filter[2].PRESET
nRESET => clk_filter[3].PRESET
nRESET => clk_filter[4].PRESET
nRESET => clk_filter[5].PRESET
nRESET => clk_filter[6].PRESET
nRESET => clk_filter[7].PRESET
nRESET => ps2_dat_in.PRESET
nRESET => ps2_clk_in.PRESET
PS2_CLK => clk_filter[7].DATAIN
PS2_DATA => ps2_dat_in.DATAIN
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE
ERROR <= ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_4wayjoy:u_4way_1p
clk => joy4way[0]~reg0.CLK
clk => joy4way[1]~reg0.CLK
clk => joy4way[2]~reg0.CLK
clk => joy4way[3]~reg0.CLK
rst => joy4way[0]~reg0.ACLR
rst => joy4way[1]~reg0.ACLR
rst => joy4way[2]~reg0.ACLR
rst => joy4way[3]~reg0.ACLR
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
joy8way[0] => joy4way.DATAB
joy8way[0] => joy4way.DATAB
joy8way[0] => Equal0.IN0
joy8way[0] => Equal1.IN3
joy8way[0] => Equal2.IN3
joy8way[0] => Equal3.IN3
joy8way[0] => Equal4.IN3
joy8way[1] => joy4way.DATAB
joy8way[1] => joy4way.DATAB
joy8way[1] => Equal0.IN3
joy8way[1] => Equal1.IN0
joy8way[1] => Equal2.IN2
joy8way[1] => Equal3.IN2
joy8way[1] => Equal4.IN2
joy8way[2] => joy4way.DATAB
joy8way[2] => joy4way.DATAB
joy8way[2] => Equal0.IN2
joy8way[2] => Equal1.IN2
joy8way[2] => Equal2.IN0
joy8way[2] => Equal3.IN1
joy8way[2] => Equal4.IN1
joy8way[3] => joy4way.DATAB
joy8way[3] => joy4way.DATAB
joy8way[3] => Equal0.IN1
joy8way[3] => Equal1.IN1
joy8way[3] => Equal2.IN1
joy8way[3] => Equal3.IN0
joy8way[3] => Equal4.IN0
joy4way[0] <= joy4way[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[1] <= joy4way[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[2] <= joy4way[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[3] <= joy4way[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_4wayjoy:u_4way_2p
clk => joy4way[0]~reg0.CLK
clk => joy4way[1]~reg0.CLK
clk => joy4way[2]~reg0.CLK
clk => joy4way[3]~reg0.CLK
rst => joy4way[0]~reg0.ACLR
rst => joy4way[1]~reg0.ACLR
rst => joy4way[2]~reg0.ACLR
rst => joy4way[3]~reg0.ACLR
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
joy8way[0] => joy4way.DATAB
joy8way[0] => joy4way.DATAB
joy8way[0] => Equal0.IN0
joy8way[0] => Equal1.IN3
joy8way[0] => Equal2.IN3
joy8way[0] => Equal3.IN3
joy8way[0] => Equal4.IN3
joy8way[1] => joy4way.DATAB
joy8way[1] => joy4way.DATAB
joy8way[1] => Equal0.IN3
joy8way[1] => Equal1.IN0
joy8way[1] => Equal2.IN2
joy8way[1] => Equal3.IN2
joy8way[1] => Equal4.IN2
joy8way[2] => joy4way.DATAB
joy8way[2] => joy4way.DATAB
joy8way[2] => Equal0.IN2
joy8way[2] => Equal1.IN2
joy8way[2] => Equal2.IN0
joy8way[2] => Equal3.IN1
joy8way[2] => Equal4.IN1
joy8way[3] => joy4way.DATAB
joy8way[3] => joy4way.DATAB
joy8way[3] => Equal0.IN1
joy8way[3] => Equal1.IN1
joy8way[3] => Equal2.IN1
joy8way[3] => Equal3.IN0
joy8way[3] => Equal4.IN0
joy4way[0] <= joy4way[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[1] <= joy4way[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[2] <= joy4way[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[3] <= joy4way[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_4wayjoy:u_4way_3p
clk => joy4way[0]~reg0.CLK
clk => joy4way[1]~reg0.CLK
clk => joy4way[2]~reg0.CLK
clk => joy4way[3]~reg0.CLK
rst => joy4way[0]~reg0.ACLR
rst => joy4way[1]~reg0.ACLR
rst => joy4way[2]~reg0.ACLR
rst => joy4way[3]~reg0.ACLR
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
joy8way[0] => joy4way.DATAB
joy8way[0] => joy4way.DATAB
joy8way[0] => Equal0.IN0
joy8way[0] => Equal1.IN3
joy8way[0] => Equal2.IN3
joy8way[0] => Equal3.IN3
joy8way[0] => Equal4.IN3
joy8way[1] => joy4way.DATAB
joy8way[1] => joy4way.DATAB
joy8way[1] => Equal0.IN3
joy8way[1] => Equal1.IN0
joy8way[1] => Equal2.IN2
joy8way[1] => Equal3.IN2
joy8way[1] => Equal4.IN2
joy8way[2] => joy4way.DATAB
joy8way[2] => joy4way.DATAB
joy8way[2] => Equal0.IN2
joy8way[2] => Equal1.IN2
joy8way[2] => Equal2.IN0
joy8way[2] => Equal3.IN1
joy8way[2] => Equal4.IN1
joy8way[3] => joy4way.DATAB
joy8way[3] => joy4way.DATAB
joy8way[3] => Equal0.IN1
joy8way[3] => Equal1.IN1
joy8way[3] => Equal2.IN1
joy8way[3] => Equal3.IN0
joy8way[3] => Equal4.IN0
joy4way[0] <= joy4way[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[1] <= joy4way[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[2] <= joy4way[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[3] <= joy4way[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_4wayjoy:u_4way_4p
clk => joy4way[0]~reg0.CLK
clk => joy4way[1]~reg0.CLK
clk => joy4way[2]~reg0.CLK
clk => joy4way[3]~reg0.CLK
rst => joy4way[0]~reg0.ACLR
rst => joy4way[1]~reg0.ACLR
rst => joy4way[2]~reg0.ACLR
rst => joy4way[3]~reg0.ACLR
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
enable => joy4way.OUTPUTSELECT
joy8way[0] => joy4way.DATAB
joy8way[0] => joy4way.DATAB
joy8way[0] => Equal0.IN0
joy8way[0] => Equal1.IN3
joy8way[0] => Equal2.IN3
joy8way[0] => Equal3.IN3
joy8way[0] => Equal4.IN3
joy8way[1] => joy4way.DATAB
joy8way[1] => joy4way.DATAB
joy8way[1] => Equal0.IN3
joy8way[1] => Equal1.IN0
joy8way[1] => Equal2.IN2
joy8way[1] => Equal3.IN2
joy8way[1] => Equal4.IN2
joy8way[2] => joy4way.DATAB
joy8way[2] => joy4way.DATAB
joy8way[2] => Equal0.IN2
joy8way[2] => Equal1.IN2
joy8way[2] => Equal2.IN0
joy8way[2] => Equal3.IN1
joy8way[2] => Equal4.IN1
joy8way[3] => joy4way.DATAB
joy8way[3] => joy4way.DATAB
joy8way[3] => Equal0.IN1
joy8way[3] => Equal1.IN1
joy8way[3] => Equal2.IN1
joy8way[3] => Equal3.IN0
joy8way[3] => Equal4.IN0
joy4way[0] <= joy4way[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[1] <= joy4way[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[2] <= joy4way[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy4way[3] <= joy4way[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_dip:u_dip
clk => dip_pause~reg0.CLK
clk => hdmi_ary[0]~reg0.CLK
clk => hdmi_ary[1]~reg0.CLK
clk => hdmi_ary[2]~reg0.CLK
clk => hdmi_ary[3]~reg0.CLK
clk => hdmi_ary[4]~reg0.CLK
clk => hdmi_ary[5]~reg0.CLK
clk => hdmi_ary[6]~reg0.CLK
clk => hdmi_ary[7]~reg0.CLK
clk => hdmi_arx[0]~reg0.CLK
clk => hdmi_arx[1]~reg0.CLK
clk => hdmi_arx[2]~reg0.CLK
clk => hdmi_arx[3]~reg0.CLK
clk => hdmi_arx[4]~reg0.CLK
clk => hdmi_arx[5]~reg0.CLK
clk => hdmi_arx[6]~reg0.CLK
clk => hdmi_arx[7]~reg0.CLK
clk => enable_psg~reg0.CLK
clk => enable_fm~reg0.CLK
clk => en_mixing~reg0.CLK
clk => dip_fxlevel[0]~reg0.CLK
clk => dip_fxlevel[1]~reg0.CLK
clk => rotate[0]~reg0.CLK
clk => rotate[1]~reg0.CLK
status[0] => ~NO_FANOUT~
status[1] => ~NO_FANOUT~
status[2] => rot_control.DATAIN
status[2] => rotate.IN0
status[3] => scanlines[0].DATAIN
status[3] => en_mixing~reg0.DATAIN
status[4] => scanlines[1].DATAIN
status[5] => scanlines[2].DATAIN
status[6] => dip_fxlevel[0]~reg0.DATAIN
status[7] => dip_fxlevel[1]~reg0.DATAIN
status[8] => ~NO_FANOUT~
status[9] => ~NO_FANOUT~
status[10] => ~NO_FANOUT~
status[11] => hdmi_arx.OUTPUTSELECT
status[11] => hdmi_arx.OUTPUTSELECT
status[11] => hdmi_ary.OUTPUTSELECT
status[11] => hdmi_arx[4]~reg0.DATAIN
status[11] => hdmi_ary[3]~reg0.DATAIN
status[12] => ~NO_FANOUT~
status[13] => ~NO_FANOUT~
status[14] => ~NO_FANOUT~
status[15] => ~NO_FANOUT~
status[16] => ~NO_FANOUT~
status[17] => ~NO_FANOUT~
status[18] => ~NO_FANOUT~
status[19] => ~NO_FANOUT~
status[20] => ~NO_FANOUT~
status[21] => ~NO_FANOUT~
status[22] => ~NO_FANOUT~
status[23] => ~NO_FANOUT~
status[24] => ~NO_FANOUT~
status[25] => ~NO_FANOUT~
status[26] => ~NO_FANOUT~
status[27] => ~NO_FANOUT~
status[28] => ~NO_FANOUT~
status[29] => ~NO_FANOUT~
status[30] => ~NO_FANOUT~
status[31] => ~NO_FANOUT~
core_mod[0] => rotate.IN1
core_mod[0] => hdmi_arx.DATAA
core_mod[0] => hdmi_ary.DATAA
core_mod[0] => hdmi_arx.DATAA
core_mod[1] => ~NO_FANOUT~
core_mod[2] => ~NO_FANOUT~
core_mod[3] => ~NO_FANOUT~
core_mod[4] => ~NO_FANOUT~
core_mod[5] => ~NO_FANOUT~
core_mod[6] => ~NO_FANOUT~
game_pause => dip_pause~reg0.DATAIN
hdmi_arx[0] <= hdmi_arx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[1] <= hdmi_arx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[2] <= hdmi_arx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[3] <= hdmi_arx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[4] <= hdmi_arx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[5] <= hdmi_arx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[6] <= hdmi_arx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[7] <= hdmi_arx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[0] <= hdmi_ary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[1] <= hdmi_ary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[2] <= hdmi_ary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[3] <= hdmi_ary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[4] <= hdmi_ary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[5] <= hdmi_ary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[6] <= hdmi_ary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[7] <= hdmi_ary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rotate[0] <= rotate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rotate[1] <= rotate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rot_control <= status[2].DB_MAX_OUTPUT_PORT_TYPE
en_mixing <= en_mixing~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanlines[0] <= status[3].DB_MAX_OUTPUT_PORT_TYPE
scanlines[1] <= status[4].DB_MAX_OUTPUT_PORT_TYPE
scanlines[2] <= status[5].DB_MAX_OUTPUT_PORT_TYPE
enable_fm <= enable_fm~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_psg <= enable_psg~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_pause <= <GND>
dip_test <> <UNC>
dip_pause <= dip_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
dip_fxlevel[0] <= dip_fxlevel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dip_fxlevel[1] <= dip_fxlevel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_sdram:u_sdram
rst => SDRAM_CMD.OUTPUTSELECT
rst => SDRAM_CMD.OUTPUTSELECT
rst => SDRAM_CMD.OUTPUTSELECT
rst => SDRAM_CMD.OUTPUTSELECT
rst => SDRAM_DQMH.OUTPUTSELECT
rst => SDRAM_DQML.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => SDRAM_A.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => initialize.OUTPUTSELECT
rst => init_state.OUTPUTSELECT
rst => init_state.OUTPUTSELECT
rst => init_state.OUTPUTSELECT
rst => burst_done.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => dq_rdy.OUTPUTSELECT
rst => sdram_ack.OUTPUTSELECT
rst => refresh_sr.OUTPUTSELECT
rst => refresh_sr.OUTPUTSELECT
rst => refresh_ok.OUTPUTSELECT
rst => refresh_cycle.OUTPUTSELECT
rst => write_cycle.OUTPUTSELECT
rst => read_cycle.OUTPUTSELECT
rst => SDRAM_BA.OUTPUTSELECT
rst => SDRAM_BA.OUTPUTSELECT
rst => hold_bus.OUTPUTSELECT
rst => set_burst.ACLR
rst => writeon.ENA
rst => readprog.ENA
rst => downloading_last.ENA
rst => dq_ff0[6].ENA
rst => dq_ff0[5].ENA
rst => dq_ff0[4].ENA
rst => dq_ff0[3].ENA
rst => dq_ff0[2].ENA
rst => burst_mode.ENA
rst => dq_ff0[1].ENA
rst => dq_ff0[0].ENA
rst => dq_ff0[7].ENA
rst => dq_ff0[8].ENA
rst => dq_ff0[9].ENA
rst => dq_ff0[10].ENA
rst => dq_ff0[11].ENA
rst => dq_ff0[12].ENA
rst => dq_ff0[13].ENA
rst => dq_ff0[14].ENA
rst => dq_ff0[15].ENA
rst => dq_ff[0].ENA
rst => dq_ff[1].ENA
rst => dq_ff[2].ENA
rst => dq_ff[3].ENA
rst => dq_ff[4].ENA
rst => dq_ff[5].ENA
rst => dq_ff[6].ENA
rst => dq_ff[7].ENA
rst => dq_ff[8].ENA
rst => dq_ff[9].ENA
rst => dq_ff[10].ENA
rst => dq_ff[11].ENA
rst => dq_ff[12].ENA
rst => dq_ff[13].ENA
rst => dq_ff[14].ENA
rst => dq_ff[15].ENA
rst => col_addr[0].ENA
rst => col_addr[1].ENA
rst => col_addr[2].ENA
rst => col_addr[3].ENA
rst => col_addr[4].ENA
rst => col_addr[5].ENA
rst => col_addr[6].ENA
rst => col_addr[7].ENA
rst => col_addr[8].ENA
rst => dq_out[0].ENA
rst => dq_out[1].ENA
rst => dq_out[2].ENA
rst => dq_out[3].ENA
rst => dq_out[4].ENA
rst => dq_out[5].ENA
rst => dq_out[6].ENA
rst => dq_out[7].ENA
rst => dq_out[8].ENA
rst => dq_out[9].ENA
rst => dq_out[10].ENA
rst => dq_out[11].ENA
rst => dq_out[12].ENA
rst => dq_out[13].ENA
rst => dq_out[14].ENA
rst => dq_out[15].ENA
clk => dq_ff0[0].CLK
clk => dq_ff0[1].CLK
clk => dq_ff0[2].CLK
clk => dq_ff0[3].CLK
clk => dq_ff0[4].CLK
clk => dq_ff0[5].CLK
clk => dq_ff0[6].CLK
clk => dq_ff0[7].CLK
clk => dq_ff0[8].CLK
clk => dq_ff0[9].CLK
clk => dq_ff0[10].CLK
clk => dq_ff0[11].CLK
clk => dq_ff0[12].CLK
clk => dq_ff0[13].CLK
clk => dq_ff0[14].CLK
clk => dq_ff0[15].CLK
clk => dq_ff[0].CLK
clk => dq_ff[1].CLK
clk => dq_ff[2].CLK
clk => dq_ff[3].CLK
clk => dq_ff[4].CLK
clk => dq_ff[5].CLK
clk => dq_ff[6].CLK
clk => dq_ff[7].CLK
clk => dq_ff[8].CLK
clk => dq_ff[9].CLK
clk => dq_ff[10].CLK
clk => dq_ff[11].CLK
clk => dq_ff[12].CLK
clk => dq_ff[13].CLK
clk => dq_ff[14].CLK
clk => dq_ff[15].CLK
clk => col_addr[0].CLK
clk => col_addr[1].CLK
clk => col_addr[2].CLK
clk => col_addr[3].CLK
clk => col_addr[4].CLK
clk => col_addr[5].CLK
clk => col_addr[6].CLK
clk => col_addr[7].CLK
clk => col_addr[8].CLK
clk => dq_out[0].CLK
clk => dq_out[1].CLK
clk => dq_out[2].CLK
clk => dq_out[3].CLK
clk => dq_out[4].CLK
clk => dq_out[5].CLK
clk => dq_out[6].CLK
clk => dq_out[7].CLK
clk => dq_out[8].CLK
clk => dq_out[9].CLK
clk => dq_out[10].CLK
clk => dq_out[11].CLK
clk => dq_out[12].CLK
clk => dq_out[13].CLK
clk => dq_out[14].CLK
clk => dq_out[15].CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => hold_bus.CLK
clk => read_cycle.CLK
clk => write_cycle.CLK
clk => refresh_cycle.CLK
clk => refresh_ok.CLK
clk => refresh_sr[0].CLK
clk => refresh_sr[1].CLK
clk => sdram_ack~reg0.CLK
clk => dq_rdy.CLK
clk => cnt_state[0].CLK
clk => cnt_state[1].CLK
clk => cnt_state[2].CLK
clk => cnt_state[3].CLK
clk => cnt_state[4].CLK
clk => cnt_state[5].CLK
clk => cnt_state[6].CLK
clk => cnt_state[7].CLK
clk => burst_done.CLK
clk => init_state[0].CLK
clk => init_state[1].CLK
clk => init_state[2].CLK
clk => initialize.CLK
clk => wait_cnt[0].CLK
clk => wait_cnt[1].CLK
clk => wait_cnt[2].CLK
clk => wait_cnt[3].CLK
clk => wait_cnt[4].CLK
clk => wait_cnt[5].CLK
clk => wait_cnt[6].CLK
clk => wait_cnt[7].CLK
clk => wait_cnt[8].CLK
clk => wait_cnt[9].CLK
clk => wait_cnt[10].CLK
clk => wait_cnt[11].CLK
clk => wait_cnt[12].CLK
clk => wait_cnt[13].CLK
clk => init_cmd[0].CLK
clk => init_cmd[1].CLK
clk => init_cmd[2].CLK
clk => init_cmd[3].CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => SDRAM_DQML~reg0.CLK
clk => SDRAM_DQMH~reg0.CLK
clk => SDRAM_CMD[0].CLK
clk => SDRAM_CMD[1].CLK
clk => SDRAM_CMD[2].CLK
clk => SDRAM_CMD[3].CLK
clk => burst_mode.CLK
clk => downloading_last.CLK
clk => readprog.CLK
clk => writeon.CLK
clk => set_burst.CLK
loop_rst <= initialize.DB_MAX_OUTPUT_PORT_TYPE
read_req => always2.IN0
read_req => always2.IN1
read_req => read_cycle.IN0
read_req => write_cycle.IN0
read_req => sdram_ack.DATAB
read_req => SDRAM_CMD.DATAB
read_req => refresh_cycle.DATAB
data_read[0] <= dq_ff0[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[1] <= dq_ff0[1].DB_MAX_OUTPUT_PORT_TYPE
data_read[2] <= dq_ff0[2].DB_MAX_OUTPUT_PORT_TYPE
data_read[3] <= dq_ff0[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[4] <= dq_ff0[4].DB_MAX_OUTPUT_PORT_TYPE
data_read[5] <= dq_ff0[5].DB_MAX_OUTPUT_PORT_TYPE
data_read[6] <= dq_ff0[6].DB_MAX_OUTPUT_PORT_TYPE
data_read[7] <= dq_ff0[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[8] <= dq_ff0[8].DB_MAX_OUTPUT_PORT_TYPE
data_read[9] <= dq_ff0[9].DB_MAX_OUTPUT_PORT_TYPE
data_read[10] <= dq_ff0[10].DB_MAX_OUTPUT_PORT_TYPE
data_read[11] <= dq_ff0[11].DB_MAX_OUTPUT_PORT_TYPE
data_read[12] <= dq_ff0[12].DB_MAX_OUTPUT_PORT_TYPE
data_read[13] <= dq_ff0[13].DB_MAX_OUTPUT_PORT_TYPE
data_read[14] <= dq_ff0[14].DB_MAX_OUTPUT_PORT_TYPE
data_read[15] <= dq_ff0[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[16] <= dq_ff[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[17] <= dq_ff[1].DB_MAX_OUTPUT_PORT_TYPE
data_read[18] <= dq_ff[2].DB_MAX_OUTPUT_PORT_TYPE
data_read[19] <= dq_ff[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[20] <= dq_ff[4].DB_MAX_OUTPUT_PORT_TYPE
data_read[21] <= dq_ff[5].DB_MAX_OUTPUT_PORT_TYPE
data_read[22] <= dq_ff[6].DB_MAX_OUTPUT_PORT_TYPE
data_read[23] <= dq_ff[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[24] <= dq_ff[8].DB_MAX_OUTPUT_PORT_TYPE
data_read[25] <= dq_ff[9].DB_MAX_OUTPUT_PORT_TYPE
data_read[26] <= dq_ff[10].DB_MAX_OUTPUT_PORT_TYPE
data_read[27] <= dq_ff[11].DB_MAX_OUTPUT_PORT_TYPE
data_read[28] <= dq_ff[12].DB_MAX_OUTPUT_PORT_TYPE
data_read[29] <= dq_ff[13].DB_MAX_OUTPUT_PORT_TYPE
data_read[30] <= dq_ff[14].DB_MAX_OUTPUT_PORT_TYPE
data_read[31] <= dq_ff[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] => col_addr.DATAB
sdram_addr[1] => col_addr.DATAB
sdram_addr[2] => col_addr.DATAB
sdram_addr[3] => col_addr.DATAB
sdram_addr[4] => col_addr.DATAB
sdram_addr[5] => col_addr.DATAB
sdram_addr[6] => col_addr.DATAB
sdram_addr[7] => col_addr.DATAB
sdram_addr[8] => col_addr.DATAB
sdram_addr[9] => SDRAM_A.DATAB
sdram_addr[10] => SDRAM_A.DATAB
sdram_addr[11] => SDRAM_A.DATAB
sdram_addr[12] => SDRAM_A.DATAB
sdram_addr[13] => SDRAM_A.DATAB
sdram_addr[14] => SDRAM_A.DATAB
sdram_addr[15] => SDRAM_A.DATAB
sdram_addr[16] => SDRAM_A.DATAB
sdram_addr[17] => SDRAM_A.DATAB
sdram_addr[18] => SDRAM_A.DATAB
sdram_addr[19] => SDRAM_A.DATAB
sdram_addr[20] => SDRAM_A.DATAB
sdram_addr[21] => SDRAM_A.DATAB
sdram_bank[0] => SDRAM_BA.DATAB
sdram_bank[1] => SDRAM_BA.DATAB
data_rdy <= dq_rdy.DB_MAX_OUTPUT_PORT_TYPE
sdram_ack <= sdram_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
refresh_en => refresh_ok.OUTPUTSELECT
refresh_en => refresh_sr.OUTPUTSELECT
refresh_en => refresh_sr.DATAA
sdram_wrmask[0] => concat.DATAA
sdram_wrmask[1] => concat.DATAA
sdram_rnw => read_cycle.IN1
sdram_rnw => write_cycle.IN1
data_write[0] => dq_out.DATAA
data_write[1] => dq_out.DATAA
data_write[2] => dq_out.DATAA
data_write[3] => dq_out.DATAA
data_write[4] => dq_out.DATAA
data_write[5] => dq_out.DATAA
data_write[6] => dq_out.DATAA
data_write[7] => dq_out.DATAA
data_write[8] => dq_out.DATAA
data_write[9] => dq_out.DATAA
data_write[10] => dq_out.DATAA
data_write[11] => dq_out.DATAA
data_write[12] => dq_out.DATAA
data_write[13] => dq_out.DATAA
data_write[14] => dq_out.DATAA
data_write[15] => dq_out.DATAA
downloading => writeon.IN0
downloading => readprog.IN0
downloading => always1.IN1
downloading => always2.IN1
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => dq_out.OUTPUTSELECT
downloading => concat.OUTPUTSELECT
downloading => concat.OUTPUTSELECT
downloading => burst_mode.DATAB
downloading => always2.IN1
downloading => downloading_last.DATAIN
prog_we => writeon.IN1
prog_rd => readprog.IN1
prog_addr[0] => col_addr.DATAB
prog_addr[1] => col_addr.DATAB
prog_addr[2] => col_addr.DATAB
prog_addr[3] => col_addr.DATAB
prog_addr[4] => col_addr.DATAB
prog_addr[5] => col_addr.DATAB
prog_addr[6] => col_addr.DATAB
prog_addr[7] => col_addr.DATAB
prog_addr[8] => col_addr.DATAB
prog_addr[9] => SDRAM_A.DATAB
prog_addr[10] => SDRAM_A.DATAB
prog_addr[11] => SDRAM_A.DATAB
prog_addr[12] => SDRAM_A.DATAB
prog_addr[13] => SDRAM_A.DATAB
prog_addr[14] => SDRAM_A.DATAB
prog_addr[15] => SDRAM_A.DATAB
prog_addr[16] => SDRAM_A.DATAB
prog_addr[17] => SDRAM_A.DATAB
prog_addr[18] => SDRAM_A.DATAB
prog_addr[19] => SDRAM_A.DATAB
prog_addr[20] => SDRAM_A.DATAB
prog_addr[21] => SDRAM_A.DATAB
prog_data[0] => dq_out.DATAB
prog_data[0] => dq_out.DATAB
prog_data[1] => dq_out.DATAB
prog_data[1] => dq_out.DATAB
prog_data[2] => dq_out.DATAB
prog_data[2] => dq_out.DATAB
prog_data[3] => dq_out.DATAB
prog_data[3] => dq_out.DATAB
prog_data[4] => dq_out.DATAB
prog_data[4] => dq_out.DATAB
prog_data[5] => dq_out.DATAB
prog_data[5] => dq_out.DATAB
prog_data[6] => dq_out.DATAB
prog_data[6] => dq_out.DATAB
prog_data[7] => dq_out.DATAB
prog_data[7] => dq_out.DATAB
prog_mask[0] => concat.DATAB
prog_mask[1] => concat.DATAB
prog_bank[0] => SDRAM_BA.DATAB
prog_bank[1] => SDRAM_BA.DATAB
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_DQML~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_DQMH~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= SDRAM_CMD[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCAS <= SDRAM_CMD[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nRAS <= SDRAM_CMD[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCS <= SDRAM_CMD[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= <VCC>


|multicore2_top|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_scan2x:u_scan2x
rst_n => comb.IN1
rst_n => comb.IN1
rst_n => alt_pxl.ACLR
rst_n => oddline.ACLR
rst_n => rdaddr[0].ACLR
rst_n => rdaddr[1].ACLR
rst_n => rdaddr[2].ACLR
rst_n => rdaddr[3].ACLR
rst_n => rdaddr[4].ACLR
rst_n => rdaddr[5].ACLR
rst_n => rdaddr[6].ACLR
rst_n => rdaddr[7].ACLR
rst_n => rdaddr[8].ACLR
rst_n => wraddr[0].ACLR
rst_n => wraddr[1].ACLR
rst_n => wraddr[2].ACLR
rst_n => wraddr[3].ACLR
rst_n => wraddr[4].ACLR
rst_n => wraddr[5].ACLR
rst_n => wraddr[6].ACLR
rst_n => wraddr[7].ACLR
rst_n => wraddr[8].ACLR
rst_n => x2_HS~reg0.ACLR
rst_n => waitHS.PRESET
rst_n => x2_pxl[23]~reg0.ENA
rst_n => x2_pxl[22]~reg0.ENA
rst_n => x2_pxl[21]~reg0.ENA
rst_n => x2_pxl[20]~reg0.ENA
rst_n => x2_pxl[19]~reg0.ENA
rst_n => x2_pxl[18]~reg0.ENA
rst_n => x2_pxl[17]~reg0.ENA
rst_n => x2_pxl[16]~reg0.ENA
rst_n => x2_pxl[15]~reg0.ENA
rst_n => x2_pxl[14]~reg0.ENA
rst_n => x2_pxl[13]~reg0.ENA
rst_n => x2_pxl[12]~reg0.ENA
rst_n => x2_pxl[11]~reg0.ENA
rst_n => x2_pxl[10]~reg0.ENA
rst_n => x2_pxl[9]~reg0.ENA
rst_n => x2_pxl[8]~reg0.ENA
rst_n => x2_pxl[7]~reg0.ENA
rst_n => x2_pxl[6]~reg0.ENA
rst_n => x2_pxl[5]~reg0.ENA
rst_n => x2_pxl[4]~reg0.ENA
rst_n => x2_pxl[3]~reg0.ENA
rst_n => x2_pxl[2]~reg0.ENA
rst_n => x2_pxl[1]~reg0.ENA
rst_n => hscnt0[0].ENA
rst_n => x2_pxl[0]~reg0.ENA
rst_n => hscnt1[8].ENA
rst_n => hscnt1[7].ENA
rst_n => hscnt1[6].ENA
rst_n => hscnt1[5].ENA
rst_n => hscnt1[4].ENA
rst_n => hscnt1[3].ENA
rst_n => hscnt1[2].ENA
rst_n => hscnt1[1].ENA
rst_n => hscnt1[0].ENA
rst_n => hscnt0[8].ENA
rst_n => hscnt0[7].ENA
rst_n => hscnt0[6].ENA
rst_n => hscnt0[5].ENA
rst_n => hscnt0[4].ENA
rst_n => hscnt0[3].ENA
rst_n => hscnt0[2].ENA
rst_n => hscnt0[1].ENA
clk => mem0.we_a.CLK
clk => mem0.waddr_a[8].CLK
clk => mem0.waddr_a[7].CLK
clk => mem0.waddr_a[6].CLK
clk => mem0.waddr_a[5].CLK
clk => mem0.waddr_a[4].CLK
clk => mem0.waddr_a[3].CLK
clk => mem0.waddr_a[2].CLK
clk => mem0.waddr_a[1].CLK
clk => mem0.waddr_a[0].CLK
clk => mem0.data_a[23].CLK
clk => mem0.data_a[22].CLK
clk => mem0.data_a[21].CLK
clk => mem0.data_a[20].CLK
clk => mem0.data_a[19].CLK
clk => mem0.data_a[18].CLK
clk => mem0.data_a[17].CLK
clk => mem0.data_a[16].CLK
clk => mem0.data_a[15].CLK
clk => mem0.data_a[14].CLK
clk => mem0.data_a[13].CLK
clk => mem0.data_a[12].CLK
clk => mem0.data_a[11].CLK
clk => mem0.data_a[10].CLK
clk => mem0.data_a[9].CLK
clk => mem0.data_a[8].CLK
clk => mem0.data_a[7].CLK
clk => mem0.data_a[6].CLK
clk => mem0.data_a[5].CLK
clk => mem0.data_a[4].CLK
clk => mem0.data_a[3].CLK
clk => mem0.data_a[2].CLK
clk => mem0.data_a[1].CLK
clk => mem0.data_a[0].CLK
clk => mem1.we_a.CLK
clk => mem1.waddr_a[8].CLK
clk => mem1.waddr_a[7].CLK
clk => mem1.waddr_a[6].CLK
clk => mem1.waddr_a[5].CLK
clk => mem1.waddr_a[4].CLK
clk => mem1.waddr_a[3].CLK
clk => mem1.waddr_a[2].CLK
clk => mem1.waddr_a[1].CLK
clk => mem1.waddr_a[0].CLK
clk => mem1.data_a[23].CLK
clk => mem1.data_a[22].CLK
clk => mem1.data_a[21].CLK
clk => mem1.data_a[20].CLK
clk => mem1.data_a[19].CLK
clk => mem1.data_a[18].CLK
clk => mem1.data_a[17].CLK
clk => mem1.data_a[16].CLK
clk => mem1.data_a[15].CLK
clk => mem1.data_a[14].CLK
clk => mem1.data_a[13].CLK
clk => mem1.data_a[12].CLK
clk => mem1.data_a[11].CLK
clk => mem1.data_a[10].CLK
clk => mem1.data_a[9].CLK
clk => mem1.data_a[8].CLK
clk => mem1.data_a[7].CLK
clk => mem1.data_a[6].CLK
clk => mem1.data_a[5].CLK
clk => mem1.data_a[4].CLK
clk => mem1.data_a[3].CLK
clk => mem1.data_a[2].CLK
clk => mem1.data_a[1].CLK
clk => mem1.data_a[0].CLK
clk => hscnt0[0].CLK
clk => hscnt0[1].CLK
clk => hscnt0[2].CLK
clk => hscnt0[3].CLK
clk => hscnt0[4].CLK
clk => hscnt0[5].CLK
clk => hscnt0[6].CLK
clk => hscnt0[7].CLK
clk => hscnt0[8].CLK
clk => hscnt1[0].CLK
clk => hscnt1[1].CLK
clk => hscnt1[2].CLK
clk => hscnt1[3].CLK
clk => hscnt1[4].CLK
clk => hscnt1[5].CLK
clk => hscnt1[6].CLK
clk => hscnt1[7].CLK
clk => hscnt1[8].CLK
clk => x2_HS~reg0.CLK
clk => x2_pxl[0]~reg0.CLK
clk => x2_pxl[1]~reg0.CLK
clk => x2_pxl[2]~reg0.CLK
clk => x2_pxl[3]~reg0.CLK
clk => x2_pxl[4]~reg0.CLK
clk => x2_pxl[5]~reg0.CLK
clk => x2_pxl[6]~reg0.CLK
clk => x2_pxl[7]~reg0.CLK
clk => x2_pxl[8]~reg0.CLK
clk => x2_pxl[9]~reg0.CLK
clk => x2_pxl[10]~reg0.CLK
clk => x2_pxl[11]~reg0.CLK
clk => x2_pxl[12]~reg0.CLK
clk => x2_pxl[13]~reg0.CLK
clk => x2_pxl[14]~reg0.CLK
clk => x2_pxl[15]~reg0.CLK
clk => x2_pxl[16]~reg0.CLK
clk => x2_pxl[17]~reg0.CLK
clk => x2_pxl[18]~reg0.CLK
clk => x2_pxl[19]~reg0.CLK
clk => x2_pxl[20]~reg0.CLK
clk => x2_pxl[21]~reg0.CLK
clk => x2_pxl[22]~reg0.CLK
clk => x2_pxl[23]~reg0.CLK
clk => alt_pxl.CLK
clk => oddline.CLK
clk => rdaddr[0].CLK
clk => rdaddr[1].CLK
clk => rdaddr[2].CLK
clk => rdaddr[3].CLK
clk => rdaddr[4].CLK
clk => rdaddr[5].CLK
clk => rdaddr[6].CLK
clk => rdaddr[7].CLK
clk => rdaddr[8].CLK
clk => wraddr[0].CLK
clk => wraddr[1].CLK
clk => wraddr[2].CLK
clk => wraddr[3].CLK
clk => wraddr[4].CLK
clk => wraddr[5].CLK
clk => wraddr[6].CLK
clk => wraddr[7].CLK
clk => wraddr[8].CLK
clk => waitHS.CLK
clk => last_HS.CLK
clk => last_HS_base.CLK
clk => mem0.CLK0
clk => mem1.CLK0
base_cen => last_HS_base.ENA
basex2_cen => mem0.OUTPUTSELECT
basex2_cen => mem1.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => x2_pxl.OUTPUTSELECT
basex2_cen => last_HS.ENA
basex2_cen => wraddr[8].ENA
basex2_cen => wraddr[7].ENA
basex2_cen => wraddr[6].ENA
basex2_cen => wraddr[5].ENA
basex2_cen => wraddr[4].ENA
basex2_cen => wraddr[3].ENA
basex2_cen => wraddr[2].ENA
basex2_cen => wraddr[1].ENA
basex2_cen => wraddr[0].ENA
basex2_cen => rdaddr[8].ENA
basex2_cen => rdaddr[7].ENA
basex2_cen => rdaddr[6].ENA
basex2_cen => rdaddr[5].ENA
basex2_cen => rdaddr[4].ENA
basex2_cen => rdaddr[3].ENA
basex2_cen => rdaddr[2].ENA
basex2_cen => rdaddr[1].ENA
basex2_cen => rdaddr[0].ENA
basex2_cen => oddline.ENA
basex2_cen => alt_pxl.ENA
base_pxl[0] => mem0.data_a[0].DATAIN
base_pxl[0] => mem1.data_a[0].DATAIN
base_pxl[0] => mem0.DATAIN
base_pxl[0] => mem1.DATAIN
base_pxl[1] => mem0.data_a[1].DATAIN
base_pxl[1] => mem1.data_a[1].DATAIN
base_pxl[1] => mem0.DATAIN1
base_pxl[1] => mem1.DATAIN1
base_pxl[2] => mem0.data_a[2].DATAIN
base_pxl[2] => mem1.data_a[2].DATAIN
base_pxl[2] => mem0.DATAIN2
base_pxl[2] => mem1.DATAIN2
base_pxl[3] => mem0.data_a[3].DATAIN
base_pxl[3] => mem1.data_a[3].DATAIN
base_pxl[3] => mem0.DATAIN3
base_pxl[3] => mem1.DATAIN3
base_pxl[4] => mem0.data_a[4].DATAIN
base_pxl[4] => mem1.data_a[4].DATAIN
base_pxl[4] => mem0.DATAIN4
base_pxl[4] => mem1.DATAIN4
base_pxl[5] => mem0.data_a[5].DATAIN
base_pxl[5] => mem1.data_a[5].DATAIN
base_pxl[5] => mem0.DATAIN5
base_pxl[5] => mem1.DATAIN5
base_pxl[6] => mem0.data_a[6].DATAIN
base_pxl[6] => mem1.data_a[6].DATAIN
base_pxl[6] => mem0.DATAIN6
base_pxl[6] => mem1.DATAIN6
base_pxl[7] => mem0.data_a[7].DATAIN
base_pxl[7] => mem1.data_a[7].DATAIN
base_pxl[7] => mem0.DATAIN7
base_pxl[7] => mem1.DATAIN7
base_pxl[8] => mem0.data_a[8].DATAIN
base_pxl[8] => mem1.data_a[8].DATAIN
base_pxl[8] => mem0.DATAIN8
base_pxl[8] => mem1.DATAIN8
base_pxl[9] => mem0.data_a[9].DATAIN
base_pxl[9] => mem1.data_a[9].DATAIN
base_pxl[9] => mem0.DATAIN9
base_pxl[9] => mem1.DATAIN9
base_pxl[10] => mem0.data_a[10].DATAIN
base_pxl[10] => mem1.data_a[10].DATAIN
base_pxl[10] => mem0.DATAIN10
base_pxl[10] => mem1.DATAIN10
base_pxl[11] => mem0.data_a[11].DATAIN
base_pxl[11] => mem1.data_a[11].DATAIN
base_pxl[11] => mem0.DATAIN11
base_pxl[11] => mem1.DATAIN11
base_pxl[12] => mem0.data_a[12].DATAIN
base_pxl[12] => mem1.data_a[12].DATAIN
base_pxl[12] => mem0.DATAIN12
base_pxl[12] => mem1.DATAIN12
base_pxl[13] => mem0.data_a[13].DATAIN
base_pxl[13] => mem1.data_a[13].DATAIN
base_pxl[13] => mem0.DATAIN13
base_pxl[13] => mem1.DATAIN13
base_pxl[14] => mem0.data_a[14].DATAIN
base_pxl[14] => mem1.data_a[14].DATAIN
base_pxl[14] => mem0.DATAIN14
base_pxl[14] => mem1.DATAIN14
base_pxl[15] => mem0.data_a[15].DATAIN
base_pxl[15] => mem1.data_a[15].DATAIN
base_pxl[15] => mem0.DATAIN15
base_pxl[15] => mem1.DATAIN15
base_pxl[16] => mem0.data_a[16].DATAIN
base_pxl[16] => mem1.data_a[16].DATAIN
base_pxl[16] => mem0.DATAIN16
base_pxl[16] => mem1.DATAIN16
base_pxl[17] => mem0.data_a[17].DATAIN
base_pxl[17] => mem1.data_a[17].DATAIN
base_pxl[17] => mem0.DATAIN17
base_pxl[17] => mem1.DATAIN17
base_pxl[18] => mem0.data_a[18].DATAIN
base_pxl[18] => mem1.data_a[18].DATAIN
base_pxl[18] => mem0.DATAIN18
base_pxl[18] => mem1.DATAIN18
base_pxl[19] => mem0.data_a[19].DATAIN
base_pxl[19] => mem1.data_a[19].DATAIN
base_pxl[19] => mem0.DATAIN19
base_pxl[19] => mem1.DATAIN19
base_pxl[20] => mem0.data_a[20].DATAIN
base_pxl[20] => mem1.data_a[20].DATAIN
base_pxl[20] => mem0.DATAIN20
base_pxl[20] => mem1.DATAIN20
base_pxl[21] => mem0.data_a[21].DATAIN
base_pxl[21] => mem1.data_a[21].DATAIN
base_pxl[21] => mem0.DATAIN21
base_pxl[21] => mem1.DATAIN21
base_pxl[22] => mem0.data_a[22].DATAIN
base_pxl[22] => mem1.data_a[22].DATAIN
base_pxl[22] => mem0.DATAIN22
base_pxl[22] => mem1.DATAIN22
base_pxl[23] => mem0.data_a[23].DATAIN
base_pxl[23] => mem1.data_a[23].DATAIN
base_pxl[23] => mem0.DATAIN23
base_pxl[23] => mem1.DATAIN23
HS => HS_posedge.IN1
HS => HSbase_posedge.IN1
HS => HS_negedge.IN1
HS => last_HS_base.DATAIN
HS => last_HS.DATAIN
x2_pxl[0] <= x2_pxl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[1] <= x2_pxl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[2] <= x2_pxl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[3] <= x2_pxl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[4] <= x2_pxl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[5] <= x2_pxl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[6] <= x2_pxl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[7] <= x2_pxl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[8] <= x2_pxl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[9] <= x2_pxl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[10] <= x2_pxl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[11] <= x2_pxl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[12] <= x2_pxl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[13] <= x2_pxl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[14] <= x2_pxl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[15] <= x2_pxl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[16] <= x2_pxl[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[17] <= x2_pxl[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[18] <= x2_pxl[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[19] <= x2_pxl[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[20] <= x2_pxl[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[21] <= x2_pxl[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[22] <= x2_pxl[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_pxl[23] <= x2_pxl[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x2_HS <= x2_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game
rst => rst.IN1
clk => clk.IN4
clk48 => clk48.IN4
pxl2_cen <= pxl2_cen.DB_MAX_OUTPUT_PORT_TYPE
pxl_cen <= pxl_cen.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= jtcps1_video:u_video.red
red[1] <= jtcps1_video:u_video.red
red[2] <= jtcps1_video:u_video.red
red[3] <= jtcps1_video:u_video.red
red[4] <= jtcps1_video:u_video.red
red[5] <= jtcps1_video:u_video.red
red[6] <= jtcps1_video:u_video.red
red[7] <= jtcps1_video:u_video.red
green[0] <= jtcps1_video:u_video.green
green[1] <= jtcps1_video:u_video.green
green[2] <= jtcps1_video:u_video.green
green[3] <= jtcps1_video:u_video.green
green[4] <= jtcps1_video:u_video.green
green[5] <= jtcps1_video:u_video.green
green[6] <= jtcps1_video:u_video.green
green[7] <= jtcps1_video:u_video.green
blue[0] <= jtcps1_video:u_video.blue
blue[1] <= jtcps1_video:u_video.blue
blue[2] <= jtcps1_video:u_video.blue
blue[3] <= jtcps1_video:u_video.blue
blue[4] <= jtcps1_video:u_video.blue
blue[5] <= jtcps1_video:u_video.blue
blue[6] <= jtcps1_video:u_video.blue
blue[7] <= jtcps1_video:u_video.blue
LHBL_dly <= jtcps1_video:u_video.LHBL_dly
LVBL_dly <= jtcps1_video:u_video.LVBL_dly
HS <= jtcps1_video:u_video.HS
VS <= jtcps1_video:u_video.VS
start_button[0] => start_button[0].IN2
start_button[1] => start_button[1].IN2
start_button[2] => start_button[2].IN1
start_button[3] => start_button[3].IN1
coin_input[0] => coin_input[0].IN2
coin_input[1] => coin_input[1].IN2
coin_input[2] => coin_input[2].IN1
coin_input[3] => coin_input[3].IN1
joystick1[0] => joystick1[0].IN2
joystick1[1] => joystick1[1].IN2
joystick1[2] => joystick1[2].IN2
joystick1[3] => joystick1[3].IN2
joystick1[4] => joystick1[4].IN2
joystick1[5] => joystick1[5].IN2
joystick1[6] => joystick1[6].IN2
joystick1[7] => joystick1[7].IN2
joystick1[8] => joystick1[8].IN2
joystick1[9] => joystick1[9].IN2
joystick2[0] => joystick2[0].IN2
joystick2[1] => joystick2[1].IN2
joystick2[2] => joystick2[2].IN2
joystick2[3] => joystick2[3].IN2
joystick2[4] => joystick2[4].IN2
joystick2[5] => joystick2[5].IN2
joystick2[6] => joystick2[6].IN2
joystick2[7] => joystick2[7].IN2
joystick2[8] => joystick2[8].IN2
joystick2[9] => joystick2[9].IN2
joystick3[0] => joystick3[0].IN1
joystick3[1] => joystick3[1].IN1
joystick3[2] => joystick3[2].IN1
joystick3[3] => joystick3[3].IN1
joystick3[4] => joystick3[4].IN1
joystick3[5] => joystick3[5].IN1
joystick3[6] => joystick3[6].IN1
joystick3[7] => joystick3[7].IN1
joystick3[8] => joystick3[8].IN1
joystick3[9] => joystick3[9].IN1
joystick4[0] => joystick4[0].IN1
joystick4[1] => joystick4[1].IN1
joystick4[2] => joystick4[2].IN1
joystick4[3] => joystick4[3].IN1
joystick4[4] => joystick4[4].IN1
joystick4[5] => joystick4[5].IN1
joystick4[6] => joystick4[6].IN1
joystick4[7] => joystick4[7].IN1
joystick4[8] => joystick4[8].IN1
joystick4[9] => joystick4[9].IN1
downloading => downloading.IN2
dwnld_busy <= downloading.DB_MAX_OUTPUT_PORT_TYPE
loop_rst => loop_rst.IN1
sdram_req <= jtframe_sdram_mux:u_sdram_mux.sdram_req
sdram_addr[0] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[1] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[2] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[3] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[4] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[5] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[6] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[7] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[8] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[9] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[10] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[11] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[12] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[13] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[14] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[15] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[16] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[17] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[18] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[19] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[20] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
sdram_addr[21] <= jtframe_sdram_mux:u_sdram_mux.sdram_addr
data_read[0] => data_read[0].IN1
data_read[1] => data_read[1].IN1
data_read[2] => data_read[2].IN1
data_read[3] => data_read[3].IN1
data_read[4] => data_read[4].IN1
data_read[5] => data_read[5].IN1
data_read[6] => data_read[6].IN1
data_read[7] => data_read[7].IN1
data_read[8] => data_read[8].IN1
data_read[9] => data_read[9].IN1
data_read[10] => data_read[10].IN1
data_read[11] => data_read[11].IN1
data_read[12] => data_read[12].IN1
data_read[13] => data_read[13].IN1
data_read[14] => data_read[14].IN1
data_read[15] => data_read[15].IN1
data_read[16] => data_read[16].IN1
data_read[17] => data_read[17].IN1
data_read[18] => data_read[18].IN1
data_read[19] => data_read[19].IN1
data_read[20] => data_read[20].IN1
data_read[21] => data_read[21].IN1
data_read[22] => data_read[22].IN1
data_read[23] => data_read[23].IN1
data_read[24] => data_read[24].IN1
data_read[25] => data_read[25].IN1
data_read[26] => data_read[26].IN1
data_read[27] => data_read[27].IN1
data_read[28] => data_read[28].IN1
data_read[29] => data_read[29].IN1
data_read[30] => data_read[30].IN1
data_read[31] => data_read[31].IN1
sdram_wrmask[0] <= jtframe_sdram_mux:u_sdram_mux.sdram_wrmask
sdram_wrmask[1] <= jtframe_sdram_mux:u_sdram_mux.sdram_wrmask
sdram_bank[0] <= jtframe_sdram_mux:u_sdram_mux.slot_active
sdram_bank[1] <= sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
sdram_rnw <= jtframe_sdram_mux:u_sdram_mux.sdram_rnw
data_write[0] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[1] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[2] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[3] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[4] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[5] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[6] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[7] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[8] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[9] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[10] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[11] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[12] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[13] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[14] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_write[15] <= jtframe_sdram_mux:u_sdram_mux.data_write
data_rdy => data_rdy.IN1
sdram_ack => sdram_ack.IN2
refresh_en <= jtframe_sdram_mux:u_sdram_mux.refresh_en
ioctl_addr[0] => ioctl_addr[0].IN1
ioctl_addr[1] => ioctl_addr[1].IN1
ioctl_addr[2] => ioctl_addr[2].IN1
ioctl_addr[3] => ioctl_addr[3].IN1
ioctl_addr[4] => ioctl_addr[4].IN1
ioctl_addr[5] => ioctl_addr[5].IN1
ioctl_addr[6] => ioctl_addr[6].IN1
ioctl_addr[7] => ioctl_addr[7].IN1
ioctl_addr[8] => ioctl_addr[8].IN1
ioctl_addr[9] => ioctl_addr[9].IN1
ioctl_addr[10] => ioctl_addr[10].IN1
ioctl_addr[11] => ioctl_addr[11].IN1
ioctl_addr[12] => ioctl_addr[12].IN1
ioctl_addr[13] => ioctl_addr[13].IN1
ioctl_addr[14] => ioctl_addr[14].IN1
ioctl_addr[15] => ioctl_addr[15].IN1
ioctl_addr[16] => ioctl_addr[16].IN1
ioctl_addr[17] => ioctl_addr[17].IN1
ioctl_addr[18] => ioctl_addr[18].IN1
ioctl_addr[19] => ioctl_addr[19].IN1
ioctl_addr[20] => ioctl_addr[20].IN1
ioctl_addr[21] => ioctl_addr[21].IN1
ioctl_addr[22] => ioctl_addr[22].IN1
ioctl_addr[23] => ioctl_addr[23].IN1
ioctl_addr[24] => ioctl_addr[24].IN1
ioctl_data[0] => ioctl_data[0].IN1
ioctl_data[1] => ioctl_data[1].IN1
ioctl_data[2] => ioctl_data[2].IN1
ioctl_data[3] => ioctl_data[3].IN1
ioctl_data[4] => ioctl_data[4].IN1
ioctl_data[5] => ioctl_data[5].IN1
ioctl_data[6] => ioctl_data[6].IN1
ioctl_data[7] => ioctl_data[7].IN1
ioctl_wr => ioctl_wr.IN1
prog_addr[0] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[1] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[2] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[3] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[4] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[5] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[6] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[7] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[8] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[9] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[10] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[11] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[12] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[13] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[14] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[15] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[16] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[17] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[18] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[19] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[20] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_addr[21] <= jtcps1_prom_we:u_prom_we.prog_addr
prog_data[0] <= prog_data[0].DB_MAX_OUTPUT_PORT_TYPE
prog_data[1] <= prog_data[1].DB_MAX_OUTPUT_PORT_TYPE
prog_data[2] <= prog_data[2].DB_MAX_OUTPUT_PORT_TYPE
prog_data[3] <= prog_data[3].DB_MAX_OUTPUT_PORT_TYPE
prog_data[4] <= prog_data[4].DB_MAX_OUTPUT_PORT_TYPE
prog_data[5] <= prog_data[5].DB_MAX_OUTPUT_PORT_TYPE
prog_data[6] <= prog_data[6].DB_MAX_OUTPUT_PORT_TYPE
prog_data[7] <= prog_data[7].DB_MAX_OUTPUT_PORT_TYPE
prog_mask[0] <= jtcps1_prom_we:u_prom_we.prog_mask
prog_mask[1] <= jtcps1_prom_we:u_prom_we.prog_mask
prog_bank[0] <= jtcps1_prom_we:u_prom_we.prog_bank
prog_bank[1] <= jtcps1_prom_we:u_prom_we.prog_bank
prog_we <= jtcps1_prom_we:u_prom_we.prog_we
prog_rd <= <GND>
status[0] => ~NO_FANOUT~
status[1] => ~NO_FANOUT~
status[2] => ~NO_FANOUT~
status[3] => ~NO_FANOUT~
status[4] => ~NO_FANOUT~
status[5] => ~NO_FANOUT~
status[6] => ~NO_FANOUT~
status[7] => ~NO_FANOUT~
status[8] => ~NO_FANOUT~
status[9] => ~NO_FANOUT~
status[10] => ~NO_FANOUT~
status[11] => ~NO_FANOUT~
status[12] => ~NO_FANOUT~
status[13] => ~NO_FANOUT~
status[14] => ~NO_FANOUT~
status[15] => ~NO_FANOUT~
status[16] => ~NO_FANOUT~
status[17] => ~NO_FANOUT~
status[18] => ~NO_FANOUT~
status[19] => ~NO_FANOUT~
status[20] => ~NO_FANOUT~
status[21] => ~NO_FANOUT~
status[22] => ~NO_FANOUT~
status[23] => ~NO_FANOUT~
status[24] => ~NO_FANOUT~
status[25] => ~NO_FANOUT~
status[26] => ~NO_FANOUT~
status[27] => ~NO_FANOUT~
status[28] => ~NO_FANOUT~
status[29] => ~NO_FANOUT~
status[30] => ~NO_FANOUT~
status[31] => ~NO_FANOUT~
dip_pause => dip_pause.IN1
dip_flip <> dip_flip
dip_test => dip_test.IN1
dip_fxlevel[0] => ~NO_FANOUT~
dip_fxlevel[1] => ~NO_FANOUT~
dipsw[0] => dipsw_a[0].IN1
dipsw[1] => dipsw_a[1].IN1
dipsw[2] => dipsw_a[2].IN1
dipsw[3] => dipsw_a[3].IN1
dipsw[4] => dipsw_a[4].IN1
dipsw[5] => dipsw_a[5].IN1
dipsw[6] => dipsw_a[6].IN1
dipsw[7] => dipsw_a[7].IN1
dipsw[8] => dipsw_b[0].IN1
dipsw[9] => dipsw_b[1].IN1
dipsw[10] => dipsw_b[2].IN1
dipsw[11] => dipsw_b[3].IN1
dipsw[12] => dipsw_b[4].IN1
dipsw[13] => dipsw_b[5].IN1
dipsw[14] => dipsw_b[6].IN1
dipsw[15] => dipsw_b[7].IN1
dipsw[16] => dipsw_c[0].IN1
dipsw[17] => dipsw_c[1].IN1
dipsw[18] => dipsw_c[2].IN1
dipsw[19] => dipsw_c[3].IN1
dipsw[20] => dipsw_c[4].IN1
dipsw[21] => dipsw_c[5].IN1
dipsw[22] => dipsw_c[6].IN1
dipsw[23] => dipsw_c[7].IN1
dipsw[24] => ~NO_FANOUT~
dipsw[25] => ~NO_FANOUT~
dipsw[26] => ~NO_FANOUT~
dipsw[27] => ~NO_FANOUT~
dipsw[28] => ~NO_FANOUT~
dipsw[29] => ~NO_FANOUT~
dipsw[30] => ~NO_FANOUT~
dipsw[31] => ~NO_FANOUT~
snd_left[0] <= jtcps1_sound:u_sound.left
snd_left[1] <= jtcps1_sound:u_sound.left
snd_left[2] <= jtcps1_sound:u_sound.left
snd_left[3] <= jtcps1_sound:u_sound.left
snd_left[4] <= jtcps1_sound:u_sound.left
snd_left[5] <= jtcps1_sound:u_sound.left
snd_left[6] <= jtcps1_sound:u_sound.left
snd_left[7] <= jtcps1_sound:u_sound.left
snd_left[8] <= jtcps1_sound:u_sound.left
snd_left[9] <= jtcps1_sound:u_sound.left
snd_left[10] <= jtcps1_sound:u_sound.left
snd_left[11] <= jtcps1_sound:u_sound.left
snd_left[12] <= jtcps1_sound:u_sound.left
snd_left[13] <= jtcps1_sound:u_sound.left
snd_left[14] <= jtcps1_sound:u_sound.left
snd_left[15] <= jtcps1_sound:u_sound.left
snd_right[0] <= jtcps1_sound:u_sound.right
snd_right[1] <= jtcps1_sound:u_sound.right
snd_right[2] <= jtcps1_sound:u_sound.right
snd_right[3] <= jtcps1_sound:u_sound.right
snd_right[4] <= jtcps1_sound:u_sound.right
snd_right[5] <= jtcps1_sound:u_sound.right
snd_right[6] <= jtcps1_sound:u_sound.right
snd_right[7] <= jtcps1_sound:u_sound.right
snd_right[8] <= jtcps1_sound:u_sound.right
snd_right[9] <= jtcps1_sound:u_sound.right
snd_right[10] <= jtcps1_sound:u_sound.right
snd_right[11] <= jtcps1_sound:u_sound.right
snd_right[12] <= jtcps1_sound:u_sound.right
snd_right[13] <= jtcps1_sound:u_sound.right
snd_right[14] <= jtcps1_sound:u_sound.right
snd_right[15] <= jtcps1_sound:u_sound.right
sample <= jtcps1_sound:u_sound.sample
enable_psg => enable_psg.IN1
enable_fm => enable_fm.IN1
gfx_en[0] => gfx_en[0].IN1
gfx_en[1] => gfx_en[1].IN1
gfx_en[2] => gfx_en[2].IN1
gfx_en[3] => gfx_en[3].IN1


|multicore2_top|jtcps1_game:u_game|jtframe_cen48:u_cen48
clk => cen1p5b~reg0.CLK
clk => cen1p5~reg0.CLK
clk => cen3qb~reg0.CLK
clk => cen3q~reg0.CLK
clk => cen3b~reg0.CLK
clk => cen3~reg0.CLK
clk => cen6b~reg0.CLK
clk => cen6~reg0.CLK
clk => cen4~reg0.CLK
clk => cen8~reg0.CLK
clk => cen16~reg0.CLK
clk => cen4_12~reg0.CLK
clk => cencnt4_12[0].CLK
clk => cencnt4_12[1].CLK
clk => cencnt4_12[2].CLK
clk => cen12b~reg0.CLK
clk => cen12~reg0.CLK
clk => cencnt12.CLK
clk => cencnt6[0].CLK
clk => cencnt6[1].CLK
clk => cencnt6[2].CLK
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cencnt[3].CLK
clk => cencnt[4].CLK
cen12 <= cen12~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen16 <= cen16~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen8 <= cen8~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen6 <= cen6~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen4 <= cen4~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen4_12 <= cen4_12~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen3 <= cen3~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen3q <= cen3q~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen1p5 <= cen1p5~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen12b <= cen12b~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen6b <= cen6b~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen3b <= cen3b~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen3qb <= cen3qb~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen1p5b <= cen1p5b~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_cen96:u_pxl_cen
clk => cen8~reg0.CLK
clk => cen16~reg0.CLK
clk => cencnt12[0].CLK
clk => cencnt12[1].CLK
clk => cencnt12[2].CLK
clk => cencnt12[3].CLK
cen16 <= cen16~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen8 <= cen8~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_cpucen:u_cpucen
clk => clk.IN1
cen12 => cpu_cen.DATAB
cpu_speed => cpu_cen.OUTPUTSELECT
cpu_cen <= cpu_cen~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_cenb <= cpu_cenb~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_cpucen:u_cpucen|jtframe_frac_cen:u_cen10
clk => edgecnt[0].CLK
clk => edgecnt[1].CLK
clk => half.CLK
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cencnt[3].CLK
clk => cencnt[4].CLK
clk => cencnt[5].CLK
clk => cencnt[6].CLK
clk => cencnt[7].CLK
clk => cencnt[8].CLK
clk => cencnt[9].CLK
clk => cencnt[10].CLK
clk => cenb[0]~reg0.CLK
clk => cenb[1]~reg0.CLK
clk => cen[0]~reg0.CLK
clk => cen[1]~reg0.CLK
n[0] => Add0.IN12
n[0] => Add1.IN11
n[1] => Add0.IN11
n[1] => Add1.IN10
n[2] => Add0.IN10
n[2] => Add1.IN9
n[3] => Add0.IN9
n[3] => Add1.IN8
n[4] => Add0.IN8
n[4] => Add1.IN7
n[5] => Add0.IN7
n[5] => Add1.IN6
n[6] => Add0.IN6
n[6] => Add1.IN5
n[7] => Add0.IN5
n[7] => Add1.IN4
n[8] => Add0.IN4
n[8] => Add1.IN3
n[9] => Add0.IN3
n[9] => Add1.IN2
m[0] => Add0.IN22
m[0] => LessThan0.IN11
m[0] => Add2.IN11
m[1] => Add0.IN21
m[1] => LessThan0.IN10
m[1] => LessThan1.IN11
m[1] => Add2.IN10
m[2] => Add0.IN20
m[2] => LessThan0.IN9
m[2] => LessThan1.IN10
m[2] => Add2.IN9
m[3] => Add0.IN19
m[3] => LessThan0.IN8
m[3] => LessThan1.IN9
m[3] => Add2.IN8
m[4] => Add0.IN18
m[4] => LessThan0.IN7
m[4] => LessThan1.IN8
m[4] => Add2.IN7
m[5] => Add0.IN17
m[5] => LessThan0.IN6
m[5] => LessThan1.IN7
m[5] => Add2.IN6
m[6] => Add0.IN16
m[6] => LessThan0.IN5
m[6] => LessThan1.IN6
m[6] => Add2.IN5
m[7] => Add0.IN15
m[7] => LessThan0.IN4
m[7] => LessThan1.IN5
m[7] => Add2.IN4
m[8] => Add0.IN14
m[8] => LessThan0.IN3
m[8] => LessThan1.IN4
m[8] => Add2.IN3
m[9] => Add0.IN13
m[9] => LessThan0.IN2
m[9] => LessThan1.IN3
m[9] => Add2.IN2
cen[0] <= cen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen[1] <= cen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cenb[0] <= cenb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cenb[1] <= cenb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_prom_we:u_prom_we
clk => pang3_bit.CLK
clk => decrypt.CLK
clk => prog_we~reg0.CLK
clk => cfg_we~reg0.CLK
clk => starts[0].CLK
clk => starts[1].CLK
clk => starts[2].CLK
clk => starts[3].CLK
clk => starts[4].CLK
clk => starts[5].CLK
clk => starts[6].CLK
clk => starts[7].CLK
clk => starts[8].CLK
clk => starts[9].CLK
clk => starts[10].CLK
clk => starts[11].CLK
clk => starts[12].CLK
clk => starts[13].CLK
clk => starts[14].CLK
clk => starts[15].CLK
clk => starts[16].CLK
clk => starts[17].CLK
clk => starts[18].CLK
clk => starts[19].CLK
clk => starts[20].CLK
clk => starts[21].CLK
clk => starts[22].CLK
clk => starts[23].CLK
clk => starts[24].CLK
clk => starts[25].CLK
clk => starts[26].CLK
clk => starts[27].CLK
clk => starts[28].CLK
clk => starts[29].CLK
clk => starts[30].CLK
clk => starts[31].CLK
clk => starts[32].CLK
clk => starts[33].CLK
clk => starts[34].CLK
clk => starts[35].CLK
clk => starts[36].CLK
clk => starts[37].CLK
clk => starts[38].CLK
clk => starts[39].CLK
clk => starts[40].CLK
clk => starts[41].CLK
clk => starts[42].CLK
clk => starts[43].CLK
clk => starts[44].CLK
clk => starts[45].CLK
clk => starts[46].CLK
clk => starts[47].CLK
clk => prog_bank[0]~reg0.CLK
clk => prog_bank[1]~reg0.CLK
clk => prog_addr[0]~reg0.CLK
clk => prog_addr[1]~reg0.CLK
clk => prog_addr[2]~reg0.CLK
clk => prog_addr[3]~reg0.CLK
clk => prog_addr[4]~reg0.CLK
clk => prog_addr[5]~reg0.CLK
clk => prog_addr[6]~reg0.CLK
clk => prog_addr[7]~reg0.CLK
clk => prog_addr[8]~reg0.CLK
clk => prog_addr[9]~reg0.CLK
clk => prog_addr[10]~reg0.CLK
clk => prog_addr[11]~reg0.CLK
clk => prog_addr[12]~reg0.CLK
clk => prog_addr[13]~reg0.CLK
clk => prog_addr[14]~reg0.CLK
clk => prog_addr[15]~reg0.CLK
clk => prog_addr[16]~reg0.CLK
clk => prog_addr[17]~reg0.CLK
clk => prog_addr[18]~reg0.CLK
clk => prog_addr[19]~reg0.CLK
clk => prog_addr[20]~reg0.CLK
clk => prog_addr[21]~reg0.CLK
clk => prog_mask[0]~reg0.CLK
clk => prog_mask[1]~reg0.CLK
clk => prog_data[0]~reg0.CLK
clk => prog_data[1]~reg0.CLK
clk => prog_data[2]~reg0.CLK
clk => prog_data[3]~reg0.CLK
clk => prog_data[4]~reg0.CLK
clk => prog_data[5]~reg0.CLK
clk => prog_data[6]~reg0.CLK
clk => prog_data[7]~reg0.CLK
downloading => always1.IN0
downloading => decrypt.OUTPUTSELECT
downloading => always1.IN0
ioctl_addr[0] => LessThan0.IN45
ioctl_addr[0] => LessThan1.IN45
ioctl_addr[0] => LessThan8.IN45
ioctl_addr[0] => pang3.IN1
ioctl_addr[0] => Equal0.IN3
ioctl_addr[0] => prog_mask[0]~reg0.DATAIN
ioctl_addr[0] => prog_mask[1]~reg0.DATAIN
ioctl_addr[1] => LessThan0.IN50
ioctl_addr[1] => LessThan1.IN50
ioctl_addr[1] => LessThan8.IN50
ioctl_addr[1] => Equal0.IN2
ioctl_addr[1] => prog_addr[0]~reg0.DATAIN
ioctl_addr[2] => LessThan0.IN49
ioctl_addr[2] => LessThan1.IN49
ioctl_addr[2] => LessThan8.IN49
ioctl_addr[2] => Equal0.IN1
ioctl_addr[2] => prog_addr[1]~reg0.DATAIN
ioctl_addr[3] => LessThan0.IN48
ioctl_addr[3] => LessThan1.IN48
ioctl_addr[3] => LessThan8.IN48
ioctl_addr[3] => Equal0.IN5
ioctl_addr[3] => prog_addr[2]~reg0.DATAIN
ioctl_addr[4] => LessThan0.IN47
ioctl_addr[4] => LessThan1.IN47
ioctl_addr[4] => LessThan8.IN47
ioctl_addr[4] => Equal0.IN4
ioctl_addr[4] => prog_addr[3]~reg0.DATAIN
ioctl_addr[5] => LessThan0.IN46
ioctl_addr[5] => LessThan1.IN46
ioctl_addr[5] => LessThan8.IN46
ioctl_addr[5] => Equal0.IN0
ioctl_addr[5] => prog_addr[4]~reg0.DATAIN
ioctl_addr[6] => Add0.IN38
ioctl_addr[6] => LessThan0.IN44
ioctl_addr[6] => LessThan1.IN44
ioctl_addr[6] => LessThan8.IN44
ioctl_addr[7] => Add0.IN37
ioctl_addr[7] => LessThan0.IN43
ioctl_addr[7] => LessThan1.IN43
ioctl_addr[7] => LessThan8.IN43
ioctl_addr[8] => Add0.IN36
ioctl_addr[8] => LessThan0.IN42
ioctl_addr[8] => LessThan1.IN42
ioctl_addr[8] => LessThan8.IN42
ioctl_addr[9] => Add0.IN35
ioctl_addr[9] => LessThan0.IN41
ioctl_addr[9] => LessThan1.IN41
ioctl_addr[9] => LessThan8.IN41
ioctl_addr[10] => Add0.IN34
ioctl_addr[10] => LessThan0.IN40
ioctl_addr[10] => LessThan1.IN40
ioctl_addr[10] => LessThan8.IN40
ioctl_addr[11] => Add0.IN33
ioctl_addr[11] => LessThan0.IN39
ioctl_addr[11] => LessThan1.IN39
ioctl_addr[11] => LessThan8.IN39
ioctl_addr[12] => Add0.IN32
ioctl_addr[12] => LessThan0.IN38
ioctl_addr[12] => LessThan1.IN38
ioctl_addr[12] => LessThan8.IN38
ioctl_addr[13] => Add0.IN31
ioctl_addr[13] => LessThan0.IN37
ioctl_addr[13] => LessThan1.IN37
ioctl_addr[13] => LessThan8.IN37
ioctl_addr[14] => Add0.IN30
ioctl_addr[14] => LessThan0.IN36
ioctl_addr[14] => LessThan1.IN36
ioctl_addr[14] => LessThan8.IN36
ioctl_addr[15] => Add0.IN29
ioctl_addr[15] => LessThan0.IN35
ioctl_addr[15] => LessThan1.IN35
ioctl_addr[15] => LessThan8.IN35
ioctl_addr[16] => Add0.IN28
ioctl_addr[16] => LessThan0.IN34
ioctl_addr[16] => LessThan1.IN34
ioctl_addr[16] => LessThan8.IN34
ioctl_addr[17] => Add0.IN27
ioctl_addr[17] => LessThan0.IN33
ioctl_addr[17] => LessThan1.IN33
ioctl_addr[17] => LessThan8.IN33
ioctl_addr[18] => Add0.IN26
ioctl_addr[18] => LessThan0.IN32
ioctl_addr[18] => LessThan1.IN32
ioctl_addr[18] => LessThan8.IN32
ioctl_addr[19] => Add0.IN25
ioctl_addr[19] => LessThan0.IN31
ioctl_addr[19] => LessThan1.IN31
ioctl_addr[19] => LessThan8.IN31
ioctl_addr[20] => Add0.IN24
ioctl_addr[20] => LessThan0.IN30
ioctl_addr[20] => LessThan1.IN30
ioctl_addr[20] => LessThan8.IN30
ioctl_addr[21] => Add0.IN23
ioctl_addr[21] => LessThan0.IN29
ioctl_addr[21] => LessThan1.IN29
ioctl_addr[21] => LessThan8.IN29
ioctl_addr[22] => Add0.IN22
ioctl_addr[22] => LessThan0.IN28
ioctl_addr[22] => LessThan1.IN28
ioctl_addr[22] => LessThan8.IN28
ioctl_addr[23] => Add0.IN21
ioctl_addr[23] => LessThan0.IN27
ioctl_addr[23] => LessThan1.IN27
ioctl_addr[23] => LessThan8.IN27
ioctl_addr[24] => Add0.IN20
ioctl_addr[24] => LessThan0.IN26
ioctl_addr[24] => LessThan1.IN26
ioctl_addr[24] => LessThan8.IN26
ioctl_data[0] => prog_data.DATAA
ioctl_data[0] => starts.DATAB
ioctl_data[0] => pang3_decrypt[2].IN0
ioctl_data[1] => prog_data.DATAA
ioctl_data[1] => starts.DATAB
ioctl_data[1] => pang3_decrypt[0].IN0
ioctl_data[1] => prog_data.DATAB
ioctl_data[2] => prog_data.DATAA
ioctl_data[2] => starts.DATAB
ioctl_data[2] => pang3_decrypt[0].IN1
ioctl_data[3] => prog_data.DATAA
ioctl_data[3] => starts.DATAB
ioctl_data[3] => pang3_decrypt[6].IN0
ioctl_data[3] => prog_data.DATAB
ioctl_data[4] => prog_data.DATAA
ioctl_data[4] => starts.DATAB
ioctl_data[4] => pang3_decrypt[6].IN1
ioctl_data[5] => prog_data.DATAA
ioctl_data[5] => starts.DATAB
ioctl_data[5] => pang3_decrypt[2].IN1
ioctl_data[5] => prog_data.DATAB
ioctl_data[6] => prog_data.DATAA
ioctl_data[6] => pang3_bit.DATAB
ioctl_data[6] => starts.DATAB
ioctl_data[6] => pang3_decrypt[3].IN0
ioctl_data[7] => prog_data.DATAA
ioctl_data[7] => decrypt.DATAB
ioctl_data[7] => starts.DATAB
ioctl_data[7] => pang3_decrypt[3].IN1
ioctl_data[7] => prog_data.DATAB
ioctl_wr => always1.IN1
prog_addr[0] <= prog_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[1] <= prog_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[2] <= prog_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[3] <= prog_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[4] <= prog_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[5] <= prog_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[6] <= prog_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[7] <= prog_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[8] <= prog_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[9] <= prog_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[10] <= prog_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[11] <= prog_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[12] <= prog_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[13] <= prog_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[14] <= prog_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[15] <= prog_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[16] <= prog_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[17] <= prog_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[18] <= prog_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[19] <= prog_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[20] <= prog_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[21] <= prog_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[0] <= prog_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[1] <= prog_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[2] <= prog_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[3] <= prog_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[4] <= prog_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[5] <= prog_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[6] <= prog_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[7] <= prog_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_mask[0] <= prog_mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_mask[1] <= prog_mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_bank[0] <= prog_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_bank[1] <= prog_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_we <= prog_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ack => always1.IN1
cfg_we <= cfg_we~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main
rst => rst.IN6
clk => clk.IN5
cen10 => cen10.IN1
cen10b => cen10b.IN2
cpu_cen <= cen10.DB_MAX_OUTPUT_PORT_TYPE
V[0] => ~NO_FANOUT~
V[1] => ~NO_FANOUT~
V[2] => ~NO_FANOUT~
V[3] => ~NO_FANOUT~
V[4] => ~NO_FANOUT~
V[5] => ~NO_FANOUT~
V[6] => ~NO_FANOUT~
V[7] => ~NO_FANOUT~
V[8] => ~NO_FANOUT~
LVBL => always6.IN1
LVBL => last_LVBL.DATAIN
LHBL => always3.IN1
LHBL => last_LHBL[0].DATAIN
ppu1_cs <= ppu1_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu2_cs <= ppu2_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_rstn <= ppu_rstn~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[0] => Mux23.IN15
mmr_dout[1] => Mux22.IN15
mmr_dout[2] => Mux21.IN15
mmr_dout[3] => Mux20.IN15
mmr_dout[4] => Mux19.IN15
mmr_dout[5] => Mux18.IN15
mmr_dout[6] => Mux17.IN15
mmr_dout[7] => Mux16.IN15
mmr_dout[8] => Mux15.IN15
mmr_dout[9] => Mux14.IN15
mmr_dout[10] => Mux13.IN15
mmr_dout[11] => Mux12.IN15
mmr_dout[12] => Mux11.IN15
mmr_dout[13] => Mux10.IN15
mmr_dout[14] => Mux9.IN15
mmr_dout[15] => Mux8.IN15
snd_latch0[0] <= snd_latch0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0[1] <= snd_latch0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0[2] <= snd_latch0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0[3] <= snd_latch0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0[4] <= snd_latch0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0[5] <= snd_latch0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0[6] <= snd_latch0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0[7] <= snd_latch0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[0] <= snd_latch1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[1] <= snd_latch1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[2] <= snd_latch1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[3] <= snd_latch1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[4] <= snd_latch1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[5] <= snd_latch1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[6] <= snd_latch1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1[7] <= snd_latch1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDSWn <= UDSWn.DB_MAX_OUTPUT_PORT_TYPE
LDSWn <= LDSWn.DB_MAX_OUTPUT_PORT_TYPE
charger => sys_data.OUTPUTSELECT
charger => sys_data.OUTPUTSELECT
charger => sys_data.OUTPUTSELECT
charger => sys_data.OUTPUTSELECT
joystick1[0] => sys_data.DATAB
joystick1[1] => sys_data.DATAB
joystick1[2] => sys_data.DATAB
joystick1[3] => sys_data.DATAB
joystick1[4] => sys_data.DATAB
joystick1[5] => sys_data.DATAB
joystick1[5] => _.IN1
joystick1[6] => sys_data.DATAB
joystick1[6] => _.IN1
joystick1[7] => sys_data.DATAB
joystick1[8] => sys_data.DATAB
joystick1[9] => sys_data.DATAB
joystick2[0] => sys_data.DATAB
joystick2[1] => sys_data.DATAB
joystick2[2] => sys_data.DATAB
joystick2[3] => sys_data.DATAB
joystick2[4] => sys_data.DATAB
joystick2[5] => sys_data.DATAB
joystick2[5] => _.IN1
joystick2[6] => sys_data.DATAB
joystick2[6] => _.IN1
joystick2[7] => sys_data.DATAB
joystick2[8] => sys_data.DATAB
joystick2[9] => sys_data.DATAB
start_button[0] => Mux3.IN0
start_button[1] => Mux2.IN0
coin_input[0] => sys_data.DATAA
coin_input[1] => sys_data.DATAA
service => Mux5.IN0
tilt => sys_data.DATAA
busreq => busreq.IN1
busack <= BGACKn.DB_MAX_OUTPUT_PORT_TYPE
RnW <= fx68k:u_cpu.eRWn
addr[1] <= fx68k:u_cpu.eab
addr[2] <= fx68k:u_cpu.eab
addr[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= fx68k:u_cpu.eab
addr[5] <= fx68k:u_cpu.eab
addr[6] <= fx68k:u_cpu.eab
addr[7] <= fx68k:u_cpu.eab
addr[8] <= fx68k:u_cpu.eab
addr[9] <= fx68k:u_cpu.eab
addr[10] <= fx68k:u_cpu.eab
addr[11] <= fx68k:u_cpu.eab
addr[12] <= fx68k:u_cpu.eab
addr[13] <= fx68k:u_cpu.eab
addr[14] <= fx68k:u_cpu.eab
addr[15] <= fx68k:u_cpu.eab
addr[16] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[0] <= fx68k:u_cpu.oEdb
cpu_dout[1] <= fx68k:u_cpu.oEdb
cpu_dout[2] <= fx68k:u_cpu.oEdb
cpu_dout[3] <= fx68k:u_cpu.oEdb
cpu_dout[4] <= fx68k:u_cpu.oEdb
cpu_dout[5] <= fx68k:u_cpu.oEdb
cpu_dout[6] <= fx68k:u_cpu.oEdb
cpu_dout[7] <= fx68k:u_cpu.oEdb
cpu_dout[8] <= fx68k:u_cpu.oEdb
cpu_dout[9] <= fx68k:u_cpu.oEdb
cpu_dout[10] <= fx68k:u_cpu.oEdb
cpu_dout[11] <= fx68k:u_cpu.oEdb
cpu_dout[12] <= fx68k:u_cpu.oEdb
cpu_dout[13] <= fx68k:u_cpu.oEdb
cpu_dout[14] <= fx68k:u_cpu.oEdb
cpu_dout[15] <= fx68k:u_cpu.oEdb
ram_cs <= ram_cs.DB_MAX_OUTPUT_PORT_TYPE
vram_cs <= vram_cs.DB_MAX_OUTPUT_PORT_TYPE
ram_data[0] => Mux23.IN16
ram_data[1] => Mux22.IN16
ram_data[2] => Mux21.IN16
ram_data[3] => Mux20.IN16
ram_data[4] => Mux19.IN16
ram_data[5] => Mux18.IN16
ram_data[6] => Mux17.IN16
ram_data[7] => Mux16.IN16
ram_data[8] => Mux15.IN16
ram_data[9] => Mux14.IN16
ram_data[10] => Mux13.IN16
ram_data[11] => Mux12.IN16
ram_data[12] => Mux11.IN16
ram_data[13] => Mux10.IN16
ram_data[14] => Mux9.IN16
ram_data[15] => Mux8.IN16
ram_ok => comb.IN1
rom_cs <= rom_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= rom_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= rom_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= rom_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[11] <= rom_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[12] <= rom_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[13] <= rom_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[14] <= rom_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[15] <= rom_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[16] <= rom_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[17] <= rom_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[18] <= rom_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[19] <= rom_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[20] <= rom_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[21] <= rom_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux23.IN18
rom_data[1] => Mux22.IN18
rom_data[2] => Mux21.IN18
rom_data[3] => Mux20.IN18
rom_data[4] => Mux19.IN18
rom_data[5] => Mux18.IN18
rom_data[6] => Mux17.IN18
rom_data[7] => Mux16.IN18
rom_data[8] => Mux15.IN18
rom_data[9] => Mux14.IN18
rom_data[10] => Mux13.IN18
rom_data[11] => Mux12.IN18
rom_data[12] => Mux11.IN18
rom_data[13] => Mux10.IN18
rom_data[14] => Mux9.IN18
rom_data[15] => Mux8.IN18
rom_ok => rom_ok2.DATAA
dip_pause => dip_pause.IN1
dip_test => ~NO_FANOUT~
dipsw_a[0] => Mux7.IN1
dipsw_a[1] => Mux6.IN1
dipsw_a[2] => Mux5.IN1
dipsw_a[3] => Mux4.IN1
dipsw_a[4] => Mux3.IN1
dipsw_a[5] => Mux2.IN1
dipsw_a[6] => Mux1.IN1
dipsw_a[7] => Mux0.IN1
dipsw_b[0] => Mux7.IN2
dipsw_b[1] => Mux6.IN2
dipsw_b[2] => Mux5.IN2
dipsw_b[3] => Mux4.IN2
dipsw_b[4] => Mux3.IN2
dipsw_b[5] => Mux2.IN2
dipsw_b[6] => Mux1.IN2
dipsw_b[7] => Mux0.IN2
dipsw_c[0] => Mux7.IN3
dipsw_c[1] => Mux6.IN3
dipsw_c[2] => Mux5.IN3
dipsw_c[3] => Mux4.IN3
dipsw_c[4] => Mux3.IN3
dipsw_c[5] => Mux2.IN3
dipsw_c[6] => Mux1.IN3
dipsw_c[7] => Mux0.IN3


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|jt4701:u_dial
clk => clk.IN2
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => sfn~reg0.PRESET
rst => cfn~reg0.PRESET
x_in[0] => x_in[0].IN1
x_in[1] => x_in[1].IN1
y_in[0] => y_in[0].IN1
y_in[1] => y_in[1].IN1
rightn => dout.DATAB
rightn => sfn.IN1
leftn => dout.DATAB
leftn => sfn.IN0
middlen => dout.DATAB
middlen => sfn.IN1
x_rst => x_rst.IN1
y_rst => y_rst.IN1
csn => csn.IN2
uln => dout.OUTPUTSELECT
uln => dout.OUTPUTSELECT
uln => dout.OUTPUTSELECT
uln => dout.OUTPUTSELECT
uln => dout.OUTPUTSELECT
uln => dout.OUTPUTSELECT
uln => dout.OUTPUTSELECT
uln => dout.OUTPUTSELECT
xn_y => upper[3].OUTPUTSELECT
xn_y => upper[2].OUTPUTSELECT
xn_y => upper[1].OUTPUTSELECT
xn_y => upper[0].OUTPUTSELECT
xn_y => lower[7].OUTPUTSELECT
xn_y => lower[6].OUTPUTSELECT
xn_y => lower[5].OUTPUTSELECT
xn_y => lower[4].OUTPUTSELECT
xn_y => lower[3].OUTPUTSELECT
xn_y => lower[2].OUTPUTSELECT
xn_y => lower[1].OUTPUTSELECT
xn_y => lower[0].OUTPUTSELECT
cfn <= cfn~reg0.DB_MAX_OUTPUT_PORT_TYPE
sfn <= sfn~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|jt4701:u_dial|jt4701_axis:u_axisx
clk => pong.CLK
clk => ping.CLK
clk => locked[0].CLK
clk => locked[1].CLK
clk => flagn~reg0.CLK
clk => last_in[0].CLK
clk => last_in[1].CLK
clk => axis[0]~reg0.CLK
clk => axis[1]~reg0.CLK
clk => axis[2]~reg0.CLK
clk => axis[3]~reg0.CLK
clk => axis[4]~reg0.CLK
clk => axis[5]~reg0.CLK
clk => axis[6]~reg0.CLK
clk => axis[7]~reg0.CLK
clk => axis[8]~reg0.CLK
clk => axis[9]~reg0.CLK
clk => axis[10]~reg0.CLK
clk => axis[11]~reg0.CLK
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => last_in.OUTPUTSELECT
rst => last_in.OUTPUTSELECT
rst => flagn.OUTPUTSELECT
rst => ping.OUTPUTSELECT
rst => pong.OUTPUTSELECT
rst => locked[0].ENA
rst => locked[1].ENA
sigin[0] => xedge[0].IN1
sigin[0] => posedge_b.IN1
sigin[0] => always0.IN1
sigin[0] => last_in.DATAA
sigin[0] => negedge_b.IN1
sigin[0] => always0.IN1
sigin[1] => xedge[1].IN1
sigin[1] => posedge_a.IN1
sigin[1] => always0.IN1
sigin[1] => last_in.DATAA
sigin[1] => always0.IN1
sigin[1] => negedge_a.IN1
flag_clrn => flagn.IN1
flagn <= flagn~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[0] <= axis[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[1] <= axis[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[2] <= axis[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[3] <= axis[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[4] <= axis[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[5] <= axis[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[6] <= axis[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[7] <= axis[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[8] <= axis[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[9] <= axis[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[10] <= axis[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[11] <= axis[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|jt4701:u_dial|jt4701_axis:u_axisy
clk => pong.CLK
clk => ping.CLK
clk => locked[0].CLK
clk => locked[1].CLK
clk => flagn~reg0.CLK
clk => last_in[0].CLK
clk => last_in[1].CLK
clk => axis[0]~reg0.CLK
clk => axis[1]~reg0.CLK
clk => axis[2]~reg0.CLK
clk => axis[3]~reg0.CLK
clk => axis[4]~reg0.CLK
clk => axis[5]~reg0.CLK
clk => axis[6]~reg0.CLK
clk => axis[7]~reg0.CLK
clk => axis[8]~reg0.CLK
clk => axis[9]~reg0.CLK
clk => axis[10]~reg0.CLK
clk => axis[11]~reg0.CLK
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => axis.OUTPUTSELECT
rst => last_in.OUTPUTSELECT
rst => last_in.OUTPUTSELECT
rst => flagn.OUTPUTSELECT
rst => ping.OUTPUTSELECT
rst => pong.OUTPUTSELECT
rst => locked[0].ENA
rst => locked[1].ENA
sigin[0] => xedge[0].IN1
sigin[0] => posedge_b.IN1
sigin[0] => always0.IN1
sigin[0] => last_in.DATAA
sigin[0] => negedge_b.IN1
sigin[0] => always0.IN1
sigin[1] => xedge[1].IN1
sigin[1] => posedge_a.IN1
sigin[1] => always0.IN1
sigin[1] => last_in.DATAA
sigin[1] => always0.IN1
sigin[1] => negedge_a.IN1
flag_clrn => flagn.IN1
flagn <= flagn~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[0] <= axis[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[1] <= axis[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[2] <= axis[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[3] <= axis[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[4] <= axis[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[5] <= axis[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[6] <= axis[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[7] <= axis[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[8] <= axis[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[9] <= axis[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[10] <= axis[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
axis[11] <= axis[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|jt4701_dialemu:u_dial1p
clk => s.CLK
clk => dial[0]~reg0.CLK
clk => dial[1]~reg0.CLK
clk => last_pulse.CLK
rst => s.ACLR
rst => dial[0]~reg0.ACLR
rst => dial[1]~reg0.ACLR
pulse => always1.IN1
pulse => last_pulse.DATAIN
inc => dial.OUTPUTSELECT
inc => dial.OUTPUTSELECT
dec => dial.OUTPUTSELECT
dec => dial.OUTPUTSELECT
dial[0] <= dial[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dial[1] <= dial[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|jt4701_dialemu:u_dial2p
clk => s.CLK
clk => dial[0]~reg0.CLK
clk => dial[1]~reg0.CLK
clk => last_pulse.CLK
rst => s.ACLR
rst => dial[0]~reg0.ACLR
rst => dial[1]~reg0.ACLR
pulse => always1.IN1
pulse => last_pulse.DATAIN
inc => dial.OUTPUTSELECT
inc => dial.OUTPUTSELECT
dec => dial.OUTPUTSELECT
dec => dial.OUTPUTSELECT
dial[0] <= dial[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dial[1] <= dial[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|jtframe_68kdma:u_arbitration
clk => cpu_BGACKn~reg0.CLK
clk => cpu_BRn~reg0.CLK
rst => cpu_BGACKn~reg0.PRESET
rst => cpu_BRn~reg0.PRESET
cen => cpu_BGACKn~reg0.ENA
cen => cpu_BRn~reg0.ENA
cpu_BRn <= cpu_BRn~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_BGACKn <= cpu_BGACKn~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_BGn => Mux0.IN5
cpu_BGn => Mux1.IN5
cpu_ASn => cpu_BGACKn.OUTPUTSELECT
cpu_DTACKn => ~NO_FANOUT~
dev_br[0] => cpu_BRn.OUTPUTSELECT
dev_br[0] => cpu_BGACKn.OUTPUTSELECT


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu
clk => nanoRom:nanoRom.clk
clk => uRom:uRom.clk
clk => sequencer:sequencer.Clks.clk
clk => excUnit:excUnit.Clks.clk
clk => nDecoder3:nDecoder.Clks.clk
clk => busControl:busControl.Clks.clk
clk => busArbiter:busArbiter.Clks.clk
clk => ftu[0].CLK
clk => ftu[1].CLK
clk => ftu[2].CLK
clk => ftu[3].CLK
clk => ftu[4].CLK
clk => ftu[5].CLK
clk => ftu[6].CLK
clk => ftu[7].CLK
clk => ftu[8].CLK
clk => ftu[9].CLK
clk => ftu[10].CLK
clk => ftu[11].CLK
clk => ftu[12].CLK
clk => ftu[13].CLK
clk => ftu[14].CLK
clk => ftu[15].CLK
clk => inExcept01.CLK
clk => tvnLatch[0].CLK
clk => tvnLatch[1].CLK
clk => tvnLatch[2].CLK
clk => tvnLatch[3].CLK
clk => ssw[0].CLK
clk => ssw[1].CLK
clk => ssw[2].CLK
clk => ssw[3].CLK
clk => ssw[4].CLK
clk => irdToCcr_t4.CLK
clk => pswI[0].CLK
clk => pswI[1].CLK
clk => pswI[2].CLK
clk => pswS.CLK
clk => pswT.CLK
clk => Tpend.CLK
clk => Err6591.CLK
clk => iStop.CLK
clk => A0Err.CLK
clk => excRst.CLK
clk => BerrA.CLK
clk => iBusErr.CLK
clk => rAddrErr.CLK
clk => rVma.CLK
clk => eCntr[0].CLK
clk => eCntr[1].CLK
clk => eCntr[2].CLK
clk => eCntr[3].CLK
clk => E~reg0.CLK
clk => Avia.CLK
clk => Spuria.CLK
clk => updIll.CLK
clk => inl[0].CLK
clk => inl[1].CLK
clk => inl[2].CLK
clk => prevNmi.CLK
clk => intPend.CLK
clk => rFC[0].CLK
clk => rFC[1].CLK
clk => rFC[2].CLK
clk => oHalted.CLK
clk => oReset.CLK
clk => Ir[0].CLK
clk => Ir[1].CLK
clk => Ir[2].CLK
clk => Ir[3].CLK
clk => Ir[4].CLK
clk => Ir[5].CLK
clk => Ir[6].CLK
clk => Ir[7].CLK
clk => Ir[8].CLK
clk => Ir[9].CLK
clk => Ir[10].CLK
clk => Ir[11].CLK
clk => Ir[12].CLK
clk => Ir[13].CLK
clk => Ir[14].CLK
clk => Ir[15].CLK
clk => Ird[0].CLK
clk => Ird[1].CLK
clk => Ird[2].CLK
clk => Ird[3].CLK
clk => Ird[4].CLK
clk => Ird[5].CLK
clk => Ird[6].CLK
clk => Ird[7].CLK
clk => Ird[8].CLK
clk => Ird[9].CLK
clk => Ird[10].CLK
clk => Ird[11].CLK
clk => Ird[12].CLK
clk => Ird[13].CLK
clk => Ird[14].CLK
clk => Ird[15].CLK
clk => nanoLatch[0].CLK
clk => nanoLatch[1].CLK
clk => nanoLatch[2].CLK
clk => nanoLatch[3].CLK
clk => nanoLatch[4].CLK
clk => nanoLatch[5].CLK
clk => nanoLatch[6].CLK
clk => nanoLatch[7].CLK
clk => nanoLatch[8].CLK
clk => nanoLatch[9].CLK
clk => nanoLatch[10].CLK
clk => nanoLatch[11].CLK
clk => nanoLatch[12].CLK
clk => nanoLatch[13].CLK
clk => nanoLatch[14].CLK
clk => nanoLatch[15].CLK
clk => nanoLatch[16].CLK
clk => nanoLatch[17].CLK
clk => nanoLatch[18].CLK
clk => nanoLatch[19].CLK
clk => nanoLatch[20].CLK
clk => nanoLatch[21].CLK
clk => nanoLatch[22].CLK
clk => nanoLatch[23].CLK
clk => nanoLatch[24].CLK
clk => nanoLatch[25].CLK
clk => nanoLatch[26].CLK
clk => nanoLatch[27].CLK
clk => nanoLatch[28].CLK
clk => nanoLatch[29].CLK
clk => nanoLatch[30].CLK
clk => nanoLatch[31].CLK
clk => nanoLatch[32].CLK
clk => nanoLatch[33].CLK
clk => nanoLatch[34].CLK
clk => nanoLatch[35].CLK
clk => nanoLatch[36].CLK
clk => nanoLatch[37].CLK
clk => nanoLatch[38].CLK
clk => nanoLatch[39].CLK
clk => nanoLatch[40].CLK
clk => nanoLatch[41].CLK
clk => nanoLatch[42].CLK
clk => nanoLatch[43].CLK
clk => nanoLatch[44].CLK
clk => nanoLatch[45].CLK
clk => nanoLatch[46].CLK
clk => nanoLatch[47].CLK
clk => nanoLatch[48].CLK
clk => nanoLatch[49].CLK
clk => nanoLatch[50].CLK
clk => nanoLatch[51].CLK
clk => nanoLatch[52].CLK
clk => nanoLatch[53].CLK
clk => nanoLatch[54].CLK
clk => nanoLatch[55].CLK
clk => nanoLatch[56].CLK
clk => nanoLatch[57].CLK
clk => nanoLatch[58].CLK
clk => nanoLatch[59].CLK
clk => nanoLatch[60].CLK
clk => nanoLatch[61].CLK
clk => nanoLatch[62].CLK
clk => nanoLatch[63].CLK
clk => nanoLatch[64].CLK
clk => nanoLatch[65].CLK
clk => nanoLatch[66].CLK
clk => nanoLatch[67].CLK
clk => microLatch[0].CLK
clk => microLatch[1].CLK
clk => microLatch[2].CLK
clk => microLatch[3].CLK
clk => microLatch[4].CLK
clk => microLatch[5].CLK
clk => microLatch[6].CLK
clk => microLatch[7].CLK
clk => microLatch[8].CLK
clk => microLatch[9].CLK
clk => microLatch[10].CLK
clk => microLatch[11].CLK
clk => microLatch[12].CLK
clk => microLatch[13].CLK
clk => microLatch[14].CLK
clk => microLatch[15].CLK
clk => microLatch[16].CLK
clk => nanoAddr[0].CLK
clk => nanoAddr[1].CLK
clk => nanoAddr[2].CLK
clk => nanoAddr[3].CLK
clk => nanoAddr[4].CLK
clk => nanoAddr[5].CLK
clk => nanoAddr[6].CLK
clk => nanoAddr[7].CLK
clk => nanoAddr[8].CLK
clk => microAddr[0].CLK
clk => microAddr[1].CLK
clk => microAddr[2].CLK
clk => microAddr[3].CLK
clk => microAddr[4].CLK
clk => microAddr[5].CLK
clk => microAddr[6].CLK
clk => microAddr[7].CLK
clk => microAddr[8].CLK
clk => microAddr[9].CLK
clk => Halti.CLK
clk => BRi.CLK
clk => BgackI.CLK
clk => BeiDelay.CLK
clk => Vpai.CLK
clk => iIpl[0].CLK
clk => iIpl[1].CLK
clk => iIpl[2].CLK
clk => rIpl[0].CLK
clk => rIpl[1].CLK
clk => rIpl[2].CLK
clk => rDtack.CLK
clk => BeI.CLK
clk => rBerr.CLK
clk => tState~1.DATAIN
HALTn => Halti.DATAB
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => sequencer:sequencer.Clks.extReset
extReset => excUnit:excUnit.Clks.extReset
extReset => nDecoder3:nDecoder.Clks.extReset
extReset => busControl:busControl.Clks.extReset
extReset => busArbiter:busArbiter.Clks.extReset
extReset => rFC.OUTPUTSELECT
extReset => rFC.OUTPUTSELECT
extReset => rFC.OUTPUTSELECT
extReset => intPend.OUTPUTSELECT
extReset => prevNmi.OUTPUTSELECT
extReset => inl.OUTPUTSELECT
extReset => inl.OUTPUTSELECT
extReset => inl.OUTPUTSELECT
extReset => updIll.OUTPUTSELECT
extReset => rAddrErr.OUTPUTSELECT
extReset => iBusErr.OUTPUTSELECT
extReset => BerrA.OUTPUTSELECT
extReset => excRst.OUTPUTSELECT
extReset => A0Err.OUTPUTSELECT
extReset => iStop.OUTPUTSELECT
extReset => Err6591.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => rBerr.OUTPUTSELECT
pwrUp => BeI.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => sequencer:sequencer.Clks.pwrUp
pwrUp => excUnit:excUnit.Clks.pwrUp
pwrUp => nDecoder3:nDecoder.Clks.pwrUp
pwrUp => busControl:busControl.Clks.pwrUp
pwrUp => busArbiter:busArbiter.Clks.pwrUp
pwrUp => oReset.OUTPUTSELECT
pwrUp => oHalted.OUTPUTSELECT
pwrUp => E.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => rVma.OUTPUTSELECT
pwrUp => Tpend.OUTPUTSELECT
pwrUp => pswT.OUTPUTSELECT
pwrUp => pswS.OUTPUTSELECT
pwrUp => pswI.OUTPUTSELECT
pwrUp => pswI.OUTPUTSELECT
pwrUp => pswI.OUTPUTSELECT
pwrUp => irdToCcr_t4.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => Halti.ENA
pwrUp => BRi.ENA
pwrUp => BgackI.ENA
pwrUp => BeiDelay.ENA
pwrUp => Vpai.ENA
pwrUp => iIpl[0].ENA
pwrUp => iIpl[1].ENA
pwrUp => iIpl[2].ENA
pwrUp => rIpl[0].ENA
pwrUp => rIpl[1].ENA
pwrUp => rIpl[2].ENA
pwrUp => rDtack.ENA
enPhi1 => comb.IN0
enPhi1 => enT3.IN0
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => Vpai.OUTPUTSELECT
enPhi1 => BeI.OUTPUTSELECT
enPhi1 => BeiDelay.OUTPUTSELECT
enPhi1 => BgackI.OUTPUTSELECT
enPhi1 => BRi.OUTPUTSELECT
enPhi1 => Halti.OUTPUTSELECT
enPhi1 => rstUrom.IN1
enPhi1 => sequencer:sequencer.Clks.enPhi1
enPhi1 => excUnit:excUnit.Clks.enPhi1
enPhi1 => nDecoder3:nDecoder.Clks.enPhi1
enPhi1 => busControl:busControl.Clks.enPhi1
enPhi1 => busArbiter:busArbiter.Clks.enPhi1
enPhi1 => always7.IN1
enPhi1 => rAddrErr.OUTPUTSELECT
enPhi1 => iBusErr.OUTPUTSELECT
enPhi1 => Err6591.OUTPUTSELECT
enPhi1 => iStop.OUTPUTSELECT
enPhi2 => enT2.IN0
enPhi2 => enT4.IN1
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => rDtack.OUTPUTSELECT
enPhi2 => rBerr.OUTPUTSELECT
enPhi2 => rIpl.OUTPUTSELECT
enPhi2 => rIpl.OUTPUTSELECT
enPhi2 => rIpl.OUTPUTSELECT
enPhi2 => iIpl.OUTPUTSELECT
enPhi2 => iIpl.OUTPUTSELECT
enPhi2 => iIpl.OUTPUTSELECT
enPhi2 => Vpai.OUTPUTSELECT
enPhi2 => BeI.OUTPUTSELECT
enPhi2 => BeiDelay.OUTPUTSELECT
enPhi2 => BgackI.OUTPUTSELECT
enPhi2 => BRi.OUTPUTSELECT
enPhi2 => Halti.OUTPUTSELECT
enPhi2 => sequencer:sequencer.Clks.enPhi2
enPhi2 => excUnit:excUnit.Clks.enPhi2
enPhi2 => nDecoder3:nDecoder.Clks.enPhi2
enPhi2 => busControl:busControl.Clks.enPhi2
enPhi2 => busArbiter:busArbiter.Clks.enPhi2
enPhi2 => prevNmi.OUTPUTSELECT
enPhi2 => intPend.OUTPUTSELECT
enPhi2 => E.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => always7.IN1
enPhi2 => BerrA.OUTPUTSELECT
enPhi2 => iStop.OUTPUTSELECT
eRWn <= busControl:busControl.eRWn
ASn <= busControl:busControl.ASn
LDSn <= busControl:busControl.LDSn
UDSn <= busControl:busControl.UDSn
E <= E~reg0.DB_MAX_OUTPUT_PORT_TYPE
VMAn <= rVma.DB_MAX_OUTPUT_PORT_TYPE
FC0 <= rFC[0].DB_MAX_OUTPUT_PORT_TYPE
FC1 <= rFC[1].DB_MAX_OUTPUT_PORT_TYPE
FC2 <= rFC[2].DB_MAX_OUTPUT_PORT_TYPE
BGn <= busArbiter:busArbiter.BGn
oRESETn <= oReset.DB_MAX_OUTPUT_PORT_TYPE
oHALTEDn <= oHalted.DB_MAX_OUTPUT_PORT_TYPE
DTACKn => rDtack.DATAB
VPAn => Vpai.DATAB
BERRn => rBerr.DATAB
BRn => BRi.DATAB
BGACKn => BgackI.DATAB
IPL0n => rIpl.DATAB
IPL1n => rIpl.DATAB
IPL2n => rIpl.DATAB
iEdb[0] => excUnit:excUnit.iEdb[0]
iEdb[1] => excUnit:excUnit.iEdb[1]
iEdb[2] => excUnit:excUnit.iEdb[2]
iEdb[3] => excUnit:excUnit.iEdb[3]
iEdb[4] => excUnit:excUnit.iEdb[4]
iEdb[5] => excUnit:excUnit.iEdb[5]
iEdb[6] => excUnit:excUnit.iEdb[6]
iEdb[7] => excUnit:excUnit.iEdb[7]
iEdb[8] => excUnit:excUnit.iEdb[8]
iEdb[9] => excUnit:excUnit.iEdb[9]
iEdb[10] => excUnit:excUnit.iEdb[10]
iEdb[11] => excUnit:excUnit.iEdb[11]
iEdb[12] => excUnit:excUnit.iEdb[12]
iEdb[13] => excUnit:excUnit.iEdb[13]
iEdb[14] => excUnit:excUnit.iEdb[14]
iEdb[15] => excUnit:excUnit.iEdb[15]
oEdb[0] <= excUnit:excUnit.oEdb[0]
oEdb[1] <= excUnit:excUnit.oEdb[1]
oEdb[2] <= excUnit:excUnit.oEdb[2]
oEdb[3] <= excUnit:excUnit.oEdb[3]
oEdb[4] <= excUnit:excUnit.oEdb[4]
oEdb[5] <= excUnit:excUnit.oEdb[5]
oEdb[6] <= excUnit:excUnit.oEdb[6]
oEdb[7] <= excUnit:excUnit.oEdb[7]
oEdb[8] <= excUnit:excUnit.oEdb[8]
oEdb[9] <= excUnit:excUnit.oEdb[9]
oEdb[10] <= excUnit:excUnit.oEdb[10]
oEdb[11] <= excUnit:excUnit.oEdb[11]
oEdb[12] <= excUnit:excUnit.oEdb[12]
oEdb[13] <= excUnit:excUnit.oEdb[13]
oEdb[14] <= excUnit:excUnit.oEdb[14]
oEdb[15] <= excUnit:excUnit.oEdb[15]
eab[1] <= excUnit:excUnit.eab[1]
eab[2] <= excUnit:excUnit.eab[2]
eab[3] <= excUnit:excUnit.eab[3]
eab[4] <= excUnit:excUnit.eab[4]
eab[5] <= excUnit:excUnit.eab[5]
eab[6] <= excUnit:excUnit.eab[6]
eab[7] <= excUnit:excUnit.eab[7]
eab[8] <= excUnit:excUnit.eab[8]
eab[9] <= excUnit:excUnit.eab[9]
eab[10] <= excUnit:excUnit.eab[10]
eab[11] <= excUnit:excUnit.eab[11]
eab[12] <= excUnit:excUnit.eab[12]
eab[13] <= excUnit:excUnit.eab[13]
eab[14] <= excUnit:excUnit.eab[14]
eab[15] <= excUnit:excUnit.eab[15]
eab[16] <= excUnit:excUnit.eab[16]
eab[17] <= excUnit:excUnit.eab[17]
eab[18] <= excUnit:excUnit.eab[18]
eab[19] <= excUnit:excUnit.eab[19]
eab[20] <= excUnit:excUnit.eab[20]
eab[21] <= excUnit:excUnit.eab[21]
eab[22] <= excUnit:excUnit.eab[22]
eab[23] <= excUnit:excUnit.eab[23]


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|microToNanoAddr:microToNanoAddr
uAddr[0] => orgAddr[0].DATAIN
uAddr[1] => orgAddr[1].DATAIN
uAddr[2] => Mux2.IN134
uAddr[2] => Mux3.IN134
uAddr[2] => Mux4.IN134
uAddr[2] => Mux5.IN134
uAddr[2] => Mux6.IN263
uAddr[3] => Mux0.IN69
uAddr[3] => Mux1.IN69
uAddr[3] => Mux2.IN133
uAddr[3] => Mux3.IN133
uAddr[3] => Mux4.IN133
uAddr[3] => Mux5.IN133
uAddr[3] => Mux6.IN262
uAddr[4] => Mux6.IN261
uAddr[5] => Mux0.IN68
uAddr[5] => Mux1.IN68
uAddr[5] => Mux2.IN132
uAddr[5] => Mux3.IN132
uAddr[5] => Mux4.IN132
uAddr[5] => Mux5.IN132
uAddr[5] => Mux6.IN260
uAddr[6] => Mux0.IN67
uAddr[6] => Mux1.IN67
uAddr[6] => Mux2.IN131
uAddr[6] => Mux3.IN131
uAddr[6] => Mux4.IN131
uAddr[6] => Mux5.IN131
uAddr[6] => Mux6.IN259
uAddr[7] => Mux0.IN66
uAddr[7] => Mux1.IN66
uAddr[7] => Mux2.IN130
uAddr[7] => Mux3.IN130
uAddr[7] => Mux4.IN130
uAddr[7] => Mux5.IN130
uAddr[7] => Mux6.IN258
uAddr[8] => Mux0.IN65
uAddr[8] => Mux1.IN65
uAddr[8] => Mux2.IN129
uAddr[8] => Mux3.IN129
uAddr[8] => Mux4.IN129
uAddr[8] => Mux5.IN129
uAddr[8] => Mux6.IN257
uAddr[9] => Mux0.IN64
uAddr[9] => Mux1.IN64
uAddr[9] => Mux2.IN128
uAddr[9] => Mux3.IN128
uAddr[9] => Mux4.IN128
uAddr[9] => Mux5.IN128
uAddr[9] => Mux6.IN256
orgAddr[0] <= uAddr[0].DB_MAX_OUTPUT_PORT_TYPE
orgAddr[1] <= uAddr[1].DB_MAX_OUTPUT_PORT_TYPE
orgAddr[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|nanoRom:nanoRom
clk => nanoOutput[0]~reg0.CLK
clk => nanoOutput[1]~reg0.CLK
clk => nanoOutput[2]~reg0.CLK
clk => nanoOutput[3]~reg0.CLK
clk => nanoOutput[4]~reg0.CLK
clk => nanoOutput[5]~reg0.CLK
clk => nanoOutput[6]~reg0.CLK
clk => nanoOutput[7]~reg0.CLK
clk => nanoOutput[8]~reg0.CLK
clk => nanoOutput[9]~reg0.CLK
clk => nanoOutput[10]~reg0.CLK
clk => nanoOutput[11]~reg0.CLK
clk => nanoOutput[12]~reg0.CLK
clk => nanoOutput[13]~reg0.CLK
clk => nanoOutput[14]~reg0.CLK
clk => nanoOutput[15]~reg0.CLK
clk => nanoOutput[16]~reg0.CLK
clk => nanoOutput[17]~reg0.CLK
clk => nanoOutput[18]~reg0.CLK
clk => nanoOutput[19]~reg0.CLK
clk => nanoOutput[20]~reg0.CLK
clk => nanoOutput[21]~reg0.CLK
clk => nanoOutput[22]~reg0.CLK
clk => nanoOutput[23]~reg0.CLK
clk => nanoOutput[24]~reg0.CLK
clk => nanoOutput[25]~reg0.CLK
clk => nanoOutput[26]~reg0.CLK
clk => nanoOutput[27]~reg0.CLK
clk => nanoOutput[28]~reg0.CLK
clk => nanoOutput[29]~reg0.CLK
clk => nanoOutput[30]~reg0.CLK
clk => nanoOutput[31]~reg0.CLK
clk => nanoOutput[32]~reg0.CLK
clk => nanoOutput[33]~reg0.CLK
clk => nanoOutput[34]~reg0.CLK
clk => nanoOutput[35]~reg0.CLK
clk => nanoOutput[36]~reg0.CLK
clk => nanoOutput[37]~reg0.CLK
clk => nanoOutput[38]~reg0.CLK
clk => nanoOutput[39]~reg0.CLK
clk => nanoOutput[40]~reg0.CLK
clk => nanoOutput[41]~reg0.CLK
clk => nanoOutput[42]~reg0.CLK
clk => nanoOutput[43]~reg0.CLK
clk => nanoOutput[44]~reg0.CLK
clk => nanoOutput[45]~reg0.CLK
clk => nanoOutput[46]~reg0.CLK
clk => nanoOutput[47]~reg0.CLK
clk => nanoOutput[48]~reg0.CLK
clk => nanoOutput[49]~reg0.CLK
clk => nanoOutput[50]~reg0.CLK
clk => nanoOutput[51]~reg0.CLK
clk => nanoOutput[52]~reg0.CLK
clk => nanoOutput[53]~reg0.CLK
clk => nanoOutput[54]~reg0.CLK
clk => nanoOutput[55]~reg0.CLK
clk => nanoOutput[56]~reg0.CLK
clk => nanoOutput[57]~reg0.CLK
clk => nanoOutput[58]~reg0.CLK
clk => nanoOutput[59]~reg0.CLK
clk => nanoOutput[60]~reg0.CLK
clk => nanoOutput[61]~reg0.CLK
clk => nanoOutput[62]~reg0.CLK
clk => nanoOutput[63]~reg0.CLK
clk => nanoOutput[64]~reg0.CLK
clk => nanoOutput[65]~reg0.CLK
clk => nanoOutput[66]~reg0.CLK
clk => nanoOutput[67]~reg0.CLK
nanoAddr[0] => nRam.RADDR
nanoAddr[1] => nRam.RADDR1
nanoAddr[2] => nRam.RADDR2
nanoAddr[3] => nRam.RADDR3
nanoAddr[4] => nRam.RADDR4
nanoAddr[5] => nRam.RADDR5
nanoAddr[6] => nRam.RADDR6
nanoAddr[7] => nRam.RADDR7
nanoAddr[8] => nRam.RADDR8
nanoOutput[0] <= nanoOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[1] <= nanoOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[2] <= nanoOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[3] <= nanoOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[4] <= nanoOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[5] <= nanoOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[6] <= nanoOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[7] <= nanoOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[8] <= nanoOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[9] <= nanoOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[10] <= nanoOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[11] <= nanoOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[12] <= nanoOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[13] <= nanoOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[14] <= nanoOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[15] <= nanoOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[16] <= nanoOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[17] <= nanoOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[18] <= nanoOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[19] <= nanoOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[20] <= nanoOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[21] <= nanoOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[22] <= nanoOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[23] <= nanoOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[24] <= nanoOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[25] <= nanoOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[26] <= nanoOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[27] <= nanoOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[28] <= nanoOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[29] <= nanoOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[30] <= nanoOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[31] <= nanoOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[32] <= nanoOutput[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[33] <= nanoOutput[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[34] <= nanoOutput[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[35] <= nanoOutput[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[36] <= nanoOutput[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[37] <= nanoOutput[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[38] <= nanoOutput[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[39] <= nanoOutput[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[40] <= nanoOutput[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[41] <= nanoOutput[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[42] <= nanoOutput[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[43] <= nanoOutput[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[44] <= nanoOutput[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[45] <= nanoOutput[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[46] <= nanoOutput[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[47] <= nanoOutput[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[48] <= nanoOutput[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[49] <= nanoOutput[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[50] <= nanoOutput[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[51] <= nanoOutput[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[52] <= nanoOutput[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[53] <= nanoOutput[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[54] <= nanoOutput[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[55] <= nanoOutput[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[56] <= nanoOutput[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[57] <= nanoOutput[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[58] <= nanoOutput[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[59] <= nanoOutput[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[60] <= nanoOutput[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[61] <= nanoOutput[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[62] <= nanoOutput[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[63] <= nanoOutput[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[64] <= nanoOutput[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[65] <= nanoOutput[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[66] <= nanoOutput[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[67] <= nanoOutput[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|uRom:uRom
clk => microOutput[0]~reg0.CLK
clk => microOutput[1]~reg0.CLK
clk => microOutput[2]~reg0.CLK
clk => microOutput[3]~reg0.CLK
clk => microOutput[4]~reg0.CLK
clk => microOutput[5]~reg0.CLK
clk => microOutput[6]~reg0.CLK
clk => microOutput[7]~reg0.CLK
clk => microOutput[8]~reg0.CLK
clk => microOutput[9]~reg0.CLK
clk => microOutput[10]~reg0.CLK
clk => microOutput[11]~reg0.CLK
clk => microOutput[12]~reg0.CLK
clk => microOutput[13]~reg0.CLK
clk => microOutput[14]~reg0.CLK
clk => microOutput[15]~reg0.CLK
clk => microOutput[16]~reg0.CLK
microAddr[0] => uRam.RADDR
microAddr[1] => uRam.RADDR1
microAddr[2] => uRam.RADDR2
microAddr[3] => uRam.RADDR3
microAddr[4] => uRam.RADDR4
microAddr[5] => uRam.RADDR5
microAddr[6] => uRam.RADDR6
microAddr[7] => uRam.RADDR7
microAddr[8] => uRam.RADDR8
microAddr[9] => uRam.RADDR9
microOutput[0] <= microOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[1] <= microOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[2] <= microOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[3] <= microOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[4] <= microOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[5] <= microOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[6] <= microOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[7] <= microOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[8] <= microOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[9] <= microOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[10] <= microOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[11] <= microOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[12] <= microOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[13] <= microOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[14] <= microOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[15] <= microOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[16] <= microOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|uaddrDecode:uaddrDecode
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
opcode[4] => opcode[4].IN1
opcode[5] => opcode[5].IN1
opcode[6] => opcode[6].IN1
opcode[7] => opcode[7].IN1
opcode[8] => opcode[8].IN1
opcode[9] => opcode[9].IN1
opcode[10] => opcode[10].IN1
opcode[11] => opcode[11].IN1
opcode[12] => opcode[12].IN2
opcode[13] => opcode[13].IN2
opcode[14] => opcode[14].IN2
opcode[15] => opcode[15].IN2
a1[0] <= pla_lined:pla_lined.plaA1
a1[1] <= pla_lined:pla_lined.plaA1
a1[2] <= pla_lined:pla_lined.plaA1
a1[3] <= pla_lined:pla_lined.plaA1
a1[4] <= pla_lined:pla_lined.plaA1
a1[5] <= pla_lined:pla_lined.plaA1
a1[6] <= pla_lined:pla_lined.plaA1
a1[7] <= pla_lined:pla_lined.plaA1
a1[8] <= pla_lined:pla_lined.plaA1
a1[9] <= pla_lined:pla_lined.plaA1
a2[0] <= pla_lined:pla_lined.plaA2
a2[1] <= pla_lined:pla_lined.plaA2
a2[2] <= pla_lined:pla_lined.plaA2
a2[3] <= pla_lined:pla_lined.plaA2
a2[4] <= pla_lined:pla_lined.plaA2
a2[5] <= pla_lined:pla_lined.plaA2
a2[6] <= pla_lined:pla_lined.plaA2
a2[7] <= pla_lined:pla_lined.plaA2
a2[8] <= pla_lined:pla_lined.plaA2
a2[9] <= pla_lined:pla_lined.plaA2
a3[0] <= pla_lined:pla_lined.plaA3
a3[1] <= pla_lined:pla_lined.plaA3
a3[2] <= pla_lined:pla_lined.plaA3
a3[3] <= pla_lined:pla_lined.plaA3
a3[4] <= pla_lined:pla_lined.plaA3
a3[5] <= pla_lined:pla_lined.plaA3
a3[6] <= pla_lined:pla_lined.plaA3
a3[7] <= pla_lined:pla_lined.plaA3
a3[8] <= pla_lined:pla_lined.plaA3
a3[9] <= pla_lined:pla_lined.plaA3
isPriv <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isIllegal <= pla_lined:pla_lined.palIll
isLineA <= lineBmap[10].DB_MAX_OUTPUT_PORT_TYPE
isLineF <= lineBmap[15].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[0] <= lineBmap[0].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[1] <= lineBmap[1].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[2] <= lineBmap[2].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[3] <= lineBmap[3].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[4] <= lineBmap[4].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[5] <= lineBmap[5].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[6] <= lineBmap[6].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[7] <= lineBmap[7].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[8] <= lineBmap[8].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[9] <= lineBmap[9].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[10] <= lineBmap[10].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[11] <= lineBmap[11].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[12] <= lineBmap[12].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[13] <= lineBmap[13].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[14] <= lineBmap[14].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[15] <= lineBmap[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
bitMap[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|uaddrDecode:uaddrDecode|pla_lined:pla_lined
movEa[0] => Mux81.IN19
movEa[0] => Mux82.IN11
movEa[0] => Mux83.IN11
movEa[0] => Mux84.IN11
movEa[0] => Mux85.IN11
movEa[0] => Mux86.IN11
movEa[0] => Mux87.IN11
movEa[0] => Mux88.IN11
movEa[0] => Mux89.IN11
movEa[0] => Mux90.IN11
movEa[0] => Mux91.IN11
movEa[0] => Mux92.IN11
movEa[0] => Mux93.IN11
movEa[0] => Mux94.IN11
movEa[0] => Mux95.IN11
movEa[0] => Mux96.IN11
movEa[0] => Mux97.IN11
movEa[0] => Mux98.IN11
movEa[0] => Mux99.IN11
movEa[0] => Mux100.IN11
movEa[0] => Mux101.IN11
movEa[0] => Mux105.IN19
movEa[0] => Mux106.IN10
movEa[0] => Mux107.IN12
movEa[0] => Mux108.IN12
movEa[0] => Mux109.IN12
movEa[0] => Mux110.IN12
movEa[0] => Mux111.IN12
movEa[0] => Mux112.IN12
movEa[0] => Mux113.IN12
movEa[0] => Mux114.IN12
movEa[0] => Mux115.IN12
movEa[0] => Mux116.IN12
movEa[0] => Mux117.IN12
movEa[0] => Mux118.IN12
movEa[0] => Mux119.IN12
movEa[0] => Mux120.IN12
movEa[0] => Mux121.IN12
movEa[0] => Mux122.IN12
movEa[0] => Mux123.IN12
movEa[0] => Mux124.IN12
movEa[0] => Mux125.IN12
movEa[0] => Mux132.IN19
movEa[0] => Mux133.IN12
movEa[0] => Mux134.IN12
movEa[0] => Mux135.IN12
movEa[0] => Mux136.IN12
movEa[0] => Mux137.IN12
movEa[0] => Mux138.IN12
movEa[0] => Mux139.IN12
movEa[0] => Mux140.IN12
movEa[0] => Mux141.IN12
movEa[0] => Mux142.IN12
movEa[0] => Mux143.IN12
movEa[0] => Mux144.IN12
movEa[0] => Mux145.IN12
movEa[0] => Mux146.IN12
movEa[0] => Mux147.IN12
movEa[0] => Mux148.IN12
movEa[0] => Mux149.IN12
movEa[0] => Mux150.IN12
movEa[0] => Mux151.IN12
movEa[0] => Mux152.IN12
movEa[1] => Mux81.IN18
movEa[1] => Mux82.IN10
movEa[1] => Mux83.IN10
movEa[1] => Mux84.IN10
movEa[1] => Mux85.IN10
movEa[1] => Mux86.IN10
movEa[1] => Mux87.IN10
movEa[1] => Mux88.IN10
movEa[1] => Mux89.IN10
movEa[1] => Mux90.IN10
movEa[1] => Mux91.IN10
movEa[1] => Mux92.IN10
movEa[1] => Mux93.IN10
movEa[1] => Mux94.IN10
movEa[1] => Mux95.IN10
movEa[1] => Mux96.IN10
movEa[1] => Mux97.IN10
movEa[1] => Mux98.IN10
movEa[1] => Mux99.IN10
movEa[1] => Mux100.IN10
movEa[1] => Mux101.IN10
movEa[1] => Mux105.IN18
movEa[1] => Mux106.IN9
movEa[1] => Mux107.IN11
movEa[1] => Mux108.IN11
movEa[1] => Mux109.IN11
movEa[1] => Mux110.IN11
movEa[1] => Mux111.IN11
movEa[1] => Mux112.IN11
movEa[1] => Mux113.IN11
movEa[1] => Mux114.IN11
movEa[1] => Mux115.IN11
movEa[1] => Mux116.IN11
movEa[1] => Mux117.IN11
movEa[1] => Mux118.IN11
movEa[1] => Mux119.IN11
movEa[1] => Mux120.IN11
movEa[1] => Mux121.IN11
movEa[1] => Mux122.IN11
movEa[1] => Mux123.IN11
movEa[1] => Mux124.IN11
movEa[1] => Mux125.IN11
movEa[1] => Mux132.IN18
movEa[1] => Mux133.IN11
movEa[1] => Mux134.IN11
movEa[1] => Mux135.IN11
movEa[1] => Mux136.IN11
movEa[1] => Mux137.IN11
movEa[1] => Mux138.IN11
movEa[1] => Mux139.IN11
movEa[1] => Mux140.IN11
movEa[1] => Mux141.IN11
movEa[1] => Mux142.IN11
movEa[1] => Mux143.IN11
movEa[1] => Mux144.IN11
movEa[1] => Mux145.IN11
movEa[1] => Mux146.IN11
movEa[1] => Mux147.IN11
movEa[1] => Mux148.IN11
movEa[1] => Mux149.IN11
movEa[1] => Mux150.IN11
movEa[1] => Mux151.IN11
movEa[1] => Mux152.IN11
movEa[2] => Mux81.IN17
movEa[2] => Mux82.IN9
movEa[2] => Mux83.IN9
movEa[2] => Mux84.IN9
movEa[2] => Mux85.IN9
movEa[2] => Mux86.IN9
movEa[2] => Mux87.IN9
movEa[2] => Mux88.IN9
movEa[2] => Mux89.IN9
movEa[2] => Mux90.IN9
movEa[2] => Mux91.IN9
movEa[2] => Mux92.IN9
movEa[2] => Mux93.IN9
movEa[2] => Mux94.IN9
movEa[2] => Mux95.IN9
movEa[2] => Mux96.IN9
movEa[2] => Mux97.IN9
movEa[2] => Mux98.IN9
movEa[2] => Mux99.IN9
movEa[2] => Mux100.IN9
movEa[2] => Mux101.IN9
movEa[2] => Mux105.IN17
movEa[2] => Mux106.IN8
movEa[2] => Mux107.IN10
movEa[2] => Mux108.IN10
movEa[2] => Mux109.IN10
movEa[2] => Mux110.IN10
movEa[2] => Mux111.IN10
movEa[2] => Mux112.IN10
movEa[2] => Mux113.IN10
movEa[2] => Mux114.IN10
movEa[2] => Mux115.IN10
movEa[2] => Mux116.IN10
movEa[2] => Mux117.IN10
movEa[2] => Mux118.IN10
movEa[2] => Mux119.IN10
movEa[2] => Mux120.IN10
movEa[2] => Mux121.IN10
movEa[2] => Mux122.IN10
movEa[2] => Mux123.IN10
movEa[2] => Mux124.IN10
movEa[2] => Mux125.IN10
movEa[2] => Mux132.IN17
movEa[2] => Mux133.IN10
movEa[2] => Mux134.IN10
movEa[2] => Mux135.IN10
movEa[2] => Mux136.IN10
movEa[2] => Mux137.IN10
movEa[2] => Mux138.IN10
movEa[2] => Mux139.IN10
movEa[2] => Mux140.IN10
movEa[2] => Mux141.IN10
movEa[2] => Mux142.IN10
movEa[2] => Mux143.IN10
movEa[2] => Mux144.IN10
movEa[2] => Mux145.IN10
movEa[2] => Mux146.IN10
movEa[2] => Mux147.IN10
movEa[2] => Mux148.IN10
movEa[2] => Mux149.IN10
movEa[2] => Mux150.IN10
movEa[2] => Mux151.IN10
movEa[2] => Mux152.IN10
movEa[3] => Mux81.IN16
movEa[3] => Mux82.IN8
movEa[3] => Mux83.IN8
movEa[3] => Mux84.IN8
movEa[3] => Mux85.IN8
movEa[3] => Mux86.IN8
movEa[3] => Mux87.IN8
movEa[3] => Mux88.IN8
movEa[3] => Mux89.IN8
movEa[3] => Mux90.IN8
movEa[3] => Mux91.IN8
movEa[3] => Mux92.IN8
movEa[3] => Mux93.IN8
movEa[3] => Mux94.IN8
movEa[3] => Mux95.IN8
movEa[3] => Mux96.IN8
movEa[3] => Mux97.IN8
movEa[3] => Mux98.IN8
movEa[3] => Mux99.IN8
movEa[3] => Mux100.IN8
movEa[3] => Mux101.IN8
movEa[3] => Mux105.IN16
movEa[3] => Mux107.IN9
movEa[3] => Mux108.IN9
movEa[3] => Mux109.IN9
movEa[3] => Mux110.IN9
movEa[3] => Mux111.IN9
movEa[3] => Mux112.IN9
movEa[3] => Mux113.IN9
movEa[3] => Mux114.IN9
movEa[3] => Mux115.IN9
movEa[3] => Mux116.IN9
movEa[3] => Mux117.IN9
movEa[3] => Mux118.IN9
movEa[3] => Mux119.IN9
movEa[3] => Mux120.IN9
movEa[3] => Mux121.IN9
movEa[3] => Mux122.IN9
movEa[3] => Mux123.IN9
movEa[3] => Mux124.IN9
movEa[3] => Mux125.IN9
movEa[3] => Mux132.IN16
movEa[3] => Mux133.IN9
movEa[3] => Mux134.IN9
movEa[3] => Mux135.IN9
movEa[3] => Mux136.IN9
movEa[3] => Mux137.IN9
movEa[3] => Mux138.IN9
movEa[3] => Mux139.IN9
movEa[3] => Mux140.IN9
movEa[3] => Mux141.IN9
movEa[3] => Mux142.IN9
movEa[3] => Mux143.IN9
movEa[3] => Mux144.IN9
movEa[3] => Mux145.IN9
movEa[3] => Mux146.IN9
movEa[3] => Mux147.IN9
movEa[3] => Mux148.IN9
movEa[3] => Mux149.IN9
movEa[3] => Mux150.IN9
movEa[3] => Mux151.IN9
movEa[3] => Mux152.IN9
col[0] => Decoder0.IN3
col[0] => Decoder1.IN1
col[0] => Mux20.IN9
col[0] => Mux21.IN9
col[0] => Mux22.IN9
col[0] => Mux37.IN12
col[0] => Mux38.IN12
col[0] => Mux39.IN12
col[0] => Mux40.IN12
col[0] => Mux41.IN11
col[0] => Mux42.IN15
col[0] => Mux43.IN15
col[0] => Mux44.IN15
col[0] => Mux45.IN15
col[0] => Mux46.IN12
col[0] => Mux47.IN13
col[0] => Mux48.IN13
col[0] => Mux49.IN13
col[0] => Mux50.IN13
col[0] => Mux51.IN13
col[0] => Mux52.IN9
col[0] => Mux53.IN9
col[0] => Mux54.IN14
col[0] => Mux57.IN11
col[0] => Mux58.IN8
col[0] => Mux59.IN8
col[0] => Mux60.IN4
col[0] => Mux62.IN10
col[0] => Mux63.IN4
col[0] => Mux64.IN10
col[0] => Mux65.IN10
col[0] => Mux66.IN10
col[0] => Mux67.IN9
col[0] => Mux68.IN9
col[0] => Mux69.IN11
col[0] => Mux70.IN11
col[0] => Mux71.IN11
col[0] => Mux72.IN9
col[0] => Mux73.IN10
col[0] => Decoder6.IN1
col[0] => Mux74.IN10
col[0] => Mux75.IN10
col[0] => Mux76.IN7
col[0] => Mux77.IN7
col[0] => Mux79.IN10
col[0] => Mux80.IN10
col[0] => Mux102.IN15
col[0] => Mux103.IN15
col[0] => Mux104.IN15
col[0] => Mux126.IN15
col[0] => Mux127.IN15
col[0] => Mux128.IN15
col[0] => Mux129.IN15
col[0] => Mux130.IN15
col[0] => Mux131.IN15
col[0] => Mux153.IN11
col[0] => Mux154.IN11
col[0] => Mux155.IN11
col[0] => Mux156.IN11
col[0] => Mux157.IN11
col[0] => Mux158.IN12
col[0] => Mux159.IN12
col[0] => Mux160.IN12
col[0] => Mux161.IN12
col[0] => Mux162.IN12
col[0] => Mux163.IN12
col[0] => Mux182.IN9
col[0] => Mux183.IN9
col[0] => Mux184.IN14
col[0] => Mux185.IN14
col[0] => Mux186.IN14
col[0] => Mux229.IN12
col[0] => Mux230.IN12
col[0] => Mux231.IN12
col[0] => Mux232.IN12
col[0] => Mux233.IN12
col[0] => Mux234.IN12
col[0] => Mux235.IN15
col[0] => Mux257.IN14
col[0] => Mux258.IN14
col[0] => Mux259.IN14
col[0] => Decoder7.IN2
col[0] => Mux260.IN14
col[0] => Mux261.IN12
col[0] => Mux262.IN12
col[0] => Mux264.IN7
col[0] => Mux265.IN14
col[0] => Mux266.IN14
col[0] => Mux267.IN8
col[0] => Mux289.IN8
col[0] => Mux290.IN14
col[0] => Mux291.IN14
col[0] => Mux292.IN14
col[0] => Mux293.IN14
col[0] => Mux294.IN14
col[0] => Mux295.IN15
col[0] => Mux296.IN15
col[0] => Mux297.IN15
col[0] => Mux299.IN15
col[0] => Mux300.IN15
col[0] => Decoder9.IN2
col[0] => Mux301.IN12
col[0] => Mux302.IN12
col[0] => Mux303.IN12
col[0] => Mux304.IN7
col[0] => Mux305.IN7
col[0] => Mux306.IN7
col[0] => Mux307.IN15
col[0] => Mux308.IN15
col[0] => Mux309.IN15
col[0] => Mux310.IN15
col[0] => Mux311.IN15
col[0] => Mux312.IN15
col[0] => Mux313.IN15
col[0] => arA1.DATAB
col[0] => arA1.DATAB
col[1] => Decoder0.IN2
col[1] => Mux20.IN8
col[1] => Mux21.IN8
col[1] => Mux22.IN8
col[1] => Mux37.IN11
col[1] => Mux38.IN11
col[1] => Mux39.IN11
col[1] => Mux40.IN11
col[1] => Mux41.IN10
col[1] => Mux42.IN14
col[1] => Mux43.IN14
col[1] => Mux44.IN14
col[1] => Mux45.IN14
col[1] => Mux46.IN11
col[1] => Mux47.IN12
col[1] => Mux48.IN12
col[1] => Mux49.IN12
col[1] => Mux50.IN12
col[1] => Mux51.IN12
col[1] => Mux52.IN8
col[1] => Mux53.IN8
col[1] => Mux54.IN13
col[1] => Mux55.IN8
col[1] => Mux56.IN8
col[1] => Mux57.IN10
col[1] => Mux58.IN7
col[1] => Mux59.IN7
col[1] => Mux61.IN7
col[1] => Mux62.IN9
col[1] => Mux64.IN9
col[1] => Mux65.IN9
col[1] => Mux66.IN9
col[1] => Mux67.IN8
col[1] => Mux68.IN8
col[1] => Mux69.IN10
col[1] => Mux70.IN10
col[1] => Mux71.IN10
col[1] => Mux72.IN8
col[1] => Mux73.IN9
col[1] => Decoder6.IN0
col[1] => Mux74.IN9
col[1] => Mux75.IN9
col[1] => Mux79.IN9
col[1] => Mux80.IN9
col[1] => Mux102.IN14
col[1] => Mux103.IN14
col[1] => Mux104.IN14
col[1] => Mux126.IN14
col[1] => Mux127.IN14
col[1] => Mux128.IN14
col[1] => Mux129.IN14
col[1] => Mux130.IN14
col[1] => Mux131.IN14
col[1] => Mux153.IN10
col[1] => Mux154.IN10
col[1] => Mux155.IN10
col[1] => Mux156.IN10
col[1] => Mux157.IN10
col[1] => Mux158.IN11
col[1] => Mux159.IN11
col[1] => Mux160.IN11
col[1] => Mux161.IN11
col[1] => Mux162.IN11
col[1] => Mux163.IN11
col[1] => Mux182.IN8
col[1] => Mux183.IN8
col[1] => Mux184.IN13
col[1] => Mux185.IN13
col[1] => Mux186.IN13
col[1] => Mux229.IN11
col[1] => Mux230.IN11
col[1] => Mux231.IN11
col[1] => Mux232.IN11
col[1] => Mux233.IN11
col[1] => Mux234.IN11
col[1] => Mux235.IN14
col[1] => Mux257.IN13
col[1] => Mux258.IN13
col[1] => Mux259.IN13
col[1] => Decoder7.IN1
col[1] => Mux260.IN13
col[1] => Mux261.IN11
col[1] => Mux262.IN11
col[1] => Decoder8.IN1
col[1] => Mux263.IN7
col[1] => Mux264.IN6
col[1] => Mux265.IN13
col[1] => Mux266.IN13
col[1] => Mux290.IN13
col[1] => Mux291.IN13
col[1] => Mux292.IN13
col[1] => Mux293.IN13
col[1] => Mux294.IN13
col[1] => Mux295.IN14
col[1] => Mux296.IN14
col[1] => Mux297.IN14
col[1] => Mux298.IN8
col[1] => Mux299.IN14
col[1] => Mux300.IN14
col[1] => Decoder9.IN1
col[1] => Mux301.IN11
col[1] => Mux302.IN11
col[1] => Mux303.IN11
col[1] => Mux305.IN6
col[1] => Mux307.IN14
col[1] => Mux308.IN14
col[1] => Mux309.IN14
col[1] => Mux310.IN14
col[1] => Mux311.IN14
col[1] => Mux312.IN14
col[1] => Mux313.IN14
col[1] => arA1.DATAB
col[1] => arA1.DATAB
col[1] => arA1.DATAB
col[2] => Decoder0.IN1
col[2] => Decoder1.IN0
col[2] => Mux20.IN7
col[2] => Mux21.IN7
col[2] => Mux22.IN7
col[2] => Mux23.IN4
col[2] => Mux37.IN10
col[2] => Mux38.IN10
col[2] => Mux39.IN10
col[2] => Mux40.IN10
col[2] => Mux41.IN9
col[2] => Mux42.IN13
col[2] => Mux43.IN13
col[2] => Mux44.IN13
col[2] => Mux45.IN13
col[2] => Mux46.IN10
col[2] => Mux47.IN11
col[2] => Mux48.IN11
col[2] => Mux49.IN11
col[2] => Mux50.IN11
col[2] => Mux51.IN11
col[2] => Mux52.IN7
col[2] => Mux53.IN7
col[2] => Mux54.IN12
col[2] => Mux55.IN7
col[2] => Mux56.IN7
col[2] => Mux57.IN9
col[2] => Mux58.IN6
col[2] => Mux59.IN6
col[2] => Mux61.IN6
col[2] => Mux62.IN8
col[2] => Mux64.IN8
col[2] => Mux65.IN8
col[2] => Mux66.IN8
col[2] => Mux67.IN7
col[2] => Mux68.IN7
col[2] => Mux69.IN9
col[2] => Mux70.IN9
col[2] => Mux71.IN9
col[2] => Mux72.IN7
col[2] => Mux73.IN8
col[2] => Mux74.IN8
col[2] => Mux75.IN8
col[2] => Mux76.IN6
col[2] => Mux77.IN6
col[2] => Mux78.IN4
col[2] => Mux79.IN8
col[2] => Mux80.IN8
col[2] => Mux102.IN13
col[2] => Mux103.IN13
col[2] => Mux104.IN13
col[2] => Mux126.IN13
col[2] => Mux127.IN13
col[2] => Mux128.IN13
col[2] => Mux129.IN13
col[2] => Mux130.IN13
col[2] => Mux131.IN13
col[2] => Mux153.IN9
col[2] => Mux154.IN9
col[2] => Mux155.IN9
col[2] => Mux156.IN9
col[2] => Mux157.IN9
col[2] => Mux158.IN10
col[2] => Mux159.IN10
col[2] => Mux160.IN10
col[2] => Mux161.IN10
col[2] => Mux162.IN10
col[2] => Mux163.IN10
col[2] => Mux182.IN7
col[2] => Mux183.IN7
col[2] => Mux184.IN12
col[2] => Mux185.IN12
col[2] => Mux186.IN12
col[2] => Mux229.IN10
col[2] => Mux230.IN10
col[2] => Mux231.IN10
col[2] => Mux232.IN10
col[2] => Mux233.IN10
col[2] => Mux234.IN10
col[2] => Mux235.IN13
col[2] => Mux257.IN12
col[2] => Mux258.IN12
col[2] => Mux259.IN12
col[2] => Mux260.IN12
col[2] => Mux261.IN10
col[2] => Mux262.IN10
col[2] => Decoder8.IN0
col[2] => Mux263.IN6
col[2] => Mux265.IN12
col[2] => Mux266.IN12
col[2] => Mux267.IN7
col[2] => Mux289.IN7
col[2] => Mux290.IN12
col[2] => Mux291.IN12
col[2] => Mux292.IN12
col[2] => Mux293.IN12
col[2] => Mux294.IN12
col[2] => Mux295.IN13
col[2] => Mux296.IN13
col[2] => Mux297.IN13
col[2] => Mux298.IN7
col[2] => Mux299.IN13
col[2] => Mux300.IN13
col[2] => Decoder9.IN0
col[2] => Mux301.IN10
col[2] => Mux302.IN10
col[2] => Mux303.IN10
col[2] => Mux304.IN6
col[2] => Mux306.IN6
col[2] => Mux307.IN13
col[2] => Mux308.IN13
col[2] => Mux309.IN13
col[2] => Mux310.IN13
col[2] => Mux311.IN13
col[2] => Mux312.IN13
col[2] => Mux313.IN13
col[3] => Decoder0.IN0
col[3] => Mux23.IN3
col[3] => Mux37.IN9
col[3] => Mux38.IN9
col[3] => Mux39.IN9
col[3] => Mux40.IN9
col[3] => Mux41.IN8
col[3] => Mux42.IN12
col[3] => Mux43.IN12
col[3] => Mux44.IN12
col[3] => Mux45.IN12
col[3] => Mux46.IN9
col[3] => Mux47.IN10
col[3] => Mux48.IN10
col[3] => Mux49.IN10
col[3] => Mux50.IN10
col[3] => Mux51.IN10
col[3] => Mux54.IN11
col[3] => Mux55.IN6
col[3] => Mux56.IN6
col[3] => Mux57.IN8
col[3] => Mux60.IN3
col[3] => Mux61.IN5
col[3] => Mux62.IN7
col[3] => Mux63.IN3
col[3] => Mux64.IN7
col[3] => Mux65.IN7
col[3] => Mux66.IN7
col[3] => Mux69.IN8
col[3] => Mux70.IN8
col[3] => Mux71.IN8
col[3] => Mux73.IN7
col[3] => Mux74.IN7
col[3] => Mux75.IN7
col[3] => Mux76.IN5
col[3] => Mux77.IN5
col[3] => Mux78.IN3
col[3] => Mux79.IN7
col[3] => Mux80.IN7
col[3] => Mux102.IN12
col[3] => Mux103.IN12
col[3] => Mux104.IN12
col[3] => Mux126.IN12
col[3] => Mux127.IN12
col[3] => Mux128.IN12
col[3] => Mux129.IN12
col[3] => Mux130.IN12
col[3] => Mux131.IN12
col[3] => Mux153.IN8
col[3] => Mux154.IN8
col[3] => Mux155.IN8
col[3] => Mux156.IN8
col[3] => Mux157.IN8
col[3] => Mux158.IN9
col[3] => Mux159.IN9
col[3] => Mux160.IN9
col[3] => Mux161.IN9
col[3] => Mux162.IN9
col[3] => Mux163.IN9
col[3] => Mux184.IN11
col[3] => Mux185.IN11
col[3] => Mux186.IN11
col[3] => Mux229.IN9
col[3] => Mux230.IN9
col[3] => Mux231.IN9
col[3] => Mux232.IN9
col[3] => Mux233.IN9
col[3] => Mux234.IN9
col[3] => Mux235.IN12
col[3] => Mux257.IN11
col[3] => Mux258.IN11
col[3] => Mux259.IN11
col[3] => Decoder7.IN0
col[3] => Mux260.IN11
col[3] => Mux261.IN9
col[3] => Mux262.IN9
col[3] => Mux263.IN5
col[3] => Mux264.IN5
col[3] => Mux265.IN11
col[3] => Mux266.IN11
col[3] => Mux267.IN6
col[3] => Mux289.IN6
col[3] => Mux290.IN11
col[3] => Mux291.IN11
col[3] => Mux292.IN11
col[3] => Mux293.IN11
col[3] => Mux294.IN11
col[3] => Mux295.IN12
col[3] => Mux296.IN12
col[3] => Mux297.IN12
col[3] => Mux298.IN6
col[3] => Mux299.IN12
col[3] => Mux300.IN12
col[3] => Mux301.IN9
col[3] => Mux302.IN9
col[3] => Mux303.IN9
col[3] => Mux304.IN5
col[3] => Mux305.IN5
col[3] => Mux306.IN5
col[3] => Mux307.IN12
col[3] => Mux308.IN12
col[3] => Mux309.IN12
col[3] => Mux310.IN12
col[3] => Mux311.IN12
col[3] => Mux312.IN12
col[3] => Mux313.IN12
opcode[0] => WideOr1.IN0
opcode[0] => Mux24.IN9
opcode[0] => Decoder3.IN1
opcode[0] => Mux25.IN9
opcode[0] => Mux26.IN9
opcode[0] => Mux27.IN9
opcode[0] => Decoder4.IN2
opcode[1] => WideOr1.IN1
opcode[1] => Mux24.IN8
opcode[1] => Mux25.IN8
opcode[1] => Mux26.IN8
opcode[1] => Mux27.IN8
opcode[1] => Decoder4.IN1
opcode[2] => WideOr1.IN2
opcode[2] => Mux24.IN7
opcode[2] => Decoder3.IN0
opcode[2] => Mux25.IN7
opcode[2] => Mux26.IN7
opcode[2] => Mux27.IN7
opcode[2] => Decoder4.IN0
opcode[3] => WideOr1.IN3
opcode[3] => Mux28.IN10
opcode[3] => Mux29.IN9
opcode[3] => Mux31.IN9
opcode[3] => Mux32.IN9
opcode[3] => Decoder5.IN1
opcode[3] => Mux34.IN9
opcode[3] => Mux35.IN9
opcode[3] => Mux36.IN9
opcode[4] => WideOr1.IN4
opcode[4] => Mux28.IN9
opcode[4] => Mux29.IN8
opcode[4] => Mux30.IN5
opcode[4] => Mux31.IN8
opcode[4] => Mux32.IN8
opcode[4] => Decoder5.IN0
opcode[4] => Mux33.IN5
opcode[4] => Mux34.IN8
opcode[4] => Mux35.IN8
opcode[4] => Mux36.IN8
opcode[5] => WideOr1.IN5
opcode[5] => Mux28.IN8
opcode[5] => Mux29.IN7
opcode[5] => Mux30.IN4
opcode[5] => Mux31.IN7
opcode[5] => Mux32.IN7
opcode[5] => Mux33.IN4
opcode[5] => Mux34.IN7
opcode[5] => Mux35.IN7
opcode[5] => Mux36.IN7
opcode[5] => arA1[14][1].DATAA
opcode[5] => arA1[14][0].DATAA
opcode[5] => arA1.DATAA
opcode[6] => Mux164.IN10
opcode[6] => Mux165.IN10
opcode[6] => Mux166.IN10
opcode[6] => Mux167.IN10
opcode[6] => Mux168.IN10
opcode[6] => Mux169.IN10
opcode[6] => Mux170.IN10
opcode[6] => Mux171.IN10
opcode[6] => Mux172.IN10
opcode[6] => Mux173.IN10
opcode[6] => Mux174.IN10
opcode[6] => Mux175.IN2
opcode[6] => Mux176.IN2
opcode[6] => Mux177.IN2
opcode[6] => Mux178.IN2
opcode[6] => Mux179.IN2
opcode[6] => Mux180.IN2
opcode[6] => Mux181.IN2
opcode[6] => Mux187.IN10
opcode[6] => Mux188.IN10
opcode[6] => Mux189.IN10
opcode[6] => Mux190.IN10
opcode[6] => Mux191.IN10
opcode[6] => Mux192.IN10
opcode[6] => Mux193.IN10
opcode[6] => Mux194.IN10
opcode[6] => Mux195.IN10
opcode[6] => Mux196.IN10
opcode[6] => Mux197.IN10
opcode[6] => Mux198.IN7
opcode[6] => Mux199.IN7
opcode[6] => Mux200.IN7
opcode[6] => Mux201.IN7
opcode[6] => Mux202.IN7
opcode[6] => Mux203.IN7
opcode[6] => Mux204.IN7
opcode[6] => Mux205.IN7
opcode[6] => Mux206.IN7
opcode[6] => Mux207.IN7
opcode[6] => Mux208.IN10
opcode[6] => Mux209.IN10
opcode[6] => Mux210.IN10
opcode[6] => Mux211.IN10
opcode[6] => Mux212.IN10
opcode[6] => Mux213.IN10
opcode[6] => Mux214.IN10
opcode[6] => Mux215.IN10
opcode[6] => Mux216.IN10
opcode[6] => Mux217.IN10
opcode[6] => Mux218.IN10
opcode[6] => Mux219.IN7
opcode[6] => Mux220.IN7
opcode[6] => Mux221.IN7
opcode[6] => Mux222.IN7
opcode[6] => Mux223.IN7
opcode[6] => Mux224.IN7
opcode[6] => Mux225.IN7
opcode[6] => Mux226.IN7
opcode[6] => Mux227.IN7
opcode[6] => Mux228.IN7
opcode[6] => Mux236.IN10
opcode[6] => Mux237.IN10
opcode[6] => Mux238.IN10
opcode[6] => Mux239.IN10
opcode[6] => Mux240.IN10
opcode[6] => Mux241.IN10
opcode[6] => Mux242.IN10
opcode[6] => Mux243.IN10
opcode[6] => Mux244.IN10
opcode[6] => Mux245.IN10
opcode[6] => Mux246.IN10
opcode[6] => Mux247.IN7
opcode[6] => Mux248.IN7
opcode[6] => Mux249.IN7
opcode[6] => Mux250.IN7
opcode[6] => Mux251.IN7
opcode[6] => Mux252.IN7
opcode[6] => Mux253.IN7
opcode[6] => Mux254.IN7
opcode[6] => Mux255.IN7
opcode[6] => Mux256.IN7
opcode[6] => Mux268.IN10
opcode[6] => Mux269.IN10
opcode[6] => Mux270.IN10
opcode[6] => Mux271.IN10
opcode[6] => Mux272.IN10
opcode[6] => Mux273.IN10
opcode[6] => Mux274.IN10
opcode[6] => Mux275.IN10
opcode[6] => Mux276.IN10
opcode[6] => Mux277.IN10
opcode[6] => Mux278.IN10
opcode[6] => Mux279.IN7
opcode[6] => Mux280.IN7
opcode[6] => Mux281.IN7
opcode[6] => Mux282.IN7
opcode[6] => Mux283.IN7
opcode[6] => Mux284.IN7
opcode[6] => Mux285.IN7
opcode[6] => Mux286.IN7
opcode[6] => Mux287.IN7
opcode[6] => Mux288.IN7
opcode[6] => Mux314.IN10
opcode[6] => Mux315.IN10
opcode[6] => Mux316.IN10
opcode[6] => Mux317.IN10
opcode[6] => Mux318.IN10
opcode[6] => Mux319.IN10
opcode[6] => Mux320.IN10
opcode[6] => Mux321.IN10
opcode[6] => Mux322.IN10
opcode[6] => Mux323.IN10
opcode[6] => Mux324.IN10
opcode[6] => Mux325.IN7
opcode[6] => Mux326.IN7
opcode[6] => Mux327.IN7
opcode[6] => Mux328.IN7
opcode[6] => Mux329.IN7
opcode[6] => Mux330.IN7
opcode[6] => Mux331.IN7
opcode[6] => Mux332.IN7
opcode[6] => Mux333.IN7
opcode[6] => Mux334.IN7
opcode[6] => WideOr1.IN6
opcode[6] => always1.IN1
opcode[6] => Decoder2.IN1
opcode[6] => Equal1.IN31
opcode[6] => Equal2.IN31
opcode[6] => Equal3.IN1
opcode[6] => Equal4.IN0
opcode[6] => Equal5.IN31
opcode[6] => Equal6.IN31
opcode[6] => Equal7.IN31
opcode[6] => Equal8.IN1
opcode[6] => Equal9.IN31
opcode[6] => Equal10.IN31
opcode[6] => Equal11.IN1
opcode[6] => Equal12.IN31
opcode[6] => Equal13.IN2
opcode[6] => Equal14.IN31
opcode[6] => Equal15.IN31
opcode[6] => Equal16.IN0
opcode[6] => Equal17.IN31
opcode[6] => Equal18.IN1
opcode[6] => Equal19.IN2
opcode[6] => Equal20.IN3
opcode[6] => Equal21.IN31
opcode[6] => Equal22.IN1
opcode[6] => Equal23.IN31
opcode[6] => Equal24.IN2
opcode[6] => Equal25.IN31
opcode[6] => Equal26.IN2
opcode[6] => Equal27.IN31
opcode[6] => Equal28.IN3
opcode[6] => Equal30.IN31
opcode[6] => Equal31.IN2
opcode[6] => Equal32.IN31
opcode[6] => Equal33.IN4
opcode[6] => Equal34.IN3
opcode[7] => Mux164.IN9
opcode[7] => Mux165.IN9
opcode[7] => Mux166.IN9
opcode[7] => Mux167.IN9
opcode[7] => Mux168.IN9
opcode[7] => Mux169.IN9
opcode[7] => Mux170.IN9
opcode[7] => Mux171.IN9
opcode[7] => Mux172.IN9
opcode[7] => Mux173.IN9
opcode[7] => Mux174.IN9
opcode[7] => Mux175.IN1
opcode[7] => Mux176.IN1
opcode[7] => Mux177.IN1
opcode[7] => Mux178.IN1
opcode[7] => Mux179.IN1
opcode[7] => Mux180.IN1
opcode[7] => Mux181.IN1
opcode[7] => Mux187.IN9
opcode[7] => Mux188.IN9
opcode[7] => Mux189.IN9
opcode[7] => Mux190.IN9
opcode[7] => Mux191.IN9
opcode[7] => Mux192.IN9
opcode[7] => Mux193.IN9
opcode[7] => Mux194.IN9
opcode[7] => Mux195.IN9
opcode[7] => Mux196.IN9
opcode[7] => Mux197.IN9
opcode[7] => Mux198.IN6
opcode[7] => Mux199.IN6
opcode[7] => Mux200.IN6
opcode[7] => Mux201.IN6
opcode[7] => Mux202.IN6
opcode[7] => Mux203.IN6
opcode[7] => Mux204.IN6
opcode[7] => Mux205.IN6
opcode[7] => Mux206.IN6
opcode[7] => Mux207.IN6
opcode[7] => Mux208.IN9
opcode[7] => Mux209.IN9
opcode[7] => Mux210.IN9
opcode[7] => Mux211.IN9
opcode[7] => Mux212.IN9
opcode[7] => Mux213.IN9
opcode[7] => Mux214.IN9
opcode[7] => Mux215.IN9
opcode[7] => Mux216.IN9
opcode[7] => Mux217.IN9
opcode[7] => Mux218.IN9
opcode[7] => Mux219.IN6
opcode[7] => Mux220.IN6
opcode[7] => Mux221.IN6
opcode[7] => Mux222.IN6
opcode[7] => Mux223.IN6
opcode[7] => Mux224.IN6
opcode[7] => Mux225.IN6
opcode[7] => Mux226.IN6
opcode[7] => Mux227.IN6
opcode[7] => Mux228.IN6
opcode[7] => Mux236.IN9
opcode[7] => Mux237.IN9
opcode[7] => Mux238.IN9
opcode[7] => Mux239.IN9
opcode[7] => Mux240.IN9
opcode[7] => Mux241.IN9
opcode[7] => Mux242.IN9
opcode[7] => Mux243.IN9
opcode[7] => Mux244.IN9
opcode[7] => Mux245.IN9
opcode[7] => Mux246.IN9
opcode[7] => Mux247.IN6
opcode[7] => Mux248.IN6
opcode[7] => Mux249.IN6
opcode[7] => Mux250.IN6
opcode[7] => Mux251.IN6
opcode[7] => Mux252.IN6
opcode[7] => Mux253.IN6
opcode[7] => Mux254.IN6
opcode[7] => Mux255.IN6
opcode[7] => Mux256.IN6
opcode[7] => Mux268.IN9
opcode[7] => Mux269.IN9
opcode[7] => Mux270.IN9
opcode[7] => Mux271.IN9
opcode[7] => Mux272.IN9
opcode[7] => Mux273.IN9
opcode[7] => Mux274.IN9
opcode[7] => Mux275.IN9
opcode[7] => Mux276.IN9
opcode[7] => Mux277.IN9
opcode[7] => Mux278.IN9
opcode[7] => Mux279.IN6
opcode[7] => Mux280.IN6
opcode[7] => Mux281.IN6
opcode[7] => Mux282.IN6
opcode[7] => Mux283.IN6
opcode[7] => Mux284.IN6
opcode[7] => Mux285.IN6
opcode[7] => Mux286.IN6
opcode[7] => Mux287.IN6
opcode[7] => Mux288.IN6
opcode[7] => Mux314.IN9
opcode[7] => Mux315.IN9
opcode[7] => Mux316.IN9
opcode[7] => Mux317.IN9
opcode[7] => Mux318.IN9
opcode[7] => Mux319.IN9
opcode[7] => Mux320.IN9
opcode[7] => Mux321.IN9
opcode[7] => Mux322.IN9
opcode[7] => Mux323.IN9
opcode[7] => Mux324.IN9
opcode[7] => Mux325.IN6
opcode[7] => Mux326.IN6
opcode[7] => Mux327.IN6
opcode[7] => Mux328.IN6
opcode[7] => Mux329.IN6
opcode[7] => Mux330.IN6
opcode[7] => Mux331.IN6
opcode[7] => Mux332.IN6
opcode[7] => Mux333.IN6
opcode[7] => Mux334.IN6
opcode[7] => WideOr1.IN7
opcode[7] => always1.IN0
opcode[7] => Decoder2.IN0
opcode[7] => arA1[14][2].DATAA
opcode[7] => Equal1.IN30
opcode[7] => Equal2.IN30
opcode[7] => Equal3.IN31
opcode[7] => Equal4.IN31
opcode[7] => Equal5.IN1
opcode[7] => Equal6.IN0
opcode[7] => Equal7.IN30
opcode[7] => Equal8.IN31
opcode[7] => Equal9.IN1
opcode[7] => Equal10.IN30
opcode[7] => Equal11.IN31
opcode[7] => Equal12.IN30
opcode[7] => Equal13.IN31
opcode[7] => Equal14.IN2
opcode[7] => Equal15.IN30
opcode[7] => Equal16.IN31
opcode[7] => Equal17.IN0
opcode[7] => Equal18.IN0
opcode[7] => Equal19.IN1
opcode[7] => Equal20.IN2
opcode[7] => Equal21.IN30
opcode[7] => Equal22.IN31
opcode[7] => Equal23.IN1
opcode[7] => Equal24.IN1
opcode[7] => Equal25.IN30
opcode[7] => Equal26.IN31
opcode[7] => Equal27.IN2
opcode[7] => Equal28.IN2
opcode[7] => Equal29.IN2
opcode[7] => Equal30.IN1
opcode[7] => Equal31.IN1
opcode[7] => Equal32.IN3
opcode[7] => Equal33.IN3
opcode[7] => Equal34.IN31
opcode[8] => Mux164.IN8
opcode[8] => Mux165.IN8
opcode[8] => Mux166.IN8
opcode[8] => Mux167.IN8
opcode[8] => Mux168.IN8
opcode[8] => Mux169.IN8
opcode[8] => Mux170.IN8
opcode[8] => Mux171.IN8
opcode[8] => Mux172.IN8
opcode[8] => Mux173.IN8
opcode[8] => Mux174.IN8
opcode[8] => Mux175.IN0
opcode[8] => Mux176.IN0
opcode[8] => Mux177.IN0
opcode[8] => Mux178.IN0
opcode[8] => Mux179.IN0
opcode[8] => Mux180.IN0
opcode[8] => Mux181.IN0
opcode[8] => Mux187.IN8
opcode[8] => Mux188.IN8
opcode[8] => Mux189.IN8
opcode[8] => Mux190.IN8
opcode[8] => Mux191.IN8
opcode[8] => Mux192.IN8
opcode[8] => Mux193.IN8
opcode[8] => Mux194.IN8
opcode[8] => Mux195.IN8
opcode[8] => Mux196.IN8
opcode[8] => Mux197.IN8
opcode[8] => Mux198.IN5
opcode[8] => Mux199.IN5
opcode[8] => Mux200.IN5
opcode[8] => Mux201.IN5
opcode[8] => Mux202.IN5
opcode[8] => Mux203.IN5
opcode[8] => Mux204.IN5
opcode[8] => Mux205.IN5
opcode[8] => Mux206.IN5
opcode[8] => Mux207.IN5
opcode[8] => Mux208.IN8
opcode[8] => Mux209.IN8
opcode[8] => Mux210.IN8
opcode[8] => Mux211.IN8
opcode[8] => Mux212.IN8
opcode[8] => Mux213.IN8
opcode[8] => Mux214.IN8
opcode[8] => Mux215.IN8
opcode[8] => Mux216.IN8
opcode[8] => Mux217.IN8
opcode[8] => Mux218.IN8
opcode[8] => Mux219.IN5
opcode[8] => Mux220.IN5
opcode[8] => Mux221.IN5
opcode[8] => Mux222.IN5
opcode[8] => Mux223.IN5
opcode[8] => Mux224.IN5
opcode[8] => Mux225.IN5
opcode[8] => Mux226.IN5
opcode[8] => Mux227.IN5
opcode[8] => Mux228.IN5
opcode[8] => Mux236.IN8
opcode[8] => Mux237.IN8
opcode[8] => Mux238.IN8
opcode[8] => Mux239.IN8
opcode[8] => Mux240.IN8
opcode[8] => Mux241.IN8
opcode[8] => Mux242.IN8
opcode[8] => Mux243.IN8
opcode[8] => Mux244.IN8
opcode[8] => Mux245.IN8
opcode[8] => Mux246.IN8
opcode[8] => Mux247.IN5
opcode[8] => Mux248.IN5
opcode[8] => Mux249.IN5
opcode[8] => Mux250.IN5
opcode[8] => Mux251.IN5
opcode[8] => Mux252.IN5
opcode[8] => Mux253.IN5
opcode[8] => Mux254.IN5
opcode[8] => Mux255.IN5
opcode[8] => Mux256.IN5
opcode[8] => Mux268.IN8
opcode[8] => Mux269.IN8
opcode[8] => Mux270.IN8
opcode[8] => Mux271.IN8
opcode[8] => Mux272.IN8
opcode[8] => Mux273.IN8
opcode[8] => Mux274.IN8
opcode[8] => Mux275.IN8
opcode[8] => Mux276.IN8
opcode[8] => Mux277.IN8
opcode[8] => Mux278.IN8
opcode[8] => Mux279.IN5
opcode[8] => Mux280.IN5
opcode[8] => Mux281.IN5
opcode[8] => Mux282.IN5
opcode[8] => Mux283.IN5
opcode[8] => Mux284.IN5
opcode[8] => Mux285.IN5
opcode[8] => Mux286.IN5
opcode[8] => Mux287.IN5
opcode[8] => Mux288.IN5
opcode[8] => Mux314.IN8
opcode[8] => Mux315.IN8
opcode[8] => Mux316.IN8
opcode[8] => Mux317.IN8
opcode[8] => Mux318.IN8
opcode[8] => Mux319.IN8
opcode[8] => Mux320.IN8
opcode[8] => Mux321.IN8
opcode[8] => Mux322.IN8
opcode[8] => Mux323.IN8
opcode[8] => Mux324.IN8
opcode[8] => Mux325.IN5
opcode[8] => Mux326.IN5
opcode[8] => Mux327.IN5
opcode[8] => Mux328.IN5
opcode[8] => Mux329.IN5
opcode[8] => Mux330.IN5
opcode[8] => Mux331.IN5
opcode[8] => Mux332.IN5
opcode[8] => Mux333.IN5
opcode[8] => Mux334.IN5
opcode[8] => palIll.IN0
opcode[8] => Equal0.IN0
opcode[8] => Equal1.IN29
opcode[8] => Equal2.IN29
opcode[8] => Equal3.IN30
opcode[8] => Equal4.IN30
opcode[8] => Equal5.IN30
opcode[8] => Equal6.IN30
opcode[8] => Equal7.IN29
opcode[8] => Equal8.IN30
opcode[8] => Equal9.IN30
opcode[8] => Equal10.IN0
opcode[8] => Equal11.IN0
opcode[8] => Equal12.IN29
opcode[8] => Equal13.IN30
opcode[8] => Equal14.IN30
opcode[8] => Equal15.IN29
opcode[8] => Equal16.IN30
opcode[8] => Equal17.IN30
opcode[8] => Equal18.IN31
opcode[8] => Equal19.IN31
opcode[8] => Equal20.IN31
opcode[8] => Equal21.IN29
opcode[8] => Equal22.IN30
opcode[8] => Equal23.IN30
opcode[8] => Equal24.IN31
opcode[8] => Equal25.IN29
opcode[8] => Equal26.IN30
opcode[8] => Equal27.IN30
opcode[8] => Equal28.IN31
opcode[8] => Equal29.IN30
opcode[8] => Equal30.IN0
opcode[8] => Equal31.IN0
opcode[8] => Equal32.IN30
opcode[8] => Equal33.IN31
opcode[8] => Equal34.IN30
opcode[9] => Equal0.IN3
opcode[9] => Equal1.IN0
opcode[9] => Equal3.IN0
opcode[9] => Equal5.IN0
opcode[9] => Equal12.IN28
opcode[9] => Equal13.IN29
opcode[9] => Equal14.IN29
opcode[9] => Equal18.IN30
opcode[9] => Equal19.IN30
opcode[9] => Equal20.IN1
opcode[9] => Equal21.IN28
opcode[9] => Equal22.IN29
opcode[9] => Equal23.IN29
opcode[9] => Equal24.IN30
opcode[9] => Equal25.IN1
opcode[9] => Equal26.IN1
opcode[9] => Equal27.IN1
opcode[9] => Equal28.IN1
opcode[9] => Equal29.IN29
opcode[9] => Equal32.IN2
opcode[9] => Equal33.IN2
opcode[9] => Equal34.IN2
opcode[10] => Equal0.IN2
opcode[10] => Equal1.IN28
opcode[10] => Equal2.IN27
opcode[10] => Equal3.IN29
opcode[10] => Equal4.IN28
opcode[10] => Equal5.IN29
opcode[10] => Equal6.IN28
opcode[10] => Equal7.IN0
opcode[10] => Equal8.IN0
opcode[10] => Equal9.IN0
opcode[10] => Equal12.IN1
opcode[10] => Equal13.IN1
opcode[10] => Equal14.IN1
opcode[10] => Equal18.IN29
opcode[10] => Equal19.IN0
opcode[10] => Equal20.IN0
opcode[10] => Equal21.IN27
opcode[10] => Equal22.IN28
opcode[10] => Equal23.IN28
opcode[10] => Equal24.IN29
opcode[10] => Equal25.IN28
opcode[10] => Equal26.IN29
opcode[10] => Equal27.IN29
opcode[10] => Equal28.IN30
opcode[10] => Equal29.IN1
opcode[10] => Equal32.IN1
opcode[10] => Equal33.IN1
opcode[10] => Equal34.IN1
opcode[11] => Equal0.IN1
opcode[11] => always1.IN1
opcode[11] => Equal2.IN26
opcode[11] => Equal4.IN27
opcode[11] => Equal6.IN27
opcode[11] => Equal7.IN27
opcode[11] => Equal8.IN28
opcode[11] => Equal9.IN28
opcode[11] => Equal12.IN0
opcode[11] => Equal13.IN0
opcode[11] => Equal14.IN0
opcode[11] => Equal15.IN26
opcode[11] => Equal16.IN27
opcode[11] => Equal17.IN27
opcode[11] => Equal18.IN28
opcode[11] => Equal19.IN29
opcode[11] => Equal20.IN30
opcode[11] => Equal21.IN0
opcode[11] => Equal22.IN0
opcode[11] => Equal23.IN0
opcode[11] => Equal24.IN0
opcode[11] => Equal25.IN0
opcode[11] => Equal26.IN0
opcode[11] => Equal27.IN0
opcode[11] => Equal28.IN0
opcode[11] => Equal29.IN0
opcode[11] => Equal32.IN0
opcode[11] => Equal33.IN0
opcode[11] => Equal34.IN0
opcode[12] => Mux0.IN4
opcode[12] => Mux1.IN4
opcode[12] => Mux2.IN4
opcode[12] => Mux3.IN4
opcode[12] => Mux4.IN4
opcode[12] => Mux5.IN5
opcode[12] => Mux6.IN5
opcode[12] => Mux7.IN5
opcode[12] => Mux8.IN5
opcode[12] => Mux9.IN4
opcode[12] => Mux10.IN4
opcode[12] => Mux11.IN4
opcode[12] => Mux12.IN4
opcode[12] => Mux13.IN4
opcode[12] => Mux14.IN4
opcode[12] => Mux15.IN4
opcode[12] => Mux16.IN4
opcode[12] => Mux17.IN4
opcode[12] => Mux18.IN4
opcode[12] => Mux19.IN4
opcode[13] => Mux0.IN3
opcode[13] => Mux1.IN3
opcode[13] => Mux2.IN3
opcode[13] => Mux3.IN3
opcode[13] => Mux4.IN3
opcode[13] => Mux5.IN4
opcode[13] => Mux6.IN4
opcode[13] => Mux7.IN4
opcode[13] => Mux8.IN4
opcode[13] => Mux9.IN3
opcode[13] => Mux10.IN3
opcode[13] => Mux11.IN3
opcode[13] => Mux12.IN3
opcode[13] => Mux13.IN3
opcode[13] => Mux14.IN3
opcode[13] => Mux15.IN3
opcode[13] => Mux16.IN3
opcode[13] => Mux17.IN3
opcode[13] => Mux18.IN3
opcode[13] => Mux19.IN3
opcode[14] => Mux0.IN2
opcode[14] => Mux1.IN2
opcode[14] => Mux2.IN2
opcode[14] => Mux3.IN2
opcode[14] => Mux4.IN2
opcode[14] => Mux5.IN3
opcode[14] => Mux6.IN3
opcode[14] => Mux7.IN3
opcode[14] => Mux8.IN3
opcode[14] => Mux9.IN2
opcode[14] => Mux10.IN2
opcode[14] => Mux11.IN2
opcode[14] => Mux12.IN2
opcode[14] => Mux13.IN2
opcode[14] => Mux14.IN2
opcode[14] => Mux15.IN2
opcode[14] => Mux16.IN2
opcode[14] => Mux17.IN2
opcode[14] => Mux18.IN2
opcode[14] => Mux19.IN2
opcode[15] => Mux0.IN1
opcode[15] => Mux1.IN1
opcode[15] => Mux2.IN1
opcode[15] => Mux3.IN1
opcode[15] => Mux4.IN1
opcode[15] => Mux5.IN2
opcode[15] => Mux6.IN2
opcode[15] => Mux7.IN2
opcode[15] => Mux8.IN2
opcode[15] => Mux9.IN1
opcode[15] => Mux10.IN1
opcode[15] => Mux11.IN1
opcode[15] => Mux12.IN1
opcode[15] => Mux13.IN1
opcode[15] => Mux14.IN1
opcode[15] => Mux15.IN1
opcode[15] => Mux16.IN1
opcode[15] => Mux17.IN1
opcode[15] => Mux18.IN1
opcode[15] => Mux19.IN1
lineBmap[0] => palIll.IN1
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[1] => palIll.IN1
lineBmap[2] => palIll.IN1
lineBmap[3] => palIll.IN1
lineBmap[4] => palIll.IN1
lineBmap[5] => palIll.IN1
lineBmap[6] => ~NO_FANOUT~
lineBmap[7] => palIll.IN1
lineBmap[8] => palIll.IN1
lineBmap[9] => palIll.IN1
lineBmap[10] => WideOr0.IN13
lineBmap[11] => palIll.IN1
lineBmap[12] => palIll.IN1
lineBmap[13] => palIll.IN1
lineBmap[14] => palIll.IN1
lineBmap[15] => WideOr0.IN14
palIll <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
plaA1[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
plaA1[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
plaA1[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
plaA1[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
plaA1[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
plaA1[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
plaA1[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
plaA1[7] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
plaA1[8] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
plaA1[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
plaA2[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
plaA2[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
plaA2[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
plaA2[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
plaA2[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
plaA2[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
plaA2[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
plaA2[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
plaA2[8] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
plaA2[9] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
plaA3[0] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[1] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[2] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[3] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[4] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[5] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[6] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[7] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[8] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[9] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|sequencer:sequencer
Clks.enPhi2 => ~NO_FANOUT~
Clks.enPhi1 => ~NO_FANOUT~
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => a0Rst.OUTPUTSELECT
Clks.clk => a0Rst.CLK
Clks.clk => rPriv.CLK
Clks.clk => rLineF.CLK
Clks.clk => rLineA.CLK
Clks.clk => rIllegal.CLK
Clks.clk => rInterrupt.CLK
Clks.clk => rTrace.CLK
Clks.clk => rAutovec.CLK
Clks.clk => rSpurious.CLK
Clks.clk => rExcAdrErr.CLK
Clks.clk => rExcBusErr.CLK
Clks.clk => rExcRst.CLK
enT3 => always4.IN1
enT3 => always4.IN1
enT3 => a0Rst.OUTPUTSELECT
microLatch[0] => grp1LatchEn.IN1
microLatch[1] => uNma[9].OUTPUTSELECT
microLatch[1] => uNma[8].OUTPUTSELECT
microLatch[1] => uNma[7].OUTPUTSELECT
microLatch[1] => uNma[6].OUTPUTSELECT
microLatch[1] => uNma[5].OUTPUTSELECT
microLatch[1] => uNma[4].OUTPUTSELECT
microLatch[1] => uNma[3].OUTPUTSELECT
microLatch[1] => uNma[2].OUTPUTSELECT
microLatch[1] => uNma[1].OUTPUTSELECT
microLatch[1] => uNma[0].OUTPUTSELECT
microLatch[1] => grp1LatchEn.IN0
microLatch[1] => grp0LatchEn.IN0
microLatch[2] => Mux0.IN2
microLatch[2] => Mux1.IN2
microLatch[2] => Mux2.IN3
microLatch[2] => Mux3.IN2
microLatch[2] => Mux4.IN2
microLatch[2] => Mux5.IN2
microLatch[2] => Mux6.IN2
microLatch[2] => Mux7.IN2
microLatch[2] => Mux8.IN2
microLatch[2] => Mux9.IN2
microLatch[2] => Mux11.IN29
microLatch[2] => Mux12.IN29
microLatch[3] => Mux0.IN1
microLatch[3] => Mux1.IN1
microLatch[3] => Mux2.IN2
microLatch[3] => Mux3.IN1
microLatch[3] => Mux4.IN1
microLatch[3] => Mux5.IN1
microLatch[3] => Mux6.IN1
microLatch[3] => Mux7.IN1
microLatch[3] => Mux8.IN1
microLatch[3] => Mux9.IN1
microLatch[3] => Mux11.IN28
microLatch[3] => Mux12.IN28
microLatch[4] => Mux11.IN36
microLatch[4] => Mux12.IN36
microLatch[4] => grp0LatchEn.IN1
microLatch[4] => grp1LatchEn.IN1
microLatch[5] => Mux11.IN35
microLatch[5] => Mux12.IN35
microLatch[5] => Mux3.IN5
microLatch[6] => Mux10.IN2
microLatch[6] => Mux10.IN3
microLatch[6] => Mux2.IN1
microLatch[6] => Mux11.IN27
microLatch[6] => Mux12.IN27
microLatch[7] => Mux7.IN5
microLatch[7] => uNma[2].DATAB
microLatch[8] => Mux6.IN5
microLatch[8] => uNma[3].DATAB
microLatch[9] => Mux5.IN5
microLatch[9] => uNma[4].DATAB
microLatch[10] => Mux4.IN5
microLatch[10] => uNma[5].DATAB
microLatch[11] => Mux9.IN5
microLatch[11] => uNma[0].DATAB
microLatch[12] => Mux8.IN5
microLatch[12] => uNma[1].DATAB
microLatch[13] => Mux1.IN5
microLatch[13] => uNma[8].DATAB
microLatch[14] => Mux0.IN5
microLatch[14] => uNma[9].DATAB
microLatch[15] => ~NO_FANOUT~
microLatch[16] => ~NO_FANOUT~
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
BerrA => rExcBusErr.DATAIN
busAddrErr => rExcAdrErr.DATAIN
Spuria => rSpurious.DATAIN
Avia => rAutovec.DATAIN
Tpend => rTrace.DATAIN
intPend => rInterrupt.DATAIN
isIllegal => rIllegal.IN0
isPriv => rPriv.IN0
excRst => rExcRst.DATAIN
isLineA => rIllegal.IN1
isLineA => rLineA.DATAIN
isLineF => rIllegal.IN1
isLineF => rLineF.DATAIN
psw[0] => ccTest.IN0
psw[0] => Mux13.IN15
psw[0] => Mux13.IN5
psw[0] => ccTest.IN0
psw[0] => Mux12.IN25
psw[0] => Mux12.IN26
psw[1] => ccTest.IN0
psw[1] => ccTest.IN0
psw[1] => Mux13.IN14
psw[1] => Equal0.IN1
psw[1] => Mux11.IN24
psw[1] => ccTest.IN0
psw[1] => ccTest.IN0
psw[1] => Mux13.IN2
psw[1] => Mux12.IN22
psw[2] => Mux11.IN31
psw[2] => Mux12.IN31
psw[2] => ccTest.IN1
psw[2] => ccTest.IN1
psw[2] => Mux13.IN13
psw[2] => Decoder0.IN1
psw[2] => ccTest.IN1
psw[2] => ccTest.IN1
psw[2] => Mux13.IN8
psw[2] => ccTest.IN1
psw[2] => c0c1.IN0
psw[3] => Mux11.IN30
psw[3] => Mux12.IN30
psw[3] => ccTest.IN1
psw[3] => ccTest.IN1
psw[3] => Mux13.IN12
psw[3] => Decoder0.IN0
psw[3] => Equal0.IN0
psw[3] => ccTest.IN1
psw[3] => ccTest.IN1
psw[3] => Mux13.IN10
psw[3] => c0c1.IN1
psw[4] => ~NO_FANOUT~
psw[5] => ~NO_FANOUT~
psw[6] => ~NO_FANOUT~
psw[7] => ~NO_FANOUT~
psw[8] => ~NO_FANOUT~
psw[9] => ~NO_FANOUT~
psw[10] => ~NO_FANOUT~
psw[11] => ~NO_FANOUT~
psw[12] => ~NO_FANOUT~
psw[13] => rPriv.IN1
psw[14] => ~NO_FANOUT~
psw[15] => ~NO_FANOUT~
prenEmpty => Mux10.IN5
prenEmpty => Mux11.IN25
prenEmpty => Mux11.IN26
au05z => Decoder2.IN0
au05z => Mux11.IN16
au05z => Mux11.IN17
au05z => Mux12.IN16
dcr4 => Mux11.IN22
dcr4 => Mux12.IN20
ze => Mux11.IN32
ze => Mux12.IN32
i11 => Mux11.IN33
i11 => Mux12.IN33
alue01[0] => Decoder2.IN3
alue01[0] => Decoder1.IN1
alue01[1] => Decoder2.IN2
Ird[0] => ~NO_FANOUT~
Ird[1] => ~NO_FANOUT~
Ird[2] => ~NO_FANOUT~
Ird[3] => ~NO_FANOUT~
Ird[4] => ~NO_FANOUT~
Ird[5] => ~NO_FANOUT~
Ird[6] => Mux10.IN4
Ird[7] => ~NO_FANOUT~
Ird[8] => Decoder1.IN0
Ird[8] => Mux13.IN19
Ird[8] => Decoder2.IN1
Ird[9] => Mux13.IN18
Ird[10] => Mux13.IN17
Ird[11] => Mux13.IN16
Ird[12] => ~NO_FANOUT~
Ird[13] => ~NO_FANOUT~
Ird[14] => ~NO_FANOUT~
Ird[15] => ~NO_FANOUT~
a1[0] => uNma.DATAA
a1[1] => uNma.DATAA
a1[2] => uNma.DATAA
a1[3] => uNma.DATAA
a1[4] => uNma.DATAA
a1[5] => uNma.DATAA
a1[6] => uNma.DATAA
a1[7] => uNma.DATAA
a1[8] => uNma.DATAA
a1[9] => uNma.DATAA
a2[0] => Mux9.IN3
a2[1] => Mux8.IN3
a2[2] => Mux7.IN3
a2[3] => Mux6.IN3
a2[4] => Mux5.IN3
a2[5] => Mux4.IN3
a2[6] => Mux3.IN3
a2[7] => Mux2.IN4
a2[8] => Mux1.IN3
a2[9] => Mux0.IN3
a3[0] => Mux9.IN4
a3[1] => Mux8.IN4
a3[2] => Mux7.IN4
a3[3] => Mux6.IN4
a3[4] => Mux5.IN4
a3[5] => Mux4.IN4
a3[6] => Mux3.IN4
a3[7] => Mux2.IN5
a3[8] => Mux1.IN4
a3[9] => Mux0.IN4
tvn[0] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
tvn[1] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
tvn[2] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
tvn[3] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
nma[0] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[1] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[2] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[3] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[4] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[5] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[6] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[7] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[8] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[9] <= nma.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit
Clks.enPhi2 => dataIo:dataIo.Clks.enPhi2
Clks.enPhi1 => dataIo:dataIo.Clks.enPhi1
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => dcr4.OUTPUTSELECT
Clks.pwrUp => dataIo:dataIo.Clks.pwrUp
Clks.pwrUp => fx68kAlu:alu.pwrUp
Clks.pwrUp => dcrOutput[15].ENA
Clks.pwrUp => dcrOutput[14].ENA
Clks.pwrUp => dcrOutput[13].ENA
Clks.pwrUp => dcrOutput[12].ENA
Clks.pwrUp => dcrOutput[11].ENA
Clks.pwrUp => dcrOutput[10].ENA
Clks.pwrUp => dcrOutput[9].ENA
Clks.pwrUp => dcrOutput[8].ENA
Clks.pwrUp => dcrOutput[7].ENA
Clks.pwrUp => dcrOutput[6].ENA
Clks.pwrUp => dcrOutput[5].ENA
Clks.pwrUp => dcrOutput[4].ENA
Clks.pwrUp => dcrOutput[3].ENA
Clks.pwrUp => dcrOutput[2].ENA
Clks.pwrUp => dcrOutput[1].ENA
Clks.pwrUp => dcrOutput[0].ENA
Clks.extReset => dbl2Pcl.OUTPUTSELECT
Clks.extReset => dbh2Pch.OUTPUTSELECT
Clks.extReset => abh2Pch.OUTPUTSELECT
Clks.extReset => abl2Pcl.OUTPUTSELECT
Clks.extReset => Pcl2Dbl.OUTPUTSELECT
Clks.extReset => Pch2Dbh.OUTPUTSELECT
Clks.extReset => Pcl2Abl.OUTPUTSELECT
Clks.extReset => Pch2Abh.OUTPUTSELECT
Clks.extReset => dataIo:dataIo.Clks.extReset
Clks.clk => dataIo:dataIo.Clks.clk
Clks.clk => fx68kAlu:alu.clk
Clks.clk => alub[0].CLK
Clks.clk => alub[1].CLK
Clks.clk => alub[2].CLK
Clks.clk => alub[3].CLK
Clks.clk => alub[4].CLK
Clks.clk => alub[5].CLK
Clks.clk => alub[6].CLK
Clks.clk => alub[7].CLK
Clks.clk => alub[8].CLK
Clks.clk => alub[9].CLK
Clks.clk => alub[10].CLK
Clks.clk => alub[11].CLK
Clks.clk => alub[12].CLK
Clks.clk => alub[13].CLK
Clks.clk => alub[14].CLK
Clks.clk => alub[15].CLK
Clks.clk => dcrOutput[0].CLK
Clks.clk => dcrOutput[1].CLK
Clks.clk => dcrOutput[2].CLK
Clks.clk => dcrOutput[3].CLK
Clks.clk => dcrOutput[4].CLK
Clks.clk => dcrOutput[5].CLK
Clks.clk => dcrOutput[6].CLK
Clks.clk => dcrOutput[7].CLK
Clks.clk => dcrOutput[8].CLK
Clks.clk => dcrOutput[9].CLK
Clks.clk => dcrOutput[10].CLK
Clks.clk => dcrOutput[11].CLK
Clks.clk => dcrOutput[12].CLK
Clks.clk => dcrOutput[13].CLK
Clks.clk => dcrOutput[14].CLK
Clks.clk => dcrOutput[15].CLK
Clks.clk => dcr4~reg0.CLK
Clks.clk => movemRx[0].CLK
Clks.clk => movemRx[1].CLK
Clks.clk => movemRx[2].CLK
Clks.clk => movemRx[3].CLK
Clks.clk => prenLatch[0].CLK
Clks.clk => prenLatch[1].CLK
Clks.clk => prenLatch[2].CLK
Clks.clk => prenLatch[3].CLK
Clks.clk => prenLatch[4].CLK
Clks.clk => prenLatch[5].CLK
Clks.clk => prenLatch[6].CLK
Clks.clk => prenLatch[7].CLK
Clks.clk => prenLatch[8].CLK
Clks.clk => prenLatch[9].CLK
Clks.clk => prenLatch[10].CLK
Clks.clk => prenLatch[11].CLK
Clks.clk => prenLatch[12].CLK
Clks.clk => prenLatch[13].CLK
Clks.clk => prenLatch[14].CLK
Clks.clk => prenLatch[15].CLK
Clks.clk => Ath[0].CLK
Clks.clk => Ath[1].CLK
Clks.clk => Ath[2].CLK
Clks.clk => Ath[3].CLK
Clks.clk => Ath[4].CLK
Clks.clk => Ath[5].CLK
Clks.clk => Ath[6].CLK
Clks.clk => Ath[7].CLK
Clks.clk => Ath[8].CLK
Clks.clk => Ath[9].CLK
Clks.clk => Ath[10].CLK
Clks.clk => Ath[11].CLK
Clks.clk => Ath[12].CLK
Clks.clk => Ath[13].CLK
Clks.clk => Ath[14].CLK
Clks.clk => Ath[15].CLK
Clks.clk => Atl[0].CLK
Clks.clk => Atl[1].CLK
Clks.clk => Atl[2].CLK
Clks.clk => Atl[3].CLK
Clks.clk => Atl[4].CLK
Clks.clk => Atl[5].CLK
Clks.clk => Atl[6].CLK
Clks.clk => Atl[7].CLK
Clks.clk => Atl[8].CLK
Clks.clk => Atl[9].CLK
Clks.clk => Atl[10].CLK
Clks.clk => Atl[11].CLK
Clks.clk => Atl[12].CLK
Clks.clk => Atl[13].CLK
Clks.clk => Atl[14].CLK
Clks.clk => Atl[15].CLK
Clks.clk => PcH[0].CLK
Clks.clk => PcH[1].CLK
Clks.clk => PcH[2].CLK
Clks.clk => PcH[3].CLK
Clks.clk => PcH[4].CLK
Clks.clk => PcH[5].CLK
Clks.clk => PcH[6].CLK
Clks.clk => PcH[7].CLK
Clks.clk => PcH[8].CLK
Clks.clk => PcH[9].CLK
Clks.clk => PcH[10].CLK
Clks.clk => PcH[11].CLK
Clks.clk => PcH[12].CLK
Clks.clk => PcH[13].CLK
Clks.clk => PcH[14].CLK
Clks.clk => PcH[15].CLK
Clks.clk => PcL[0].CLK
Clks.clk => PcL[1].CLK
Clks.clk => PcL[2].CLK
Clks.clk => PcL[3].CLK
Clks.clk => PcL[4].CLK
Clks.clk => PcL[5].CLK
Clks.clk => PcL[6].CLK
Clks.clk => PcL[7].CLK
Clks.clk => PcL[8].CLK
Clks.clk => PcL[9].CLK
Clks.clk => PcL[10].CLK
Clks.clk => PcL[11].CLK
Clks.clk => PcL[12].CLK
Clks.clk => PcL[13].CLK
Clks.clk => PcL[14].CLK
Clks.clk => PcL[15].CLK
Clks.clk => Pch2Abh.CLK
Clks.clk => Pcl2Abl.CLK
Clks.clk => Pch2Dbh.CLK
Clks.clk => Pcl2Dbl.CLK
Clks.clk => abl2Pcl.CLK
Clks.clk => abh2Pch.CLK
Clks.clk => dbh2Pch.CLK
Clks.clk => dbl2Pcl.CLK
Clks.clk => regs68H[17][0].CLK
Clks.clk => regs68H[17][1].CLK
Clks.clk => regs68H[17][2].CLK
Clks.clk => regs68H[17][3].CLK
Clks.clk => regs68H[17][4].CLK
Clks.clk => regs68H[17][5].CLK
Clks.clk => regs68H[17][6].CLK
Clks.clk => regs68H[17][7].CLK
Clks.clk => regs68H[17][8].CLK
Clks.clk => regs68H[17][9].CLK
Clks.clk => regs68H[17][10].CLK
Clks.clk => regs68H[17][11].CLK
Clks.clk => regs68H[17][12].CLK
Clks.clk => regs68H[17][13].CLK
Clks.clk => regs68H[17][14].CLK
Clks.clk => regs68H[17][15].CLK
Clks.clk => regs68H[16][0].CLK
Clks.clk => regs68H[16][1].CLK
Clks.clk => regs68H[16][2].CLK
Clks.clk => regs68H[16][3].CLK
Clks.clk => regs68H[16][4].CLK
Clks.clk => regs68H[16][5].CLK
Clks.clk => regs68H[16][6].CLK
Clks.clk => regs68H[16][7].CLK
Clks.clk => regs68H[16][8].CLK
Clks.clk => regs68H[16][9].CLK
Clks.clk => regs68H[16][10].CLK
Clks.clk => regs68H[16][11].CLK
Clks.clk => regs68H[16][12].CLK
Clks.clk => regs68H[16][13].CLK
Clks.clk => regs68H[16][14].CLK
Clks.clk => regs68H[16][15].CLK
Clks.clk => regs68H[15][0].CLK
Clks.clk => regs68H[15][1].CLK
Clks.clk => regs68H[15][2].CLK
Clks.clk => regs68H[15][3].CLK
Clks.clk => regs68H[15][4].CLK
Clks.clk => regs68H[15][5].CLK
Clks.clk => regs68H[15][6].CLK
Clks.clk => regs68H[15][7].CLK
Clks.clk => regs68H[15][8].CLK
Clks.clk => regs68H[15][9].CLK
Clks.clk => regs68H[15][10].CLK
Clks.clk => regs68H[15][11].CLK
Clks.clk => regs68H[15][12].CLK
Clks.clk => regs68H[15][13].CLK
Clks.clk => regs68H[15][14].CLK
Clks.clk => regs68H[15][15].CLK
Clks.clk => regs68H[14][0].CLK
Clks.clk => regs68H[14][1].CLK
Clks.clk => regs68H[14][2].CLK
Clks.clk => regs68H[14][3].CLK
Clks.clk => regs68H[14][4].CLK
Clks.clk => regs68H[14][5].CLK
Clks.clk => regs68H[14][6].CLK
Clks.clk => regs68H[14][7].CLK
Clks.clk => regs68H[14][8].CLK
Clks.clk => regs68H[14][9].CLK
Clks.clk => regs68H[14][10].CLK
Clks.clk => regs68H[14][11].CLK
Clks.clk => regs68H[14][12].CLK
Clks.clk => regs68H[14][13].CLK
Clks.clk => regs68H[14][14].CLK
Clks.clk => regs68H[14][15].CLK
Clks.clk => regs68H[13][0].CLK
Clks.clk => regs68H[13][1].CLK
Clks.clk => regs68H[13][2].CLK
Clks.clk => regs68H[13][3].CLK
Clks.clk => regs68H[13][4].CLK
Clks.clk => regs68H[13][5].CLK
Clks.clk => regs68H[13][6].CLK
Clks.clk => regs68H[13][7].CLK
Clks.clk => regs68H[13][8].CLK
Clks.clk => regs68H[13][9].CLK
Clks.clk => regs68H[13][10].CLK
Clks.clk => regs68H[13][11].CLK
Clks.clk => regs68H[13][12].CLK
Clks.clk => regs68H[13][13].CLK
Clks.clk => regs68H[13][14].CLK
Clks.clk => regs68H[13][15].CLK
Clks.clk => regs68H[12][0].CLK
Clks.clk => regs68H[12][1].CLK
Clks.clk => regs68H[12][2].CLK
Clks.clk => regs68H[12][3].CLK
Clks.clk => regs68H[12][4].CLK
Clks.clk => regs68H[12][5].CLK
Clks.clk => regs68H[12][6].CLK
Clks.clk => regs68H[12][7].CLK
Clks.clk => regs68H[12][8].CLK
Clks.clk => regs68H[12][9].CLK
Clks.clk => regs68H[12][10].CLK
Clks.clk => regs68H[12][11].CLK
Clks.clk => regs68H[12][12].CLK
Clks.clk => regs68H[12][13].CLK
Clks.clk => regs68H[12][14].CLK
Clks.clk => regs68H[12][15].CLK
Clks.clk => regs68H[11][0].CLK
Clks.clk => regs68H[11][1].CLK
Clks.clk => regs68H[11][2].CLK
Clks.clk => regs68H[11][3].CLK
Clks.clk => regs68H[11][4].CLK
Clks.clk => regs68H[11][5].CLK
Clks.clk => regs68H[11][6].CLK
Clks.clk => regs68H[11][7].CLK
Clks.clk => regs68H[11][8].CLK
Clks.clk => regs68H[11][9].CLK
Clks.clk => regs68H[11][10].CLK
Clks.clk => regs68H[11][11].CLK
Clks.clk => regs68H[11][12].CLK
Clks.clk => regs68H[11][13].CLK
Clks.clk => regs68H[11][14].CLK
Clks.clk => regs68H[11][15].CLK
Clks.clk => regs68H[10][0].CLK
Clks.clk => regs68H[10][1].CLK
Clks.clk => regs68H[10][2].CLK
Clks.clk => regs68H[10][3].CLK
Clks.clk => regs68H[10][4].CLK
Clks.clk => regs68H[10][5].CLK
Clks.clk => regs68H[10][6].CLK
Clks.clk => regs68H[10][7].CLK
Clks.clk => regs68H[10][8].CLK
Clks.clk => regs68H[10][9].CLK
Clks.clk => regs68H[10][10].CLK
Clks.clk => regs68H[10][11].CLK
Clks.clk => regs68H[10][12].CLK
Clks.clk => regs68H[10][13].CLK
Clks.clk => regs68H[10][14].CLK
Clks.clk => regs68H[10][15].CLK
Clks.clk => regs68H[9][0].CLK
Clks.clk => regs68H[9][1].CLK
Clks.clk => regs68H[9][2].CLK
Clks.clk => regs68H[9][3].CLK
Clks.clk => regs68H[9][4].CLK
Clks.clk => regs68H[9][5].CLK
Clks.clk => regs68H[9][6].CLK
Clks.clk => regs68H[9][7].CLK
Clks.clk => regs68H[9][8].CLK
Clks.clk => regs68H[9][9].CLK
Clks.clk => regs68H[9][10].CLK
Clks.clk => regs68H[9][11].CLK
Clks.clk => regs68H[9][12].CLK
Clks.clk => regs68H[9][13].CLK
Clks.clk => regs68H[9][14].CLK
Clks.clk => regs68H[9][15].CLK
Clks.clk => regs68H[8][0].CLK
Clks.clk => regs68H[8][1].CLK
Clks.clk => regs68H[8][2].CLK
Clks.clk => regs68H[8][3].CLK
Clks.clk => regs68H[8][4].CLK
Clks.clk => regs68H[8][5].CLK
Clks.clk => regs68H[8][6].CLK
Clks.clk => regs68H[8][7].CLK
Clks.clk => regs68H[8][8].CLK
Clks.clk => regs68H[8][9].CLK
Clks.clk => regs68H[8][10].CLK
Clks.clk => regs68H[8][11].CLK
Clks.clk => regs68H[8][12].CLK
Clks.clk => regs68H[8][13].CLK
Clks.clk => regs68H[8][14].CLK
Clks.clk => regs68H[8][15].CLK
Clks.clk => regs68H[7][0].CLK
Clks.clk => regs68H[7][1].CLK
Clks.clk => regs68H[7][2].CLK
Clks.clk => regs68H[7][3].CLK
Clks.clk => regs68H[7][4].CLK
Clks.clk => regs68H[7][5].CLK
Clks.clk => regs68H[7][6].CLK
Clks.clk => regs68H[7][7].CLK
Clks.clk => regs68H[7][8].CLK
Clks.clk => regs68H[7][9].CLK
Clks.clk => regs68H[7][10].CLK
Clks.clk => regs68H[7][11].CLK
Clks.clk => regs68H[7][12].CLK
Clks.clk => regs68H[7][13].CLK
Clks.clk => regs68H[7][14].CLK
Clks.clk => regs68H[7][15].CLK
Clks.clk => regs68H[6][0].CLK
Clks.clk => regs68H[6][1].CLK
Clks.clk => regs68H[6][2].CLK
Clks.clk => regs68H[6][3].CLK
Clks.clk => regs68H[6][4].CLK
Clks.clk => regs68H[6][5].CLK
Clks.clk => regs68H[6][6].CLK
Clks.clk => regs68H[6][7].CLK
Clks.clk => regs68H[6][8].CLK
Clks.clk => regs68H[6][9].CLK
Clks.clk => regs68H[6][10].CLK
Clks.clk => regs68H[6][11].CLK
Clks.clk => regs68H[6][12].CLK
Clks.clk => regs68H[6][13].CLK
Clks.clk => regs68H[6][14].CLK
Clks.clk => regs68H[6][15].CLK
Clks.clk => regs68H[5][0].CLK
Clks.clk => regs68H[5][1].CLK
Clks.clk => regs68H[5][2].CLK
Clks.clk => regs68H[5][3].CLK
Clks.clk => regs68H[5][4].CLK
Clks.clk => regs68H[5][5].CLK
Clks.clk => regs68H[5][6].CLK
Clks.clk => regs68H[5][7].CLK
Clks.clk => regs68H[5][8].CLK
Clks.clk => regs68H[5][9].CLK
Clks.clk => regs68H[5][10].CLK
Clks.clk => regs68H[5][11].CLK
Clks.clk => regs68H[5][12].CLK
Clks.clk => regs68H[5][13].CLK
Clks.clk => regs68H[5][14].CLK
Clks.clk => regs68H[5][15].CLK
Clks.clk => regs68H[4][0].CLK
Clks.clk => regs68H[4][1].CLK
Clks.clk => regs68H[4][2].CLK
Clks.clk => regs68H[4][3].CLK
Clks.clk => regs68H[4][4].CLK
Clks.clk => regs68H[4][5].CLK
Clks.clk => regs68H[4][6].CLK
Clks.clk => regs68H[4][7].CLK
Clks.clk => regs68H[4][8].CLK
Clks.clk => regs68H[4][9].CLK
Clks.clk => regs68H[4][10].CLK
Clks.clk => regs68H[4][11].CLK
Clks.clk => regs68H[4][12].CLK
Clks.clk => regs68H[4][13].CLK
Clks.clk => regs68H[4][14].CLK
Clks.clk => regs68H[4][15].CLK
Clks.clk => regs68H[3][0].CLK
Clks.clk => regs68H[3][1].CLK
Clks.clk => regs68H[3][2].CLK
Clks.clk => regs68H[3][3].CLK
Clks.clk => regs68H[3][4].CLK
Clks.clk => regs68H[3][5].CLK
Clks.clk => regs68H[3][6].CLK
Clks.clk => regs68H[3][7].CLK
Clks.clk => regs68H[3][8].CLK
Clks.clk => regs68H[3][9].CLK
Clks.clk => regs68H[3][10].CLK
Clks.clk => regs68H[3][11].CLK
Clks.clk => regs68H[3][12].CLK
Clks.clk => regs68H[3][13].CLK
Clks.clk => regs68H[3][14].CLK
Clks.clk => regs68H[3][15].CLK
Clks.clk => regs68H[2][0].CLK
Clks.clk => regs68H[2][1].CLK
Clks.clk => regs68H[2][2].CLK
Clks.clk => regs68H[2][3].CLK
Clks.clk => regs68H[2][4].CLK
Clks.clk => regs68H[2][5].CLK
Clks.clk => regs68H[2][6].CLK
Clks.clk => regs68H[2][7].CLK
Clks.clk => regs68H[2][8].CLK
Clks.clk => regs68H[2][9].CLK
Clks.clk => regs68H[2][10].CLK
Clks.clk => regs68H[2][11].CLK
Clks.clk => regs68H[2][12].CLK
Clks.clk => regs68H[2][13].CLK
Clks.clk => regs68H[2][14].CLK
Clks.clk => regs68H[2][15].CLK
Clks.clk => regs68H[1][0].CLK
Clks.clk => regs68H[1][1].CLK
Clks.clk => regs68H[1][2].CLK
Clks.clk => regs68H[1][3].CLK
Clks.clk => regs68H[1][4].CLK
Clks.clk => regs68H[1][5].CLK
Clks.clk => regs68H[1][6].CLK
Clks.clk => regs68H[1][7].CLK
Clks.clk => regs68H[1][8].CLK
Clks.clk => regs68H[1][9].CLK
Clks.clk => regs68H[1][10].CLK
Clks.clk => regs68H[1][11].CLK
Clks.clk => regs68H[1][12].CLK
Clks.clk => regs68H[1][13].CLK
Clks.clk => regs68H[1][14].CLK
Clks.clk => regs68H[1][15].CLK
Clks.clk => regs68H[0][0].CLK
Clks.clk => regs68H[0][1].CLK
Clks.clk => regs68H[0][2].CLK
Clks.clk => regs68H[0][3].CLK
Clks.clk => regs68H[0][4].CLK
Clks.clk => regs68H[0][5].CLK
Clks.clk => regs68H[0][6].CLK
Clks.clk => regs68H[0][7].CLK
Clks.clk => regs68H[0][8].CLK
Clks.clk => regs68H[0][9].CLK
Clks.clk => regs68H[0][10].CLK
Clks.clk => regs68H[0][11].CLK
Clks.clk => regs68H[0][12].CLK
Clks.clk => regs68H[0][13].CLK
Clks.clk => regs68H[0][14].CLK
Clks.clk => regs68H[0][15].CLK
Clks.clk => regs68L[17][0].CLK
Clks.clk => regs68L[17][1].CLK
Clks.clk => regs68L[17][2].CLK
Clks.clk => regs68L[17][3].CLK
Clks.clk => regs68L[17][4].CLK
Clks.clk => regs68L[17][5].CLK
Clks.clk => regs68L[17][6].CLK
Clks.clk => regs68L[17][7].CLK
Clks.clk => regs68L[17][8].CLK
Clks.clk => regs68L[17][9].CLK
Clks.clk => regs68L[17][10].CLK
Clks.clk => regs68L[17][11].CLK
Clks.clk => regs68L[17][12].CLK
Clks.clk => regs68L[17][13].CLK
Clks.clk => regs68L[17][14].CLK
Clks.clk => regs68L[17][15].CLK
Clks.clk => regs68L[16][0].CLK
Clks.clk => regs68L[16][1].CLK
Clks.clk => regs68L[16][2].CLK
Clks.clk => regs68L[16][3].CLK
Clks.clk => regs68L[16][4].CLK
Clks.clk => regs68L[16][5].CLK
Clks.clk => regs68L[16][6].CLK
Clks.clk => regs68L[16][7].CLK
Clks.clk => regs68L[16][8].CLK
Clks.clk => regs68L[16][9].CLK
Clks.clk => regs68L[16][10].CLK
Clks.clk => regs68L[16][11].CLK
Clks.clk => regs68L[16][12].CLK
Clks.clk => regs68L[16][13].CLK
Clks.clk => regs68L[16][14].CLK
Clks.clk => regs68L[16][15].CLK
Clks.clk => regs68L[15][0].CLK
Clks.clk => regs68L[15][1].CLK
Clks.clk => regs68L[15][2].CLK
Clks.clk => regs68L[15][3].CLK
Clks.clk => regs68L[15][4].CLK
Clks.clk => regs68L[15][5].CLK
Clks.clk => regs68L[15][6].CLK
Clks.clk => regs68L[15][7].CLK
Clks.clk => regs68L[15][8].CLK
Clks.clk => regs68L[15][9].CLK
Clks.clk => regs68L[15][10].CLK
Clks.clk => regs68L[15][11].CLK
Clks.clk => regs68L[15][12].CLK
Clks.clk => regs68L[15][13].CLK
Clks.clk => regs68L[15][14].CLK
Clks.clk => regs68L[15][15].CLK
Clks.clk => regs68L[14][0].CLK
Clks.clk => regs68L[14][1].CLK
Clks.clk => regs68L[14][2].CLK
Clks.clk => regs68L[14][3].CLK
Clks.clk => regs68L[14][4].CLK
Clks.clk => regs68L[14][5].CLK
Clks.clk => regs68L[14][6].CLK
Clks.clk => regs68L[14][7].CLK
Clks.clk => regs68L[14][8].CLK
Clks.clk => regs68L[14][9].CLK
Clks.clk => regs68L[14][10].CLK
Clks.clk => regs68L[14][11].CLK
Clks.clk => regs68L[14][12].CLK
Clks.clk => regs68L[14][13].CLK
Clks.clk => regs68L[14][14].CLK
Clks.clk => regs68L[14][15].CLK
Clks.clk => regs68L[13][0].CLK
Clks.clk => regs68L[13][1].CLK
Clks.clk => regs68L[13][2].CLK
Clks.clk => regs68L[13][3].CLK
Clks.clk => regs68L[13][4].CLK
Clks.clk => regs68L[13][5].CLK
Clks.clk => regs68L[13][6].CLK
Clks.clk => regs68L[13][7].CLK
Clks.clk => regs68L[13][8].CLK
Clks.clk => regs68L[13][9].CLK
Clks.clk => regs68L[13][10].CLK
Clks.clk => regs68L[13][11].CLK
Clks.clk => regs68L[13][12].CLK
Clks.clk => regs68L[13][13].CLK
Clks.clk => regs68L[13][14].CLK
Clks.clk => regs68L[13][15].CLK
Clks.clk => regs68L[12][0].CLK
Clks.clk => regs68L[12][1].CLK
Clks.clk => regs68L[12][2].CLK
Clks.clk => regs68L[12][3].CLK
Clks.clk => regs68L[12][4].CLK
Clks.clk => regs68L[12][5].CLK
Clks.clk => regs68L[12][6].CLK
Clks.clk => regs68L[12][7].CLK
Clks.clk => regs68L[12][8].CLK
Clks.clk => regs68L[12][9].CLK
Clks.clk => regs68L[12][10].CLK
Clks.clk => regs68L[12][11].CLK
Clks.clk => regs68L[12][12].CLK
Clks.clk => regs68L[12][13].CLK
Clks.clk => regs68L[12][14].CLK
Clks.clk => regs68L[12][15].CLK
Clks.clk => regs68L[11][0].CLK
Clks.clk => regs68L[11][1].CLK
Clks.clk => regs68L[11][2].CLK
Clks.clk => regs68L[11][3].CLK
Clks.clk => regs68L[11][4].CLK
Clks.clk => regs68L[11][5].CLK
Clks.clk => regs68L[11][6].CLK
Clks.clk => regs68L[11][7].CLK
Clks.clk => regs68L[11][8].CLK
Clks.clk => regs68L[11][9].CLK
Clks.clk => regs68L[11][10].CLK
Clks.clk => regs68L[11][11].CLK
Clks.clk => regs68L[11][12].CLK
Clks.clk => regs68L[11][13].CLK
Clks.clk => regs68L[11][14].CLK
Clks.clk => regs68L[11][15].CLK
Clks.clk => regs68L[10][0].CLK
Clks.clk => regs68L[10][1].CLK
Clks.clk => regs68L[10][2].CLK
Clks.clk => regs68L[10][3].CLK
Clks.clk => regs68L[10][4].CLK
Clks.clk => regs68L[10][5].CLK
Clks.clk => regs68L[10][6].CLK
Clks.clk => regs68L[10][7].CLK
Clks.clk => regs68L[10][8].CLK
Clks.clk => regs68L[10][9].CLK
Clks.clk => regs68L[10][10].CLK
Clks.clk => regs68L[10][11].CLK
Clks.clk => regs68L[10][12].CLK
Clks.clk => regs68L[10][13].CLK
Clks.clk => regs68L[10][14].CLK
Clks.clk => regs68L[10][15].CLK
Clks.clk => regs68L[9][0].CLK
Clks.clk => regs68L[9][1].CLK
Clks.clk => regs68L[9][2].CLK
Clks.clk => regs68L[9][3].CLK
Clks.clk => regs68L[9][4].CLK
Clks.clk => regs68L[9][5].CLK
Clks.clk => regs68L[9][6].CLK
Clks.clk => regs68L[9][7].CLK
Clks.clk => regs68L[9][8].CLK
Clks.clk => regs68L[9][9].CLK
Clks.clk => regs68L[9][10].CLK
Clks.clk => regs68L[9][11].CLK
Clks.clk => regs68L[9][12].CLK
Clks.clk => regs68L[9][13].CLK
Clks.clk => regs68L[9][14].CLK
Clks.clk => regs68L[9][15].CLK
Clks.clk => regs68L[8][0].CLK
Clks.clk => regs68L[8][1].CLK
Clks.clk => regs68L[8][2].CLK
Clks.clk => regs68L[8][3].CLK
Clks.clk => regs68L[8][4].CLK
Clks.clk => regs68L[8][5].CLK
Clks.clk => regs68L[8][6].CLK
Clks.clk => regs68L[8][7].CLK
Clks.clk => regs68L[8][8].CLK
Clks.clk => regs68L[8][9].CLK
Clks.clk => regs68L[8][10].CLK
Clks.clk => regs68L[8][11].CLK
Clks.clk => regs68L[8][12].CLK
Clks.clk => regs68L[8][13].CLK
Clks.clk => regs68L[8][14].CLK
Clks.clk => regs68L[8][15].CLK
Clks.clk => regs68L[7][0].CLK
Clks.clk => regs68L[7][1].CLK
Clks.clk => regs68L[7][2].CLK
Clks.clk => regs68L[7][3].CLK
Clks.clk => regs68L[7][4].CLK
Clks.clk => regs68L[7][5].CLK
Clks.clk => regs68L[7][6].CLK
Clks.clk => regs68L[7][7].CLK
Clks.clk => regs68L[7][8].CLK
Clks.clk => regs68L[7][9].CLK
Clks.clk => regs68L[7][10].CLK
Clks.clk => regs68L[7][11].CLK
Clks.clk => regs68L[7][12].CLK
Clks.clk => regs68L[7][13].CLK
Clks.clk => regs68L[7][14].CLK
Clks.clk => regs68L[7][15].CLK
Clks.clk => regs68L[6][0].CLK
Clks.clk => regs68L[6][1].CLK
Clks.clk => regs68L[6][2].CLK
Clks.clk => regs68L[6][3].CLK
Clks.clk => regs68L[6][4].CLK
Clks.clk => regs68L[6][5].CLK
Clks.clk => regs68L[6][6].CLK
Clks.clk => regs68L[6][7].CLK
Clks.clk => regs68L[6][8].CLK
Clks.clk => regs68L[6][9].CLK
Clks.clk => regs68L[6][10].CLK
Clks.clk => regs68L[6][11].CLK
Clks.clk => regs68L[6][12].CLK
Clks.clk => regs68L[6][13].CLK
Clks.clk => regs68L[6][14].CLK
Clks.clk => regs68L[6][15].CLK
Clks.clk => regs68L[5][0].CLK
Clks.clk => regs68L[5][1].CLK
Clks.clk => regs68L[5][2].CLK
Clks.clk => regs68L[5][3].CLK
Clks.clk => regs68L[5][4].CLK
Clks.clk => regs68L[5][5].CLK
Clks.clk => regs68L[5][6].CLK
Clks.clk => regs68L[5][7].CLK
Clks.clk => regs68L[5][8].CLK
Clks.clk => regs68L[5][9].CLK
Clks.clk => regs68L[5][10].CLK
Clks.clk => regs68L[5][11].CLK
Clks.clk => regs68L[5][12].CLK
Clks.clk => regs68L[5][13].CLK
Clks.clk => regs68L[5][14].CLK
Clks.clk => regs68L[5][15].CLK
Clks.clk => regs68L[4][0].CLK
Clks.clk => regs68L[4][1].CLK
Clks.clk => regs68L[4][2].CLK
Clks.clk => regs68L[4][3].CLK
Clks.clk => regs68L[4][4].CLK
Clks.clk => regs68L[4][5].CLK
Clks.clk => regs68L[4][6].CLK
Clks.clk => regs68L[4][7].CLK
Clks.clk => regs68L[4][8].CLK
Clks.clk => regs68L[4][9].CLK
Clks.clk => regs68L[4][10].CLK
Clks.clk => regs68L[4][11].CLK
Clks.clk => regs68L[4][12].CLK
Clks.clk => regs68L[4][13].CLK
Clks.clk => regs68L[4][14].CLK
Clks.clk => regs68L[4][15].CLK
Clks.clk => regs68L[3][0].CLK
Clks.clk => regs68L[3][1].CLK
Clks.clk => regs68L[3][2].CLK
Clks.clk => regs68L[3][3].CLK
Clks.clk => regs68L[3][4].CLK
Clks.clk => regs68L[3][5].CLK
Clks.clk => regs68L[3][6].CLK
Clks.clk => regs68L[3][7].CLK
Clks.clk => regs68L[3][8].CLK
Clks.clk => regs68L[3][9].CLK
Clks.clk => regs68L[3][10].CLK
Clks.clk => regs68L[3][11].CLK
Clks.clk => regs68L[3][12].CLK
Clks.clk => regs68L[3][13].CLK
Clks.clk => regs68L[3][14].CLK
Clks.clk => regs68L[3][15].CLK
Clks.clk => regs68L[2][0].CLK
Clks.clk => regs68L[2][1].CLK
Clks.clk => regs68L[2][2].CLK
Clks.clk => regs68L[2][3].CLK
Clks.clk => regs68L[2][4].CLK
Clks.clk => regs68L[2][5].CLK
Clks.clk => regs68L[2][6].CLK
Clks.clk => regs68L[2][7].CLK
Clks.clk => regs68L[2][8].CLK
Clks.clk => regs68L[2][9].CLK
Clks.clk => regs68L[2][10].CLK
Clks.clk => regs68L[2][11].CLK
Clks.clk => regs68L[2][12].CLK
Clks.clk => regs68L[2][13].CLK
Clks.clk => regs68L[2][14].CLK
Clks.clk => regs68L[2][15].CLK
Clks.clk => regs68L[1][0].CLK
Clks.clk => regs68L[1][1].CLK
Clks.clk => regs68L[1][2].CLK
Clks.clk => regs68L[1][3].CLK
Clks.clk => regs68L[1][4].CLK
Clks.clk => regs68L[1][5].CLK
Clks.clk => regs68L[1][6].CLK
Clks.clk => regs68L[1][7].CLK
Clks.clk => regs68L[1][8].CLK
Clks.clk => regs68L[1][9].CLK
Clks.clk => regs68L[1][10].CLK
Clks.clk => regs68L[1][11].CLK
Clks.clk => regs68L[1][12].CLK
Clks.clk => regs68L[1][13].CLK
Clks.clk => regs68L[1][14].CLK
Clks.clk => regs68L[1][15].CLK
Clks.clk => regs68L[0][0].CLK
Clks.clk => regs68L[0][1].CLK
Clks.clk => regs68L[0][2].CLK
Clks.clk => regs68L[0][3].CLK
Clks.clk => regs68L[0][4].CLK
Clks.clk => regs68L[0][5].CLK
Clks.clk => regs68L[0][6].CLK
Clks.clk => regs68L[0][7].CLK
Clks.clk => regs68L[0][8].CLK
Clks.clk => regs68L[0][9].CLK
Clks.clk => regs68L[0][10].CLK
Clks.clk => regs68L[0][11].CLK
Clks.clk => regs68L[0][12].CLK
Clks.clk => regs68L[0][13].CLK
Clks.clk => regs68L[0][14].CLK
Clks.clk => regs68L[0][15].CLK
Clks.clk => auReg[0].CLK
Clks.clk => auReg[1].CLK
Clks.clk => auReg[2].CLK
Clks.clk => auReg[3].CLK
Clks.clk => auReg[4].CLK
Clks.clk => auReg[5].CLK
Clks.clk => auReg[6].CLK
Clks.clk => auReg[7].CLK
Clks.clk => auReg[8].CLK
Clks.clk => auReg[9].CLK
Clks.clk => auReg[10].CLK
Clks.clk => auReg[11].CLK
Clks.clk => auReg[12].CLK
Clks.clk => auReg[13].CLK
Clks.clk => auReg[14].CLK
Clks.clk => auReg[15].CLK
Clks.clk => auReg[16].CLK
Clks.clk => auReg[17].CLK
Clks.clk => auReg[18].CLK
Clks.clk => auReg[19].CLK
Clks.clk => auReg[20].CLK
Clks.clk => auReg[21].CLK
Clks.clk => auReg[22].CLK
Clks.clk => auReg[23].CLK
Clks.clk => auReg[24].CLK
Clks.clk => auReg[25].CLK
Clks.clk => auReg[26].CLK
Clks.clk => auReg[27].CLK
Clks.clk => auReg[28].CLK
Clks.clk => auReg[29].CLK
Clks.clk => auReg[30].CLK
Clks.clk => auReg[31].CLK
Clks.clk => aob[0].CLK
Clks.clk => aob[1].CLK
Clks.clk => aob[2].CLK
Clks.clk => aob[3].CLK
Clks.clk => aob[4].CLK
Clks.clk => aob[5].CLK
Clks.clk => aob[6].CLK
Clks.clk => aob[7].CLK
Clks.clk => aob[8].CLK
Clks.clk => aob[9].CLK
Clks.clk => aob[10].CLK
Clks.clk => aob[11].CLK
Clks.clk => aob[12].CLK
Clks.clk => aob[13].CLK
Clks.clk => aob[14].CLK
Clks.clk => aob[15].CLK
Clks.clk => aob[16].CLK
Clks.clk => aob[17].CLK
Clks.clk => aob[18].CLK
Clks.clk => aob[19].CLK
Clks.clk => aob[20].CLK
Clks.clk => aob[21].CLK
Clks.clk => aob[22].CLK
Clks.clk => aob[23].CLK
Clks.clk => aob[24].CLK
Clks.clk => aob[25].CLK
Clks.clk => aob[26].CLK
Clks.clk => aob[27].CLK
Clks.clk => aob[28].CLK
Clks.clk => aob[29].CLK
Clks.clk => aob[30].CLK
Clks.clk => aob[31].CLK
Clks.clk => Dbd[0].CLK
Clks.clk => Dbd[1].CLK
Clks.clk => Dbd[2].CLK
Clks.clk => Dbd[3].CLK
Clks.clk => Dbd[4].CLK
Clks.clk => Dbd[5].CLK
Clks.clk => Dbd[6].CLK
Clks.clk => Dbd[7].CLK
Clks.clk => Dbd[8].CLK
Clks.clk => Dbd[9].CLK
Clks.clk => Dbd[10].CLK
Clks.clk => Dbd[11].CLK
Clks.clk => Dbd[12].CLK
Clks.clk => Dbd[13].CLK
Clks.clk => Dbd[14].CLK
Clks.clk => Dbd[15].CLK
Clks.clk => Dbl[0].CLK
Clks.clk => Dbl[1].CLK
Clks.clk => Dbl[2].CLK
Clks.clk => Dbl[3].CLK
Clks.clk => Dbl[4].CLK
Clks.clk => Dbl[5].CLK
Clks.clk => Dbl[6].CLK
Clks.clk => Dbl[7].CLK
Clks.clk => Dbl[8].CLK
Clks.clk => Dbl[9].CLK
Clks.clk => Dbl[10].CLK
Clks.clk => Dbl[11].CLK
Clks.clk => Dbl[12].CLK
Clks.clk => Dbl[13].CLK
Clks.clk => Dbl[14].CLK
Clks.clk => Dbl[15].CLK
Clks.clk => Dbh[0].CLK
Clks.clk => Dbh[1].CLK
Clks.clk => Dbh[2].CLK
Clks.clk => Dbh[3].CLK
Clks.clk => Dbh[4].CLK
Clks.clk => Dbh[5].CLK
Clks.clk => Dbh[6].CLK
Clks.clk => Dbh[7].CLK
Clks.clk => Dbh[8].CLK
Clks.clk => Dbh[9].CLK
Clks.clk => Dbh[10].CLK
Clks.clk => Dbh[11].CLK
Clks.clk => Dbh[12].CLK
Clks.clk => Dbh[13].CLK
Clks.clk => Dbh[14].CLK
Clks.clk => Dbh[15].CLK
Clks.clk => Abd[0].CLK
Clks.clk => Abd[1].CLK
Clks.clk => Abd[2].CLK
Clks.clk => Abd[3].CLK
Clks.clk => Abd[4].CLK
Clks.clk => Abd[5].CLK
Clks.clk => Abd[6].CLK
Clks.clk => Abd[7].CLK
Clks.clk => Abd[8].CLK
Clks.clk => Abd[9].CLK
Clks.clk => Abd[10].CLK
Clks.clk => Abd[11].CLK
Clks.clk => Abd[12].CLK
Clks.clk => Abd[13].CLK
Clks.clk => Abd[14].CLK
Clks.clk => Abd[15].CLK
Clks.clk => Abl[0].CLK
Clks.clk => Abl[1].CLK
Clks.clk => Abl[2].CLK
Clks.clk => Abl[3].CLK
Clks.clk => Abl[4].CLK
Clks.clk => Abl[5].CLK
Clks.clk => Abl[6].CLK
Clks.clk => Abl[7].CLK
Clks.clk => Abl[8].CLK
Clks.clk => Abl[9].CLK
Clks.clk => Abl[10].CLK
Clks.clk => Abl[11].CLK
Clks.clk => Abl[12].CLK
Clks.clk => Abl[13].CLK
Clks.clk => Abl[14].CLK
Clks.clk => Abl[15].CLK
Clks.clk => Abh[0].CLK
Clks.clk => Abh[1].CLK
Clks.clk => Abh[2].CLK
Clks.clk => Abh[3].CLK
Clks.clk => Abh[4].CLK
Clks.clk => Abh[5].CLK
Clks.clk => Abh[6].CLK
Clks.clk => Abh[7].CLK
Clks.clk => Abh[8].CLK
Clks.clk => Abh[9].CLK
Clks.clk => Abh[10].CLK
Clks.clk => Abh[11].CLK
Clks.clk => Abh[12].CLK
Clks.clk => Abh[13].CLK
Clks.clk => Abh[14].CLK
Clks.clk => Abh[15].CLK
Clks.clk => preDbd[0].CLK
Clks.clk => preDbd[1].CLK
Clks.clk => preDbd[2].CLK
Clks.clk => preDbd[3].CLK
Clks.clk => preDbd[4].CLK
Clks.clk => preDbd[5].CLK
Clks.clk => preDbd[6].CLK
Clks.clk => preDbd[7].CLK
Clks.clk => preDbd[8].CLK
Clks.clk => preDbd[9].CLK
Clks.clk => preDbd[10].CLK
Clks.clk => preDbd[11].CLK
Clks.clk => preDbd[12].CLK
Clks.clk => preDbd[13].CLK
Clks.clk => preDbd[14].CLK
Clks.clk => preDbd[15].CLK
Clks.clk => preDbl[0].CLK
Clks.clk => preDbl[1].CLK
Clks.clk => preDbl[2].CLK
Clks.clk => preDbl[3].CLK
Clks.clk => preDbl[4].CLK
Clks.clk => preDbl[5].CLK
Clks.clk => preDbl[6].CLK
Clks.clk => preDbl[7].CLK
Clks.clk => preDbl[8].CLK
Clks.clk => preDbl[9].CLK
Clks.clk => preDbl[10].CLK
Clks.clk => preDbl[11].CLK
Clks.clk => preDbl[12].CLK
Clks.clk => preDbl[13].CLK
Clks.clk => preDbl[14].CLK
Clks.clk => preDbl[15].CLK
Clks.clk => preDbh[0].CLK
Clks.clk => preDbh[1].CLK
Clks.clk => preDbh[2].CLK
Clks.clk => preDbh[3].CLK
Clks.clk => preDbh[4].CLK
Clks.clk => preDbh[5].CLK
Clks.clk => preDbh[6].CLK
Clks.clk => preDbh[7].CLK
Clks.clk => preDbh[8].CLK
Clks.clk => preDbh[9].CLK
Clks.clk => preDbh[10].CLK
Clks.clk => preDbh[11].CLK
Clks.clk => preDbh[12].CLK
Clks.clk => preDbh[13].CLK
Clks.clk => preDbh[14].CLK
Clks.clk => preDbh[15].CLK
Clks.clk => preAbd[0].CLK
Clks.clk => preAbd[1].CLK
Clks.clk => preAbd[2].CLK
Clks.clk => preAbd[3].CLK
Clks.clk => preAbd[4].CLK
Clks.clk => preAbd[5].CLK
Clks.clk => preAbd[6].CLK
Clks.clk => preAbd[7].CLK
Clks.clk => preAbd[8].CLK
Clks.clk => preAbd[9].CLK
Clks.clk => preAbd[10].CLK
Clks.clk => preAbd[11].CLK
Clks.clk => preAbd[12].CLK
Clks.clk => preAbd[13].CLK
Clks.clk => preAbd[14].CLK
Clks.clk => preAbd[15].CLK
Clks.clk => preAbl[0].CLK
Clks.clk => preAbl[1].CLK
Clks.clk => preAbl[2].CLK
Clks.clk => preAbl[3].CLK
Clks.clk => preAbl[4].CLK
Clks.clk => preAbl[5].CLK
Clks.clk => preAbl[6].CLK
Clks.clk => preAbl[7].CLK
Clks.clk => preAbl[8].CLK
Clks.clk => preAbl[9].CLK
Clks.clk => preAbl[10].CLK
Clks.clk => preAbl[11].CLK
Clks.clk => preAbl[12].CLK
Clks.clk => preAbl[13].CLK
Clks.clk => preAbl[14].CLK
Clks.clk => preAbl[15].CLK
Clks.clk => preAbh[0].CLK
Clks.clk => preAbh[1].CLK
Clks.clk => preAbh[2].CLK
Clks.clk => preAbh[3].CLK
Clks.clk => preAbh[4].CLK
Clks.clk => preAbh[5].CLK
Clks.clk => preAbh[6].CLK
Clks.clk => preAbh[7].CLK
Clks.clk => preAbh[8].CLK
Clks.clk => preAbh[9].CLK
Clks.clk => preAbh[10].CLK
Clks.clk => preAbh[11].CLK
Clks.clk => preAbh[12].CLK
Clks.clk => preAbh[13].CLK
Clks.clk => preAbh[14].CLK
Clks.clk => preAbh[15].CLK
Clks.clk => abdIsByte.CLK
Clks.clk => ryIsAreg.CLK
Clks.clk => rxIsAreg.CLK
Clks.clk => actualRy[0].CLK
Clks.clk => actualRy[1].CLK
Clks.clk => actualRy[2].CLK
Clks.clk => actualRy[3].CLK
Clks.clk => actualRy[4].CLK
Clks.clk => actualRx[0].CLK
Clks.clk => actualRx[1].CLK
Clks.clk => actualRx[2].CLK
Clks.clk => actualRx[3].CLK
Clks.clk => actualRx[4].CLK
Clks.clk => byteNotSpAlign.CLK
enT1 => always4.IN1
enT1 => always8.IN0
enT1 => always9.IN0
enT1 => dataIo:dataIo.enT1
enT1 => fx68kAlu:alu.enT1
enT1 => preDbd[0].ENA
enT1 => preDbd[1].ENA
enT1 => preDbd[2].ENA
enT1 => preDbd[3].ENA
enT1 => preDbd[4].ENA
enT1 => preDbd[5].ENA
enT1 => preDbd[6].ENA
enT1 => preDbd[7].ENA
enT1 => preDbd[8].ENA
enT1 => preDbd[9].ENA
enT1 => preDbd[10].ENA
enT1 => preDbd[11].ENA
enT1 => preDbd[12].ENA
enT1 => preDbd[13].ENA
enT1 => preDbd[14].ENA
enT1 => preDbd[15].ENA
enT1 => preDbl[0].ENA
enT1 => preDbl[1].ENA
enT1 => preDbl[2].ENA
enT1 => preDbl[3].ENA
enT1 => preDbl[4].ENA
enT1 => preDbl[5].ENA
enT1 => preDbl[6].ENA
enT1 => preDbl[7].ENA
enT1 => preDbl[8].ENA
enT1 => preDbl[9].ENA
enT1 => preDbl[10].ENA
enT1 => preDbl[11].ENA
enT1 => preDbl[12].ENA
enT1 => preDbl[13].ENA
enT1 => preDbl[14].ENA
enT1 => preDbl[15].ENA
enT1 => preDbh[0].ENA
enT1 => preDbh[1].ENA
enT1 => preDbh[2].ENA
enT1 => preDbh[3].ENA
enT1 => preDbh[4].ENA
enT1 => preDbh[5].ENA
enT1 => preDbh[6].ENA
enT1 => preDbh[7].ENA
enT1 => preDbh[8].ENA
enT1 => preDbh[9].ENA
enT1 => preDbh[10].ENA
enT1 => preDbh[11].ENA
enT1 => preDbh[12].ENA
enT1 => preDbh[13].ENA
enT1 => preDbh[14].ENA
enT1 => preDbh[15].ENA
enT1 => preAbd[0].ENA
enT1 => preAbd[1].ENA
enT1 => preAbd[2].ENA
enT1 => preAbd[3].ENA
enT1 => preAbd[4].ENA
enT1 => preAbd[5].ENA
enT1 => preAbd[6].ENA
enT1 => preAbd[7].ENA
enT1 => preAbd[8].ENA
enT1 => preAbd[9].ENA
enT1 => preAbd[10].ENA
enT1 => preAbd[11].ENA
enT1 => preAbd[12].ENA
enT1 => preAbd[13].ENA
enT1 => preAbd[14].ENA
enT1 => preAbd[15].ENA
enT1 => preAbl[0].ENA
enT1 => preAbl[1].ENA
enT1 => preAbl[2].ENA
enT1 => preAbl[3].ENA
enT1 => preAbl[4].ENA
enT1 => preAbl[5].ENA
enT1 => preAbl[6].ENA
enT1 => preAbl[7].ENA
enT1 => preAbl[8].ENA
enT1 => preAbl[9].ENA
enT1 => preAbl[10].ENA
enT1 => preAbl[11].ENA
enT1 => preAbl[12].ENA
enT1 => preAbl[13].ENA
enT1 => preAbl[14].ENA
enT1 => preAbl[15].ENA
enT1 => preAbh[0].ENA
enT1 => preAbh[1].ENA
enT1 => preAbh[2].ENA
enT1 => preAbh[3].ENA
enT1 => preAbh[4].ENA
enT1 => preAbh[5].ENA
enT1 => preAbh[6].ENA
enT1 => preAbh[7].ENA
enT1 => preAbh[8].ENA
enT1 => preAbh[9].ENA
enT1 => preAbh[10].ENA
enT1 => preAbh[11].ENA
enT1 => preAbh[12].ENA
enT1 => preAbh[13].ENA
enT1 => preAbh[14].ENA
enT1 => preAbh[15].ENA
enT2 => Abd.OUTPUTSELECT
enT2 => Abd.OUTPUTSELECT
enT2 => Abd.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => dataIo:dataIo.enT2
enT2 => Dbd[0].ENA
enT2 => Dbd[1].ENA
enT2 => Dbd[2].ENA
enT2 => Dbd[3].ENA
enT2 => Dbd[4].ENA
enT2 => Dbd[5].ENA
enT2 => Dbd[6].ENA
enT2 => Dbd[7].ENA
enT2 => Dbd[8].ENA
enT2 => Dbd[9].ENA
enT2 => Dbd[10].ENA
enT2 => Dbd[11].ENA
enT2 => Dbd[12].ENA
enT2 => Dbd[13].ENA
enT2 => Dbd[14].ENA
enT2 => Dbd[15].ENA
enT2 => Dbl[0].ENA
enT2 => Dbl[1].ENA
enT2 => Dbl[2].ENA
enT2 => Dbl[3].ENA
enT2 => Dbl[4].ENA
enT2 => Dbl[5].ENA
enT2 => Dbl[6].ENA
enT2 => Dbl[7].ENA
enT2 => Dbl[8].ENA
enT2 => Dbl[9].ENA
enT2 => Dbl[10].ENA
enT2 => Dbl[11].ENA
enT2 => Dbl[12].ENA
enT2 => Dbl[13].ENA
enT2 => Dbl[14].ENA
enT2 => Dbl[15].ENA
enT2 => Dbh[0].ENA
enT2 => Dbh[1].ENA
enT2 => Dbh[2].ENA
enT2 => Dbh[3].ENA
enT2 => Dbh[4].ENA
enT2 => Dbh[5].ENA
enT2 => Dbh[6].ENA
enT2 => Dbh[7].ENA
enT2 => Dbh[8].ENA
enT2 => Dbh[9].ENA
enT2 => Dbh[10].ENA
enT2 => Dbh[11].ENA
enT2 => Dbh[12].ENA
enT2 => Dbh[13].ENA
enT2 => Dbh[14].ENA
enT2 => Dbh[15].ENA
enT2 => Abd[3].ENA
enT2 => Abd[4].ENA
enT2 => Abd[5].ENA
enT2 => Abd[6].ENA
enT2 => Abd[7].ENA
enT2 => Abd[8].ENA
enT2 => Abd[9].ENA
enT2 => Abd[10].ENA
enT2 => Abd[11].ENA
enT2 => Abd[12].ENA
enT2 => Abd[13].ENA
enT2 => Abd[14].ENA
enT2 => Abd[15].ENA
enT2 => Abl[0].ENA
enT2 => Abl[1].ENA
enT2 => Abl[2].ENA
enT2 => Abl[3].ENA
enT2 => Abl[4].ENA
enT2 => Abl[5].ENA
enT2 => Abl[6].ENA
enT2 => Abl[7].ENA
enT2 => Abl[8].ENA
enT2 => Abl[9].ENA
enT2 => Abl[10].ENA
enT2 => Abl[11].ENA
enT2 => Abl[12].ENA
enT2 => Abl[13].ENA
enT2 => Abl[14].ENA
enT2 => Abl[15].ENA
enT2 => Abh[0].ENA
enT2 => Abh[1].ENA
enT2 => Abh[2].ENA
enT2 => Abh[3].ENA
enT2 => Abh[4].ENA
enT2 => Abh[5].ENA
enT2 => Abh[6].ENA
enT2 => Abh[7].ENA
enT2 => Abh[8].ENA
enT2 => Abh[9].ENA
enT2 => Abh[10].ENA
enT2 => Abh[11].ENA
enT2 => Abh[12].ENA
enT2 => Abh[13].ENA
enT2 => Abh[14].ENA
enT2 => Abh[15].ENA
enT3 => always6.IN0
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => always9.IN0
enT3 => always10.IN0
enT3 => alueClkEn.IN0
enT3 => dataIo:dataIo.enT3
enT3 => fx68kAlu:alu.enT3
enT3 => regs68H[12][14].ENA
enT3 => regs68H[12][13].ENA
enT3 => regs68H[12][12].ENA
enT3 => regs68H[12][11].ENA
enT3 => regs68H[12][10].ENA
enT3 => regs68H[12][9].ENA
enT3 => regs68H[12][8].ENA
enT3 => regs68H[12][7].ENA
enT3 => regs68H[12][6].ENA
enT3 => regs68H[12][5].ENA
enT3 => regs68H[12][4].ENA
enT3 => regs68H[12][3].ENA
enT3 => regs68H[12][2].ENA
enT3 => regs68H[12][1].ENA
enT3 => regs68H[12][0].ENA
enT3 => regs68H[13][15].ENA
enT3 => regs68H[13][14].ENA
enT3 => regs68H[13][13].ENA
enT3 => regs68H[13][12].ENA
enT3 => regs68H[13][11].ENA
enT3 => regs68H[13][10].ENA
enT3 => regs68H[13][9].ENA
enT3 => regs68H[13][8].ENA
enT3 => regs68H[13][7].ENA
enT3 => regs68H[13][6].ENA
enT3 => regs68H[13][5].ENA
enT3 => regs68H[13][4].ENA
enT3 => regs68H[13][3].ENA
enT3 => regs68H[13][2].ENA
enT3 => regs68H[13][1].ENA
enT3 => regs68H[13][0].ENA
enT3 => regs68H[14][15].ENA
enT3 => regs68H[14][14].ENA
enT3 => regs68H[14][13].ENA
enT3 => regs68H[14][12].ENA
enT3 => regs68H[14][11].ENA
enT3 => regs68H[14][10].ENA
enT3 => regs68H[14][9].ENA
enT3 => regs68H[14][8].ENA
enT3 => regs68H[14][7].ENA
enT3 => regs68H[14][6].ENA
enT3 => regs68H[14][5].ENA
enT3 => regs68H[14][4].ENA
enT3 => regs68H[14][3].ENA
enT3 => regs68H[14][2].ENA
enT3 => regs68H[14][1].ENA
enT3 => regs68H[14][0].ENA
enT3 => regs68H[15][15].ENA
enT3 => regs68H[15][14].ENA
enT3 => regs68H[15][13].ENA
enT3 => regs68H[15][12].ENA
enT3 => regs68H[15][11].ENA
enT3 => regs68H[15][10].ENA
enT3 => regs68H[15][9].ENA
enT3 => regs68H[15][8].ENA
enT3 => regs68H[15][7].ENA
enT3 => regs68H[15][6].ENA
enT3 => regs68H[15][5].ENA
enT3 => regs68H[15][4].ENA
enT3 => regs68H[15][3].ENA
enT3 => regs68H[15][2].ENA
enT3 => regs68H[15][1].ENA
enT3 => regs68H[15][0].ENA
enT3 => regs68H[16][15].ENA
enT3 => regs68H[16][14].ENA
enT3 => regs68H[16][13].ENA
enT3 => regs68H[16][12].ENA
enT3 => regs68H[16][11].ENA
enT3 => regs68H[16][10].ENA
enT3 => regs68H[16][9].ENA
enT3 => regs68H[16][8].ENA
enT3 => regs68H[16][7].ENA
enT3 => regs68H[16][6].ENA
enT3 => regs68H[16][5].ENA
enT3 => regs68H[16][4].ENA
enT3 => regs68H[16][3].ENA
enT3 => regs68H[16][2].ENA
enT3 => regs68H[16][1].ENA
enT3 => regs68H[16][0].ENA
enT3 => regs68H[17][15].ENA
enT3 => regs68H[17][14].ENA
enT3 => regs68H[17][13].ENA
enT3 => regs68H[17][12].ENA
enT3 => regs68H[17][11].ENA
enT3 => regs68H[17][10].ENA
enT3 => regs68H[17][9].ENA
enT3 => regs68H[17][8].ENA
enT3 => regs68H[17][7].ENA
enT3 => regs68H[17][6].ENA
enT3 => regs68H[17][5].ENA
enT3 => regs68H[17][4].ENA
enT3 => regs68H[17][3].ENA
enT3 => regs68H[17][2].ENA
enT3 => regs68H[17][1].ENA
enT3 => Atl[15].ENA
enT3 => Atl[14].ENA
enT3 => Atl[13].ENA
enT3 => Atl[12].ENA
enT3 => Atl[11].ENA
enT3 => Atl[10].ENA
enT3 => Atl[9].ENA
enT3 => Atl[8].ENA
enT3 => Atl[7].ENA
enT3 => Atl[6].ENA
enT3 => Atl[5].ENA
enT3 => Atl[4].ENA
enT3 => Atl[3].ENA
enT3 => Atl[2].ENA
enT3 => Atl[1].ENA
enT3 => Atl[0].ENA
enT3 => Ath[15].ENA
enT3 => Ath[14].ENA
enT3 => Ath[13].ENA
enT3 => Ath[12].ENA
enT3 => Ath[11].ENA
enT3 => Ath[10].ENA
enT3 => Ath[9].ENA
enT3 => Ath[8].ENA
enT3 => Ath[7].ENA
enT3 => Ath[6].ENA
enT3 => Ath[5].ENA
enT3 => Ath[4].ENA
enT3 => Ath[3].ENA
enT3 => Ath[2].ENA
enT3 => Ath[1].ENA
enT3 => alub[15].ENA
enT3 => alub[14].ENA
enT3 => alub[13].ENA
enT3 => alub[12].ENA
enT3 => alub[11].ENA
enT3 => alub[10].ENA
enT3 => alub[9].ENA
enT3 => alub[8].ENA
enT3 => alub[7].ENA
enT3 => alub[6].ENA
enT3 => alub[5].ENA
enT3 => alub[4].ENA
enT3 => alub[3].ENA
enT3 => alub[2].ENA
enT3 => alub[1].ENA
enT3 => alub[0].ENA
enT3 => regs68H[17][0].ENA
enT3 => Ath[0].ENA
enT3 => regs68H[12][15].ENA
enT3 => regs68H[11][0].ENA
enT3 => regs68H[11][1].ENA
enT3 => regs68H[11][2].ENA
enT3 => regs68H[11][3].ENA
enT3 => regs68H[11][4].ENA
enT3 => regs68H[11][5].ENA
enT3 => regs68H[11][6].ENA
enT3 => regs68H[11][7].ENA
enT3 => regs68H[11][8].ENA
enT3 => regs68H[11][9].ENA
enT3 => regs68H[11][10].ENA
enT3 => regs68H[11][11].ENA
enT3 => regs68H[11][12].ENA
enT3 => regs68H[11][13].ENA
enT3 => regs68H[11][14].ENA
enT3 => regs68H[11][15].ENA
enT3 => regs68H[10][0].ENA
enT3 => regs68H[10][1].ENA
enT3 => regs68H[10][2].ENA
enT3 => regs68H[10][3].ENA
enT3 => regs68H[10][4].ENA
enT3 => regs68H[10][5].ENA
enT3 => regs68H[10][6].ENA
enT3 => regs68H[10][7].ENA
enT3 => regs68H[10][8].ENA
enT3 => regs68H[10][9].ENA
enT3 => regs68H[10][10].ENA
enT3 => regs68H[10][11].ENA
enT3 => regs68H[10][12].ENA
enT3 => regs68H[10][13].ENA
enT3 => regs68H[10][14].ENA
enT3 => regs68H[10][15].ENA
enT3 => regs68H[9][0].ENA
enT3 => regs68H[9][1].ENA
enT3 => regs68H[9][2].ENA
enT3 => regs68H[9][3].ENA
enT3 => regs68H[9][4].ENA
enT3 => regs68H[9][5].ENA
enT3 => regs68H[9][6].ENA
enT3 => regs68H[9][7].ENA
enT3 => regs68H[9][8].ENA
enT3 => regs68H[9][9].ENA
enT3 => regs68H[9][10].ENA
enT3 => regs68H[9][11].ENA
enT3 => regs68H[9][12].ENA
enT3 => regs68H[9][13].ENA
enT3 => regs68H[9][14].ENA
enT3 => regs68H[9][15].ENA
enT3 => regs68H[8][0].ENA
enT3 => regs68H[8][1].ENA
enT3 => regs68H[8][2].ENA
enT3 => regs68H[8][3].ENA
enT3 => regs68H[8][4].ENA
enT3 => regs68H[8][5].ENA
enT3 => regs68H[8][6].ENA
enT3 => regs68H[8][7].ENA
enT3 => regs68H[8][8].ENA
enT3 => regs68H[8][9].ENA
enT3 => regs68H[8][10].ENA
enT3 => regs68H[8][11].ENA
enT3 => regs68H[8][12].ENA
enT3 => regs68H[8][13].ENA
enT3 => regs68H[8][14].ENA
enT3 => regs68H[8][15].ENA
enT3 => regs68H[7][0].ENA
enT3 => regs68H[7][1].ENA
enT3 => regs68H[7][2].ENA
enT3 => regs68H[7][3].ENA
enT3 => regs68H[7][4].ENA
enT3 => regs68H[7][5].ENA
enT3 => regs68H[7][6].ENA
enT3 => regs68H[7][7].ENA
enT3 => regs68H[7][8].ENA
enT3 => regs68H[7][9].ENA
enT3 => regs68H[7][10].ENA
enT3 => regs68H[7][11].ENA
enT3 => regs68H[7][12].ENA
enT3 => regs68H[7][13].ENA
enT3 => regs68H[7][14].ENA
enT3 => regs68H[7][15].ENA
enT3 => regs68H[6][0].ENA
enT3 => regs68H[6][1].ENA
enT3 => regs68H[6][2].ENA
enT3 => regs68H[6][3].ENA
enT3 => regs68H[6][4].ENA
enT3 => regs68H[6][5].ENA
enT3 => regs68H[6][6].ENA
enT3 => regs68H[6][7].ENA
enT3 => regs68H[6][8].ENA
enT3 => regs68H[6][9].ENA
enT3 => regs68H[6][10].ENA
enT3 => regs68H[6][11].ENA
enT3 => regs68H[6][12].ENA
enT3 => regs68H[6][13].ENA
enT3 => regs68H[6][14].ENA
enT3 => regs68H[6][15].ENA
enT3 => regs68H[5][0].ENA
enT3 => regs68H[5][1].ENA
enT3 => regs68H[5][2].ENA
enT3 => regs68H[5][3].ENA
enT3 => regs68H[5][4].ENA
enT3 => regs68H[5][5].ENA
enT3 => regs68H[5][6].ENA
enT3 => regs68H[5][7].ENA
enT3 => regs68H[5][8].ENA
enT3 => regs68H[5][9].ENA
enT3 => regs68H[5][10].ENA
enT3 => regs68H[5][11].ENA
enT3 => regs68H[5][12].ENA
enT3 => regs68H[5][13].ENA
enT3 => regs68H[5][14].ENA
enT3 => regs68H[5][15].ENA
enT3 => regs68H[4][0].ENA
enT3 => regs68H[4][1].ENA
enT3 => regs68H[4][2].ENA
enT3 => regs68H[4][3].ENA
enT3 => regs68H[4][4].ENA
enT3 => regs68H[4][5].ENA
enT3 => regs68H[4][6].ENA
enT3 => regs68H[4][7].ENA
enT3 => regs68H[4][8].ENA
enT3 => regs68H[4][9].ENA
enT3 => regs68H[4][10].ENA
enT3 => regs68H[4][11].ENA
enT3 => regs68H[4][12].ENA
enT3 => regs68H[4][13].ENA
enT3 => regs68H[4][14].ENA
enT3 => regs68H[4][15].ENA
enT3 => regs68H[3][0].ENA
enT3 => regs68H[3][1].ENA
enT3 => regs68H[3][2].ENA
enT3 => regs68H[3][3].ENA
enT3 => regs68H[3][4].ENA
enT3 => regs68H[3][5].ENA
enT3 => regs68H[3][6].ENA
enT3 => regs68H[3][7].ENA
enT3 => regs68H[3][8].ENA
enT3 => regs68H[3][9].ENA
enT3 => regs68H[3][10].ENA
enT3 => regs68H[3][11].ENA
enT3 => regs68H[3][12].ENA
enT3 => regs68H[3][13].ENA
enT3 => regs68H[3][14].ENA
enT3 => regs68H[3][15].ENA
enT3 => regs68H[2][0].ENA
enT3 => regs68H[2][1].ENA
enT3 => regs68H[2][2].ENA
enT3 => regs68H[2][3].ENA
enT3 => regs68H[2][4].ENA
enT3 => regs68H[2][5].ENA
enT3 => regs68H[2][6].ENA
enT3 => regs68H[2][7].ENA
enT3 => regs68H[2][8].ENA
enT3 => regs68H[2][9].ENA
enT3 => regs68H[2][10].ENA
enT3 => regs68H[2][11].ENA
enT3 => regs68H[2][12].ENA
enT3 => regs68H[2][13].ENA
enT3 => regs68H[2][14].ENA
enT3 => regs68H[2][15].ENA
enT3 => regs68H[1][0].ENA
enT3 => regs68H[1][1].ENA
enT3 => regs68H[1][2].ENA
enT3 => regs68H[1][3].ENA
enT3 => regs68H[1][4].ENA
enT3 => regs68H[1][5].ENA
enT3 => regs68H[1][6].ENA
enT3 => regs68H[1][7].ENA
enT3 => regs68H[1][8].ENA
enT3 => regs68H[1][9].ENA
enT3 => regs68H[1][10].ENA
enT3 => regs68H[1][11].ENA
enT3 => regs68H[1][12].ENA
enT3 => regs68H[1][13].ENA
enT3 => regs68H[1][14].ENA
enT3 => regs68H[1][15].ENA
enT3 => regs68H[0][0].ENA
enT3 => regs68H[0][1].ENA
enT3 => regs68H[0][2].ENA
enT3 => regs68H[0][3].ENA
enT3 => regs68H[0][4].ENA
enT3 => regs68H[0][5].ENA
enT3 => regs68H[0][6].ENA
enT3 => regs68H[0][7].ENA
enT3 => regs68H[0][8].ENA
enT3 => regs68H[0][9].ENA
enT3 => regs68H[0][10].ENA
enT3 => regs68H[0][11].ENA
enT3 => regs68H[0][12].ENA
enT3 => regs68H[0][13].ENA
enT3 => regs68H[0][14].ENA
enT3 => regs68H[0][15].ENA
enT3 => regs68L[17][0].ENA
enT3 => regs68L[17][1].ENA
enT3 => regs68L[17][2].ENA
enT3 => regs68L[17][3].ENA
enT3 => regs68L[17][4].ENA
enT3 => regs68L[17][5].ENA
enT3 => regs68L[17][6].ENA
enT3 => regs68L[17][7].ENA
enT3 => regs68L[17][8].ENA
enT3 => regs68L[17][9].ENA
enT3 => regs68L[17][10].ENA
enT3 => regs68L[17][11].ENA
enT3 => regs68L[17][12].ENA
enT3 => regs68L[17][13].ENA
enT3 => regs68L[17][14].ENA
enT3 => regs68L[17][15].ENA
enT3 => regs68L[16][0].ENA
enT3 => regs68L[16][1].ENA
enT3 => regs68L[16][2].ENA
enT3 => regs68L[16][3].ENA
enT3 => regs68L[16][4].ENA
enT3 => regs68L[16][5].ENA
enT3 => regs68L[16][6].ENA
enT3 => regs68L[16][7].ENA
enT3 => regs68L[16][8].ENA
enT3 => regs68L[16][9].ENA
enT3 => regs68L[16][10].ENA
enT3 => regs68L[16][11].ENA
enT3 => regs68L[16][12].ENA
enT3 => regs68L[16][13].ENA
enT3 => regs68L[16][14].ENA
enT3 => regs68L[16][15].ENA
enT3 => regs68L[15][0].ENA
enT3 => regs68L[15][1].ENA
enT3 => regs68L[15][2].ENA
enT3 => regs68L[15][3].ENA
enT3 => regs68L[15][4].ENA
enT3 => regs68L[15][5].ENA
enT3 => regs68L[15][6].ENA
enT3 => regs68L[15][7].ENA
enT3 => regs68L[15][8].ENA
enT3 => regs68L[15][9].ENA
enT3 => regs68L[15][10].ENA
enT3 => regs68L[15][11].ENA
enT3 => regs68L[15][12].ENA
enT3 => regs68L[15][13].ENA
enT3 => regs68L[15][14].ENA
enT3 => regs68L[15][15].ENA
enT3 => regs68L[14][0].ENA
enT3 => regs68L[14][1].ENA
enT3 => regs68L[14][2].ENA
enT3 => regs68L[14][3].ENA
enT3 => regs68L[14][4].ENA
enT3 => regs68L[14][5].ENA
enT3 => regs68L[14][6].ENA
enT3 => regs68L[14][7].ENA
enT3 => regs68L[14][8].ENA
enT3 => regs68L[14][9].ENA
enT3 => regs68L[14][10].ENA
enT3 => regs68L[14][11].ENA
enT3 => regs68L[14][12].ENA
enT3 => regs68L[14][13].ENA
enT3 => regs68L[14][14].ENA
enT3 => regs68L[14][15].ENA
enT3 => regs68L[13][0].ENA
enT3 => regs68L[13][1].ENA
enT3 => regs68L[13][2].ENA
enT3 => regs68L[13][3].ENA
enT3 => regs68L[13][4].ENA
enT3 => regs68L[13][5].ENA
enT3 => regs68L[13][6].ENA
enT3 => regs68L[13][7].ENA
enT3 => regs68L[13][8].ENA
enT3 => regs68L[13][9].ENA
enT3 => regs68L[13][10].ENA
enT3 => regs68L[13][11].ENA
enT3 => regs68L[13][12].ENA
enT3 => regs68L[13][13].ENA
enT3 => regs68L[13][14].ENA
enT3 => regs68L[13][15].ENA
enT3 => regs68L[12][0].ENA
enT3 => regs68L[12][1].ENA
enT3 => regs68L[12][2].ENA
enT3 => regs68L[12][3].ENA
enT3 => regs68L[12][4].ENA
enT3 => regs68L[12][5].ENA
enT3 => regs68L[12][6].ENA
enT3 => regs68L[12][7].ENA
enT3 => regs68L[12][8].ENA
enT3 => regs68L[12][9].ENA
enT3 => regs68L[12][10].ENA
enT3 => regs68L[12][11].ENA
enT3 => regs68L[12][12].ENA
enT3 => regs68L[12][13].ENA
enT3 => regs68L[12][14].ENA
enT3 => regs68L[12][15].ENA
enT3 => regs68L[11][0].ENA
enT3 => regs68L[11][1].ENA
enT3 => regs68L[11][2].ENA
enT3 => regs68L[11][3].ENA
enT3 => regs68L[11][4].ENA
enT3 => regs68L[11][5].ENA
enT3 => regs68L[11][6].ENA
enT3 => regs68L[11][7].ENA
enT3 => regs68L[11][8].ENA
enT3 => regs68L[11][9].ENA
enT3 => regs68L[11][10].ENA
enT3 => regs68L[11][11].ENA
enT3 => regs68L[11][12].ENA
enT3 => regs68L[11][13].ENA
enT3 => regs68L[11][14].ENA
enT3 => regs68L[11][15].ENA
enT3 => regs68L[10][0].ENA
enT3 => regs68L[10][1].ENA
enT3 => regs68L[10][2].ENA
enT3 => regs68L[10][3].ENA
enT3 => regs68L[10][4].ENA
enT3 => regs68L[10][5].ENA
enT3 => regs68L[10][6].ENA
enT3 => regs68L[10][7].ENA
enT3 => regs68L[10][8].ENA
enT3 => regs68L[10][9].ENA
enT3 => regs68L[10][10].ENA
enT3 => regs68L[10][11].ENA
enT3 => regs68L[10][12].ENA
enT3 => regs68L[10][13].ENA
enT3 => regs68L[10][14].ENA
enT3 => regs68L[10][15].ENA
enT3 => regs68L[9][0].ENA
enT3 => regs68L[9][1].ENA
enT3 => regs68L[9][2].ENA
enT3 => regs68L[9][3].ENA
enT3 => regs68L[9][4].ENA
enT3 => regs68L[9][5].ENA
enT3 => regs68L[9][6].ENA
enT3 => regs68L[9][7].ENA
enT3 => regs68L[9][8].ENA
enT3 => regs68L[9][9].ENA
enT3 => regs68L[9][10].ENA
enT3 => regs68L[9][11].ENA
enT3 => regs68L[9][12].ENA
enT3 => regs68L[9][13].ENA
enT3 => regs68L[9][14].ENA
enT3 => regs68L[9][15].ENA
enT3 => regs68L[8][0].ENA
enT3 => regs68L[8][1].ENA
enT3 => regs68L[8][2].ENA
enT3 => regs68L[8][3].ENA
enT3 => regs68L[8][4].ENA
enT3 => regs68L[8][5].ENA
enT3 => regs68L[8][6].ENA
enT3 => regs68L[8][7].ENA
enT3 => regs68L[8][8].ENA
enT3 => regs68L[8][9].ENA
enT3 => regs68L[8][10].ENA
enT3 => regs68L[8][11].ENA
enT3 => regs68L[8][12].ENA
enT3 => regs68L[8][13].ENA
enT3 => regs68L[8][14].ENA
enT3 => regs68L[8][15].ENA
enT3 => regs68L[7][0].ENA
enT3 => regs68L[7][1].ENA
enT3 => regs68L[7][2].ENA
enT3 => regs68L[7][3].ENA
enT3 => regs68L[7][4].ENA
enT3 => regs68L[7][5].ENA
enT3 => regs68L[7][6].ENA
enT3 => regs68L[7][7].ENA
enT3 => regs68L[7][8].ENA
enT3 => regs68L[7][9].ENA
enT3 => regs68L[7][10].ENA
enT3 => regs68L[7][11].ENA
enT3 => regs68L[7][12].ENA
enT3 => regs68L[7][13].ENA
enT3 => regs68L[7][14].ENA
enT3 => regs68L[7][15].ENA
enT3 => regs68L[6][0].ENA
enT3 => regs68L[6][1].ENA
enT3 => regs68L[6][2].ENA
enT3 => regs68L[6][3].ENA
enT3 => regs68L[6][4].ENA
enT3 => regs68L[6][5].ENA
enT3 => regs68L[6][6].ENA
enT3 => regs68L[6][7].ENA
enT3 => regs68L[6][8].ENA
enT3 => regs68L[6][9].ENA
enT3 => regs68L[6][10].ENA
enT3 => regs68L[6][11].ENA
enT3 => regs68L[6][12].ENA
enT3 => regs68L[6][13].ENA
enT3 => regs68L[6][14].ENA
enT3 => regs68L[6][15].ENA
enT3 => regs68L[5][0].ENA
enT3 => regs68L[5][1].ENA
enT3 => regs68L[5][2].ENA
enT3 => regs68L[5][3].ENA
enT3 => regs68L[5][4].ENA
enT3 => regs68L[5][5].ENA
enT3 => regs68L[5][6].ENA
enT3 => regs68L[5][7].ENA
enT3 => regs68L[5][8].ENA
enT3 => regs68L[5][9].ENA
enT3 => regs68L[5][10].ENA
enT3 => regs68L[5][11].ENA
enT3 => regs68L[5][12].ENA
enT3 => regs68L[5][13].ENA
enT3 => regs68L[5][14].ENA
enT3 => regs68L[5][15].ENA
enT3 => regs68L[4][0].ENA
enT3 => regs68L[4][1].ENA
enT3 => regs68L[4][2].ENA
enT3 => regs68L[4][3].ENA
enT3 => regs68L[4][4].ENA
enT3 => regs68L[4][5].ENA
enT3 => regs68L[4][6].ENA
enT3 => regs68L[4][7].ENA
enT3 => regs68L[4][8].ENA
enT3 => regs68L[4][9].ENA
enT3 => regs68L[4][10].ENA
enT3 => regs68L[4][11].ENA
enT3 => regs68L[4][12].ENA
enT3 => regs68L[4][13].ENA
enT3 => regs68L[4][14].ENA
enT3 => regs68L[4][15].ENA
enT3 => regs68L[3][0].ENA
enT3 => regs68L[3][1].ENA
enT3 => regs68L[3][2].ENA
enT3 => regs68L[3][3].ENA
enT3 => regs68L[3][4].ENA
enT3 => regs68L[3][5].ENA
enT3 => regs68L[3][6].ENA
enT3 => regs68L[3][7].ENA
enT3 => regs68L[3][8].ENA
enT3 => regs68L[3][9].ENA
enT3 => regs68L[3][10].ENA
enT3 => regs68L[3][11].ENA
enT3 => regs68L[3][12].ENA
enT3 => regs68L[3][13].ENA
enT3 => regs68L[3][14].ENA
enT3 => regs68L[3][15].ENA
enT3 => regs68L[2][0].ENA
enT3 => regs68L[2][1].ENA
enT3 => regs68L[2][2].ENA
enT3 => regs68L[2][3].ENA
enT3 => regs68L[2][4].ENA
enT3 => regs68L[2][5].ENA
enT3 => regs68L[2][6].ENA
enT3 => regs68L[2][7].ENA
enT3 => regs68L[2][8].ENA
enT3 => regs68L[2][9].ENA
enT3 => regs68L[2][10].ENA
enT3 => regs68L[2][11].ENA
enT3 => regs68L[2][12].ENA
enT3 => regs68L[2][13].ENA
enT3 => regs68L[2][14].ENA
enT3 => regs68L[2][15].ENA
enT3 => regs68L[1][0].ENA
enT3 => regs68L[1][1].ENA
enT3 => regs68L[1][2].ENA
enT3 => regs68L[1][3].ENA
enT3 => regs68L[1][4].ENA
enT3 => regs68L[1][5].ENA
enT3 => regs68L[1][6].ENA
enT3 => regs68L[1][7].ENA
enT3 => regs68L[1][8].ENA
enT3 => regs68L[1][9].ENA
enT3 => regs68L[1][10].ENA
enT3 => regs68L[1][11].ENA
enT3 => regs68L[1][12].ENA
enT3 => regs68L[1][13].ENA
enT3 => regs68L[1][14].ENA
enT3 => regs68L[1][15].ENA
enT3 => regs68L[0][0].ENA
enT3 => regs68L[0][1].ENA
enT3 => regs68L[0][2].ENA
enT3 => regs68L[0][3].ENA
enT3 => regs68L[0][4].ENA
enT3 => regs68L[0][5].ENA
enT3 => regs68L[0][6].ENA
enT3 => regs68L[0][7].ENA
enT3 => regs68L[0][8].ENA
enT3 => regs68L[0][9].ENA
enT3 => regs68L[0][10].ENA
enT3 => regs68L[0][11].ENA
enT3 => regs68L[0][12].ENA
enT3 => regs68L[0][13].ENA
enT3 => regs68L[0][14].ENA
enT3 => regs68L[0][15].ENA
enT4 => dbl2Pcl.OUTPUTSELECT
enT4 => dbh2Pch.OUTPUTSELECT
enT4 => abh2Pch.OUTPUTSELECT
enT4 => abl2Pcl.OUTPUTSELECT
enT4 => Pcl2Dbl.OUTPUTSELECT
enT4 => Pch2Dbh.OUTPUTSELECT
enT4 => Pcl2Abl.OUTPUTSELECT
enT4 => Pch2Abh.OUTPUTSELECT
enT4 => dataIo:dataIo.enT4
enT4 => fx68kAlu:alu.enT4
enT4 => abdIsByte.ENA
enT4 => ryIsAreg.ENA
enT4 => rxIsAreg.ENA
enT4 => actualRy[0].ENA
enT4 => actualRy[1].ENA
enT4 => actualRy[2].ENA
enT4 => actualRy[3].ENA
enT4 => actualRy[4].ENA
enT4 => actualRx[0].ENA
enT4 => actualRx[1].ENA
enT4 => actualRx[2].ENA
enT4 => actualRx[3].ENA
enT4 => actualRx[4].ENA
enT4 => byteNotSpAlign.ENA
Nanod.abdIsByte => abdIsByte.IN0
Nanod.abdIsByte => dataIo:dataIo.Nanod.abdIsByte
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => dataIo:dataIo.Nanod.dblDbh
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => dataIo:dataIo.Nanod.dblDbd
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => dataIo:dataIo.Nanod.ablAbh
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => dataIo:dataIo.Nanod.ablAbd
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => dataIo:dataIo.Nanod.extAbh
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => dataIo:dataIo.Nanod.extDbh
Nanod.dbin2Dbd => WideNor1.IN2
Nanod.dbin2Dbd => Selector0.IN7
Nanod.dbin2Dbd => Selector1.IN7
Nanod.dbin2Dbd => Selector2.IN7
Nanod.dbin2Dbd => Selector3.IN7
Nanod.dbin2Dbd => Selector4.IN7
Nanod.dbin2Dbd => Selector5.IN7
Nanod.dbin2Dbd => Selector6.IN7
Nanod.dbin2Dbd => Selector7.IN7
Nanod.dbin2Dbd => Selector8.IN7
Nanod.dbin2Dbd => Selector9.IN7
Nanod.dbin2Dbd => Selector10.IN7
Nanod.dbin2Dbd => Selector11.IN7
Nanod.dbin2Dbd => Selector12.IN7
Nanod.dbin2Dbd => Selector13.IN7
Nanod.dbin2Dbd => Selector14.IN7
Nanod.dbin2Dbd => Selector15.IN7
Nanod.dbin2Dbd => dataIo:dataIo.Nanod.dbin2Dbd
Nanod.dbin2Abd => WideNor4.IN2
Nanod.dbin2Abd => Selector48.IN5
Nanod.dbin2Abd => Selector49.IN5
Nanod.dbin2Abd => Selector50.IN5
Nanod.dbin2Abd => Selector51.IN5
Nanod.dbin2Abd => Selector52.IN5
Nanod.dbin2Abd => Selector53.IN5
Nanod.dbin2Abd => Selector54.IN5
Nanod.dbin2Abd => Selector55.IN5
Nanod.dbin2Abd => Selector56.IN5
Nanod.dbin2Abd => Selector57.IN5
Nanod.dbin2Abd => Selector58.IN5
Nanod.dbin2Abd => Selector59.IN5
Nanod.dbin2Abd => Selector60.IN5
Nanod.dbin2Abd => Selector61.IN5
Nanod.dbin2Abd => Selector62.IN5
Nanod.dbin2Abd => Selector63.IN5
Nanod.dbin2Abd => dataIo:dataIo.Nanod.dbin2Abd
Nanod.au2Pc => always8.IN1
Nanod.au2Pc => dataIo:dataIo.Nanod.au2Pc
Nanod.au2Ab => WideNor5.IN3
Nanod.au2Ab => Selector64.IN7
Nanod.au2Ab => Selector65.IN7
Nanod.au2Ab => Selector66.IN7
Nanod.au2Ab => Selector67.IN7
Nanod.au2Ab => Selector68.IN7
Nanod.au2Ab => Selector69.IN7
Nanod.au2Ab => Selector70.IN7
Nanod.au2Ab => Selector71.IN7
Nanod.au2Ab => Selector72.IN7
Nanod.au2Ab => Selector73.IN7
Nanod.au2Ab => Selector74.IN7
Nanod.au2Ab => Selector75.IN7
Nanod.au2Ab => Selector76.IN7
Nanod.au2Ab => Selector77.IN7
Nanod.au2Ab => Selector78.IN7
Nanod.au2Ab => Selector79.IN7
Nanod.au2Ab => WideNor6.IN1
Nanod.au2Ab => Selector80.IN8
Nanod.au2Ab => Selector81.IN8
Nanod.au2Ab => Selector82.IN8
Nanod.au2Ab => Selector83.IN8
Nanod.au2Ab => Selector84.IN8
Nanod.au2Ab => Selector85.IN8
Nanod.au2Ab => Selector86.IN8
Nanod.au2Ab => Selector87.IN8
Nanod.au2Ab => Selector88.IN8
Nanod.au2Ab => Selector89.IN8
Nanod.au2Ab => Selector90.IN8
Nanod.au2Ab => Selector91.IN8
Nanod.au2Ab => Selector92.IN8
Nanod.au2Ab => Selector93.IN8
Nanod.au2Ab => Selector94.IN8
Nanod.au2Ab => Selector95.IN8
Nanod.au2Ab => dataIo:dataIo.Nanod.au2Ab
Nanod.au2Db => WideNor2.IN3
Nanod.au2Db => Selector16.IN6
Nanod.au2Db => Selector17.IN6
Nanod.au2Db => Selector18.IN6
Nanod.au2Db => Selector19.IN6
Nanod.au2Db => Selector20.IN6
Nanod.au2Db => Selector21.IN6
Nanod.au2Db => Selector22.IN6
Nanod.au2Db => Selector23.IN6
Nanod.au2Db => Selector24.IN6
Nanod.au2Db => Selector25.IN6
Nanod.au2Db => Selector26.IN6
Nanod.au2Db => Selector27.IN6
Nanod.au2Db => Selector28.IN6
Nanod.au2Db => Selector29.IN6
Nanod.au2Db => Selector30.IN6
Nanod.au2Db => Selector31.IN6
Nanod.au2Db => WideNor3.IN1
Nanod.au2Db => Selector32.IN7
Nanod.au2Db => Selector33.IN7
Nanod.au2Db => Selector34.IN7
Nanod.au2Db => Selector35.IN7
Nanod.au2Db => Selector36.IN7
Nanod.au2Db => Selector37.IN7
Nanod.au2Db => Selector38.IN7
Nanod.au2Db => Selector39.IN7
Nanod.au2Db => Selector40.IN7
Nanod.au2Db => Selector41.IN7
Nanod.au2Db => Selector42.IN7
Nanod.au2Db => Selector43.IN7
Nanod.au2Db => Selector44.IN7
Nanod.au2Db => Selector45.IN7
Nanod.au2Db => Selector46.IN7
Nanod.au2Db => Selector47.IN7
Nanod.au2Db => comb.IN0
Nanod.au2Db => dataIo:dataIo.Nanod.au2Db
Nanod.alu2Abd => WideNor4.IN3
Nanod.alu2Abd => Selector48.IN4
Nanod.alu2Abd => Selector49.IN4
Nanod.alu2Abd => Selector50.IN4
Nanod.alu2Abd => Selector51.IN4
Nanod.alu2Abd => Selector52.IN4
Nanod.alu2Abd => Selector53.IN4
Nanod.alu2Abd => Selector54.IN4
Nanod.alu2Abd => Selector55.IN4
Nanod.alu2Abd => Selector56.IN4
Nanod.alu2Abd => Selector57.IN4
Nanod.alu2Abd => Selector58.IN4
Nanod.alu2Abd => Selector59.IN4
Nanod.alu2Abd => Selector60.IN4
Nanod.alu2Abd => Selector61.IN4
Nanod.alu2Abd => Selector62.IN4
Nanod.alu2Abd => Selector63.IN4
Nanod.alu2Abd => dataIo:dataIo.Nanod.alu2Abd
Nanod.alu2Dbd => WideNor1.IN3
Nanod.alu2Dbd => Selector0.IN6
Nanod.alu2Dbd => Selector1.IN6
Nanod.alu2Dbd => Selector2.IN6
Nanod.alu2Dbd => Selector3.IN6
Nanod.alu2Dbd => Selector4.IN6
Nanod.alu2Dbd => Selector5.IN6
Nanod.alu2Dbd => Selector6.IN6
Nanod.alu2Dbd => Selector7.IN6
Nanod.alu2Dbd => Selector8.IN6
Nanod.alu2Dbd => Selector9.IN6
Nanod.alu2Dbd => Selector10.IN6
Nanod.alu2Dbd => Selector11.IN6
Nanod.alu2Dbd => Selector12.IN6
Nanod.alu2Dbd => Selector13.IN6
Nanod.alu2Dbd => Selector14.IN6
Nanod.alu2Dbd => Selector15.IN6
Nanod.alu2Dbd => dataIo:dataIo.Nanod.alu2Dbd
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => dataIo:dataIo.Nanod.abd2Alub
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => dataIo:dataIo.Nanod.dbd2Alub
Nanod.alue2Dbd => WideNor1.IN4
Nanod.alue2Dbd => Selector0.IN5
Nanod.alue2Dbd => Selector1.IN5
Nanod.alue2Dbd => Selector2.IN5
Nanod.alue2Dbd => Selector3.IN5
Nanod.alue2Dbd => Selector4.IN5
Nanod.alue2Dbd => Selector5.IN5
Nanod.alue2Dbd => Selector6.IN5
Nanod.alue2Dbd => Selector7.IN5
Nanod.alue2Dbd => Selector8.IN5
Nanod.alue2Dbd => Selector9.IN5
Nanod.alue2Dbd => Selector10.IN5
Nanod.alue2Dbd => Selector11.IN5
Nanod.alue2Dbd => Selector12.IN5
Nanod.alue2Dbd => Selector13.IN5
Nanod.alue2Dbd => Selector14.IN5
Nanod.alue2Dbd => Selector15.IN5
Nanod.alue2Dbd => dataIo:dataIo.Nanod.alue2Dbd
Nanod.dbd2Alue => alueClkEn.IN1
Nanod.dbd2Alue => dataIo:dataIo.Nanod.dbd2Alue
Nanod.dcr2Dbd => WideNor1.IN5
Nanod.dcr2Dbd => Selector0.IN4
Nanod.dcr2Dbd => Selector1.IN4
Nanod.dcr2Dbd => Selector2.IN4
Nanod.dcr2Dbd => Selector3.IN4
Nanod.dcr2Dbd => Selector4.IN4
Nanod.dcr2Dbd => Selector5.IN4
Nanod.dcr2Dbd => Selector6.IN4
Nanod.dcr2Dbd => Selector7.IN4
Nanod.dcr2Dbd => Selector8.IN4
Nanod.dcr2Dbd => Selector9.IN4
Nanod.dcr2Dbd => Selector10.IN4
Nanod.dcr2Dbd => Selector11.IN4
Nanod.dcr2Dbd => Selector12.IN4
Nanod.dcr2Dbd => Selector13.IN4
Nanod.dcr2Dbd => Selector14.IN4
Nanod.dcr2Dbd => Selector15.IN4
Nanod.dcr2Dbd => dataIo:dataIo.Nanod.dcr2Dbd
Nanod.abd2Dcr => always10.IN1
Nanod.abd2Dcr => dataIo:dataIo.Nanod.abd2Dcr
Nanod.aluFinish => dataIo:dataIo.Nanod.aluFinish
Nanod.aluFinish => fx68kAlu:alu.finish
Nanod.aluInit => dataIo:dataIo.Nanod.aluInit
Nanod.aluInit => fx68kAlu:alu.init
Nanod.aluActrl => dataIo:dataIo.Nanod.aluActrl
Nanod.aluActrl => fx68kAlu:alu.aluAddrCtrl
Nanod.aluDctrl[0] => dataIo:dataIo.Nanod.aluDctrl[0]
Nanod.aluDctrl[0] => fx68kAlu:alu.aluDataCtrl[0]
Nanod.aluDctrl[1] => dataIo:dataIo.Nanod.aluDctrl[1]
Nanod.aluDctrl[1] => fx68kAlu:alu.aluDataCtrl[1]
Nanod.aluColumn[0] => dataIo:dataIo.Nanod.aluColumn[0]
Nanod.aluColumn[0] => fx68kAlu:alu.aluColumn[0]
Nanod.aluColumn[1] => dataIo:dataIo.Nanod.aluColumn[1]
Nanod.aluColumn[1] => fx68kAlu:alu.aluColumn[1]
Nanod.aluColumn[2] => dataIo:dataIo.Nanod.aluColumn[2]
Nanod.aluColumn[2] => fx68kAlu:alu.aluColumn[2]
Nanod.rxlDbl => byteNotSpAlign.OUTPUTSELECT
Nanod.rxlDbl => dataIo:dataIo.Nanod.rxlDbl
Nanod.rz => ryReg[3].OUTPUTSELECT
Nanod.rz => ryReg[2].OUTPUTSELECT
Nanod.rz => ryReg[1].OUTPUTSELECT
Nanod.rz => ryReg[0].OUTPUTSELECT
Nanod.rz => dataIo:dataIo.Nanod.rz
Nanod.rz => always0.IN0
Nanod.abl2ryl => always7.IN0
Nanod.abl2ryl => dataIo:dataIo.Nanod.abl2ryl
Nanod.dbl2ryl => always7.IN1
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => dataIo:dataIo.Nanod.dbl2ryl
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.ryh2abh => WideNor6.IN2
Nanod.ryh2abh => Selector80.IN7
Nanod.ryh2abh => Selector81.IN7
Nanod.ryh2abh => Selector82.IN7
Nanod.ryh2abh => Selector83.IN7
Nanod.ryh2abh => Selector84.IN7
Nanod.ryh2abh => Selector85.IN7
Nanod.ryh2abh => Selector86.IN7
Nanod.ryh2abh => Selector87.IN7
Nanod.ryh2abh => Selector88.IN7
Nanod.ryh2abh => Selector89.IN7
Nanod.ryh2abh => Selector90.IN7
Nanod.ryh2abh => Selector91.IN7
Nanod.ryh2abh => Selector92.IN7
Nanod.ryh2abh => Selector93.IN7
Nanod.ryh2abh => Selector94.IN7
Nanod.ryh2abh => Selector95.IN7
Nanod.ryh2abh => dataIo:dataIo.Nanod.ryh2abh
Nanod.ryh2dbh => WideNor3.IN2
Nanod.ryh2dbh => Selector32.IN6
Nanod.ryh2dbh => Selector33.IN6
Nanod.ryh2dbh => Selector34.IN6
Nanod.ryh2dbh => Selector35.IN6
Nanod.ryh2dbh => Selector36.IN6
Nanod.ryh2dbh => Selector37.IN6
Nanod.ryh2dbh => Selector38.IN6
Nanod.ryh2dbh => Selector39.IN6
Nanod.ryh2dbh => Selector40.IN6
Nanod.ryh2dbh => Selector41.IN6
Nanod.ryh2dbh => Selector42.IN6
Nanod.ryh2dbh => Selector43.IN6
Nanod.ryh2dbh => Selector44.IN6
Nanod.ryh2dbh => Selector45.IN6
Nanod.ryh2dbh => Selector46.IN6
Nanod.ryh2dbh => Selector47.IN6
Nanod.ryh2dbh => dataIo:dataIo.Nanod.ryh2dbh
Nanod.ryl2ab => ryl2Abl.IN1
Nanod.ryl2ab => ryl2Abd.IN1
Nanod.ryl2ab => dataIo:dataIo.Nanod.ryl2ab
Nanod.ryl2db => ryl2Dbl.IN1
Nanod.ryl2db => ryl2Dbd.IN1
Nanod.ryl2db => dataIo:dataIo.Nanod.ryl2db
Nanod.abh2ryh => always7.IN0
Nanod.abh2ryh => dataIo:dataIo.Nanod.abh2ryh
Nanod.dbh2ryh => always7.IN1
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => dataIo:dataIo.Nanod.dbh2ryh
Nanod.abh2rxh => always7.IN0
Nanod.abh2rxh => dataIo:dataIo.Nanod.abh2rxh
Nanod.abl2rxl => always7.IN0
Nanod.abl2rxl => dataIo:dataIo.Nanod.abl2rxl
Nanod.rxl2ab => rxl2Abl.IN1
Nanod.rxl2ab => rxl2Abd.IN1
Nanod.rxl2ab => dataIo:dataIo.Nanod.rxl2ab
Nanod.rxl2db => rxl2Dbl.IN1
Nanod.rxl2db => rxl2Dbd.IN1
Nanod.rxl2db => dataIo:dataIo.Nanod.rxl2db
Nanod.dbh2rxh => always7.IN1
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => dataIo:dataIo.Nanod.dbh2rxh
Nanod.dbl2rxl => always7.IN1
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => dataIo:dataIo.Nanod.dbl2rxl
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.rxh2abh => WideNor6.IN3
Nanod.rxh2abh => Selector80.IN6
Nanod.rxh2abh => Selector81.IN6
Nanod.rxh2abh => Selector82.IN6
Nanod.rxh2abh => Selector83.IN6
Nanod.rxh2abh => Selector84.IN6
Nanod.rxh2abh => Selector85.IN6
Nanod.rxh2abh => Selector86.IN6
Nanod.rxh2abh => Selector87.IN6
Nanod.rxh2abh => Selector88.IN6
Nanod.rxh2abh => Selector89.IN6
Nanod.rxh2abh => Selector90.IN6
Nanod.rxh2abh => Selector91.IN6
Nanod.rxh2abh => Selector92.IN6
Nanod.rxh2abh => Selector93.IN6
Nanod.rxh2abh => Selector94.IN6
Nanod.rxh2abh => Selector95.IN6
Nanod.rxh2abh => dataIo:dataIo.Nanod.rxh2abh
Nanod.rxh2dbh => WideNor3.IN3
Nanod.rxh2dbh => Selector32.IN5
Nanod.rxh2dbh => Selector33.IN5
Nanod.rxh2dbh => Selector34.IN5
Nanod.rxh2dbh => Selector35.IN5
Nanod.rxh2dbh => Selector36.IN5
Nanod.rxh2dbh => Selector37.IN5
Nanod.rxh2dbh => Selector38.IN5
Nanod.rxh2dbh => Selector39.IN5
Nanod.rxh2dbh => Selector40.IN5
Nanod.rxh2dbh => Selector41.IN5
Nanod.rxh2dbh => Selector42.IN5
Nanod.rxh2dbh => Selector43.IN5
Nanod.rxh2dbh => Selector44.IN5
Nanod.rxh2dbh => Selector45.IN5
Nanod.rxh2dbh => Selector46.IN5
Nanod.rxh2dbh => Selector47.IN5
Nanod.rxh2dbh => dataIo:dataIo.Nanod.rxh2dbh
Nanod.pchabh => abh2Pch.IN0
Nanod.pchabh => Pch2Abh.IN0
Nanod.pchabh => dataIo:dataIo.Nanod.pchabh
Nanod.pclabl => abl2Pcl.IN0
Nanod.pclabl => Pcl2Abl.IN0
Nanod.pclabl => dataIo:dataIo.Nanod.pclabl
Nanod.pcldbl => dbl2Pcl.IN0
Nanod.pcldbl => Pcl2Dbl.IN0
Nanod.pcldbl => dataIo:dataIo.Nanod.pcldbl
Nanod.pchdbh => dbh2Pch.IN0
Nanod.pchdbh => Pch2Dbh.IN0
Nanod.pchdbh => dataIo:dataIo.Nanod.pchdbh
Nanod.ssp => rxMux[4].OUTPUTSELECT
Nanod.ssp => rxMux[3].OUTPUTSELECT
Nanod.ssp => rxMux[2].OUTPUTSELECT
Nanod.ssp => rxMux[1].OUTPUTSELECT
Nanod.ssp => rxMux[0].OUTPUTSELECT
Nanod.ssp => rxIsSp.OUTPUTSELECT
Nanod.ssp => dataIo:dataIo.Nanod.ssp
Nanod.reg2dbh => Pch2Dbh.IN1
Nanod.reg2dbh => dataIo:dataIo.Nanod.reg2dbh
Nanod.reg2dbl => Pcl2Dbl.IN1
Nanod.reg2dbl => dataIo:dataIo.Nanod.reg2dbl
Nanod.dbl2reg => dbl2Pcl.IN1
Nanod.dbl2reg => dataIo:dataIo.Nanod.dbl2reg
Nanod.dbh2reg => dbh2Pch.IN1
Nanod.dbh2reg => dataIo:dataIo.Nanod.dbh2reg
Nanod.reg2abh => Pch2Abh.IN1
Nanod.reg2abh => dataIo:dataIo.Nanod.reg2abh
Nanod.reg2abl => Pcl2Abl.IN1
Nanod.reg2abl => dataIo:dataIo.Nanod.reg2abl
Nanod.abl2reg => abl2Pcl.IN1
Nanod.abl2reg => dataIo:dataIo.Nanod.abl2reg
Nanod.abh2reg => abh2Pch.IN1
Nanod.abh2reg => dataIo:dataIo.Nanod.abh2reg
Nanod.dobCtrl[0] => WideNor8.IN0
Nanod.dobCtrl[0] => Mux96.IN2
Nanod.dobCtrl[0] => Mux97.IN2
Nanod.dobCtrl[0] => Mux98.IN2
Nanod.dobCtrl[0] => Mux99.IN2
Nanod.dobCtrl[0] => Mux100.IN2
Nanod.dobCtrl[0] => Mux101.IN2
Nanod.dobCtrl[0] => Mux102.IN2
Nanod.dobCtrl[0] => Mux103.IN2
Nanod.dobCtrl[0] => Mux104.IN2
Nanod.dobCtrl[0] => Mux105.IN2
Nanod.dobCtrl[0] => Mux106.IN2
Nanod.dobCtrl[0] => Mux107.IN2
Nanod.dobCtrl[0] => Mux108.IN2
Nanod.dobCtrl[0] => Mux109.IN2
Nanod.dobCtrl[0] => Mux110.IN2
Nanod.dobCtrl[0] => Mux111.IN2
Nanod.dobCtrl[0] => dataIo:dataIo.Nanod.dobCtrl[0]
Nanod.dobCtrl[1] => WideNor8.IN1
Nanod.dobCtrl[1] => Mux96.IN1
Nanod.dobCtrl[1] => Mux97.IN1
Nanod.dobCtrl[1] => Mux98.IN1
Nanod.dobCtrl[1] => Mux99.IN1
Nanod.dobCtrl[1] => Mux100.IN1
Nanod.dobCtrl[1] => Mux101.IN1
Nanod.dobCtrl[1] => Mux102.IN1
Nanod.dobCtrl[1] => Mux103.IN1
Nanod.dobCtrl[1] => Mux104.IN1
Nanod.dobCtrl[1] => Mux105.IN1
Nanod.dobCtrl[1] => Mux106.IN1
Nanod.dobCtrl[1] => Mux107.IN1
Nanod.dobCtrl[1] => Mux108.IN1
Nanod.dobCtrl[1] => Mux109.IN1
Nanod.dobCtrl[1] => Mux110.IN1
Nanod.dobCtrl[1] => Mux111.IN1
Nanod.dobCtrl[1] => dataIo:dataIo.Nanod.dobCtrl[1]
Nanod.updSsw => dataIo:dataIo.Nanod.updSsw
Nanod.aob2Ab => WideNor5.IN4
Nanod.aob2Ab => Selector64.IN6
Nanod.aob2Ab => Selector65.IN6
Nanod.aob2Ab => Selector66.IN6
Nanod.aob2Ab => Selector67.IN6
Nanod.aob2Ab => Selector68.IN6
Nanod.aob2Ab => Selector69.IN6
Nanod.aob2Ab => Selector70.IN6
Nanod.aob2Ab => Selector71.IN6
Nanod.aob2Ab => Selector72.IN6
Nanod.aob2Ab => Selector73.IN6
Nanod.aob2Ab => Selector74.IN6
Nanod.aob2Ab => Selector75.IN6
Nanod.aob2Ab => Selector76.IN6
Nanod.aob2Ab => Selector77.IN6
Nanod.aob2Ab => Selector78.IN6
Nanod.aob2Ab => Selector79.IN6
Nanod.aob2Ab => WideNor6.IN4
Nanod.aob2Ab => Selector80.IN5
Nanod.aob2Ab => Selector81.IN5
Nanod.aob2Ab => Selector82.IN5
Nanod.aob2Ab => Selector83.IN5
Nanod.aob2Ab => Selector84.IN5
Nanod.aob2Ab => Selector85.IN5
Nanod.aob2Ab => Selector86.IN5
Nanod.aob2Ab => Selector87.IN5
Nanod.aob2Ab => Selector88.IN5
Nanod.aob2Ab => Selector89.IN5
Nanod.aob2Ab => Selector90.IN5
Nanod.aob2Ab => Selector91.IN5
Nanod.aob2Ab => Selector92.IN5
Nanod.aob2Ab => Selector93.IN5
Nanod.aob2Ab => Selector94.IN5
Nanod.aob2Ab => Selector95.IN5
Nanod.aob2Ab => dataIo:dataIo.Nanod.aob2Ab
Nanod.au2Aob => au2Aob.IN1
Nanod.au2Aob => dataIo:dataIo.Nanod.au2Aob
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => dataIo:dataIo.Nanod.ab2Aob
Nanod.db2Aob => comb.IN1
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => dataIo:dataIo.Nanod.db2Aob
Nanod.ath2Abh => WideNor6.IN5
Nanod.ath2Abh => Selector80.IN4
Nanod.ath2Abh => Selector81.IN4
Nanod.ath2Abh => Selector82.IN4
Nanod.ath2Abh => Selector83.IN4
Nanod.ath2Abh => Selector84.IN4
Nanod.ath2Abh => Selector85.IN4
Nanod.ath2Abh => Selector86.IN4
Nanod.ath2Abh => Selector87.IN4
Nanod.ath2Abh => Selector88.IN4
Nanod.ath2Abh => Selector89.IN4
Nanod.ath2Abh => Selector90.IN4
Nanod.ath2Abh => Selector91.IN4
Nanod.ath2Abh => Selector92.IN4
Nanod.ath2Abh => Selector93.IN4
Nanod.ath2Abh => Selector94.IN4
Nanod.ath2Abh => Selector95.IN4
Nanod.ath2Abh => dataIo:dataIo.Nanod.ath2Abh
Nanod.ath2Dbh => WideNor3.IN4
Nanod.ath2Dbh => Selector32.IN4
Nanod.ath2Dbh => Selector33.IN4
Nanod.ath2Dbh => Selector34.IN4
Nanod.ath2Dbh => Selector35.IN4
Nanod.ath2Dbh => Selector36.IN4
Nanod.ath2Dbh => Selector37.IN4
Nanod.ath2Dbh => Selector38.IN4
Nanod.ath2Dbh => Selector39.IN4
Nanod.ath2Dbh => Selector40.IN4
Nanod.ath2Dbh => Selector41.IN4
Nanod.ath2Dbh => Selector42.IN4
Nanod.ath2Dbh => Selector43.IN4
Nanod.ath2Dbh => Selector44.IN4
Nanod.ath2Dbh => Selector45.IN4
Nanod.ath2Dbh => Selector46.IN4
Nanod.ath2Dbh => Selector47.IN4
Nanod.ath2Dbh => dataIo:dataIo.Nanod.ath2Dbh
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => dataIo:dataIo.Nanod.dbh2Ath
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => dataIo:dataIo.Nanod.abh2Ath
Nanod.atl2Dbl => WideNor2.IN4
Nanod.atl2Dbl => Selector16.IN5
Nanod.atl2Dbl => Selector17.IN5
Nanod.atl2Dbl => Selector18.IN5
Nanod.atl2Dbl => Selector19.IN5
Nanod.atl2Dbl => Selector20.IN5
Nanod.atl2Dbl => Selector21.IN5
Nanod.atl2Dbl => Selector22.IN5
Nanod.atl2Dbl => Selector23.IN5
Nanod.atl2Dbl => Selector24.IN5
Nanod.atl2Dbl => Selector25.IN5
Nanod.atl2Dbl => Selector26.IN5
Nanod.atl2Dbl => Selector27.IN5
Nanod.atl2Dbl => Selector28.IN5
Nanod.atl2Dbl => Selector29.IN5
Nanod.atl2Dbl => Selector30.IN5
Nanod.atl2Dbl => Selector31.IN5
Nanod.atl2Dbl => dataIo:dataIo.Nanod.atl2Dbl
Nanod.atl2Abl => WideNor5.IN5
Nanod.atl2Abl => Selector64.IN5
Nanod.atl2Abl => Selector65.IN5
Nanod.atl2Abl => Selector66.IN5
Nanod.atl2Abl => Selector67.IN5
Nanod.atl2Abl => Selector68.IN5
Nanod.atl2Abl => Selector69.IN5
Nanod.atl2Abl => Selector70.IN5
Nanod.atl2Abl => Selector71.IN5
Nanod.atl2Abl => Selector72.IN5
Nanod.atl2Abl => Selector73.IN5
Nanod.atl2Abl => Selector74.IN5
Nanod.atl2Abl => Selector75.IN5
Nanod.atl2Abl => Selector76.IN5
Nanod.atl2Abl => Selector77.IN5
Nanod.atl2Abl => Selector78.IN5
Nanod.atl2Abl => Selector79.IN5
Nanod.atl2Abl => dataIo:dataIo.Nanod.atl2Abl
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => dataIo:dataIo.Nanod.abl2Atl
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => dataIo:dataIo.Nanod.dbl2Atl
Nanod.toIrc => dataIo:dataIo.Nanod.toIrc
Nanod.todbin => dataIo:dataIo.Nanod.todbin
Nanod.auCntrl[0] => Mux64.IN9
Nanod.auCntrl[0] => Mux65.IN9
Nanod.auCntrl[0] => Mux66.IN9
Nanod.auCntrl[0] => Mux67.IN9
Nanod.auCntrl[0] => Mux68.IN9
Nanod.auCntrl[0] => Mux69.IN9
Nanod.auCntrl[0] => Mux70.IN9
Nanod.auCntrl[0] => Mux71.IN9
Nanod.auCntrl[0] => Mux72.IN9
Nanod.auCntrl[0] => Mux73.IN9
Nanod.auCntrl[0] => Mux74.IN9
Nanod.auCntrl[0] => Mux75.IN9
Nanod.auCntrl[0] => Mux76.IN9
Nanod.auCntrl[0] => Mux77.IN9
Nanod.auCntrl[0] => Mux78.IN9
Nanod.auCntrl[0] => Mux79.IN9
Nanod.auCntrl[0] => Mux80.IN9
Nanod.auCntrl[0] => Mux81.IN9
Nanod.auCntrl[0] => Mux82.IN9
Nanod.auCntrl[0] => Mux83.IN9
Nanod.auCntrl[0] => Mux84.IN9
Nanod.auCntrl[0] => Mux85.IN9
Nanod.auCntrl[0] => Mux86.IN9
Nanod.auCntrl[0] => Mux87.IN9
Nanod.auCntrl[0] => Mux88.IN9
Nanod.auCntrl[0] => Mux89.IN9
Nanod.auCntrl[0] => Mux90.IN9
Nanod.auCntrl[0] => Mux91.IN9
Nanod.auCntrl[0] => Mux92.IN9
Nanod.auCntrl[0] => Mux93.IN9
Nanod.auCntrl[0] => Mux94.IN9
Nanod.auCntrl[0] => Mux95.IN9
Nanod.auCntrl[0] => dataIo:dataIo.Nanod.auCntrl[0]
Nanod.auCntrl[1] => Mux64.IN8
Nanod.auCntrl[1] => Mux65.IN8
Nanod.auCntrl[1] => Mux66.IN8
Nanod.auCntrl[1] => Mux67.IN8
Nanod.auCntrl[1] => Mux68.IN8
Nanod.auCntrl[1] => Mux69.IN8
Nanod.auCntrl[1] => Mux70.IN8
Nanod.auCntrl[1] => Mux71.IN8
Nanod.auCntrl[1] => Mux72.IN8
Nanod.auCntrl[1] => Mux73.IN8
Nanod.auCntrl[1] => Mux74.IN8
Nanod.auCntrl[1] => Mux75.IN8
Nanod.auCntrl[1] => Mux76.IN8
Nanod.auCntrl[1] => Mux77.IN8
Nanod.auCntrl[1] => Mux78.IN8
Nanod.auCntrl[1] => Mux79.IN8
Nanod.auCntrl[1] => Mux80.IN8
Nanod.auCntrl[1] => Mux81.IN8
Nanod.auCntrl[1] => Mux82.IN8
Nanod.auCntrl[1] => Mux83.IN8
Nanod.auCntrl[1] => Mux84.IN8
Nanod.auCntrl[1] => Mux85.IN8
Nanod.auCntrl[1] => Mux86.IN8
Nanod.auCntrl[1] => Mux87.IN8
Nanod.auCntrl[1] => Mux88.IN8
Nanod.auCntrl[1] => Mux89.IN8
Nanod.auCntrl[1] => Mux90.IN8
Nanod.auCntrl[1] => Mux91.IN8
Nanod.auCntrl[1] => Mux92.IN8
Nanod.auCntrl[1] => Mux93.IN8
Nanod.auCntrl[1] => Mux94.IN8
Nanod.auCntrl[1] => Mux95.IN8
Nanod.auCntrl[1] => dataIo:dataIo.Nanod.auCntrl[1]
Nanod.auCntrl[2] => Mux64.IN7
Nanod.auCntrl[2] => Mux65.IN7
Nanod.auCntrl[2] => Mux66.IN7
Nanod.auCntrl[2] => Mux67.IN7
Nanod.auCntrl[2] => Mux68.IN7
Nanod.auCntrl[2] => Mux69.IN7
Nanod.auCntrl[2] => Mux70.IN7
Nanod.auCntrl[2] => Mux71.IN7
Nanod.auCntrl[2] => Mux72.IN7
Nanod.auCntrl[2] => Mux73.IN7
Nanod.auCntrl[2] => Mux74.IN7
Nanod.auCntrl[2] => Mux75.IN7
Nanod.auCntrl[2] => Mux76.IN7
Nanod.auCntrl[2] => Mux77.IN7
Nanod.auCntrl[2] => Mux78.IN7
Nanod.auCntrl[2] => Mux79.IN7
Nanod.auCntrl[2] => Mux80.IN7
Nanod.auCntrl[2] => Mux81.IN7
Nanod.auCntrl[2] => Mux82.IN7
Nanod.auCntrl[2] => Mux83.IN7
Nanod.auCntrl[2] => Mux84.IN7
Nanod.auCntrl[2] => Mux85.IN7
Nanod.auCntrl[2] => Mux86.IN7
Nanod.auCntrl[2] => Mux87.IN7
Nanod.auCntrl[2] => Mux88.IN7
Nanod.auCntrl[2] => Mux89.IN7
Nanod.auCntrl[2] => Mux90.IN7
Nanod.auCntrl[2] => Mux91.IN7
Nanod.auCntrl[2] => Mux92.IN7
Nanod.auCntrl[2] => Mux93.IN7
Nanod.auCntrl[2] => Mux94.IN7
Nanod.auCntrl[2] => Mux95.IN7
Nanod.auCntrl[2] => dataIo:dataIo.Nanod.auCntrl[2]
Nanod.noSpAlign => auInpMux.IN1
Nanod.noSpAlign => dataIo:dataIo.Nanod.noSpAlign
Nanod.auClkEn => always6.IN1
Nanod.auClkEn => dataIo:dataIo.Nanod.auClkEn
Nanod.Ir2Ird => dataIo:dataIo.Nanod.Ir2Ird
Nanod.initST => dataIo:dataIo.Nanod.initST
Nanod.ssw2Ftu => dataIo:dataIo.Nanod.ssw2Ftu
Nanod.ird2Ftu => dataIo:dataIo.Nanod.ird2Ftu
Nanod.pswIToFtu => dataIo:dataIo.Nanod.pswIToFtu
Nanod.ftu2Ccr => dataIo:dataIo.Nanod.ftu2Ccr
Nanod.ftu2Ccr => fx68kAlu:alu.ftu2Ccr
Nanod.sr2Ftu => dataIo:dataIo.Nanod.sr2Ftu
Nanod.ftu2Sr => dataIo:dataIo.Nanod.ftu2Sr
Nanod.inl2psw => dataIo:dataIo.Nanod.inl2psw
Nanod.updPren => always9.IN1
Nanod.updPren => dataIo:dataIo.Nanod.updPren
Nanod.abl2Pren => always9.IN1
Nanod.abl2Pren => dataIo:dataIo.Nanod.abl2Pren
Nanod.ftu2Abl => WideNor5.IN6
Nanod.ftu2Abl => Selector64.IN4
Nanod.ftu2Abl => Selector65.IN4
Nanod.ftu2Abl => Selector66.IN4
Nanod.ftu2Abl => Selector67.IN4
Nanod.ftu2Abl => Selector68.IN4
Nanod.ftu2Abl => Selector69.IN4
Nanod.ftu2Abl => Selector70.IN4
Nanod.ftu2Abl => Selector71.IN4
Nanod.ftu2Abl => Selector72.IN4
Nanod.ftu2Abl => Selector73.IN4
Nanod.ftu2Abl => Selector74.IN4
Nanod.ftu2Abl => Selector75.IN4
Nanod.ftu2Abl => Selector76.IN4
Nanod.ftu2Abl => Selector77.IN4
Nanod.ftu2Abl => Selector78.IN4
Nanod.ftu2Abl => Selector79.IN4
Nanod.ftu2Abl => dataIo:dataIo.Nanod.ftu2Abl
Nanod.ftu2Dbl => WideNor2.IN5
Nanod.ftu2Dbl => Selector16.IN4
Nanod.ftu2Dbl => Selector17.IN4
Nanod.ftu2Dbl => Selector18.IN4
Nanod.ftu2Dbl => Selector19.IN4
Nanod.ftu2Dbl => Selector20.IN4
Nanod.ftu2Dbl => Selector21.IN4
Nanod.ftu2Dbl => Selector22.IN4
Nanod.ftu2Dbl => Selector23.IN4
Nanod.ftu2Dbl => Selector24.IN4
Nanod.ftu2Dbl => Selector25.IN4
Nanod.ftu2Dbl => Selector26.IN4
Nanod.ftu2Dbl => Selector27.IN4
Nanod.ftu2Dbl => Selector28.IN4
Nanod.ftu2Dbl => Selector29.IN4
Nanod.ftu2Dbl => Selector30.IN4
Nanod.ftu2Dbl => Selector31.IN4
Nanod.ftu2Dbl => dataIo:dataIo.Nanod.ftu2Dbl
Nanod.const2Ftu => dataIo:dataIo.Nanod.const2Ftu
Nanod.tvn2Ftu => dataIo:dataIo.Nanod.tvn2Ftu
Nanod.clrTpend => dataIo:dataIo.Nanod.clrTpend
Nanod.updTpend => dataIo:dataIo.Nanod.updTpend
Nanod.noHighByte => dataIo:dataIo.Nanod.noHighByte
Nanod.noLowByte => dataIo:dataIo.Nanod.noLowByte
Nanod.isRmc => dataIo:dataIo.Nanod.isRmc
Nanod.busByte => dataIo:dataIo.Nanod.busByte
Nanod.isWrite => dataIo:dataIo.Nanod.isWrite
Nanod.waitBusFinish => dataIo:dataIo.Nanod.waitBusFinish
Nanod.permStart => dataIo:dataIo.Nanod.permStart
Irdecod.inhibitCcr => dataIo:dataIo.Irdecod.inhibitCcr
Irdecod.macroTvn[0] => dataIo:dataIo.Irdecod.macroTvn[0]
Irdecod.macroTvn[1] => dataIo:dataIo.Irdecod.macroTvn[1]
Irdecod.macroTvn[2] => dataIo:dataIo.Irdecod.macroTvn[2]
Irdecod.macroTvn[3] => dataIo:dataIo.Irdecod.macroTvn[3]
Irdecod.macroTvn[4] => dataIo:dataIo.Irdecod.macroTvn[4]
Irdecod.macroTvn[5] => dataIo:dataIo.Irdecod.macroTvn[5]
Irdecod.ftuConst[0] => dataIo:dataIo.Irdecod.ftuConst[0]
Irdecod.ftuConst[1] => dataIo:dataIo.Irdecod.ftuConst[1]
Irdecod.ftuConst[2] => dataIo:dataIo.Irdecod.ftuConst[2]
Irdecod.ftuConst[3] => dataIo:dataIo.Irdecod.ftuConst[3]
Irdecod.ftuConst[4] => dataIo:dataIo.Irdecod.ftuConst[4]
Irdecod.ftuConst[5] => dataIo:dataIo.Irdecod.ftuConst[5]
Irdecod.ftuConst[6] => dataIo:dataIo.Irdecod.ftuConst[6]
Irdecod.ftuConst[7] => dataIo:dataIo.Irdecod.ftuConst[7]
Irdecod.ftuConst[8] => dataIo:dataIo.Irdecod.ftuConst[8]
Irdecod.ftuConst[9] => dataIo:dataIo.Irdecod.ftuConst[9]
Irdecod.ftuConst[10] => dataIo:dataIo.Irdecod.ftuConst[10]
Irdecod.ftuConst[11] => dataIo:dataIo.Irdecod.ftuConst[11]
Irdecod.ftuConst[12] => dataIo:dataIo.Irdecod.ftuConst[12]
Irdecod.ftuConst[13] => dataIo:dataIo.Irdecod.ftuConst[13]
Irdecod.ftuConst[14] => dataIo:dataIo.Irdecod.ftuConst[14]
Irdecod.ftuConst[15] => dataIo:dataIo.Irdecod.ftuConst[15]
Irdecod.ryIsAreg => ryReg[3].DATAA
Irdecod.ryIsAreg => dataIo:dataIo.Irdecod.ryIsAreg
Irdecod.rxIsAreg => rxReg.DATAA
Irdecod.rxIsAreg => dataIo:dataIo.Irdecod.rxIsAreg
Irdecod.ry[0] => ryReg[0].DATAA
Irdecod.ry[0] => dataIo:dataIo.Irdecod.ry[0]
Irdecod.ry[1] => ryReg[1].DATAA
Irdecod.ry[1] => dataIo:dataIo.Irdecod.ry[1]
Irdecod.ry[2] => ryReg[2].DATAA
Irdecod.ry[2] => dataIo:dataIo.Irdecod.ry[2]
Irdecod.rx[0] => rxReg.DATAA
Irdecod.rx[0] => dataIo:dataIo.Irdecod.rx[0]
Irdecod.rx[1] => rxReg.DATAA
Irdecod.rx[1] => dataIo:dataIo.Irdecod.rx[1]
Irdecod.rx[2] => rxReg.DATAA
Irdecod.rx[2] => dataIo:dataIo.Irdecod.rx[2]
Irdecod.isMovep => dataIo:dataIo.Irdecod.isMovep
Irdecod.isByte => byteNotSpAlign.IN1
Irdecod.isByte => abdIsByte.IN1
Irdecod.isByte => dataIo:dataIo.Irdecod.isByte
Irdecod.isByte => fx68kAlu:alu.aluIsByte
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => dataIo:dataIo.Irdecod.movemPreDecr
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => dataIo:dataIo.Irdecod.rxIsMovem
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxIsSp.OUTPUTSELECT
Irdecod.rxIsUsp => dataIo:dataIo.Irdecod.rxIsUsp
Irdecod.ryIsDt => always0.IN1
Irdecod.ryIsDt => dataIo:dataIo.Irdecod.ryIsDt
Irdecod.rxIsDt => always0.IN0
Irdecod.rxIsDt => dataIo:dataIo.Irdecod.rxIsDt
Irdecod.toCcr => dataIo:dataIo.Irdecod.toCcr
Irdecod.implicitSp => rxReg[3].OUTPUTSELECT
Irdecod.implicitSp => rxReg[2].OUTPUTSELECT
Irdecod.implicitSp => rxReg[1].OUTPUTSELECT
Irdecod.implicitSp => rxReg[0].OUTPUTSELECT
Irdecod.implicitSp => dataIo:dataIo.Irdecod.implicitSp
Irdecod.implicitSp => always0.IN1
Irdecod.isTas => dataIo:dataIo.Irdecod.isTas
Irdecod.isPcRel => dataIo:dataIo.Irdecod.isPcRel
Ird[0] => fx68kAlu:alu.ird[0]
Ird[1] => fx68kAlu:alu.ird[1]
Ird[2] => fx68kAlu:alu.ird[2]
Ird[3] => fx68kAlu:alu.ird[3]
Ird[4] => fx68kAlu:alu.ird[4]
Ird[5] => fx68kAlu:alu.ird[5]
Ird[6] => fx68kAlu:alu.ird[6]
Ird[7] => fx68kAlu:alu.ird[7]
Ird[8] => fx68kAlu:alu.ird[8]
Ird[9] => fx68kAlu:alu.ird[9]
Ird[10] => fx68kAlu:alu.ird[10]
Ird[11] => fx68kAlu:alu.ird[11]
Ird[12] => fx68kAlu:alu.ird[12]
Ird[13] => fx68kAlu:alu.ird[13]
Ird[14] => fx68kAlu:alu.ird[14]
Ird[15] => fx68kAlu:alu.ird[15]
pswS => always0.IN1
pswS => rxMux.DATAB
pswS => rxMux.DATAB
pswS => rxMux.DATAB
pswS => rxMux.DATAB
pswS => rxMux.DATAB
ftu[0] => Selector31.IN7
ftu[0] => Selector79.IN8
ftu[0] => fx68kAlu:alu.ftu[0]
ftu[1] => Selector30.IN7
ftu[1] => Selector78.IN8
ftu[1] => fx68kAlu:alu.ftu[1]
ftu[2] => Selector29.IN7
ftu[2] => Selector77.IN8
ftu[2] => fx68kAlu:alu.ftu[2]
ftu[3] => Selector28.IN7
ftu[3] => Selector76.IN8
ftu[3] => fx68kAlu:alu.ftu[3]
ftu[4] => Selector27.IN7
ftu[4] => Selector75.IN8
ftu[4] => fx68kAlu:alu.ftu[4]
ftu[5] => Selector26.IN7
ftu[5] => Selector74.IN8
ftu[5] => fx68kAlu:alu.ftu[5]
ftu[6] => Selector25.IN7
ftu[6] => Selector73.IN8
ftu[6] => fx68kAlu:alu.ftu[6]
ftu[7] => Selector24.IN7
ftu[7] => Selector72.IN8
ftu[7] => fx68kAlu:alu.ftu[7]
ftu[8] => Selector23.IN7
ftu[8] => Selector71.IN8
ftu[8] => fx68kAlu:alu.ftu[8]
ftu[9] => Selector22.IN7
ftu[9] => Selector70.IN8
ftu[9] => fx68kAlu:alu.ftu[9]
ftu[10] => Selector21.IN7
ftu[10] => Selector69.IN8
ftu[10] => fx68kAlu:alu.ftu[10]
ftu[11] => Selector20.IN7
ftu[11] => Selector68.IN8
ftu[11] => fx68kAlu:alu.ftu[11]
ftu[12] => Selector19.IN7
ftu[12] => Selector67.IN8
ftu[12] => fx68kAlu:alu.ftu[12]
ftu[13] => Selector18.IN7
ftu[13] => Selector66.IN8
ftu[13] => fx68kAlu:alu.ftu[13]
ftu[14] => Selector17.IN7
ftu[14] => Selector65.IN8
ftu[14] => fx68kAlu:alu.ftu[14]
ftu[15] => Selector16.IN7
ftu[15] => Selector64.IN8
ftu[15] => fx68kAlu:alu.ftu[15]
iEdb[0] => dataIo:dataIo.iEdb[0]
iEdb[1] => dataIo:dataIo.iEdb[1]
iEdb[2] => dataIo:dataIo.iEdb[2]
iEdb[3] => dataIo:dataIo.iEdb[3]
iEdb[4] => dataIo:dataIo.iEdb[4]
iEdb[5] => dataIo:dataIo.iEdb[5]
iEdb[6] => dataIo:dataIo.iEdb[6]
iEdb[7] => dataIo:dataIo.iEdb[7]
iEdb[8] => dataIo:dataIo.iEdb[8]
iEdb[9] => dataIo:dataIo.iEdb[9]
iEdb[10] => dataIo:dataIo.iEdb[10]
iEdb[11] => dataIo:dataIo.iEdb[11]
iEdb[12] => dataIo:dataIo.iEdb[12]
iEdb[13] => dataIo:dataIo.iEdb[13]
iEdb[14] => dataIo:dataIo.iEdb[14]
iEdb[15] => dataIo:dataIo.iEdb[15]
ccr[0] <= fx68kAlu:alu.ccr[0]
ccr[1] <= fx68kAlu:alu.ccr[1]
ccr[2] <= fx68kAlu:alu.ccr[2]
ccr[3] <= fx68kAlu:alu.ccr[3]
ccr[4] <= fx68kAlu:alu.ccr[4]
ccr[5] <= fx68kAlu:alu.ccr[5]
ccr[6] <= fx68kAlu:alu.ccr[6]
ccr[7] <= fx68kAlu:alu.ccr[7]
alue[0] <= fx68kAlu:alu.alue[0]
alue[1] <= fx68kAlu:alu.alue[1]
alue[2] <= fx68kAlu:alu.alue[2]
alue[3] <= fx68kAlu:alu.alue[3]
alue[4] <= fx68kAlu:alu.alue[4]
alue[5] <= fx68kAlu:alu.alue[5]
alue[6] <= fx68kAlu:alu.alue[6]
alue[7] <= fx68kAlu:alu.alue[7]
alue[8] <= fx68kAlu:alu.alue[8]
alue[9] <= fx68kAlu:alu.alue[9]
alue[10] <= fx68kAlu:alu.alue[10]
alue[11] <= fx68kAlu:alu.alue[11]
alue[12] <= fx68kAlu:alu.alue[12]
alue[13] <= fx68kAlu:alu.alue[13]
alue[14] <= fx68kAlu:alu.alue[14]
alue[15] <= fx68kAlu:alu.alue[15]
prenEmpty <= WideNor7.DB_MAX_OUTPUT_PORT_TYPE
au05z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
dcr4 <= dcr4~reg0.DB_MAX_OUTPUT_PORT_TYPE
ze <= fx68kAlu:alu.ze
aob0 <= aob[0].DB_MAX_OUTPUT_PORT_TYPE
AblOut[0] <= Abl[0].DB_MAX_OUTPUT_PORT_TYPE
AblOut[1] <= Abl[1].DB_MAX_OUTPUT_PORT_TYPE
AblOut[2] <= Abl[2].DB_MAX_OUTPUT_PORT_TYPE
AblOut[3] <= Abl[3].DB_MAX_OUTPUT_PORT_TYPE
AblOut[4] <= Abl[4].DB_MAX_OUTPUT_PORT_TYPE
AblOut[5] <= Abl[5].DB_MAX_OUTPUT_PORT_TYPE
AblOut[6] <= Abl[6].DB_MAX_OUTPUT_PORT_TYPE
AblOut[7] <= Abl[7].DB_MAX_OUTPUT_PORT_TYPE
AblOut[8] <= Abl[8].DB_MAX_OUTPUT_PORT_TYPE
AblOut[9] <= Abl[9].DB_MAX_OUTPUT_PORT_TYPE
AblOut[10] <= Abl[10].DB_MAX_OUTPUT_PORT_TYPE
AblOut[11] <= Abl[11].DB_MAX_OUTPUT_PORT_TYPE
AblOut[12] <= Abl[12].DB_MAX_OUTPUT_PORT_TYPE
AblOut[13] <= Abl[13].DB_MAX_OUTPUT_PORT_TYPE
AblOut[14] <= Abl[14].DB_MAX_OUTPUT_PORT_TYPE
AblOut[15] <= Abl[15].DB_MAX_OUTPUT_PORT_TYPE
Irc[0] <= dataIo:dataIo.Irc[0]
Irc[1] <= dataIo:dataIo.Irc[1]
Irc[2] <= dataIo:dataIo.Irc[2]
Irc[3] <= dataIo:dataIo.Irc[3]
Irc[4] <= dataIo:dataIo.Irc[4]
Irc[5] <= dataIo:dataIo.Irc[5]
Irc[6] <= dataIo:dataIo.Irc[6]
Irc[7] <= dataIo:dataIo.Irc[7]
Irc[8] <= dataIo:dataIo.Irc[8]
Irc[9] <= dataIo:dataIo.Irc[9]
Irc[10] <= dataIo:dataIo.Irc[10]
Irc[11] <= dataIo:dataIo.Irc[11]
Irc[12] <= dataIo:dataIo.Irc[12]
Irc[13] <= dataIo:dataIo.Irc[13]
Irc[14] <= dataIo:dataIo.Irc[14]
Irc[15] <= dataIo:dataIo.Irc[15]
oEdb[0] <= dataIo:dataIo.oEdb[0]
oEdb[1] <= dataIo:dataIo.oEdb[1]
oEdb[2] <= dataIo:dataIo.oEdb[2]
oEdb[3] <= dataIo:dataIo.oEdb[3]
oEdb[4] <= dataIo:dataIo.oEdb[4]
oEdb[5] <= dataIo:dataIo.oEdb[5]
oEdb[6] <= dataIo:dataIo.oEdb[6]
oEdb[7] <= dataIo:dataIo.oEdb[7]
oEdb[8] <= dataIo:dataIo.oEdb[8]
oEdb[9] <= dataIo:dataIo.oEdb[9]
oEdb[10] <= dataIo:dataIo.oEdb[10]
oEdb[11] <= dataIo:dataIo.oEdb[11]
oEdb[12] <= dataIo:dataIo.oEdb[12]
oEdb[13] <= dataIo:dataIo.oEdb[13]
oEdb[14] <= dataIo:dataIo.oEdb[14]
oEdb[15] <= dataIo:dataIo.oEdb[15]
eab[1] <= aob[1].DB_MAX_OUTPUT_PORT_TYPE
eab[2] <= aob[2].DB_MAX_OUTPUT_PORT_TYPE
eab[3] <= aob[3].DB_MAX_OUTPUT_PORT_TYPE
eab[4] <= aob[4].DB_MAX_OUTPUT_PORT_TYPE
eab[5] <= aob[5].DB_MAX_OUTPUT_PORT_TYPE
eab[6] <= aob[6].DB_MAX_OUTPUT_PORT_TYPE
eab[7] <= aob[7].DB_MAX_OUTPUT_PORT_TYPE
eab[8] <= aob[8].DB_MAX_OUTPUT_PORT_TYPE
eab[9] <= aob[9].DB_MAX_OUTPUT_PORT_TYPE
eab[10] <= aob[10].DB_MAX_OUTPUT_PORT_TYPE
eab[11] <= aob[11].DB_MAX_OUTPUT_PORT_TYPE
eab[12] <= aob[12].DB_MAX_OUTPUT_PORT_TYPE
eab[13] <= aob[13].DB_MAX_OUTPUT_PORT_TYPE
eab[14] <= aob[14].DB_MAX_OUTPUT_PORT_TYPE
eab[15] <= aob[15].DB_MAX_OUTPUT_PORT_TYPE
eab[16] <= aob[16].DB_MAX_OUTPUT_PORT_TYPE
eab[17] <= aob[17].DB_MAX_OUTPUT_PORT_TYPE
eab[18] <= aob[18].DB_MAX_OUTPUT_PORT_TYPE
eab[19] <= aob[19].DB_MAX_OUTPUT_PORT_TYPE
eab[20] <= aob[20].DB_MAX_OUTPUT_PORT_TYPE
eab[21] <= aob[21].DB_MAX_OUTPUT_PORT_TYPE
eab[22] <= aob[22].DB_MAX_OUTPUT_PORT_TYPE
eab[23] <= aob[23].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|pren:rmPren
mask[0] => hbit.OUTPUTSELECT
mask[0] => hbit.OUTPUTSELECT
mask[0] => hbit.OUTPUTSELECT
mask[0] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[12] => hbit.OUTPUTSELECT
mask[12] => hbit.OUTPUTSELECT
mask[12] => hbit.OUTPUTSELECT
mask[13] => hbit.OUTPUTSELECT
mask[13] => hbit.OUTPUTSELECT
mask[13] => hbit.OUTPUTSELECT
mask[14] => hbit.OUTPUTSELECT
mask[14] => hbit.OUTPUTSELECT
mask[15] => hbit.DATAA
mask[15] => hbit.DATAA
hbit[0] <= hbit.DB_MAX_OUTPUT_PORT_TYPE
hbit[1] <= hbit.DB_MAX_OUTPUT_PORT_TYPE
hbit[2] <= hbit.DB_MAX_OUTPUT_PORT_TYPE
hbit[3] <= hbit.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|onehotEncoder4:dcrDecoder
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
bitMap[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|dataIo:dataIo
Clks.enPhi2 => always0.IN1
Clks.enPhi2 => always0.IN1
Clks.enPhi1 => ~NO_FANOUT~
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => ~NO_FANOUT~
Clks.clk => dob[0].CLK
Clks.clk => dob[1].CLK
Clks.clk => dob[2].CLK
Clks.clk => dob[3].CLK
Clks.clk => dob[4].CLK
Clks.clk => dob[5].CLK
Clks.clk => dob[6].CLK
Clks.clk => dob[7].CLK
Clks.clk => dob[8].CLK
Clks.clk => dob[9].CLK
Clks.clk => dob[10].CLK
Clks.clk => dob[11].CLK
Clks.clk => dob[12].CLK
Clks.clk => dob[13].CLK
Clks.clk => dob[14].CLK
Clks.clk => dob[15].CLK
Clks.clk => byteCycle.CLK
Clks.clk => dbin[0]~reg0.CLK
Clks.clk => dbin[1]~reg0.CLK
Clks.clk => dbin[2]~reg0.CLK
Clks.clk => dbin[3]~reg0.CLK
Clks.clk => dbin[4]~reg0.CLK
Clks.clk => dbin[5]~reg0.CLK
Clks.clk => dbin[6]~reg0.CLK
Clks.clk => dbin[7]~reg0.CLK
Clks.clk => dbin[8]~reg0.CLK
Clks.clk => dbin[9]~reg0.CLK
Clks.clk => dbin[10]~reg0.CLK
Clks.clk => dbin[11]~reg0.CLK
Clks.clk => dbin[12]~reg0.CLK
Clks.clk => dbin[13]~reg0.CLK
Clks.clk => dbin[14]~reg0.CLK
Clks.clk => dbin[15]~reg0.CLK
Clks.clk => Irc[0]~reg0.CLK
Clks.clk => Irc[1]~reg0.CLK
Clks.clk => Irc[2]~reg0.CLK
Clks.clk => Irc[3]~reg0.CLK
Clks.clk => Irc[4]~reg0.CLK
Clks.clk => Irc[5]~reg0.CLK
Clks.clk => Irc[6]~reg0.CLK
Clks.clk => Irc[7]~reg0.CLK
Clks.clk => Irc[8]~reg0.CLK
Clks.clk => Irc[9]~reg0.CLK
Clks.clk => Irc[10]~reg0.CLK
Clks.clk => Irc[11]~reg0.CLK
Clks.clk => Irc[12]~reg0.CLK
Clks.clk => Irc[13]~reg0.CLK
Clks.clk => Irc[14]~reg0.CLK
Clks.clk => Irc[15]~reg0.CLK
Clks.clk => xToIrc.CLK
Clks.clk => xToDbin.CLK
Clks.clk => byteMux.CLK
Clks.clk => dbinNoLow.CLK
Clks.clk => dbinNoHigh.CLK
Clks.clk => isByte_T4.CLK
enT1 => xToDbin.OUTPUTSELECT
enT1 => xToIrc.OUTPUTSELECT
enT2 => ~NO_FANOUT~
enT3 => xToDbin.OUTPUTSELECT
enT3 => xToIrc.OUTPUTSELECT
enT3 => always1.IN0
enT3 => byteMux.ENA
enT3 => dbinNoLow.ENA
enT3 => dbinNoHigh.ENA
enT4 => byteCycle.ENA
enT4 => isByte_T4.ENA
Nanod.abdIsByte => ~NO_FANOUT~
Nanod.dblDbh => ~NO_FANOUT~
Nanod.dblDbd => ~NO_FANOUT~
Nanod.ablAbh => ~NO_FANOUT~
Nanod.ablAbd => ~NO_FANOUT~
Nanod.extAbh => ~NO_FANOUT~
Nanod.extDbh => ~NO_FANOUT~
Nanod.dbin2Dbd => ~NO_FANOUT~
Nanod.dbin2Abd => ~NO_FANOUT~
Nanod.au2Pc => ~NO_FANOUT~
Nanod.au2Ab => ~NO_FANOUT~
Nanod.au2Db => ~NO_FANOUT~
Nanod.alu2Abd => ~NO_FANOUT~
Nanod.alu2Dbd => ~NO_FANOUT~
Nanod.abd2Alub => ~NO_FANOUT~
Nanod.dbd2Alub => ~NO_FANOUT~
Nanod.alue2Dbd => ~NO_FANOUT~
Nanod.dbd2Alue => ~NO_FANOUT~
Nanod.dcr2Dbd => ~NO_FANOUT~
Nanod.abd2Dcr => ~NO_FANOUT~
Nanod.aluFinish => ~NO_FANOUT~
Nanod.aluInit => ~NO_FANOUT~
Nanod.aluActrl => ~NO_FANOUT~
Nanod.aluDctrl[0] => ~NO_FANOUT~
Nanod.aluDctrl[1] => ~NO_FANOUT~
Nanod.aluColumn[0] => ~NO_FANOUT~
Nanod.aluColumn[1] => ~NO_FANOUT~
Nanod.aluColumn[2] => ~NO_FANOUT~
Nanod.rxlDbl => ~NO_FANOUT~
Nanod.rz => ~NO_FANOUT~
Nanod.abl2ryl => ~NO_FANOUT~
Nanod.dbl2ryl => ~NO_FANOUT~
Nanod.ryh2abh => ~NO_FANOUT~
Nanod.ryh2dbh => ~NO_FANOUT~
Nanod.ryl2ab => ~NO_FANOUT~
Nanod.ryl2db => ~NO_FANOUT~
Nanod.abh2ryh => ~NO_FANOUT~
Nanod.dbh2ryh => ~NO_FANOUT~
Nanod.abh2rxh => ~NO_FANOUT~
Nanod.abl2rxl => ~NO_FANOUT~
Nanod.rxl2ab => ~NO_FANOUT~
Nanod.rxl2db => ~NO_FANOUT~
Nanod.dbh2rxh => ~NO_FANOUT~
Nanod.dbl2rxl => ~NO_FANOUT~
Nanod.rxh2abh => ~NO_FANOUT~
Nanod.rxh2dbh => ~NO_FANOUT~
Nanod.pchabh => ~NO_FANOUT~
Nanod.pclabl => ~NO_FANOUT~
Nanod.pcldbl => ~NO_FANOUT~
Nanod.pchdbh => ~NO_FANOUT~
Nanod.ssp => ~NO_FANOUT~
Nanod.reg2dbh => ~NO_FANOUT~
Nanod.reg2dbl => ~NO_FANOUT~
Nanod.dbl2reg => ~NO_FANOUT~
Nanod.dbh2reg => ~NO_FANOUT~
Nanod.reg2abh => ~NO_FANOUT~
Nanod.reg2abl => ~NO_FANOUT~
Nanod.abl2reg => ~NO_FANOUT~
Nanod.abh2reg => ~NO_FANOUT~
Nanod.dobCtrl[0] => ~NO_FANOUT~
Nanod.dobCtrl[1] => ~NO_FANOUT~
Nanod.updSsw => ~NO_FANOUT~
Nanod.aob2Ab => ~NO_FANOUT~
Nanod.au2Aob => ~NO_FANOUT~
Nanod.ab2Aob => ~NO_FANOUT~
Nanod.db2Aob => ~NO_FANOUT~
Nanod.ath2Abh => ~NO_FANOUT~
Nanod.ath2Dbh => ~NO_FANOUT~
Nanod.dbh2Ath => ~NO_FANOUT~
Nanod.abh2Ath => ~NO_FANOUT~
Nanod.atl2Dbl => ~NO_FANOUT~
Nanod.atl2Abl => ~NO_FANOUT~
Nanod.abl2Atl => ~NO_FANOUT~
Nanod.dbl2Atl => ~NO_FANOUT~
Nanod.toIrc => xToIrc.DATAB
Nanod.todbin => xToDbin.DATAB
Nanod.auCntrl[0] => ~NO_FANOUT~
Nanod.auCntrl[1] => ~NO_FANOUT~
Nanod.auCntrl[2] => ~NO_FANOUT~
Nanod.noSpAlign => ~NO_FANOUT~
Nanod.auClkEn => ~NO_FANOUT~
Nanod.Ir2Ird => ~NO_FANOUT~
Nanod.initST => ~NO_FANOUT~
Nanod.ssw2Ftu => ~NO_FANOUT~
Nanod.ird2Ftu => ~NO_FANOUT~
Nanod.pswIToFtu => ~NO_FANOUT~
Nanod.ftu2Ccr => ~NO_FANOUT~
Nanod.sr2Ftu => ~NO_FANOUT~
Nanod.ftu2Sr => ~NO_FANOUT~
Nanod.inl2psw => ~NO_FANOUT~
Nanod.updPren => ~NO_FANOUT~
Nanod.abl2Pren => ~NO_FANOUT~
Nanod.ftu2Abl => ~NO_FANOUT~
Nanod.ftu2Dbl => ~NO_FANOUT~
Nanod.const2Ftu => ~NO_FANOUT~
Nanod.tvn2Ftu => ~NO_FANOUT~
Nanod.clrTpend => ~NO_FANOUT~
Nanod.updTpend => ~NO_FANOUT~
Nanod.noHighByte => dob.IN1
Nanod.noHighByte => dbinNoHigh.DATAIN
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dbinNoLow.DATAIN
Nanod.isRmc => ~NO_FANOUT~
Nanod.busByte => byteMux.IN1
Nanod.busByte => byteCycle.IN0
Nanod.isWrite => ~NO_FANOUT~
Nanod.waitBusFinish => ~NO_FANOUT~
Nanod.permStart => ~NO_FANOUT~
Irdecod.inhibitCcr => ~NO_FANOUT~
Irdecod.macroTvn[0] => ~NO_FANOUT~
Irdecod.macroTvn[1] => ~NO_FANOUT~
Irdecod.macroTvn[2] => ~NO_FANOUT~
Irdecod.macroTvn[3] => ~NO_FANOUT~
Irdecod.macroTvn[4] => ~NO_FANOUT~
Irdecod.macroTvn[5] => ~NO_FANOUT~
Irdecod.ftuConst[0] => ~NO_FANOUT~
Irdecod.ftuConst[1] => ~NO_FANOUT~
Irdecod.ftuConst[2] => ~NO_FANOUT~
Irdecod.ftuConst[3] => ~NO_FANOUT~
Irdecod.ftuConst[4] => ~NO_FANOUT~
Irdecod.ftuConst[5] => ~NO_FANOUT~
Irdecod.ftuConst[6] => ~NO_FANOUT~
Irdecod.ftuConst[7] => ~NO_FANOUT~
Irdecod.ftuConst[8] => ~NO_FANOUT~
Irdecod.ftuConst[9] => ~NO_FANOUT~
Irdecod.ftuConst[10] => ~NO_FANOUT~
Irdecod.ftuConst[11] => ~NO_FANOUT~
Irdecod.ftuConst[12] => ~NO_FANOUT~
Irdecod.ftuConst[13] => ~NO_FANOUT~
Irdecod.ftuConst[14] => ~NO_FANOUT~
Irdecod.ftuConst[15] => ~NO_FANOUT~
Irdecod.ryIsAreg => ~NO_FANOUT~
Irdecod.rxIsAreg => ~NO_FANOUT~
Irdecod.ry[0] => ~NO_FANOUT~
Irdecod.ry[1] => ~NO_FANOUT~
Irdecod.ry[2] => ~NO_FANOUT~
Irdecod.rx[0] => ~NO_FANOUT~
Irdecod.rx[1] => ~NO_FANOUT~
Irdecod.rx[2] => ~NO_FANOUT~
Irdecod.isMovep => ~NO_FANOUT~
Irdecod.isByte => byteCycle.IN1
Irdecod.isByte => isByte_T4.DATAIN
Irdecod.movemPreDecr => ~NO_FANOUT~
Irdecod.rxIsMovem => ~NO_FANOUT~
Irdecod.rxIsUsp => ~NO_FANOUT~
Irdecod.ryIsDt => ~NO_FANOUT~
Irdecod.rxIsDt => ~NO_FANOUT~
Irdecod.toCcr => ~NO_FANOUT~
Irdecod.implicitSp => ~NO_FANOUT~
Irdecod.isTas => ~NO_FANOUT~
Irdecod.isPcRel => ~NO_FANOUT~
iEdb[0] => dbin.DATAA
iEdb[0] => dbin.DATAB
iEdb[0] => Irc[0]~reg0.DATAIN
iEdb[1] => dbin.DATAA
iEdb[1] => dbin.DATAB
iEdb[1] => Irc[1]~reg0.DATAIN
iEdb[2] => dbin.DATAA
iEdb[2] => dbin.DATAB
iEdb[2] => Irc[2]~reg0.DATAIN
iEdb[3] => dbin.DATAA
iEdb[3] => dbin.DATAB
iEdb[3] => Irc[3]~reg0.DATAIN
iEdb[4] => dbin.DATAA
iEdb[4] => dbin.DATAB
iEdb[4] => Irc[4]~reg0.DATAIN
iEdb[5] => dbin.DATAA
iEdb[5] => dbin.DATAB
iEdb[5] => Irc[5]~reg0.DATAIN
iEdb[6] => dbin.DATAA
iEdb[6] => dbin.DATAB
iEdb[6] => Irc[6]~reg0.DATAIN
iEdb[7] => dbin.DATAA
iEdb[7] => dbin.DATAB
iEdb[7] => Irc[7]~reg0.DATAIN
iEdb[8] => dbin.DATAB
iEdb[8] => dbin.DATAA
iEdb[8] => Irc[8]~reg0.DATAIN
iEdb[9] => dbin.DATAB
iEdb[9] => dbin.DATAA
iEdb[9] => Irc[9]~reg0.DATAIN
iEdb[10] => dbin.DATAB
iEdb[10] => dbin.DATAA
iEdb[10] => Irc[10]~reg0.DATAIN
iEdb[11] => dbin.DATAB
iEdb[11] => dbin.DATAA
iEdb[11] => Irc[11]~reg0.DATAIN
iEdb[12] => dbin.DATAB
iEdb[12] => dbin.DATAA
iEdb[12] => Irc[12]~reg0.DATAIN
iEdb[13] => dbin.DATAB
iEdb[13] => dbin.DATAA
iEdb[13] => Irc[13]~reg0.DATAIN
iEdb[14] => dbin.DATAB
iEdb[14] => dbin.DATAA
iEdb[14] => Irc[14]~reg0.DATAIN
iEdb[15] => dbin.DATAB
iEdb[15] => dbin.DATAA
iEdb[15] => Irc[15]~reg0.DATAIN
aob0 => byteMux.IN1
dobIdle => always1.IN1
dobInput[0] => dob.DATAA
dobInput[0] => dob.DATAB
dobInput[1] => dob.DATAA
dobInput[1] => dob.DATAB
dobInput[2] => dob.DATAA
dobInput[2] => dob.DATAB
dobInput[3] => dob.DATAA
dobInput[3] => dob.DATAB
dobInput[4] => dob.DATAA
dobInput[4] => dob.DATAB
dobInput[5] => dob.DATAA
dobInput[5] => dob.DATAB
dobInput[6] => dob.DATAA
dobInput[6] => dob.DATAB
dobInput[7] => dob.DATAA
dobInput[7] => dob.DATAB
dobInput[8] => dob.DATAB
dobInput[8] => dob.DATAA
dobInput[9] => dob.DATAB
dobInput[9] => dob.DATAA
dobInput[10] => dob.DATAB
dobInput[10] => dob.DATAA
dobInput[11] => dob.DATAB
dobInput[11] => dob.DATAA
dobInput[12] => dob.DATAB
dobInput[12] => dob.DATAA
dobInput[13] => dob.DATAB
dobInput[13] => dob.DATAA
dobInput[14] => dob.DATAB
dobInput[14] => dob.DATAA
dobInput[15] => dob.DATAB
dobInput[15] => dob.DATAA
Irc[0] <= Irc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[1] <= Irc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[2] <= Irc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[3] <= Irc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[4] <= Irc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[5] <= Irc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[6] <= Irc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[7] <= Irc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[8] <= Irc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[9] <= Irc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[10] <= Irc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[11] <= Irc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[12] <= Irc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[13] <= Irc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[14] <= Irc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[15] <= Irc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[0] <= dbin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[1] <= dbin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[2] <= dbin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[3] <= dbin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[4] <= dbin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[5] <= dbin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[6] <= dbin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[7] <= dbin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[8] <= dbin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[9] <= dbin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[10] <= dbin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[11] <= dbin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[12] <= dbin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[13] <= dbin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[14] <= dbin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[15] <= dbin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oEdb[0] <= dob[0].DB_MAX_OUTPUT_PORT_TYPE
oEdb[1] <= dob[1].DB_MAX_OUTPUT_PORT_TYPE
oEdb[2] <= dob[2].DB_MAX_OUTPUT_PORT_TYPE
oEdb[3] <= dob[3].DB_MAX_OUTPUT_PORT_TYPE
oEdb[4] <= dob[4].DB_MAX_OUTPUT_PORT_TYPE
oEdb[5] <= dob[5].DB_MAX_OUTPUT_PORT_TYPE
oEdb[6] <= dob[6].DB_MAX_OUTPUT_PORT_TYPE
oEdb[7] <= dob[7].DB_MAX_OUTPUT_PORT_TYPE
oEdb[8] <= dob[8].DB_MAX_OUTPUT_PORT_TYPE
oEdb[9] <= dob[9].DB_MAX_OUTPUT_PORT_TYPE
oEdb[10] <= dob[10].DB_MAX_OUTPUT_PORT_TYPE
oEdb[11] <= dob[11].DB_MAX_OUTPUT_PORT_TYPE
oEdb[12] <= dob[12].DB_MAX_OUTPUT_PORT_TYPE
oEdb[13] <= dob[13].DB_MAX_OUTPUT_PORT_TYPE
oEdb[14] <= dob[14].DB_MAX_OUTPUT_PORT_TYPE
oEdb[15] <= dob[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|fx68kAlu:alu
clk => pswCcr[0].CLK
clk => pswCcr[1].CLK
clk => pswCcr[2].CLK
clk => pswCcr[3].CLK
clk => pswCcr[4].CLK
clk => alue[0]~reg0.CLK
clk => alue[1]~reg0.CLK
clk => alue[2]~reg0.CLK
clk => alue[3]~reg0.CLK
clk => alue[4]~reg0.CLK
clk => alue[5]~reg0.CLK
clk => alue[6]~reg0.CLK
clk => alue[7]~reg0.CLK
clk => alue[8]~reg0.CLK
clk => alue[9]~reg0.CLK
clk => alue[10]~reg0.CLK
clk => alue[11]~reg0.CLK
clk => alue[12]~reg0.CLK
clk => alue[13]~reg0.CLK
clk => alue[14]~reg0.CLK
clk => alue[15]~reg0.CLK
clk => ccrCore[0].CLK
clk => ccrCore[2].CLK
clk => coreH.CLK
clk => aluLatch[0].CLK
clk => aluLatch[1].CLK
clk => aluLatch[2].CLK
clk => aluLatch[3].CLK
clk => aluLatch[4].CLK
clk => aluLatch[5].CLK
clk => aluLatch[6].CLK
clk => aluLatch[7].CLK
clk => aluLatch[8].CLK
clk => aluLatch[9].CLK
clk => aluLatch[10].CLK
clk => aluLatch[11].CLK
clk => aluLatch[12].CLK
clk => aluLatch[13].CLK
clk => aluLatch[14].CLK
clk => aluLatch[15].CLK
clk => bcdOverf.CLK
clk => bcdCarry.CLK
clk => bcdLatch[0].CLK
clk => bcdLatch[1].CLK
clk => bcdLatch[2].CLK
clk => bcdLatch[3].CLK
clk => bcdLatch[4].CLK
clk => bcdLatch[5].CLK
clk => bcdLatch[6].CLK
clk => bcdLatch[7].CLK
clk => oper[0].CLK
clk => oper[1].CLK
clk => oper[2].CLK
clk => oper[3].CLK
clk => oper[4].CLK
clk => ccrMask[0].CLK
clk => ccrMask[1].CLK
clk => ccrMask[2].CLK
clk => ccrMask[3].CLK
clk => ccrMask[4].CLK
clk => isLong.CLK
clk => isByte.CLK
clk => rIrd8.CLK
clk => noCcrEn.CLK
clk => isArX.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
clk => row[10].CLK
clk => row[11].CLK
clk => row[12].CLK
clk => row[13].CLK
clk => row[14].CLK
clk => row[15].CLK
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
enT1 => bcdOverf.ENA
enT1 => bcdCarry.ENA
enT1 => bcdLatch[0].ENA
enT1 => bcdLatch[1].ENA
enT1 => bcdLatch[2].ENA
enT1 => bcdLatch[3].ENA
enT1 => bcdLatch[4].ENA
enT1 => bcdLatch[5].ENA
enT1 => bcdLatch[6].ENA
enT1 => bcdLatch[7].ENA
enT3 => isByte.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => coreH.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => always8.IN0
enT3 => always8.IN1
enT3 => ccrCore[0].ENA
enT3 => ccrCore[2].ENA
enT3 => aluLatch[8].ENA
enT3 => aluLatch[9].ENA
enT3 => aluLatch[10].ENA
enT3 => aluLatch[11].ENA
enT3 => aluLatch[12].ENA
enT3 => aluLatch[13].ENA
enT3 => aluLatch[14].ENA
enT3 => aluLatch[15].ENA
enT3 => rIrd8.ENA
enT3 => noCcrEn.ENA
enT3 => isArX.ENA
enT3 => row[0].ENA
enT3 => row[1].ENA
enT3 => row[2].ENA
enT3 => row[3].ENA
enT3 => row[4].ENA
enT3 => row[5].ENA
enT3 => row[6].ENA
enT3 => row[7].ENA
enT3 => row[8].ENA
enT3 => row[9].ENA
enT3 => row[10].ENA
enT3 => row[11].ENA
enT3 => row[12].ENA
enT3 => row[13].ENA
enT3 => row[14].ENA
enT3 => row[15].ENA
enT4 => isLong.OUTPUTSELECT
enT4 => oper[0].ENA
enT4 => oper[1].ENA
enT4 => oper[2].ENA
enT4 => oper[3].ENA
enT4 => oper[4].ENA
enT4 => ccrMask[0].ENA
enT4 => ccrMask[1].ENA
enT4 => ccrMask[2].ENA
enT4 => ccrMask[3].ENA
enT4 => ccrMask[4].ENA
ird[0] => ird[0].IN1
ird[1] => ird[1].IN1
ird[2] => ird[2].IN1
ird[3] => ird[3].IN1
ird[4] => ird[4].IN1
ird[5] => ird[5].IN1
ird[6] => ird[6].IN1
ird[7] => ird[7].IN1
ird[8] => ird[8].IN1
ird[9] => ird[9].IN1
ird[10] => ird[10].IN1
ird[11] => ird[11].IN1
ird[12] => ird[12].IN1
ird[13] => ird[13].IN1
ird[14] => ird[14].IN1
ird[15] => ird[15].IN1
aluColumn[0] => aluGetOp:aluGetOp.col[0]
aluColumn[0] => ccrTable:ccrTable.col[0]
aluColumn[0] => WideOr7.IN0
aluColumn[0] => Equal5.IN1
aluColumn[0] => Equal6.IN0
aluColumn[1] => aluGetOp:aluGetOp.col[1]
aluColumn[1] => ccrTable:ccrTable.col[1]
aluColumn[1] => Selector2.IN53
aluColumn[1] => WideOr7.IN1
aluColumn[1] => Equal5.IN31
aluColumn[1] => Equal6.IN31
aluColumn[2] => aluGetOp:aluGetOp.col[2]
aluColumn[2] => ccrTable:ccrTable.col[2]
aluColumn[2] => WideOr7.IN2
aluColumn[2] => Equal5.IN0
aluColumn[2] => Equal6.IN30
aluDataCtrl[0] => Mux0.IN4
aluDataCtrl[0] => Mux1.IN4
aluDataCtrl[0] => Mux2.IN4
aluDataCtrl[0] => Mux3.IN4
aluDataCtrl[0] => Mux4.IN4
aluDataCtrl[0] => Mux5.IN4
aluDataCtrl[0] => Mux6.IN4
aluDataCtrl[0] => Mux7.IN4
aluDataCtrl[0] => Mux8.IN4
aluDataCtrl[0] => Mux9.IN4
aluDataCtrl[0] => Mux10.IN4
aluDataCtrl[0] => Mux11.IN4
aluDataCtrl[0] => Mux12.IN4
aluDataCtrl[0] => Mux13.IN4
aluDataCtrl[0] => Mux14.IN4
aluDataCtrl[0] => Mux15.IN4
aluDataCtrl[0] => Equal0.IN1
aluDataCtrl[1] => Mux0.IN3
aluDataCtrl[1] => Mux1.IN3
aluDataCtrl[1] => Mux2.IN3
aluDataCtrl[1] => Mux3.IN3
aluDataCtrl[1] => Mux4.IN3
aluDataCtrl[1] => Mux5.IN3
aluDataCtrl[1] => Mux6.IN3
aluDataCtrl[1] => Mux7.IN3
aluDataCtrl[1] => Mux8.IN3
aluDataCtrl[1] => Mux9.IN3
aluDataCtrl[1] => Mux10.IN3
aluDataCtrl[1] => Mux11.IN3
aluDataCtrl[1] => Mux12.IN3
aluDataCtrl[1] => Mux13.IN3
aluDataCtrl[1] => Mux14.IN3
aluDataCtrl[1] => Mux15.IN3
aluDataCtrl[1] => Equal0.IN0
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
ftu2Ccr => always8.IN1
init => always8.IN0
finish => ccrTable:ccrTable.finish
finish => always7.IN1
finish => always8.IN1
aluIsByte => isByte.DATAB
ftu[0] => pswCcr.DATAB
ftu[1] => pswCcr.DATAB
ftu[2] => pswCcr.DATAB
ftu[3] => pswCcr.DATAB
ftu[4] => pswCcr.DATAB
ftu[5] => ~NO_FANOUT~
ftu[6] => ~NO_FANOUT~
ftu[7] => ~NO_FANOUT~
ftu[8] => ~NO_FANOUT~
ftu[9] => ~NO_FANOUT~
ftu[10] => ~NO_FANOUT~
ftu[11] => ~NO_FANOUT~
ftu[12] => ~NO_FANOUT~
ftu[13] => ~NO_FANOUT~
ftu[14] => ~NO_FANOUT~
ftu[15] => ~NO_FANOUT~
alub[0] => aOperand.DATAB
alub[1] => aOperand.DATAB
alub[2] => aOperand.DATAB
alub[3] => aOperand.DATAB
alub[4] => aOperand.DATAB
alub[5] => aOperand.DATAB
alub[6] => aOperand.DATAB
alub[7] => aOperand.DATAB
alub[8] => aOperand.DATAB
alub[9] => aOperand.DATAB
alub[10] => aOperand.DATAB
alub[11] => aOperand.DATAB
alub[12] => aOperand.DATAB
alub[13] => aOperand.DATAB
alub[14] => aOperand.DATAB
alub[15] => aOperand.DATAB
iDataBus[0] => Mux15.IN5
iDataBus[0] => alue.DATAB
iDataBus[1] => Mux14.IN5
iDataBus[1] => alue.DATAB
iDataBus[2] => Mux13.IN5
iDataBus[2] => alue.DATAB
iDataBus[3] => Mux12.IN5
iDataBus[3] => alue.DATAB
iDataBus[4] => Mux11.IN5
iDataBus[4] => alue.DATAB
iDataBus[5] => Mux10.IN5
iDataBus[5] => alue.DATAB
iDataBus[6] => Mux9.IN5
iDataBus[6] => alue.DATAB
iDataBus[7] => Mux8.IN5
iDataBus[7] => alue.DATAB
iDataBus[8] => Mux7.IN5
iDataBus[8] => alue.DATAB
iDataBus[9] => Mux6.IN5
iDataBus[9] => alue.DATAB
iDataBus[10] => Mux5.IN5
iDataBus[10] => alue.DATAB
iDataBus[11] => Mux4.IN5
iDataBus[11] => alue.DATAB
iDataBus[12] => Mux3.IN5
iDataBus[12] => alue.DATAB
iDataBus[13] => Mux2.IN5
iDataBus[13] => alue.DATAB
iDataBus[14] => Mux1.IN5
iDataBus[14] => alue.DATAB
iDataBus[15] => Mux0.IN5
iDataBus[15] => alue.DATAB
iAddrBus[0] => aOperand.DATAA
iAddrBus[1] => aOperand.DATAA
iAddrBus[2] => aOperand.DATAA
iAddrBus[3] => aOperand.DATAA
iAddrBus[4] => aOperand.DATAA
iAddrBus[5] => aOperand.DATAA
iAddrBus[6] => aOperand.DATAA
iAddrBus[7] => aOperand.DATAA
iAddrBus[8] => aOperand.DATAA
iAddrBus[9] => aOperand.DATAA
iAddrBus[10] => aOperand.DATAA
iAddrBus[11] => aOperand.DATAA
iAddrBus[12] => aOperand.DATAA
iAddrBus[13] => aOperand.DATAA
iAddrBus[14] => aOperand.DATAA
iAddrBus[15] => aOperand.DATAA
ze <= ccrCore[2].DB_MAX_OUTPUT_PORT_TYPE
alue[0] <= alue[0].DB_MAX_OUTPUT_PORT_TYPE
alue[1] <= alue[1].DB_MAX_OUTPUT_PORT_TYPE
alue[2] <= alue[2].DB_MAX_OUTPUT_PORT_TYPE
alue[3] <= alue[3].DB_MAX_OUTPUT_PORT_TYPE
alue[4] <= alue[4].DB_MAX_OUTPUT_PORT_TYPE
alue[5] <= alue[5].DB_MAX_OUTPUT_PORT_TYPE
alue[6] <= alue[6].DB_MAX_OUTPUT_PORT_TYPE
alue[7] <= alue[7].DB_MAX_OUTPUT_PORT_TYPE
alue[8] <= alue[8].DB_MAX_OUTPUT_PORT_TYPE
alue[9] <= alue[9].DB_MAX_OUTPUT_PORT_TYPE
alue[10] <= alue[10].DB_MAX_OUTPUT_PORT_TYPE
alue[11] <= alue[11].DB_MAX_OUTPUT_PORT_TYPE
alue[12] <= alue[12].DB_MAX_OUTPUT_PORT_TYPE
alue[13] <= alue[13].DB_MAX_OUTPUT_PORT_TYPE
alue[14] <= alue[14].DB_MAX_OUTPUT_PORT_TYPE
alue[15] <= alue[15].DB_MAX_OUTPUT_PORT_TYPE
ccr[0] <= pswCcr[0].DB_MAX_OUTPUT_PORT_TYPE
ccr[1] <= pswCcr[1].DB_MAX_OUTPUT_PORT_TYPE
ccr[2] <= pswCcr[2].DB_MAX_OUTPUT_PORT_TYPE
ccr[3] <= pswCcr[3].DB_MAX_OUTPUT_PORT_TYPE
ccr[4] <= pswCcr[4].DB_MAX_OUTPUT_PORT_TYPE
ccr[5] <= <GND>
ccr[6] <= <GND>
ccr[7] <= <GND>
aluOut[0] <= aluLatch[0].DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluLatch[1].DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluLatch[2].DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluLatch[3].DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluLatch[4].DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluLatch[5].DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluLatch[6].DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluLatch[7].DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluLatch[8].DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluLatch[9].DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluLatch[10].DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluLatch[11].DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluLatch[12].DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluLatch[13].DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluLatch[14].DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluLatch[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder
ird[0] => ~NO_FANOUT~
ird[1] => ~NO_FANOUT~
ird[2] => ~NO_FANOUT~
ird[3] => stype.DATAA
ird[3] => Equal1.IN0
ird[4] => stype.DATAA
ird[4] => Equal0.IN1
ird[4] => Equal1.IN2
ird[5] => Equal0.IN0
ird[5] => Equal1.IN1
ird[6] => size11.IN0
ird[6] => Equal3.IN0
ird[7] => size11.IN1
ird[7] => row.DATAB
ird[7] => row.DATAB
ird[7] => Mux0.IN10
ird[7] => Mux1.IN7
ird[7] => row.DATAB
ird[7] => row.DATAB
ird[7] => Equal3.IN2
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => always1.IN1
ird[8] => always1.IN1
ird[8] => Decoder1.IN2
ird[8] => Mux9.IN19
ird[8] => row.DATAA
ird[8] => row.DATAA
ird[8] => Equal3.IN1
ird[9] => Decoder0.IN2
ird[9] => Mux0.IN9
ird[9] => Mux1.IN10
ird[9] => stype.DATAB
ird[10] => Decoder0.IN1
ird[10] => Mux0.IN8
ird[10] => Mux1.IN9
ird[10] => stype.DATAB
ird[11] => Decoder0.IN0
ird[11] => Mux0.IN7
ird[11] => Mux1.IN8
ird[12] => Mux2.IN18
ird[12] => Mux3.IN19
ird[12] => Mux4.IN19
ird[12] => Decoder2.IN3
ird[12] => Mux5.IN19
ird[12] => Mux6.IN19
ird[12] => Mux7.IN19
ird[12] => Mux8.IN19
ird[12] => Mux9.IN18
ird[12] => Mux10.IN19
ird[12] => Mux11.IN19
ird[12] => Mux12.IN19
ird[12] => Mux13.IN19
ird[12] => noCcrEn.IN1
ird[12] => Equal2.IN1
ird[13] => Mux2.IN17
ird[13] => Mux3.IN18
ird[13] => Mux4.IN18
ird[13] => Decoder2.IN2
ird[13] => Mux5.IN18
ird[13] => Mux6.IN18
ird[13] => Mux7.IN18
ird[13] => Mux8.IN18
ird[13] => Mux9.IN17
ird[13] => Mux10.IN18
ird[13] => Mux11.IN18
ird[13] => Mux12.IN18
ird[13] => Mux13.IN18
ird[13] => noCcrEn.IN1
ird[13] => noCcrEn.IN0
ird[13] => Equal2.IN3
ird[14] => Mux2.IN16
ird[14] => Mux3.IN17
ird[14] => Mux4.IN17
ird[14] => Decoder2.IN1
ird[14] => Mux5.IN17
ird[14] => Mux6.IN17
ird[14] => Mux7.IN17
ird[14] => Mux8.IN17
ird[14] => Mux9.IN16
ird[14] => Mux10.IN17
ird[14] => Mux11.IN17
ird[14] => Mux12.IN17
ird[14] => Mux13.IN17
ird[14] => Equal2.IN0
ird[14] => noCcrEn.IN0
ird[15] => Mux2.IN15
ird[15] => Mux3.IN16
ird[15] => Mux4.IN16
ird[15] => Decoder2.IN0
ird[15] => Mux5.IN16
ird[15] => Mux6.IN16
ird[15] => Mux7.IN16
ird[15] => Mux8.IN16
ird[15] => Mux9.IN15
ird[15] => Mux10.IN16
ird[15] => Mux11.IN16
ird[15] => Mux12.IN16
ird[15] => Mux13.IN16
ird[15] => noCcrEn.IN1
ird[15] => Equal2.IN2
ird[15] => noCcrEn.IN1
row[0] <= <GND>
row[1] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
row[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
row[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
row[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
row[12] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[13] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
row[14] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
row[15] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
noCcrEn <= noCcrEn.DB_MAX_OUTPUT_PORT_TYPE
isArX <= isArX.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp
row[0] => ~NO_FANOUT~
row[1] => Selector6.IN11
row[1] => Selector7.IN16
row[1] => Selector8.IN17
row[1] => Selector9.IN19
row[1] => Selector10.IN16
row[2] => WideOr1.IN0
row[2] => Selector7.IN15
row[2] => Selector8.IN16
row[2] => Selector9.IN18
row[2] => Selector10.IN15
row[3] => Selector6.IN10
row[3] => Selector7.IN14
row[3] => aluOp.IN0
row[3] => Selector9.IN17
row[3] => Selector10.IN14
row[4] => WideOr1.IN1
row[4] => Selector7.IN13
row[4] => Selector8.IN15
row[4] => Selector9.IN16
row[4] => aluOp.IN0
row[5] => aluOp.IN0
row[5] => WideOr4.IN0
row[5] => WideOr6.IN0
row[6] => aluOp.IN1
row[6] => WideOr4.IN1
row[6] => WideOr6.IN1
row[7] => Selector6.IN9
row[7] => WideOr2.IN0
row[7] => Selector8.IN14
row[7] => Selector9.IN15
row[7] => WideOr6.IN2
row[8] => Selector6.IN8
row[8] => WideOr2.IN1
row[8] => Selector8.IN13
row[8] => WideOr5.IN0
row[8] => Selector10.IN13
row[9] => Selector6.IN7
row[9] => WideOr2.IN2
row[9] => Selector8.IN12
row[9] => Selector9.IN14
row[9] => Selector10.IN12
row[10] => Selector6.IN6
row[10] => Selector7.IN12
row[10] => WideOr4.IN2
row[10] => Selector9.IN13
row[10] => Selector10.IN11
row[11] => Selector6.IN5
row[11] => Selector7.IN11
row[11] => Selector8.IN11
row[11] => Selector9.IN12
row[11] => Selector10.IN10
row[12] => WideOr1.IN2
row[12] => WideOr3.IN0
row[12] => aluOp.IN1
row[12] => WideOr5.IN1
row[12] => WideOr6.IN3
row[13] => WideOr1.IN3
row[13] => WideOr3.IN1
row[13] => WideOr4.IN3
row[13] => WideOr5.IN2
row[13] => aluOp.IN1
row[14] => WideOr1.IN4
row[14] => WideOr3.IN2
row[14] => WideOr4.IN4
row[14] => WideOr5.IN3
row[14] => Selector10.IN9
row[15] => WideOr1.IN5
row[15] => Selector7.IN10
row[15] => Selector8.IN10
row[15] => WideOr5.IN4
row[15] => WideOr6.IN4
col[0] => Decoder0.IN1
col[0] => aluOp.OUTPUTSELECT
col[0] => Decoder1.IN2
col[0] => Equal2.IN63
col[0] => Equal3.IN63
col[0] => Selector7.IN17
col[0] => Selector10.IN19
col[0] => Selector7.IN18
col[0] => Selector8.IN19
col[0] => Selector7.IN19
col[0] => Selector7.IN3
col[0] => Selector8.IN3
col[0] => Selector8.IN4
col[0] => Selector10.IN3
col[0] => Equal0.IN31
col[0] => Equal1.IN1
col[1] => Decoder1.IN1
col[1] => Equal2.IN62
col[1] => Equal3.IN62
col[1] => Equal0.IN30
col[1] => Equal1.IN0
col[2] => Decoder0.IN0
col[2] => Decoder1.IN0
col[2] => Equal2.IN61
col[2] => Equal3.IN61
col[2] => Selector6.IN12
col[2] => Selector8.IN18
col[2] => Selector10.IN17
col[2] => Selector10.IN18
col[2] => Selector6.IN13
col[2] => Selector6.IN14
col[2] => Selector6.IN15
col[2] => Selector6.IN16
col[2] => Selector6.IN17
col[2] => Selector9.IN2
col[2] => Selector9.IN3
col[2] => Selector9.IN4
col[2] => Selector10.IN2
col[2] => Equal0.IN0
col[2] => Equal1.IN31
isCorf => aluOp.DATAB
aluOp[0] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[2] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
aluOp[3] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[4] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable
col[0] => Mux0.IN10
col[0] => Mux1.IN8
col[0] => Mux2.IN9
col[0] => Mux3.IN8
col[0] => Mux4.IN8
col[0] => Equal0.IN30
col[1] => Mux0.IN9
col[1] => Mux1.IN7
col[1] => Mux2.IN8
col[1] => Mux3.IN7
col[1] => Mux4.IN7
col[1] => Equal0.IN60
col[2] => Mux0.IN8
col[2] => Mux1.IN6
col[2] => Mux2.IN7
col[2] => Mux3.IN6
col[2] => Mux4.IN6
col[2] => Equal0.IN29
row[0] => Equal5.IN31
row[0] => Equal6.IN31
row[0] => Equal7.IN31
row[1] => WideOr1.IN0
row[1] => Equal5.IN30
row[1] => Equal6.IN30
row[1] => Equal7.IN30
row[1] => Mux1.IN9
row[1] => Mux2.IN10
row[1] => Mux3.IN9
row[1] => Mux4.IN9
row[2] => WideOr0.IN0
row[2] => WideOr1.IN1
row[2] => Equal5.IN29
row[2] => Equal6.IN29
row[2] => Equal7.IN29
row[3] => WideOr0.IN1
row[3] => ccrMask.IN0
row[3] => Equal5.IN28
row[3] => Equal6.IN28
row[3] => Equal7.IN28
row[4] => WideOr1.IN2
row[4] => Equal5.IN27
row[4] => Equal6.IN27
row[4] => Equal7.IN27
row[5] => WideOr0.IN2
row[5] => WideOr1.IN3
row[5] => Equal5.IN26
row[5] => Equal6.IN26
row[5] => Equal7.IN26
row[6] => WideOr1.IN4
row[6] => Equal5.IN25
row[6] => Equal6.IN25
row[6] => Equal7.IN25
row[7] => WideOr1.IN5
row[7] => Equal5.IN24
row[7] => Equal6.IN24
row[7] => Equal7.IN24
row[7] => ccrMask1[1].DATAB
row[7] => ccrMask1[0].DATAB
row[8] => WideOr1.IN6
row[8] => Equal5.IN23
row[8] => Equal6.IN23
row[8] => Equal7.IN23
row[9] => WideOr0.IN3
row[9] => ccrMask.IN1
row[9] => Equal5.IN22
row[9] => Equal6.IN22
row[9] => Equal7.IN22
row[10] => WideOr0.IN4
row[10] => WideOr1.IN7
row[10] => Equal5.IN21
row[10] => Equal6.IN21
row[10] => Equal7.IN21
row[11] => WideOr1.IN8
row[11] => Equal5.IN20
row[11] => Equal6.IN20
row[11] => Equal7.IN20
row[12] => WideOr0.IN5
row[12] => WideOr1.IN9
row[12] => Equal5.IN19
row[12] => Equal6.IN19
row[12] => Equal7.IN19
row[13] => WideOr1.IN10
row[13] => Equal5.IN18
row[13] => Equal6.IN18
row[13] => Equal7.IN18
row[13] => ccrMask1.IN0
row[14] => WideOr1.IN11
row[14] => Equal5.IN17
row[14] => Equal6.IN17
row[14] => Equal7.IN17
row[14] => ccrMask1.IN1
row[15] => Selector0.IN5
row[15] => Equal5.IN16
row[15] => Equal6.IN16
row[15] => Equal7.IN16
row[15] => Mux1.IN4
row[15] => Mux1.IN5
row[15] => Mux3.IN4
row[15] => Mux3.IN5
row[15] => Mux4.IN4
row[15] => Mux4.IN5
finish => ccrMask1[3].OUTPUTSELECT
finish => ccrMask1[1].OUTPUTSELECT
finish => ccrMask1[0].OUTPUTSELECT
ccrMask[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter
data[0] => result.DATAA
data[0] => result.DATAB
data[0] => result.DATAB
data[1] => result.DATAA
data[1] => result.DATAB
data[1] => result.DATAB
data[1] => result.DATAB
data[2] => result.DATAA
data[2] => result.DATAB
data[2] => result.DATAB
data[2] => result.DATAB
data[3] => result.DATAA
data[3] => result.DATAB
data[3] => result.DATAB
data[3] => result.DATAB
data[4] => result.DATAA
data[4] => result.DATAB
data[4] => result.DATAB
data[4] => result.DATAB
data[5] => result.DATAA
data[5] => result.DATAB
data[5] => result.DATAB
data[5] => result.DATAB
data[6] => result.DATAA
data[6] => result.DATAB
data[6] => result.DATAB
data[6] => result.DATAB
data[7] => result.DATAA
data[7] => result.DATAB
data[7] => result.DATAB
data[7] => result.DATAB
data[8] => tdata[8].DATAA
data[9] => result.DATAA
data[9] => result.DATAB
data[9] => result.DATAB
data[9] => result.DATAB
data[10] => result.DATAA
data[10] => result.DATAB
data[10] => result.DATAB
data[10] => result.DATAB
data[11] => result.DATAA
data[11] => result.DATAB
data[11] => result.DATAB
data[11] => result.DATAB
data[12] => result.DATAA
data[12] => result.DATAB
data[12] => result.DATAB
data[12] => result.DATAB
data[13] => result.DATAA
data[13] => result.DATAB
data[13] => result.DATAB
data[13] => result.DATAB
data[14] => result.DATAA
data[14] => result.DATAB
data[14] => result.DATAB
data[14] => result.DATAB
data[15] => result.DATAA
data[15] => result.DATAB
data[15] => result.DATAB
data[16] => tdata.DATAA
data[16] => tdata[16].DATAB
data[17] => result.DATAA
data[17] => result.DATAB
data[17] => result.DATAB
data[17] => result.DATAB
data[18] => result.DATAA
data[18] => result.DATAB
data[18] => result.DATAB
data[18] => result.DATAB
data[19] => result.DATAA
data[19] => result.DATAB
data[19] => result.DATAB
data[19] => result.DATAB
data[20] => result.DATAA
data[20] => result.DATAB
data[20] => result.DATAB
data[20] => result.DATAB
data[21] => result.DATAA
data[21] => result.DATAB
data[21] => result.DATAB
data[21] => result.DATAB
data[22] => result.DATAA
data[22] => result.DATAB
data[22] => result.DATAB
data[22] => result.DATAB
data[23] => result.DATAA
data[23] => result.DATAB
data[23] => result.DATAB
data[23] => result.DATAB
data[24] => result.DATAA
data[24] => result.DATAB
data[24] => result.DATAB
data[24] => result.DATAB
data[25] => result.DATAA
data[25] => result.DATAB
data[25] => result.DATAB
data[25] => result.DATAB
data[26] => result.DATAA
data[26] => result.DATAB
data[26] => result.DATAB
data[26] => result.DATAB
data[27] => result.DATAA
data[27] => result.DATAB
data[27] => result.DATAB
data[27] => result.DATAB
data[28] => result.DATAA
data[28] => result.DATAB
data[28] => result.DATAB
data[28] => result.DATAB
data[29] => result.DATAA
data[29] => result.DATAB
data[29] => result.DATAB
data[29] => result.DATAB
data[30] => result.DATAA
data[30] => result.DATAB
data[30] => result.DATAB
data[30] => result.DATAB
data[31] => result.DATAB
data[31] => result.DATAB
data[31] => result.DATAB
isByte => always0.IN0
isLong => always0.IN0
swapWords => always1.IN0
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
dir => always0.IN1
dir => always0.IN1
dir => always1.IN1
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
cin => tdata.DATAB
cin => tdata[8].DATAB
cin => result.DATAB
cin => result.DATAA
cin => result.DATAB
cin => result.DATAB
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf
binResult[0] => bcdResult[0].DATAIN
binResult[1] => gt9.IN0
binResult[1] => Add0.IN12
binResult[1] => Add2.IN14
binResult[2] => gt9.IN1
binResult[2] => Add0.IN11
binResult[2] => Add2.IN13
binResult[3] => gt9.IN1
binResult[3] => Add0.IN10
binResult[3] => Add2.IN12
binResult[4] => Add0.IN9
binResult[4] => Add2.IN11
binResult[5] => Add0.IN8
binResult[5] => Add2.IN10
binResult[6] => Add0.IN7
binResult[6] => Add2.IN9
binResult[7] => Add0.IN6
binResult[7] => Add2.IN8
binResult[7] => ov.IN1
binResult[7] => ov.IN1
bAdd => comb.OUTPUTSELECT
bAdd => comb.OUTPUTSELECT
bAdd => htemp[8].OUTPUTSELECT
bAdd => htemp[7].OUTPUTSELECT
bAdd => htemp[6].OUTPUTSELECT
bAdd => htemp[5].OUTPUTSELECT
bAdd => htemp.OUTPUTSELECT
bAdd => htemp.OUTPUTSELECT
bAdd => htemp.OUTPUTSELECT
bAdd => hNib[4].OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => ov.OUTPUTSELECT
cin => highC.IN1
cin => dC.IN1
hCarry => lowC.IN1
bcdResult[0] <= binResult[0].DB_MAX_OUTPUT_PORT_TYPE
bcdResult[1] <= htemp.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[2] <= htemp.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[3] <= htemp.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[4] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[5] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[6] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[7] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
dC <= dC.DB_MAX_OUTPUT_PORT_TYPE
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|nDecoder3:nDecoder
Clks.enPhi2 => ~NO_FANOUT~
Clks.enPhi1 => ~NO_FANOUT~
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => ~NO_FANOUT~
Clks.clk => Nanod.abl2ryl~reg0.CLK
Clks.clk => Nanod.dbl2ryl~reg0.CLK
Clks.clk => Nanod.ryh2abh~reg0.CLK
Clks.clk => Nanod.ryh2dbh~reg0.CLK
Clks.clk => Nanod.ryl2ab~reg0.CLK
Clks.clk => Nanod.ryl2db~reg0.CLK
Clks.clk => Nanod.abh2ryh~reg0.CLK
Clks.clk => Nanod.dbh2ryh~reg0.CLK
Clks.clk => Nanod.abh2rxh~reg0.CLK
Clks.clk => Nanod.abl2rxl~reg0.CLK
Clks.clk => Nanod.rxl2ab~reg0.CLK
Clks.clk => Nanod.rxl2db~reg0.CLK
Clks.clk => Nanod.dbh2rxh~reg0.CLK
Clks.clk => Nanod.dbl2rxl~reg0.CLK
Clks.clk => Nanod.rxh2abh~reg0.CLK
Clks.clk => Nanod.rxh2dbh~reg0.CLK
Clks.clk => Nanod.isRmc~reg0.CLK
Clks.clk => Nanod.dblDbh~reg0.CLK
Clks.clk => Nanod.dblDbd~reg0.CLK
Clks.clk => Nanod.ablAbh~reg0.CLK
Clks.clk => Nanod.ablAbd~reg0.CLK
Clks.clk => Nanod.extAbh~reg0.CLK
Clks.clk => Nanod.extDbh~reg0.CLK
Clks.clk => Nanod.alu2Abd~reg0.CLK
Clks.clk => Nanod.alu2Dbd~reg0.CLK
Clks.clk => Nanod.abd2Alub~reg0.CLK
Clks.clk => Nanod.dbd2Alub~reg0.CLK
Clks.clk => Nanod.alue2Dbd~reg0.CLK
Clks.clk => Nanod.dbd2Alue~reg0.CLK
Clks.clk => Nanod.dcr2Dbd~reg0.CLK
Clks.clk => Nanod.abd2Dcr~reg0.CLK
Clks.clk => Nanod.dobCtrl[0]~reg0.CLK
Clks.clk => Nanod.dobCtrl[1]~reg0.CLK
Clks.clk => Nanod.aob2Ab~reg0.CLK
Clks.clk => Nanod.ath2Abh~reg0.CLK
Clks.clk => Nanod.ath2Dbh~reg0.CLK
Clks.clk => Nanod.dbh2Ath~reg0.CLK
Clks.clk => Nanod.abh2Ath~reg0.CLK
Clks.clk => Nanod.atl2Dbl~reg0.CLK
Clks.clk => Nanod.atl2Abl~reg0.CLK
Clks.clk => Nanod.abl2Atl~reg0.CLK
Clks.clk => Nanod.dbl2Atl~reg0.CLK
Clks.clk => Nanod.toIrc~reg0.CLK
Clks.clk => Nanod.todbin~reg0.CLK
Clks.clk => Nanod.auCntrl[0]~reg0.CLK
Clks.clk => Nanod.auCntrl[1]~reg0.CLK
Clks.clk => Nanod.auCntrl[2]~reg0.CLK
Clks.clk => Nanod.noSpAlign~reg0.CLK
Clks.clk => Nanod.auClkEn~reg0.CLK
Clks.clk => ftuCtrl[0].CLK
Clks.clk => ftuCtrl[1].CLK
Clks.clk => ftuCtrl[2].CLK
Clks.clk => ftuCtrl[3].CLK
Irdecod.inhibitCcr => ~NO_FANOUT~
Irdecod.macroTvn[0] => ~NO_FANOUT~
Irdecod.macroTvn[1] => ~NO_FANOUT~
Irdecod.macroTvn[2] => ~NO_FANOUT~
Irdecod.macroTvn[3] => ~NO_FANOUT~
Irdecod.macroTvn[4] => ~NO_FANOUT~
Irdecod.macroTvn[5] => ~NO_FANOUT~
Irdecod.ftuConst[0] => ~NO_FANOUT~
Irdecod.ftuConst[1] => ~NO_FANOUT~
Irdecod.ftuConst[2] => ~NO_FANOUT~
Irdecod.ftuConst[3] => ~NO_FANOUT~
Irdecod.ftuConst[4] => ~NO_FANOUT~
Irdecod.ftuConst[5] => ~NO_FANOUT~
Irdecod.ftuConst[6] => ~NO_FANOUT~
Irdecod.ftuConst[7] => ~NO_FANOUT~
Irdecod.ftuConst[8] => ~NO_FANOUT~
Irdecod.ftuConst[9] => ~NO_FANOUT~
Irdecod.ftuConst[10] => ~NO_FANOUT~
Irdecod.ftuConst[11] => ~NO_FANOUT~
Irdecod.ftuConst[12] => ~NO_FANOUT~
Irdecod.ftuConst[13] => ~NO_FANOUT~
Irdecod.ftuConst[14] => ~NO_FANOUT~
Irdecod.ftuConst[15] => ~NO_FANOUT~
Irdecod.ryIsAreg => ~NO_FANOUT~
Irdecod.rxIsAreg => ~NO_FANOUT~
Irdecod.ry[0] => ~NO_FANOUT~
Irdecod.ry[1] => ~NO_FANOUT~
Irdecod.ry[2] => ~NO_FANOUT~
Irdecod.rx[0] => ~NO_FANOUT~
Irdecod.rx[1] => ~NO_FANOUT~
Irdecod.rx[2] => ~NO_FANOUT~
Irdecod.isMovep => ~NO_FANOUT~
Irdecod.isByte => ~NO_FANOUT~
Irdecod.movemPreDecr => ~NO_FANOUT~
Irdecod.rxIsMovem => ~NO_FANOUT~
Irdecod.rxIsUsp => ~NO_FANOUT~
Irdecod.ryIsDt => ~NO_FANOUT~
Irdecod.rxIsDt => ~NO_FANOUT~
Irdecod.toCcr => ~NO_FANOUT~
Irdecod.implicitSp => ~NO_FANOUT~
Irdecod.isTas => isRmc.IN0
Irdecod.isPcRel => isPcRel.IN0
Nanod.abdIsByte <= nanoLatch[38].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dblDbh <= Nanod.dblDbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dblDbd <= Nanod.dblDbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ablAbh <= Nanod.ablAbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ablAbd <= Nanod.ablAbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.extAbh <= Nanod.extAbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.extDbh <= Nanod.extDbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbin2Dbd <= nanoLatch[47].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbin2Abd <= nanoLatch[46].DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Pc <= Equal34.DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Ab <= Equal33.DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Db <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
Nanod.alu2Abd <= Nanod.alu2Abd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.alu2Dbd <= Nanod.alu2Dbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abd2Alub <= Nanod.abd2Alub~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbd2Alub <= Nanod.dbd2Alub~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.alue2Dbd <= Nanod.alue2Dbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbd2Alue <= Nanod.dbd2Alue~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dcr2Dbd <= Nanod.dcr2Dbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abd2Dcr <= Nanod.abd2Dcr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluFinish <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluInit <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluActrl <= nanoLatch[50].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluDctrl[0] <= nanoLatch[51].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluDctrl[1] <= nanoLatch[52].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluColumn[0] <= nanoLatch[65].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluColumn[1] <= nanoLatch[64].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluColumn[2] <= nanoLatch[63].DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxlDbl <= nanoLatch[40].DB_MAX_OUTPUT_PORT_TYPE
Nanod.rz <= nanoLatch[43].DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2ryl <= Nanod.abl2ryl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2ryl <= Nanod.dbl2ryl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryh2abh <= Nanod.ryh2abh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryh2dbh <= Nanod.ryh2dbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryl2ab <= Nanod.ryl2ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryl2db <= Nanod.ryl2db~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2ryh <= Nanod.abh2ryh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2ryh <= Nanod.dbh2ryh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2rxh <= Nanod.abh2rxh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2rxl <= Nanod.abl2rxl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxl2ab <= Nanod.rxl2ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxl2db <= Nanod.rxl2db~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2rxh <= Nanod.dbh2rxh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2rxl <= Nanod.dbl2rxl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxh2abh <= Nanod.rxh2abh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxh2dbh <= Nanod.rxh2dbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pchabh <= pchabh.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pclabl <= pclabl.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pcldbl <= pcldbl.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pchdbh <= pchdbh.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ssp <= nanoLatch[24].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2dbh <= nanoLatch[6].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2dbl <= nanoLatch[32].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2reg <= nanoLatch[33].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2reg <= nanoLatch[5].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2abh <= nanoLatch[8].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2abl <= nanoLatch[37].DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2reg <= nanoLatch[36].DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2reg <= nanoLatch[7].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dobCtrl[0] <= Nanod.dobCtrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dobCtrl[1] <= Nanod.dobCtrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.updSsw <= Nanod.aob2Ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aob2Ab <= Nanod.aob2Ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Aob <= Equal37.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ab2Aob <= Equal36.DB_MAX_OUTPUT_PORT_TYPE
Nanod.db2Aob <= Equal35.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ath2Abh <= Nanod.ath2Abh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ath2Dbh <= Nanod.ath2Dbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2Ath <= Nanod.dbh2Ath~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2Ath <= Nanod.abh2Ath~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.atl2Dbl <= Nanod.atl2Dbl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.atl2Abl <= Nanod.atl2Abl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2Atl <= Nanod.abl2Atl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2Atl <= Nanod.dbl2Atl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.toIrc <= Nanod.toIrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.todbin <= Nanod.todbin~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auCntrl[0] <= Nanod.auCntrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auCntrl[1] <= Nanod.auCntrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auCntrl[2] <= Nanod.auCntrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.noSpAlign <= Nanod.noSpAlign~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auClkEn <= Nanod.auClkEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.Ir2Ird <= nanoLatch[67].DB_MAX_OUTPUT_PORT_TYPE
Nanod.initST <= initST.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ssw2Ftu <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ird2Ftu <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pswIToFtu <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Ccr <= Equal31.DB_MAX_OUTPUT_PORT_TYPE
Nanod.sr2Ftu <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Sr <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
Nanod.inl2psw <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
Nanod.updPren <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2Pren <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Abl <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Dbl <= ftu2Dbl.DB_MAX_OUTPUT_PORT_TYPE
Nanod.const2Ftu <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
Nanod.tvn2Ftu <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
Nanod.clrTpend <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
Nanod.updTpend <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
Nanod.noHighByte <= nanoLatch[54].DB_MAX_OUTPUT_PORT_TYPE
Nanod.noLowByte <= nanoLatch[55].DB_MAX_OUTPUT_PORT_TYPE
Nanod.isRmc <= Nanod.isRmc~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.busByte <= nanoLatch[42].DB_MAX_OUTPUT_PORT_TYPE
Nanod.isWrite <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Nanod.waitBusFinish <= waitBusFinish.DB_MAX_OUTPUT_PORT_TYPE
Nanod.permStart <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
enT2 => ~NO_FANOUT~
enT4 => Nanod.ablAbh~reg0.ENA
enT4 => Nanod.dblDbd~reg0.ENA
enT4 => Nanod.isRmc~reg0.ENA
enT4 => Nanod.rxh2dbh~reg0.ENA
enT4 => Nanod.rxh2abh~reg0.ENA
enT4 => Nanod.dbl2rxl~reg0.ENA
enT4 => Nanod.dbh2rxh~reg0.ENA
enT4 => Nanod.rxl2db~reg0.ENA
enT4 => Nanod.rxl2ab~reg0.ENA
enT4 => Nanod.abl2rxl~reg0.ENA
enT4 => Nanod.abh2rxh~reg0.ENA
enT4 => Nanod.dbh2ryh~reg0.ENA
enT4 => Nanod.abh2ryh~reg0.ENA
enT4 => Nanod.ryl2db~reg0.ENA
enT4 => Nanod.ryl2ab~reg0.ENA
enT4 => Nanod.ryh2dbh~reg0.ENA
enT4 => Nanod.ryh2abh~reg0.ENA
enT4 => Nanod.dbl2ryl~reg0.ENA
enT4 => Nanod.abl2ryl~reg0.ENA
enT4 => Nanod.dblDbh~reg0.ENA
enT4 => Nanod.ablAbd~reg0.ENA
enT4 => Nanod.extAbh~reg0.ENA
enT4 => Nanod.extDbh~reg0.ENA
enT4 => Nanod.alu2Abd~reg0.ENA
enT4 => Nanod.alu2Dbd~reg0.ENA
enT4 => Nanod.abd2Alub~reg0.ENA
enT4 => Nanod.dbd2Alub~reg0.ENA
enT4 => Nanod.alue2Dbd~reg0.ENA
enT4 => Nanod.dbd2Alue~reg0.ENA
enT4 => Nanod.dcr2Dbd~reg0.ENA
enT4 => Nanod.abd2Dcr~reg0.ENA
enT4 => Nanod.dobCtrl[0]~reg0.ENA
enT4 => Nanod.dobCtrl[1]~reg0.ENA
enT4 => Nanod.aob2Ab~reg0.ENA
enT4 => Nanod.ath2Abh~reg0.ENA
enT4 => Nanod.ath2Dbh~reg0.ENA
enT4 => Nanod.dbh2Ath~reg0.ENA
enT4 => Nanod.abh2Ath~reg0.ENA
enT4 => Nanod.atl2Dbl~reg0.ENA
enT4 => Nanod.atl2Abl~reg0.ENA
enT4 => Nanod.abl2Atl~reg0.ENA
enT4 => Nanod.dbl2Atl~reg0.ENA
enT4 => Nanod.toIrc~reg0.ENA
enT4 => Nanod.todbin~reg0.ENA
enT4 => Nanod.auCntrl[0]~reg0.ENA
enT4 => Nanod.auCntrl[1]~reg0.ENA
enT4 => Nanod.auCntrl[2]~reg0.ENA
enT4 => Nanod.noSpAlign~reg0.ENA
enT4 => Nanod.auClkEn~reg0.ENA
enT4 => ftuCtrl[0].ENA
enT4 => ftuCtrl[1].ENA
enT4 => ftuCtrl[2].ENA
enT4 => ftuCtrl[3].ENA
microLatch[0] => ~NO_FANOUT~
microLatch[1] => ~NO_FANOUT~
microLatch[2] => ~NO_FANOUT~
microLatch[3] => ~NO_FANOUT~
microLatch[4] => ~NO_FANOUT~
microLatch[5] => ~NO_FANOUT~
microLatch[6] => ~NO_FANOUT~
microLatch[7] => ~NO_FANOUT~
microLatch[8] => ~NO_FANOUT~
microLatch[9] => ~NO_FANOUT~
microLatch[10] => ~NO_FANOUT~
microLatch[11] => ~NO_FANOUT~
microLatch[12] => ~NO_FANOUT~
microLatch[13] => ~NO_FANOUT~
microLatch[14] => ~NO_FANOUT~
microLatch[15] => ~NO_FANOUT~
microLatch[16] => ~NO_FANOUT~
nanoLatch[0] => Equal0.IN1
nanoLatch[0] => Equal38.IN0
nanoLatch[0] => Equal39.IN1
nanoLatch[1] => Equal0.IN0
nanoLatch[1] => Equal38.IN1
nanoLatch[1] => Equal39.IN0
nanoLatch[2] => ~NO_FANOUT~
nanoLatch[3] => WideOr0.IN0
nanoLatch[3] => Equal35.IN1
nanoLatch[3] => Equal36.IN0
nanoLatch[3] => Equal37.IN1
nanoLatch[4] => WideOr0.IN1
nanoLatch[4] => Equal35.IN0
nanoLatch[4] => Equal36.IN1
nanoLatch[4] => Equal37.IN0
nanoLatch[5] => dbh2rxh.IN1
nanoLatch[5] => Nanod.dbh2reg.DATAIN
nanoLatch[6] => rxh2dbh.IN1
nanoLatch[6] => Nanod.reg2dbh.DATAIN
nanoLatch[7] => abh2rxh.IN1
nanoLatch[7] => Nanod.abh2reg.DATAIN
nanoLatch[8] => rxh2abh.IN1
nanoLatch[8] => Nanod.reg2abh.DATAIN
nanoLatch[9] => Equal5.IN0
nanoLatch[9] => Equal6.IN1
nanoLatch[9] => Equal7.IN2
nanoLatch[9] => Equal8.IN2
nanoLatch[9] => Equal9.IN1
nanoLatch[10] => Equal5.IN2
nanoLatch[10] => Equal6.IN2
nanoLatch[10] => Equal7.IN1
nanoLatch[10] => Equal8.IN1
nanoLatch[10] => Equal9.IN0
nanoLatch[11] => Equal5.IN1
nanoLatch[11] => Equal6.IN0
nanoLatch[11] => Equal7.IN0
nanoLatch[11] => Equal8.IN0
nanoLatch[11] => Equal9.IN2
nanoLatch[12] => Nanod.extDbh~reg0.DATAIN
nanoLatch[13] => Nanod.extAbh~reg0.DATAIN
nanoLatch[14] => Nanod.ablAbh~reg0.DATAIN
nanoLatch[15] => Nanod.dblDbh~reg0.DATAIN
nanoLatch[16] => Nanod.auCntrl[0]~reg0.DATAIN
nanoLatch[17] => Nanod.auCntrl[1]~reg0.DATAIN
nanoLatch[18] => Nanod.auCntrl[2]~reg0.DATAIN
nanoLatch[19] => Nanod.auClkEn~reg0.DATAIN
nanoLatch[20] => Equal32.IN0
nanoLatch[20] => Equal33.IN1
nanoLatch[20] => Equal34.IN1
nanoLatch[21] => Equal32.IN1
nanoLatch[21] => Equal33.IN0
nanoLatch[21] => Equal34.IN0
nanoLatch[22] => pcRelAbh.IN1
nanoLatch[22] => rxh2dbh.IN1
nanoLatch[22] => dbh2rxh.IN1
nanoLatch[22] => abh2ryh.IN1
nanoLatch[22] => ryh2abh.IN1
nanoLatch[22] => pcRelDbh.IN1
nanoLatch[22] => rxh2abh.IN1
nanoLatch[22] => abh2rxh.IN1
nanoLatch[22] => dbh2ryh.IN1
nanoLatch[22] => ryh2dbh.IN1
nanoLatch[23] => ~NO_FANOUT~
nanoLatch[24] => Nanod.ssp.DATAIN
nanoLatch[25] => ftuCtrl[3].DATAIN
nanoLatch[26] => ftuCtrl[2].DATAIN
nanoLatch[27] => ftuCtrl[1].DATAIN
nanoLatch[28] => ftuCtrl[0].DATAIN
nanoLatch[29] => Equal1.IN2
nanoLatch[29] => Equal2.IN1
nanoLatch[29] => Equal3.IN2
nanoLatch[29] => Equal4.IN1
nanoLatch[30] => Equal1.IN0
nanoLatch[30] => Equal2.IN0
nanoLatch[30] => Equal3.IN1
nanoLatch[30] => Equal4.IN2
nanoLatch[31] => Equal1.IN1
nanoLatch[31] => Equal2.IN2
nanoLatch[31] => Equal3.IN0
nanoLatch[31] => Equal4.IN0
nanoLatch[32] => rxl2db.IN1
nanoLatch[32] => Nanod.reg2dbl.DATAIN
nanoLatch[33] => dbl2rxl.IN1
nanoLatch[33] => Nanod.dbl2reg.DATAIN
nanoLatch[34] => Nanod.dblDbd~reg0.DATAIN
nanoLatch[35] => Nanod.ablAbd~reg0.DATAIN
nanoLatch[36] => abl2rxl.IN1
nanoLatch[36] => Nanod.abl2reg.DATAIN
nanoLatch[37] => rxl2ab.IN1
nanoLatch[37] => Nanod.reg2abl.DATAIN
nanoLatch[38] => Nanod.abdIsByte.DATAIN
nanoLatch[39] => pcldbl.IN1
nanoLatch[40] => pcRelAbl.IN1
nanoLatch[40] => rxl2db.IN1
nanoLatch[40] => dbl2rxl.IN1
nanoLatch[40] => abl2ryl.IN1
nanoLatch[40] => ryl2ab.IN1
nanoLatch[40] => Nanod.rxlDbl.DATAIN
nanoLatch[40] => pcRelDbl.IN1
nanoLatch[40] => rxl2ab.IN1
nanoLatch[40] => abl2rxl.IN1
nanoLatch[40] => ryl2db.IN1
nanoLatch[40] => dbl2ryl.IN1
nanoLatch[41] => pclabl.IN1
nanoLatch[42] => isRmc.IN1
nanoLatch[42] => Nanod.busByte.DATAIN
nanoLatch[43] => Nanod.rz.DATAIN
nanoLatch[43] => isPcRel.IN1
nanoLatch[44] => Nanod.alu2Dbd~reg0.DATAIN
nanoLatch[45] => Nanod.alu2Abd~reg0.DATAIN
nanoLatch[46] => Nanod.dbin2Abd.DATAIN
nanoLatch[47] => Nanod.dbin2Dbd.DATAIN
nanoLatch[48] => Nanod.abd2Alub~reg0.DATAIN
nanoLatch[49] => Nanod.dbd2Alub~reg0.DATAIN
nanoLatch[50] => Nanod.aluActrl.DATAIN
nanoLatch[51] => Nanod.aluDctrl[0].DATAIN
nanoLatch[52] => Nanod.aluDctrl[1].DATAIN
nanoLatch[53] => WideOr1.IN0
nanoLatch[53] => Nanod.dobCtrl[0]~reg0.DATAIN
nanoLatch[54] => Nanod.noHighByte.DATAIN
nanoLatch[55] => Nanod.noLowByte.DATAIN
nanoLatch[56] => WideOr1.IN1
nanoLatch[56] => Nanod.dobCtrl[1]~reg0.DATAIN
nanoLatch[57] => Equal10.IN1
nanoLatch[57] => Equal13.IN0
nanoLatch[58] => Equal10.IN0
nanoLatch[58] => Equal11.IN1
nanoLatch[58] => Equal12.IN1
nanoLatch[58] => Equal13.IN1
nanoLatch[59] => Equal11.IN0
nanoLatch[59] => Equal12.IN0
nanoLatch[60] => waitBusFinish.IN0
nanoLatch[60] => Nanod.todbin~reg0.DATAIN
nanoLatch[61] => Equal29.IN1
nanoLatch[61] => Equal30.IN0
nanoLatch[61] => Equal31.IN1
nanoLatch[62] => Equal29.IN0
nanoLatch[62] => Equal30.IN1
nanoLatch[62] => Equal31.IN0
nanoLatch[63] => Nanod.aluColumn[2].DATAIN
nanoLatch[64] => Nanod.aluColumn[1].DATAIN
nanoLatch[65] => Nanod.aluColumn[0].DATAIN
nanoLatch[66] => waitBusFinish.IN1
nanoLatch[66] => Nanod.toIrc~reg0.DATAIN
nanoLatch[67] => Nanod.Ir2Ird.DATAIN


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|irdDecode:irdDecode
ird[0] => Selector8.IN6
ird[0] => Mux0.IN5
ird[0] => Irdecod.ry[0].DATAIN
ird[0] => Equal15.IN8
ird[1] => isPcRel.IN1
ird[1] => Selector7.IN6
ird[1] => Irdecod.DATAB
ird[1] => Irdecod.ry[1].DATAIN
ird[1] => eaImmOrAbs.IN1
ird[1] => Equal15.IN7
ird[2] => Selector6.IN6
ird[2] => Irdecod.DATAB
ird[2] => Irdecod.ry[2].DATAIN
ird[2] => isPcRel.IN1
ird[2] => Equal15.IN6
ird[3] => WideAnd0.IN0
ird[3] => Selector5.IN6
ird[3] => Irdecod.DATAB
ird[3] => Equal2.IN2
ird[3] => Equal4.IN2
ird[3] => Equal5.IN2
ird[3] => Equal6.IN2
ird[3] => Equal10.IN0
ird[3] => Equal15.IN11
ird[3] => Equal19.IN0
ird[4] => WideAnd0.IN1
ird[4] => ftuConst.DATAB
ird[4] => Equal2.IN1
ird[4] => Equal3.IN7
ird[4] => Equal4.IN1
ird[4] => Equal5.IN1
ird[4] => Equal6.IN4
ird[4] => Equal8.IN1
ird[4] => Equal10.IN2
ird[4] => Equal15.IN5
ird[4] => Equal19.IN2
ird[5] => isDynShift.IN1
ird[5] => WideAnd0.IN2
ird[5] => ftuConst.DATAB
ird[5] => Decoder0.IN1
ird[5] => Mux0.IN4
ird[5] => Equal2.IN0
ird[5] => Equal3.IN4
ird[5] => Equal4.IN0
ird[5] => Equal5.IN0
ird[5] => Equal6.IN3
ird[5] => Equal8.IN0
ird[5] => Equal10.IN1
ird[5] => Equal15.IN4
ird[5] => Equal19.IN1
ird[6] => WideOr0.IN0
ird[6] => WideAnd1.IN0
ird[6] => size11.IN0
ird[6] => ftuConst.DATAB
ird[6] => Decoder0.IN0
ird[6] => Mux0.IN3
ird[6] => Equal0.IN1
ird[6] => Equal1.IN3
ird[6] => Equal3.IN3
ird[6] => Equal6.IN1
ird[6] => Equal11.IN1
ird[6] => Equal14.IN1
ird[6] => Equal15.IN3
ird[6] => Equal16.IN2
ird[6] => Equal17.IN2
ird[6] => Equal20.IN0
ird[7] => WideOr0.IN1
ird[7] => WideAnd1.IN1
ird[7] => size11.IN1
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => Selector4.IN4
ird[7] => Equal0.IN0
ird[7] => Equal1.IN2
ird[7] => rxIsAreg.IN1
ird[7] => Equal3.IN6
ird[7] => Equal6.IN0
ird[7] => Equal9.IN1
ird[7] => Equal11.IN0
ird[7] => Equal14.IN5
ird[7] => Equal15.IN10
ird[7] => Equal16.IN1
ird[7] => Equal17.IN1
ird[7] => Equal20.IN2
ird[8] => WideOr0.IN2
ird[8] => WideAnd1.IN2
ird[8] => rxIsAreg.IN1
ird[8] => isByte.IN1
ird[8] => isMovep.IN1
ird[8] => Equal1.IN5
ird[8] => rxIsDt.IN1
ird[8] => rxIsMovem.IN1
ird[8] => Equal3.IN5
ird[8] => Equal7.IN3
ird[8] => Equal9.IN0
ird[8] => Equal12.IN0
ird[8] => Equal13.IN3
ird[8] => Equal14.IN4
ird[8] => Equal15.IN9
ird[8] => Equal16.IN5
ird[8] => Equal17.IN0
ird[8] => Equal20.IN1
ird[9] => zero28[0].DATAA
ird[9] => Irdecod.rx[0].DATAIN
ird[9] => Equal1.IN1
ird[9] => Equal3.IN2
ird[9] => Equal7.IN2
ird[9] => Equal12.IN3
ird[9] => Equal13.IN2
ird[9] => Equal14.IN3
ird[9] => Equal15.IN2
ird[9] => Equal16.IN4
ird[9] => Equal18.IN31
ird[10] => zero28[1].DATAA
ird[10] => Irdecod.rx[1].DATAIN
ird[10] => Equal1.IN4
ird[10] => Equal3.IN1
ird[10] => Equal7.IN1
ird[10] => Equal12.IN2
ird[10] => Equal13.IN1
ird[10] => Equal14.IN2
ird[10] => Equal15.IN1
ird[10] => Equal16.IN0
ird[10] => Equal18.IN30
ird[11] => zero28[2].DATAA
ird[11] => Irdecod.rx[2].DATAIN
ird[11] => Equal1.IN0
ird[11] => Equal3.IN0
ird[11] => Equal7.IN0
ird[11] => Equal12.IN1
ird[11] => Equal13.IN0
ird[11] => Equal14.IN0
ird[11] => Equal15.IN0
ird[11] => Equal16.IN3
ird[11] => Equal18.IN29
ird[12] => line[0].IN1
ird[13] => line[1].IN1
ird[14] => line[2].IN1
ird[15] => line[3].IN1
Irdecod.inhibitCcr <= inhibitCcr.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[0] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[1] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[2] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[3] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[4] <= <GND>
Irdecod.macroTvn[5] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[2] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[3] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[4] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[5] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[6] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[7] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[8] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[9] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[10] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[11] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[12] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[13] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[14] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[15] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ryIsAreg <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsAreg <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ry[0] <= ird[0].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ry[1] <= ird[1].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ry[2] <= ird[2].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rx[0] <= ird[9].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rx[1] <= ird[10].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rx[2] <= ird[11].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isMovep <= isMovep.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isByte <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.movemPreDecr <= movemPreDecr.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsMovem <= rxIsMovem.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsUsp <= rxIsUsp.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ryIsDt <= ryIsDt.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsDt <= rxIsDt.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.toCcr <= toCcr.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.implicitSp <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isTas <= isTas.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isPcRel <= isPcRel.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|irdDecode:irdDecode|onehotEncoder4:irdLines
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
bitMap[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|busControl:busControl
Clks.enPhi2 => always2.IN0
Clks.enPhi2 => always2.IN0
Clks.enPhi2 => always2.IN1
Clks.enPhi2 => always4.IN1
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => always2.IN0
Clks.enPhi1 => always2.IN1
Clks.enPhi1 => always2.IN1
Clks.enPhi1 => always2.IN0
Clks.enPhi1 => always2.IN1
Clks.enPhi1 => addrOeDelay.ENA
Clks.pwrUp => bcPend.OUTPUTSELECT
Clks.pwrUp => wendReg.OUTPUTSELECT
Clks.pwrUp => isWriteReg.OUTPUTSELECT
Clks.pwrUp => bciByte.OUTPUTSELECT
Clks.pwrUp => isRmcReg.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => bcReset.IN1
Clks.extReset => addrOe.OUTPUTSELECT
Clks.extReset => rAS.OUTPUTSELECT
Clks.extReset => rUDS.OUTPUTSELECT
Clks.extReset => rLDS.OUTPUTSELECT
Clks.extReset => rRWn.OUTPUTSELECT
Clks.clk => isRmcReg.CLK
Clks.clk => bciByte.CLK
Clks.clk => isWriteReg.CLK
Clks.clk => wendReg.CLK
Clks.clk => bcPend.CLK
Clks.clk => isByteT4.CLK
Clks.clk => rRWn.CLK
Clks.clk => rLDS.CLK
Clks.clk => rUDS.CLK
Clks.clk => rAS.CLK
Clks.clk => addrOeDelay.CLK
Clks.clk => addrOe~reg0.CLK
Clks.clk => busPhase~8.DATAIN
enT1 => always4.IN0
enT1 => wendReg.OUTPUTSELECT
enT4 => isByteT4.ENA
permStart => canStart.IN1
permStart => always4.IN1
permStop => wendReg.DATAB
iStop => busEnd.IN0
aob0 => busAddrErr.IN1
aob0 => rLDS.IN1
aob0 => rUDS.IN1
isWrite => isWriteReg.DATAB
isWrite => isRmcReg.IN0
isByte => isByteT4.DATAIN
isRmc => isRmcReg.IN1
busAvail => canStart.IN1
bgBlock <= bgBlock.DB_MAX_OUTPUT_PORT_TYPE
busAddrErr <= busAddrErr.DB_MAX_OUTPUT_PORT_TYPE
waitBusCycle <= waitBusCycle.DB_MAX_OUTPUT_PORT_TYPE
busStarting <= busStarting.DB_MAX_OUTPUT_PORT_TYPE
addrOe <= addrOe~reg0.DB_MAX_OUTPUT_PORT_TYPE
bciWrite <= isWriteReg.DB_MAX_OUTPUT_PORT_TYPE
rDtack => busEnd.IN1
BeDebounced => bcReset.IN1
Vpai => bcReset.IN1
ASn <= rAS.DB_MAX_OUTPUT_PORT_TYPE
LDSn <= rLDS.DB_MAX_OUTPUT_PORT_TYPE
UDSn <= rUDS.DB_MAX_OUTPUT_PORT_TYPE
eRWn <= rRWn.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_main:u_main|fx68k:u_cpu|busArbiter:busArbiter
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => rGranted.OUTPUTSELECT
Clks.enPhi1 => BGn.OUTPUTSELECT
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => rGranted.OUTPUTSELECT
Clks.extReset => BGn.OUTPUTSELECT
Clks.clk => BGn~reg0.CLK
Clks.clk => rGranted.CLK
Clks.clk => dmaPhase~1.DATAIN
BRi => Decoder0.IN0
BRi => busAvail.IN0
BRi => next.DATAA
BRi => next.DATAA
BRi => always0.IN0
BRi => next.IN0
BgackI => next.IN1
BgackI => Decoder0.IN1
BgackI => busAvail.IN1
BgackI => next.OUTPUTSELECT
BgackI => next.OUTPUTSELECT
BgackI => next.DATAA
BgackI => always0.IN0
Halti => busAvail.IN1
bgBlock => next.OUTPUTSELECT
bgBlock => next.OUTPUTSELECT
bgBlock => next.OUTPUTSELECT
bgBlock => always0.IN1
bgBlock => always0.IN1
busAvail <= busAvail.DB_MAX_OUTPUT_PORT_TYPE
BGn <= BGn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video
rst => rst.IN6
clk => clk.IN6
pxl2_cen => pxl2_cen.IN1
pxl_cen => pxl_cen.IN6
vdump[0] <= vdump[0].DB_MAX_OUTPUT_PORT_TYPE
vdump[1] <= vdump[1].DB_MAX_OUTPUT_PORT_TYPE
vdump[2] <= vdump[2].DB_MAX_OUTPUT_PORT_TYPE
vdump[3] <= vdump[3].DB_MAX_OUTPUT_PORT_TYPE
vdump[4] <= vdump[4].DB_MAX_OUTPUT_PORT_TYPE
vdump[5] <= vdump[5].DB_MAX_OUTPUT_PORT_TYPE
vdump[6] <= vdump[6].DB_MAX_OUTPUT_PORT_TYPE
vdump[7] <= vdump[7].DB_MAX_OUTPUT_PORT_TYPE
vdump[8] <= vdump[8].DB_MAX_OUTPUT_PORT_TYPE
vrender[0] <= vrender[0].DB_MAX_OUTPUT_PORT_TYPE
vrender[1] <= vrender[1].DB_MAX_OUTPUT_PORT_TYPE
vrender[2] <= vrender[2].DB_MAX_OUTPUT_PORT_TYPE
vrender[3] <= vrender[3].DB_MAX_OUTPUT_PORT_TYPE
vrender[4] <= vrender[4].DB_MAX_OUTPUT_PORT_TYPE
vrender[5] <= vrender[5].DB_MAX_OUTPUT_PORT_TYPE
vrender[6] <= vrender[6].DB_MAX_OUTPUT_PORT_TYPE
vrender[7] <= vrender[7].DB_MAX_OUTPUT_PORT_TYPE
vrender[8] <= vrender[8].DB_MAX_OUTPUT_PORT_TYPE
hdump[0] <= hdump[0].DB_MAX_OUTPUT_PORT_TYPE
hdump[1] <= hdump[1].DB_MAX_OUTPUT_PORT_TYPE
hdump[2] <= hdump[2].DB_MAX_OUTPUT_PORT_TYPE
hdump[3] <= hdump[3].DB_MAX_OUTPUT_PORT_TYPE
hdump[4] <= hdump[4].DB_MAX_OUTPUT_PORT_TYPE
hdump[5] <= hdump[5].DB_MAX_OUTPUT_PORT_TYPE
hdump[6] <= hdump[6].DB_MAX_OUTPUT_PORT_TYPE
hdump[7] <= hdump[7].DB_MAX_OUTPUT_PORT_TYPE
hdump[8] <= hdump[8].DB_MAX_OUTPUT_PORT_TYPE
gfx_en[0] => gfx_en[0].IN2
gfx_en[1] => gfx_en[1].IN2
gfx_en[2] => gfx_en[2].IN2
gfx_en[3] => gfx_en[3].IN2
pause => ~NO_FANOUT~
ppu_rstn => ppu_rstn.IN1
ppu1_cs => ppu1_cs.IN1
ppu2_cs => ppu2_cs.IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
dsn[0] => dsn[0].IN1
dsn[1] => dsn[1].IN1
cpu_dout[0] => cpu_dout[0].IN1
cpu_dout[1] => cpu_dout[1].IN1
cpu_dout[2] => cpu_dout[2].IN1
cpu_dout[3] => cpu_dout[3].IN1
cpu_dout[4] => cpu_dout[4].IN1
cpu_dout[5] => cpu_dout[5].IN1
cpu_dout[6] => cpu_dout[6].IN1
cpu_dout[7] => cpu_dout[7].IN1
cpu_dout[8] => cpu_dout[8].IN1
cpu_dout[9] => cpu_dout[9].IN1
cpu_dout[10] => cpu_dout[10].IN1
cpu_dout[11] => cpu_dout[11].IN1
cpu_dout[12] => cpu_dout[12].IN1
cpu_dout[13] => cpu_dout[13].IN1
cpu_dout[14] => cpu_dout[14].IN1
cpu_dout[15] => cpu_dout[15].IN1
mmr_dout[0] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[1] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[2] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[3] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[4] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[5] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[6] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[7] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[8] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[9] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[10] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[11] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[12] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[13] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[14] <= jtcps1_mmr:u_mmr.mmr_dout
mmr_dout[15] <= jtcps1_mmr:u_mmr.mmr_dout
cpu_speed <= jtcps1_mmr:u_mmr.cpu_speed
charger <= jtcps1_mmr:u_mmr.charger
busreq <= jtcps1_dma:u_dma.br
busack => busack.IN1
cfg_we => cfg_we.IN1
cfg_data[0] => cfg_data[0].IN1
cfg_data[1] => cfg_data[1].IN1
cfg_data[2] => cfg_data[2].IN1
cfg_data[3] => cfg_data[3].IN1
cfg_data[4] => cfg_data[4].IN1
cfg_data[5] => cfg_data[5].IN1
cfg_data[6] => cfg_data[6].IN1
cfg_data[7] => cfg_data[7].IN1
start_button[0] => start_button[0].IN1
start_button[1] => start_button[1].IN1
start_button[2] => start_button[2].IN1
start_button[3] => start_button[3].IN1
coin_input[0] => coin_input[0].IN1
coin_input[1] => coin_input[1].IN1
coin_input[2] => coin_input[2].IN1
coin_input[3] => coin_input[3].IN1
joystick1[0] => joystick1[0].IN1
joystick1[1] => joystick1[1].IN1
joystick1[2] => joystick1[2].IN1
joystick1[3] => joystick1[3].IN1
joystick1[4] => joystick1[4].IN1
joystick1[5] => joystick1[5].IN1
joystick1[6] => joystick1[6].IN1
joystick1[7] => joystick1[7].IN1
joystick1[8] => joystick1[8].IN1
joystick1[9] => joystick1[9].IN1
joystick2[0] => joystick2[0].IN1
joystick2[1] => joystick2[1].IN1
joystick2[2] => joystick2[2].IN1
joystick2[3] => joystick2[3].IN1
joystick2[4] => joystick2[4].IN1
joystick2[5] => joystick2[5].IN1
joystick2[6] => joystick2[6].IN1
joystick2[7] => joystick2[7].IN1
joystick2[8] => joystick2[8].IN1
joystick2[9] => joystick2[9].IN1
joystick3[0] => joystick3[0].IN1
joystick3[1] => joystick3[1].IN1
joystick3[2] => joystick3[2].IN1
joystick3[3] => joystick3[3].IN1
joystick3[4] => joystick3[4].IN1
joystick3[5] => joystick3[5].IN1
joystick3[6] => joystick3[6].IN1
joystick3[7] => joystick3[7].IN1
joystick3[8] => joystick3[8].IN1
joystick3[9] => joystick3[9].IN1
joystick4[0] => joystick4[0].IN1
joystick4[1] => joystick4[1].IN1
joystick4[2] => joystick4[2].IN1
joystick4[3] => joystick4[3].IN1
joystick4[4] => joystick4[4].IN1
joystick4[5] => joystick4[5].IN1
joystick4[6] => joystick4[6].IN1
joystick4[7] => joystick4[7].IN1
joystick4[8] => joystick4[8].IN1
joystick4[9] => joystick4[9].IN1
vram_dma_addr[1] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[2] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[3] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[4] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[5] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[6] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[7] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[8] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[9] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[10] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[11] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[12] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[13] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[14] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[15] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[16] <= jtcps1_dma:u_dma.vram_addr
vram_dma_addr[17] <= jtcps1_dma:u_dma.vram_addr
vram_dma_data[0] => vram_dma_data[0].IN1
vram_dma_data[1] => vram_dma_data[1].IN1
vram_dma_data[2] => vram_dma_data[2].IN1
vram_dma_data[3] => vram_dma_data[3].IN1
vram_dma_data[4] => vram_dma_data[4].IN1
vram_dma_data[5] => vram_dma_data[5].IN1
vram_dma_data[6] => vram_dma_data[6].IN1
vram_dma_data[7] => vram_dma_data[7].IN1
vram_dma_data[8] => vram_dma_data[8].IN1
vram_dma_data[9] => vram_dma_data[9].IN1
vram_dma_data[10] => vram_dma_data[10].IN1
vram_dma_data[11] => vram_dma_data[11].IN1
vram_dma_data[12] => vram_dma_data[12].IN1
vram_dma_data[13] => vram_dma_data[13].IN1
vram_dma_data[14] => vram_dma_data[14].IN1
vram_dma_data[15] => vram_dma_data[15].IN1
vram_dma_ok => vram_dma_ok.IN1
vram_dma_cs <= jtcps1_dma:u_dma.vram_cs
vram_dma_clr <= jtcps1_dma:u_dma.vram_clr
HS <= jtcps1_timing:u_timing.HS
VS <= jtcps1_timing:u_timing.VS
HB <= HB.DB_MAX_OUTPUT_PORT_TYPE
VB <= VB.DB_MAX_OUTPUT_PORT_TYPE
LHBL_dly <= jtcps1_colmix:u_colmix.LHBL_dly
LVBL_dly <= jtcps1_colmix:u_colmix.LVBL_dly
red[0] <= jtcps1_colmix:u_colmix.red
red[1] <= jtcps1_colmix:u_colmix.red
red[2] <= jtcps1_colmix:u_colmix.red
red[3] <= jtcps1_colmix:u_colmix.red
red[4] <= jtcps1_colmix:u_colmix.red
red[5] <= jtcps1_colmix:u_colmix.red
red[6] <= jtcps1_colmix:u_colmix.red
red[7] <= jtcps1_colmix:u_colmix.red
green[0] <= jtcps1_colmix:u_colmix.green
green[1] <= jtcps1_colmix:u_colmix.green
green[2] <= jtcps1_colmix:u_colmix.green
green[3] <= jtcps1_colmix:u_colmix.green
green[4] <= jtcps1_colmix:u_colmix.green
green[5] <= jtcps1_colmix:u_colmix.green
green[6] <= jtcps1_colmix:u_colmix.green
green[7] <= jtcps1_colmix:u_colmix.green
blue[0] <= jtcps1_colmix:u_colmix.blue
blue[1] <= jtcps1_colmix:u_colmix.blue
blue[2] <= jtcps1_colmix:u_colmix.blue
blue[3] <= jtcps1_colmix:u_colmix.blue
blue[4] <= jtcps1_colmix:u_colmix.blue
blue[5] <= jtcps1_colmix:u_colmix.blue
blue[6] <= jtcps1_colmix:u_colmix.blue
blue[7] <= jtcps1_colmix:u_colmix.blue
rom1_addr[0] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[1] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[2] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[3] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[4] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[5] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[6] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[7] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[8] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[9] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[10] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[11] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[12] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[13] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[14] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[15] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[16] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[17] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[18] <= jtcps1_scroll:u_scroll.rom_addr
rom1_addr[19] <= jtcps1_scroll:u_scroll.rom_addr
rom1_half <= jtcps1_scroll:u_scroll.rom_half
rom1_data[0] => rom1_data[0].IN1
rom1_data[1] => rom1_data[1].IN1
rom1_data[2] => rom1_data[2].IN1
rom1_data[3] => rom1_data[3].IN1
rom1_data[4] => rom1_data[4].IN1
rom1_data[5] => rom1_data[5].IN1
rom1_data[6] => rom1_data[6].IN1
rom1_data[7] => rom1_data[7].IN1
rom1_data[8] => rom1_data[8].IN1
rom1_data[9] => rom1_data[9].IN1
rom1_data[10] => rom1_data[10].IN1
rom1_data[11] => rom1_data[11].IN1
rom1_data[12] => rom1_data[12].IN1
rom1_data[13] => rom1_data[13].IN1
rom1_data[14] => rom1_data[14].IN1
rom1_data[15] => rom1_data[15].IN1
rom1_data[16] => rom1_data[16].IN1
rom1_data[17] => rom1_data[17].IN1
rom1_data[18] => rom1_data[18].IN1
rom1_data[19] => rom1_data[19].IN1
rom1_data[20] => rom1_data[20].IN1
rom1_data[21] => rom1_data[21].IN1
rom1_data[22] => rom1_data[22].IN1
rom1_data[23] => rom1_data[23].IN1
rom1_data[24] => rom1_data[24].IN1
rom1_data[25] => rom1_data[25].IN1
rom1_data[26] => rom1_data[26].IN1
rom1_data[27] => rom1_data[27].IN1
rom1_data[28] => rom1_data[28].IN1
rom1_data[29] => rom1_data[29].IN1
rom1_data[30] => rom1_data[30].IN1
rom1_data[31] => rom1_data[31].IN1
rom1_cs <= jtcps1_scroll:u_scroll.rom_cs
rom1_ok => rom1_ok.IN1
rom0_addr[0] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[1] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[2] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[3] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[4] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[5] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[6] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[7] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[8] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[9] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[10] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[11] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[12] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[13] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[14] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[15] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[16] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[17] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[18] <= jtcps1_obj:u_obj.rom_addr
rom0_addr[19] <= jtcps1_obj:u_obj.rom_addr
rom0_half <= jtcps1_obj:u_obj.rom_half
rom0_data[0] => rom0_data[0].IN1
rom0_data[1] => rom0_data[1].IN1
rom0_data[2] => rom0_data[2].IN1
rom0_data[3] => rom0_data[3].IN1
rom0_data[4] => rom0_data[4].IN1
rom0_data[5] => rom0_data[5].IN1
rom0_data[6] => rom0_data[6].IN1
rom0_data[7] => rom0_data[7].IN1
rom0_data[8] => rom0_data[8].IN1
rom0_data[9] => rom0_data[9].IN1
rom0_data[10] => rom0_data[10].IN1
rom0_data[11] => rom0_data[11].IN1
rom0_data[12] => rom0_data[12].IN1
rom0_data[13] => rom0_data[13].IN1
rom0_data[14] => rom0_data[14].IN1
rom0_data[15] => rom0_data[15].IN1
rom0_data[16] => rom0_data[16].IN1
rom0_data[17] => rom0_data[17].IN1
rom0_data[18] => rom0_data[18].IN1
rom0_data[19] => rom0_data[19].IN1
rom0_data[20] => rom0_data[20].IN1
rom0_data[21] => rom0_data[21].IN1
rom0_data[22] => rom0_data[22].IN1
rom0_data[23] => rom0_data[23].IN1
rom0_data[24] => rom0_data[24].IN1
rom0_data[25] => rom0_data[25].IN1
rom0_data[26] => rom0_data[26].IN1
rom0_data[27] => rom0_data[27].IN1
rom0_data[28] => rom0_data[28].IN1
rom0_data[29] => rom0_data[29].IN1
rom0_data[30] => rom0_data[30].IN1
rom0_data[31] => rom0_data[31].IN1
rom0_cs <= jtcps1_obj:u_obj.rom_cs
rom0_ok => rom0_ok.IN1


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_dma:u_dma
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => tasks.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => cur_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => step_task.OUTPUTSELECT
rst => last_HB.OUTPUTSELECT
rst => br.OUTPUTSELECT
rst => adv.OUTPUTSELECT
rst => check_adv.OUTPUTSELECT
rst => step.OUTPUTSELECT
rst => step.OUTPUTSELECT
rst => step.OUTPUTSELECT
rst => step.OUTPUTSELECT
rst => line_req.OUTPUTSELECT
rst => active.OUTPUTSELECT
rst => active.OUTPUTSELECT
rst => active.OUTPUTSELECT
rst => swap.OUTPUTSELECT
rst => swap.OUTPUTSELECT
rst => swap.OUTPUTSELECT
rst => last_obj_dma_ok.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => pal_cnt.OUTPUTSELECT
rst => misses.OUTPUTSELECT
rst => misses.OUTPUTSELECT
rst => misses.OUTPUTSELECT
rst => misses.OUTPUTSELECT
rst => misses.OUTPUTSELECT
rst => rd_obj_bank.OUTPUTSELECT
rst => wr_obj_bank.OUTPUTSELECT
rst => scr_wr.OUTPUTSELECT
rst => obj_wr.OUTPUTSELECT
rst => pal_wr.OUTPUTSELECT
rst => obj_fill.OUTPUTSELECT
rst => obj_end.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_cnt.OUTPUTSELECT
rst => obj_busy.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => vrenderf.OUTPUTSELECT
rst => pal_wr_page.OUTPUTSELECT
rst => pal_wr_page.OUTPUTSELECT
rst => pal_wr_page.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => scr_cnt.OUTPUTSELECT
rst => row_scr_next[11].ENA
rst => row_scr_next[10].ENA
rst => row_scr_next[9].ENA
rst => row_scr_next[8].ENA
rst => row_scr_next[7].ENA
rst => row_scr_next[6].ENA
rst => row_scr_next[5].ENA
rst => row_scr_next[4].ENA
rst => row_scr_next[3].ENA
rst => row_scr_next[2].ENA
rst => row_scr_next[1].ENA
rst => row_scr_next[0].ENA
rst => row_scr_next[12].ENA
rst => row_scr_next[13].ENA
rst => row_scr_next[14].ENA
rst => row_scr_next[15].ENA
rst => vram_addr[1]~reg0.ENA
rst => vram_addr[2]~reg0.ENA
rst => vram_addr[3]~reg0.ENA
rst => vram_addr[4]~reg0.ENA
rst => vram_addr[5]~reg0.ENA
rst => vram_addr[6]~reg0.ENA
rst => vram_addr[7]~reg0.ENA
rst => vram_addr[8]~reg0.ENA
rst => vram_addr[9]~reg0.ENA
rst => vram_addr[10]~reg0.ENA
rst => vram_addr[11]~reg0.ENA
rst => vram_addr[12]~reg0.ENA
rst => vram_addr[13]~reg0.ENA
rst => vram_addr[14]~reg0.ENA
rst => vram_addr[15]~reg0.ENA
rst => vram_addr[16]~reg0.ENA
rst => vram_addr[17]~reg0.ENA
rst => vram_scr_base[5].ENA
rst => vram_scr_base[6].ENA
rst => vram_scr_base[7].ENA
rst => vram_scr_base[8].ENA
rst => scr_over[0].ENA
rst => scr_over[1].ENA
rst => scr_over[2].ENA
rst => scr_over[3].ENA
rst => scr_over[4].ENA
rst => scr_over[5].ENA
rst => scr_over[6].ENA
rst => scr_over[7].ENA
rst => hn[0].ENA
rst => hn[1].ENA
rst => hn[2].ENA
rst => hn[3].ENA
rst => hn[4].ENA
rst => hn[5].ENA
rst => hn[6].ENA
rst => hn[7].ENA
rst => hn[8].ENA
rst => hn[9].ENA
rst => hn[10].ENA
rst => vn[3].ENA
rst => vn[4].ENA
rst => vn[5].ENA
rst => vn[6].ENA
rst => vn[7].ENA
rst => vn[8].ENA
rst => vn[9].ENA
rst => vn[10].ENA
rst => row_scr[0]~reg0.ENA
rst => row_scr[1]~reg0.ENA
rst => row_scr[2]~reg0.ENA
rst => row_scr[3]~reg0.ENA
rst => row_scr[4]~reg0.ENA
rst => row_scr[5]~reg0.ENA
rst => row_scr[6]~reg0.ENA
rst => row_scr[7]~reg0.ENA
rst => row_scr[8]~reg0.ENA
rst => row_scr[9]~reg0.ENA
rst => row_scr[10]~reg0.ENA
rst => row_scr[11]~reg0.ENA
rst => row_scr[12]~reg0.ENA
rst => row_scr[13]~reg0.ENA
rst => row_scr[14]~reg0.ENA
rst => row_scr[15]~reg0.ENA
rst => pal_rd_page[0].ENA
rst => pal_rd_page[1].ENA
rst => pal_rd_page[2].ENA
rst => pal_busy.ENA
rst => last_pal_dma_ok.ENA
clk => clk.IN6
pxl_cen => ~NO_FANOUT~
pxl2_cen => last_HB.OUTPUTSELECT
pxl2_cen => last_obj_dma_ok.OUTPUTSELECT
pxl2_cen => last_pal_dma_ok.OUTPUTSELECT
pxl2_cen => obj_busy.OUTPUTSELECT
pxl2_cen => pal_busy.OUTPUTSELECT
pxl2_cen => line_req.OUTPUTSELECT
pxl2_cen => active.OUTPUTSELECT
pxl2_cen => active.OUTPUTSELECT
pxl2_cen => active.OUTPUTSELECT
pxl2_cen => swap.OUTPUTSELECT
pxl2_cen => swap.OUTPUTSELECT
pxl2_cen => swap.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => vrenderf.OUTPUTSELECT
pxl2_cen => wr_obj_bank.OUTPUTSELECT
pxl2_cen => rd_obj_bank.OUTPUTSELECT
pxl2_cen => obj_fill.OUTPUTSELECT
pxl2_cen => obj_end.OUTPUTSELECT
pxl2_cen => pal_rd_page.OUTPUTSELECT
pxl2_cen => pal_rd_page.OUTPUTSELECT
pxl2_cen => pal_rd_page.OUTPUTSELECT
pxl2_cen => pal_wr_page.OUTPUTSELECT
pxl2_cen => pal_wr_page.OUTPUTSELECT
pxl2_cen => pal_wr_page.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => tasks.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => pal_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => scr_cnt.OUTPUTSELECT
pxl2_cen => check_adv.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => row_scr.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => obj_cnt.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => cur_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => step_task.OUTPUTSELECT
pxl2_cen => adv.OUTPUTSELECT
pxl2_cen => br.OUTPUTSELECT
pxl2_cen => step.OUTPUTSELECT
pxl2_cen => step.OUTPUTSELECT
pxl2_cen => step.OUTPUTSELECT
pxl2_cen => step.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => vn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => hn.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => scr_over.OUTPUTSELECT
pxl2_cen => vram_scr_base.OUTPUTSELECT
pxl2_cen => vram_scr_base.OUTPUTSELECT
pxl2_cen => vram_scr_base.OUTPUTSELECT
pxl2_cen => vram_scr_base.OUTPUTSELECT
pxl2_cen => misses.OUTPUTSELECT
pxl2_cen => misses.OUTPUTSELECT
pxl2_cen => misses.OUTPUTSELECT
pxl2_cen => misses.OUTPUTSELECT
pxl2_cen => misses.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => vram_addr.OUTPUTSELECT
pxl2_cen => scr_wr.OUTPUTSELECT
pxl2_cen => obj_wr.OUTPUTSELECT
pxl2_cen => pal_wr.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
pxl2_cen => row_scr_next.OUTPUTSELECT
HB => HB_edge.IN1
HB => last_HB.DATAB
vrender1[0] => LessThan0.IN18
vrender1[0] => LessThan1.IN18
vrender1[0] => vrenderf.IN0
vrender1[0] => Equal0.IN8
vrender1[1] => LessThan0.IN17
vrender1[1] => LessThan1.IN17
vrender1[1] => vrenderf.IN0
vrender1[1] => Equal0.IN7
vrender1[2] => LessThan0.IN16
vrender1[2] => LessThan1.IN16
vrender1[2] => vrenderf.IN0
vrender1[2] => Equal0.IN1
vrender1[3] => LessThan0.IN15
vrender1[3] => LessThan1.IN15
vrender1[3] => vrenderf.IN0
vrender1[3] => Equal0.IN0
vrender1[4] => LessThan0.IN14
vrender1[4] => LessThan1.IN14
vrender1[4] => vrenderf.IN0
vrender1[4] => Equal0.IN6
vrender1[5] => LessThan0.IN13
vrender1[5] => LessThan1.IN13
vrender1[5] => vrenderf.IN0
vrender1[5] => Equal0.IN5
vrender1[6] => LessThan0.IN12
vrender1[6] => LessThan1.IN12
vrender1[6] => vrenderf.IN0
vrender1[6] => Equal0.IN4
vrender1[7] => LessThan0.IN11
vrender1[7] => LessThan1.IN11
vrender1[7] => vrenderf.IN0
vrender1[7] => Equal0.IN3
vrender1[8] => LessThan0.IN10
vrender1[8] => LessThan1.IN10
vrender1[8] => Add4.IN12
vrender1[8] => Equal0.IN2
flip => vrenderf.IN1
flip => vrenderf.IN1
flip => vrenderf.IN1
flip => vrenderf.IN1
flip => vrenderf.IN1
flip => vrenderf.IN1
flip => vrenderf.IN1
flip => vrenderf.IN1
flip => Equal3.IN3
flip => Equal4.IN3
flip => Add4.IN13
flip => Add4.IN14
flip => Add4.IN15
flip => Add4.IN16
flip => Add4.IN17
flip => Add4.IN18
flip => Add4.IN11
vram1_base[0] => ~NO_FANOUT~
vram1_base[1] => ~NO_FANOUT~
vram1_base[2] => ~NO_FANOUT~
vram1_base[3] => ~NO_FANOUT~
vram1_base[4] => ~NO_FANOUT~
vram1_base[5] => ~NO_FANOUT~
vram1_base[6] => vram_scr_base.DATAB
vram1_base[7] => vram_scr_base.DATAB
vram1_base[8] => vram_scr_base.DATAB
vram1_base[9] => vram_scr_base.DATAB
vram1_base[10] => ~NO_FANOUT~
vram1_base[11] => ~NO_FANOUT~
vram1_base[12] => ~NO_FANOUT~
vram1_base[13] => ~NO_FANOUT~
vram1_base[14] => ~NO_FANOUT~
vram1_base[15] => ~NO_FANOUT~
hpos1[0] => ~NO_FANOUT~
hpos1[1] => ~NO_FANOUT~
hpos1[2] => ~NO_FANOUT~
hpos1[3] => Add5.IN2
hpos1[4] => Add5.IN1
hpos1[5] => Add5.IN0
hpos1[6] => Add5.IN8
hpos1[7] => Add5.IN7
hpos1[8] => Add5.IN6
hpos1[9] => Add5.IN5
hpos1[10] => Add5.IN4
hpos1[11] => ~NO_FANOUT~
hpos1[12] => ~NO_FANOUT~
hpos1[13] => ~NO_FANOUT~
hpos1[14] => ~NO_FANOUT~
hpos1[15] => ~NO_FANOUT~
vpos1[0] => Add1.IN16
vpos1[1] => Add1.IN15
vpos1[2] => Add1.IN14
vpos1[3] => Add1.IN13
vpos1[4] => Add1.IN12
vpos1[5] => Add1.IN11
vpos1[6] => Add1.IN10
vpos1[7] => Add1.IN9
vpos1[8] => Add1.IN8
vpos1[9] => Add1.IN7
vpos1[10] => Add1.IN6
vpos1[11] => Add1.IN5
vpos1[12] => Add1.IN4
vpos1[13] => Add1.IN3
vpos1[14] => Add1.IN2
vpos1[15] => Add1.IN1
vram2_base[0] => ~NO_FANOUT~
vram2_base[1] => ~NO_FANOUT~
vram2_base[2] => ~NO_FANOUT~
vram2_base[3] => ~NO_FANOUT~
vram2_base[4] => ~NO_FANOUT~
vram2_base[5] => ~NO_FANOUT~
vram2_base[6] => vram_scr_base.DATAB
vram2_base[7] => vram_scr_base.DATAB
vram2_base[8] => vram_scr_base.DATAB
vram2_base[9] => vram_scr_base.DATAB
vram2_base[10] => ~NO_FANOUT~
vram2_base[11] => ~NO_FANOUT~
vram2_base[12] => ~NO_FANOUT~
vram2_base[13] => ~NO_FANOUT~
vram2_base[14] => ~NO_FANOUT~
vram2_base[15] => ~NO_FANOUT~
hpos2[0] => row_scr.DATAA
hpos2[0] => Add10.IN16
hpos2[1] => row_scr.DATAA
hpos2[1] => Add10.IN15
hpos2[2] => row_scr.DATAA
hpos2[2] => Add10.IN14
hpos2[3] => row_scr.DATAA
hpos2[3] => Add10.IN13
hpos2[4] => Add6.IN1
hpos2[5] => Add6.IN0
hpos2[6] => Add6.IN7
hpos2[7] => Add6.IN6
hpos2[8] => Add6.IN5
hpos2[9] => Add6.IN4
hpos2[10] => Add6.IN3
hpos2[11] => ~NO_FANOUT~
hpos2[12] => ~NO_FANOUT~
hpos2[13] => ~NO_FANOUT~
hpos2[14] => ~NO_FANOUT~
hpos2[15] => ~NO_FANOUT~
vpos2[0] => Add2.IN16
vpos2[1] => Add2.IN15
vpos2[2] => Add2.IN14
vpos2[3] => Add2.IN13
vpos2[4] => Add2.IN12
vpos2[5] => Add2.IN11
vpos2[6] => Add2.IN10
vpos2[7] => Add2.IN9
vpos2[8] => Add2.IN8
vpos2[9] => Add2.IN7
vpos2[10] => Add2.IN6
vpos2[11] => Add2.IN5
vpos2[12] => Add2.IN4
vpos2[13] => Add2.IN3
vpos2[14] => Add2.IN2
vpos2[15] => Add2.IN1
vram3_base[0] => ~NO_FANOUT~
vram3_base[1] => ~NO_FANOUT~
vram3_base[2] => ~NO_FANOUT~
vram3_base[3] => ~NO_FANOUT~
vram3_base[4] => ~NO_FANOUT~
vram3_base[5] => ~NO_FANOUT~
vram3_base[6] => vram_scr_base.DATAB
vram3_base[7] => vram_scr_base.DATAB
vram3_base[8] => vram_scr_base.DATAB
vram3_base[9] => vram_scr_base.DATAB
vram3_base[10] => ~NO_FANOUT~
vram3_base[11] => ~NO_FANOUT~
vram3_base[12] => ~NO_FANOUT~
vram3_base[13] => ~NO_FANOUT~
vram3_base[14] => ~NO_FANOUT~
vram3_base[15] => ~NO_FANOUT~
hpos3[0] => ~NO_FANOUT~
hpos3[1] => ~NO_FANOUT~
hpos3[2] => ~NO_FANOUT~
hpos3[3] => ~NO_FANOUT~
hpos3[4] => ~NO_FANOUT~
hpos3[5] => Add7.IN0
hpos3[6] => Add7.IN6
hpos3[7] => Add7.IN5
hpos3[8] => Add7.IN4
hpos3[9] => Add7.IN3
hpos3[10] => Add7.IN2
hpos3[11] => ~NO_FANOUT~
hpos3[12] => ~NO_FANOUT~
hpos3[13] => ~NO_FANOUT~
hpos3[14] => ~NO_FANOUT~
hpos3[15] => ~NO_FANOUT~
vpos3[0] => Add3.IN16
vpos3[1] => Add3.IN15
vpos3[2] => Add3.IN14
vpos3[3] => Add3.IN13
vpos3[4] => Add3.IN12
vpos3[5] => Add3.IN11
vpos3[6] => Add3.IN10
vpos3[7] => Add3.IN9
vpos3[8] => Add3.IN8
vpos3[9] => Add3.IN7
vpos3[10] => Add3.IN6
vpos3[11] => Add3.IN5
vpos3[12] => Add3.IN4
vpos3[13] => Add3.IN3
vpos3[14] => Add3.IN2
vpos3[15] => Add3.IN1
vram_row_base[0] => ~NO_FANOUT~
vram_row_base[1] => ~NO_FANOUT~
vram_row_base[2] => ~NO_FANOUT~
vram_row_base[3] => vram_addr.DATAB
vram_row_base[4] => vram_addr.DATAB
vram_row_base[5] => vram_addr.DATAB
vram_row_base[6] => vram_addr.DATAB
vram_row_base[7] => vram_addr.DATAB
vram_row_base[8] => vram_addr.DATAB
vram_row_base[9] => vram_addr.DATAB
vram_row_base[10] => ~NO_FANOUT~
vram_row_base[11] => ~NO_FANOUT~
vram_row_base[12] => ~NO_FANOUT~
vram_row_base[13] => ~NO_FANOUT~
vram_row_base[14] => ~NO_FANOUT~
vram_row_base[15] => ~NO_FANOUT~
row_offset[0] => Add0.IN10
row_offset[1] => Add0.IN9
row_offset[2] => Add0.IN8
row_offset[3] => Add0.IN7
row_offset[4] => Add0.IN6
row_offset[5] => Add0.IN5
row_offset[6] => Add0.IN4
row_offset[7] => Add0.IN3
row_offset[8] => Add0.IN2
row_offset[9] => Add0.IN1
row_offset[10] => ~NO_FANOUT~
row_offset[11] => ~NO_FANOUT~
row_offset[12] => ~NO_FANOUT~
row_offset[13] => ~NO_FANOUT~
row_offset[14] => ~NO_FANOUT~
row_offset[15] => ~NO_FANOUT~
row_en => tasks.IN1
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_en => row_scr.OUTPUTSELECT
row_scr[0] <= row_scr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[1] <= row_scr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[2] <= row_scr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[3] <= row_scr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[4] <= row_scr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[5] <= row_scr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[6] <= row_scr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[7] <= row_scr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[8] <= row_scr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[9] <= row_scr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[10] <= row_scr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[11] <= row_scr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[12] <= row_scr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[13] <= row_scr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[14] <= row_scr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_scr[15] <= row_scr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[0] => tile_addr[0].IN1
tile_addr[1] => tile_addr[1].IN1
tile_addr[2] => tile_addr[2].IN1
tile_addr[3] => tile_addr[3].IN1
tile_addr[4] => tile_addr[4].IN1
tile_addr[5] => tile_addr[5].IN1
tile_addr[6] => tile_addr[6].IN1
tile_addr[7] => tile_addr[7].IN1
tile_data[0] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[1] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[2] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[3] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[4] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[5] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[6] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[7] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[8] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[9] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[10] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[11] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[12] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[13] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[14] <= jtframe_dual_ram:u_tile_cache.q1
tile_data[15] <= jtframe_dual_ram:u_tile_cache.q1
vram_obj_base[0] => ~NO_FANOUT~
vram_obj_base[1] => ~NO_FANOUT~
vram_obj_base[2] => ~NO_FANOUT~
vram_obj_base[3] => vram_addr.DATAB
vram_obj_base[4] => vram_addr.DATAB
vram_obj_base[5] => vram_addr.DATAB
vram_obj_base[6] => vram_addr.DATAB
vram_obj_base[7] => vram_addr.DATAB
vram_obj_base[8] => vram_addr.DATAB
vram_obj_base[9] => vram_addr.DATAB
vram_obj_base[10] => ~NO_FANOUT~
vram_obj_base[11] => ~NO_FANOUT~
vram_obj_base[12] => ~NO_FANOUT~
vram_obj_base[13] => ~NO_FANOUT~
vram_obj_base[14] => ~NO_FANOUT~
vram_obj_base[15] => ~NO_FANOUT~
obj_table_addr[0] => obj_table_addr[0].IN1
obj_table_addr[1] => obj_table_addr[1].IN1
obj_table_addr[2] => obj_table_addr[2].IN1
obj_table_addr[3] => obj_table_addr[3].IN1
obj_table_addr[4] => obj_table_addr[4].IN1
obj_table_addr[5] => obj_table_addr[5].IN1
obj_table_addr[6] => obj_table_addr[6].IN1
obj_table_addr[7] => obj_table_addr[7].IN1
obj_table_addr[8] => obj_table_addr[8].IN1
obj_table_addr[9] => obj_table_addr[9].IN1
obj_dma_ok => always4.IN1
obj_dma_ok => last_obj_dma_ok.DATAB
obj_table_data[0] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[1] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[2] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[3] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[4] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[5] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[6] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[7] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[8] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[9] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[10] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[11] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[12] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[13] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[14] <= jtframe_dual_ram:u_obj_cache.q1
obj_table_data[15] <= jtframe_dual_ram:u_obj_cache.q1
vram_pal_base[0] => ~NO_FANOUT~
vram_pal_base[1] => ~NO_FANOUT~
vram_pal_base[2] => ~NO_FANOUT~
vram_pal_base[3] => ~NO_FANOUT~
vram_pal_base[4] => ~NO_FANOUT~
vram_pal_base[5] => vram_addr.DATAA
vram_pal_base[6] => vram_addr.DATAA
vram_pal_base[7] => vram_addr.DATAA
vram_pal_base[8] => vram_addr.DATAA
vram_pal_base[9] => vram_addr.DATAA
vram_pal_base[10] => ~NO_FANOUT~
vram_pal_base[11] => ~NO_FANOUT~
vram_pal_base[12] => ~NO_FANOUT~
vram_pal_base[13] => ~NO_FANOUT~
vram_pal_base[14] => ~NO_FANOUT~
vram_pal_base[15] => ~NO_FANOUT~
pal_dma_ok => always4.IN1
pal_dma_ok => last_pal_dma_ok.DATAB
colmix_addr[0] => colmix_addr[0].IN1
colmix_addr[1] => colmix_addr[1].IN1
colmix_addr[2] => colmix_addr[2].IN1
colmix_addr[3] => colmix_addr[3].IN1
colmix_addr[4] => colmix_addr[4].IN1
colmix_addr[5] => colmix_addr[5].IN1
colmix_addr[6] => colmix_addr[6].IN1
colmix_addr[7] => colmix_addr[7].IN1
colmix_addr[8] => colmix_addr[8].IN1
colmix_addr[9] => colmix_addr[9].IN1
colmix_addr[10] => colmix_addr[10].IN1
colmix_addr[11] => colmix_addr[11].IN1
pal_data[0] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[1] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[2] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[3] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[4] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[5] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[6] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[7] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[8] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[9] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[10] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[11] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[12] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[13] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[14] <= jtframe_dual_ram:u_pal_ram.q1
pal_data[15] <= jtframe_dual_ram:u_pal_ram.q1
pal_page_en[0] => tasks.DATAB
pal_page_en[0] => pal_wr_page.DATAB
pal_page_en[1] => tasks.DATAB
pal_page_en[2] => tasks.DATAB
pal_page_en[3] => tasks.DATAB
pal_page_en[4] => tasks.DATAB
pal_page_en[5] => tasks.DATAB
vram_addr[1] <= vram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[2] <= vram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[3] <= vram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[4] <= vram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[5] <= vram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[6] <= vram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[7] <= vram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[8] <= vram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[9] <= vram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[10] <= vram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[11] <= vram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[12] <= vram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[13] <= vram_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[14] <= vram_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[15] <= vram_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[16] <= vram_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[17] <= vram_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_data[0] => obj_din.IN1
vram_data[0] => Add10.IN32
vram_data[0] => pal_din[0].DATAIN
vram_data[0] => tile_din[0].DATAIN
vram_data[1] => obj_din.IN1
vram_data[1] => Add10.IN31
vram_data[1] => pal_din[1].DATAIN
vram_data[1] => tile_din[1].DATAIN
vram_data[2] => obj_din.IN1
vram_data[2] => Add10.IN30
vram_data[2] => pal_din[2].DATAIN
vram_data[2] => tile_din[2].DATAIN
vram_data[3] => obj_din.IN1
vram_data[3] => Add10.IN29
vram_data[3] => pal_din[3].DATAIN
vram_data[3] => tile_din[3].DATAIN
vram_data[4] => obj_din.IN1
vram_data[4] => Add10.IN28
vram_data[4] => pal_din[4].DATAIN
vram_data[4] => tile_din[4].DATAIN
vram_data[5] => obj_din.IN1
vram_data[5] => Add10.IN27
vram_data[5] => pal_din[5].DATAIN
vram_data[5] => tile_din[5].DATAIN
vram_data[6] => obj_din.IN1
vram_data[6] => Add10.IN26
vram_data[6] => pal_din[6].DATAIN
vram_data[6] => tile_din[6].DATAIN
vram_data[7] => obj_din.IN1
vram_data[7] => Add10.IN25
vram_data[7] => pal_din[7].DATAIN
vram_data[7] => tile_din[7].DATAIN
vram_data[8] => obj_din.IN1
vram_data[8] => Add10.IN24
vram_data[8] => pal_din[8].DATAIN
vram_data[8] => tile_din[8].DATAIN
vram_data[8] => Equal6.IN7
vram_data[9] => obj_din.IN1
vram_data[9] => Add10.IN23
vram_data[9] => pal_din[9].DATAIN
vram_data[9] => tile_din[9].DATAIN
vram_data[9] => Equal6.IN6
vram_data[10] => obj_din.IN1
vram_data[10] => Add10.IN22
vram_data[10] => pal_din[10].DATAIN
vram_data[10] => tile_din[10].DATAIN
vram_data[10] => Equal6.IN5
vram_data[11] => obj_din.IN1
vram_data[11] => Add10.IN21
vram_data[11] => pal_din[11].DATAIN
vram_data[11] => tile_din[11].DATAIN
vram_data[11] => Equal6.IN4
vram_data[12] => obj_din.IN1
vram_data[12] => Add10.IN20
vram_data[12] => pal_din[12].DATAIN
vram_data[12] => tile_din[12].DATAIN
vram_data[12] => Equal6.IN3
vram_data[13] => obj_din.IN1
vram_data[13] => Add10.IN19
vram_data[13] => pal_din[13].DATAIN
vram_data[13] => tile_din[13].DATAIN
vram_data[13] => Equal6.IN2
vram_data[14] => obj_din.IN1
vram_data[14] => Add10.IN18
vram_data[14] => pal_din[14].DATAIN
vram_data[14] => tile_din[14].DATAIN
vram_data[14] => Equal6.IN1
vram_data[15] => obj_din.IN1
vram_data[15] => Add10.IN17
vram_data[15] => pal_din[15].DATAIN
vram_data[15] => tile_din[15].DATAIN
vram_data[15] => Equal6.IN0
vram_ok => vram_ok_dly.DATAIN
vram_clr <= <GND>
vram_cs <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
br <= br~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg => always4.IN1


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_dma:u_dma|jtframe_dual_ram:u_tile_cache
clk0 => mem.we_a.CLK
clk0 => mem.waddr_a[8].CLK
clk0 => mem.waddr_a[7].CLK
clk0 => mem.waddr_a[6].CLK
clk0 => mem.waddr_a[5].CLK
clk0 => mem.waddr_a[4].CLK
clk0 => mem.waddr_a[3].CLK
clk0 => mem.waddr_a[2].CLK
clk0 => mem.waddr_a[1].CLK
clk0 => mem.waddr_a[0].CLK
clk0 => mem.data_a[15].CLK
clk0 => mem.data_a[14].CLK
clk0 => mem.data_a[13].CLK
clk0 => mem.data_a[12].CLK
clk0 => mem.data_a[11].CLK
clk0 => mem.data_a[10].CLK
clk0 => mem.data_a[9].CLK
clk0 => mem.data_a[8].CLK
clk0 => mem.data_a[7].CLK
clk0 => mem.data_a[6].CLK
clk0 => mem.data_a[5].CLK
clk0 => mem.data_a[4].CLK
clk0 => mem.data_a[3].CLK
clk0 => mem.data_a[2].CLK
clk0 => mem.data_a[1].CLK
clk0 => mem.data_a[0].CLK
clk0 => q0[0]~reg0.CLK
clk0 => q0[1]~reg0.CLK
clk0 => q0[2]~reg0.CLK
clk0 => q0[3]~reg0.CLK
clk0 => q0[4]~reg0.CLK
clk0 => q0[5]~reg0.CLK
clk0 => q0[6]~reg0.CLK
clk0 => q0[7]~reg0.CLK
clk0 => q0[8]~reg0.CLK
clk0 => q0[9]~reg0.CLK
clk0 => q0[10]~reg0.CLK
clk0 => q0[11]~reg0.CLK
clk0 => q0[12]~reg0.CLK
clk0 => q0[13]~reg0.CLK
clk0 => q0[14]~reg0.CLK
clk0 => q0[15]~reg0.CLK
clk0 => mem.CLK0
clk1 => mem.we_b.CLK
clk1 => mem.waddr_b[8].CLK
clk1 => mem.waddr_b[7].CLK
clk1 => mem.waddr_b[6].CLK
clk1 => mem.waddr_b[5].CLK
clk1 => mem.waddr_b[4].CLK
clk1 => mem.waddr_b[3].CLK
clk1 => mem.waddr_b[2].CLK
clk1 => mem.waddr_b[1].CLK
clk1 => mem.waddr_b[0].CLK
clk1 => mem.data_b[15].CLK
clk1 => mem.data_b[14].CLK
clk1 => mem.data_b[13].CLK
clk1 => mem.data_b[12].CLK
clk1 => mem.data_b[11].CLK
clk1 => mem.data_b[10].CLK
clk1 => mem.data_b[9].CLK
clk1 => mem.data_b[8].CLK
clk1 => mem.data_b[7].CLK
clk1 => mem.data_b[6].CLK
clk1 => mem.data_b[5].CLK
clk1 => mem.data_b[4].CLK
clk1 => mem.data_b[3].CLK
clk1 => mem.data_b[2].CLK
clk1 => mem.data_b[1].CLK
clk1 => mem.data_b[0].CLK
clk1 => q1[0]~reg0.CLK
clk1 => q1[1]~reg0.CLK
clk1 => q1[2]~reg0.CLK
clk1 => q1[3]~reg0.CLK
clk1 => q1[4]~reg0.CLK
clk1 => q1[5]~reg0.CLK
clk1 => q1[6]~reg0.CLK
clk1 => q1[7]~reg0.CLK
clk1 => q1[8]~reg0.CLK
clk1 => q1[9]~reg0.CLK
clk1 => q1[10]~reg0.CLK
clk1 => q1[11]~reg0.CLK
clk1 => q1[12]~reg0.CLK
clk1 => q1[13]~reg0.CLK
clk1 => q1[14]~reg0.CLK
clk1 => q1[15]~reg0.CLK
clk1 => mem.PORTBCLK0
data0[0] => mem.data_a[0].DATAIN
data0[0] => mem.DATAIN
data0[1] => mem.data_a[1].DATAIN
data0[1] => mem.DATAIN1
data0[2] => mem.data_a[2].DATAIN
data0[2] => mem.DATAIN2
data0[3] => mem.data_a[3].DATAIN
data0[3] => mem.DATAIN3
data0[4] => mem.data_a[4].DATAIN
data0[4] => mem.DATAIN4
data0[5] => mem.data_a[5].DATAIN
data0[5] => mem.DATAIN5
data0[6] => mem.data_a[6].DATAIN
data0[6] => mem.DATAIN6
data0[7] => mem.data_a[7].DATAIN
data0[7] => mem.DATAIN7
data0[8] => mem.data_a[8].DATAIN
data0[8] => mem.DATAIN8
data0[9] => mem.data_a[9].DATAIN
data0[9] => mem.DATAIN9
data0[10] => mem.data_a[10].DATAIN
data0[10] => mem.DATAIN10
data0[11] => mem.data_a[11].DATAIN
data0[11] => mem.DATAIN11
data0[12] => mem.data_a[12].DATAIN
data0[12] => mem.DATAIN12
data0[13] => mem.data_a[13].DATAIN
data0[13] => mem.DATAIN13
data0[14] => mem.data_a[14].DATAIN
data0[14] => mem.DATAIN14
data0[15] => mem.data_a[15].DATAIN
data0[15] => mem.DATAIN15
addr0[0] => mem.waddr_a[0].DATAIN
addr0[0] => mem.WADDR
addr0[0] => mem.RADDR
addr0[1] => mem.waddr_a[1].DATAIN
addr0[1] => mem.WADDR1
addr0[1] => mem.RADDR1
addr0[2] => mem.waddr_a[2].DATAIN
addr0[2] => mem.WADDR2
addr0[2] => mem.RADDR2
addr0[3] => mem.waddr_a[3].DATAIN
addr0[3] => mem.WADDR3
addr0[3] => mem.RADDR3
addr0[4] => mem.waddr_a[4].DATAIN
addr0[4] => mem.WADDR4
addr0[4] => mem.RADDR4
addr0[5] => mem.waddr_a[5].DATAIN
addr0[5] => mem.WADDR5
addr0[5] => mem.RADDR5
addr0[6] => mem.waddr_a[6].DATAIN
addr0[6] => mem.WADDR6
addr0[6] => mem.RADDR6
addr0[7] => mem.waddr_a[7].DATAIN
addr0[7] => mem.WADDR7
addr0[7] => mem.RADDR7
addr0[8] => mem.waddr_a[8].DATAIN
addr0[8] => mem.WADDR8
addr0[8] => mem.RADDR8
we0 => mem.we_a.DATAIN
we0 => mem.WE
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[11] <= q0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[12] <= q0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[13] <= q0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[14] <= q0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[15] <= q0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] => mem.data_b[0].DATAIN
data1[0] => mem.PORTBDATAIN
data1[1] => mem.data_b[1].DATAIN
data1[1] => mem.PORTBDATAIN1
data1[2] => mem.data_b[2].DATAIN
data1[2] => mem.PORTBDATAIN2
data1[3] => mem.data_b[3].DATAIN
data1[3] => mem.PORTBDATAIN3
data1[4] => mem.data_b[4].DATAIN
data1[4] => mem.PORTBDATAIN4
data1[5] => mem.data_b[5].DATAIN
data1[5] => mem.PORTBDATAIN5
data1[6] => mem.data_b[6].DATAIN
data1[6] => mem.PORTBDATAIN6
data1[7] => mem.data_b[7].DATAIN
data1[7] => mem.PORTBDATAIN7
data1[8] => mem.data_b[8].DATAIN
data1[8] => mem.PORTBDATAIN8
data1[9] => mem.data_b[9].DATAIN
data1[9] => mem.PORTBDATAIN9
data1[10] => mem.data_b[10].DATAIN
data1[10] => mem.PORTBDATAIN10
data1[11] => mem.data_b[11].DATAIN
data1[11] => mem.PORTBDATAIN11
data1[12] => mem.data_b[12].DATAIN
data1[12] => mem.PORTBDATAIN12
data1[13] => mem.data_b[13].DATAIN
data1[13] => mem.PORTBDATAIN13
data1[14] => mem.data_b[14].DATAIN
data1[14] => mem.PORTBDATAIN14
data1[15] => mem.data_b[15].DATAIN
data1[15] => mem.PORTBDATAIN15
addr1[0] => mem.waddr_b[0].DATAIN
addr1[0] => mem.PORTBWADDR
addr1[0] => mem.PORTBRADDR
addr1[1] => mem.waddr_b[1].DATAIN
addr1[1] => mem.PORTBWADDR1
addr1[1] => mem.PORTBRADDR1
addr1[2] => mem.waddr_b[2].DATAIN
addr1[2] => mem.PORTBWADDR2
addr1[2] => mem.PORTBRADDR2
addr1[3] => mem.waddr_b[3].DATAIN
addr1[3] => mem.PORTBWADDR3
addr1[3] => mem.PORTBRADDR3
addr1[4] => mem.waddr_b[4].DATAIN
addr1[4] => mem.PORTBWADDR4
addr1[4] => mem.PORTBRADDR4
addr1[5] => mem.waddr_b[5].DATAIN
addr1[5] => mem.PORTBWADDR5
addr1[5] => mem.PORTBRADDR5
addr1[6] => mem.waddr_b[6].DATAIN
addr1[6] => mem.PORTBWADDR6
addr1[6] => mem.PORTBRADDR6
addr1[7] => mem.waddr_b[7].DATAIN
addr1[7] => mem.PORTBWADDR7
addr1[7] => mem.PORTBRADDR7
addr1[8] => mem.waddr_b[8].DATAIN
addr1[8] => mem.PORTBWADDR8
addr1[8] => mem.PORTBRADDR8
we1 => mem.we_b.DATAIN
we1 => mem.PORTBWE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[11] <= q1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[12] <= q1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[13] <= q1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[14] <= q1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[15] <= q1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_dma:u_dma|jtframe_dual_ram:u_obj_cache
clk0 => mem.we_a.CLK
clk0 => mem.waddr_a[10].CLK
clk0 => mem.waddr_a[9].CLK
clk0 => mem.waddr_a[8].CLK
clk0 => mem.waddr_a[7].CLK
clk0 => mem.waddr_a[6].CLK
clk0 => mem.waddr_a[5].CLK
clk0 => mem.waddr_a[4].CLK
clk0 => mem.waddr_a[3].CLK
clk0 => mem.waddr_a[2].CLK
clk0 => mem.waddr_a[1].CLK
clk0 => mem.waddr_a[0].CLK
clk0 => mem.data_a[15].CLK
clk0 => mem.data_a[14].CLK
clk0 => mem.data_a[13].CLK
clk0 => mem.data_a[12].CLK
clk0 => mem.data_a[11].CLK
clk0 => mem.data_a[10].CLK
clk0 => mem.data_a[9].CLK
clk0 => mem.data_a[8].CLK
clk0 => mem.data_a[7].CLK
clk0 => mem.data_a[6].CLK
clk0 => mem.data_a[5].CLK
clk0 => mem.data_a[4].CLK
clk0 => mem.data_a[3].CLK
clk0 => mem.data_a[2].CLK
clk0 => mem.data_a[1].CLK
clk0 => mem.data_a[0].CLK
clk0 => q0[0]~reg0.CLK
clk0 => q0[1]~reg0.CLK
clk0 => q0[2]~reg0.CLK
clk0 => q0[3]~reg0.CLK
clk0 => q0[4]~reg0.CLK
clk0 => q0[5]~reg0.CLK
clk0 => q0[6]~reg0.CLK
clk0 => q0[7]~reg0.CLK
clk0 => q0[8]~reg0.CLK
clk0 => q0[9]~reg0.CLK
clk0 => q0[10]~reg0.CLK
clk0 => q0[11]~reg0.CLK
clk0 => q0[12]~reg0.CLK
clk0 => q0[13]~reg0.CLK
clk0 => q0[14]~reg0.CLK
clk0 => q0[15]~reg0.CLK
clk0 => mem.CLK0
clk1 => mem.we_b.CLK
clk1 => mem.waddr_b[10].CLK
clk1 => mem.waddr_b[9].CLK
clk1 => mem.waddr_b[8].CLK
clk1 => mem.waddr_b[7].CLK
clk1 => mem.waddr_b[6].CLK
clk1 => mem.waddr_b[5].CLK
clk1 => mem.waddr_b[4].CLK
clk1 => mem.waddr_b[3].CLK
clk1 => mem.waddr_b[2].CLK
clk1 => mem.waddr_b[1].CLK
clk1 => mem.waddr_b[0].CLK
clk1 => mem.data_b[15].CLK
clk1 => mem.data_b[14].CLK
clk1 => mem.data_b[13].CLK
clk1 => mem.data_b[12].CLK
clk1 => mem.data_b[11].CLK
clk1 => mem.data_b[10].CLK
clk1 => mem.data_b[9].CLK
clk1 => mem.data_b[8].CLK
clk1 => mem.data_b[7].CLK
clk1 => mem.data_b[6].CLK
clk1 => mem.data_b[5].CLK
clk1 => mem.data_b[4].CLK
clk1 => mem.data_b[3].CLK
clk1 => mem.data_b[2].CLK
clk1 => mem.data_b[1].CLK
clk1 => mem.data_b[0].CLK
clk1 => q1[0]~reg0.CLK
clk1 => q1[1]~reg0.CLK
clk1 => q1[2]~reg0.CLK
clk1 => q1[3]~reg0.CLK
clk1 => q1[4]~reg0.CLK
clk1 => q1[5]~reg0.CLK
clk1 => q1[6]~reg0.CLK
clk1 => q1[7]~reg0.CLK
clk1 => q1[8]~reg0.CLK
clk1 => q1[9]~reg0.CLK
clk1 => q1[10]~reg0.CLK
clk1 => q1[11]~reg0.CLK
clk1 => q1[12]~reg0.CLK
clk1 => q1[13]~reg0.CLK
clk1 => q1[14]~reg0.CLK
clk1 => q1[15]~reg0.CLK
clk1 => mem.PORTBCLK0
data0[0] => mem.data_a[0].DATAIN
data0[0] => mem.DATAIN
data0[1] => mem.data_a[1].DATAIN
data0[1] => mem.DATAIN1
data0[2] => mem.data_a[2].DATAIN
data0[2] => mem.DATAIN2
data0[3] => mem.data_a[3].DATAIN
data0[3] => mem.DATAIN3
data0[4] => mem.data_a[4].DATAIN
data0[4] => mem.DATAIN4
data0[5] => mem.data_a[5].DATAIN
data0[5] => mem.DATAIN5
data0[6] => mem.data_a[6].DATAIN
data0[6] => mem.DATAIN6
data0[7] => mem.data_a[7].DATAIN
data0[7] => mem.DATAIN7
data0[8] => mem.data_a[8].DATAIN
data0[8] => mem.DATAIN8
data0[9] => mem.data_a[9].DATAIN
data0[9] => mem.DATAIN9
data0[10] => mem.data_a[10].DATAIN
data0[10] => mem.DATAIN10
data0[11] => mem.data_a[11].DATAIN
data0[11] => mem.DATAIN11
data0[12] => mem.data_a[12].DATAIN
data0[12] => mem.DATAIN12
data0[13] => mem.data_a[13].DATAIN
data0[13] => mem.DATAIN13
data0[14] => mem.data_a[14].DATAIN
data0[14] => mem.DATAIN14
data0[15] => mem.data_a[15].DATAIN
data0[15] => mem.DATAIN15
addr0[0] => mem.waddr_a[0].DATAIN
addr0[0] => mem.WADDR
addr0[0] => mem.RADDR
addr0[1] => mem.waddr_a[1].DATAIN
addr0[1] => mem.WADDR1
addr0[1] => mem.RADDR1
addr0[2] => mem.waddr_a[2].DATAIN
addr0[2] => mem.WADDR2
addr0[2] => mem.RADDR2
addr0[3] => mem.waddr_a[3].DATAIN
addr0[3] => mem.WADDR3
addr0[3] => mem.RADDR3
addr0[4] => mem.waddr_a[4].DATAIN
addr0[4] => mem.WADDR4
addr0[4] => mem.RADDR4
addr0[5] => mem.waddr_a[5].DATAIN
addr0[5] => mem.WADDR5
addr0[5] => mem.RADDR5
addr0[6] => mem.waddr_a[6].DATAIN
addr0[6] => mem.WADDR6
addr0[6] => mem.RADDR6
addr0[7] => mem.waddr_a[7].DATAIN
addr0[7] => mem.WADDR7
addr0[7] => mem.RADDR7
addr0[8] => mem.waddr_a[8].DATAIN
addr0[8] => mem.WADDR8
addr0[8] => mem.RADDR8
addr0[9] => mem.waddr_a[9].DATAIN
addr0[9] => mem.WADDR9
addr0[9] => mem.RADDR9
addr0[10] => mem.waddr_a[10].DATAIN
addr0[10] => mem.WADDR10
addr0[10] => mem.RADDR10
we0 => mem.we_a.DATAIN
we0 => mem.WE
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[11] <= q0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[12] <= q0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[13] <= q0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[14] <= q0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[15] <= q0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] => mem.data_b[0].DATAIN
data1[0] => mem.PORTBDATAIN
data1[1] => mem.data_b[1].DATAIN
data1[1] => mem.PORTBDATAIN1
data1[2] => mem.data_b[2].DATAIN
data1[2] => mem.PORTBDATAIN2
data1[3] => mem.data_b[3].DATAIN
data1[3] => mem.PORTBDATAIN3
data1[4] => mem.data_b[4].DATAIN
data1[4] => mem.PORTBDATAIN4
data1[5] => mem.data_b[5].DATAIN
data1[5] => mem.PORTBDATAIN5
data1[6] => mem.data_b[6].DATAIN
data1[6] => mem.PORTBDATAIN6
data1[7] => mem.data_b[7].DATAIN
data1[7] => mem.PORTBDATAIN7
data1[8] => mem.data_b[8].DATAIN
data1[8] => mem.PORTBDATAIN8
data1[9] => mem.data_b[9].DATAIN
data1[9] => mem.PORTBDATAIN9
data1[10] => mem.data_b[10].DATAIN
data1[10] => mem.PORTBDATAIN10
data1[11] => mem.data_b[11].DATAIN
data1[11] => mem.PORTBDATAIN11
data1[12] => mem.data_b[12].DATAIN
data1[12] => mem.PORTBDATAIN12
data1[13] => mem.data_b[13].DATAIN
data1[13] => mem.PORTBDATAIN13
data1[14] => mem.data_b[14].DATAIN
data1[14] => mem.PORTBDATAIN14
data1[15] => mem.data_b[15].DATAIN
data1[15] => mem.PORTBDATAIN15
addr1[0] => mem.waddr_b[0].DATAIN
addr1[0] => mem.PORTBWADDR
addr1[0] => mem.PORTBRADDR
addr1[1] => mem.waddr_b[1].DATAIN
addr1[1] => mem.PORTBWADDR1
addr1[1] => mem.PORTBRADDR1
addr1[2] => mem.waddr_b[2].DATAIN
addr1[2] => mem.PORTBWADDR2
addr1[2] => mem.PORTBRADDR2
addr1[3] => mem.waddr_b[3].DATAIN
addr1[3] => mem.PORTBWADDR3
addr1[3] => mem.PORTBRADDR3
addr1[4] => mem.waddr_b[4].DATAIN
addr1[4] => mem.PORTBWADDR4
addr1[4] => mem.PORTBRADDR4
addr1[5] => mem.waddr_b[5].DATAIN
addr1[5] => mem.PORTBWADDR5
addr1[5] => mem.PORTBRADDR5
addr1[6] => mem.waddr_b[6].DATAIN
addr1[6] => mem.PORTBWADDR6
addr1[6] => mem.PORTBRADDR6
addr1[7] => mem.waddr_b[7].DATAIN
addr1[7] => mem.PORTBWADDR7
addr1[7] => mem.PORTBRADDR7
addr1[8] => mem.waddr_b[8].DATAIN
addr1[8] => mem.PORTBWADDR8
addr1[8] => mem.PORTBRADDR8
addr1[9] => mem.waddr_b[9].DATAIN
addr1[9] => mem.PORTBWADDR9
addr1[9] => mem.PORTBRADDR9
addr1[10] => mem.waddr_b[10].DATAIN
addr1[10] => mem.PORTBWADDR10
addr1[10] => mem.PORTBRADDR10
we1 => mem.we_b.DATAIN
we1 => mem.PORTBWE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[11] <= q1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[12] <= q1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[13] <= q1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[14] <= q1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[15] <= q1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_dma:u_dma|jtframe_dual_ram:u_pal_ram
clk0 => mem.we_a.CLK
clk0 => mem.waddr_a[11].CLK
clk0 => mem.waddr_a[10].CLK
clk0 => mem.waddr_a[9].CLK
clk0 => mem.waddr_a[8].CLK
clk0 => mem.waddr_a[7].CLK
clk0 => mem.waddr_a[6].CLK
clk0 => mem.waddr_a[5].CLK
clk0 => mem.waddr_a[4].CLK
clk0 => mem.waddr_a[3].CLK
clk0 => mem.waddr_a[2].CLK
clk0 => mem.waddr_a[1].CLK
clk0 => mem.waddr_a[0].CLK
clk0 => mem.data_a[15].CLK
clk0 => mem.data_a[14].CLK
clk0 => mem.data_a[13].CLK
clk0 => mem.data_a[12].CLK
clk0 => mem.data_a[11].CLK
clk0 => mem.data_a[10].CLK
clk0 => mem.data_a[9].CLK
clk0 => mem.data_a[8].CLK
clk0 => mem.data_a[7].CLK
clk0 => mem.data_a[6].CLK
clk0 => mem.data_a[5].CLK
clk0 => mem.data_a[4].CLK
clk0 => mem.data_a[3].CLK
clk0 => mem.data_a[2].CLK
clk0 => mem.data_a[1].CLK
clk0 => mem.data_a[0].CLK
clk0 => q0[0]~reg0.CLK
clk0 => q0[1]~reg0.CLK
clk0 => q0[2]~reg0.CLK
clk0 => q0[3]~reg0.CLK
clk0 => q0[4]~reg0.CLK
clk0 => q0[5]~reg0.CLK
clk0 => q0[6]~reg0.CLK
clk0 => q0[7]~reg0.CLK
clk0 => q0[8]~reg0.CLK
clk0 => q0[9]~reg0.CLK
clk0 => q0[10]~reg0.CLK
clk0 => q0[11]~reg0.CLK
clk0 => q0[12]~reg0.CLK
clk0 => q0[13]~reg0.CLK
clk0 => q0[14]~reg0.CLK
clk0 => q0[15]~reg0.CLK
clk0 => mem.CLK0
clk1 => mem.we_b.CLK
clk1 => mem.waddr_b[11].CLK
clk1 => mem.waddr_b[10].CLK
clk1 => mem.waddr_b[9].CLK
clk1 => mem.waddr_b[8].CLK
clk1 => mem.waddr_b[7].CLK
clk1 => mem.waddr_b[6].CLK
clk1 => mem.waddr_b[5].CLK
clk1 => mem.waddr_b[4].CLK
clk1 => mem.waddr_b[3].CLK
clk1 => mem.waddr_b[2].CLK
clk1 => mem.waddr_b[1].CLK
clk1 => mem.waddr_b[0].CLK
clk1 => mem.data_b[15].CLK
clk1 => mem.data_b[14].CLK
clk1 => mem.data_b[13].CLK
clk1 => mem.data_b[12].CLK
clk1 => mem.data_b[11].CLK
clk1 => mem.data_b[10].CLK
clk1 => mem.data_b[9].CLK
clk1 => mem.data_b[8].CLK
clk1 => mem.data_b[7].CLK
clk1 => mem.data_b[6].CLK
clk1 => mem.data_b[5].CLK
clk1 => mem.data_b[4].CLK
clk1 => mem.data_b[3].CLK
clk1 => mem.data_b[2].CLK
clk1 => mem.data_b[1].CLK
clk1 => mem.data_b[0].CLK
clk1 => q1[0]~reg0.CLK
clk1 => q1[1]~reg0.CLK
clk1 => q1[2]~reg0.CLK
clk1 => q1[3]~reg0.CLK
clk1 => q1[4]~reg0.CLK
clk1 => q1[5]~reg0.CLK
clk1 => q1[6]~reg0.CLK
clk1 => q1[7]~reg0.CLK
clk1 => q1[8]~reg0.CLK
clk1 => q1[9]~reg0.CLK
clk1 => q1[10]~reg0.CLK
clk1 => q1[11]~reg0.CLK
clk1 => q1[12]~reg0.CLK
clk1 => q1[13]~reg0.CLK
clk1 => q1[14]~reg0.CLK
clk1 => q1[15]~reg0.CLK
clk1 => mem.PORTBCLK0
data0[0] => mem.data_a[0].DATAIN
data0[0] => mem.DATAIN
data0[1] => mem.data_a[1].DATAIN
data0[1] => mem.DATAIN1
data0[2] => mem.data_a[2].DATAIN
data0[2] => mem.DATAIN2
data0[3] => mem.data_a[3].DATAIN
data0[3] => mem.DATAIN3
data0[4] => mem.data_a[4].DATAIN
data0[4] => mem.DATAIN4
data0[5] => mem.data_a[5].DATAIN
data0[5] => mem.DATAIN5
data0[6] => mem.data_a[6].DATAIN
data0[6] => mem.DATAIN6
data0[7] => mem.data_a[7].DATAIN
data0[7] => mem.DATAIN7
data0[8] => mem.data_a[8].DATAIN
data0[8] => mem.DATAIN8
data0[9] => mem.data_a[9].DATAIN
data0[9] => mem.DATAIN9
data0[10] => mem.data_a[10].DATAIN
data0[10] => mem.DATAIN10
data0[11] => mem.data_a[11].DATAIN
data0[11] => mem.DATAIN11
data0[12] => mem.data_a[12].DATAIN
data0[12] => mem.DATAIN12
data0[13] => mem.data_a[13].DATAIN
data0[13] => mem.DATAIN13
data0[14] => mem.data_a[14].DATAIN
data0[14] => mem.DATAIN14
data0[15] => mem.data_a[15].DATAIN
data0[15] => mem.DATAIN15
addr0[0] => mem.waddr_a[0].DATAIN
addr0[0] => mem.WADDR
addr0[0] => mem.RADDR
addr0[1] => mem.waddr_a[1].DATAIN
addr0[1] => mem.WADDR1
addr0[1] => mem.RADDR1
addr0[2] => mem.waddr_a[2].DATAIN
addr0[2] => mem.WADDR2
addr0[2] => mem.RADDR2
addr0[3] => mem.waddr_a[3].DATAIN
addr0[3] => mem.WADDR3
addr0[3] => mem.RADDR3
addr0[4] => mem.waddr_a[4].DATAIN
addr0[4] => mem.WADDR4
addr0[4] => mem.RADDR4
addr0[5] => mem.waddr_a[5].DATAIN
addr0[5] => mem.WADDR5
addr0[5] => mem.RADDR5
addr0[6] => mem.waddr_a[6].DATAIN
addr0[6] => mem.WADDR6
addr0[6] => mem.RADDR6
addr0[7] => mem.waddr_a[7].DATAIN
addr0[7] => mem.WADDR7
addr0[7] => mem.RADDR7
addr0[8] => mem.waddr_a[8].DATAIN
addr0[8] => mem.WADDR8
addr0[8] => mem.RADDR8
addr0[9] => mem.waddr_a[9].DATAIN
addr0[9] => mem.WADDR9
addr0[9] => mem.RADDR9
addr0[10] => mem.waddr_a[10].DATAIN
addr0[10] => mem.WADDR10
addr0[10] => mem.RADDR10
addr0[11] => mem.waddr_a[11].DATAIN
addr0[11] => mem.WADDR11
addr0[11] => mem.RADDR11
we0 => mem.we_a.DATAIN
we0 => mem.WE
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[11] <= q0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[12] <= q0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[13] <= q0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[14] <= q0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[15] <= q0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] => mem.data_b[0].DATAIN
data1[0] => mem.PORTBDATAIN
data1[1] => mem.data_b[1].DATAIN
data1[1] => mem.PORTBDATAIN1
data1[2] => mem.data_b[2].DATAIN
data1[2] => mem.PORTBDATAIN2
data1[3] => mem.data_b[3].DATAIN
data1[3] => mem.PORTBDATAIN3
data1[4] => mem.data_b[4].DATAIN
data1[4] => mem.PORTBDATAIN4
data1[5] => mem.data_b[5].DATAIN
data1[5] => mem.PORTBDATAIN5
data1[6] => mem.data_b[6].DATAIN
data1[6] => mem.PORTBDATAIN6
data1[7] => mem.data_b[7].DATAIN
data1[7] => mem.PORTBDATAIN7
data1[8] => mem.data_b[8].DATAIN
data1[8] => mem.PORTBDATAIN8
data1[9] => mem.data_b[9].DATAIN
data1[9] => mem.PORTBDATAIN9
data1[10] => mem.data_b[10].DATAIN
data1[10] => mem.PORTBDATAIN10
data1[11] => mem.data_b[11].DATAIN
data1[11] => mem.PORTBDATAIN11
data1[12] => mem.data_b[12].DATAIN
data1[12] => mem.PORTBDATAIN12
data1[13] => mem.data_b[13].DATAIN
data1[13] => mem.PORTBDATAIN13
data1[14] => mem.data_b[14].DATAIN
data1[14] => mem.PORTBDATAIN14
data1[15] => mem.data_b[15].DATAIN
data1[15] => mem.PORTBDATAIN15
addr1[0] => mem.waddr_b[0].DATAIN
addr1[0] => mem.PORTBWADDR
addr1[0] => mem.PORTBRADDR
addr1[1] => mem.waddr_b[1].DATAIN
addr1[1] => mem.PORTBWADDR1
addr1[1] => mem.PORTBRADDR1
addr1[2] => mem.waddr_b[2].DATAIN
addr1[2] => mem.PORTBWADDR2
addr1[2] => mem.PORTBRADDR2
addr1[3] => mem.waddr_b[3].DATAIN
addr1[3] => mem.PORTBWADDR3
addr1[3] => mem.PORTBRADDR3
addr1[4] => mem.waddr_b[4].DATAIN
addr1[4] => mem.PORTBWADDR4
addr1[4] => mem.PORTBRADDR4
addr1[5] => mem.waddr_b[5].DATAIN
addr1[5] => mem.PORTBWADDR5
addr1[5] => mem.PORTBRADDR5
addr1[6] => mem.waddr_b[6].DATAIN
addr1[6] => mem.PORTBWADDR6
addr1[6] => mem.PORTBRADDR6
addr1[7] => mem.waddr_b[7].DATAIN
addr1[7] => mem.PORTBWADDR7
addr1[7] => mem.PORTBRADDR7
addr1[8] => mem.waddr_b[8].DATAIN
addr1[8] => mem.PORTBWADDR8
addr1[8] => mem.PORTBRADDR8
addr1[9] => mem.waddr_b[9].DATAIN
addr1[9] => mem.PORTBWADDR9
addr1[9] => mem.PORTBRADDR9
addr1[10] => mem.waddr_b[10].DATAIN
addr1[10] => mem.PORTBWADDR10
addr1[10] => mem.PORTBRADDR10
addr1[11] => mem.waddr_b[11].DATAIN
addr1[11] => mem.PORTBWADDR11
addr1[11] => mem.PORTBRADDR11
we1 => mem.we_b.DATAIN
we1 => mem.PORTBWE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[11] <= q1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[12] <= q1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[13] <= q1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[14] <= q1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[15] <= q1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_timing:u_timing
rst => ~NO_FANOUT~
clk => VB~reg0.CLK
clk => vdump[0]~reg0.CLK
clk => vdump[1]~reg0.CLK
clk => vdump[2]~reg0.CLK
clk => vdump[3]~reg0.CLK
clk => vdump[4]~reg0.CLK
clk => vdump[5]~reg0.CLK
clk => vdump[6]~reg0.CLK
clk => vdump[7]~reg0.CLK
clk => vdump[8]~reg0.CLK
clk => vrender[0]~reg0.CLK
clk => vrender[1]~reg0.CLK
clk => vrender[2]~reg0.CLK
clk => vrender[3]~reg0.CLK
clk => vrender[4]~reg0.CLK
clk => vrender[5]~reg0.CLK
clk => vrender[6]~reg0.CLK
clk => vrender[7]~reg0.CLK
clk => vrender[8]~reg0.CLK
clk => vrender1[0]~reg0.CLK
clk => vrender1[1]~reg0.CLK
clk => vrender1[2]~reg0.CLK
clk => vrender1[3]~reg0.CLK
clk => vrender1[4]~reg0.CLK
clk => vrender1[5]~reg0.CLK
clk => vrender1[6]~reg0.CLK
clk => vrender1[7]~reg0.CLK
clk => vrender1[8]~reg0.CLK
clk => start~reg0.CLK
clk => VS~reg0.CLK
clk => HS~reg0.CLK
clk => HB~reg0.CLK
clk => shVB[0].CLK
clk => shVB[1].CLK
clk => hdump[0]~reg0.CLK
clk => hdump[1]~reg0.CLK
clk => hdump[2]~reg0.CLK
clk => hdump[3]~reg0.CLK
clk => hdump[4]~reg0.CLK
clk => hdump[5]~reg0.CLK
clk => hdump[6]~reg0.CLK
clk => hdump[7]~reg0.CLK
clk => hdump[8]~reg0.CLK
cen8 => vdump[5]~reg0.ENA
cen8 => vdump[4]~reg0.ENA
cen8 => vdump[3]~reg0.ENA
cen8 => vdump[2]~reg0.ENA
cen8 => vdump[1]~reg0.ENA
cen8 => vdump[0]~reg0.ENA
cen8 => VB~reg0.ENA
cen8 => vdump[6]~reg0.ENA
cen8 => vdump[7]~reg0.ENA
cen8 => vdump[8]~reg0.ENA
cen8 => vrender[0]~reg0.ENA
cen8 => vrender[1]~reg0.ENA
cen8 => vrender[2]~reg0.ENA
cen8 => vrender[3]~reg0.ENA
cen8 => vrender[4]~reg0.ENA
cen8 => vrender[5]~reg0.ENA
cen8 => vrender[6]~reg0.ENA
cen8 => vrender[7]~reg0.ENA
cen8 => vrender[8]~reg0.ENA
cen8 => vrender1[0]~reg0.ENA
cen8 => vrender1[1]~reg0.ENA
cen8 => vrender1[2]~reg0.ENA
cen8 => vrender1[3]~reg0.ENA
cen8 => vrender1[4]~reg0.ENA
cen8 => vrender1[5]~reg0.ENA
cen8 => vrender1[6]~reg0.ENA
cen8 => vrender1[7]~reg0.ENA
cen8 => vrender1[8]~reg0.ENA
cen8 => start~reg0.ENA
cen8 => VS~reg0.ENA
cen8 => HS~reg0.ENA
cen8 => HB~reg0.ENA
cen8 => shVB[0].ENA
cen8 => shVB[1].ENA
cen8 => hdump[0]~reg0.ENA
cen8 => hdump[1]~reg0.ENA
cen8 => hdump[2]~reg0.ENA
cen8 => hdump[3]~reg0.ENA
cen8 => hdump[4]~reg0.ENA
cen8 => hdump[5]~reg0.ENA
cen8 => hdump[6]~reg0.ENA
cen8 => hdump[7]~reg0.ENA
cen8 => hdump[8]~reg0.ENA
hdump[0] <= hdump[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[1] <= hdump[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[2] <= hdump[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[3] <= hdump[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[4] <= hdump[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[5] <= hdump[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[6] <= hdump[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[7] <= hdump[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdump[8] <= hdump[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[0] <= vdump[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[1] <= vdump[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[2] <= vdump[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[3] <= vdump[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[4] <= vdump[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[5] <= vdump[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[6] <= vdump[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[7] <= vdump[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vdump[8] <= vdump[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[0] <= vrender[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[1] <= vrender[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[2] <= vrender[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[3] <= vrender[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[4] <= vrender[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[5] <= vrender[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[6] <= vrender[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[7] <= vrender[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender[8] <= vrender[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[0] <= vrender1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[1] <= vrender1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[2] <= vrender1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[3] <= vrender1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[4] <= vrender1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[5] <= vrender1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[6] <= vrender1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[7] <= vrender1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vrender1[8] <= vrender1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start <= start~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VB <= VB~reg0.DB_MAX_OUTPUT_PORT_TYPE
preVB <= shVB[0].DB_MAX_OUTPUT_PORT_TYPE
HB <= HB~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_mmr:u_mmr
rst => rst.IN1
clk => clk.IN1
pxl_cen => always4.IN0
ppu_rstn => reg_rst.IN0
ppu1_cs => always4.IN1
ppu1_cs => always4.IN1
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult1.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => mult2.OUTPUTSELECT
ppu2_cs => scs.OUTPUTSELECT
ppu2_cs => sclk.OUTPUTSELECT
ppu2_cs => sdi.OUTPUTSELECT
ppu2_cs => prio0[15]~reg0.ENA
ppu2_cs => prio0[14]~reg0.ENA
ppu2_cs => prio0[13]~reg0.ENA
ppu2_cs => prio0[12]~reg0.ENA
ppu2_cs => prio0[11]~reg0.ENA
ppu2_cs => prio0[10]~reg0.ENA
ppu2_cs => prio0[9]~reg0.ENA
ppu2_cs => prio0[8]~reg0.ENA
ppu2_cs => prio0[7]~reg0.ENA
ppu2_cs => prio0[6]~reg0.ENA
ppu2_cs => prio0[5]~reg0.ENA
ppu2_cs => prio0[4]~reg0.ENA
ppu2_cs => prio0[3]~reg0.ENA
ppu2_cs => prio0[2]~reg0.ENA
ppu2_cs => prio0[1]~reg0.ENA
ppu2_cs => prio0[0]~reg0.ENA
ppu2_cs => prio1[15]~reg0.ENA
ppu2_cs => prio1[14]~reg0.ENA
ppu2_cs => prio1[13]~reg0.ENA
ppu2_cs => prio1[12]~reg0.ENA
ppu2_cs => prio1[11]~reg0.ENA
ppu2_cs => prio1[10]~reg0.ENA
ppu2_cs => prio1[9]~reg0.ENA
ppu2_cs => prio1[8]~reg0.ENA
ppu2_cs => prio1[7]~reg0.ENA
ppu2_cs => prio1[6]~reg0.ENA
ppu2_cs => prio1[5]~reg0.ENA
ppu2_cs => prio1[4]~reg0.ENA
ppu2_cs => prio1[3]~reg0.ENA
ppu2_cs => prio1[2]~reg0.ENA
ppu2_cs => prio1[1]~reg0.ENA
ppu2_cs => prio1[0]~reg0.ENA
ppu2_cs => prio2[15]~reg0.ENA
ppu2_cs => prio2[14]~reg0.ENA
ppu2_cs => prio2[13]~reg0.ENA
ppu2_cs => prio2[12]~reg0.ENA
ppu2_cs => prio2[11]~reg0.ENA
ppu2_cs => prio2[10]~reg0.ENA
ppu2_cs => prio2[9]~reg0.ENA
ppu2_cs => prio2[8]~reg0.ENA
ppu2_cs => prio2[7]~reg0.ENA
ppu2_cs => prio2[6]~reg0.ENA
ppu2_cs => prio2[5]~reg0.ENA
ppu2_cs => prio2[4]~reg0.ENA
ppu2_cs => prio2[3]~reg0.ENA
ppu2_cs => prio2[2]~reg0.ENA
ppu2_cs => prio2[1]~reg0.ENA
ppu2_cs => prio2[0]~reg0.ENA
ppu2_cs => prio3[15]~reg0.ENA
ppu2_cs => prio3[14]~reg0.ENA
ppu2_cs => prio3[13]~reg0.ENA
ppu2_cs => prio3[12]~reg0.ENA
ppu2_cs => prio3[11]~reg0.ENA
ppu2_cs => prio3[10]~reg0.ENA
ppu2_cs => prio3[9]~reg0.ENA
ppu2_cs => prio3[8]~reg0.ENA
ppu2_cs => prio3[7]~reg0.ENA
ppu2_cs => prio3[6]~reg0.ENA
ppu2_cs => prio3[5]~reg0.ENA
ppu2_cs => prio3[4]~reg0.ENA
ppu2_cs => prio3[3]~reg0.ENA
ppu2_cs => prio3[2]~reg0.ENA
ppu2_cs => prio3[1]~reg0.ENA
ppu2_cs => prio3[0]~reg0.ENA
ppu2_cs => pal_page_en[5]~reg0.ENA
ppu2_cs => pal_page_en[4]~reg0.ENA
ppu2_cs => pal_page_en[3]~reg0.ENA
ppu2_cs => pal_page_en[2]~reg0.ENA
ppu2_cs => pal_page_en[1]~reg0.ENA
ppu2_cs => pal_page_en[0]~reg0.ENA
ppu2_cs => layer_ctrl[15]~reg0.ENA
ppu2_cs => layer_ctrl[14]~reg0.ENA
ppu2_cs => layer_ctrl[13]~reg0.ENA
ppu2_cs => layer_ctrl[12]~reg0.ENA
ppu2_cs => layer_ctrl[11]~reg0.ENA
ppu2_cs => layer_ctrl[10]~reg0.ENA
ppu2_cs => layer_ctrl[9]~reg0.ENA
ppu2_cs => layer_ctrl[8]~reg0.ENA
ppu2_cs => layer_ctrl[7]~reg0.ENA
ppu2_cs => layer_ctrl[6]~reg0.ENA
ppu2_cs => layer_ctrl[5]~reg0.ENA
ppu2_cs => layer_ctrl[4]~reg0.ENA
ppu2_cs => layer_ctrl[3]~reg0.ENA
ppu2_cs => layer_ctrl[2]~reg0.ENA
ppu2_cs => layer_ctrl[1]~reg0.ENA
ppu2_cs => layer_ctrl[0]~reg0.ENA
ppu2_cs => mmr_dout[15]~reg0.ENA
ppu2_cs => mmr_dout[14]~reg0.ENA
ppu2_cs => mmr_dout[13]~reg0.ENA
ppu2_cs => mmr_dout[12]~reg0.ENA
ppu2_cs => mmr_dout[11]~reg0.ENA
ppu2_cs => mmr_dout[10]~reg0.ENA
ppu2_cs => mmr_dout[9]~reg0.ENA
ppu2_cs => mmr_dout[8]~reg0.ENA
ppu2_cs => mmr_dout[7]~reg0.ENA
ppu2_cs => mmr_dout[6]~reg0.ENA
ppu2_cs => mmr_dout[5]~reg0.ENA
ppu2_cs => mmr_dout[4]~reg0.ENA
ppu2_cs => mmr_dout[3]~reg0.ENA
ppu2_cs => mmr_dout[2]~reg0.ENA
ppu2_cs => mmr_dout[1]~reg0.ENA
ppu2_cs => mmr_dout[0]~reg0.ENA
addr[1] => Equal0.IN4
addr[1] => Equal2.IN4
addr[1] => Equal4.IN4
addr[1] => Equal5.IN4
addr[1] => Equal7.IN4
addr[1] => Equal9.IN4
addr[1] => Equal11.IN4
addr[1] => Equal13.IN4
addr[1] => Equal14.IN4
addr[1] => Equal16.IN4
addr[1] => Equal18.IN4
addr[1] => Equal20.IN4
addr[1] => Equal22.IN4
addr[1] => WideAnd0.IN0
addr[1] => Decoder2.IN4
addr[1] => Equal25.IN3
addr[2] => Equal0.IN3
addr[2] => Equal2.IN3
addr[2] => Equal4.IN3
addr[2] => Equal5.IN3
addr[2] => Equal7.IN3
addr[2] => Equal9.IN3
addr[2] => Equal11.IN3
addr[2] => Equal13.IN3
addr[2] => Equal14.IN3
addr[2] => Equal16.IN3
addr[2] => Equal18.IN3
addr[2] => Equal20.IN3
addr[2] => Equal22.IN3
addr[2] => WideAnd0.IN1
addr[2] => Decoder2.IN3
addr[2] => Equal25.IN4
addr[3] => Equal0.IN2
addr[3] => Equal2.IN2
addr[3] => Equal4.IN2
addr[3] => Equal5.IN2
addr[3] => Equal7.IN2
addr[3] => Equal9.IN2
addr[3] => Equal11.IN2
addr[3] => Equal13.IN2
addr[3] => Equal14.IN2
addr[3] => Equal16.IN2
addr[3] => Equal18.IN2
addr[3] => Equal20.IN2
addr[3] => Equal22.IN2
addr[3] => WideAnd0.IN2
addr[3] => Decoder2.IN2
addr[3] => Equal25.IN2
addr[4] => Equal0.IN1
addr[4] => Equal2.IN1
addr[4] => Equal4.IN1
addr[4] => Equal5.IN1
addr[4] => Equal7.IN1
addr[4] => Equal9.IN1
addr[4] => Equal11.IN1
addr[4] => Equal13.IN1
addr[4] => Equal14.IN1
addr[4] => Equal16.IN1
addr[4] => Equal18.IN1
addr[4] => Equal20.IN1
addr[4] => Equal22.IN1
addr[4] => WideAnd0.IN3
addr[4] => Decoder2.IN1
addr[4] => Equal25.IN1
addr[5] => Equal0.IN0
addr[5] => Equal2.IN0
addr[5] => Equal4.IN0
addr[5] => Equal5.IN0
addr[5] => Equal7.IN0
addr[5] => Equal9.IN0
addr[5] => Equal11.IN0
addr[5] => Equal13.IN0
addr[5] => Equal14.IN0
addr[5] => Equal16.IN0
addr[5] => Equal18.IN0
addr[5] => Equal20.IN0
addr[5] => Equal22.IN0
addr[5] => WideAnd0.IN4
addr[5] => Decoder2.IN0
addr[5] => Equal25.IN0
dsn[0] => WideNor0.IN0
dsn[0] => Equal23.IN1
dsn[0] => always4.IN1
dsn[1] => WideNor0.IN1
dsn[1] => Equal23.IN0
cpu_dout[0] => ppu_ctrl.DATAB
cpu_dout[0] => row_offset.DATAB
cpu_dout[0] => vstar2.DATAB
cpu_dout[0] => hstar2.DATAB
cpu_dout[0] => vstar1.DATAB
cpu_dout[0] => hstar1.DATAB
cpu_dout[0] => vpos3.DATAB
cpu_dout[0] => hpos3.DATAB
cpu_dout[0] => vpos2.DATAB
cpu_dout[0] => hpos2.DATAB
cpu_dout[0] => vpos1.DATAB
cpu_dout[0] => hpos1.DATAB
cpu_dout[0] => pal_base.DATAB
cpu_dout[0] => vram_row_base.DATAB
cpu_dout[0] => vram3_base.DATAB
cpu_dout[0] => vram2_base.DATAB
cpu_dout[0] => vram1_base.DATAB
cpu_dout[0] => vram_obj_base.DATAB
cpu_dout[0] => mult1.DATAB
cpu_dout[0] => mult2.DATAB
cpu_dout[0] => layer_ctrl.DATAB
cpu_dout[0] => prio0.DATAB
cpu_dout[0] => prio1.DATAB
cpu_dout[0] => prio2.DATAB
cpu_dout[0] => prio3.DATAB
cpu_dout[0] => pal_page_en.DATAB
cpu_dout[0] => sdi.DATAB
cpu_dout[1] => ppu_ctrl.DATAB
cpu_dout[1] => row_offset.DATAB
cpu_dout[1] => vstar2.DATAB
cpu_dout[1] => hstar2.DATAB
cpu_dout[1] => vstar1.DATAB
cpu_dout[1] => hstar1.DATAB
cpu_dout[1] => vpos3.DATAB
cpu_dout[1] => hpos3.DATAB
cpu_dout[1] => vpos2.DATAB
cpu_dout[1] => hpos2.DATAB
cpu_dout[1] => vpos1.DATAB
cpu_dout[1] => hpos1.DATAB
cpu_dout[1] => pal_base.DATAB
cpu_dout[1] => vram_row_base.DATAB
cpu_dout[1] => vram3_base.DATAB
cpu_dout[1] => vram2_base.DATAB
cpu_dout[1] => vram1_base.DATAB
cpu_dout[1] => vram_obj_base.DATAB
cpu_dout[1] => mult1.DATAB
cpu_dout[1] => mult2.DATAB
cpu_dout[1] => layer_ctrl.DATAB
cpu_dout[1] => prio0.DATAB
cpu_dout[1] => prio1.DATAB
cpu_dout[1] => prio2.DATAB
cpu_dout[1] => prio3.DATAB
cpu_dout[1] => pal_page_en.DATAB
cpu_dout[2] => ppu_ctrl.DATAB
cpu_dout[2] => row_offset.DATAB
cpu_dout[2] => vstar2.DATAB
cpu_dout[2] => hstar2.DATAB
cpu_dout[2] => vstar1.DATAB
cpu_dout[2] => hstar1.DATAB
cpu_dout[2] => vpos3.DATAB
cpu_dout[2] => hpos3.DATAB
cpu_dout[2] => vpos2.DATAB
cpu_dout[2] => hpos2.DATAB
cpu_dout[2] => vpos1.DATAB
cpu_dout[2] => hpos1.DATAB
cpu_dout[2] => pal_base.DATAB
cpu_dout[2] => vram_row_base.DATAB
cpu_dout[2] => vram3_base.DATAB
cpu_dout[2] => vram2_base.DATAB
cpu_dout[2] => vram1_base.DATAB
cpu_dout[2] => vram_obj_base.DATAB
cpu_dout[2] => mult1.DATAB
cpu_dout[2] => mult2.DATAB
cpu_dout[2] => layer_ctrl.DATAB
cpu_dout[2] => prio0.DATAB
cpu_dout[2] => prio1.DATAB
cpu_dout[2] => prio2.DATAB
cpu_dout[2] => prio3.DATAB
cpu_dout[2] => pal_page_en.DATAB
cpu_dout[3] => ppu_ctrl.DATAB
cpu_dout[3] => row_offset.DATAB
cpu_dout[3] => vstar2.DATAB
cpu_dout[3] => hstar2.DATAB
cpu_dout[3] => vstar1.DATAB
cpu_dout[3] => hstar1.DATAB
cpu_dout[3] => vpos3.DATAB
cpu_dout[3] => hpos3.DATAB
cpu_dout[3] => vpos2.DATAB
cpu_dout[3] => hpos2.DATAB
cpu_dout[3] => vpos1.DATAB
cpu_dout[3] => hpos1.DATAB
cpu_dout[3] => pal_base.DATAB
cpu_dout[3] => vram_row_base.DATAB
cpu_dout[3] => vram3_base.DATAB
cpu_dout[3] => vram2_base.DATAB
cpu_dout[3] => vram1_base.DATAB
cpu_dout[3] => vram_obj_base.DATAB
cpu_dout[3] => mult1.DATAB
cpu_dout[3] => mult2.DATAB
cpu_dout[3] => layer_ctrl.DATAB
cpu_dout[3] => prio0.DATAB
cpu_dout[3] => prio1.DATAB
cpu_dout[3] => prio2.DATAB
cpu_dout[3] => prio3.DATAB
cpu_dout[3] => pal_page_en.DATAB
cpu_dout[4] => ppu_ctrl.DATAB
cpu_dout[4] => row_offset.DATAB
cpu_dout[4] => vstar2.DATAB
cpu_dout[4] => hstar2.DATAB
cpu_dout[4] => vstar1.DATAB
cpu_dout[4] => hstar1.DATAB
cpu_dout[4] => vpos3.DATAB
cpu_dout[4] => hpos3.DATAB
cpu_dout[4] => vpos2.DATAB
cpu_dout[4] => hpos2.DATAB
cpu_dout[4] => vpos1.DATAB
cpu_dout[4] => hpos1.DATAB
cpu_dout[4] => pal_base.DATAB
cpu_dout[4] => vram_row_base.DATAB
cpu_dout[4] => vram3_base.DATAB
cpu_dout[4] => vram2_base.DATAB
cpu_dout[4] => vram1_base.DATAB
cpu_dout[4] => vram_obj_base.DATAB
cpu_dout[4] => mult1.DATAB
cpu_dout[4] => mult2.DATAB
cpu_dout[4] => layer_ctrl.DATAB
cpu_dout[4] => prio0.DATAB
cpu_dout[4] => prio1.DATAB
cpu_dout[4] => prio2.DATAB
cpu_dout[4] => prio3.DATAB
cpu_dout[4] => pal_page_en.DATAB
cpu_dout[5] => ppu_ctrl.DATAB
cpu_dout[5] => row_offset.DATAB
cpu_dout[5] => vstar2.DATAB
cpu_dout[5] => hstar2.DATAB
cpu_dout[5] => vstar1.DATAB
cpu_dout[5] => hstar1.DATAB
cpu_dout[5] => vpos3.DATAB
cpu_dout[5] => hpos3.DATAB
cpu_dout[5] => vpos2.DATAB
cpu_dout[5] => hpos2.DATAB
cpu_dout[5] => vpos1.DATAB
cpu_dout[5] => hpos1.DATAB
cpu_dout[5] => pal_base.DATAB
cpu_dout[5] => vram_row_base.DATAB
cpu_dout[5] => vram3_base.DATAB
cpu_dout[5] => vram2_base.DATAB
cpu_dout[5] => vram1_base.DATAB
cpu_dout[5] => vram_obj_base.DATAB
cpu_dout[5] => mult1.DATAB
cpu_dout[5] => mult2.DATAB
cpu_dout[5] => layer_ctrl.DATAB
cpu_dout[5] => prio0.DATAB
cpu_dout[5] => prio1.DATAB
cpu_dout[5] => prio2.DATAB
cpu_dout[5] => prio3.DATAB
cpu_dout[5] => pal_page_en.DATAB
cpu_dout[6] => ppu_ctrl.DATAB
cpu_dout[6] => row_offset.DATAB
cpu_dout[6] => vstar2.DATAB
cpu_dout[6] => hstar2.DATAB
cpu_dout[6] => vstar1.DATAB
cpu_dout[6] => hstar1.DATAB
cpu_dout[6] => vpos3.DATAB
cpu_dout[6] => hpos3.DATAB
cpu_dout[6] => vpos2.DATAB
cpu_dout[6] => hpos2.DATAB
cpu_dout[6] => vpos1.DATAB
cpu_dout[6] => hpos1.DATAB
cpu_dout[6] => pal_base.DATAB
cpu_dout[6] => vram_row_base.DATAB
cpu_dout[6] => vram3_base.DATAB
cpu_dout[6] => vram2_base.DATAB
cpu_dout[6] => vram1_base.DATAB
cpu_dout[6] => vram_obj_base.DATAB
cpu_dout[6] => mult1.DATAB
cpu_dout[6] => mult2.DATAB
cpu_dout[6] => layer_ctrl.DATAB
cpu_dout[6] => prio0.DATAB
cpu_dout[6] => prio1.DATAB
cpu_dout[6] => prio2.DATAB
cpu_dout[6] => prio3.DATAB
cpu_dout[6] => sclk.DATAB
cpu_dout[7] => ppu_ctrl.DATAB
cpu_dout[7] => row_offset.DATAB
cpu_dout[7] => vstar2.DATAB
cpu_dout[7] => hstar2.DATAB
cpu_dout[7] => vstar1.DATAB
cpu_dout[7] => hstar1.DATAB
cpu_dout[7] => vpos3.DATAB
cpu_dout[7] => hpos3.DATAB
cpu_dout[7] => vpos2.DATAB
cpu_dout[7] => hpos2.DATAB
cpu_dout[7] => vpos1.DATAB
cpu_dout[7] => hpos1.DATAB
cpu_dout[7] => pal_base.DATAB
cpu_dout[7] => vram_row_base.DATAB
cpu_dout[7] => vram3_base.DATAB
cpu_dout[7] => vram2_base.DATAB
cpu_dout[7] => vram1_base.DATAB
cpu_dout[7] => vram_obj_base.DATAB
cpu_dout[7] => mult1.DATAB
cpu_dout[7] => mult2.DATAB
cpu_dout[7] => layer_ctrl.DATAB
cpu_dout[7] => prio0.DATAB
cpu_dout[7] => prio1.DATAB
cpu_dout[7] => prio2.DATAB
cpu_dout[7] => prio3.DATAB
cpu_dout[7] => scs.DATAB
cpu_dout[8] => ppu_ctrl.DATAB
cpu_dout[8] => row_offset.DATAB
cpu_dout[8] => vstar2.DATAB
cpu_dout[8] => hstar2.DATAB
cpu_dout[8] => vstar1.DATAB
cpu_dout[8] => hstar1.DATAB
cpu_dout[8] => vpos3.DATAB
cpu_dout[8] => hpos3.DATAB
cpu_dout[8] => vpos2.DATAB
cpu_dout[8] => hpos2.DATAB
cpu_dout[8] => vpos1.DATAB
cpu_dout[8] => hpos1.DATAB
cpu_dout[8] => pal_base.DATAB
cpu_dout[8] => vram_row_base.DATAB
cpu_dout[8] => vram3_base.DATAB
cpu_dout[8] => vram2_base.DATAB
cpu_dout[8] => vram1_base.DATAB
cpu_dout[8] => vram_obj_base.DATAB
cpu_dout[8] => mult1.DATAB
cpu_dout[8] => mult2.DATAB
cpu_dout[8] => layer_ctrl.DATAB
cpu_dout[8] => prio0.DATAB
cpu_dout[8] => prio1.DATAB
cpu_dout[8] => prio2.DATAB
cpu_dout[8] => prio3.DATAB
cpu_dout[9] => ppu_ctrl.DATAB
cpu_dout[9] => row_offset.DATAB
cpu_dout[9] => vstar2.DATAB
cpu_dout[9] => hstar2.DATAB
cpu_dout[9] => vstar1.DATAB
cpu_dout[9] => hstar1.DATAB
cpu_dout[9] => vpos3.DATAB
cpu_dout[9] => hpos3.DATAB
cpu_dout[9] => vpos2.DATAB
cpu_dout[9] => hpos2.DATAB
cpu_dout[9] => vpos1.DATAB
cpu_dout[9] => hpos1.DATAB
cpu_dout[9] => pal_base.DATAB
cpu_dout[9] => vram_row_base.DATAB
cpu_dout[9] => vram3_base.DATAB
cpu_dout[9] => vram2_base.DATAB
cpu_dout[9] => vram1_base.DATAB
cpu_dout[9] => vram_obj_base.DATAB
cpu_dout[9] => mult1.DATAB
cpu_dout[9] => mult2.DATAB
cpu_dout[9] => layer_ctrl.DATAB
cpu_dout[9] => prio0.DATAB
cpu_dout[9] => prio1.DATAB
cpu_dout[9] => prio2.DATAB
cpu_dout[9] => prio3.DATAB
cpu_dout[10] => ppu_ctrl.DATAB
cpu_dout[10] => row_offset.DATAB
cpu_dout[10] => vstar2.DATAB
cpu_dout[10] => hstar2.DATAB
cpu_dout[10] => vstar1.DATAB
cpu_dout[10] => hstar1.DATAB
cpu_dout[10] => vpos3.DATAB
cpu_dout[10] => hpos3.DATAB
cpu_dout[10] => vpos2.DATAB
cpu_dout[10] => hpos2.DATAB
cpu_dout[10] => vpos1.DATAB
cpu_dout[10] => hpos1.DATAB
cpu_dout[10] => pal_base.DATAB
cpu_dout[10] => vram_row_base.DATAB
cpu_dout[10] => vram3_base.DATAB
cpu_dout[10] => vram2_base.DATAB
cpu_dout[10] => vram1_base.DATAB
cpu_dout[10] => vram_obj_base.DATAB
cpu_dout[10] => mult1.DATAB
cpu_dout[10] => mult2.DATAB
cpu_dout[10] => layer_ctrl.DATAB
cpu_dout[10] => prio0.DATAB
cpu_dout[10] => prio1.DATAB
cpu_dout[10] => prio2.DATAB
cpu_dout[10] => prio3.DATAB
cpu_dout[11] => ppu_ctrl.DATAB
cpu_dout[11] => row_offset.DATAB
cpu_dout[11] => vstar2.DATAB
cpu_dout[11] => hstar2.DATAB
cpu_dout[11] => vstar1.DATAB
cpu_dout[11] => hstar1.DATAB
cpu_dout[11] => vpos3.DATAB
cpu_dout[11] => hpos3.DATAB
cpu_dout[11] => vpos2.DATAB
cpu_dout[11] => hpos2.DATAB
cpu_dout[11] => vpos1.DATAB
cpu_dout[11] => hpos1.DATAB
cpu_dout[11] => pal_base.DATAB
cpu_dout[11] => vram_row_base.DATAB
cpu_dout[11] => vram3_base.DATAB
cpu_dout[11] => vram2_base.DATAB
cpu_dout[11] => vram1_base.DATAB
cpu_dout[11] => vram_obj_base.DATAB
cpu_dout[11] => mult1.DATAB
cpu_dout[11] => mult2.DATAB
cpu_dout[11] => layer_ctrl.DATAB
cpu_dout[11] => prio0.DATAB
cpu_dout[11] => prio1.DATAB
cpu_dout[11] => prio2.DATAB
cpu_dout[11] => prio3.DATAB
cpu_dout[12] => ppu_ctrl.DATAB
cpu_dout[12] => row_offset.DATAB
cpu_dout[12] => vstar2.DATAB
cpu_dout[12] => hstar2.DATAB
cpu_dout[12] => vstar1.DATAB
cpu_dout[12] => hstar1.DATAB
cpu_dout[12] => vpos3.DATAB
cpu_dout[12] => hpos3.DATAB
cpu_dout[12] => vpos2.DATAB
cpu_dout[12] => hpos2.DATAB
cpu_dout[12] => vpos1.DATAB
cpu_dout[12] => hpos1.DATAB
cpu_dout[12] => pal_base.DATAB
cpu_dout[12] => vram_row_base.DATAB
cpu_dout[12] => vram3_base.DATAB
cpu_dout[12] => vram2_base.DATAB
cpu_dout[12] => vram1_base.DATAB
cpu_dout[12] => vram_obj_base.DATAB
cpu_dout[12] => mult1.DATAB
cpu_dout[12] => mult2.DATAB
cpu_dout[12] => layer_ctrl.DATAB
cpu_dout[12] => prio0.DATAB
cpu_dout[12] => prio1.DATAB
cpu_dout[12] => prio2.DATAB
cpu_dout[12] => prio3.DATAB
cpu_dout[13] => ppu_ctrl.DATAB
cpu_dout[13] => row_offset.DATAB
cpu_dout[13] => vstar2.DATAB
cpu_dout[13] => hstar2.DATAB
cpu_dout[13] => vstar1.DATAB
cpu_dout[13] => hstar1.DATAB
cpu_dout[13] => vpos3.DATAB
cpu_dout[13] => hpos3.DATAB
cpu_dout[13] => vpos2.DATAB
cpu_dout[13] => hpos2.DATAB
cpu_dout[13] => vpos1.DATAB
cpu_dout[13] => hpos1.DATAB
cpu_dout[13] => pal_base.DATAB
cpu_dout[13] => vram_row_base.DATAB
cpu_dout[13] => vram3_base.DATAB
cpu_dout[13] => vram2_base.DATAB
cpu_dout[13] => vram1_base.DATAB
cpu_dout[13] => vram_obj_base.DATAB
cpu_dout[13] => mult1.DATAB
cpu_dout[13] => mult2.DATAB
cpu_dout[13] => layer_ctrl.DATAB
cpu_dout[13] => prio0.DATAB
cpu_dout[13] => prio1.DATAB
cpu_dout[13] => prio2.DATAB
cpu_dout[13] => prio3.DATAB
cpu_dout[14] => ppu_ctrl.DATAB
cpu_dout[14] => row_offset.DATAB
cpu_dout[14] => vstar2.DATAB
cpu_dout[14] => hstar2.DATAB
cpu_dout[14] => vstar1.DATAB
cpu_dout[14] => hstar1.DATAB
cpu_dout[14] => vpos3.DATAB
cpu_dout[14] => hpos3.DATAB
cpu_dout[14] => vpos2.DATAB
cpu_dout[14] => hpos2.DATAB
cpu_dout[14] => vpos1.DATAB
cpu_dout[14] => hpos1.DATAB
cpu_dout[14] => pal_base.DATAB
cpu_dout[14] => vram_row_base.DATAB
cpu_dout[14] => vram3_base.DATAB
cpu_dout[14] => vram2_base.DATAB
cpu_dout[14] => vram1_base.DATAB
cpu_dout[14] => vram_obj_base.DATAB
cpu_dout[14] => mult1.DATAB
cpu_dout[14] => mult2.DATAB
cpu_dout[14] => layer_ctrl.DATAB
cpu_dout[14] => prio0.DATAB
cpu_dout[14] => prio1.DATAB
cpu_dout[14] => prio2.DATAB
cpu_dout[14] => prio3.DATAB
cpu_dout[15] => ppu_ctrl.DATAB
cpu_dout[15] => row_offset.DATAB
cpu_dout[15] => vstar2.DATAB
cpu_dout[15] => hstar2.DATAB
cpu_dout[15] => vstar1.DATAB
cpu_dout[15] => hstar1.DATAB
cpu_dout[15] => vpos3.DATAB
cpu_dout[15] => hpos3.DATAB
cpu_dout[15] => vpos2.DATAB
cpu_dout[15] => hpos2.DATAB
cpu_dout[15] => vpos1.DATAB
cpu_dout[15] => hpos1.DATAB
cpu_dout[15] => pal_base.DATAB
cpu_dout[15] => vram_row_base.DATAB
cpu_dout[15] => vram3_base.DATAB
cpu_dout[15] => vram2_base.DATAB
cpu_dout[15] => vram1_base.DATAB
cpu_dout[15] => vram_obj_base.DATAB
cpu_dout[15] => mult1.DATAB
cpu_dout[15] => mult2.DATAB
cpu_dout[15] => layer_ctrl.DATAB
cpu_dout[15] => prio0.DATAB
cpu_dout[15] => prio1.DATAB
cpu_dout[15] => prio2.DATAB
cpu_dout[15] => prio3.DATAB
mmr_dout[0] <= mmr_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[1] <= mmr_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[2] <= mmr_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[3] <= mmr_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[4] <= mmr_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[5] <= mmr_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[6] <= mmr_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[7] <= mmr_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[8] <= mmr_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[9] <= mmr_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[10] <= mmr_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[11] <= mmr_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[12] <= mmr_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[13] <= mmr_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[14] <= mmr_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmr_dout[15] <= mmr_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[0] <= ppu_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[1] <= ppu_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[2] <= ppu_ctrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[3] <= ppu_ctrl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[4] <= ppu_ctrl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[5] <= ppu_ctrl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[6] <= ppu_ctrl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[7] <= ppu_ctrl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[8] <= ppu_ctrl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[9] <= ppu_ctrl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[10] <= ppu_ctrl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[11] <= ppu_ctrl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[12] <= ppu_ctrl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[13] <= ppu_ctrl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[14] <= ppu_ctrl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ppu_ctrl[15] <= ppu_ctrl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
obj_dma_ok <= obj_dma_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_speed <= regs[184].DB_MAX_OUTPUT_PORT_TYPE
charger <= regs[188].DB_MAX_OUTPUT_PORT_TYPE
start_button[0] => ~NO_FANOUT~
start_button[1] => ~NO_FANOUT~
start_button[2] => in2.DATAA
start_button[3] => in3[7].DATAIN
coin_input[0] => ~NO_FANOUT~
coin_input[1] => ~NO_FANOUT~
coin_input[2] => in2.DATAA
coin_input[3] => in3[6].DATAIN
joystick1[0] => ~NO_FANOUT~
joystick1[1] => ~NO_FANOUT~
joystick1[2] => ~NO_FANOUT~
joystick1[3] => ~NO_FANOUT~
joystick1[4] => ~NO_FANOUT~
joystick1[5] => ~NO_FANOUT~
joystick1[6] => ~NO_FANOUT~
joystick1[7] => in2.DATAB
joystick1[8] => in2.DATAB
joystick1[9] => in2.DATAB
joystick2[0] => ~NO_FANOUT~
joystick2[1] => ~NO_FANOUT~
joystick2[2] => ~NO_FANOUT~
joystick2[3] => ~NO_FANOUT~
joystick2[4] => ~NO_FANOUT~
joystick2[5] => ~NO_FANOUT~
joystick2[6] => ~NO_FANOUT~
joystick2[7] => in2.DATAB
joystick2[8] => in2.DATAB
joystick2[9] => in2.DATAB
joystick3[0] => in2.DATAA
joystick3[1] => in2.DATAA
joystick3[2] => in2.DATAA
joystick3[3] => in2.DATAA
joystick3[4] => in2.DATAA
joystick3[5] => in2.DATAA
joystick3[6] => ~NO_FANOUT~
joystick3[7] => ~NO_FANOUT~
joystick3[8] => ~NO_FANOUT~
joystick3[9] => ~NO_FANOUT~
joystick4[0] => in3[0].DATAIN
joystick4[1] => in3[1].DATAIN
joystick4[2] => in3[2].DATAIN
joystick4[3] => in3[3].DATAIN
joystick4[4] => in3[4].DATAIN
joystick4[5] => in3[5].DATAIN
joystick4[6] => ~NO_FANOUT~
joystick4[7] => ~NO_FANOUT~
joystick4[8] => ~NO_FANOUT~
joystick4[9] => ~NO_FANOUT~
hpos1[0] <= hpos1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[1] <= hpos1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[2] <= hpos1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[3] <= hpos1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[4] <= hpos1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[5] <= hpos1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[6] <= hpos1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[7] <= hpos1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[8] <= hpos1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[9] <= hpos1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[10] <= hpos1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[11] <= hpos1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[12] <= hpos1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[13] <= hpos1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[14] <= hpos1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos1[15] <= hpos1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[0] <= hpos2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[1] <= hpos2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[2] <= hpos2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[3] <= hpos2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[4] <= hpos2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[5] <= hpos2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[6] <= hpos2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[7] <= hpos2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[8] <= hpos2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[9] <= hpos2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[10] <= hpos2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[11] <= hpos2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[12] <= hpos2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[13] <= hpos2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[14] <= hpos2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos2[15] <= hpos2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[0] <= hpos3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[1] <= hpos3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[2] <= hpos3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[3] <= hpos3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[4] <= hpos3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[5] <= hpos3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[6] <= hpos3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[7] <= hpos3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[8] <= hpos3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[9] <= hpos3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[10] <= hpos3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[11] <= hpos3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[12] <= hpos3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[13] <= hpos3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[14] <= hpos3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos3[15] <= hpos3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[0] <= vpos1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[1] <= vpos1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[2] <= vpos1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[3] <= vpos1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[4] <= vpos1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[5] <= vpos1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[6] <= vpos1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[7] <= vpos1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[8] <= vpos1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[9] <= vpos1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[10] <= vpos1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[11] <= vpos1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[12] <= vpos1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[13] <= vpos1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[14] <= vpos1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos1[15] <= vpos1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[0] <= vpos2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[1] <= vpos2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[2] <= vpos2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[3] <= vpos2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[4] <= vpos2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[5] <= vpos2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[6] <= vpos2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[7] <= vpos2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[8] <= vpos2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[9] <= vpos2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[10] <= vpos2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[11] <= vpos2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[12] <= vpos2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[13] <= vpos2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[14] <= vpos2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos2[15] <= vpos2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[0] <= vpos3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[1] <= vpos3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[2] <= vpos3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[3] <= vpos3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[4] <= vpos3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[5] <= vpos3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[6] <= vpos3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[7] <= vpos3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[8] <= vpos3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[9] <= vpos3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[10] <= vpos3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[11] <= vpos3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[12] <= vpos3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[13] <= vpos3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[14] <= vpos3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos3[15] <= vpos3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[0] <= hstar1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[1] <= hstar1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[2] <= hstar1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[3] <= hstar1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[4] <= hstar1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[5] <= hstar1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[6] <= hstar1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[7] <= hstar1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[8] <= hstar1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[9] <= hstar1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[10] <= hstar1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[11] <= hstar1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[12] <= hstar1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[13] <= hstar1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[14] <= hstar1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar1[15] <= hstar1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[0] <= hstar2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[1] <= hstar2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[2] <= hstar2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[3] <= hstar2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[4] <= hstar2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[5] <= hstar2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[6] <= hstar2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[7] <= hstar2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[8] <= hstar2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[9] <= hstar2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[10] <= hstar2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[11] <= hstar2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[12] <= hstar2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[13] <= hstar2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[14] <= hstar2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hstar2[15] <= hstar2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[0] <= vstar1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[1] <= vstar1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[2] <= vstar1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[3] <= vstar1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[4] <= vstar1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[5] <= vstar1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[6] <= vstar1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[7] <= vstar1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[8] <= vstar1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[9] <= vstar1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[10] <= vstar1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[11] <= vstar1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[12] <= vstar1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[13] <= vstar1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[14] <= vstar1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar1[15] <= vstar1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[0] <= vstar2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[1] <= vstar2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[2] <= vstar2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[3] <= vstar2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[4] <= vstar2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[5] <= vstar2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[6] <= vstar2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[7] <= vstar2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[8] <= vstar2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[9] <= vstar2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[10] <= vstar2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[11] <= vstar2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[12] <= vstar2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[13] <= vstar2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[14] <= vstar2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vstar2[15] <= vstar2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game[0] <= regs[144].DB_MAX_OUTPUT_PORT_TYPE
game[1] <= regs[145].DB_MAX_OUTPUT_PORT_TYPE
game[2] <= regs[146].DB_MAX_OUTPUT_PORT_TYPE
game[3] <= regs[147].DB_MAX_OUTPUT_PORT_TYPE
game[4] <= regs[148].DB_MAX_OUTPUT_PORT_TYPE
game[5] <= regs[149].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[0] <= regs[152].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[1] <= regs[153].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[2] <= regs[154].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[3] <= regs[155].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[4] <= regs[156].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[5] <= regs[157].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[6] <= regs[158].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[7] <= regs[159].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[8] <= regs[160].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[9] <= regs[161].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[10] <= regs[162].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[11] <= regs[163].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[12] <= regs[164].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[13] <= regs[165].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[14] <= regs[166].DB_MAX_OUTPUT_PORT_TYPE
bank_offset[15] <= regs[167].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[0] <= regs[168].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[1] <= regs[169].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[2] <= regs[170].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[3] <= regs[171].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[4] <= regs[172].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[5] <= regs[173].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[6] <= regs[174].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[7] <= regs[175].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[8] <= regs[176].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[9] <= regs[177].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[10] <= regs[178].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[11] <= regs[179].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[12] <= regs[180].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[13] <= regs[181].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[14] <= regs[182].DB_MAX_OUTPUT_PORT_TYPE
bank_mask[15] <= regs[183].DB_MAX_OUTPUT_PORT_TYPE
vram1_base[0] <= vram1_base[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[1] <= vram1_base[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[2] <= vram1_base[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[3] <= vram1_base[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[4] <= vram1_base[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[5] <= vram1_base[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[6] <= vram1_base[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[7] <= vram1_base[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[8] <= vram1_base[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[9] <= vram1_base[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[10] <= vram1_base[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[11] <= vram1_base[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[12] <= vram1_base[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[13] <= vram1_base[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[14] <= vram1_base[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram1_base[15] <= vram1_base[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[0] <= vram2_base[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[1] <= vram2_base[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[2] <= vram2_base[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[3] <= vram2_base[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[4] <= vram2_base[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[5] <= vram2_base[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[6] <= vram2_base[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[7] <= vram2_base[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[8] <= vram2_base[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[9] <= vram2_base[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[10] <= vram2_base[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[11] <= vram2_base[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[12] <= vram2_base[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[13] <= vram2_base[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[14] <= vram2_base[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram2_base[15] <= vram2_base[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[0] <= vram3_base[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[1] <= vram3_base[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[2] <= vram3_base[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[3] <= vram3_base[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[4] <= vram3_base[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[5] <= vram3_base[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[6] <= vram3_base[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[7] <= vram3_base[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[8] <= vram3_base[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[9] <= vram3_base[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[10] <= vram3_base[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[11] <= vram3_base[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[12] <= vram3_base[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[13] <= vram3_base[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[14] <= vram3_base[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram3_base[15] <= vram3_base[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[0] <= vram_obj_base[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[1] <= vram_obj_base[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[2] <= vram_obj_base[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[3] <= vram_obj_base[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[4] <= vram_obj_base[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[5] <= vram_obj_base[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[6] <= vram_obj_base[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[7] <= vram_obj_base[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[8] <= vram_obj_base[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[9] <= vram_obj_base[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[10] <= vram_obj_base[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[11] <= vram_obj_base[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[12] <= vram_obj_base[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[13] <= vram_obj_base[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[14] <= vram_obj_base[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_obj_base[15] <= vram_obj_base[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[0] <= vram_row_base[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[1] <= vram_row_base[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[2] <= vram_row_base[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[3] <= vram_row_base[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[4] <= vram_row_base[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[5] <= vram_row_base[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[6] <= vram_row_base[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[7] <= vram_row_base[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[8] <= vram_row_base[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[9] <= vram_row_base[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[10] <= vram_row_base[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[11] <= vram_row_base[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[12] <= vram_row_base[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[13] <= vram_row_base[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[14] <= vram_row_base[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_row_base[15] <= vram_row_base[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[0] <= row_offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[1] <= row_offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[2] <= row_offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[3] <= row_offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[4] <= row_offset[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[5] <= row_offset[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[6] <= row_offset[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[7] <= row_offset[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[8] <= row_offset[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[9] <= row_offset[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[10] <= row_offset[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[11] <= row_offset[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[12] <= row_offset[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[13] <= row_offset[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[14] <= row_offset[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_offset[15] <= row_offset[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[0] <= pal_base[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[1] <= pal_base[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[2] <= pal_base[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[3] <= pal_base[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[4] <= pal_base[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[5] <= pal_base[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[6] <= pal_base[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[7] <= pal_base[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[8] <= pal_base[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[9] <= pal_base[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[10] <= pal_base[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[11] <= pal_base[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[12] <= pal_base[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[13] <= pal_base[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[14] <= pal_base[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_base[15] <= pal_base[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_copy <= pal_copy~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_we => regs[1].ENA
cfg_we => regs[2].ENA
cfg_we => regs[3].ENA
cfg_we => regs[4].ENA
cfg_we => regs[5].ENA
cfg_we => regs[8].ENA
cfg_we => regs[9].ENA
cfg_we => regs[10].ENA
cfg_we => regs[11].ENA
cfg_we => regs[12].ENA
cfg_we => regs[13].ENA
cfg_we => regs[14].ENA
cfg_we => regs[15].ENA
cfg_we => regs[16].ENA
cfg_we => regs[17].ENA
cfg_we => regs[18].ENA
cfg_we => regs[19].ENA
cfg_we => regs[20].ENA
cfg_we => regs[21].ENA
cfg_we => regs[22].ENA
cfg_we => regs[23].ENA
cfg_we => regs[24].ENA
cfg_we => regs[25].ENA
cfg_we => regs[26].ENA
cfg_we => regs[27].ENA
cfg_we => regs[28].ENA
cfg_we => regs[29].ENA
cfg_we => regs[30].ENA
cfg_we => regs[31].ENA
cfg_we => regs[32].ENA
cfg_we => regs[33].ENA
cfg_we => regs[34].ENA
cfg_we => regs[35].ENA
cfg_we => regs[36].ENA
cfg_we => regs[37].ENA
cfg_we => regs[38].ENA
cfg_we => regs[39].ENA
cfg_we => regs[40].ENA
cfg_we => regs[41].ENA
cfg_we => regs[42].ENA
cfg_we => regs[43].ENA
cfg_we => regs[44].ENA
cfg_we => regs[45].ENA
cfg_we => regs[46].ENA
cfg_we => regs[47].ENA
cfg_we => regs[48].ENA
cfg_we => regs[49].ENA
cfg_we => regs[50].ENA
cfg_we => regs[51].ENA
cfg_we => regs[52].ENA
cfg_we => regs[53].ENA
cfg_we => regs[54].ENA
cfg_we => regs[55].ENA
cfg_we => regs[56].ENA
cfg_we => regs[57].ENA
cfg_we => regs[58].ENA
cfg_we => regs[59].ENA
cfg_we => regs[60].ENA
cfg_we => regs[61].ENA
cfg_we => regs[62].ENA
cfg_we => regs[63].ENA
cfg_we => regs[64].ENA
cfg_we => regs[65].ENA
cfg_we => regs[66].ENA
cfg_we => regs[67].ENA
cfg_we => regs[68].ENA
cfg_we => regs[69].ENA
cfg_we => regs[70].ENA
cfg_we => regs[71].ENA
cfg_we => regs[72].ENA
cfg_we => regs[73].ENA
cfg_we => regs[74].ENA
cfg_we => regs[75].ENA
cfg_we => regs[76].ENA
cfg_we => regs[77].ENA
cfg_we => regs[78].ENA
cfg_we => regs[79].ENA
cfg_we => regs[80].ENA
cfg_we => regs[81].ENA
cfg_we => regs[82].ENA
cfg_we => regs[83].ENA
cfg_we => regs[84].ENA
cfg_we => regs[85].ENA
cfg_we => regs[86].ENA
cfg_we => regs[87].ENA
cfg_we => regs[88].ENA
cfg_we => regs[89].ENA
cfg_we => regs[90].ENA
cfg_we => regs[91].ENA
cfg_we => regs[92].ENA
cfg_we => regs[93].ENA
cfg_we => regs[94].ENA
cfg_we => regs[95].ENA
cfg_we => regs[96].ENA
cfg_we => regs[97].ENA
cfg_we => regs[98].ENA
cfg_we => regs[99].ENA
cfg_we => regs[100].ENA
cfg_we => regs[101].ENA
cfg_we => regs[102].ENA
cfg_we => regs[103].ENA
cfg_we => regs[104].ENA
cfg_we => regs[105].ENA
cfg_we => regs[106].ENA
cfg_we => regs[107].ENA
cfg_we => regs[108].ENA
cfg_we => regs[109].ENA
cfg_we => regs[110].ENA
cfg_we => regs[111].ENA
cfg_we => regs[112].ENA
cfg_we => regs[113].ENA
cfg_we => regs[114].ENA
cfg_we => regs[115].ENA
cfg_we => regs[116].ENA
cfg_we => regs[117].ENA
cfg_we => regs[118].ENA
cfg_we => regs[119].ENA
cfg_we => regs[120].ENA
cfg_we => regs[121].ENA
cfg_we => regs[122].ENA
cfg_we => regs[123].ENA
cfg_we => regs[124].ENA
cfg_we => regs[125].ENA
cfg_we => regs[126].ENA
cfg_we => regs[127].ENA
cfg_we => regs[128].ENA
cfg_we => regs[129].ENA
cfg_we => regs[130].ENA
cfg_we => regs[131].ENA
cfg_we => regs[132].ENA
cfg_we => regs[133].ENA
cfg_we => regs[134].ENA
cfg_we => regs[135].ENA
cfg_we => regs[136].ENA
cfg_we => regs[137].ENA
cfg_we => regs[138].ENA
cfg_we => regs[139].ENA
cfg_we => regs[140].ENA
cfg_we => regs[141].ENA
cfg_we => regs[142].ENA
cfg_we => regs[143].ENA
cfg_we => regs[144].ENA
cfg_we => regs[145].ENA
cfg_we => regs[146].ENA
cfg_we => regs[147].ENA
cfg_we => regs[148].ENA
cfg_we => regs[149].ENA
cfg_we => regs[150].ENA
cfg_we => regs[151].ENA
cfg_we => regs[152].ENA
cfg_we => regs[153].ENA
cfg_we => regs[154].ENA
cfg_we => regs[155].ENA
cfg_we => regs[156].ENA
cfg_we => regs[157].ENA
cfg_we => regs[158].ENA
cfg_we => regs[159].ENA
cfg_we => regs[160].ENA
cfg_we => regs[161].ENA
cfg_we => regs[162].ENA
cfg_we => regs[163].ENA
cfg_we => regs[164].ENA
cfg_we => regs[165].ENA
cfg_we => regs[166].ENA
cfg_we => regs[167].ENA
cfg_we => regs[168].ENA
cfg_we => regs[169].ENA
cfg_we => regs[170].ENA
cfg_we => regs[171].ENA
cfg_we => regs[172].ENA
cfg_we => regs[173].ENA
cfg_we => regs[174].ENA
cfg_we => regs[175].ENA
cfg_we => regs[176].ENA
cfg_we => regs[177].ENA
cfg_we => regs[178].ENA
cfg_we => regs[179].ENA
cfg_we => regs[180].ENA
cfg_we => regs[181].ENA
cfg_we => regs[182].ENA
cfg_we => regs[183].ENA
cfg_we => regs[184].ENA
cfg_we => regs[185].ENA
cfg_we => regs[186].ENA
cfg_we => regs[187].ENA
cfg_we => regs[188].ENA
cfg_we => regs[189].ENA
cfg_we => regs[190].ENA
cfg_we => regs[191].ENA
cfg_data[0] => regs[184].DATAIN
cfg_data[1] => regs[185].DATAIN
cfg_data[2] => regs[186].DATAIN
cfg_data[3] => regs[187].DATAIN
cfg_data[4] => regs[188].DATAIN
cfg_data[5] => regs[189].DATAIN
cfg_data[6] => regs[190].DATAIN
cfg_data[7] => regs[191].DATAIN
layer_ctrl[0] <= layer_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[1] <= layer_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[2] <= layer_ctrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[3] <= layer_ctrl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[4] <= layer_ctrl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[5] <= layer_ctrl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[6] <= layer_ctrl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[7] <= layer_ctrl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[8] <= layer_ctrl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[9] <= layer_ctrl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[10] <= layer_ctrl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[11] <= layer_ctrl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[12] <= layer_ctrl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[13] <= layer_ctrl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[14] <= layer_ctrl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_ctrl[15] <= layer_ctrl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[0] <= prio0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[1] <= prio0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[2] <= prio0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[3] <= prio0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[4] <= prio0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[5] <= prio0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[6] <= prio0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[7] <= prio0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[8] <= prio0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[9] <= prio0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[10] <= prio0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[11] <= prio0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[12] <= prio0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[13] <= prio0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[14] <= prio0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio0[15] <= prio0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[0] <= prio1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[1] <= prio1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[2] <= prio1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[3] <= prio1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[4] <= prio1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[5] <= prio1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[6] <= prio1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[7] <= prio1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[8] <= prio1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[9] <= prio1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[10] <= prio1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[11] <= prio1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[12] <= prio1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[13] <= prio1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[14] <= prio1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio1[15] <= prio1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[0] <= prio2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[1] <= prio2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[2] <= prio2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[3] <= prio2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[4] <= prio2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[5] <= prio2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[6] <= prio2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[7] <= prio2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[8] <= prio2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[9] <= prio2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[10] <= prio2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[11] <= prio2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[12] <= prio2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[13] <= prio2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[14] <= prio2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio2[15] <= prio2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[0] <= prio3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[1] <= prio3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[2] <= prio3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[3] <= prio3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[4] <= prio3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[5] <= prio3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[6] <= prio3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[7] <= prio3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[8] <= prio3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[9] <= prio3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[10] <= prio3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[11] <= prio3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[12] <= prio3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[13] <= prio3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[14] <= prio3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prio3[15] <= prio3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_page_en[0] <= pal_page_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_page_en[1] <= pal_page_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_page_en[2] <= pal_page_en[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_page_en[3] <= pal_page_en[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_page_en[4] <= pal_page_en[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pal_page_en[5] <= pal_page_en[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[0] <= regs[112].DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[1] <= regs[113].DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[2] <= regs[114].DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[3] <= regs[115].DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[4] <= regs[116].DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[5] <= regs[117].DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[6] <= regs[118].DB_MAX_OUTPUT_PORT_TYPE
layer_mask0[7] <= regs[119].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[0] <= regs[120].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[1] <= regs[121].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[2] <= regs[122].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[3] <= regs[123].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[4] <= regs[124].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[5] <= regs[125].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[6] <= regs[126].DB_MAX_OUTPUT_PORT_TYPE
layer_mask1[7] <= regs[127].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[0] <= regs[128].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[1] <= regs[129].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[2] <= regs[130].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[3] <= regs[131].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[4] <= regs[132].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[5] <= regs[133].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[6] <= regs[134].DB_MAX_OUTPUT_PORT_TYPE
layer_mask2[7] <= regs[135].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[0] <= regs[136].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[1] <= regs[137].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[2] <= regs[138].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[3] <= regs[139].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[4] <= regs[140].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[5] <= regs[141].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[6] <= regs[142].DB_MAX_OUTPUT_PORT_TYPE
layer_mask3[7] <= regs[143].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[0] <= regs[136].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[1] <= regs[137].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[2] <= regs[138].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[3] <= regs[139].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[4] <= regs[140].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[5] <= regs[141].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[6] <= regs[142].DB_MAX_OUTPUT_PORT_TYPE
layer_mask4[7] <= regs[143].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_mmr:u_mmr|jt9346:u_eeprom
clk => mem.we_a.CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => write_all.CLK
clk => dout[0].CLK
clk => dout[1].CLK
clk => dout[2].CLK
clk => dout[3].CLK
clk => dout[4].CLK
clk => dout[5].CLK
clk => dout[6].CLK
clk => dout[7].CLK
clk => dout[8].CLK
clk => dout[9].CLK
clk => dout[10].CLK
clk => dout[11].CLK
clk => dout[12].CLK
clk => dout[13].CLK
clk => dout[14].CLK
clk => dout[15].CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => op[0].CLK
clk => rx_cnt[0].CLK
clk => rx_cnt[1].CLK
clk => rx_cnt[2].CLK
clk => rx_cnt[3].CLK
clk => rx_cnt[4].CLK
clk => rx_cnt[5].CLK
clk => rx_cnt[6].CLK
clk => rx_cnt[7].CLK
clk => rx_cnt[8].CLK
clk => rx_cnt[9].CLK
clk => rx_cnt[10].CLK
clk => rx_cnt[11].CLK
clk => rx_cnt[12].CLK
clk => rx_cnt[13].CLK
clk => rx_cnt[14].CLK
clk => rx_cnt[15].CLK
clk => sdo~reg0.CLK
clk => newdata[0].CLK
clk => newdata[1].CLK
clk => newdata[2].CLK
clk => newdata[3].CLK
clk => newdata[4].CLK
clk => newdata[5].CLK
clk => newdata[6].CLK
clk => newdata[7].CLK
clk => newdata[8].CLK
clk => newdata[9].CLK
clk => newdata[10].CLK
clk => newdata[11].CLK
clk => newdata[12].CLK
clk => newdata[13].CLK
clk => newdata[14].CLK
clk => newdata[15].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => erase_en.CLK
clk => last_sclk.CLK
clk => st~6.DATAIN
clk => mem.CLK0
rst => sdo~reg0.ACLR
rst => newdata[0].PRESET
rst => newdata[1].PRESET
rst => newdata[2].PRESET
rst => newdata[3].PRESET
rst => newdata[4].PRESET
rst => newdata[5].PRESET
rst => newdata[6].PRESET
rst => newdata[7].PRESET
rst => newdata[8].PRESET
rst => newdata[9].PRESET
rst => newdata[10].PRESET
rst => newdata[11].PRESET
rst => newdata[12].PRESET
rst => newdata[13].PRESET
rst => newdata[14].PRESET
rst => newdata[15].PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => erase_en.ACLR
rst => st~8.DATAIN
rst => comb.IN1
rst => write_all.ENA
rst => rx_cnt[15].ENA
rst => rx_cnt[14].ENA
rst => rx_cnt[13].ENA
rst => rx_cnt[12].ENA
rst => rx_cnt[11].ENA
rst => rx_cnt[10].ENA
rst => rx_cnt[9].ENA
rst => rx_cnt[8].ENA
rst => rx_cnt[7].ENA
rst => rx_cnt[6].ENA
rst => rx_cnt[5].ENA
rst => rx_cnt[4].ENA
rst => rx_cnt[3].ENA
rst => rx_cnt[2].ENA
rst => rx_cnt[1].ENA
rst => rx_cnt[0].ENA
rst => op[0].ENA
rst => addr[5].ENA
rst => addr[4].ENA
rst => addr[3].ENA
rst => addr[2].ENA
rst => addr[1].ENA
rst => addr[0].ENA
rst => dout[15].ENA
rst => dout[14].ENA
rst => dout[13].ENA
rst => dout[12].ENA
rst => dout[11].ENA
rst => dout[10].ENA
rst => dout[9].ENA
rst => dout[8].ENA
rst => dout[7].ENA
rst => dout[6].ENA
rst => dout[5].ENA
rst => dout[4].ENA
rst => dout[3].ENA
rst => dout[2].ENA
rst => dout[1].ENA
rst => dout[0].ENA
sclk => sclk_posedge.IN1
sclk => last_sclk.DATAIN
sdi => always1.IN1
sdi => addr.DATAB
sdi => newdata.DATAB
sdi => Selector51.IN4
sdi => Selector35.IN2
sdi => mem.RADDR
sdo <= sdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
scs => always1.IN1
scs => st.OUTPUTSELECT
scs => st.OUTPUTSELECT
scs => st.OUTPUTSELECT
scs => st.OUTPUTSELECT
scs => st.OUTPUTSELECT


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll
rst => rst.IN2
clk => clk.IN8
pxl_cen => pxl_cen.IN1
flip => flip.IN1
vrender[0] => vrender[0].IN1
vrender[1] => vrender[1].IN1
vrender[2] => vrender[2].IN1
vrender[3] => vrender[3].IN1
vrender[4] => vrender[4].IN1
vrender[5] => vrender[5].IN1
vrender[6] => vrender[6].IN1
vrender[7] => vrender[7].IN1
vrender[8] => vrender[8].IN1
vdump[0] => vdump[0].IN1
vdump[1] => vdump[1].IN1
vdump[2] => vdump[2].IN1
vdump[3] => vdump[3].IN1
vdump[4] => vdump[4].IN1
vdump[5] => vdump[5].IN1
vdump[6] => vdump[6].IN1
vdump[7] => vdump[7].IN1
vdump[8] => vdump[8].IN1
hdump[0] => addr1[0].IN3
hdump[1] => addr1[1].IN3
hdump[2] => addr1[2].IN3
hdump[3] => addr1[3].IN3
hdump[4] => addr1[4].IN3
hdump[5] => addr1[5].IN3
hdump[6] => addr1[6].IN3
hdump[7] => addr1[7].IN3
hdump[8] => addr1[8].IN3
preVB => always2.IN0
VB => VB.IN1
HB => HB.IN1
hpos1[0] => hpos.DATAB
hpos1[1] => hpos.DATAB
hpos1[2] => hpos.DATAB
hpos1[3] => hpos.DATAB
hpos1[4] => hpos.DATAB
hpos1[5] => hpos.DATAB
hpos1[6] => hpos.DATAB
hpos1[7] => hpos.DATAB
hpos1[8] => hpos.DATAB
hpos1[9] => hpos.DATAB
hpos1[10] => hpos.DATAB
hpos1[11] => hpos.DATAB
hpos1[12] => hpos.DATAB
hpos1[13] => hpos.DATAB
hpos1[14] => hpos.DATAB
hpos1[15] => hpos.DATAB
vpos1[0] => vpos.DATAB
vpos1[1] => vpos.DATAB
vpos1[2] => vpos.DATAB
vpos1[3] => vpos.DATAB
vpos1[4] => vpos.DATAB
vpos1[5] => vpos.DATAB
vpos1[6] => vpos.DATAB
vpos1[7] => vpos.DATAB
vpos1[8] => vpos.DATAB
vpos1[9] => vpos.DATAB
vpos1[10] => vpos.DATAB
vpos1[11] => vpos.DATAB
vpos1[12] => vpos.DATAB
vpos1[13] => vpos.DATAB
vpos1[14] => vpos.DATAB
vpos1[15] => vpos.DATAB
hpos2[0] => hpos.DATAB
hpos2[1] => hpos.DATAB
hpos2[2] => hpos.DATAB
hpos2[3] => hpos.DATAB
hpos2[4] => hpos.DATAB
hpos2[5] => hpos.DATAB
hpos2[6] => hpos.DATAB
hpos2[7] => hpos.DATAB
hpos2[8] => hpos.DATAB
hpos2[9] => hpos.DATAB
hpos2[10] => hpos.DATAB
hpos2[11] => hpos.DATAB
hpos2[12] => hpos.DATAB
hpos2[13] => hpos.DATAB
hpos2[14] => hpos.DATAB
hpos2[15] => hpos.DATAB
vpos2[0] => vpos.DATAB
vpos2[1] => vpos.DATAB
vpos2[2] => vpos.DATAB
vpos2[3] => vpos.DATAB
vpos2[4] => vpos.DATAB
vpos2[5] => vpos.DATAB
vpos2[6] => vpos.DATAB
vpos2[7] => vpos.DATAB
vpos2[8] => vpos.DATAB
vpos2[9] => vpos.DATAB
vpos2[10] => vpos.DATAB
vpos2[11] => vpos.DATAB
vpos2[12] => vpos.DATAB
vpos2[13] => vpos.DATAB
vpos2[14] => vpos.DATAB
vpos2[15] => vpos.DATAB
hpos3[0] => hpos.DATAB
hpos3[1] => hpos.DATAB
hpos3[2] => hpos.DATAB
hpos3[3] => hpos.DATAB
hpos3[4] => hpos.DATAB
hpos3[5] => hpos.DATAB
hpos3[6] => hpos.DATAB
hpos3[7] => hpos.DATAB
hpos3[8] => hpos.DATAB
hpos3[9] => hpos.DATAB
hpos3[10] => hpos.DATAB
hpos3[11] => hpos.DATAB
hpos3[12] => hpos.DATAB
hpos3[13] => hpos.DATAB
hpos3[14] => hpos.DATAB
hpos3[15] => hpos.DATAB
vpos3[0] => vpos.DATAB
vpos3[1] => vpos.DATAB
vpos3[2] => vpos.DATAB
vpos3[3] => vpos.DATAB
vpos3[4] => vpos.DATAB
vpos3[5] => vpos.DATAB
vpos3[6] => vpos.DATAB
vpos3[7] => vpos.DATAB
vpos3[8] => vpos.DATAB
vpos3[9] => vpos.DATAB
vpos3[10] => vpos.DATAB
vpos3[11] => vpos.DATAB
vpos3[12] => vpos.DATAB
vpos3[13] => vpos.DATAB
vpos3[14] => vpos.DATAB
vpos3[15] => vpos.DATAB
hstar0[0] => hstar0[0].IN1
hstar0[1] => hstar0[1].IN1
hstar0[2] => hstar0[2].IN1
hstar0[3] => hstar0[3].IN1
hstar0[4] => hstar0[4].IN1
hstar0[5] => hstar0[5].IN1
hstar0[6] => hstar0[6].IN1
hstar0[7] => hstar0[7].IN1
hstar0[8] => hstar0[8].IN1
hstar0[9] => hstar0[9].IN1
hstar0[10] => hstar0[10].IN1
hstar0[11] => hstar0[11].IN1
hstar0[12] => hstar0[12].IN1
hstar0[13] => hstar0[13].IN1
hstar0[14] => hstar0[14].IN1
hstar0[15] => hstar0[15].IN1
vstar0[0] => vstar0[0].IN1
vstar0[1] => vstar0[1].IN1
vstar0[2] => vstar0[2].IN1
vstar0[3] => vstar0[3].IN1
vstar0[4] => vstar0[4].IN1
vstar0[5] => vstar0[5].IN1
vstar0[6] => vstar0[6].IN1
vstar0[7] => vstar0[7].IN1
vstar0[8] => vstar0[8].IN1
vstar0[9] => vstar0[9].IN1
vstar0[10] => vstar0[10].IN1
vstar0[11] => vstar0[11].IN1
vstar0[12] => vstar0[12].IN1
vstar0[13] => vstar0[13].IN1
vstar0[14] => vstar0[14].IN1
vstar0[15] => vstar0[15].IN1
hstar1[0] => hstar1[0].IN1
hstar1[1] => hstar1[1].IN1
hstar1[2] => hstar1[2].IN1
hstar1[3] => hstar1[3].IN1
hstar1[4] => hstar1[4].IN1
hstar1[5] => hstar1[5].IN1
hstar1[6] => hstar1[6].IN1
hstar1[7] => hstar1[7].IN1
hstar1[8] => hstar1[8].IN1
hstar1[9] => hstar1[9].IN1
hstar1[10] => hstar1[10].IN1
hstar1[11] => hstar1[11].IN1
hstar1[12] => hstar1[12].IN1
hstar1[13] => hstar1[13].IN1
hstar1[14] => hstar1[14].IN1
hstar1[15] => hstar1[15].IN1
vstar1[0] => vstar1[0].IN1
vstar1[1] => vstar1[1].IN1
vstar1[2] => vstar1[2].IN1
vstar1[3] => vstar1[3].IN1
vstar1[4] => vstar1[4].IN1
vstar1[5] => vstar1[5].IN1
vstar1[6] => vstar1[6].IN1
vstar1[7] => vstar1[7].IN1
vstar1[8] => vstar1[8].IN1
vstar1[9] => vstar1[9].IN1
vstar1[10] => vstar1[10].IN1
vstar1[11] => vstar1[11].IN1
vstar1[12] => vstar1[12].IN1
vstar1[13] => vstar1[13].IN1
vstar1[14] => vstar1[14].IN1
vstar1[15] => vstar1[15].IN1
start => always2.IN1
start => last_start.DATAIN
tile_addr[0] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_addr[1] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_addr[2] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_addr[3] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_addr[4] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_addr[5] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_addr[6] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_addr[7] <= jtcps1_tilemap:u_tilemap.tile_addr
tile_data[0] => tile_data[0].IN1
tile_data[1] => tile_data[1].IN1
tile_data[2] => tile_data[2].IN1
tile_data[3] => tile_data[3].IN1
tile_data[4] => tile_data[4].IN1
tile_data[5] => tile_data[5].IN1
tile_data[6] => tile_data[6].IN1
tile_data[7] => tile_data[7].IN1
tile_data[8] => tile_data[8].IN1
tile_data[9] => tile_data[9].IN1
tile_data[10] => tile_data[10].IN1
tile_data[11] => tile_data[11].IN1
tile_data[12] => tile_data[12].IN1
tile_data[13] => tile_data[13].IN1
tile_data[14] => tile_data[14].IN1
tile_data[15] => tile_data[15].IN1
game[0] => game[0].IN1
game[1] => game[1].IN1
game[2] => game[2].IN1
game[3] => game[3].IN1
game[4] => game[4].IN1
game[5] => game[5].IN1
bank_offset[0] => bank_offset[0].IN1
bank_offset[1] => bank_offset[1].IN1
bank_offset[2] => bank_offset[2].IN1
bank_offset[3] => bank_offset[3].IN1
bank_offset[4] => bank_offset[4].IN1
bank_offset[5] => bank_offset[5].IN1
bank_offset[6] => bank_offset[6].IN1
bank_offset[7] => bank_offset[7].IN1
bank_offset[8] => bank_offset[8].IN1
bank_offset[9] => bank_offset[9].IN1
bank_offset[10] => bank_offset[10].IN1
bank_offset[11] => bank_offset[11].IN1
bank_offset[12] => bank_offset[12].IN1
bank_offset[13] => bank_offset[13].IN1
bank_offset[14] => bank_offset[14].IN1
bank_offset[15] => bank_offset[15].IN1
bank_mask[0] => bank_mask[0].IN1
bank_mask[1] => bank_mask[1].IN1
bank_mask[2] => bank_mask[2].IN1
bank_mask[3] => bank_mask[3].IN1
bank_mask[4] => bank_mask[4].IN1
bank_mask[5] => bank_mask[5].IN1
bank_mask[6] => bank_mask[6].IN1
bank_mask[7] => bank_mask[7].IN1
bank_mask[8] => bank_mask[8].IN1
bank_mask[9] => bank_mask[9].IN1
bank_mask[10] => bank_mask[10].IN1
bank_mask[11] => bank_mask[11].IN1
bank_mask[12] => bank_mask[12].IN1
bank_mask[13] => bank_mask[13].IN1
bank_mask[14] => bank_mask[14].IN1
bank_mask[15] => bank_mask[15].IN1
rom_addr[0] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[1] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[2] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[3] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[4] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[5] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[6] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[7] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[8] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[9] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[10] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[11] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[12] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[13] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[14] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[15] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[16] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[17] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[18] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_addr[19] <= jtcps1_tilemap:u_tilemap.rom_addr
rom_half <= jtcps1_tilemap:u_tilemap.rom_half
rom_data[0] => rom_data[0].IN1
rom_data[1] => rom_data[1].IN1
rom_data[2] => rom_data[2].IN1
rom_data[3] => rom_data[3].IN1
rom_data[4] => rom_data[4].IN1
rom_data[5] => rom_data[5].IN1
rom_data[6] => rom_data[6].IN1
rom_data[7] => rom_data[7].IN1
rom_data[8] => rom_data[8].IN1
rom_data[9] => rom_data[9].IN1
rom_data[10] => rom_data[10].IN1
rom_data[11] => rom_data[11].IN1
rom_data[12] => rom_data[12].IN1
rom_data[13] => rom_data[13].IN1
rom_data[14] => rom_data[14].IN1
rom_data[15] => rom_data[15].IN1
rom_data[16] => rom_data[16].IN1
rom_data[17] => rom_data[17].IN1
rom_data[18] => rom_data[18].IN1
rom_data[19] => rom_data[19].IN1
rom_data[20] => rom_data[20].IN1
rom_data[21] => rom_data[21].IN1
rom_data[22] => rom_data[22].IN1
rom_data[23] => rom_data[23].IN1
rom_data[24] => rom_data[24].IN1
rom_data[25] => rom_data[25].IN1
rom_data[26] => rom_data[26].IN1
rom_data[27] => rom_data[27].IN1
rom_data[28] => rom_data[28].IN1
rom_data[29] => rom_data[29].IN1
rom_data[30] => rom_data[30].IN1
rom_data[31] => rom_data[31].IN1
rom_cs <= jtcps1_tilemap:u_tilemap.rom_cs
rom_ok => rom_ok.IN1
gfx_en[0] => ~NO_FANOUT~
gfx_en[1] => ~NO_FANOUT~
gfx_en[2] => ~NO_FANOUT~
gfx_en[3] => ~NO_FANOUT~
scr1_pxl[0] <= scr1_pxl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[1] <= scr1_pxl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[2] <= scr1_pxl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[3] <= scr1_pxl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[4] <= scr1_pxl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[5] <= scr1_pxl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[6] <= scr1_pxl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[7] <= scr1_pxl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[8] <= scr1_pxl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[9] <= scr1_pxl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr1_pxl[10] <= scr1_pxl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[0] <= scr2_pxl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[1] <= scr2_pxl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[2] <= scr2_pxl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[3] <= scr2_pxl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[4] <= scr2_pxl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[5] <= scr2_pxl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[6] <= scr2_pxl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[7] <= scr2_pxl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[8] <= scr2_pxl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[9] <= scr2_pxl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr2_pxl[10] <= scr2_pxl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[0] <= scr3_pxl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[1] <= scr3_pxl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[2] <= scr3_pxl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[3] <= scr3_pxl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[4] <= scr3_pxl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[5] <= scr3_pxl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[6] <= scr3_pxl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[7] <= scr3_pxl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[8] <= scr3_pxl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[9] <= scr3_pxl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr3_pxl[10] <= scr3_pxl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
star0_pxl[0] <= jtcps1_stars:u_stars.star0
star0_pxl[1] <= jtcps1_stars:u_stars.star0
star0_pxl[2] <= jtcps1_stars:u_stars.star0
star0_pxl[3] <= jtcps1_stars:u_stars.star0
star0_pxl[4] <= jtcps1_stars:u_stars.star0
star0_pxl[5] <= jtcps1_stars:u_stars.star0
star0_pxl[6] <= jtcps1_stars:u_stars.star0
star0_pxl[7] <= jtcps1_stars:u_stars.star0
star0_pxl[8] <= jtcps1_stars:u_stars.star0
star1_pxl[0] <= jtcps1_stars:u_stars.star1
star1_pxl[1] <= jtcps1_stars:u_stars.star1
star1_pxl[2] <= jtcps1_stars:u_stars.star1
star1_pxl[3] <= jtcps1_stars:u_stars.star1
star1_pxl[4] <= jtcps1_stars:u_stars.star1
star1_pxl[5] <= jtcps1_stars:u_stars.star1
star1_pxl[6] <= jtcps1_stars:u_stars.star1
star1_pxl[7] <= jtcps1_stars:u_stars.star1
star1_pxl[8] <= jtcps1_stars:u_stars.star1


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtframe_dual_ram:u_line1
clk0 => mem.we_a.CLK
clk0 => mem.waddr_a[9].CLK
clk0 => mem.waddr_a[8].CLK
clk0 => mem.waddr_a[7].CLK
clk0 => mem.waddr_a[6].CLK
clk0 => mem.waddr_a[5].CLK
clk0 => mem.waddr_a[4].CLK
clk0 => mem.waddr_a[3].CLK
clk0 => mem.waddr_a[2].CLK
clk0 => mem.waddr_a[1].CLK
clk0 => mem.waddr_a[0].CLK
clk0 => mem.data_a[10].CLK
clk0 => mem.data_a[9].CLK
clk0 => mem.data_a[8].CLK
clk0 => mem.data_a[7].CLK
clk0 => mem.data_a[6].CLK
clk0 => mem.data_a[5].CLK
clk0 => mem.data_a[4].CLK
clk0 => mem.data_a[3].CLK
clk0 => mem.data_a[2].CLK
clk0 => mem.data_a[1].CLK
clk0 => mem.data_a[0].CLK
clk0 => q0[0]~reg0.CLK
clk0 => q0[1]~reg0.CLK
clk0 => q0[2]~reg0.CLK
clk0 => q0[3]~reg0.CLK
clk0 => q0[4]~reg0.CLK
clk0 => q0[5]~reg0.CLK
clk0 => q0[6]~reg0.CLK
clk0 => q0[7]~reg0.CLK
clk0 => q0[8]~reg0.CLK
clk0 => q0[9]~reg0.CLK
clk0 => q0[10]~reg0.CLK
clk0 => mem.CLK0
clk1 => mem.we_b.CLK
clk1 => mem.waddr_b[9].CLK
clk1 => mem.waddr_b[8].CLK
clk1 => mem.waddr_b[7].CLK
clk1 => mem.waddr_b[6].CLK
clk1 => mem.waddr_b[5].CLK
clk1 => mem.waddr_b[4].CLK
clk1 => mem.waddr_b[3].CLK
clk1 => mem.waddr_b[2].CLK
clk1 => mem.waddr_b[1].CLK
clk1 => mem.waddr_b[0].CLK
clk1 => mem.data_b[10].CLK
clk1 => mem.data_b[9].CLK
clk1 => mem.data_b[8].CLK
clk1 => mem.data_b[7].CLK
clk1 => mem.data_b[6].CLK
clk1 => mem.data_b[5].CLK
clk1 => mem.data_b[4].CLK
clk1 => mem.data_b[3].CLK
clk1 => mem.data_b[2].CLK
clk1 => mem.data_b[1].CLK
clk1 => mem.data_b[0].CLK
clk1 => q1[0]~reg0.CLK
clk1 => q1[1]~reg0.CLK
clk1 => q1[2]~reg0.CLK
clk1 => q1[3]~reg0.CLK
clk1 => q1[4]~reg0.CLK
clk1 => q1[5]~reg0.CLK
clk1 => q1[6]~reg0.CLK
clk1 => q1[7]~reg0.CLK
clk1 => q1[8]~reg0.CLK
clk1 => q1[9]~reg0.CLK
clk1 => q1[10]~reg0.CLK
clk1 => mem.PORTBCLK0
data0[0] => mem.data_a[0].DATAIN
data0[0] => mem.DATAIN
data0[1] => mem.data_a[1].DATAIN
data0[1] => mem.DATAIN1
data0[2] => mem.data_a[2].DATAIN
data0[2] => mem.DATAIN2
data0[3] => mem.data_a[3].DATAIN
data0[3] => mem.DATAIN3
data0[4] => mem.data_a[4].DATAIN
data0[4] => mem.DATAIN4
data0[5] => mem.data_a[5].DATAIN
data0[5] => mem.DATAIN5
data0[6] => mem.data_a[6].DATAIN
data0[6] => mem.DATAIN6
data0[7] => mem.data_a[7].DATAIN
data0[7] => mem.DATAIN7
data0[8] => mem.data_a[8].DATAIN
data0[8] => mem.DATAIN8
data0[9] => mem.data_a[9].DATAIN
data0[9] => mem.DATAIN9
data0[10] => mem.data_a[10].DATAIN
data0[10] => mem.DATAIN10
addr0[0] => mem.waddr_a[0].DATAIN
addr0[0] => mem.WADDR
addr0[0] => mem.RADDR
addr0[1] => mem.waddr_a[1].DATAIN
addr0[1] => mem.WADDR1
addr0[1] => mem.RADDR1
addr0[2] => mem.waddr_a[2].DATAIN
addr0[2] => mem.WADDR2
addr0[2] => mem.RADDR2
addr0[3] => mem.waddr_a[3].DATAIN
addr0[3] => mem.WADDR3
addr0[3] => mem.RADDR3
addr0[4] => mem.waddr_a[4].DATAIN
addr0[4] => mem.WADDR4
addr0[4] => mem.RADDR4
addr0[5] => mem.waddr_a[5].DATAIN
addr0[5] => mem.WADDR5
addr0[5] => mem.RADDR5
addr0[6] => mem.waddr_a[6].DATAIN
addr0[6] => mem.WADDR6
addr0[6] => mem.RADDR6
addr0[7] => mem.waddr_a[7].DATAIN
addr0[7] => mem.WADDR7
addr0[7] => mem.RADDR7
addr0[8] => mem.waddr_a[8].DATAIN
addr0[8] => mem.WADDR8
addr0[8] => mem.RADDR8
addr0[9] => mem.waddr_a[9].DATAIN
addr0[9] => mem.WADDR9
addr0[9] => mem.RADDR9
we0 => mem.we_a.DATAIN
we0 => mem.WE
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] => mem.data_b[0].DATAIN
data1[0] => mem.PORTBDATAIN
data1[1] => mem.data_b[1].DATAIN
data1[1] => mem.PORTBDATAIN1
data1[2] => mem.data_b[2].DATAIN
data1[2] => mem.PORTBDATAIN2
data1[3] => mem.data_b[3].DATAIN
data1[3] => mem.PORTBDATAIN3
data1[4] => mem.data_b[4].DATAIN
data1[4] => mem.PORTBDATAIN4
data1[5] => mem.data_b[5].DATAIN
data1[5] => mem.PORTBDATAIN5
data1[6] => mem.data_b[6].DATAIN
data1[6] => mem.PORTBDATAIN6
data1[7] => mem.data_b[7].DATAIN
data1[7] => mem.PORTBDATAIN7
data1[8] => mem.data_b[8].DATAIN
data1[8] => mem.PORTBDATAIN8
data1[9] => mem.data_b[9].DATAIN
data1[9] => mem.PORTBDATAIN9
data1[10] => mem.data_b[10].DATAIN
data1[10] => mem.PORTBDATAIN10
addr1[0] => mem.waddr_b[0].DATAIN
addr1[0] => mem.PORTBWADDR
addr1[0] => mem.PORTBRADDR
addr1[1] => mem.waddr_b[1].DATAIN
addr1[1] => mem.PORTBWADDR1
addr1[1] => mem.PORTBRADDR1
addr1[2] => mem.waddr_b[2].DATAIN
addr1[2] => mem.PORTBWADDR2
addr1[2] => mem.PORTBRADDR2
addr1[3] => mem.waddr_b[3].DATAIN
addr1[3] => mem.PORTBWADDR3
addr1[3] => mem.PORTBRADDR3
addr1[4] => mem.waddr_b[4].DATAIN
addr1[4] => mem.PORTBWADDR4
addr1[4] => mem.PORTBRADDR4
addr1[5] => mem.waddr_b[5].DATAIN
addr1[5] => mem.PORTBWADDR5
addr1[5] => mem.PORTBRADDR5
addr1[6] => mem.waddr_b[6].DATAIN
addr1[6] => mem.PORTBWADDR6
addr1[6] => mem.PORTBRADDR6
addr1[7] => mem.waddr_b[7].DATAIN
addr1[7] => mem.PORTBWADDR7
addr1[7] => mem.PORTBRADDR7
addr1[8] => mem.waddr_b[8].DATAIN
addr1[8] => mem.PORTBWADDR8
addr1[8] => mem.PORTBRADDR8
addr1[9] => mem.waddr_b[9].DATAIN
addr1[9] => mem.PORTBWADDR9
addr1[9] => mem.PORTBRADDR9
we1 => mem.we_b.DATAIN
we1 => mem.PORTBWE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtframe_dual_ram:u_line2
clk0 => mem.we_a.CLK
clk0 => mem.waddr_a[9].CLK
clk0 => mem.waddr_a[8].CLK
clk0 => mem.waddr_a[7].CLK
clk0 => mem.waddr_a[6].CLK
clk0 => mem.waddr_a[5].CLK
clk0 => mem.waddr_a[4].CLK
clk0 => mem.waddr_a[3].CLK
clk0 => mem.waddr_a[2].CLK
clk0 => mem.waddr_a[1].CLK
clk0 => mem.waddr_a[0].CLK
clk0 => mem.data_a[10].CLK
clk0 => mem.data_a[9].CLK
clk0 => mem.data_a[8].CLK
clk0 => mem.data_a[7].CLK
clk0 => mem.data_a[6].CLK
clk0 => mem.data_a[5].CLK
clk0 => mem.data_a[4].CLK
clk0 => mem.data_a[3].CLK
clk0 => mem.data_a[2].CLK
clk0 => mem.data_a[1].CLK
clk0 => mem.data_a[0].CLK
clk0 => q0[0]~reg0.CLK
clk0 => q0[1]~reg0.CLK
clk0 => q0[2]~reg0.CLK
clk0 => q0[3]~reg0.CLK
clk0 => q0[4]~reg0.CLK
clk0 => q0[5]~reg0.CLK
clk0 => q0[6]~reg0.CLK
clk0 => q0[7]~reg0.CLK
clk0 => q0[8]~reg0.CLK
clk0 => q0[9]~reg0.CLK
clk0 => q0[10]~reg0.CLK
clk0 => mem.CLK0
clk1 => mem.we_b.CLK
clk1 => mem.waddr_b[9].CLK
clk1 => mem.waddr_b[8].CLK
clk1 => mem.waddr_b[7].CLK
clk1 => mem.waddr_b[6].CLK
clk1 => mem.waddr_b[5].CLK
clk1 => mem.waddr_b[4].CLK
clk1 => mem.waddr_b[3].CLK
clk1 => mem.waddr_b[2].CLK
clk1 => mem.waddr_b[1].CLK
clk1 => mem.waddr_b[0].CLK
clk1 => mem.data_b[10].CLK
clk1 => mem.data_b[9].CLK
clk1 => mem.data_b[8].CLK
clk1 => mem.data_b[7].CLK
clk1 => mem.data_b[6].CLK
clk1 => mem.data_b[5].CLK
clk1 => mem.data_b[4].CLK
clk1 => mem.data_b[3].CLK
clk1 => mem.data_b[2].CLK
clk1 => mem.data_b[1].CLK
clk1 => mem.data_b[0].CLK
clk1 => q1[0]~reg0.CLK
clk1 => q1[1]~reg0.CLK
clk1 => q1[2]~reg0.CLK
clk1 => q1[3]~reg0.CLK
clk1 => q1[4]~reg0.CLK
clk1 => q1[5]~reg0.CLK
clk1 => q1[6]~reg0.CLK
clk1 => q1[7]~reg0.CLK
clk1 => q1[8]~reg0.CLK
clk1 => q1[9]~reg0.CLK
clk1 => q1[10]~reg0.CLK
clk1 => mem.PORTBCLK0
data0[0] => mem.data_a[0].DATAIN
data0[0] => mem.DATAIN
data0[1] => mem.data_a[1].DATAIN
data0[1] => mem.DATAIN1
data0[2] => mem.data_a[2].DATAIN
data0[2] => mem.DATAIN2
data0[3] => mem.data_a[3].DATAIN
data0[3] => mem.DATAIN3
data0[4] => mem.data_a[4].DATAIN
data0[4] => mem.DATAIN4
data0[5] => mem.data_a[5].DATAIN
data0[5] => mem.DATAIN5
data0[6] => mem.data_a[6].DATAIN
data0[6] => mem.DATAIN6
data0[7] => mem.data_a[7].DATAIN
data0[7] => mem.DATAIN7
data0[8] => mem.data_a[8].DATAIN
data0[8] => mem.DATAIN8
data0[9] => mem.data_a[9].DATAIN
data0[9] => mem.DATAIN9
data0[10] => mem.data_a[10].DATAIN
data0[10] => mem.DATAIN10
addr0[0] => mem.waddr_a[0].DATAIN
addr0[0] => mem.WADDR
addr0[0] => mem.RADDR
addr0[1] => mem.waddr_a[1].DATAIN
addr0[1] => mem.WADDR1
addr0[1] => mem.RADDR1
addr0[2] => mem.waddr_a[2].DATAIN
addr0[2] => mem.WADDR2
addr0[2] => mem.RADDR2
addr0[3] => mem.waddr_a[3].DATAIN
addr0[3] => mem.WADDR3
addr0[3] => mem.RADDR3
addr0[4] => mem.waddr_a[4].DATAIN
addr0[4] => mem.WADDR4
addr0[4] => mem.RADDR4
addr0[5] => mem.waddr_a[5].DATAIN
addr0[5] => mem.WADDR5
addr0[5] => mem.RADDR5
addr0[6] => mem.waddr_a[6].DATAIN
addr0[6] => mem.WADDR6
addr0[6] => mem.RADDR6
addr0[7] => mem.waddr_a[7].DATAIN
addr0[7] => mem.WADDR7
addr0[7] => mem.RADDR7
addr0[8] => mem.waddr_a[8].DATAIN
addr0[8] => mem.WADDR8
addr0[8] => mem.RADDR8
addr0[9] => mem.waddr_a[9].DATAIN
addr0[9] => mem.WADDR9
addr0[9] => mem.RADDR9
we0 => mem.we_a.DATAIN
we0 => mem.WE
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] => mem.data_b[0].DATAIN
data1[0] => mem.PORTBDATAIN
data1[1] => mem.data_b[1].DATAIN
data1[1] => mem.PORTBDATAIN1
data1[2] => mem.data_b[2].DATAIN
data1[2] => mem.PORTBDATAIN2
data1[3] => mem.data_b[3].DATAIN
data1[3] => mem.PORTBDATAIN3
data1[4] => mem.data_b[4].DATAIN
data1[4] => mem.PORTBDATAIN4
data1[5] => mem.data_b[5].DATAIN
data1[5] => mem.PORTBDATAIN5
data1[6] => mem.data_b[6].DATAIN
data1[6] => mem.PORTBDATAIN6
data1[7] => mem.data_b[7].DATAIN
data1[7] => mem.PORTBDATAIN7
data1[8] => mem.data_b[8].DATAIN
data1[8] => mem.PORTBDATAIN8
data1[9] => mem.data_b[9].DATAIN
data1[9] => mem.PORTBDATAIN9
data1[10] => mem.data_b[10].DATAIN
data1[10] => mem.PORTBDATAIN10
addr1[0] => mem.waddr_b[0].DATAIN
addr1[0] => mem.PORTBWADDR
addr1[0] => mem.PORTBRADDR
addr1[1] => mem.waddr_b[1].DATAIN
addr1[1] => mem.PORTBWADDR1
addr1[1] => mem.PORTBRADDR1
addr1[2] => mem.waddr_b[2].DATAIN
addr1[2] => mem.PORTBWADDR2
addr1[2] => mem.PORTBRADDR2
addr1[3] => mem.waddr_b[3].DATAIN
addr1[3] => mem.PORTBWADDR3
addr1[3] => mem.PORTBRADDR3
addr1[4] => mem.waddr_b[4].DATAIN
addr1[4] => mem.PORTBWADDR4
addr1[4] => mem.PORTBRADDR4
addr1[5] => mem.waddr_b[5].DATAIN
addr1[5] => mem.PORTBWADDR5
addr1[5] => mem.PORTBRADDR5
addr1[6] => mem.waddr_b[6].DATAIN
addr1[6] => mem.PORTBWADDR6
addr1[6] => mem.PORTBRADDR6
addr1[7] => mem.waddr_b[7].DATAIN
addr1[7] => mem.PORTBWADDR7
addr1[7] => mem.PORTBRADDR7
addr1[8] => mem.waddr_b[8].DATAIN
addr1[8] => mem.PORTBWADDR8
addr1[8] => mem.PORTBRADDR8
addr1[9] => mem.waddr_b[9].DATAIN
addr1[9] => mem.PORTBWADDR9
addr1[9] => mem.PORTBRADDR9
we1 => mem.we_b.DATAIN
we1 => mem.PORTBWE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtframe_dual_ram:u_line3
clk0 => mem.we_a.CLK
clk0 => mem.waddr_a[9].CLK
clk0 => mem.waddr_a[8].CLK
clk0 => mem.waddr_a[7].CLK
clk0 => mem.waddr_a[6].CLK
clk0 => mem.waddr_a[5].CLK
clk0 => mem.waddr_a[4].CLK
clk0 => mem.waddr_a[3].CLK
clk0 => mem.waddr_a[2].CLK
clk0 => mem.waddr_a[1].CLK
clk0 => mem.waddr_a[0].CLK
clk0 => mem.data_a[10].CLK
clk0 => mem.data_a[9].CLK
clk0 => mem.data_a[8].CLK
clk0 => mem.data_a[7].CLK
clk0 => mem.data_a[6].CLK
clk0 => mem.data_a[5].CLK
clk0 => mem.data_a[4].CLK
clk0 => mem.data_a[3].CLK
clk0 => mem.data_a[2].CLK
clk0 => mem.data_a[1].CLK
clk0 => mem.data_a[0].CLK
clk0 => q0[0]~reg0.CLK
clk0 => q0[1]~reg0.CLK
clk0 => q0[2]~reg0.CLK
clk0 => q0[3]~reg0.CLK
clk0 => q0[4]~reg0.CLK
clk0 => q0[5]~reg0.CLK
clk0 => q0[6]~reg0.CLK
clk0 => q0[7]~reg0.CLK
clk0 => q0[8]~reg0.CLK
clk0 => q0[9]~reg0.CLK
clk0 => q0[10]~reg0.CLK
clk0 => mem.CLK0
clk1 => mem.we_b.CLK
clk1 => mem.waddr_b[9].CLK
clk1 => mem.waddr_b[8].CLK
clk1 => mem.waddr_b[7].CLK
clk1 => mem.waddr_b[6].CLK
clk1 => mem.waddr_b[5].CLK
clk1 => mem.waddr_b[4].CLK
clk1 => mem.waddr_b[3].CLK
clk1 => mem.waddr_b[2].CLK
clk1 => mem.waddr_b[1].CLK
clk1 => mem.waddr_b[0].CLK
clk1 => mem.data_b[10].CLK
clk1 => mem.data_b[9].CLK
clk1 => mem.data_b[8].CLK
clk1 => mem.data_b[7].CLK
clk1 => mem.data_b[6].CLK
clk1 => mem.data_b[5].CLK
clk1 => mem.data_b[4].CLK
clk1 => mem.data_b[3].CLK
clk1 => mem.data_b[2].CLK
clk1 => mem.data_b[1].CLK
clk1 => mem.data_b[0].CLK
clk1 => q1[0]~reg0.CLK
clk1 => q1[1]~reg0.CLK
clk1 => q1[2]~reg0.CLK
clk1 => q1[3]~reg0.CLK
clk1 => q1[4]~reg0.CLK
clk1 => q1[5]~reg0.CLK
clk1 => q1[6]~reg0.CLK
clk1 => q1[7]~reg0.CLK
clk1 => q1[8]~reg0.CLK
clk1 => q1[9]~reg0.CLK
clk1 => q1[10]~reg0.CLK
clk1 => mem.PORTBCLK0
data0[0] => mem.data_a[0].DATAIN
data0[0] => mem.DATAIN
data0[1] => mem.data_a[1].DATAIN
data0[1] => mem.DATAIN1
data0[2] => mem.data_a[2].DATAIN
data0[2] => mem.DATAIN2
data0[3] => mem.data_a[3].DATAIN
data0[3] => mem.DATAIN3
data0[4] => mem.data_a[4].DATAIN
data0[4] => mem.DATAIN4
data0[5] => mem.data_a[5].DATAIN
data0[5] => mem.DATAIN5
data0[6] => mem.data_a[6].DATAIN
data0[6] => mem.DATAIN6
data0[7] => mem.data_a[7].DATAIN
data0[7] => mem.DATAIN7
data0[8] => mem.data_a[8].DATAIN
data0[8] => mem.DATAIN8
data0[9] => mem.data_a[9].DATAIN
data0[9] => mem.DATAIN9
data0[10] => mem.data_a[10].DATAIN
data0[10] => mem.DATAIN10
addr0[0] => mem.waddr_a[0].DATAIN
addr0[0] => mem.WADDR
addr0[0] => mem.RADDR
addr0[1] => mem.waddr_a[1].DATAIN
addr0[1] => mem.WADDR1
addr0[1] => mem.RADDR1
addr0[2] => mem.waddr_a[2].DATAIN
addr0[2] => mem.WADDR2
addr0[2] => mem.RADDR2
addr0[3] => mem.waddr_a[3].DATAIN
addr0[3] => mem.WADDR3
addr0[3] => mem.RADDR3
addr0[4] => mem.waddr_a[4].DATAIN
addr0[4] => mem.WADDR4
addr0[4] => mem.RADDR4
addr0[5] => mem.waddr_a[5].DATAIN
addr0[5] => mem.WADDR5
addr0[5] => mem.RADDR5
addr0[6] => mem.waddr_a[6].DATAIN
addr0[6] => mem.WADDR6
addr0[6] => mem.RADDR6
addr0[7] => mem.waddr_a[7].DATAIN
addr0[7] => mem.WADDR7
addr0[7] => mem.RADDR7
addr0[8] => mem.waddr_a[8].DATAIN
addr0[8] => mem.WADDR8
addr0[8] => mem.RADDR8
addr0[9] => mem.waddr_a[9].DATAIN
addr0[9] => mem.WADDR9
addr0[9] => mem.RADDR9
we0 => mem.we_a.DATAIN
we0 => mem.WE
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] => mem.data_b[0].DATAIN
data1[0] => mem.PORTBDATAIN
data1[1] => mem.data_b[1].DATAIN
data1[1] => mem.PORTBDATAIN1
data1[2] => mem.data_b[2].DATAIN
data1[2] => mem.PORTBDATAIN2
data1[3] => mem.data_b[3].DATAIN
data1[3] => mem.PORTBDATAIN3
data1[4] => mem.data_b[4].DATAIN
data1[4] => mem.PORTBDATAIN4
data1[5] => mem.data_b[5].DATAIN
data1[5] => mem.PORTBDATAIN5
data1[6] => mem.data_b[6].DATAIN
data1[6] => mem.PORTBDATAIN6
data1[7] => mem.data_b[7].DATAIN
data1[7] => mem.PORTBDATAIN7
data1[8] => mem.data_b[8].DATAIN
data1[8] => mem.PORTBDATAIN8
data1[9] => mem.data_b[9].DATAIN
data1[9] => mem.PORTBDATAIN9
data1[10] => mem.data_b[10].DATAIN
data1[10] => mem.PORTBDATAIN10
addr1[0] => mem.waddr_b[0].DATAIN
addr1[0] => mem.PORTBWADDR
addr1[0] => mem.PORTBRADDR
addr1[1] => mem.waddr_b[1].DATAIN
addr1[1] => mem.PORTBWADDR1
addr1[1] => mem.PORTBRADDR1
addr1[2] => mem.waddr_b[2].DATAIN
addr1[2] => mem.PORTBWADDR2
addr1[2] => mem.PORTBRADDR2
addr1[3] => mem.waddr_b[3].DATAIN
addr1[3] => mem.PORTBWADDR3
addr1[3] => mem.PORTBRADDR3
addr1[4] => mem.waddr_b[4].DATAIN
addr1[4] => mem.PORTBWADDR4
addr1[4] => mem.PORTBRADDR4
addr1[5] => mem.waddr_b[5].DATAIN
addr1[5] => mem.PORTBWADDR5
addr1[5] => mem.PORTBRADDR5
addr1[6] => mem.waddr_b[6].DATAIN
addr1[6] => mem.PORTBWADDR6
addr1[6] => mem.PORTBRADDR6
addr1[7] => mem.waddr_b[7].DATAIN
addr1[7] => mem.PORTBWADDR7
addr1[7] => mem.PORTBRADDR7
addr1[8] => mem.waddr_b[8].DATAIN
addr1[8] => mem.PORTBWADDR8
addr1[8] => mem.PORTBRADDR8
addr1[9] => mem.waddr_b[9].DATAIN
addr1[9] => mem.PORTBWADDR9
addr1[9] => mem.PORTBRADDR9
we1 => mem.we_b.DATAIN
we1 => mem.PORTBWE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtcps1_tilemap:u_tilemap
rst => rst.IN3
clk => clk.IN3
flip => vn.IN0
flip => vn.IN0
flip => vn.IN0
flip => vn.IN0
flip => vn.IN0
flip => vn.IN0
flip => vn.IN0
flip => vn.IN0
vrender[0] => vn.IN1
vrender[1] => vn.IN1
vrender[2] => vn.IN1
vrender[3] => vn.IN1
vrender[4] => vn.IN1
vrender[5] => vn.IN1
vrender[6] => vn.IN1
vrender[7] => vn.IN1
vrender[8] => Add1.IN16
size[0] => Equal0.IN5
size[0] => Equal1.IN5
size[0] => buf0[4].OUTPUTSELECT
size[0] => buf_addr.OUTPUTSELECT
size[0] => buf_addr.OUTPUTSELECT
size[0] => tile_addr.OUTPUTSELECT
size[0] => tile_addr.OUTPUTSELECT
size[0] => tile_addr.OUTPUTSELECT
size[0] => tile_addr.OUTPUTSELECT
size[0] => tile_addr.OUTPUTSELECT
size[0] => tile_addr.OUTPUTSELECT
size[0] => st.OUTPUTSELECT
size[0] => st.OUTPUTSELECT
size[0] => st.OUTPUTSELECT
size[0] => st.OUTPUTSELECT
size[0] => st.OUTPUTSELECT
size[0] => st.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => pxl_data.OUTPUTSELECT
size[0] => rom_half.OUTPUTSELECT
size[0] => rom_addr.OUTPUTSELECT
size[0] => rom_cs.OUTPUTSELECT
size[0] => rom_half.OUTPUTSELECT
size[0] => Selector71.IN0
size[0] => Add2.IN18
size[0] => Equal2.IN2
size[0] => Equal3.IN1
size[1] => Equal0.IN4
size[1] => Equal1.IN4
size[1] => buf_addr.OUTPUTSELECT
size[1] => tile_addr.OUTPUTSELECT
size[1] => tile_addr.OUTPUTSELECT
size[1] => tile_addr.OUTPUTSELECT
size[1] => tile_addr.OUTPUTSELECT
size[1] => tile_addr.OUTPUTSELECT
size[1] => tile_addr.OUTPUTSELECT
size[1] => st.OUTPUTSELECT
size[1] => st.OUTPUTSELECT
size[1] => st.OUTPUTSELECT
size[1] => st.OUTPUTSELECT
size[1] => st.OUTPUTSELECT
size[1] => st.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => pxl_data.OUTPUTSELECT
size[1] => rom_half.OUTPUTSELECT
size[1] => buf0[4].DATAA
size[1] => Equal2.IN1
size[1] => Equal3.IN2
size[2] => Equal0.IN3
size[2] => Equal1.IN3
size[2] => rom_half.OUTPUTSELECT
size[2] => rom_addr.OUTPUTSELECT
size[2] => rom_cs.OUTPUTSELECT
size[2] => Equal2.IN0
size[2] => Equal3.IN0
hpos[0] => Add3.IN18
hpos[1] => Add3.IN17
hpos[2] => Add3.IN16
hpos[3] => buf_addr.DATAA
hpos[4] => buf_addr.DATAA
hpos[4] => tile_addr.DATAB
hpos[5] => tile_addr.DATAB
hpos[6] => tile_addr.DATAB
hpos[7] => tile_addr.DATAB
hpos[8] => tile_addr.DATAB
hpos[9] => tile_addr.DATAB
hpos[10] => ~NO_FANOUT~
hpos[11] => ~NO_FANOUT~
hpos[12] => ~NO_FANOUT~
hpos[13] => ~NO_FANOUT~
hpos[14] => ~NO_FANOUT~
hpos[15] => ~NO_FANOUT~
vpos[0] => Add1.IN32
vpos[1] => Add1.IN31
vpos[2] => Add1.IN30
vpos[3] => Add1.IN29
vpos[4] => Add1.IN28
vpos[5] => Add1.IN27
vpos[6] => Add1.IN26
vpos[7] => Add1.IN25
vpos[8] => Add1.IN24
vpos[9] => Add1.IN23
vpos[10] => Add1.IN22
vpos[11] => Add1.IN21
vpos[12] => Add1.IN20
vpos[13] => Add1.IN19
vpos[14] => Add1.IN18
vpos[15] => Add1.IN17
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
stop => always2.IN1
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
game[0] => game[0].IN3
game[1] => game[1].IN3
game[2] => game[2].IN3
game[3] => game[3].IN3
game[4] => game[4].IN3
game[5] => game[5].IN3
bank_offset[0] => bank_offset[0].IN3
bank_offset[1] => bank_offset[1].IN3
bank_offset[2] => bank_offset[2].IN3
bank_offset[3] => bank_offset[3].IN3
bank_offset[4] => bank_offset[4].IN3
bank_offset[5] => bank_offset[5].IN3
bank_offset[6] => bank_offset[6].IN3
bank_offset[7] => bank_offset[7].IN3
bank_offset[8] => bank_offset[8].IN3
bank_offset[9] => bank_offset[9].IN3
bank_offset[10] => bank_offset[10].IN3
bank_offset[11] => bank_offset[11].IN3
bank_offset[12] => bank_offset[12].IN3
bank_offset[13] => bank_offset[13].IN3
bank_offset[14] => bank_offset[14].IN3
bank_offset[15] => bank_offset[15].IN3
bank_mask[0] => bank_mask[0].IN3
bank_mask[1] => bank_mask[1].IN3
bank_mask[2] => bank_mask[2].IN3
bank_mask[3] => bank_mask[3].IN3
bank_mask[4] => bank_mask[4].IN3
bank_mask[5] => bank_mask[5].IN3
bank_mask[6] => bank_mask[6].IN3
bank_mask[7] => bank_mask[7].IN3
bank_mask[8] => bank_mask[8].IN3
bank_mask[9] => bank_mask[9].IN3
bank_mask[10] => bank_mask[10].IN3
bank_mask[11] => bank_mask[11].IN3
bank_mask[12] => bank_mask[12].IN3
bank_mask[13] => bank_mask[13].IN3
bank_mask[14] => bank_mask[14].IN3
bank_mask[15] => bank_mask[15].IN3
tile_addr[0] <= tile_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[1] <= tile_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[2] <= tile_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[3] <= tile_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[4] <= tile_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[5] <= tile_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[6] <= tile_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_addr[7] <= tile_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_data[0] => pal.DATAB
tile_data[0] => code[0].DATAIN
tile_data[1] => pal.DATAB
tile_data[1] => code[1].DATAIN
tile_data[2] => pal.DATAB
tile_data[2] => code[2].DATAIN
tile_data[3] => pal.DATAB
tile_data[3] => code[3].DATAIN
tile_data[4] => pal.DATAB
tile_data[4] => code[4].DATAIN
tile_data[5] => hflip.DATAB
tile_data[5] => code[5].DATAIN
tile_data[6] => vflip.DATAB
tile_data[6] => mapper_in.DATAB
tile_data[6] => code[6].DATAIN
tile_data[7] => group.DATAB
tile_data[7] => mapper_in.DATAB
tile_data[7] => code[7].DATAIN
tile_data[8] => group.DATAB
tile_data[8] => mapper_in.DATAB
tile_data[8] => code[8].DATAIN
tile_data[9] => mapper_in.DATAB
tile_data[9] => code[9].DATAIN
tile_data[10] => mapper_in.DATAB
tile_data[10] => code[10].DATAIN
tile_data[11] => mapper_in.DATAB
tile_data[11] => code[11].DATAIN
tile_data[12] => mapper_in.DATAB
tile_data[12] => code[12].DATAIN
tile_data[13] => mapper_in.DATAB
tile_data[13] => code[13].DATAIN
tile_data[14] => mapper_in.DATAB
tile_data[14] => code[14].DATAIN
tile_data[15] => mapper_in.DATAB
tile_data[15] => code[15].DATAIN
rom_addr[0] <= rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= rom_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= rom_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= rom_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[11] <= rom_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[12] <= rom_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[13] <= rom_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[14] <= rom_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[15] <= rom_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[16] <= rom_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[17] <= rom_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[18] <= rom_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[19] <= rom_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_half <= rom_half~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => pxl_data.DATAB
rom_data[1] => pxl_data.DATAB
rom_data[2] => pxl_data.DATAB
rom_data[3] => pxl_data.DATAB
rom_data[4] => pxl_data.DATAB
rom_data[5] => pxl_data.DATAB
rom_data[6] => pxl_data.DATAB
rom_data[7] => pxl_data.DATAB
rom_data[8] => pxl_data.DATAB
rom_data[9] => pxl_data.DATAB
rom_data[10] => pxl_data.DATAB
rom_data[11] => pxl_data.DATAB
rom_data[12] => pxl_data.DATAB
rom_data[13] => pxl_data.DATAB
rom_data[14] => pxl_data.DATAB
rom_data[15] => pxl_data.DATAB
rom_data[16] => pxl_data.DATAB
rom_data[17] => pxl_data.DATAB
rom_data[18] => pxl_data.DATAB
rom_data[19] => pxl_data.DATAB
rom_data[20] => pxl_data.DATAB
rom_data[21] => pxl_data.DATAB
rom_data[22] => pxl_data.DATAB
rom_data[23] => pxl_data.DATAB
rom_data[24] => pxl_data.DATAB
rom_data[25] => pxl_data.DATAB
rom_data[26] => pxl_data.DATAB
rom_data[27] => pxl_data.DATAB
rom_data[28] => pxl_data.DATAB
rom_data[29] => pxl_data.DATAB
rom_data[30] => pxl_data.DATAB
rom_data[31] => pxl_data.DATAB
rom_cs <= rom_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_ok => rom_half.OUTPUTSELECT
rom_ok => rom_half.OUTPUTSELECT
rom_ok => rom_addr.OUTPUTSELECT
rom_ok => rom_cs.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => rom_half.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
buf_addr[0] <= buf_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[1] <= buf_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[2] <= buf_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[3] <= buf_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[4] <= buf_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[5] <= buf_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[6] <= buf_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[7] <= buf_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[8] <= buf_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[0] <= buf_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[1] <= buf_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[2] <= buf_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[3] <= buf_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[4] <= buf_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[5] <= buf_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[6] <= buf_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[7] <= buf_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[8] <= buf_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[9] <= buf_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[10] <= buf_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wr <= buf_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtcps1_tilemap:u_tilemap|jtcps1_gfx_mappers:u_mapper1
clk => set_used.CLK
clk => bank_b[0].CLK
clk => bank_b[1].CLK
clk => bank_b[2].CLK
clk => bank_b[3].CLK
clk => bank_a[0].CLK
clk => bank_a[1].CLK
clk => bank_a[2].CLK
clk => bank_a[3].CLK
clk => mask[0]~reg0.CLK
clk => mask[1]~reg0.CLK
clk => mask[2]~reg0.CLK
clk => mask[3]~reg0.CLK
clk => offset[0]~reg0.CLK
clk => offset[1]~reg0.CLK
clk => offset[2]~reg0.CLK
clk => offset[3]~reg0.CLK
clk => unmapped~reg0.CLK
rst => set_used.ACLR
rst => bank_b[0].ACLR
rst => bank_b[1].ACLR
rst => bank_b[2].ACLR
rst => bank_b[3].ACLR
rst => bank_a[0].ACLR
rst => bank_a[1].ACLR
rst => bank_a[2].ACLR
rst => bank_a[3].ACLR
rst => mask[0]~reg0.ACLR
rst => mask[1]~reg0.ACLR
rst => mask[2]~reg0.ACLR
rst => mask[3]~reg0.ACLR
rst => offset[0]~reg0.ACLR
rst => offset[1]~reg0.ACLR
rst => offset[2]~reg0.ACLR
rst => offset[3]~reg0.ACLR
rst => unmapped~reg0.PRESET
game[0] => Mux8.IN48
game[0] => Mux9.IN48
game[0] => Mux10.IN48
game[0] => Mux11.IN48
game[0] => Mux12.IN47
game[0] => Mux13.IN47
game[0] => Mux14.IN47
game[0] => Mux15.IN47
game[0] => Decoder0.IN5
game[1] => Mux8.IN47
game[1] => Mux9.IN47
game[1] => Mux10.IN47
game[1] => Mux11.IN47
game[1] => Mux12.IN46
game[1] => Mux13.IN46
game[1] => Mux14.IN46
game[1] => Mux15.IN46
game[1] => Decoder0.IN4
game[2] => Mux8.IN46
game[2] => Mux9.IN46
game[2] => Mux10.IN46
game[2] => Mux11.IN46
game[2] => Mux12.IN45
game[2] => Mux13.IN45
game[2] => Mux14.IN45
game[2] => Mux15.IN45
game[2] => Decoder0.IN3
game[3] => Mux8.IN45
game[3] => Mux9.IN45
game[3] => Mux10.IN45
game[3] => Mux11.IN45
game[3] => Mux12.IN44
game[3] => Mux13.IN44
game[3] => Mux14.IN44
game[3] => Mux15.IN44
game[3] => Decoder0.IN2
game[4] => Mux8.IN44
game[4] => Mux9.IN44
game[4] => Mux10.IN44
game[4] => Mux11.IN44
game[4] => Mux12.IN43
game[4] => Mux13.IN43
game[4] => Mux14.IN43
game[4] => Mux15.IN43
game[4] => Decoder0.IN1
game[5] => Mux8.IN43
game[5] => Mux9.IN43
game[5] => Mux10.IN43
game[5] => Mux11.IN43
game[5] => Mux12.IN42
game[5] => Mux13.IN42
game[5] => Mux14.IN42
game[5] => Mux15.IN42
game[5] => Decoder0.IN0
bank_offset[0] => Mux3.IN15
bank_offset[1] => Mux2.IN15
bank_offset[2] => Mux1.IN15
bank_offset[3] => Mux0.IN15
bank_offset[4] => Mux3.IN14
bank_offset[5] => Mux2.IN14
bank_offset[6] => Mux1.IN14
bank_offset[7] => Mux0.IN14
bank_offset[8] => Mux3.IN13
bank_offset[9] => Mux2.IN13
bank_offset[10] => Mux1.IN13
bank_offset[11] => Mux0.IN13
bank_offset[12] => Mux3.IN12
bank_offset[13] => Mux2.IN12
bank_offset[14] => Mux1.IN12
bank_offset[15] => Mux0.IN12
bank_mask[0] => Mux7.IN15
bank_mask[1] => Mux6.IN15
bank_mask[2] => Mux5.IN15
bank_mask[3] => Mux4.IN15
bank_mask[4] => Mux7.IN14
bank_mask[5] => Mux6.IN14
bank_mask[6] => Mux5.IN14
bank_mask[7] => Mux4.IN14
bank_mask[8] => Mux7.IN13
bank_mask[9] => Mux6.IN13
bank_mask[10] => Mux5.IN13
bank_mask[11] => Mux4.IN13
bank_mask[12] => Mux7.IN12
bank_mask[13] => Mux6.IN12
bank_mask[14] => Mux5.IN12
bank_mask[15] => Mux4.IN12
layer[0] => Equal1.IN1
layer[0] => Equal3.IN2
layer[0] => Equal4.IN2
layer[0] => Equal5.IN0
layer[1] => Equal1.IN0
layer[1] => Equal3.IN0
layer[1] => Equal4.IN1
layer[1] => Equal5.IN2
layer[2] => Equal1.IN2
layer[2] => Equal3.IN1
layer[2] => Equal4.IN0
layer[2] => Equal5.IN1
cin[0] => ~NO_FANOUT~
cin[1] => LessThan1.IN14
cin[1] => LessThan2.IN14
cin[1] => LessThan3.IN14
cin[1] => LessThan11.IN14
cin[1] => LessThan13.IN14
cin[1] => LessThan14.IN14
cin[1] => LessThan18.IN14
cin[1] => LessThan19.IN14
cin[1] => LessThan25.IN14
cin[1] => LessThan29.IN14
cin[1] => LessThan30.IN14
cin[1] => LessThan35.IN14
cin[1] => LessThan38.IN14
cin[1] => LessThan39.IN14
cin[1] => LessThan40.IN14
cin[1] => LessThan50.IN14
cin[1] => LessThan59.IN14
cin[1] => LessThan64.IN14
cin[1] => LessThan66.IN14
cin[1] => LessThan68.IN14
cin[1] => LessThan71.IN14
cin[1] => LessThan73.IN14
cin[1] => LessThan77.IN14
cin[1] => LessThan78.IN14
cin[1] => LessThan81.IN14
cin[1] => LessThan82.IN14
cin[1] => LessThan84.IN14
cin[1] => LessThan87.IN14
cin[1] => LessThan89.IN14
cin[1] => LessThan93.IN14
cin[1] => LessThan94.IN14
cin[1] => LessThan98.IN14
cin[2] => LessThan1.IN13
cin[2] => LessThan2.IN13
cin[2] => LessThan3.IN13
cin[2] => LessThan11.IN13
cin[2] => LessThan13.IN13
cin[2] => LessThan14.IN13
cin[2] => LessThan18.IN13
cin[2] => LessThan19.IN13
cin[2] => LessThan25.IN13
cin[2] => LessThan29.IN13
cin[2] => LessThan30.IN13
cin[2] => LessThan35.IN13
cin[2] => LessThan38.IN13
cin[2] => LessThan39.IN13
cin[2] => LessThan40.IN13
cin[2] => LessThan50.IN13
cin[2] => LessThan59.IN13
cin[2] => LessThan64.IN13
cin[2] => LessThan66.IN13
cin[2] => LessThan68.IN13
cin[2] => LessThan71.IN13
cin[2] => LessThan73.IN13
cin[2] => LessThan77.IN13
cin[2] => LessThan78.IN13
cin[2] => LessThan81.IN13
cin[2] => LessThan82.IN13
cin[2] => LessThan84.IN13
cin[2] => LessThan87.IN13
cin[2] => LessThan89.IN13
cin[2] => LessThan93.IN13
cin[2] => LessThan94.IN13
cin[2] => LessThan98.IN13
cin[3] => LessThan0.IN14
cin[3] => LessThan1.IN12
cin[3] => LessThan2.IN12
cin[3] => LessThan3.IN12
cin[3] => LessThan4.IN14
cin[3] => LessThan7.IN14
cin[3] => LessThan9.IN14
cin[3] => LessThan11.IN12
cin[3] => LessThan12.IN14
cin[3] => LessThan13.IN12
cin[3] => LessThan14.IN12
cin[3] => LessThan15.IN14
cin[3] => LessThan18.IN12
cin[3] => LessThan19.IN12
cin[3] => LessThan20.IN14
cin[3] => LessThan21.IN14
cin[3] => LessThan24.IN14
cin[3] => LessThan25.IN12
cin[3] => LessThan27.IN14
cin[3] => LessThan28.IN14
cin[3] => LessThan29.IN12
cin[3] => LessThan30.IN12
cin[3] => LessThan31.IN14
cin[3] => LessThan32.IN14
cin[3] => LessThan33.IN14
cin[3] => LessThan34.IN14
cin[3] => LessThan35.IN12
cin[3] => LessThan37.IN14
cin[3] => LessThan38.IN12
cin[3] => LessThan39.IN12
cin[3] => LessThan40.IN12
cin[3] => LessThan43.IN14
cin[3] => LessThan44.IN14
cin[3] => LessThan46.IN14
cin[3] => LessThan47.IN14
cin[3] => LessThan50.IN12
cin[3] => LessThan51.IN14
cin[3] => LessThan52.IN14
cin[3] => LessThan53.IN14
cin[3] => LessThan54.IN14
cin[3] => LessThan55.IN14
cin[3] => LessThan56.IN14
cin[3] => LessThan59.IN12
cin[3] => LessThan63.IN14
cin[3] => LessThan64.IN12
cin[3] => LessThan65.IN14
cin[3] => LessThan66.IN12
cin[3] => LessThan67.IN14
cin[3] => LessThan68.IN12
cin[3] => LessThan70.IN14
cin[3] => LessThan71.IN12
cin[3] => LessThan72.IN14
cin[3] => LessThan73.IN12
cin[3] => LessThan74.IN14
cin[3] => LessThan75.IN14
cin[3] => LessThan76.IN14
cin[3] => LessThan77.IN12
cin[3] => LessThan78.IN12
cin[3] => LessThan81.IN12
cin[3] => LessThan82.IN12
cin[3] => LessThan84.IN12
cin[3] => LessThan85.IN14
cin[3] => LessThan86.IN14
cin[3] => LessThan87.IN12
cin[3] => LessThan88.IN14
cin[3] => LessThan89.IN12
cin[3] => LessThan90.IN14
cin[3] => LessThan93.IN12
cin[3] => LessThan94.IN12
cin[3] => LessThan95.IN14
cin[3] => LessThan98.IN12
cin[4] => LessThan0.IN13
cin[4] => LessThan1.IN11
cin[4] => LessThan2.IN11
cin[4] => LessThan3.IN11
cin[4] => LessThan4.IN13
cin[4] => LessThan5.IN12
cin[4] => LessThan6.IN12
cin[4] => LessThan7.IN13
cin[4] => LessThan8.IN12
cin[4] => LessThan9.IN13
cin[4] => LessThan10.IN12
cin[4] => LessThan11.IN11
cin[4] => LessThan12.IN13
cin[4] => LessThan13.IN11
cin[4] => LessThan14.IN11
cin[4] => LessThan15.IN13
cin[4] => LessThan16.IN12
cin[4] => LessThan17.IN12
cin[4] => LessThan18.IN11
cin[4] => LessThan19.IN11
cin[4] => LessThan20.IN13
cin[4] => LessThan21.IN13
cin[4] => LessThan22.IN12
cin[4] => LessThan23.IN12
cin[4] => LessThan24.IN13
cin[4] => LessThan25.IN11
cin[4] => LessThan26.IN12
cin[4] => LessThan27.IN13
cin[4] => LessThan28.IN13
cin[4] => LessThan29.IN11
cin[4] => LessThan30.IN11
cin[4] => LessThan31.IN13
cin[4] => LessThan32.IN13
cin[4] => LessThan33.IN13
cin[4] => LessThan34.IN13
cin[4] => LessThan35.IN11
cin[4] => LessThan36.IN12
cin[4] => LessThan37.IN13
cin[4] => LessThan38.IN11
cin[4] => LessThan39.IN11
cin[4] => LessThan40.IN11
cin[4] => LessThan41.IN12
cin[4] => LessThan42.IN12
cin[4] => LessThan43.IN13
cin[4] => LessThan44.IN13
cin[4] => LessThan45.IN12
cin[4] => LessThan46.IN13
cin[4] => LessThan47.IN13
cin[4] => LessThan48.IN12
cin[4] => LessThan49.IN12
cin[4] => LessThan50.IN11
cin[4] => LessThan51.IN13
cin[4] => LessThan52.IN13
cin[4] => LessThan53.IN13
cin[4] => LessThan54.IN13
cin[4] => LessThan55.IN13
cin[4] => LessThan56.IN13
cin[4] => LessThan57.IN12
cin[4] => LessThan58.IN12
cin[4] => LessThan59.IN11
cin[4] => LessThan60.IN12
cin[4] => LessThan61.IN12
cin[4] => LessThan62.IN12
cin[4] => LessThan63.IN13
cin[4] => LessThan64.IN11
cin[4] => LessThan65.IN13
cin[4] => LessThan66.IN11
cin[4] => LessThan67.IN13
cin[4] => LessThan68.IN11
cin[4] => LessThan69.IN12
cin[4] => LessThan70.IN13
cin[4] => LessThan71.IN11
cin[4] => LessThan72.IN13
cin[4] => LessThan73.IN11
cin[4] => LessThan74.IN13
cin[4] => LessThan75.IN13
cin[4] => LessThan76.IN13
cin[4] => LessThan77.IN11
cin[4] => LessThan78.IN11
cin[4] => LessThan79.IN12
cin[4] => LessThan80.IN12
cin[4] => LessThan81.IN11
cin[4] => LessThan82.IN11
cin[4] => LessThan83.IN12
cin[4] => LessThan84.IN11
cin[4] => LessThan85.IN13
cin[4] => LessThan86.IN13
cin[4] => LessThan87.IN11
cin[4] => LessThan88.IN13
cin[4] => LessThan89.IN11
cin[4] => LessThan90.IN13
cin[4] => LessThan91.IN12
cin[4] => LessThan92.IN12
cin[4] => LessThan93.IN11
cin[4] => LessThan94.IN11
cin[4] => LessThan95.IN13
cin[4] => LessThan96.IN12
cin[4] => LessThan97.IN12
cin[4] => LessThan98.IN11
cin[5] => LessThan0.IN12
cin[5] => LessThan1.IN10
cin[5] => LessThan2.IN10
cin[5] => LessThan3.IN10
cin[5] => LessThan4.IN12
cin[5] => LessThan5.IN11
cin[5] => LessThan6.IN11
cin[5] => LessThan7.IN12
cin[5] => LessThan8.IN11
cin[5] => LessThan9.IN12
cin[5] => LessThan10.IN11
cin[5] => LessThan11.IN10
cin[5] => LessThan12.IN12
cin[5] => LessThan13.IN10
cin[5] => LessThan14.IN10
cin[5] => LessThan15.IN12
cin[5] => LessThan16.IN11
cin[5] => LessThan17.IN11
cin[5] => LessThan18.IN10
cin[5] => LessThan19.IN10
cin[5] => LessThan20.IN12
cin[5] => LessThan21.IN12
cin[5] => LessThan22.IN11
cin[5] => LessThan23.IN11
cin[5] => LessThan24.IN12
cin[5] => LessThan25.IN10
cin[5] => LessThan26.IN11
cin[5] => LessThan27.IN12
cin[5] => LessThan28.IN12
cin[5] => LessThan29.IN10
cin[5] => LessThan30.IN10
cin[5] => LessThan31.IN12
cin[5] => LessThan32.IN12
cin[5] => LessThan33.IN12
cin[5] => LessThan34.IN12
cin[5] => LessThan35.IN10
cin[5] => LessThan36.IN11
cin[5] => LessThan37.IN12
cin[5] => LessThan38.IN10
cin[5] => LessThan39.IN10
cin[5] => LessThan40.IN10
cin[5] => LessThan41.IN11
cin[5] => LessThan42.IN11
cin[5] => LessThan43.IN12
cin[5] => LessThan44.IN12
cin[5] => LessThan45.IN11
cin[5] => LessThan46.IN12
cin[5] => LessThan47.IN12
cin[5] => LessThan48.IN11
cin[5] => LessThan49.IN11
cin[5] => LessThan50.IN10
cin[5] => LessThan51.IN12
cin[5] => LessThan52.IN12
cin[5] => LessThan53.IN12
cin[5] => LessThan54.IN12
cin[5] => LessThan55.IN12
cin[5] => LessThan56.IN12
cin[5] => LessThan57.IN11
cin[5] => LessThan58.IN11
cin[5] => LessThan59.IN10
cin[5] => LessThan60.IN11
cin[5] => LessThan61.IN11
cin[5] => LessThan62.IN11
cin[5] => LessThan63.IN12
cin[5] => LessThan64.IN10
cin[5] => LessThan65.IN12
cin[5] => LessThan66.IN10
cin[5] => LessThan67.IN12
cin[5] => LessThan68.IN10
cin[5] => LessThan69.IN11
cin[5] => LessThan70.IN12
cin[5] => LessThan71.IN10
cin[5] => LessThan72.IN12
cin[5] => LessThan73.IN10
cin[5] => LessThan74.IN12
cin[5] => LessThan75.IN12
cin[5] => LessThan76.IN12
cin[5] => LessThan77.IN10
cin[5] => LessThan78.IN10
cin[5] => LessThan79.IN11
cin[5] => LessThan80.IN11
cin[5] => LessThan81.IN10
cin[5] => LessThan82.IN10
cin[5] => LessThan83.IN11
cin[5] => LessThan84.IN10
cin[5] => LessThan85.IN12
cin[5] => LessThan86.IN12
cin[5] => LessThan87.IN10
cin[5] => LessThan88.IN12
cin[5] => LessThan89.IN10
cin[5] => LessThan90.IN12
cin[5] => LessThan91.IN11
cin[5] => LessThan92.IN11
cin[5] => LessThan93.IN10
cin[5] => LessThan94.IN10
cin[5] => LessThan95.IN12
cin[5] => LessThan96.IN11
cin[5] => LessThan97.IN11
cin[5] => LessThan98.IN10
cin[6] => LessThan0.IN11
cin[6] => LessThan1.IN9
cin[6] => LessThan2.IN9
cin[6] => LessThan3.IN9
cin[6] => LessThan4.IN11
cin[6] => LessThan5.IN10
cin[6] => LessThan6.IN10
cin[6] => LessThan7.IN11
cin[6] => LessThan8.IN10
cin[6] => LessThan9.IN11
cin[6] => LessThan10.IN10
cin[6] => LessThan11.IN9
cin[6] => LessThan12.IN11
cin[6] => LessThan13.IN9
cin[6] => LessThan14.IN9
cin[6] => LessThan15.IN11
cin[6] => LessThan16.IN10
cin[6] => LessThan17.IN10
cin[6] => LessThan18.IN9
cin[6] => LessThan19.IN9
cin[6] => LessThan20.IN11
cin[6] => LessThan21.IN11
cin[6] => LessThan22.IN10
cin[6] => LessThan23.IN10
cin[6] => LessThan24.IN11
cin[6] => LessThan25.IN9
cin[6] => LessThan26.IN10
cin[6] => LessThan27.IN11
cin[6] => LessThan28.IN11
cin[6] => LessThan29.IN9
cin[6] => LessThan30.IN9
cin[6] => LessThan31.IN11
cin[6] => LessThan32.IN11
cin[6] => LessThan33.IN11
cin[6] => LessThan34.IN11
cin[6] => LessThan35.IN9
cin[6] => LessThan36.IN10
cin[6] => LessThan37.IN11
cin[6] => LessThan38.IN9
cin[6] => LessThan39.IN9
cin[6] => LessThan40.IN9
cin[6] => LessThan41.IN10
cin[6] => LessThan42.IN10
cin[6] => LessThan43.IN11
cin[6] => LessThan44.IN11
cin[6] => LessThan45.IN10
cin[6] => LessThan46.IN11
cin[6] => LessThan47.IN11
cin[6] => LessThan48.IN10
cin[6] => LessThan49.IN10
cin[6] => LessThan50.IN9
cin[6] => LessThan51.IN11
cin[6] => LessThan52.IN11
cin[6] => LessThan53.IN11
cin[6] => LessThan54.IN11
cin[6] => LessThan55.IN11
cin[6] => LessThan56.IN11
cin[6] => LessThan57.IN10
cin[6] => LessThan58.IN10
cin[6] => LessThan59.IN9
cin[6] => LessThan60.IN10
cin[6] => LessThan61.IN10
cin[6] => LessThan62.IN10
cin[6] => LessThan63.IN11
cin[6] => LessThan64.IN9
cin[6] => LessThan65.IN11
cin[6] => LessThan66.IN9
cin[6] => LessThan67.IN11
cin[6] => LessThan68.IN9
cin[6] => LessThan69.IN10
cin[6] => LessThan70.IN11
cin[6] => LessThan71.IN9
cin[6] => LessThan72.IN11
cin[6] => LessThan73.IN9
cin[6] => LessThan74.IN11
cin[6] => LessThan75.IN11
cin[6] => LessThan76.IN11
cin[6] => LessThan77.IN9
cin[6] => LessThan78.IN9
cin[6] => LessThan79.IN10
cin[6] => LessThan80.IN10
cin[6] => LessThan81.IN9
cin[6] => LessThan82.IN9
cin[6] => LessThan83.IN10
cin[6] => LessThan84.IN9
cin[6] => LessThan85.IN11
cin[6] => LessThan86.IN11
cin[6] => LessThan87.IN9
cin[6] => LessThan88.IN11
cin[6] => LessThan89.IN9
cin[6] => LessThan90.IN11
cin[6] => LessThan91.IN10
cin[6] => LessThan92.IN10
cin[6] => LessThan93.IN9
cin[6] => LessThan94.IN9
cin[6] => LessThan95.IN11
cin[6] => LessThan96.IN10
cin[6] => LessThan97.IN10
cin[6] => LessThan98.IN9
cin[7] => LessThan0.IN10
cin[7] => LessThan1.IN8
cin[7] => LessThan2.IN8
cin[7] => LessThan3.IN8
cin[7] => LessThan4.IN10
cin[7] => LessThan5.IN9
cin[7] => LessThan6.IN9
cin[7] => LessThan7.IN10
cin[7] => LessThan8.IN9
cin[7] => LessThan9.IN10
cin[7] => LessThan10.IN9
cin[7] => LessThan11.IN8
cin[7] => LessThan12.IN10
cin[7] => LessThan13.IN8
cin[7] => LessThan14.IN8
cin[7] => LessThan15.IN10
cin[7] => LessThan16.IN9
cin[7] => LessThan17.IN9
cin[7] => LessThan18.IN8
cin[7] => LessThan19.IN8
cin[7] => LessThan20.IN10
cin[7] => LessThan21.IN10
cin[7] => LessThan22.IN9
cin[7] => LessThan23.IN9
cin[7] => LessThan24.IN10
cin[7] => LessThan25.IN8
cin[7] => LessThan26.IN9
cin[7] => LessThan27.IN10
cin[7] => LessThan28.IN10
cin[7] => LessThan29.IN8
cin[7] => LessThan30.IN8
cin[7] => LessThan31.IN10
cin[7] => LessThan32.IN10
cin[7] => LessThan33.IN10
cin[7] => LessThan34.IN10
cin[7] => LessThan35.IN8
cin[7] => LessThan36.IN9
cin[7] => LessThan37.IN10
cin[7] => LessThan38.IN8
cin[7] => LessThan39.IN8
cin[7] => LessThan40.IN8
cin[7] => LessThan41.IN9
cin[7] => LessThan42.IN9
cin[7] => LessThan43.IN10
cin[7] => LessThan44.IN10
cin[7] => LessThan45.IN9
cin[7] => LessThan46.IN10
cin[7] => LessThan47.IN10
cin[7] => LessThan48.IN9
cin[7] => LessThan49.IN9
cin[7] => LessThan50.IN8
cin[7] => LessThan51.IN10
cin[7] => LessThan52.IN10
cin[7] => LessThan53.IN10
cin[7] => LessThan54.IN10
cin[7] => LessThan55.IN10
cin[7] => LessThan56.IN10
cin[7] => LessThan57.IN9
cin[7] => LessThan58.IN9
cin[7] => LessThan59.IN8
cin[7] => LessThan60.IN9
cin[7] => LessThan61.IN9
cin[7] => LessThan62.IN9
cin[7] => LessThan63.IN10
cin[7] => LessThan64.IN8
cin[7] => LessThan65.IN10
cin[7] => LessThan66.IN8
cin[7] => LessThan67.IN10
cin[7] => LessThan68.IN8
cin[7] => LessThan69.IN9
cin[7] => LessThan70.IN10
cin[7] => LessThan71.IN8
cin[7] => LessThan72.IN10
cin[7] => LessThan73.IN8
cin[7] => LessThan74.IN10
cin[7] => LessThan75.IN10
cin[7] => LessThan76.IN10
cin[7] => LessThan77.IN8
cin[7] => LessThan78.IN8
cin[7] => LessThan79.IN9
cin[7] => LessThan80.IN9
cin[7] => LessThan81.IN8
cin[7] => LessThan82.IN8
cin[7] => LessThan83.IN9
cin[7] => LessThan84.IN8
cin[7] => LessThan85.IN10
cin[7] => LessThan86.IN10
cin[7] => LessThan87.IN8
cin[7] => LessThan88.IN10
cin[7] => LessThan89.IN8
cin[7] => LessThan90.IN10
cin[7] => LessThan91.IN9
cin[7] => LessThan92.IN9
cin[7] => LessThan93.IN8
cin[7] => LessThan94.IN8
cin[7] => LessThan95.IN10
cin[7] => LessThan96.IN9
cin[7] => LessThan97.IN9
cin[7] => LessThan98.IN8
cin[8] => LessThan0.IN9
cin[8] => LessThan4.IN9
cin[8] => LessThan5.IN8
cin[8] => LessThan6.IN8
cin[8] => LessThan7.IN9
cin[8] => LessThan8.IN8
cin[8] => LessThan9.IN9
cin[8] => LessThan10.IN8
cin[8] => LessThan12.IN9
cin[8] => LessThan15.IN9
cin[8] => LessThan16.IN8
cin[8] => LessThan17.IN8
cin[8] => LessThan20.IN9
cin[8] => LessThan21.IN9
cin[8] => LessThan22.IN8
cin[8] => LessThan23.IN8
cin[8] => LessThan24.IN9
cin[8] => LessThan26.IN8
cin[8] => LessThan27.IN9
cin[8] => LessThan28.IN9
cin[8] => LessThan31.IN9
cin[8] => LessThan32.IN9
cin[8] => LessThan33.IN9
cin[8] => LessThan34.IN9
cin[8] => LessThan36.IN8
cin[8] => LessThan37.IN9
cin[8] => LessThan41.IN8
cin[8] => LessThan42.IN8
cin[8] => LessThan43.IN9
cin[8] => LessThan44.IN9
cin[8] => LessThan45.IN8
cin[8] => LessThan46.IN9
cin[8] => LessThan47.IN9
cin[8] => LessThan48.IN8
cin[8] => LessThan49.IN8
cin[8] => LessThan51.IN9
cin[8] => LessThan52.IN9
cin[8] => LessThan53.IN9
cin[8] => LessThan54.IN9
cin[8] => LessThan55.IN9
cin[8] => LessThan56.IN9
cin[8] => LessThan57.IN8
cin[8] => LessThan58.IN8
cin[8] => LessThan60.IN8
cin[8] => LessThan61.IN8
cin[8] => LessThan62.IN8
cin[8] => LessThan63.IN9
cin[8] => LessThan65.IN9
cin[8] => LessThan67.IN9
cin[8] => LessThan69.IN8
cin[8] => LessThan70.IN9
cin[8] => LessThan72.IN9
cin[8] => LessThan74.IN9
cin[8] => LessThan75.IN9
cin[8] => LessThan76.IN9
cin[8] => LessThan79.IN8
cin[8] => LessThan80.IN8
cin[8] => LessThan83.IN8
cin[8] => LessThan85.IN9
cin[8] => LessThan86.IN9
cin[8] => LessThan88.IN9
cin[8] => LessThan90.IN9
cin[8] => LessThan91.IN8
cin[8] => LessThan92.IN8
cin[8] => LessThan95.IN9
cin[8] => LessThan96.IN8
cin[8] => LessThan97.IN8
cin[8] => Equal2.IN1
cin[9] => LessThan0.IN8
cin[9] => LessThan4.IN8
cin[9] => LessThan5.IN7
cin[9] => LessThan6.IN7
cin[9] => LessThan7.IN8
cin[9] => LessThan8.IN7
cin[9] => LessThan9.IN8
cin[9] => LessThan10.IN7
cin[9] => LessThan12.IN8
cin[9] => LessThan15.IN8
cin[9] => LessThan16.IN7
cin[9] => LessThan17.IN7
cin[9] => LessThan20.IN8
cin[9] => LessThan21.IN8
cin[9] => LessThan22.IN7
cin[9] => LessThan23.IN7
cin[9] => LessThan24.IN8
cin[9] => LessThan26.IN7
cin[9] => LessThan27.IN8
cin[9] => LessThan28.IN8
cin[9] => LessThan31.IN8
cin[9] => LessThan32.IN8
cin[9] => LessThan33.IN8
cin[9] => LessThan34.IN8
cin[9] => LessThan36.IN7
cin[9] => LessThan37.IN8
cin[9] => LessThan41.IN7
cin[9] => LessThan42.IN7
cin[9] => LessThan43.IN8
cin[9] => LessThan44.IN8
cin[9] => LessThan45.IN7
cin[9] => LessThan46.IN8
cin[9] => LessThan47.IN8
cin[9] => LessThan48.IN7
cin[9] => LessThan49.IN7
cin[9] => LessThan51.IN8
cin[9] => LessThan52.IN8
cin[9] => LessThan53.IN8
cin[9] => LessThan54.IN8
cin[9] => LessThan55.IN8
cin[9] => LessThan56.IN8
cin[9] => LessThan57.IN7
cin[9] => LessThan58.IN7
cin[9] => LessThan60.IN7
cin[9] => LessThan61.IN7
cin[9] => LessThan62.IN7
cin[9] => LessThan63.IN8
cin[9] => LessThan65.IN8
cin[9] => LessThan67.IN8
cin[9] => LessThan69.IN7
cin[9] => LessThan70.IN8
cin[9] => LessThan72.IN8
cin[9] => LessThan74.IN8
cin[9] => LessThan75.IN8
cin[9] => LessThan76.IN8
cin[9] => LessThan79.IN7
cin[9] => LessThan80.IN7
cin[9] => LessThan83.IN7
cin[9] => LessThan85.IN8
cin[9] => LessThan86.IN8
cin[9] => LessThan88.IN8
cin[9] => LessThan90.IN8
cin[9] => LessThan91.IN7
cin[9] => LessThan92.IN7
cin[9] => LessThan95.IN8
cin[9] => LessThan96.IN7
cin[9] => LessThan97.IN7
cin[9] => Equal2.IN0
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[0] <= mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[1] <= mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[2] <= mask[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[3] <= mask[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unmapped <= unmapped~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtcps1_tilemap:u_tilemap|jtcps1_gfx_mappers:u_mapper2
clk => set_used.CLK
clk => bank_b[0].CLK
clk => bank_b[1].CLK
clk => bank_b[2].CLK
clk => bank_b[3].CLK
clk => bank_a[0].CLK
clk => bank_a[1].CLK
clk => bank_a[2].CLK
clk => bank_a[3].CLK
clk => mask[0]~reg0.CLK
clk => mask[1]~reg0.CLK
clk => mask[2]~reg0.CLK
clk => mask[3]~reg0.CLK
clk => offset[0]~reg0.CLK
clk => offset[1]~reg0.CLK
clk => offset[2]~reg0.CLK
clk => offset[3]~reg0.CLK
clk => unmapped~reg0.CLK
rst => set_used.ACLR
rst => bank_b[0].ACLR
rst => bank_b[1].ACLR
rst => bank_b[2].ACLR
rst => bank_b[3].ACLR
rst => bank_a[0].ACLR
rst => bank_a[1].ACLR
rst => bank_a[2].ACLR
rst => bank_a[3].ACLR
rst => mask[0]~reg0.ACLR
rst => mask[1]~reg0.ACLR
rst => mask[2]~reg0.ACLR
rst => mask[3]~reg0.ACLR
rst => offset[0]~reg0.ACLR
rst => offset[1]~reg0.ACLR
rst => offset[2]~reg0.ACLR
rst => offset[3]~reg0.ACLR
rst => unmapped~reg0.PRESET
game[0] => Mux8.IN48
game[0] => Mux9.IN48
game[0] => Mux10.IN48
game[0] => Mux11.IN48
game[0] => Mux12.IN47
game[0] => Mux13.IN47
game[0] => Mux14.IN47
game[0] => Mux15.IN47
game[0] => Decoder0.IN5
game[1] => Mux8.IN47
game[1] => Mux9.IN47
game[1] => Mux10.IN47
game[1] => Mux11.IN47
game[1] => Mux12.IN46
game[1] => Mux13.IN46
game[1] => Mux14.IN46
game[1] => Mux15.IN46
game[1] => Decoder0.IN4
game[2] => Mux8.IN46
game[2] => Mux9.IN46
game[2] => Mux10.IN46
game[2] => Mux11.IN46
game[2] => Mux12.IN45
game[2] => Mux13.IN45
game[2] => Mux14.IN45
game[2] => Mux15.IN45
game[2] => Decoder0.IN3
game[3] => Mux8.IN45
game[3] => Mux9.IN45
game[3] => Mux10.IN45
game[3] => Mux11.IN45
game[3] => Mux12.IN44
game[3] => Mux13.IN44
game[3] => Mux14.IN44
game[3] => Mux15.IN44
game[3] => Decoder0.IN2
game[4] => Mux8.IN44
game[4] => Mux9.IN44
game[4] => Mux10.IN44
game[4] => Mux11.IN44
game[4] => Mux12.IN43
game[4] => Mux13.IN43
game[4] => Mux14.IN43
game[4] => Mux15.IN43
game[4] => Decoder0.IN1
game[5] => Mux8.IN43
game[5] => Mux9.IN43
game[5] => Mux10.IN43
game[5] => Mux11.IN43
game[5] => Mux12.IN42
game[5] => Mux13.IN42
game[5] => Mux14.IN42
game[5] => Mux15.IN42
game[5] => Decoder0.IN0
bank_offset[0] => Mux3.IN15
bank_offset[1] => Mux2.IN15
bank_offset[2] => Mux1.IN15
bank_offset[3] => Mux0.IN15
bank_offset[4] => Mux3.IN14
bank_offset[5] => Mux2.IN14
bank_offset[6] => Mux1.IN14
bank_offset[7] => Mux0.IN14
bank_offset[8] => Mux3.IN13
bank_offset[9] => Mux2.IN13
bank_offset[10] => Mux1.IN13
bank_offset[11] => Mux0.IN13
bank_offset[12] => Mux3.IN12
bank_offset[13] => Mux2.IN12
bank_offset[14] => Mux1.IN12
bank_offset[15] => Mux0.IN12
bank_mask[0] => Mux7.IN15
bank_mask[1] => Mux6.IN15
bank_mask[2] => Mux5.IN15
bank_mask[3] => Mux4.IN15
bank_mask[4] => Mux7.IN14
bank_mask[5] => Mux6.IN14
bank_mask[6] => Mux5.IN14
bank_mask[7] => Mux4.IN14
bank_mask[8] => Mux7.IN13
bank_mask[9] => Mux6.IN13
bank_mask[10] => Mux5.IN13
bank_mask[11] => Mux4.IN13
bank_mask[12] => Mux7.IN12
bank_mask[13] => Mux6.IN12
bank_mask[14] => Mux5.IN12
bank_mask[15] => Mux4.IN12
layer[0] => Equal1.IN1
layer[0] => Equal3.IN2
layer[0] => Equal4.IN2
layer[0] => Equal5.IN0
layer[1] => Equal1.IN0
layer[1] => Equal3.IN0
layer[1] => Equal4.IN1
layer[1] => Equal5.IN2
layer[2] => Equal1.IN2
layer[2] => Equal3.IN1
layer[2] => Equal4.IN0
layer[2] => Equal5.IN1
cin[0] => ~NO_FANOUT~
cin[1] => LessThan1.IN14
cin[1] => LessThan2.IN14
cin[1] => LessThan3.IN14
cin[1] => LessThan11.IN14
cin[1] => LessThan13.IN14
cin[1] => LessThan14.IN14
cin[1] => LessThan18.IN14
cin[1] => LessThan19.IN14
cin[1] => LessThan25.IN14
cin[1] => LessThan29.IN14
cin[1] => LessThan30.IN14
cin[1] => LessThan35.IN14
cin[1] => LessThan38.IN14
cin[1] => LessThan39.IN14
cin[1] => LessThan40.IN14
cin[1] => LessThan50.IN14
cin[1] => LessThan59.IN14
cin[1] => LessThan64.IN14
cin[1] => LessThan66.IN14
cin[1] => LessThan68.IN14
cin[1] => LessThan71.IN14
cin[1] => LessThan73.IN14
cin[1] => LessThan77.IN14
cin[1] => LessThan78.IN14
cin[1] => LessThan81.IN14
cin[1] => LessThan82.IN14
cin[1] => LessThan84.IN14
cin[1] => LessThan87.IN14
cin[1] => LessThan89.IN14
cin[1] => LessThan93.IN14
cin[1] => LessThan94.IN14
cin[1] => LessThan98.IN14
cin[2] => LessThan1.IN13
cin[2] => LessThan2.IN13
cin[2] => LessThan3.IN13
cin[2] => LessThan11.IN13
cin[2] => LessThan13.IN13
cin[2] => LessThan14.IN13
cin[2] => LessThan18.IN13
cin[2] => LessThan19.IN13
cin[2] => LessThan25.IN13
cin[2] => LessThan29.IN13
cin[2] => LessThan30.IN13
cin[2] => LessThan35.IN13
cin[2] => LessThan38.IN13
cin[2] => LessThan39.IN13
cin[2] => LessThan40.IN13
cin[2] => LessThan50.IN13
cin[2] => LessThan59.IN13
cin[2] => LessThan64.IN13
cin[2] => LessThan66.IN13
cin[2] => LessThan68.IN13
cin[2] => LessThan71.IN13
cin[2] => LessThan73.IN13
cin[2] => LessThan77.IN13
cin[2] => LessThan78.IN13
cin[2] => LessThan81.IN13
cin[2] => LessThan82.IN13
cin[2] => LessThan84.IN13
cin[2] => LessThan87.IN13
cin[2] => LessThan89.IN13
cin[2] => LessThan93.IN13
cin[2] => LessThan94.IN13
cin[2] => LessThan98.IN13
cin[3] => LessThan0.IN14
cin[3] => LessThan1.IN12
cin[3] => LessThan2.IN12
cin[3] => LessThan3.IN12
cin[3] => LessThan4.IN14
cin[3] => LessThan7.IN14
cin[3] => LessThan9.IN14
cin[3] => LessThan11.IN12
cin[3] => LessThan12.IN14
cin[3] => LessThan13.IN12
cin[3] => LessThan14.IN12
cin[3] => LessThan15.IN14
cin[3] => LessThan18.IN12
cin[3] => LessThan19.IN12
cin[3] => LessThan20.IN14
cin[3] => LessThan21.IN14
cin[3] => LessThan24.IN14
cin[3] => LessThan25.IN12
cin[3] => LessThan27.IN14
cin[3] => LessThan28.IN14
cin[3] => LessThan29.IN12
cin[3] => LessThan30.IN12
cin[3] => LessThan31.IN14
cin[3] => LessThan32.IN14
cin[3] => LessThan33.IN14
cin[3] => LessThan34.IN14
cin[3] => LessThan35.IN12
cin[3] => LessThan37.IN14
cin[3] => LessThan38.IN12
cin[3] => LessThan39.IN12
cin[3] => LessThan40.IN12
cin[3] => LessThan43.IN14
cin[3] => LessThan44.IN14
cin[3] => LessThan46.IN14
cin[3] => LessThan47.IN14
cin[3] => LessThan50.IN12
cin[3] => LessThan51.IN14
cin[3] => LessThan52.IN14
cin[3] => LessThan53.IN14
cin[3] => LessThan54.IN14
cin[3] => LessThan55.IN14
cin[3] => LessThan56.IN14
cin[3] => LessThan59.IN12
cin[3] => LessThan63.IN14
cin[3] => LessThan64.IN12
cin[3] => LessThan65.IN14
cin[3] => LessThan66.IN12
cin[3] => LessThan67.IN14
cin[3] => LessThan68.IN12
cin[3] => LessThan70.IN14
cin[3] => LessThan71.IN12
cin[3] => LessThan72.IN14
cin[3] => LessThan73.IN12
cin[3] => LessThan74.IN14
cin[3] => LessThan75.IN14
cin[3] => LessThan76.IN14
cin[3] => LessThan77.IN12
cin[3] => LessThan78.IN12
cin[3] => LessThan81.IN12
cin[3] => LessThan82.IN12
cin[3] => LessThan84.IN12
cin[3] => LessThan85.IN14
cin[3] => LessThan86.IN14
cin[3] => LessThan87.IN12
cin[3] => LessThan88.IN14
cin[3] => LessThan89.IN12
cin[3] => LessThan90.IN14
cin[3] => LessThan93.IN12
cin[3] => LessThan94.IN12
cin[3] => LessThan95.IN14
cin[3] => LessThan98.IN12
cin[4] => LessThan0.IN13
cin[4] => LessThan1.IN11
cin[4] => LessThan2.IN11
cin[4] => LessThan3.IN11
cin[4] => LessThan4.IN13
cin[4] => LessThan5.IN12
cin[4] => LessThan6.IN12
cin[4] => LessThan7.IN13
cin[4] => LessThan8.IN12
cin[4] => LessThan9.IN13
cin[4] => LessThan10.IN12
cin[4] => LessThan11.IN11
cin[4] => LessThan12.IN13
cin[4] => LessThan13.IN11
cin[4] => LessThan14.IN11
cin[4] => LessThan15.IN13
cin[4] => LessThan16.IN12
cin[4] => LessThan17.IN12
cin[4] => LessThan18.IN11
cin[4] => LessThan19.IN11
cin[4] => LessThan20.IN13
cin[4] => LessThan21.IN13
cin[4] => LessThan22.IN12
cin[4] => LessThan23.IN12
cin[4] => LessThan24.IN13
cin[4] => LessThan25.IN11
cin[4] => LessThan26.IN12
cin[4] => LessThan27.IN13
cin[4] => LessThan28.IN13
cin[4] => LessThan29.IN11
cin[4] => LessThan30.IN11
cin[4] => LessThan31.IN13
cin[4] => LessThan32.IN13
cin[4] => LessThan33.IN13
cin[4] => LessThan34.IN13
cin[4] => LessThan35.IN11
cin[4] => LessThan36.IN12
cin[4] => LessThan37.IN13
cin[4] => LessThan38.IN11
cin[4] => LessThan39.IN11
cin[4] => LessThan40.IN11
cin[4] => LessThan41.IN12
cin[4] => LessThan42.IN12
cin[4] => LessThan43.IN13
cin[4] => LessThan44.IN13
cin[4] => LessThan45.IN12
cin[4] => LessThan46.IN13
cin[4] => LessThan47.IN13
cin[4] => LessThan48.IN12
cin[4] => LessThan49.IN12
cin[4] => LessThan50.IN11
cin[4] => LessThan51.IN13
cin[4] => LessThan52.IN13
cin[4] => LessThan53.IN13
cin[4] => LessThan54.IN13
cin[4] => LessThan55.IN13
cin[4] => LessThan56.IN13
cin[4] => LessThan57.IN12
cin[4] => LessThan58.IN12
cin[4] => LessThan59.IN11
cin[4] => LessThan60.IN12
cin[4] => LessThan61.IN12
cin[4] => LessThan62.IN12
cin[4] => LessThan63.IN13
cin[4] => LessThan64.IN11
cin[4] => LessThan65.IN13
cin[4] => LessThan66.IN11
cin[4] => LessThan67.IN13
cin[4] => LessThan68.IN11
cin[4] => LessThan69.IN12
cin[4] => LessThan70.IN13
cin[4] => LessThan71.IN11
cin[4] => LessThan72.IN13
cin[4] => LessThan73.IN11
cin[4] => LessThan74.IN13
cin[4] => LessThan75.IN13
cin[4] => LessThan76.IN13
cin[4] => LessThan77.IN11
cin[4] => LessThan78.IN11
cin[4] => LessThan79.IN12
cin[4] => LessThan80.IN12
cin[4] => LessThan81.IN11
cin[4] => LessThan82.IN11
cin[4] => LessThan83.IN12
cin[4] => LessThan84.IN11
cin[4] => LessThan85.IN13
cin[4] => LessThan86.IN13
cin[4] => LessThan87.IN11
cin[4] => LessThan88.IN13
cin[4] => LessThan89.IN11
cin[4] => LessThan90.IN13
cin[4] => LessThan91.IN12
cin[4] => LessThan92.IN12
cin[4] => LessThan93.IN11
cin[4] => LessThan94.IN11
cin[4] => LessThan95.IN13
cin[4] => LessThan96.IN12
cin[4] => LessThan97.IN12
cin[4] => LessThan98.IN11
cin[5] => LessThan0.IN12
cin[5] => LessThan1.IN10
cin[5] => LessThan2.IN10
cin[5] => LessThan3.IN10
cin[5] => LessThan4.IN12
cin[5] => LessThan5.IN11
cin[5] => LessThan6.IN11
cin[5] => LessThan7.IN12
cin[5] => LessThan8.IN11
cin[5] => LessThan9.IN12
cin[5] => LessThan10.IN11
cin[5] => LessThan11.IN10
cin[5] => LessThan12.IN12
cin[5] => LessThan13.IN10
cin[5] => LessThan14.IN10
cin[5] => LessThan15.IN12
cin[5] => LessThan16.IN11
cin[5] => LessThan17.IN11
cin[5] => LessThan18.IN10
cin[5] => LessThan19.IN10
cin[5] => LessThan20.IN12
cin[5] => LessThan21.IN12
cin[5] => LessThan22.IN11
cin[5] => LessThan23.IN11
cin[5] => LessThan24.IN12
cin[5] => LessThan25.IN10
cin[5] => LessThan26.IN11
cin[5] => LessThan27.IN12
cin[5] => LessThan28.IN12
cin[5] => LessThan29.IN10
cin[5] => LessThan30.IN10
cin[5] => LessThan31.IN12
cin[5] => LessThan32.IN12
cin[5] => LessThan33.IN12
cin[5] => LessThan34.IN12
cin[5] => LessThan35.IN10
cin[5] => LessThan36.IN11
cin[5] => LessThan37.IN12
cin[5] => LessThan38.IN10
cin[5] => LessThan39.IN10
cin[5] => LessThan40.IN10
cin[5] => LessThan41.IN11
cin[5] => LessThan42.IN11
cin[5] => LessThan43.IN12
cin[5] => LessThan44.IN12
cin[5] => LessThan45.IN11
cin[5] => LessThan46.IN12
cin[5] => LessThan47.IN12
cin[5] => LessThan48.IN11
cin[5] => LessThan49.IN11
cin[5] => LessThan50.IN10
cin[5] => LessThan51.IN12
cin[5] => LessThan52.IN12
cin[5] => LessThan53.IN12
cin[5] => LessThan54.IN12
cin[5] => LessThan55.IN12
cin[5] => LessThan56.IN12
cin[5] => LessThan57.IN11
cin[5] => LessThan58.IN11
cin[5] => LessThan59.IN10
cin[5] => LessThan60.IN11
cin[5] => LessThan61.IN11
cin[5] => LessThan62.IN11
cin[5] => LessThan63.IN12
cin[5] => LessThan64.IN10
cin[5] => LessThan65.IN12
cin[5] => LessThan66.IN10
cin[5] => LessThan67.IN12
cin[5] => LessThan68.IN10
cin[5] => LessThan69.IN11
cin[5] => LessThan70.IN12
cin[5] => LessThan71.IN10
cin[5] => LessThan72.IN12
cin[5] => LessThan73.IN10
cin[5] => LessThan74.IN12
cin[5] => LessThan75.IN12
cin[5] => LessThan76.IN12
cin[5] => LessThan77.IN10
cin[5] => LessThan78.IN10
cin[5] => LessThan79.IN11
cin[5] => LessThan80.IN11
cin[5] => LessThan81.IN10
cin[5] => LessThan82.IN10
cin[5] => LessThan83.IN11
cin[5] => LessThan84.IN10
cin[5] => LessThan85.IN12
cin[5] => LessThan86.IN12
cin[5] => LessThan87.IN10
cin[5] => LessThan88.IN12
cin[5] => LessThan89.IN10
cin[5] => LessThan90.IN12
cin[5] => LessThan91.IN11
cin[5] => LessThan92.IN11
cin[5] => LessThan93.IN10
cin[5] => LessThan94.IN10
cin[5] => LessThan95.IN12
cin[5] => LessThan96.IN11
cin[5] => LessThan97.IN11
cin[5] => LessThan98.IN10
cin[6] => LessThan0.IN11
cin[6] => LessThan1.IN9
cin[6] => LessThan2.IN9
cin[6] => LessThan3.IN9
cin[6] => LessThan4.IN11
cin[6] => LessThan5.IN10
cin[6] => LessThan6.IN10
cin[6] => LessThan7.IN11
cin[6] => LessThan8.IN10
cin[6] => LessThan9.IN11
cin[6] => LessThan10.IN10
cin[6] => LessThan11.IN9
cin[6] => LessThan12.IN11
cin[6] => LessThan13.IN9
cin[6] => LessThan14.IN9
cin[6] => LessThan15.IN11
cin[6] => LessThan16.IN10
cin[6] => LessThan17.IN10
cin[6] => LessThan18.IN9
cin[6] => LessThan19.IN9
cin[6] => LessThan20.IN11
cin[6] => LessThan21.IN11
cin[6] => LessThan22.IN10
cin[6] => LessThan23.IN10
cin[6] => LessThan24.IN11
cin[6] => LessThan25.IN9
cin[6] => LessThan26.IN10
cin[6] => LessThan27.IN11
cin[6] => LessThan28.IN11
cin[6] => LessThan29.IN9
cin[6] => LessThan30.IN9
cin[6] => LessThan31.IN11
cin[6] => LessThan32.IN11
cin[6] => LessThan33.IN11
cin[6] => LessThan34.IN11
cin[6] => LessThan35.IN9
cin[6] => LessThan36.IN10
cin[6] => LessThan37.IN11
cin[6] => LessThan38.IN9
cin[6] => LessThan39.IN9
cin[6] => LessThan40.IN9
cin[6] => LessThan41.IN10
cin[6] => LessThan42.IN10
cin[6] => LessThan43.IN11
cin[6] => LessThan44.IN11
cin[6] => LessThan45.IN10
cin[6] => LessThan46.IN11
cin[6] => LessThan47.IN11
cin[6] => LessThan48.IN10
cin[6] => LessThan49.IN10
cin[6] => LessThan50.IN9
cin[6] => LessThan51.IN11
cin[6] => LessThan52.IN11
cin[6] => LessThan53.IN11
cin[6] => LessThan54.IN11
cin[6] => LessThan55.IN11
cin[6] => LessThan56.IN11
cin[6] => LessThan57.IN10
cin[6] => LessThan58.IN10
cin[6] => LessThan59.IN9
cin[6] => LessThan60.IN10
cin[6] => LessThan61.IN10
cin[6] => LessThan62.IN10
cin[6] => LessThan63.IN11
cin[6] => LessThan64.IN9
cin[6] => LessThan65.IN11
cin[6] => LessThan66.IN9
cin[6] => LessThan67.IN11
cin[6] => LessThan68.IN9
cin[6] => LessThan69.IN10
cin[6] => LessThan70.IN11
cin[6] => LessThan71.IN9
cin[6] => LessThan72.IN11
cin[6] => LessThan73.IN9
cin[6] => LessThan74.IN11
cin[6] => LessThan75.IN11
cin[6] => LessThan76.IN11
cin[6] => LessThan77.IN9
cin[6] => LessThan78.IN9
cin[6] => LessThan79.IN10
cin[6] => LessThan80.IN10
cin[6] => LessThan81.IN9
cin[6] => LessThan82.IN9
cin[6] => LessThan83.IN10
cin[6] => LessThan84.IN9
cin[6] => LessThan85.IN11
cin[6] => LessThan86.IN11
cin[6] => LessThan87.IN9
cin[6] => LessThan88.IN11
cin[6] => LessThan89.IN9
cin[6] => LessThan90.IN11
cin[6] => LessThan91.IN10
cin[6] => LessThan92.IN10
cin[6] => LessThan93.IN9
cin[6] => LessThan94.IN9
cin[6] => LessThan95.IN11
cin[6] => LessThan96.IN10
cin[6] => LessThan97.IN10
cin[6] => LessThan98.IN9
cin[7] => LessThan0.IN10
cin[7] => LessThan1.IN8
cin[7] => LessThan2.IN8
cin[7] => LessThan3.IN8
cin[7] => LessThan4.IN10
cin[7] => LessThan5.IN9
cin[7] => LessThan6.IN9
cin[7] => LessThan7.IN10
cin[7] => LessThan8.IN9
cin[7] => LessThan9.IN10
cin[7] => LessThan10.IN9
cin[7] => LessThan11.IN8
cin[7] => LessThan12.IN10
cin[7] => LessThan13.IN8
cin[7] => LessThan14.IN8
cin[7] => LessThan15.IN10
cin[7] => LessThan16.IN9
cin[7] => LessThan17.IN9
cin[7] => LessThan18.IN8
cin[7] => LessThan19.IN8
cin[7] => LessThan20.IN10
cin[7] => LessThan21.IN10
cin[7] => LessThan22.IN9
cin[7] => LessThan23.IN9
cin[7] => LessThan24.IN10
cin[7] => LessThan25.IN8
cin[7] => LessThan26.IN9
cin[7] => LessThan27.IN10
cin[7] => LessThan28.IN10
cin[7] => LessThan29.IN8
cin[7] => LessThan30.IN8
cin[7] => LessThan31.IN10
cin[7] => LessThan32.IN10
cin[7] => LessThan33.IN10
cin[7] => LessThan34.IN10
cin[7] => LessThan35.IN8
cin[7] => LessThan36.IN9
cin[7] => LessThan37.IN10
cin[7] => LessThan38.IN8
cin[7] => LessThan39.IN8
cin[7] => LessThan40.IN8
cin[7] => LessThan41.IN9
cin[7] => LessThan42.IN9
cin[7] => LessThan43.IN10
cin[7] => LessThan44.IN10
cin[7] => LessThan45.IN9
cin[7] => LessThan46.IN10
cin[7] => LessThan47.IN10
cin[7] => LessThan48.IN9
cin[7] => LessThan49.IN9
cin[7] => LessThan50.IN8
cin[7] => LessThan51.IN10
cin[7] => LessThan52.IN10
cin[7] => LessThan53.IN10
cin[7] => LessThan54.IN10
cin[7] => LessThan55.IN10
cin[7] => LessThan56.IN10
cin[7] => LessThan57.IN9
cin[7] => LessThan58.IN9
cin[7] => LessThan59.IN8
cin[7] => LessThan60.IN9
cin[7] => LessThan61.IN9
cin[7] => LessThan62.IN9
cin[7] => LessThan63.IN10
cin[7] => LessThan64.IN8
cin[7] => LessThan65.IN10
cin[7] => LessThan66.IN8
cin[7] => LessThan67.IN10
cin[7] => LessThan68.IN8
cin[7] => LessThan69.IN9
cin[7] => LessThan70.IN10
cin[7] => LessThan71.IN8
cin[7] => LessThan72.IN10
cin[7] => LessThan73.IN8
cin[7] => LessThan74.IN10
cin[7] => LessThan75.IN10
cin[7] => LessThan76.IN10
cin[7] => LessThan77.IN8
cin[7] => LessThan78.IN8
cin[7] => LessThan79.IN9
cin[7] => LessThan80.IN9
cin[7] => LessThan81.IN8
cin[7] => LessThan82.IN8
cin[7] => LessThan83.IN9
cin[7] => LessThan84.IN8
cin[7] => LessThan85.IN10
cin[7] => LessThan86.IN10
cin[7] => LessThan87.IN8
cin[7] => LessThan88.IN10
cin[7] => LessThan89.IN8
cin[7] => LessThan90.IN10
cin[7] => LessThan91.IN9
cin[7] => LessThan92.IN9
cin[7] => LessThan93.IN8
cin[7] => LessThan94.IN8
cin[7] => LessThan95.IN10
cin[7] => LessThan96.IN9
cin[7] => LessThan97.IN9
cin[7] => LessThan98.IN8
cin[8] => LessThan0.IN9
cin[8] => LessThan4.IN9
cin[8] => LessThan5.IN8
cin[8] => LessThan6.IN8
cin[8] => LessThan7.IN9
cin[8] => LessThan8.IN8
cin[8] => LessThan9.IN9
cin[8] => LessThan10.IN8
cin[8] => LessThan12.IN9
cin[8] => LessThan15.IN9
cin[8] => LessThan16.IN8
cin[8] => LessThan17.IN8
cin[8] => LessThan20.IN9
cin[8] => LessThan21.IN9
cin[8] => LessThan22.IN8
cin[8] => LessThan23.IN8
cin[8] => LessThan24.IN9
cin[8] => LessThan26.IN8
cin[8] => LessThan27.IN9
cin[8] => LessThan28.IN9
cin[8] => LessThan31.IN9
cin[8] => LessThan32.IN9
cin[8] => LessThan33.IN9
cin[8] => LessThan34.IN9
cin[8] => LessThan36.IN8
cin[8] => LessThan37.IN9
cin[8] => LessThan41.IN8
cin[8] => LessThan42.IN8
cin[8] => LessThan43.IN9
cin[8] => LessThan44.IN9
cin[8] => LessThan45.IN8
cin[8] => LessThan46.IN9
cin[8] => LessThan47.IN9
cin[8] => LessThan48.IN8
cin[8] => LessThan49.IN8
cin[8] => LessThan51.IN9
cin[8] => LessThan52.IN9
cin[8] => LessThan53.IN9
cin[8] => LessThan54.IN9
cin[8] => LessThan55.IN9
cin[8] => LessThan56.IN9
cin[8] => LessThan57.IN8
cin[8] => LessThan58.IN8
cin[8] => LessThan60.IN8
cin[8] => LessThan61.IN8
cin[8] => LessThan62.IN8
cin[8] => LessThan63.IN9
cin[8] => LessThan65.IN9
cin[8] => LessThan67.IN9
cin[8] => LessThan69.IN8
cin[8] => LessThan70.IN9
cin[8] => LessThan72.IN9
cin[8] => LessThan74.IN9
cin[8] => LessThan75.IN9
cin[8] => LessThan76.IN9
cin[8] => LessThan79.IN8
cin[8] => LessThan80.IN8
cin[8] => LessThan83.IN8
cin[8] => LessThan85.IN9
cin[8] => LessThan86.IN9
cin[8] => LessThan88.IN9
cin[8] => LessThan90.IN9
cin[8] => LessThan91.IN8
cin[8] => LessThan92.IN8
cin[8] => LessThan95.IN9
cin[8] => LessThan96.IN8
cin[8] => LessThan97.IN8
cin[8] => Equal2.IN1
cin[9] => LessThan0.IN8
cin[9] => LessThan4.IN8
cin[9] => LessThan5.IN7
cin[9] => LessThan6.IN7
cin[9] => LessThan7.IN8
cin[9] => LessThan8.IN7
cin[9] => LessThan9.IN8
cin[9] => LessThan10.IN7
cin[9] => LessThan12.IN8
cin[9] => LessThan15.IN8
cin[9] => LessThan16.IN7
cin[9] => LessThan17.IN7
cin[9] => LessThan20.IN8
cin[9] => LessThan21.IN8
cin[9] => LessThan22.IN7
cin[9] => LessThan23.IN7
cin[9] => LessThan24.IN8
cin[9] => LessThan26.IN7
cin[9] => LessThan27.IN8
cin[9] => LessThan28.IN8
cin[9] => LessThan31.IN8
cin[9] => LessThan32.IN8
cin[9] => LessThan33.IN8
cin[9] => LessThan34.IN8
cin[9] => LessThan36.IN7
cin[9] => LessThan37.IN8
cin[9] => LessThan41.IN7
cin[9] => LessThan42.IN7
cin[9] => LessThan43.IN8
cin[9] => LessThan44.IN8
cin[9] => LessThan45.IN7
cin[9] => LessThan46.IN8
cin[9] => LessThan47.IN8
cin[9] => LessThan48.IN7
cin[9] => LessThan49.IN7
cin[9] => LessThan51.IN8
cin[9] => LessThan52.IN8
cin[9] => LessThan53.IN8
cin[9] => LessThan54.IN8
cin[9] => LessThan55.IN8
cin[9] => LessThan56.IN8
cin[9] => LessThan57.IN7
cin[9] => LessThan58.IN7
cin[9] => LessThan60.IN7
cin[9] => LessThan61.IN7
cin[9] => LessThan62.IN7
cin[9] => LessThan63.IN8
cin[9] => LessThan65.IN8
cin[9] => LessThan67.IN8
cin[9] => LessThan69.IN7
cin[9] => LessThan70.IN8
cin[9] => LessThan72.IN8
cin[9] => LessThan74.IN8
cin[9] => LessThan75.IN8
cin[9] => LessThan76.IN8
cin[9] => LessThan79.IN7
cin[9] => LessThan80.IN7
cin[9] => LessThan83.IN7
cin[9] => LessThan85.IN8
cin[9] => LessThan86.IN8
cin[9] => LessThan88.IN8
cin[9] => LessThan90.IN8
cin[9] => LessThan91.IN7
cin[9] => LessThan92.IN7
cin[9] => LessThan95.IN8
cin[9] => LessThan96.IN7
cin[9] => LessThan97.IN7
cin[9] => Equal2.IN0
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[0] <= mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[1] <= mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[2] <= mask[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[3] <= mask[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unmapped <= unmapped~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtcps1_tilemap:u_tilemap|jtcps1_gfx_mappers:u_mapper3
clk => set_used.CLK
clk => bank_b[0].CLK
clk => bank_b[1].CLK
clk => bank_b[2].CLK
clk => bank_b[3].CLK
clk => bank_a[0].CLK
clk => bank_a[1].CLK
clk => bank_a[2].CLK
clk => bank_a[3].CLK
clk => mask[0]~reg0.CLK
clk => mask[1]~reg0.CLK
clk => mask[2]~reg0.CLK
clk => mask[3]~reg0.CLK
clk => offset[0]~reg0.CLK
clk => offset[1]~reg0.CLK
clk => offset[2]~reg0.CLK
clk => offset[3]~reg0.CLK
clk => unmapped~reg0.CLK
rst => set_used.ACLR
rst => bank_b[0].ACLR
rst => bank_b[1].ACLR
rst => bank_b[2].ACLR
rst => bank_b[3].ACLR
rst => bank_a[0].ACLR
rst => bank_a[1].ACLR
rst => bank_a[2].ACLR
rst => bank_a[3].ACLR
rst => mask[0]~reg0.ACLR
rst => mask[1]~reg0.ACLR
rst => mask[2]~reg0.ACLR
rst => mask[3]~reg0.ACLR
rst => offset[0]~reg0.ACLR
rst => offset[1]~reg0.ACLR
rst => offset[2]~reg0.ACLR
rst => offset[3]~reg0.ACLR
rst => unmapped~reg0.PRESET
game[0] => Mux8.IN48
game[0] => Mux9.IN48
game[0] => Mux10.IN48
game[0] => Mux11.IN48
game[0] => Mux12.IN47
game[0] => Mux13.IN47
game[0] => Mux14.IN47
game[0] => Mux15.IN47
game[0] => Decoder0.IN5
game[1] => Mux8.IN47
game[1] => Mux9.IN47
game[1] => Mux10.IN47
game[1] => Mux11.IN47
game[1] => Mux12.IN46
game[1] => Mux13.IN46
game[1] => Mux14.IN46
game[1] => Mux15.IN46
game[1] => Decoder0.IN4
game[2] => Mux8.IN46
game[2] => Mux9.IN46
game[2] => Mux10.IN46
game[2] => Mux11.IN46
game[2] => Mux12.IN45
game[2] => Mux13.IN45
game[2] => Mux14.IN45
game[2] => Mux15.IN45
game[2] => Decoder0.IN3
game[3] => Mux8.IN45
game[3] => Mux9.IN45
game[3] => Mux10.IN45
game[3] => Mux11.IN45
game[3] => Mux12.IN44
game[3] => Mux13.IN44
game[3] => Mux14.IN44
game[3] => Mux15.IN44
game[3] => Decoder0.IN2
game[4] => Mux8.IN44
game[4] => Mux9.IN44
game[4] => Mux10.IN44
game[4] => Mux11.IN44
game[4] => Mux12.IN43
game[4] => Mux13.IN43
game[4] => Mux14.IN43
game[4] => Mux15.IN43
game[4] => Decoder0.IN1
game[5] => Mux8.IN43
game[5] => Mux9.IN43
game[5] => Mux10.IN43
game[5] => Mux11.IN43
game[5] => Mux12.IN42
game[5] => Mux13.IN42
game[5] => Mux14.IN42
game[5] => Mux15.IN42
game[5] => Decoder0.IN0
bank_offset[0] => Mux3.IN15
bank_offset[1] => Mux2.IN15
bank_offset[2] => Mux1.IN15
bank_offset[3] => Mux0.IN15
bank_offset[4] => Mux3.IN14
bank_offset[5] => Mux2.IN14
bank_offset[6] => Mux1.IN14
bank_offset[7] => Mux0.IN14
bank_offset[8] => Mux3.IN13
bank_offset[9] => Mux2.IN13
bank_offset[10] => Mux1.IN13
bank_offset[11] => Mux0.IN13
bank_offset[12] => Mux3.IN12
bank_offset[13] => Mux2.IN12
bank_offset[14] => Mux1.IN12
bank_offset[15] => Mux0.IN12
bank_mask[0] => Mux7.IN15
bank_mask[1] => Mux6.IN15
bank_mask[2] => Mux5.IN15
bank_mask[3] => Mux4.IN15
bank_mask[4] => Mux7.IN14
bank_mask[5] => Mux6.IN14
bank_mask[6] => Mux5.IN14
bank_mask[7] => Mux4.IN14
bank_mask[8] => Mux7.IN13
bank_mask[9] => Mux6.IN13
bank_mask[10] => Mux5.IN13
bank_mask[11] => Mux4.IN13
bank_mask[12] => Mux7.IN12
bank_mask[13] => Mux6.IN12
bank_mask[14] => Mux5.IN12
bank_mask[15] => Mux4.IN12
layer[0] => Equal1.IN1
layer[0] => Equal3.IN2
layer[0] => Equal4.IN2
layer[0] => Equal5.IN0
layer[1] => Equal1.IN0
layer[1] => Equal3.IN0
layer[1] => Equal4.IN1
layer[1] => Equal5.IN2
layer[2] => Equal1.IN2
layer[2] => Equal3.IN1
layer[2] => Equal4.IN0
layer[2] => Equal5.IN1
cin[0] => ~NO_FANOUT~
cin[1] => LessThan1.IN14
cin[1] => LessThan2.IN14
cin[1] => LessThan3.IN14
cin[1] => LessThan11.IN14
cin[1] => LessThan13.IN14
cin[1] => LessThan14.IN14
cin[1] => LessThan18.IN14
cin[1] => LessThan19.IN14
cin[1] => LessThan25.IN14
cin[1] => LessThan29.IN14
cin[1] => LessThan30.IN14
cin[1] => LessThan35.IN14
cin[1] => LessThan38.IN14
cin[1] => LessThan39.IN14
cin[1] => LessThan40.IN14
cin[1] => LessThan50.IN14
cin[1] => LessThan59.IN14
cin[1] => LessThan64.IN14
cin[1] => LessThan66.IN14
cin[1] => LessThan68.IN14
cin[1] => LessThan71.IN14
cin[1] => LessThan73.IN14
cin[1] => LessThan77.IN14
cin[1] => LessThan78.IN14
cin[1] => LessThan81.IN14
cin[1] => LessThan82.IN14
cin[1] => LessThan84.IN14
cin[1] => LessThan87.IN14
cin[1] => LessThan89.IN14
cin[1] => LessThan93.IN14
cin[1] => LessThan94.IN14
cin[1] => LessThan98.IN14
cin[2] => LessThan1.IN13
cin[2] => LessThan2.IN13
cin[2] => LessThan3.IN13
cin[2] => LessThan11.IN13
cin[2] => LessThan13.IN13
cin[2] => LessThan14.IN13
cin[2] => LessThan18.IN13
cin[2] => LessThan19.IN13
cin[2] => LessThan25.IN13
cin[2] => LessThan29.IN13
cin[2] => LessThan30.IN13
cin[2] => LessThan35.IN13
cin[2] => LessThan38.IN13
cin[2] => LessThan39.IN13
cin[2] => LessThan40.IN13
cin[2] => LessThan50.IN13
cin[2] => LessThan59.IN13
cin[2] => LessThan64.IN13
cin[2] => LessThan66.IN13
cin[2] => LessThan68.IN13
cin[2] => LessThan71.IN13
cin[2] => LessThan73.IN13
cin[2] => LessThan77.IN13
cin[2] => LessThan78.IN13
cin[2] => LessThan81.IN13
cin[2] => LessThan82.IN13
cin[2] => LessThan84.IN13
cin[2] => LessThan87.IN13
cin[2] => LessThan89.IN13
cin[2] => LessThan93.IN13
cin[2] => LessThan94.IN13
cin[2] => LessThan98.IN13
cin[3] => LessThan0.IN14
cin[3] => LessThan1.IN12
cin[3] => LessThan2.IN12
cin[3] => LessThan3.IN12
cin[3] => LessThan4.IN14
cin[3] => LessThan7.IN14
cin[3] => LessThan9.IN14
cin[3] => LessThan11.IN12
cin[3] => LessThan12.IN14
cin[3] => LessThan13.IN12
cin[3] => LessThan14.IN12
cin[3] => LessThan15.IN14
cin[3] => LessThan18.IN12
cin[3] => LessThan19.IN12
cin[3] => LessThan20.IN14
cin[3] => LessThan21.IN14
cin[3] => LessThan24.IN14
cin[3] => LessThan25.IN12
cin[3] => LessThan27.IN14
cin[3] => LessThan28.IN14
cin[3] => LessThan29.IN12
cin[3] => LessThan30.IN12
cin[3] => LessThan31.IN14
cin[3] => LessThan32.IN14
cin[3] => LessThan33.IN14
cin[3] => LessThan34.IN14
cin[3] => LessThan35.IN12
cin[3] => LessThan37.IN14
cin[3] => LessThan38.IN12
cin[3] => LessThan39.IN12
cin[3] => LessThan40.IN12
cin[3] => LessThan43.IN14
cin[3] => LessThan44.IN14
cin[3] => LessThan46.IN14
cin[3] => LessThan47.IN14
cin[3] => LessThan50.IN12
cin[3] => LessThan51.IN14
cin[3] => LessThan52.IN14
cin[3] => LessThan53.IN14
cin[3] => LessThan54.IN14
cin[3] => LessThan55.IN14
cin[3] => LessThan56.IN14
cin[3] => LessThan59.IN12
cin[3] => LessThan63.IN14
cin[3] => LessThan64.IN12
cin[3] => LessThan65.IN14
cin[3] => LessThan66.IN12
cin[3] => LessThan67.IN14
cin[3] => LessThan68.IN12
cin[3] => LessThan70.IN14
cin[3] => LessThan71.IN12
cin[3] => LessThan72.IN14
cin[3] => LessThan73.IN12
cin[3] => LessThan74.IN14
cin[3] => LessThan75.IN14
cin[3] => LessThan76.IN14
cin[3] => LessThan77.IN12
cin[3] => LessThan78.IN12
cin[3] => LessThan81.IN12
cin[3] => LessThan82.IN12
cin[3] => LessThan84.IN12
cin[3] => LessThan85.IN14
cin[3] => LessThan86.IN14
cin[3] => LessThan87.IN12
cin[3] => LessThan88.IN14
cin[3] => LessThan89.IN12
cin[3] => LessThan90.IN14
cin[3] => LessThan93.IN12
cin[3] => LessThan94.IN12
cin[3] => LessThan95.IN14
cin[3] => LessThan98.IN12
cin[4] => LessThan0.IN13
cin[4] => LessThan1.IN11
cin[4] => LessThan2.IN11
cin[4] => LessThan3.IN11
cin[4] => LessThan4.IN13
cin[4] => LessThan5.IN12
cin[4] => LessThan6.IN12
cin[4] => LessThan7.IN13
cin[4] => LessThan8.IN12
cin[4] => LessThan9.IN13
cin[4] => LessThan10.IN12
cin[4] => LessThan11.IN11
cin[4] => LessThan12.IN13
cin[4] => LessThan13.IN11
cin[4] => LessThan14.IN11
cin[4] => LessThan15.IN13
cin[4] => LessThan16.IN12
cin[4] => LessThan17.IN12
cin[4] => LessThan18.IN11
cin[4] => LessThan19.IN11
cin[4] => LessThan20.IN13
cin[4] => LessThan21.IN13
cin[4] => LessThan22.IN12
cin[4] => LessThan23.IN12
cin[4] => LessThan24.IN13
cin[4] => LessThan25.IN11
cin[4] => LessThan26.IN12
cin[4] => LessThan27.IN13
cin[4] => LessThan28.IN13
cin[4] => LessThan29.IN11
cin[4] => LessThan30.IN11
cin[4] => LessThan31.IN13
cin[4] => LessThan32.IN13
cin[4] => LessThan33.IN13
cin[4] => LessThan34.IN13
cin[4] => LessThan35.IN11
cin[4] => LessThan36.IN12
cin[4] => LessThan37.IN13
cin[4] => LessThan38.IN11
cin[4] => LessThan39.IN11
cin[4] => LessThan40.IN11
cin[4] => LessThan41.IN12
cin[4] => LessThan42.IN12
cin[4] => LessThan43.IN13
cin[4] => LessThan44.IN13
cin[4] => LessThan45.IN12
cin[4] => LessThan46.IN13
cin[4] => LessThan47.IN13
cin[4] => LessThan48.IN12
cin[4] => LessThan49.IN12
cin[4] => LessThan50.IN11
cin[4] => LessThan51.IN13
cin[4] => LessThan52.IN13
cin[4] => LessThan53.IN13
cin[4] => LessThan54.IN13
cin[4] => LessThan55.IN13
cin[4] => LessThan56.IN13
cin[4] => LessThan57.IN12
cin[4] => LessThan58.IN12
cin[4] => LessThan59.IN11
cin[4] => LessThan60.IN12
cin[4] => LessThan61.IN12
cin[4] => LessThan62.IN12
cin[4] => LessThan63.IN13
cin[4] => LessThan64.IN11
cin[4] => LessThan65.IN13
cin[4] => LessThan66.IN11
cin[4] => LessThan67.IN13
cin[4] => LessThan68.IN11
cin[4] => LessThan69.IN12
cin[4] => LessThan70.IN13
cin[4] => LessThan71.IN11
cin[4] => LessThan72.IN13
cin[4] => LessThan73.IN11
cin[4] => LessThan74.IN13
cin[4] => LessThan75.IN13
cin[4] => LessThan76.IN13
cin[4] => LessThan77.IN11
cin[4] => LessThan78.IN11
cin[4] => LessThan79.IN12
cin[4] => LessThan80.IN12
cin[4] => LessThan81.IN11
cin[4] => LessThan82.IN11
cin[4] => LessThan83.IN12
cin[4] => LessThan84.IN11
cin[4] => LessThan85.IN13
cin[4] => LessThan86.IN13
cin[4] => LessThan87.IN11
cin[4] => LessThan88.IN13
cin[4] => LessThan89.IN11
cin[4] => LessThan90.IN13
cin[4] => LessThan91.IN12
cin[4] => LessThan92.IN12
cin[4] => LessThan93.IN11
cin[4] => LessThan94.IN11
cin[4] => LessThan95.IN13
cin[4] => LessThan96.IN12
cin[4] => LessThan97.IN12
cin[4] => LessThan98.IN11
cin[5] => LessThan0.IN12
cin[5] => LessThan1.IN10
cin[5] => LessThan2.IN10
cin[5] => LessThan3.IN10
cin[5] => LessThan4.IN12
cin[5] => LessThan5.IN11
cin[5] => LessThan6.IN11
cin[5] => LessThan7.IN12
cin[5] => LessThan8.IN11
cin[5] => LessThan9.IN12
cin[5] => LessThan10.IN11
cin[5] => LessThan11.IN10
cin[5] => LessThan12.IN12
cin[5] => LessThan13.IN10
cin[5] => LessThan14.IN10
cin[5] => LessThan15.IN12
cin[5] => LessThan16.IN11
cin[5] => LessThan17.IN11
cin[5] => LessThan18.IN10
cin[5] => LessThan19.IN10
cin[5] => LessThan20.IN12
cin[5] => LessThan21.IN12
cin[5] => LessThan22.IN11
cin[5] => LessThan23.IN11
cin[5] => LessThan24.IN12
cin[5] => LessThan25.IN10
cin[5] => LessThan26.IN11
cin[5] => LessThan27.IN12
cin[5] => LessThan28.IN12
cin[5] => LessThan29.IN10
cin[5] => LessThan30.IN10
cin[5] => LessThan31.IN12
cin[5] => LessThan32.IN12
cin[5] => LessThan33.IN12
cin[5] => LessThan34.IN12
cin[5] => LessThan35.IN10
cin[5] => LessThan36.IN11
cin[5] => LessThan37.IN12
cin[5] => LessThan38.IN10
cin[5] => LessThan39.IN10
cin[5] => LessThan40.IN10
cin[5] => LessThan41.IN11
cin[5] => LessThan42.IN11
cin[5] => LessThan43.IN12
cin[5] => LessThan44.IN12
cin[5] => LessThan45.IN11
cin[5] => LessThan46.IN12
cin[5] => LessThan47.IN12
cin[5] => LessThan48.IN11
cin[5] => LessThan49.IN11
cin[5] => LessThan50.IN10
cin[5] => LessThan51.IN12
cin[5] => LessThan52.IN12
cin[5] => LessThan53.IN12
cin[5] => LessThan54.IN12
cin[5] => LessThan55.IN12
cin[5] => LessThan56.IN12
cin[5] => LessThan57.IN11
cin[5] => LessThan58.IN11
cin[5] => LessThan59.IN10
cin[5] => LessThan60.IN11
cin[5] => LessThan61.IN11
cin[5] => LessThan62.IN11
cin[5] => LessThan63.IN12
cin[5] => LessThan64.IN10
cin[5] => LessThan65.IN12
cin[5] => LessThan66.IN10
cin[5] => LessThan67.IN12
cin[5] => LessThan68.IN10
cin[5] => LessThan69.IN11
cin[5] => LessThan70.IN12
cin[5] => LessThan71.IN10
cin[5] => LessThan72.IN12
cin[5] => LessThan73.IN10
cin[5] => LessThan74.IN12
cin[5] => LessThan75.IN12
cin[5] => LessThan76.IN12
cin[5] => LessThan77.IN10
cin[5] => LessThan78.IN10
cin[5] => LessThan79.IN11
cin[5] => LessThan80.IN11
cin[5] => LessThan81.IN10
cin[5] => LessThan82.IN10
cin[5] => LessThan83.IN11
cin[5] => LessThan84.IN10
cin[5] => LessThan85.IN12
cin[5] => LessThan86.IN12
cin[5] => LessThan87.IN10
cin[5] => LessThan88.IN12
cin[5] => LessThan89.IN10
cin[5] => LessThan90.IN12
cin[5] => LessThan91.IN11
cin[5] => LessThan92.IN11
cin[5] => LessThan93.IN10
cin[5] => LessThan94.IN10
cin[5] => LessThan95.IN12
cin[5] => LessThan96.IN11
cin[5] => LessThan97.IN11
cin[5] => LessThan98.IN10
cin[6] => LessThan0.IN11
cin[6] => LessThan1.IN9
cin[6] => LessThan2.IN9
cin[6] => LessThan3.IN9
cin[6] => LessThan4.IN11
cin[6] => LessThan5.IN10
cin[6] => LessThan6.IN10
cin[6] => LessThan7.IN11
cin[6] => LessThan8.IN10
cin[6] => LessThan9.IN11
cin[6] => LessThan10.IN10
cin[6] => LessThan11.IN9
cin[6] => LessThan12.IN11
cin[6] => LessThan13.IN9
cin[6] => LessThan14.IN9
cin[6] => LessThan15.IN11
cin[6] => LessThan16.IN10
cin[6] => LessThan17.IN10
cin[6] => LessThan18.IN9
cin[6] => LessThan19.IN9
cin[6] => LessThan20.IN11
cin[6] => LessThan21.IN11
cin[6] => LessThan22.IN10
cin[6] => LessThan23.IN10
cin[6] => LessThan24.IN11
cin[6] => LessThan25.IN9
cin[6] => LessThan26.IN10
cin[6] => LessThan27.IN11
cin[6] => LessThan28.IN11
cin[6] => LessThan29.IN9
cin[6] => LessThan30.IN9
cin[6] => LessThan31.IN11
cin[6] => LessThan32.IN11
cin[6] => LessThan33.IN11
cin[6] => LessThan34.IN11
cin[6] => LessThan35.IN9
cin[6] => LessThan36.IN10
cin[6] => LessThan37.IN11
cin[6] => LessThan38.IN9
cin[6] => LessThan39.IN9
cin[6] => LessThan40.IN9
cin[6] => LessThan41.IN10
cin[6] => LessThan42.IN10
cin[6] => LessThan43.IN11
cin[6] => LessThan44.IN11
cin[6] => LessThan45.IN10
cin[6] => LessThan46.IN11
cin[6] => LessThan47.IN11
cin[6] => LessThan48.IN10
cin[6] => LessThan49.IN10
cin[6] => LessThan50.IN9
cin[6] => LessThan51.IN11
cin[6] => LessThan52.IN11
cin[6] => LessThan53.IN11
cin[6] => LessThan54.IN11
cin[6] => LessThan55.IN11
cin[6] => LessThan56.IN11
cin[6] => LessThan57.IN10
cin[6] => LessThan58.IN10
cin[6] => LessThan59.IN9
cin[6] => LessThan60.IN10
cin[6] => LessThan61.IN10
cin[6] => LessThan62.IN10
cin[6] => LessThan63.IN11
cin[6] => LessThan64.IN9
cin[6] => LessThan65.IN11
cin[6] => LessThan66.IN9
cin[6] => LessThan67.IN11
cin[6] => LessThan68.IN9
cin[6] => LessThan69.IN10
cin[6] => LessThan70.IN11
cin[6] => LessThan71.IN9
cin[6] => LessThan72.IN11
cin[6] => LessThan73.IN9
cin[6] => LessThan74.IN11
cin[6] => LessThan75.IN11
cin[6] => LessThan76.IN11
cin[6] => LessThan77.IN9
cin[6] => LessThan78.IN9
cin[6] => LessThan79.IN10
cin[6] => LessThan80.IN10
cin[6] => LessThan81.IN9
cin[6] => LessThan82.IN9
cin[6] => LessThan83.IN10
cin[6] => LessThan84.IN9
cin[6] => LessThan85.IN11
cin[6] => LessThan86.IN11
cin[6] => LessThan87.IN9
cin[6] => LessThan88.IN11
cin[6] => LessThan89.IN9
cin[6] => LessThan90.IN11
cin[6] => LessThan91.IN10
cin[6] => LessThan92.IN10
cin[6] => LessThan93.IN9
cin[6] => LessThan94.IN9
cin[6] => LessThan95.IN11
cin[6] => LessThan96.IN10
cin[6] => LessThan97.IN10
cin[6] => LessThan98.IN9
cin[7] => LessThan0.IN10
cin[7] => LessThan1.IN8
cin[7] => LessThan2.IN8
cin[7] => LessThan3.IN8
cin[7] => LessThan4.IN10
cin[7] => LessThan5.IN9
cin[7] => LessThan6.IN9
cin[7] => LessThan7.IN10
cin[7] => LessThan8.IN9
cin[7] => LessThan9.IN10
cin[7] => LessThan10.IN9
cin[7] => LessThan11.IN8
cin[7] => LessThan12.IN10
cin[7] => LessThan13.IN8
cin[7] => LessThan14.IN8
cin[7] => LessThan15.IN10
cin[7] => LessThan16.IN9
cin[7] => LessThan17.IN9
cin[7] => LessThan18.IN8
cin[7] => LessThan19.IN8
cin[7] => LessThan20.IN10
cin[7] => LessThan21.IN10
cin[7] => LessThan22.IN9
cin[7] => LessThan23.IN9
cin[7] => LessThan24.IN10
cin[7] => LessThan25.IN8
cin[7] => LessThan26.IN9
cin[7] => LessThan27.IN10
cin[7] => LessThan28.IN10
cin[7] => LessThan29.IN8
cin[7] => LessThan30.IN8
cin[7] => LessThan31.IN10
cin[7] => LessThan32.IN10
cin[7] => LessThan33.IN10
cin[7] => LessThan34.IN10
cin[7] => LessThan35.IN8
cin[7] => LessThan36.IN9
cin[7] => LessThan37.IN10
cin[7] => LessThan38.IN8
cin[7] => LessThan39.IN8
cin[7] => LessThan40.IN8
cin[7] => LessThan41.IN9
cin[7] => LessThan42.IN9
cin[7] => LessThan43.IN10
cin[7] => LessThan44.IN10
cin[7] => LessThan45.IN9
cin[7] => LessThan46.IN10
cin[7] => LessThan47.IN10
cin[7] => LessThan48.IN9
cin[7] => LessThan49.IN9
cin[7] => LessThan50.IN8
cin[7] => LessThan51.IN10
cin[7] => LessThan52.IN10
cin[7] => LessThan53.IN10
cin[7] => LessThan54.IN10
cin[7] => LessThan55.IN10
cin[7] => LessThan56.IN10
cin[7] => LessThan57.IN9
cin[7] => LessThan58.IN9
cin[7] => LessThan59.IN8
cin[7] => LessThan60.IN9
cin[7] => LessThan61.IN9
cin[7] => LessThan62.IN9
cin[7] => LessThan63.IN10
cin[7] => LessThan64.IN8
cin[7] => LessThan65.IN10
cin[7] => LessThan66.IN8
cin[7] => LessThan67.IN10
cin[7] => LessThan68.IN8
cin[7] => LessThan69.IN9
cin[7] => LessThan70.IN10
cin[7] => LessThan71.IN8
cin[7] => LessThan72.IN10
cin[7] => LessThan73.IN8
cin[7] => LessThan74.IN10
cin[7] => LessThan75.IN10
cin[7] => LessThan76.IN10
cin[7] => LessThan77.IN8
cin[7] => LessThan78.IN8
cin[7] => LessThan79.IN9
cin[7] => LessThan80.IN9
cin[7] => LessThan81.IN8
cin[7] => LessThan82.IN8
cin[7] => LessThan83.IN9
cin[7] => LessThan84.IN8
cin[7] => LessThan85.IN10
cin[7] => LessThan86.IN10
cin[7] => LessThan87.IN8
cin[7] => LessThan88.IN10
cin[7] => LessThan89.IN8
cin[7] => LessThan90.IN10
cin[7] => LessThan91.IN9
cin[7] => LessThan92.IN9
cin[7] => LessThan93.IN8
cin[7] => LessThan94.IN8
cin[7] => LessThan95.IN10
cin[7] => LessThan96.IN9
cin[7] => LessThan97.IN9
cin[7] => LessThan98.IN8
cin[8] => LessThan0.IN9
cin[8] => LessThan4.IN9
cin[8] => LessThan5.IN8
cin[8] => LessThan6.IN8
cin[8] => LessThan7.IN9
cin[8] => LessThan8.IN8
cin[8] => LessThan9.IN9
cin[8] => LessThan10.IN8
cin[8] => LessThan12.IN9
cin[8] => LessThan15.IN9
cin[8] => LessThan16.IN8
cin[8] => LessThan17.IN8
cin[8] => LessThan20.IN9
cin[8] => LessThan21.IN9
cin[8] => LessThan22.IN8
cin[8] => LessThan23.IN8
cin[8] => LessThan24.IN9
cin[8] => LessThan26.IN8
cin[8] => LessThan27.IN9
cin[8] => LessThan28.IN9
cin[8] => LessThan31.IN9
cin[8] => LessThan32.IN9
cin[8] => LessThan33.IN9
cin[8] => LessThan34.IN9
cin[8] => LessThan36.IN8
cin[8] => LessThan37.IN9
cin[8] => LessThan41.IN8
cin[8] => LessThan42.IN8
cin[8] => LessThan43.IN9
cin[8] => LessThan44.IN9
cin[8] => LessThan45.IN8
cin[8] => LessThan46.IN9
cin[8] => LessThan47.IN9
cin[8] => LessThan48.IN8
cin[8] => LessThan49.IN8
cin[8] => LessThan51.IN9
cin[8] => LessThan52.IN9
cin[8] => LessThan53.IN9
cin[8] => LessThan54.IN9
cin[8] => LessThan55.IN9
cin[8] => LessThan56.IN9
cin[8] => LessThan57.IN8
cin[8] => LessThan58.IN8
cin[8] => LessThan60.IN8
cin[8] => LessThan61.IN8
cin[8] => LessThan62.IN8
cin[8] => LessThan63.IN9
cin[8] => LessThan65.IN9
cin[8] => LessThan67.IN9
cin[8] => LessThan69.IN8
cin[8] => LessThan70.IN9
cin[8] => LessThan72.IN9
cin[8] => LessThan74.IN9
cin[8] => LessThan75.IN9
cin[8] => LessThan76.IN9
cin[8] => LessThan79.IN8
cin[8] => LessThan80.IN8
cin[8] => LessThan83.IN8
cin[8] => LessThan85.IN9
cin[8] => LessThan86.IN9
cin[8] => LessThan88.IN9
cin[8] => LessThan90.IN9
cin[8] => LessThan91.IN8
cin[8] => LessThan92.IN8
cin[8] => LessThan95.IN9
cin[8] => LessThan96.IN8
cin[8] => LessThan97.IN8
cin[8] => Equal2.IN1
cin[9] => LessThan0.IN8
cin[9] => LessThan4.IN8
cin[9] => LessThan5.IN7
cin[9] => LessThan6.IN7
cin[9] => LessThan7.IN8
cin[9] => LessThan8.IN7
cin[9] => LessThan9.IN8
cin[9] => LessThan10.IN7
cin[9] => LessThan12.IN8
cin[9] => LessThan15.IN8
cin[9] => LessThan16.IN7
cin[9] => LessThan17.IN7
cin[9] => LessThan20.IN8
cin[9] => LessThan21.IN8
cin[9] => LessThan22.IN7
cin[9] => LessThan23.IN7
cin[9] => LessThan24.IN8
cin[9] => LessThan26.IN7
cin[9] => LessThan27.IN8
cin[9] => LessThan28.IN8
cin[9] => LessThan31.IN8
cin[9] => LessThan32.IN8
cin[9] => LessThan33.IN8
cin[9] => LessThan34.IN8
cin[9] => LessThan36.IN7
cin[9] => LessThan37.IN8
cin[9] => LessThan41.IN7
cin[9] => LessThan42.IN7
cin[9] => LessThan43.IN8
cin[9] => LessThan44.IN8
cin[9] => LessThan45.IN7
cin[9] => LessThan46.IN8
cin[9] => LessThan47.IN8
cin[9] => LessThan48.IN7
cin[9] => LessThan49.IN7
cin[9] => LessThan51.IN8
cin[9] => LessThan52.IN8
cin[9] => LessThan53.IN8
cin[9] => LessThan54.IN8
cin[9] => LessThan55.IN8
cin[9] => LessThan56.IN8
cin[9] => LessThan57.IN7
cin[9] => LessThan58.IN7
cin[9] => LessThan60.IN7
cin[9] => LessThan61.IN7
cin[9] => LessThan62.IN7
cin[9] => LessThan63.IN8
cin[9] => LessThan65.IN8
cin[9] => LessThan67.IN8
cin[9] => LessThan69.IN7
cin[9] => LessThan70.IN8
cin[9] => LessThan72.IN8
cin[9] => LessThan74.IN8
cin[9] => LessThan75.IN8
cin[9] => LessThan76.IN8
cin[9] => LessThan79.IN7
cin[9] => LessThan80.IN7
cin[9] => LessThan83.IN7
cin[9] => LessThan85.IN8
cin[9] => LessThan86.IN8
cin[9] => LessThan88.IN8
cin[9] => LessThan90.IN8
cin[9] => LessThan91.IN7
cin[9] => LessThan92.IN7
cin[9] => LessThan95.IN8
cin[9] => LessThan96.IN7
cin[9] => LessThan97.IN7
cin[9] => Equal2.IN0
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[0] <= mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[1] <= mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[2] <= mask[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[3] <= mask[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unmapped <= unmapped~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtcps1_stars:u_stars
rst => ~NO_FANOUT~
clk => clk.IN2
pxl_cen => pxl_cen.IN2
VB => comb.IN0
HB => comb.IN1
vdump[0] => vdump[0].IN2
vdump[1] => vdump[1].IN2
vdump[2] => vdump[2].IN2
vdump[3] => vdump[3].IN2
vdump[4] => vdump[4].IN2
vdump[5] => vdump[5].IN2
vdump[6] => vdump[6].IN2
vdump[7] => vdump[7].IN2
vdump[8] => vdump[8].IN2
hpos0[0] => hpos0[0].IN1
hpos0[1] => hpos0[1].IN1
hpos0[2] => hpos0[2].IN1
hpos0[3] => hpos0[3].IN1
hpos0[4] => hpos0[4].IN1
hpos0[5] => hpos0[5].IN1
hpos0[6] => hpos0[6].IN1
hpos0[7] => hpos0[7].IN1
hpos0[8] => hpos0[8].IN1
hpos0[9] => ~NO_FANOUT~
hpos0[10] => ~NO_FANOUT~
hpos0[11] => ~NO_FANOUT~
hpos0[12] => ~NO_FANOUT~
hpos0[13] => ~NO_FANOUT~
hpos0[14] => ~NO_FANOUT~
hpos0[15] => ~NO_FANOUT~
vpos0[0] => vpos0[0].IN1
vpos0[1] => vpos0[1].IN1
vpos0[2] => vpos0[2].IN1
vpos0[3] => vpos0[3].IN1
vpos0[4] => vpos0[4].IN1
vpos0[5] => vpos0[5].IN1
vpos0[6] => vpos0[6].IN1
vpos0[7] => vpos0[7].IN1
vpos0[8] => vpos0[8].IN1
vpos0[9] => ~NO_FANOUT~
vpos0[10] => ~NO_FANOUT~
vpos0[11] => ~NO_FANOUT~
vpos0[12] => ~NO_FANOUT~
vpos0[13] => ~NO_FANOUT~
vpos0[14] => ~NO_FANOUT~
vpos0[15] => ~NO_FANOUT~
hpos1[0] => hpos1[0].IN1
hpos1[1] => hpos1[1].IN1
hpos1[2] => hpos1[2].IN1
hpos1[3] => hpos1[3].IN1
hpos1[4] => hpos1[4].IN1
hpos1[5] => hpos1[5].IN1
hpos1[6] => hpos1[6].IN1
hpos1[7] => hpos1[7].IN1
hpos1[8] => hpos1[8].IN1
hpos1[9] => ~NO_FANOUT~
hpos1[10] => ~NO_FANOUT~
hpos1[11] => ~NO_FANOUT~
hpos1[12] => ~NO_FANOUT~
hpos1[13] => ~NO_FANOUT~
hpos1[14] => ~NO_FANOUT~
hpos1[15] => ~NO_FANOUT~
vpos1[0] => vpos1[0].IN1
vpos1[1] => vpos1[1].IN1
vpos1[2] => vpos1[2].IN1
vpos1[3] => vpos1[3].IN1
vpos1[4] => vpos1[4].IN1
vpos1[5] => vpos1[5].IN1
vpos1[6] => vpos1[6].IN1
vpos1[7] => vpos1[7].IN1
vpos1[8] => vpos1[8].IN1
vpos1[9] => ~NO_FANOUT~
vpos1[10] => ~NO_FANOUT~
vpos1[11] => ~NO_FANOUT~
vpos1[12] => ~NO_FANOUT~
vpos1[13] => ~NO_FANOUT~
vpos1[14] => ~NO_FANOUT~
vpos1[15] => ~NO_FANOUT~
star0[0] <= star0.DB_MAX_OUTPUT_PORT_TYPE
star0[1] <= star0.DB_MAX_OUTPUT_PORT_TYPE
star0[2] <= star0.DB_MAX_OUTPUT_PORT_TYPE
star0[3] <= star0.DB_MAX_OUTPUT_PORT_TYPE
star0[4] <= jtcps1_lfsr:u_lfsr0.poly
star0[5] <= jtcps1_lfsr:u_lfsr0.poly
star0[6] <= jtcps1_lfsr:u_lfsr0.poly
star0[7] <= <GND>
star0[8] <= <GND>
star1[0] <= star1.DB_MAX_OUTPUT_PORT_TYPE
star1[1] <= star1.DB_MAX_OUTPUT_PORT_TYPE
star1[2] <= star1.DB_MAX_OUTPUT_PORT_TYPE
star1[3] <= star1.DB_MAX_OUTPUT_PORT_TYPE
star1[4] <= jtcps1_lfsr:u_lfsr1.poly
star1[5] <= jtcps1_lfsr:u_lfsr1.poly
star1[6] <= jtcps1_lfsr:u_lfsr1.poly
star1[7] <= <GND>
star1[8] <= <GND>


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtcps1_stars:u_stars|jtcps1_lfsr:u_lfsr0
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => poly[0]~reg0.CLK
clk => poly[1]~reg0.CLK
clk => poly[2]~reg0.CLK
clk => poly[3]~reg0.CLK
clk => poly[4]~reg0.CLK
clk => poly[5]~reg0.CLK
clk => poly[6]~reg0.CLK
clk => poly[7]~reg0.CLK
clk => poly[8]~reg0.CLK
clk => poly[9]~reg0.CLK
clk => poly[10]~reg0.CLK
clk => poly[11]~reg0.CLK
clk => poly[12]~reg0.CLK
clk => poly[13]~reg0.CLK
clk => poly[14]~reg0.CLK
clk => poly[15]~reg0.CLK
clk => poly[16]~reg0.CLK
clk => poly[17]~reg0.CLK
clk => poly[18]~reg0.CLK
clk => poly[19]~reg0.CLK
clk => poly[20]~reg0.CLK
clk => poly[21]~reg0.CLK
clk => poly[22]~reg0.CLK
clk => last_load.CLK
pxl_cen => always0.IN0
load => always0.IN1
load => always0.IN1
load => last_load.DATAIN
load => always0.IN1
hpos[0] => cnt.DATAB
hpos[1] => cnt.DATAB
hpos[2] => cnt.DATAB
hpos[3] => cnt.DATAB
hpos[4] => cnt.DATAB
hpos[5] => cnt.DATAB
hpos[6] => cnt.DATAB
hpos[7] => cnt.DATAB
hpos[8] => cnt.DATAB
vpos[0] => Add0.IN9
vpos[1] => Add0.IN8
vpos[2] => Add0.IN7
vpos[3] => Add0.IN6
vpos[4] => Add0.IN5
vpos[5] => Add0.IN4
vpos[6] => Add0.IN3
vpos[7] => Add0.IN2
vpos[8] => Add0.IN1
vdump[0] => Add0.IN18
vdump[1] => Add0.IN17
vdump[2] => Add0.IN16
vdump[3] => Add0.IN15
vdump[4] => Add0.IN14
vdump[5] => Add0.IN13
vdump[6] => Add0.IN12
vdump[7] => Add0.IN11
vdump[8] => Add0.IN10
poly[0] <= poly[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[1] <= poly[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[2] <= poly[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[3] <= poly[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[4] <= poly[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[5] <= poly[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[6] <= poly[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[7] <= poly[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[8] <= poly[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[9] <= poly[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[10] <= poly[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[11] <= poly[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[12] <= poly[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[13] <= poly[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[14] <= poly[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[15] <= poly[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[16] <= poly[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[17] <= poly[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[18] <= poly[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[19] <= poly[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[20] <= poly[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[21] <= poly[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[22] <= poly[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_scroll:u_scroll|jtcps1_stars:u_stars|jtcps1_lfsr:u_lfsr1
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => poly[0]~reg0.CLK
clk => poly[1]~reg0.CLK
clk => poly[2]~reg0.CLK
clk => poly[3]~reg0.CLK
clk => poly[4]~reg0.CLK
clk => poly[5]~reg0.CLK
clk => poly[6]~reg0.CLK
clk => poly[7]~reg0.CLK
clk => poly[8]~reg0.CLK
clk => poly[9]~reg0.CLK
clk => poly[10]~reg0.CLK
clk => poly[11]~reg0.CLK
clk => poly[12]~reg0.CLK
clk => poly[13]~reg0.CLK
clk => poly[14]~reg0.CLK
clk => poly[15]~reg0.CLK
clk => poly[16]~reg0.CLK
clk => poly[17]~reg0.CLK
clk => poly[18]~reg0.CLK
clk => poly[19]~reg0.CLK
clk => poly[20]~reg0.CLK
clk => poly[21]~reg0.CLK
clk => poly[22]~reg0.CLK
clk => last_load.CLK
pxl_cen => always0.IN0
load => always0.IN1
load => always0.IN1
load => last_load.DATAIN
load => always0.IN1
hpos[0] => cnt.DATAB
hpos[1] => cnt.DATAB
hpos[2] => cnt.DATAB
hpos[3] => cnt.DATAB
hpos[4] => cnt.DATAB
hpos[5] => cnt.DATAB
hpos[6] => cnt.DATAB
hpos[7] => cnt.DATAB
hpos[8] => cnt.DATAB
vpos[0] => Add0.IN9
vpos[1] => Add0.IN8
vpos[2] => Add0.IN7
vpos[3] => Add0.IN6
vpos[4] => Add0.IN5
vpos[5] => Add0.IN4
vpos[6] => Add0.IN3
vpos[7] => Add0.IN2
vpos[8] => Add0.IN1
vdump[0] => Add0.IN18
vdump[1] => Add0.IN17
vdump[2] => Add0.IN16
vdump[3] => Add0.IN15
vdump[4] => Add0.IN14
vdump[5] => Add0.IN13
vdump[6] => Add0.IN12
vdump[7] => Add0.IN11
vdump[8] => Add0.IN10
poly[0] <= poly[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[1] <= poly[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[2] <= poly[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[3] <= poly[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[4] <= poly[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[5] <= poly[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[6] <= poly[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[7] <= poly[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[8] <= poly[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[9] <= poly[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[10] <= poly[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[11] <= poly[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[12] <= poly[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[13] <= poly[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[14] <= poly[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[15] <= poly[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[16] <= poly[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[17] <= poly[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[18] <= poly[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[19] <= poly[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[20] <= poly[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[21] <= poly[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poly[22] <= poly[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj
rst => rst.IN2
clk => clk.IN3
pxl_cen => pxl_cen.IN1
flip => flip.IN2
frame_addr[0] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[1] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[2] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[3] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[4] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[5] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[6] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[7] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[8] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_addr[9] <= jtcps1_obj_line_table:u_line_table.frame_addr
frame_data[0] => frame_data[0].IN1
frame_data[1] => frame_data[1].IN1
frame_data[2] => frame_data[2].IN1
frame_data[3] => frame_data[3].IN1
frame_data[4] => frame_data[4].IN1
frame_data[5] => frame_data[5].IN1
frame_data[6] => frame_data[6].IN1
frame_data[7] => frame_data[7].IN1
frame_data[8] => frame_data[8].IN1
frame_data[9] => frame_data[9].IN1
frame_data[10] => frame_data[10].IN1
frame_data[11] => frame_data[11].IN1
frame_data[12] => frame_data[12].IN1
frame_data[13] => frame_data[13].IN1
frame_data[14] => frame_data[14].IN1
frame_data[15] => frame_data[15].IN1
start => start.IN2
vrender[0] => ~NO_FANOUT~
vrender[1] => ~NO_FANOUT~
vrender[2] => ~NO_FANOUT~
vrender[3] => ~NO_FANOUT~
vrender[4] => ~NO_FANOUT~
vrender[5] => ~NO_FANOUT~
vrender[6] => ~NO_FANOUT~
vrender[7] => ~NO_FANOUT~
vrender[8] => ~NO_FANOUT~
vrender1[0] => vrender1[0].IN1
vrender1[1] => vrender1[1].IN1
vrender1[2] => vrender1[2].IN1
vrender1[3] => vrender1[3].IN1
vrender1[4] => vrender1[4].IN1
vrender1[5] => vrender1[5].IN1
vrender1[6] => vrender1[6].IN1
vrender1[7] => vrender1[7].IN1
vrender1[8] => vrender1[8].IN1
vdump[0] => vdump[0].IN1
vdump[1] => ~NO_FANOUT~
vdump[2] => ~NO_FANOUT~
vdump[3] => ~NO_FANOUT~
vdump[4] => ~NO_FANOUT~
vdump[5] => ~NO_FANOUT~
vdump[6] => ~NO_FANOUT~
vdump[7] => ~NO_FANOUT~
vdump[8] => ~NO_FANOUT~
hdump[0] => hdump[0].IN1
hdump[1] => hdump[1].IN1
hdump[2] => hdump[2].IN1
hdump[3] => hdump[3].IN1
hdump[4] => hdump[4].IN1
hdump[5] => hdump[5].IN1
hdump[6] => hdump[6].IN1
hdump[7] => hdump[7].IN1
hdump[8] => hdump[8].IN1
game[0] => game[0].IN1
game[1] => game[1].IN1
game[2] => game[2].IN1
game[3] => game[3].IN1
game[4] => game[4].IN1
game[5] => game[5].IN1
bank_offset[0] => bank_offset[0].IN1
bank_offset[1] => bank_offset[1].IN1
bank_offset[2] => bank_offset[2].IN1
bank_offset[3] => bank_offset[3].IN1
bank_offset[4] => bank_offset[4].IN1
bank_offset[5] => bank_offset[5].IN1
bank_offset[6] => bank_offset[6].IN1
bank_offset[7] => bank_offset[7].IN1
bank_offset[8] => bank_offset[8].IN1
bank_offset[9] => bank_offset[9].IN1
bank_offset[10] => bank_offset[10].IN1
bank_offset[11] => bank_offset[11].IN1
bank_offset[12] => bank_offset[12].IN1
bank_offset[13] => bank_offset[13].IN1
bank_offset[14] => bank_offset[14].IN1
bank_offset[15] => bank_offset[15].IN1
bank_mask[0] => bank_mask[0].IN1
bank_mask[1] => bank_mask[1].IN1
bank_mask[2] => bank_mask[2].IN1
bank_mask[3] => bank_mask[3].IN1
bank_mask[4] => bank_mask[4].IN1
bank_mask[5] => bank_mask[5].IN1
bank_mask[6] => bank_mask[6].IN1
bank_mask[7] => bank_mask[7].IN1
bank_mask[8] => bank_mask[8].IN1
bank_mask[9] => bank_mask[9].IN1
bank_mask[10] => bank_mask[10].IN1
bank_mask[11] => bank_mask[11].IN1
bank_mask[12] => bank_mask[12].IN1
bank_mask[13] => bank_mask[13].IN1
bank_mask[14] => bank_mask[14].IN1
bank_mask[15] => bank_mask[15].IN1
rom_addr[0] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[1] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[2] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[3] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[4] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[5] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[6] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[7] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[8] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[9] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[10] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[11] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[12] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[13] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[14] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[15] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[16] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[17] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[18] <= jtcps1_obj_draw:u_draw.rom_addr
rom_addr[19] <= jtcps1_obj_draw:u_draw.rom_addr
rom_half <= jtcps1_obj_draw:u_draw.rom_half
rom_data[0] => rom_data[0].IN1
rom_data[1] => rom_data[1].IN1
rom_data[2] => rom_data[2].IN1
rom_data[3] => rom_data[3].IN1
rom_data[4] => rom_data[4].IN1
rom_data[5] => rom_data[5].IN1
rom_data[6] => rom_data[6].IN1
rom_data[7] => rom_data[7].IN1
rom_data[8] => rom_data[8].IN1
rom_data[9] => rom_data[9].IN1
rom_data[10] => rom_data[10].IN1
rom_data[11] => rom_data[11].IN1
rom_data[12] => rom_data[12].IN1
rom_data[13] => rom_data[13].IN1
rom_data[14] => rom_data[14].IN1
rom_data[15] => rom_data[15].IN1
rom_data[16] => rom_data[16].IN1
rom_data[17] => rom_data[17].IN1
rom_data[18] => rom_data[18].IN1
rom_data[19] => rom_data[19].IN1
rom_data[20] => rom_data[20].IN1
rom_data[21] => rom_data[21].IN1
rom_data[22] => rom_data[22].IN1
rom_data[23] => rom_data[23].IN1
rom_data[24] => rom_data[24].IN1
rom_data[25] => rom_data[25].IN1
rom_data[26] => rom_data[26].IN1
rom_data[27] => rom_data[27].IN1
rom_data[28] => rom_data[28].IN1
rom_data[29] => rom_data[29].IN1
rom_data[30] => rom_data[30].IN1
rom_data[31] => rom_data[31].IN1
rom_cs <= jtcps1_obj_draw:u_draw.rom_cs
rom_ok => rom_ok.IN1
pxl[0] <= jtcps1_obj_line:u_line.pxl
pxl[1] <= jtcps1_obj_line:u_line.pxl
pxl[2] <= jtcps1_obj_line:u_line.pxl
pxl[3] <= jtcps1_obj_line:u_line.pxl
pxl[4] <= jtcps1_obj_line:u_line.pxl
pxl[5] <= jtcps1_obj_line:u_line.pxl
pxl[6] <= jtcps1_obj_line:u_line.pxl
pxl[7] <= jtcps1_obj_line:u_line.pxl
pxl[8] <= jtcps1_obj_line:u_line.pxl


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table
rst => rst.IN1
clk => clk.IN17
flip => vrenderf.IN0
flip => vrenderf.IN0
flip => vrenderf.IN0
flip => vrenderf.IN0
flip => vrenderf.IN0
flip => vrenderf.IN0
flip => vrenderf.IN0
flip => vrenderf.IN0
vrender1[0] => vrenderf.IN1
vrender1[1] => vrenderf.IN1
vrender1[2] => vrenderf.IN1
vrender1[3] => vrenderf.IN1
vrender1[4] => vrenderf.IN1
vrender1[5] => vrenderf.IN1
vrender1[6] => vrenderf.IN1
vrender1[7] => vrenderf.IN1
vrender1[8] => vrenderf.DATAA
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => frame_addr.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => last_tile.OUTPUTSELECT
start => line_cnt.OUTPUTSELECT
start => line_cnt.OUTPUTSELECT
start => line_cnt.OUTPUTSELECT
start => line_cnt.OUTPUTSELECT
start => line_cnt.OUTPUTSELECT
start => line_cnt.OUTPUTSELECT
start => line_cnt.OUTPUTSELECT
start => first.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
start => vrenderf.OUTPUTSELECT
game[0] => game[0].IN1
game[1] => game[1].IN1
game[2] => game[2].IN1
game[3] => game[3].IN1
game[4] => game[4].IN1
game[5] => game[5].IN1
bank_offset[0] => bank_offset[0].IN1
bank_offset[1] => bank_offset[1].IN1
bank_offset[2] => bank_offset[2].IN1
bank_offset[3] => bank_offset[3].IN1
bank_offset[4] => bank_offset[4].IN1
bank_offset[5] => bank_offset[5].IN1
bank_offset[6] => bank_offset[6].IN1
bank_offset[7] => bank_offset[7].IN1
bank_offset[8] => bank_offset[8].IN1
bank_offset[9] => bank_offset[9].IN1
bank_offset[10] => bank_offset[10].IN1
bank_offset[11] => bank_offset[11].IN1
bank_offset[12] => bank_offset[12].IN1
bank_offset[13] => bank_offset[13].IN1
bank_offset[14] => bank_offset[14].IN1
bank_offset[15] => bank_offset[15].IN1
bank_mask[0] => bank_mask[0].IN1
bank_mask[1] => bank_mask[1].IN1
bank_mask[2] => bank_mask[2].IN1
bank_mask[3] => bank_mask[3].IN1
bank_mask[4] => bank_mask[4].IN1
bank_mask[5] => bank_mask[5].IN1
bank_mask[6] => bank_mask[6].IN1
bank_mask[7] => bank_mask[7].IN1
bank_mask[8] => bank_mask[8].IN1
bank_mask[9] => bank_mask[9].IN1
bank_mask[10] => bank_mask[10].IN1
bank_mask[11] => bank_mask[11].IN1
bank_mask[12] => bank_mask[12].IN1
bank_mask[13] => bank_mask[13].IN1
bank_mask[14] => bank_mask[14].IN1
bank_mask[15] => bank_mask[15].IN1
frame_addr[0] <= frame_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[1] <= frame_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[2] <= frame_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[3] <= frame_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[4] <= frame_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[5] <= frame_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[6] <= frame_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[7] <= frame_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[8] <= frame_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr[9] <= frame_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_data[0] => obj_attr.DATAB
frame_data[0] => obj_y.DATAB
frame_data[0] => obj_x[0].DATAIN
frame_data[0] => pre_code[0].DATAIN
frame_data[1] => obj_attr.DATAB
frame_data[1] => obj_y.DATAB
frame_data[1] => obj_x[1].DATAIN
frame_data[1] => pre_code[1].DATAIN
frame_data[2] => obj_attr.DATAB
frame_data[2] => obj_y.DATAB
frame_data[2] => obj_x[2].DATAIN
frame_data[2] => pre_code[2].DATAIN
frame_data[3] => obj_attr.DATAB
frame_data[3] => obj_y.DATAB
frame_data[3] => obj_x[3].DATAIN
frame_data[3] => pre_code[3].DATAIN
frame_data[4] => obj_attr.DATAB
frame_data[4] => obj_y.DATAB
frame_data[4] => obj_x[4].DATAIN
frame_data[4] => pre_code[4].DATAIN
frame_data[5] => npos.OUTPUTSELECT
frame_data[5] => npos.OUTPUTSELECT
frame_data[5] => npos.OUTPUTSELECT
frame_data[5] => npos.OUTPUTSELECT
frame_data[5] => obj_attr.DATAB
frame_data[5] => obj_y.DATAB
frame_data[5] => obj_x[5].DATAIN
frame_data[5] => pre_code[5].DATAIN
frame_data[6] => obj_attr.DATAB
frame_data[6] => obj_y.DATAB
frame_data[6] => mapper_in.DATAB
frame_data[6] => obj_x[6].DATAIN
frame_data[6] => pre_code[6].DATAIN
frame_data[7] => obj_attr.DATAB
frame_data[7] => obj_y.DATAB
frame_data[7] => mapper_in.DATAB
frame_data[7] => obj_x[7].DATAIN
frame_data[7] => pre_code[7].DATAIN
frame_data[8] => npos.DATAB
frame_data[8] => obj_attr.DATAB
frame_data[8] => obj_y.DATAB
frame_data[8] => mapper_in.DATAB
frame_data[8] => obj_x[8].DATAIN
frame_data[8] => pre_code[8].DATAIN
frame_data[9] => npos.DATAB
frame_data[9] => obj_attr.DATAB
frame_data[9] => mapper_in.DATAB
frame_data[9] => pre_code[9].DATAIN
frame_data[9] => obj_y[9].DATAIN
frame_data[10] => npos.DATAB
frame_data[10] => obj_attr.DATAB
frame_data[10] => mapper_in.DATAB
frame_data[10] => pre_code[10].DATAIN
frame_data[10] => obj_y[10].DATAIN
frame_data[11] => npos.DATAB
frame_data[11] => obj_attr.DATAB
frame_data[11] => mapper_in.DATAB
frame_data[11] => pre_code[11].DATAIN
frame_data[11] => obj_y[11].DATAIN
frame_data[12] => obj_attr.DATAB
frame_data[12] => mapper_in.DATAB
frame_data[12] => pre_code[12].DATAIN
frame_data[12] => obj_y[12].DATAIN
frame_data[13] => obj_attr.DATAB
frame_data[13] => mapper_in.DATAB
frame_data[13] => pre_code[13].DATAIN
frame_data[13] => obj_y[13].DATAIN
frame_data[14] => obj_attr.DATAB
frame_data[14] => mapper_in.DATAB
frame_data[14] => pre_code[14].DATAIN
frame_data[14] => obj_y[14].DATAIN
frame_data[15] => obj_attr.DATAB
frame_data[15] => mapper_in.DATAB
frame_data[15] => pre_code[15].DATAIN
frame_data[15] => obj_y[15].DATAIN
line_addr[0] => line_buf.RADDR
line_addr[1] => line_buf.RADDR1
line_addr[2] => line_buf.RADDR2
line_addr[3] => line_buf.RADDR3
line_addr[4] => line_buf.RADDR4
line_addr[5] => line_buf.RADDR5
line_addr[6] => line_buf.RADDR6
line_addr[7] => line_buf.RADDR7
line_addr[8] => line_buf.RADDR8
line_data[0] <= line_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[1] <= line_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[2] <= line_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[3] <= line_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[4] <= line_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[5] <= line_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[6] <= line_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[7] <= line_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[8] <= line_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[9] <= line_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[10] <= line_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[11] <= line_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[12] <= line_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[13] <= line_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[14] <= line_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_data[15] <= line_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_gfx_mappers:u_mapper
clk => set_used.CLK
clk => bank_b[0].CLK
clk => bank_b[1].CLK
clk => bank_b[2].CLK
clk => bank_b[3].CLK
clk => bank_a[0].CLK
clk => bank_a[1].CLK
clk => bank_a[2].CLK
clk => bank_a[3].CLK
clk => mask[0]~reg0.CLK
clk => mask[1]~reg0.CLK
clk => mask[2]~reg0.CLK
clk => mask[3]~reg0.CLK
clk => offset[0]~reg0.CLK
clk => offset[1]~reg0.CLK
clk => offset[2]~reg0.CLK
clk => offset[3]~reg0.CLK
clk => unmapped~reg0.CLK
rst => set_used.ACLR
rst => bank_b[0].ACLR
rst => bank_b[1].ACLR
rst => bank_b[2].ACLR
rst => bank_b[3].ACLR
rst => bank_a[0].ACLR
rst => bank_a[1].ACLR
rst => bank_a[2].ACLR
rst => bank_a[3].ACLR
rst => mask[0]~reg0.ACLR
rst => mask[1]~reg0.ACLR
rst => mask[2]~reg0.ACLR
rst => mask[3]~reg0.ACLR
rst => offset[0]~reg0.ACLR
rst => offset[1]~reg0.ACLR
rst => offset[2]~reg0.ACLR
rst => offset[3]~reg0.ACLR
rst => unmapped~reg0.PRESET
game[0] => Mux8.IN48
game[0] => Mux9.IN48
game[0] => Mux10.IN48
game[0] => Mux11.IN48
game[0] => Mux12.IN47
game[0] => Mux13.IN47
game[0] => Mux14.IN47
game[0] => Mux15.IN47
game[0] => Decoder0.IN5
game[1] => Mux8.IN47
game[1] => Mux9.IN47
game[1] => Mux10.IN47
game[1] => Mux11.IN47
game[1] => Mux12.IN46
game[1] => Mux13.IN46
game[1] => Mux14.IN46
game[1] => Mux15.IN46
game[1] => Decoder0.IN4
game[2] => Mux8.IN46
game[2] => Mux9.IN46
game[2] => Mux10.IN46
game[2] => Mux11.IN46
game[2] => Mux12.IN45
game[2] => Mux13.IN45
game[2] => Mux14.IN45
game[2] => Mux15.IN45
game[2] => Decoder0.IN3
game[3] => Mux8.IN45
game[3] => Mux9.IN45
game[3] => Mux10.IN45
game[3] => Mux11.IN45
game[3] => Mux12.IN44
game[3] => Mux13.IN44
game[3] => Mux14.IN44
game[3] => Mux15.IN44
game[3] => Decoder0.IN2
game[4] => Mux8.IN44
game[4] => Mux9.IN44
game[4] => Mux10.IN44
game[4] => Mux11.IN44
game[4] => Mux12.IN43
game[4] => Mux13.IN43
game[4] => Mux14.IN43
game[4] => Mux15.IN43
game[4] => Decoder0.IN1
game[5] => Mux8.IN43
game[5] => Mux9.IN43
game[5] => Mux10.IN43
game[5] => Mux11.IN43
game[5] => Mux12.IN42
game[5] => Mux13.IN42
game[5] => Mux14.IN42
game[5] => Mux15.IN42
game[5] => Decoder0.IN0
bank_offset[0] => Mux3.IN15
bank_offset[1] => Mux2.IN15
bank_offset[2] => Mux1.IN15
bank_offset[3] => Mux0.IN15
bank_offset[4] => Mux3.IN14
bank_offset[5] => Mux2.IN14
bank_offset[6] => Mux1.IN14
bank_offset[7] => Mux0.IN14
bank_offset[8] => Mux3.IN13
bank_offset[9] => Mux2.IN13
bank_offset[10] => Mux1.IN13
bank_offset[11] => Mux0.IN13
bank_offset[12] => Mux3.IN12
bank_offset[13] => Mux2.IN12
bank_offset[14] => Mux1.IN12
bank_offset[15] => Mux0.IN12
bank_mask[0] => Mux7.IN15
bank_mask[1] => Mux6.IN15
bank_mask[2] => Mux5.IN15
bank_mask[3] => Mux4.IN15
bank_mask[4] => Mux7.IN14
bank_mask[5] => Mux6.IN14
bank_mask[6] => Mux5.IN14
bank_mask[7] => Mux4.IN14
bank_mask[8] => Mux7.IN13
bank_mask[9] => Mux6.IN13
bank_mask[10] => Mux5.IN13
bank_mask[11] => Mux4.IN13
bank_mask[12] => Mux7.IN12
bank_mask[13] => Mux6.IN12
bank_mask[14] => Mux5.IN12
bank_mask[15] => Mux4.IN12
layer[0] => Equal1.IN1
layer[0] => Equal3.IN2
layer[0] => Equal4.IN2
layer[0] => Equal5.IN0
layer[1] => Equal1.IN0
layer[1] => Equal3.IN0
layer[1] => Equal4.IN1
layer[1] => Equal5.IN2
layer[2] => Equal1.IN2
layer[2] => Equal3.IN1
layer[2] => Equal4.IN0
layer[2] => Equal5.IN1
cin[0] => ~NO_FANOUT~
cin[1] => LessThan1.IN14
cin[1] => LessThan2.IN14
cin[1] => LessThan3.IN14
cin[1] => LessThan11.IN14
cin[1] => LessThan13.IN14
cin[1] => LessThan14.IN14
cin[1] => LessThan18.IN14
cin[1] => LessThan19.IN14
cin[1] => LessThan25.IN14
cin[1] => LessThan29.IN14
cin[1] => LessThan30.IN14
cin[1] => LessThan35.IN14
cin[1] => LessThan38.IN14
cin[1] => LessThan39.IN14
cin[1] => LessThan40.IN14
cin[1] => LessThan50.IN14
cin[1] => LessThan59.IN14
cin[1] => LessThan64.IN14
cin[1] => LessThan66.IN14
cin[1] => LessThan68.IN14
cin[1] => LessThan71.IN14
cin[1] => LessThan73.IN14
cin[1] => LessThan77.IN14
cin[1] => LessThan78.IN14
cin[1] => LessThan81.IN14
cin[1] => LessThan82.IN14
cin[1] => LessThan84.IN14
cin[1] => LessThan87.IN14
cin[1] => LessThan89.IN14
cin[1] => LessThan93.IN14
cin[1] => LessThan94.IN14
cin[1] => LessThan98.IN14
cin[2] => LessThan1.IN13
cin[2] => LessThan2.IN13
cin[2] => LessThan3.IN13
cin[2] => LessThan11.IN13
cin[2] => LessThan13.IN13
cin[2] => LessThan14.IN13
cin[2] => LessThan18.IN13
cin[2] => LessThan19.IN13
cin[2] => LessThan25.IN13
cin[2] => LessThan29.IN13
cin[2] => LessThan30.IN13
cin[2] => LessThan35.IN13
cin[2] => LessThan38.IN13
cin[2] => LessThan39.IN13
cin[2] => LessThan40.IN13
cin[2] => LessThan50.IN13
cin[2] => LessThan59.IN13
cin[2] => LessThan64.IN13
cin[2] => LessThan66.IN13
cin[2] => LessThan68.IN13
cin[2] => LessThan71.IN13
cin[2] => LessThan73.IN13
cin[2] => LessThan77.IN13
cin[2] => LessThan78.IN13
cin[2] => LessThan81.IN13
cin[2] => LessThan82.IN13
cin[2] => LessThan84.IN13
cin[2] => LessThan87.IN13
cin[2] => LessThan89.IN13
cin[2] => LessThan93.IN13
cin[2] => LessThan94.IN13
cin[2] => LessThan98.IN13
cin[3] => LessThan0.IN14
cin[3] => LessThan1.IN12
cin[3] => LessThan2.IN12
cin[3] => LessThan3.IN12
cin[3] => LessThan4.IN14
cin[3] => LessThan7.IN14
cin[3] => LessThan9.IN14
cin[3] => LessThan11.IN12
cin[3] => LessThan12.IN14
cin[3] => LessThan13.IN12
cin[3] => LessThan14.IN12
cin[3] => LessThan15.IN14
cin[3] => LessThan18.IN12
cin[3] => LessThan19.IN12
cin[3] => LessThan20.IN14
cin[3] => LessThan21.IN14
cin[3] => LessThan24.IN14
cin[3] => LessThan25.IN12
cin[3] => LessThan27.IN14
cin[3] => LessThan28.IN14
cin[3] => LessThan29.IN12
cin[3] => LessThan30.IN12
cin[3] => LessThan31.IN14
cin[3] => LessThan32.IN14
cin[3] => LessThan33.IN14
cin[3] => LessThan34.IN14
cin[3] => LessThan35.IN12
cin[3] => LessThan37.IN14
cin[3] => LessThan38.IN12
cin[3] => LessThan39.IN12
cin[3] => LessThan40.IN12
cin[3] => LessThan43.IN14
cin[3] => LessThan44.IN14
cin[3] => LessThan46.IN14
cin[3] => LessThan47.IN14
cin[3] => LessThan50.IN12
cin[3] => LessThan51.IN14
cin[3] => LessThan52.IN14
cin[3] => LessThan53.IN14
cin[3] => LessThan54.IN14
cin[3] => LessThan55.IN14
cin[3] => LessThan56.IN14
cin[3] => LessThan59.IN12
cin[3] => LessThan63.IN14
cin[3] => LessThan64.IN12
cin[3] => LessThan65.IN14
cin[3] => LessThan66.IN12
cin[3] => LessThan67.IN14
cin[3] => LessThan68.IN12
cin[3] => LessThan70.IN14
cin[3] => LessThan71.IN12
cin[3] => LessThan72.IN14
cin[3] => LessThan73.IN12
cin[3] => LessThan74.IN14
cin[3] => LessThan75.IN14
cin[3] => LessThan76.IN14
cin[3] => LessThan77.IN12
cin[3] => LessThan78.IN12
cin[3] => LessThan81.IN12
cin[3] => LessThan82.IN12
cin[3] => LessThan84.IN12
cin[3] => LessThan85.IN14
cin[3] => LessThan86.IN14
cin[3] => LessThan87.IN12
cin[3] => LessThan88.IN14
cin[3] => LessThan89.IN12
cin[3] => LessThan90.IN14
cin[3] => LessThan93.IN12
cin[3] => LessThan94.IN12
cin[3] => LessThan95.IN14
cin[3] => LessThan98.IN12
cin[4] => LessThan0.IN13
cin[4] => LessThan1.IN11
cin[4] => LessThan2.IN11
cin[4] => LessThan3.IN11
cin[4] => LessThan4.IN13
cin[4] => LessThan5.IN12
cin[4] => LessThan6.IN12
cin[4] => LessThan7.IN13
cin[4] => LessThan8.IN12
cin[4] => LessThan9.IN13
cin[4] => LessThan10.IN12
cin[4] => LessThan11.IN11
cin[4] => LessThan12.IN13
cin[4] => LessThan13.IN11
cin[4] => LessThan14.IN11
cin[4] => LessThan15.IN13
cin[4] => LessThan16.IN12
cin[4] => LessThan17.IN12
cin[4] => LessThan18.IN11
cin[4] => LessThan19.IN11
cin[4] => LessThan20.IN13
cin[4] => LessThan21.IN13
cin[4] => LessThan22.IN12
cin[4] => LessThan23.IN12
cin[4] => LessThan24.IN13
cin[4] => LessThan25.IN11
cin[4] => LessThan26.IN12
cin[4] => LessThan27.IN13
cin[4] => LessThan28.IN13
cin[4] => LessThan29.IN11
cin[4] => LessThan30.IN11
cin[4] => LessThan31.IN13
cin[4] => LessThan32.IN13
cin[4] => LessThan33.IN13
cin[4] => LessThan34.IN13
cin[4] => LessThan35.IN11
cin[4] => LessThan36.IN12
cin[4] => LessThan37.IN13
cin[4] => LessThan38.IN11
cin[4] => LessThan39.IN11
cin[4] => LessThan40.IN11
cin[4] => LessThan41.IN12
cin[4] => LessThan42.IN12
cin[4] => LessThan43.IN13
cin[4] => LessThan44.IN13
cin[4] => LessThan45.IN12
cin[4] => LessThan46.IN13
cin[4] => LessThan47.IN13
cin[4] => LessThan48.IN12
cin[4] => LessThan49.IN12
cin[4] => LessThan50.IN11
cin[4] => LessThan51.IN13
cin[4] => LessThan52.IN13
cin[4] => LessThan53.IN13
cin[4] => LessThan54.IN13
cin[4] => LessThan55.IN13
cin[4] => LessThan56.IN13
cin[4] => LessThan57.IN12
cin[4] => LessThan58.IN12
cin[4] => LessThan59.IN11
cin[4] => LessThan60.IN12
cin[4] => LessThan61.IN12
cin[4] => LessThan62.IN12
cin[4] => LessThan63.IN13
cin[4] => LessThan64.IN11
cin[4] => LessThan65.IN13
cin[4] => LessThan66.IN11
cin[4] => LessThan67.IN13
cin[4] => LessThan68.IN11
cin[4] => LessThan69.IN12
cin[4] => LessThan70.IN13
cin[4] => LessThan71.IN11
cin[4] => LessThan72.IN13
cin[4] => LessThan73.IN11
cin[4] => LessThan74.IN13
cin[4] => LessThan75.IN13
cin[4] => LessThan76.IN13
cin[4] => LessThan77.IN11
cin[4] => LessThan78.IN11
cin[4] => LessThan79.IN12
cin[4] => LessThan80.IN12
cin[4] => LessThan81.IN11
cin[4] => LessThan82.IN11
cin[4] => LessThan83.IN12
cin[4] => LessThan84.IN11
cin[4] => LessThan85.IN13
cin[4] => LessThan86.IN13
cin[4] => LessThan87.IN11
cin[4] => LessThan88.IN13
cin[4] => LessThan89.IN11
cin[4] => LessThan90.IN13
cin[4] => LessThan91.IN12
cin[4] => LessThan92.IN12
cin[4] => LessThan93.IN11
cin[4] => LessThan94.IN11
cin[4] => LessThan95.IN13
cin[4] => LessThan96.IN12
cin[4] => LessThan97.IN12
cin[4] => LessThan98.IN11
cin[5] => LessThan0.IN12
cin[5] => LessThan1.IN10
cin[5] => LessThan2.IN10
cin[5] => LessThan3.IN10
cin[5] => LessThan4.IN12
cin[5] => LessThan5.IN11
cin[5] => LessThan6.IN11
cin[5] => LessThan7.IN12
cin[5] => LessThan8.IN11
cin[5] => LessThan9.IN12
cin[5] => LessThan10.IN11
cin[5] => LessThan11.IN10
cin[5] => LessThan12.IN12
cin[5] => LessThan13.IN10
cin[5] => LessThan14.IN10
cin[5] => LessThan15.IN12
cin[5] => LessThan16.IN11
cin[5] => LessThan17.IN11
cin[5] => LessThan18.IN10
cin[5] => LessThan19.IN10
cin[5] => LessThan20.IN12
cin[5] => LessThan21.IN12
cin[5] => LessThan22.IN11
cin[5] => LessThan23.IN11
cin[5] => LessThan24.IN12
cin[5] => LessThan25.IN10
cin[5] => LessThan26.IN11
cin[5] => LessThan27.IN12
cin[5] => LessThan28.IN12
cin[5] => LessThan29.IN10
cin[5] => LessThan30.IN10
cin[5] => LessThan31.IN12
cin[5] => LessThan32.IN12
cin[5] => LessThan33.IN12
cin[5] => LessThan34.IN12
cin[5] => LessThan35.IN10
cin[5] => LessThan36.IN11
cin[5] => LessThan37.IN12
cin[5] => LessThan38.IN10
cin[5] => LessThan39.IN10
cin[5] => LessThan40.IN10
cin[5] => LessThan41.IN11
cin[5] => LessThan42.IN11
cin[5] => LessThan43.IN12
cin[5] => LessThan44.IN12
cin[5] => LessThan45.IN11
cin[5] => LessThan46.IN12
cin[5] => LessThan47.IN12
cin[5] => LessThan48.IN11
cin[5] => LessThan49.IN11
cin[5] => LessThan50.IN10
cin[5] => LessThan51.IN12
cin[5] => LessThan52.IN12
cin[5] => LessThan53.IN12
cin[5] => LessThan54.IN12
cin[5] => LessThan55.IN12
cin[5] => LessThan56.IN12
cin[5] => LessThan57.IN11
cin[5] => LessThan58.IN11
cin[5] => LessThan59.IN10
cin[5] => LessThan60.IN11
cin[5] => LessThan61.IN11
cin[5] => LessThan62.IN11
cin[5] => LessThan63.IN12
cin[5] => LessThan64.IN10
cin[5] => LessThan65.IN12
cin[5] => LessThan66.IN10
cin[5] => LessThan67.IN12
cin[5] => LessThan68.IN10
cin[5] => LessThan69.IN11
cin[5] => LessThan70.IN12
cin[5] => LessThan71.IN10
cin[5] => LessThan72.IN12
cin[5] => LessThan73.IN10
cin[5] => LessThan74.IN12
cin[5] => LessThan75.IN12
cin[5] => LessThan76.IN12
cin[5] => LessThan77.IN10
cin[5] => LessThan78.IN10
cin[5] => LessThan79.IN11
cin[5] => LessThan80.IN11
cin[5] => LessThan81.IN10
cin[5] => LessThan82.IN10
cin[5] => LessThan83.IN11
cin[5] => LessThan84.IN10
cin[5] => LessThan85.IN12
cin[5] => LessThan86.IN12
cin[5] => LessThan87.IN10
cin[5] => LessThan88.IN12
cin[5] => LessThan89.IN10
cin[5] => LessThan90.IN12
cin[5] => LessThan91.IN11
cin[5] => LessThan92.IN11
cin[5] => LessThan93.IN10
cin[5] => LessThan94.IN10
cin[5] => LessThan95.IN12
cin[5] => LessThan96.IN11
cin[5] => LessThan97.IN11
cin[5] => LessThan98.IN10
cin[6] => LessThan0.IN11
cin[6] => LessThan1.IN9
cin[6] => LessThan2.IN9
cin[6] => LessThan3.IN9
cin[6] => LessThan4.IN11
cin[6] => LessThan5.IN10
cin[6] => LessThan6.IN10
cin[6] => LessThan7.IN11
cin[6] => LessThan8.IN10
cin[6] => LessThan9.IN11
cin[6] => LessThan10.IN10
cin[6] => LessThan11.IN9
cin[6] => LessThan12.IN11
cin[6] => LessThan13.IN9
cin[6] => LessThan14.IN9
cin[6] => LessThan15.IN11
cin[6] => LessThan16.IN10
cin[6] => LessThan17.IN10
cin[6] => LessThan18.IN9
cin[6] => LessThan19.IN9
cin[6] => LessThan20.IN11
cin[6] => LessThan21.IN11
cin[6] => LessThan22.IN10
cin[6] => LessThan23.IN10
cin[6] => LessThan24.IN11
cin[6] => LessThan25.IN9
cin[6] => LessThan26.IN10
cin[6] => LessThan27.IN11
cin[6] => LessThan28.IN11
cin[6] => LessThan29.IN9
cin[6] => LessThan30.IN9
cin[6] => LessThan31.IN11
cin[6] => LessThan32.IN11
cin[6] => LessThan33.IN11
cin[6] => LessThan34.IN11
cin[6] => LessThan35.IN9
cin[6] => LessThan36.IN10
cin[6] => LessThan37.IN11
cin[6] => LessThan38.IN9
cin[6] => LessThan39.IN9
cin[6] => LessThan40.IN9
cin[6] => LessThan41.IN10
cin[6] => LessThan42.IN10
cin[6] => LessThan43.IN11
cin[6] => LessThan44.IN11
cin[6] => LessThan45.IN10
cin[6] => LessThan46.IN11
cin[6] => LessThan47.IN11
cin[6] => LessThan48.IN10
cin[6] => LessThan49.IN10
cin[6] => LessThan50.IN9
cin[6] => LessThan51.IN11
cin[6] => LessThan52.IN11
cin[6] => LessThan53.IN11
cin[6] => LessThan54.IN11
cin[6] => LessThan55.IN11
cin[6] => LessThan56.IN11
cin[6] => LessThan57.IN10
cin[6] => LessThan58.IN10
cin[6] => LessThan59.IN9
cin[6] => LessThan60.IN10
cin[6] => LessThan61.IN10
cin[6] => LessThan62.IN10
cin[6] => LessThan63.IN11
cin[6] => LessThan64.IN9
cin[6] => LessThan65.IN11
cin[6] => LessThan66.IN9
cin[6] => LessThan67.IN11
cin[6] => LessThan68.IN9
cin[6] => LessThan69.IN10
cin[6] => LessThan70.IN11
cin[6] => LessThan71.IN9
cin[6] => LessThan72.IN11
cin[6] => LessThan73.IN9
cin[6] => LessThan74.IN11
cin[6] => LessThan75.IN11
cin[6] => LessThan76.IN11
cin[6] => LessThan77.IN9
cin[6] => LessThan78.IN9
cin[6] => LessThan79.IN10
cin[6] => LessThan80.IN10
cin[6] => LessThan81.IN9
cin[6] => LessThan82.IN9
cin[6] => LessThan83.IN10
cin[6] => LessThan84.IN9
cin[6] => LessThan85.IN11
cin[6] => LessThan86.IN11
cin[6] => LessThan87.IN9
cin[6] => LessThan88.IN11
cin[6] => LessThan89.IN9
cin[6] => LessThan90.IN11
cin[6] => LessThan91.IN10
cin[6] => LessThan92.IN10
cin[6] => LessThan93.IN9
cin[6] => LessThan94.IN9
cin[6] => LessThan95.IN11
cin[6] => LessThan96.IN10
cin[6] => LessThan97.IN10
cin[6] => LessThan98.IN9
cin[7] => LessThan0.IN10
cin[7] => LessThan1.IN8
cin[7] => LessThan2.IN8
cin[7] => LessThan3.IN8
cin[7] => LessThan4.IN10
cin[7] => LessThan5.IN9
cin[7] => LessThan6.IN9
cin[7] => LessThan7.IN10
cin[7] => LessThan8.IN9
cin[7] => LessThan9.IN10
cin[7] => LessThan10.IN9
cin[7] => LessThan11.IN8
cin[7] => LessThan12.IN10
cin[7] => LessThan13.IN8
cin[7] => LessThan14.IN8
cin[7] => LessThan15.IN10
cin[7] => LessThan16.IN9
cin[7] => LessThan17.IN9
cin[7] => LessThan18.IN8
cin[7] => LessThan19.IN8
cin[7] => LessThan20.IN10
cin[7] => LessThan21.IN10
cin[7] => LessThan22.IN9
cin[7] => LessThan23.IN9
cin[7] => LessThan24.IN10
cin[7] => LessThan25.IN8
cin[7] => LessThan26.IN9
cin[7] => LessThan27.IN10
cin[7] => LessThan28.IN10
cin[7] => LessThan29.IN8
cin[7] => LessThan30.IN8
cin[7] => LessThan31.IN10
cin[7] => LessThan32.IN10
cin[7] => LessThan33.IN10
cin[7] => LessThan34.IN10
cin[7] => LessThan35.IN8
cin[7] => LessThan36.IN9
cin[7] => LessThan37.IN10
cin[7] => LessThan38.IN8
cin[7] => LessThan39.IN8
cin[7] => LessThan40.IN8
cin[7] => LessThan41.IN9
cin[7] => LessThan42.IN9
cin[7] => LessThan43.IN10
cin[7] => LessThan44.IN10
cin[7] => LessThan45.IN9
cin[7] => LessThan46.IN10
cin[7] => LessThan47.IN10
cin[7] => LessThan48.IN9
cin[7] => LessThan49.IN9
cin[7] => LessThan50.IN8
cin[7] => LessThan51.IN10
cin[7] => LessThan52.IN10
cin[7] => LessThan53.IN10
cin[7] => LessThan54.IN10
cin[7] => LessThan55.IN10
cin[7] => LessThan56.IN10
cin[7] => LessThan57.IN9
cin[7] => LessThan58.IN9
cin[7] => LessThan59.IN8
cin[7] => LessThan60.IN9
cin[7] => LessThan61.IN9
cin[7] => LessThan62.IN9
cin[7] => LessThan63.IN10
cin[7] => LessThan64.IN8
cin[7] => LessThan65.IN10
cin[7] => LessThan66.IN8
cin[7] => LessThan67.IN10
cin[7] => LessThan68.IN8
cin[7] => LessThan69.IN9
cin[7] => LessThan70.IN10
cin[7] => LessThan71.IN8
cin[7] => LessThan72.IN10
cin[7] => LessThan73.IN8
cin[7] => LessThan74.IN10
cin[7] => LessThan75.IN10
cin[7] => LessThan76.IN10
cin[7] => LessThan77.IN8
cin[7] => LessThan78.IN8
cin[7] => LessThan79.IN9
cin[7] => LessThan80.IN9
cin[7] => LessThan81.IN8
cin[7] => LessThan82.IN8
cin[7] => LessThan83.IN9
cin[7] => LessThan84.IN8
cin[7] => LessThan85.IN10
cin[7] => LessThan86.IN10
cin[7] => LessThan87.IN8
cin[7] => LessThan88.IN10
cin[7] => LessThan89.IN8
cin[7] => LessThan90.IN10
cin[7] => LessThan91.IN9
cin[7] => LessThan92.IN9
cin[7] => LessThan93.IN8
cin[7] => LessThan94.IN8
cin[7] => LessThan95.IN10
cin[7] => LessThan96.IN9
cin[7] => LessThan97.IN9
cin[7] => LessThan98.IN8
cin[8] => LessThan0.IN9
cin[8] => LessThan4.IN9
cin[8] => LessThan5.IN8
cin[8] => LessThan6.IN8
cin[8] => LessThan7.IN9
cin[8] => LessThan8.IN8
cin[8] => LessThan9.IN9
cin[8] => LessThan10.IN8
cin[8] => LessThan12.IN9
cin[8] => LessThan15.IN9
cin[8] => LessThan16.IN8
cin[8] => LessThan17.IN8
cin[8] => LessThan20.IN9
cin[8] => LessThan21.IN9
cin[8] => LessThan22.IN8
cin[8] => LessThan23.IN8
cin[8] => LessThan24.IN9
cin[8] => LessThan26.IN8
cin[8] => LessThan27.IN9
cin[8] => LessThan28.IN9
cin[8] => LessThan31.IN9
cin[8] => LessThan32.IN9
cin[8] => LessThan33.IN9
cin[8] => LessThan34.IN9
cin[8] => LessThan36.IN8
cin[8] => LessThan37.IN9
cin[8] => LessThan41.IN8
cin[8] => LessThan42.IN8
cin[8] => LessThan43.IN9
cin[8] => LessThan44.IN9
cin[8] => LessThan45.IN8
cin[8] => LessThan46.IN9
cin[8] => LessThan47.IN9
cin[8] => LessThan48.IN8
cin[8] => LessThan49.IN8
cin[8] => LessThan51.IN9
cin[8] => LessThan52.IN9
cin[8] => LessThan53.IN9
cin[8] => LessThan54.IN9
cin[8] => LessThan55.IN9
cin[8] => LessThan56.IN9
cin[8] => LessThan57.IN8
cin[8] => LessThan58.IN8
cin[8] => LessThan60.IN8
cin[8] => LessThan61.IN8
cin[8] => LessThan62.IN8
cin[8] => LessThan63.IN9
cin[8] => LessThan65.IN9
cin[8] => LessThan67.IN9
cin[8] => LessThan69.IN8
cin[8] => LessThan70.IN9
cin[8] => LessThan72.IN9
cin[8] => LessThan74.IN9
cin[8] => LessThan75.IN9
cin[8] => LessThan76.IN9
cin[8] => LessThan79.IN8
cin[8] => LessThan80.IN8
cin[8] => LessThan83.IN8
cin[8] => LessThan85.IN9
cin[8] => LessThan86.IN9
cin[8] => LessThan88.IN9
cin[8] => LessThan90.IN9
cin[8] => LessThan91.IN8
cin[8] => LessThan92.IN8
cin[8] => LessThan95.IN9
cin[8] => LessThan96.IN8
cin[8] => LessThan97.IN8
cin[8] => Equal2.IN1
cin[9] => LessThan0.IN8
cin[9] => LessThan4.IN8
cin[9] => LessThan5.IN7
cin[9] => LessThan6.IN7
cin[9] => LessThan7.IN8
cin[9] => LessThan8.IN7
cin[9] => LessThan9.IN8
cin[9] => LessThan10.IN7
cin[9] => LessThan12.IN8
cin[9] => LessThan15.IN8
cin[9] => LessThan16.IN7
cin[9] => LessThan17.IN7
cin[9] => LessThan20.IN8
cin[9] => LessThan21.IN8
cin[9] => LessThan22.IN7
cin[9] => LessThan23.IN7
cin[9] => LessThan24.IN8
cin[9] => LessThan26.IN7
cin[9] => LessThan27.IN8
cin[9] => LessThan28.IN8
cin[9] => LessThan31.IN8
cin[9] => LessThan32.IN8
cin[9] => LessThan33.IN8
cin[9] => LessThan34.IN8
cin[9] => LessThan36.IN7
cin[9] => LessThan37.IN8
cin[9] => LessThan41.IN7
cin[9] => LessThan42.IN7
cin[9] => LessThan43.IN8
cin[9] => LessThan44.IN8
cin[9] => LessThan45.IN7
cin[9] => LessThan46.IN8
cin[9] => LessThan47.IN8
cin[9] => LessThan48.IN7
cin[9] => LessThan49.IN7
cin[9] => LessThan51.IN8
cin[9] => LessThan52.IN8
cin[9] => LessThan53.IN8
cin[9] => LessThan54.IN8
cin[9] => LessThan55.IN8
cin[9] => LessThan56.IN8
cin[9] => LessThan57.IN7
cin[9] => LessThan58.IN7
cin[9] => LessThan60.IN7
cin[9] => LessThan61.IN7
cin[9] => LessThan62.IN7
cin[9] => LessThan63.IN8
cin[9] => LessThan65.IN8
cin[9] => LessThan67.IN8
cin[9] => LessThan69.IN7
cin[9] => LessThan70.IN8
cin[9] => LessThan72.IN8
cin[9] => LessThan74.IN8
cin[9] => LessThan75.IN8
cin[9] => LessThan76.IN8
cin[9] => LessThan79.IN7
cin[9] => LessThan80.IN7
cin[9] => LessThan83.IN7
cin[9] => LessThan85.IN8
cin[9] => LessThan86.IN8
cin[9] => LessThan88.IN8
cin[9] => LessThan90.IN8
cin[9] => LessThan91.IN7
cin[9] => LessThan92.IN7
cin[9] => LessThan95.IN8
cin[9] => LessThan96.IN7
cin[9] => LessThan97.IN7
cin[9] => Equal2.IN0
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[0] <= mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[1] <= mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[2] <= mask[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[3] <= mask[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unmapped <= unmapped~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[0].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN18
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN17
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN16
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN15
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[4] => LessThan0.IN14
obj_y[5] => Add0.IN9
obj_y[5] => LessThan0.IN13
obj_y[6] => Add0.IN8
obj_y[6] => LessThan0.IN12
obj_y[7] => Add0.IN7
obj_y[7] => LessThan0.IN11
obj_y[8] => Add0.IN6
obj_y[8] => LessThan0.IN10
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[1].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[2].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN14
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN13
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN12
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN11
obj_y[3] => LessThan1.IN10
obj_y[4] => Add1.IN6
obj_y[4] => LessThan0.IN10
obj_y[5] => Add0.IN8
obj_y[6] => Add0.IN7
obj_y[7] => Add0.IN6
obj_y[8] => Add0.IN5
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[3].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[4].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN15
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN14
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN13
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN12
obj_y[3] => LessThan1.IN10
obj_y[4] => Add1.IN7
obj_y[4] => LessThan0.IN11
obj_y[5] => Add1.IN6
obj_y[5] => LessThan0.IN10
obj_y[6] => Add0.IN6
obj_y[7] => Add0.IN5
obj_y[8] => Add0.IN4
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[5].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[6].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN14
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN13
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN12
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN11
obj_y[3] => LessThan1.IN10
obj_y[4] => Add1.IN6
obj_y[4] => LessThan0.IN10
obj_y[5] => Add0.IN8
obj_y[6] => Add0.IN7
obj_y[7] => Add0.IN6
obj_y[8] => Add0.IN5
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[7].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[8].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN16
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN15
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN14
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN13
obj_y[3] => LessThan1.IN10
obj_y[4] => Add1.IN8
obj_y[4] => LessThan0.IN12
obj_y[5] => Add1.IN7
obj_y[5] => LessThan0.IN11
obj_y[6] => Add1.IN6
obj_y[6] => LessThan0.IN10
obj_y[7] => Add0.IN4
obj_y[8] => Add0.IN3
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[9].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[10].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN14
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN13
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN12
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN11
obj_y[3] => LessThan1.IN10
obj_y[4] => Add1.IN6
obj_y[4] => LessThan0.IN10
obj_y[5] => Add0.IN8
obj_y[6] => Add0.IN7
obj_y[7] => Add0.IN6
obj_y[8] => Add0.IN5
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[11].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[12].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN15
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN14
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN13
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN12
obj_y[3] => LessThan1.IN10
obj_y[4] => Add1.IN7
obj_y[4] => LessThan0.IN11
obj_y[5] => Add1.IN6
obj_y[5] => LessThan0.IN10
obj_y[6] => Add0.IN6
obj_y[7] => Add0.IN5
obj_y[8] => Add0.IN4
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[13].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[14].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN14
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN13
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN12
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN11
obj_y[3] => LessThan1.IN10
obj_y[4] => Add1.IN6
obj_y[4] => LessThan0.IN10
obj_y[5] => Add0.IN8
obj_y[6] => Add0.IN7
obj_y[7] => Add0.IN6
obj_y[8] => Add0.IN5
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line_table:u_line_table|jtcps1_obj_match:obj_matches[15].u_match
clk => match~reg0.CLK
tile_m[0] => LessThan2.IN8
tile_m[1] => LessThan2.IN7
tile_m[2] => LessThan2.IN6
tile_m[3] => LessThan2.IN5
vrender[0] => LessThan0.IN9
vrender[0] => LessThan1.IN9
vrender[1] => LessThan0.IN8
vrender[1] => LessThan1.IN8
vrender[2] => LessThan0.IN7
vrender[2] => LessThan1.IN7
vrender[3] => LessThan0.IN6
vrender[3] => LessThan1.IN6
vrender[4] => LessThan0.IN5
vrender[4] => LessThan1.IN5
vrender[5] => LessThan0.IN4
vrender[5] => LessThan1.IN4
vrender[6] => LessThan0.IN3
vrender[6] => LessThan1.IN3
vrender[7] => LessThan0.IN2
vrender[7] => LessThan1.IN2
vrender[8] => LessThan0.IN1
vrender[8] => LessThan1.IN1
obj_y[0] => LessThan0.IN13
obj_y[0] => LessThan1.IN13
obj_y[1] => LessThan0.IN12
obj_y[1] => LessThan1.IN12
obj_y[2] => LessThan0.IN11
obj_y[2] => LessThan1.IN11
obj_y[3] => LessThan0.IN10
obj_y[3] => LessThan1.IN10
obj_y[4] => Add0.IN10
obj_y[5] => Add0.IN9
obj_y[6] => Add0.IN8
obj_y[7] => Add0.IN7
obj_y[8] => Add0.IN6
match <= match~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_draw:u_draw
rst => rom_cs~reg0.ACLR
rst => st[0].ACLR
rst => st[1].ACLR
rst => st[2].ACLR
rst => st[3].ACLR
rst => st[4].ACLR
rst => st[5].ACLR
rst => st[6].ACLR
rst => st[7].ACLR
rst => st[8].ACLR
rst => st[9].ACLR
rst => st[10].ACLR
rst => st[11].ACLR
rst => st[12].ACLR
rst => st[13].ACLR
rst => st[14].ACLR
rst => st[15].ACLR
rst => st[16].ACLR
rst => st[17].ACLR
rst => st[18].ACLR
rst => st[19].ACLR
rst => st[20].ACLR
rst => st[21].ACLR
rst => st[22].ACLR
rst => st[23].ACLR
rst => st[24].ACLR
rst => st[25].ACLR
rst => st[26].ACLR
rst => st[27].ACLR
rst => st[28].ACLR
rst => st[29].ACLR
rst => st[30].ACLR
rst => st[31].ACLR
rst => buf_addr[0]~reg0.ACLR
rst => buf_addr[1]~reg0.ACLR
rst => buf_addr[2]~reg0.ACLR
rst => buf_addr[3]~reg0.ACLR
rst => buf_addr[4]~reg0.ACLR
rst => buf_addr[5]~reg0.ACLR
rst => buf_addr[6]~reg0.ACLR
rst => buf_addr[7]~reg0.ACLR
rst => buf_addr[8]~reg0.ACLR
rst => buf_data[0]~reg0.ACLR
rst => buf_data[1]~reg0.ACLR
rst => buf_data[2]~reg0.ACLR
rst => buf_data[3]~reg0.ACLR
rst => buf_data[4]~reg0.ACLR
rst => buf_data[5]~reg0.ACLR
rst => buf_data[6]~reg0.ACLR
rst => buf_data[7]~reg0.ACLR
rst => buf_data[8]~reg0.ACLR
rst => buf_wr~reg0.ACLR
rst => rom_half~reg0.ACLR
rst => rom_addr[0]~reg0.ACLR
rst => rom_addr[1]~reg0.ACLR
rst => rom_addr[2]~reg0.ACLR
rst => rom_addr[3]~reg0.ACLR
rst => rom_addr[4]~reg0.ACLR
rst => rom_addr[5]~reg0.ACLR
rst => rom_addr[6]~reg0.ACLR
rst => rom_addr[7]~reg0.ACLR
rst => rom_addr[8]~reg0.ACLR
rst => rom_addr[9]~reg0.ACLR
rst => rom_addr[10]~reg0.ACLR
rst => rom_addr[11]~reg0.ACLR
rst => rom_addr[12]~reg0.ACLR
rst => rom_addr[13]~reg0.ACLR
rst => rom_addr[14]~reg0.ACLR
rst => rom_addr[15]~reg0.ACLR
rst => rom_addr[16]~reg0.ACLR
rst => rom_addr[17]~reg0.ACLR
rst => rom_addr[18]~reg0.ACLR
rst => rom_addr[19]~reg0.ACLR
rst => table_addr[0]~reg0.ACLR
rst => table_addr[1]~reg0.ACLR
rst => table_addr[2]~reg0.ACLR
rst => table_addr[3]~reg0.ACLR
rst => table_addr[4]~reg0.ACLR
rst => table_addr[5]~reg0.ACLR
rst => table_addr[6]~reg0.ACLR
rst => table_addr[7]~reg0.ACLR
rst => table_addr[8]~reg0.ACLR
rst => wait_cycle[1].ENA
rst => wait_cycle[0].ENA
rst => pxl_data[0].ENA
rst => last_tile.ENA
rst => obj_attr[11].ENA
rst => obj_attr[10].ENA
rst => obj_attr[9].ENA
rst => obj_attr[8].ENA
rst => obj_attr[5].ENA
rst => obj_attr[4].ENA
rst => obj_attr[3].ENA
rst => obj_attr[2].ENA
rst => obj_attr[1].ENA
rst => obj_attr[0].ENA
rst => pxl_data[31].ENA
rst => pxl_data[30].ENA
rst => pxl_data[29].ENA
rst => pxl_data[28].ENA
rst => pxl_data[27].ENA
rst => pxl_data[26].ENA
rst => pxl_data[25].ENA
rst => pxl_data[24].ENA
rst => pxl_data[23].ENA
rst => pxl_data[22].ENA
rst => pxl_data[21].ENA
rst => pxl_data[20].ENA
rst => pxl_data[19].ENA
rst => pxl_data[18].ENA
rst => pxl_data[17].ENA
rst => pxl_data[16].ENA
rst => pxl_data[15].ENA
rst => pxl_data[14].ENA
rst => pxl_data[13].ENA
rst => pxl_data[12].ENA
rst => pxl_data[11].ENA
rst => pxl_data[10].ENA
rst => pxl_data[9].ENA
rst => pxl_data[8].ENA
rst => pxl_data[7].ENA
rst => pxl_data[6].ENA
rst => pxl_data[5].ENA
rst => pxl_data[4].ENA
rst => pxl_data[3].ENA
rst => pxl_data[2].ENA
rst => pxl_data[1].ENA
clk => pxl_data[0].CLK
clk => pxl_data[1].CLK
clk => pxl_data[2].CLK
clk => pxl_data[3].CLK
clk => pxl_data[4].CLK
clk => pxl_data[5].CLK
clk => pxl_data[6].CLK
clk => pxl_data[7].CLK
clk => pxl_data[8].CLK
clk => pxl_data[9].CLK
clk => pxl_data[10].CLK
clk => pxl_data[11].CLK
clk => pxl_data[12].CLK
clk => pxl_data[13].CLK
clk => pxl_data[14].CLK
clk => pxl_data[15].CLK
clk => pxl_data[16].CLK
clk => pxl_data[17].CLK
clk => pxl_data[18].CLK
clk => pxl_data[19].CLK
clk => pxl_data[20].CLK
clk => pxl_data[21].CLK
clk => pxl_data[22].CLK
clk => pxl_data[23].CLK
clk => pxl_data[24].CLK
clk => pxl_data[25].CLK
clk => pxl_data[26].CLK
clk => pxl_data[27].CLK
clk => pxl_data[28].CLK
clk => pxl_data[29].CLK
clk => pxl_data[30].CLK
clk => pxl_data[31].CLK
clk => obj_attr[0].CLK
clk => obj_attr[1].CLK
clk => obj_attr[2].CLK
clk => obj_attr[3].CLK
clk => obj_attr[4].CLK
clk => obj_attr[5].CLK
clk => obj_attr[8].CLK
clk => obj_attr[9].CLK
clk => obj_attr[10].CLK
clk => obj_attr[11].CLK
clk => last_tile.CLK
clk => wait_cycle[0].CLK
clk => wait_cycle[1].CLK
clk => rom_cs~reg0.CLK
clk => st[0].CLK
clk => st[1].CLK
clk => st[2].CLK
clk => st[3].CLK
clk => st[4].CLK
clk => st[5].CLK
clk => st[6].CLK
clk => st[7].CLK
clk => st[8].CLK
clk => st[9].CLK
clk => st[10].CLK
clk => st[11].CLK
clk => st[12].CLK
clk => st[13].CLK
clk => st[14].CLK
clk => st[15].CLK
clk => st[16].CLK
clk => st[17].CLK
clk => st[18].CLK
clk => st[19].CLK
clk => st[20].CLK
clk => st[21].CLK
clk => st[22].CLK
clk => st[23].CLK
clk => st[24].CLK
clk => st[25].CLK
clk => st[26].CLK
clk => st[27].CLK
clk => st[28].CLK
clk => st[29].CLK
clk => st[30].CLK
clk => st[31].CLK
clk => buf_addr[0]~reg0.CLK
clk => buf_addr[1]~reg0.CLK
clk => buf_addr[2]~reg0.CLK
clk => buf_addr[3]~reg0.CLK
clk => buf_addr[4]~reg0.CLK
clk => buf_addr[5]~reg0.CLK
clk => buf_addr[6]~reg0.CLK
clk => buf_addr[7]~reg0.CLK
clk => buf_addr[8]~reg0.CLK
clk => buf_data[0]~reg0.CLK
clk => buf_data[1]~reg0.CLK
clk => buf_data[2]~reg0.CLK
clk => buf_data[3]~reg0.CLK
clk => buf_data[4]~reg0.CLK
clk => buf_data[5]~reg0.CLK
clk => buf_data[6]~reg0.CLK
clk => buf_data[7]~reg0.CLK
clk => buf_data[8]~reg0.CLK
clk => buf_wr~reg0.CLK
clk => rom_half~reg0.CLK
clk => rom_addr[0]~reg0.CLK
clk => rom_addr[1]~reg0.CLK
clk => rom_addr[2]~reg0.CLK
clk => rom_addr[3]~reg0.CLK
clk => rom_addr[4]~reg0.CLK
clk => rom_addr[5]~reg0.CLK
clk => rom_addr[6]~reg0.CLK
clk => rom_addr[7]~reg0.CLK
clk => rom_addr[8]~reg0.CLK
clk => rom_addr[9]~reg0.CLK
clk => rom_addr[10]~reg0.CLK
clk => rom_addr[11]~reg0.CLK
clk => rom_addr[12]~reg0.CLK
clk => rom_addr[13]~reg0.CLK
clk => rom_addr[14]~reg0.CLK
clk => rom_addr[15]~reg0.CLK
clk => rom_addr[16]~reg0.CLK
clk => rom_addr[17]~reg0.CLK
clk => rom_addr[18]~reg0.CLK
clk => rom_addr[19]~reg0.CLK
clk => table_addr[0]~reg0.CLK
clk => table_addr[1]~reg0.CLK
clk => table_addr[2]~reg0.CLK
clk => table_addr[3]~reg0.CLK
clk => table_addr[4]~reg0.CLK
clk => table_addr[5]~reg0.CLK
clk => table_addr[6]~reg0.CLK
clk => table_addr[7]~reg0.CLK
clk => table_addr[8]~reg0.CLK
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => st.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => table_addr.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => wait_cycle.OUTPUTSELECT
start => last_tile.OUTPUTSELECT
table_addr[0] <= table_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[1] <= table_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[2] <= table_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[3] <= table_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[4] <= table_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[5] <= table_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[6] <= table_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[7] <= table_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_addr[8] <= table_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_data[0] => obj_attr.DATAB
table_data[0] => Add2.IN18
table_data[0] => rom_addr[4]~reg0.DATAIN
table_data[1] => obj_attr.DATAB
table_data[1] => Add2.IN17
table_data[1] => rom_addr[5]~reg0.DATAIN
table_data[2] => obj_attr.DATAB
table_data[2] => Add2.IN16
table_data[2] => rom_addr[6]~reg0.DATAIN
table_data[3] => obj_attr.DATAB
table_data[3] => Add2.IN15
table_data[3] => rom_addr[7]~reg0.DATAIN
table_data[4] => obj_attr.DATAB
table_data[4] => Add2.IN14
table_data[4] => rom_addr[8]~reg0.DATAIN
table_data[5] => obj_attr.DATAB
table_data[5] => Add2.IN13
table_data[5] => rom_addr[9]~reg0.DATAIN
table_data[6] => Add2.IN12
table_data[6] => rom_addr[10]~reg0.DATAIN
table_data[7] => Add2.IN11
table_data[7] => rom_addr[11]~reg0.DATAIN
table_data[8] => obj_attr.DATAB
table_data[8] => Add2.IN10
table_data[8] => rom_addr[12]~reg0.DATAIN
table_data[9] => obj_attr.DATAB
table_data[9] => rom_addr[13]~reg0.DATAIN
table_data[10] => obj_attr.DATAB
table_data[10] => rom_addr[14]~reg0.DATAIN
table_data[11] => obj_attr.DATAB
table_data[11] => rom_addr[15]~reg0.DATAIN
table_data[12] => rom_addr[16]~reg0.DATAIN
table_data[13] => rom_addr[17]~reg0.DATAIN
table_data[14] => rom_addr[18]~reg0.DATAIN
table_data[15] => rom_addr[19]~reg0.DATAIN
buf_addr[0] <= buf_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[1] <= buf_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[2] <= buf_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[3] <= buf_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[4] <= buf_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[5] <= buf_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[6] <= buf_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[7] <= buf_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_addr[8] <= buf_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[0] <= buf_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[1] <= buf_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[2] <= buf_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[3] <= buf_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[4] <= buf_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[5] <= buf_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[6] <= buf_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[7] <= buf_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_data[8] <= buf_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wr <= buf_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[0] <= rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= rom_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= rom_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= rom_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[11] <= rom_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[12] <= rom_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[13] <= rom_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[14] <= rom_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[15] <= rom_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[16] <= rom_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[17] <= rom_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[18] <= rom_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[19] <= rom_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_half <= rom_half~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => WideAnd0.IN0
rom_data[0] => pxl_data.DATAB
rom_data[1] => WideAnd0.IN1
rom_data[1] => pxl_data.DATAB
rom_data[2] => WideAnd0.IN2
rom_data[2] => pxl_data.DATAB
rom_data[3] => WideAnd0.IN3
rom_data[3] => pxl_data.DATAB
rom_data[4] => WideAnd0.IN4
rom_data[4] => pxl_data.DATAB
rom_data[5] => WideAnd0.IN5
rom_data[5] => pxl_data.DATAB
rom_data[6] => WideAnd0.IN6
rom_data[6] => pxl_data.DATAB
rom_data[7] => WideAnd0.IN7
rom_data[7] => pxl_data.DATAB
rom_data[8] => WideAnd0.IN8
rom_data[8] => pxl_data.DATAB
rom_data[9] => WideAnd0.IN9
rom_data[9] => pxl_data.DATAB
rom_data[10] => WideAnd0.IN10
rom_data[10] => pxl_data.DATAB
rom_data[11] => WideAnd0.IN11
rom_data[11] => pxl_data.DATAB
rom_data[12] => WideAnd0.IN12
rom_data[12] => pxl_data.DATAB
rom_data[13] => WideAnd0.IN13
rom_data[13] => pxl_data.DATAB
rom_data[14] => WideAnd0.IN14
rom_data[14] => pxl_data.DATAB
rom_data[15] => WideAnd0.IN15
rom_data[15] => pxl_data.DATAB
rom_data[16] => WideAnd0.IN16
rom_data[16] => pxl_data.DATAB
rom_data[17] => WideAnd0.IN17
rom_data[17] => pxl_data.DATAB
rom_data[18] => WideAnd0.IN18
rom_data[18] => pxl_data.DATAB
rom_data[19] => WideAnd0.IN19
rom_data[19] => pxl_data.DATAB
rom_data[20] => WideAnd0.IN20
rom_data[20] => pxl_data.DATAB
rom_data[21] => WideAnd0.IN21
rom_data[21] => pxl_data.DATAB
rom_data[22] => WideAnd0.IN22
rom_data[22] => pxl_data.DATAB
rom_data[23] => WideAnd0.IN23
rom_data[23] => pxl_data.DATAB
rom_data[24] => WideAnd0.IN24
rom_data[24] => pxl_data.DATAB
rom_data[25] => WideAnd0.IN25
rom_data[25] => pxl_data.DATAB
rom_data[26] => WideAnd0.IN26
rom_data[26] => pxl_data.DATAB
rom_data[27] => WideAnd0.IN27
rom_data[27] => pxl_data.DATAB
rom_data[28] => WideAnd0.IN28
rom_data[28] => pxl_data.DATAB
rom_data[29] => WideAnd0.IN29
rom_data[29] => pxl_data.DATAB
rom_data[30] => WideAnd0.IN30
rom_data[30] => pxl_data.DATAB
rom_data[31] => WideAnd0.IN31
rom_data[31] => pxl_data.DATAB
rom_cs <= rom_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => pxl_data.OUTPUTSELECT
rom_ok => rom_half.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => buf_addr.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT
rom_ok => st.OUTPUTSELECT


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line:u_line
clk => clk.IN2
pxl_cen => erase.DATAIN
pxl_cen => pxl[0]~reg0.ENA
pxl_cen => pxl[1]~reg0.ENA
pxl_cen => pxl[2]~reg0.ENA
pxl_cen => pxl[3]~reg0.ENA
pxl_cen => pxl[4]~reg0.ENA
pxl_cen => pxl[5]~reg0.ENA
pxl_cen => pxl[6]~reg0.ENA
pxl_cen => pxl[7]~reg0.ENA
pxl_cen => pxl[8]~reg0.ENA
pxl_cen => last_h[0].ENA
pxl_cen => last_h[1].ENA
pxl_cen => last_h[2].ENA
pxl_cen => last_h[3].ENA
pxl_cen => last_h[4].ENA
pxl_cen => last_h[5].ENA
pxl_cen => last_h[6].ENA
pxl_cen => last_h[7].ENA
pxl_cen => last_h[8].ENA
flip => hdf[0].IN0
flip => hdf[1].IN0
flip => hdf[2].IN0
flip => hdf[3].IN0
flip => hdf[4].IN0
flip => hdf[5].IN0
flip => hdf[6].IN0
flip => hdf[7].IN0
flip => hdf[8].IN0
hdump[0] => hdf[0].IN1
hdump[1] => hdf[1].IN1
hdump[2] => hdf[2].IN1
hdump[3] => hdf[3].IN1
hdump[4] => hdf[4].IN1
hdump[5] => hdf[5].IN1
hdump[6] => hdf[6].IN1
hdump[7] => hdf[7].IN1
hdump[8] => hdf[8].IN1
vdump => addr0[9].IN1
buf_addr[0] => addr0[0].IN1
buf_addr[1] => addr0[1].IN1
buf_addr[2] => addr0[2].IN1
buf_addr[3] => addr0[3].IN1
buf_addr[4] => addr0[4].IN1
buf_addr[5] => addr0[5].IN1
buf_addr[6] => addr0[6].IN1
buf_addr[7] => addr0[7].IN1
buf_addr[8] => addr0[8].IN1
buf_data[0] => buf_data[0].IN1
buf_data[1] => buf_data[1].IN1
buf_data[2] => buf_data[2].IN1
buf_data[3] => buf_data[3].IN1
buf_data[4] => buf_data[4].IN1
buf_data[5] => buf_data[5].IN1
buf_data[6] => buf_data[6].IN1
buf_data[7] => buf_data[7].IN1
buf_data[8] => buf_data[8].IN1
buf_wr => comb.IN1
pxl[0] <= pxl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[1] <= pxl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[2] <= pxl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[3] <= pxl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[4] <= pxl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[5] <= pxl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[6] <= pxl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[7] <= pxl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxl[8] <= pxl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_obj:u_obj|jtcps1_obj_line:u_line|jtframe_dual_ram:u_line
clk0 => mem.we_a.CLK
clk0 => mem.waddr_a[9].CLK
clk0 => mem.waddr_a[8].CLK
clk0 => mem.waddr_a[7].CLK
clk0 => mem.waddr_a[6].CLK
clk0 => mem.waddr_a[5].CLK
clk0 => mem.waddr_a[4].CLK
clk0 => mem.waddr_a[3].CLK
clk0 => mem.waddr_a[2].CLK
clk0 => mem.waddr_a[1].CLK
clk0 => mem.waddr_a[0].CLK
clk0 => mem.data_a[8].CLK
clk0 => mem.data_a[7].CLK
clk0 => mem.data_a[6].CLK
clk0 => mem.data_a[5].CLK
clk0 => mem.data_a[4].CLK
clk0 => mem.data_a[3].CLK
clk0 => mem.data_a[2].CLK
clk0 => mem.data_a[1].CLK
clk0 => mem.data_a[0].CLK
clk0 => q0[0]~reg0.CLK
clk0 => q0[1]~reg0.CLK
clk0 => q0[2]~reg0.CLK
clk0 => q0[3]~reg0.CLK
clk0 => q0[4]~reg0.CLK
clk0 => q0[5]~reg0.CLK
clk0 => q0[6]~reg0.CLK
clk0 => q0[7]~reg0.CLK
clk0 => q0[8]~reg0.CLK
clk0 => mem.CLK0
clk1 => mem.we_b.CLK
clk1 => mem.waddr_b[9].CLK
clk1 => mem.waddr_b[8].CLK
clk1 => mem.waddr_b[7].CLK
clk1 => mem.waddr_b[6].CLK
clk1 => mem.waddr_b[5].CLK
clk1 => mem.waddr_b[4].CLK
clk1 => mem.waddr_b[3].CLK
clk1 => mem.waddr_b[2].CLK
clk1 => mem.waddr_b[1].CLK
clk1 => mem.waddr_b[0].CLK
clk1 => mem.data_b[8].CLK
clk1 => mem.data_b[7].CLK
clk1 => mem.data_b[6].CLK
clk1 => mem.data_b[5].CLK
clk1 => mem.data_b[4].CLK
clk1 => mem.data_b[3].CLK
clk1 => mem.data_b[2].CLK
clk1 => mem.data_b[1].CLK
clk1 => mem.data_b[0].CLK
clk1 => q1[0]~reg0.CLK
clk1 => q1[1]~reg0.CLK
clk1 => q1[2]~reg0.CLK
clk1 => q1[3]~reg0.CLK
clk1 => q1[4]~reg0.CLK
clk1 => q1[5]~reg0.CLK
clk1 => q1[6]~reg0.CLK
clk1 => q1[7]~reg0.CLK
clk1 => q1[8]~reg0.CLK
clk1 => mem.PORTBCLK0
data0[0] => mem.data_a[0].DATAIN
data0[0] => mem.DATAIN
data0[1] => mem.data_a[1].DATAIN
data0[1] => mem.DATAIN1
data0[2] => mem.data_a[2].DATAIN
data0[2] => mem.DATAIN2
data0[3] => mem.data_a[3].DATAIN
data0[3] => mem.DATAIN3
data0[4] => mem.data_a[4].DATAIN
data0[4] => mem.DATAIN4
data0[5] => mem.data_a[5].DATAIN
data0[5] => mem.DATAIN5
data0[6] => mem.data_a[6].DATAIN
data0[6] => mem.DATAIN6
data0[7] => mem.data_a[7].DATAIN
data0[7] => mem.DATAIN7
data0[8] => mem.data_a[8].DATAIN
data0[8] => mem.DATAIN8
addr0[0] => mem.waddr_a[0].DATAIN
addr0[0] => mem.WADDR
addr0[0] => mem.RADDR
addr0[1] => mem.waddr_a[1].DATAIN
addr0[1] => mem.WADDR1
addr0[1] => mem.RADDR1
addr0[2] => mem.waddr_a[2].DATAIN
addr0[2] => mem.WADDR2
addr0[2] => mem.RADDR2
addr0[3] => mem.waddr_a[3].DATAIN
addr0[3] => mem.WADDR3
addr0[3] => mem.RADDR3
addr0[4] => mem.waddr_a[4].DATAIN
addr0[4] => mem.WADDR4
addr0[4] => mem.RADDR4
addr0[5] => mem.waddr_a[5].DATAIN
addr0[5] => mem.WADDR5
addr0[5] => mem.RADDR5
addr0[6] => mem.waddr_a[6].DATAIN
addr0[6] => mem.WADDR6
addr0[6] => mem.RADDR6
addr0[7] => mem.waddr_a[7].DATAIN
addr0[7] => mem.WADDR7
addr0[7] => mem.RADDR7
addr0[8] => mem.waddr_a[8].DATAIN
addr0[8] => mem.WADDR8
addr0[8] => mem.RADDR8
addr0[9] => mem.waddr_a[9].DATAIN
addr0[9] => mem.WADDR9
addr0[9] => mem.RADDR9
we0 => mem.we_a.DATAIN
we0 => mem.WE
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] => mem.data_b[0].DATAIN
data1[0] => mem.PORTBDATAIN
data1[1] => mem.data_b[1].DATAIN
data1[1] => mem.PORTBDATAIN1
data1[2] => mem.data_b[2].DATAIN
data1[2] => mem.PORTBDATAIN2
data1[3] => mem.data_b[3].DATAIN
data1[3] => mem.PORTBDATAIN3
data1[4] => mem.data_b[4].DATAIN
data1[4] => mem.PORTBDATAIN4
data1[5] => mem.data_b[5].DATAIN
data1[5] => mem.PORTBDATAIN5
data1[6] => mem.data_b[6].DATAIN
data1[6] => mem.PORTBDATAIN6
data1[7] => mem.data_b[7].DATAIN
data1[7] => mem.PORTBDATAIN7
data1[8] => mem.data_b[8].DATAIN
data1[8] => mem.PORTBDATAIN8
addr1[0] => mem.waddr_b[0].DATAIN
addr1[0] => mem.PORTBWADDR
addr1[0] => mem.PORTBRADDR
addr1[1] => mem.waddr_b[1].DATAIN
addr1[1] => mem.PORTBWADDR1
addr1[1] => mem.PORTBRADDR1
addr1[2] => mem.waddr_b[2].DATAIN
addr1[2] => mem.PORTBWADDR2
addr1[2] => mem.PORTBRADDR2
addr1[3] => mem.waddr_b[3].DATAIN
addr1[3] => mem.PORTBWADDR3
addr1[3] => mem.PORTBRADDR3
addr1[4] => mem.waddr_b[4].DATAIN
addr1[4] => mem.PORTBWADDR4
addr1[4] => mem.PORTBRADDR4
addr1[5] => mem.waddr_b[5].DATAIN
addr1[5] => mem.PORTBWADDR5
addr1[5] => mem.PORTBRADDR5
addr1[6] => mem.waddr_b[6].DATAIN
addr1[6] => mem.PORTBWADDR6
addr1[6] => mem.PORTBRADDR6
addr1[7] => mem.waddr_b[7].DATAIN
addr1[7] => mem.PORTBWADDR7
addr1[7] => mem.PORTBRADDR7
addr1[8] => mem.waddr_b[8].DATAIN
addr1[8] => mem.PORTBWADDR8
addr1[8] => mem.PORTBRADDR8
addr1[9] => mem.waddr_b[9].DATAIN
addr1[9] => mem.PORTBWADDR9
addr1[9] => mem.PORTBRADDR9
we1 => mem.we_b.DATAIN
we1 => mem.PORTBWE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_colmix:u_colmix
rst => blue[0]~reg0.ACLR
rst => blue[1]~reg0.ACLR
rst => blue[2]~reg0.ACLR
rst => blue[3]~reg0.ACLR
rst => blue[4]~reg0.ACLR
rst => blue[5]~reg0.ACLR
rst => blue[6]~reg0.ACLR
rst => blue[7]~reg0.ACLR
rst => green[0]~reg0.ACLR
rst => green[1]~reg0.ACLR
rst => green[2]~reg0.ACLR
rst => green[3]~reg0.ACLR
rst => green[4]~reg0.ACLR
rst => green[5]~reg0.ACLR
rst => green[6]~reg0.ACLR
rst => green[7]~reg0.ACLR
rst => red[0]~reg0.ACLR
rst => red[1]~reg0.ACLR
rst => red[2]~reg0.ACLR
rst => red[3]~reg0.ACLR
rst => red[4]~reg0.ACLR
rst => red[5]~reg0.ACLR
rst => red[6]~reg0.ACLR
rst => red[7]~reg0.ACLR
rst => mul_b[2].ACLR
rst => mul_b[3].ACLR
rst => mul_b[4].ACLR
rst => mul_b[5].ACLR
rst => mul_b[6].ACLR
rst => mul_b[7].ACLR
rst => mul_g[2].ACLR
rst => mul_g[3].ACLR
rst => mul_g[4].ACLR
rst => mul_g[5].ACLR
rst => mul_g[6].ACLR
rst => mul_g[7].ACLR
rst => mul_r[2].ACLR
rst => mul_r[3].ACLR
rst => mul_r[4].ACLR
rst => mul_r[5].ACLR
rst => mul_r[6].ACLR
rst => mul_r[7].ACLR
rst => dly_r[3].ENA
rst => dly_r[2].ENA
rst => dly_r[1].ENA
rst => dly_r[0].ENA
rst => dly_g[3].ENA
rst => dly_g[2].ENA
rst => dly_g[1].ENA
rst => dly_g[0].ENA
rst => dly_b[3].ENA
rst => dly_b[2].ENA
rst => dly_b[1].ENA
rst => dly_b[0].ENA
clk => clk.IN1
pxl_cen => pxl_cen.IN1
VB => VB.IN1
HB => HB.IN1
LVBL_dly <= LVBL_dly~reg0.DB_MAX_OUTPUT_PORT_TYPE
LHBL_dly <= LHBL_dly~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[0] => comb.IN1
gfx_en[1] => comb.IN1
gfx_en[2] => comb.IN1
gfx_en[3] => obj_mask[0].IN0
gfx_en[3] => obj_mask[1].IN0
gfx_en[3] => obj_mask[2].IN0
gfx_en[3] => obj_mask[3].IN0
scr1_pxl[0] => scr1_mask[0].IN1
scr1_pxl[1] => scr1_mask[1].IN1
scr1_pxl[2] => scr1_mask[2].IN1
scr1_pxl[3] => scr1_mask[3].IN1
scr1_pxl[4] => layer_mux.DATAB
scr1_pxl[4] => layer_mux.DATAB
scr1_pxl[4] => layer_mux.DATAB
scr1_pxl[4] => layer_mux.DATAB
scr1_pxl[5] => layer_mux.DATAB
scr1_pxl[5] => layer_mux.DATAB
scr1_pxl[5] => layer_mux.DATAB
scr1_pxl[5] => layer_mux.DATAB
scr1_pxl[6] => layer_mux.DATAB
scr1_pxl[6] => layer_mux.DATAB
scr1_pxl[6] => layer_mux.DATAB
scr1_pxl[6] => layer_mux.DATAB
scr1_pxl[7] => layer_mux.DATAB
scr1_pxl[7] => layer_mux.DATAB
scr1_pxl[7] => layer_mux.DATAB
scr1_pxl[7] => layer_mux.DATAB
scr1_pxl[8] => layer_mux.DATAB
scr1_pxl[8] => layer_mux.DATAB
scr1_pxl[8] => layer_mux.DATAB
scr1_pxl[8] => layer_mux.DATAB
scr1_pxl[9] => layer_mux.DATAB
scr1_pxl[9] => layer_mux.DATAB
scr1_pxl[9] => layer_mux.DATAB
scr1_pxl[9] => layer_mux.DATAB
scr1_pxl[10] => layer_mux.DATAB
scr1_pxl[10] => layer_mux.DATAB
scr1_pxl[10] => layer_mux.DATAB
scr1_pxl[10] => layer_mux.DATAB
scr2_pxl[0] => scr2_mask[0].IN1
scr2_pxl[1] => scr2_mask[1].IN1
scr2_pxl[2] => scr2_mask[2].IN1
scr2_pxl[3] => scr2_mask[3].IN1
scr2_pxl[4] => layer_mux.DATAB
scr2_pxl[4] => layer_mux.DATAB
scr2_pxl[4] => layer_mux.DATAB
scr2_pxl[4] => layer_mux.DATAB
scr2_pxl[5] => layer_mux.DATAB
scr2_pxl[5] => layer_mux.DATAB
scr2_pxl[5] => layer_mux.DATAB
scr2_pxl[5] => layer_mux.DATAB
scr2_pxl[6] => layer_mux.DATAB
scr2_pxl[6] => layer_mux.DATAB
scr2_pxl[6] => layer_mux.DATAB
scr2_pxl[6] => layer_mux.DATAB
scr2_pxl[7] => layer_mux.DATAB
scr2_pxl[7] => layer_mux.DATAB
scr2_pxl[7] => layer_mux.DATAB
scr2_pxl[7] => layer_mux.DATAB
scr2_pxl[8] => layer_mux.DATAB
scr2_pxl[8] => layer_mux.DATAB
scr2_pxl[8] => layer_mux.DATAB
scr2_pxl[8] => layer_mux.DATAB
scr2_pxl[9] => layer_mux.DATAB
scr2_pxl[9] => layer_mux.DATAB
scr2_pxl[9] => layer_mux.DATAB
scr2_pxl[9] => layer_mux.DATAB
scr2_pxl[10] => layer_mux.DATAB
scr2_pxl[10] => layer_mux.DATAB
scr2_pxl[10] => layer_mux.DATAB
scr2_pxl[10] => layer_mux.DATAB
scr3_pxl[0] => scr3_mask[0].IN1
scr3_pxl[1] => scr3_mask[1].IN1
scr3_pxl[2] => scr3_mask[2].IN1
scr3_pxl[3] => scr3_mask[3].IN1
scr3_pxl[4] => layer_mux.DATAB
scr3_pxl[4] => layer_mux.DATAB
scr3_pxl[4] => layer_mux.DATAB
scr3_pxl[4] => layer_mux.DATAB
scr3_pxl[5] => layer_mux.DATAB
scr3_pxl[5] => layer_mux.DATAB
scr3_pxl[5] => layer_mux.DATAB
scr3_pxl[5] => layer_mux.DATAB
scr3_pxl[6] => layer_mux.DATAB
scr3_pxl[6] => layer_mux.DATAB
scr3_pxl[6] => layer_mux.DATAB
scr3_pxl[6] => layer_mux.DATAB
scr3_pxl[7] => layer_mux.DATAB
scr3_pxl[7] => layer_mux.DATAB
scr3_pxl[7] => layer_mux.DATAB
scr3_pxl[7] => layer_mux.DATAB
scr3_pxl[8] => layer_mux.DATAB
scr3_pxl[8] => layer_mux.DATAB
scr3_pxl[8] => layer_mux.DATAB
scr3_pxl[8] => layer_mux.DATAB
scr3_pxl[9] => layer_mux.DATAB
scr3_pxl[9] => layer_mux.DATAB
scr3_pxl[9] => layer_mux.DATAB
scr3_pxl[9] => layer_mux.DATAB
scr3_pxl[10] => layer_mux.DATAB
scr3_pxl[10] => layer_mux.DATAB
scr3_pxl[10] => layer_mux.DATAB
scr3_pxl[10] => layer_mux.DATAB
star0_pxl[0] => sta0_mask[0].IN1
star0_pxl[1] => sta0_mask[1].IN1
star0_pxl[2] => sta0_mask[2].IN1
star0_pxl[3] => sta0_mask[3].IN1
star0_pxl[4] => lyr4[4].DATAIN
star0_pxl[5] => lyr4[5].DATAIN
star0_pxl[6] => lyr4[6].DATAIN
star0_pxl[7] => lyr4[7].DATAIN
star0_pxl[8] => lyr4[8].DATAIN
star1_pxl[0] => sta1_mask[0].IN1
star1_pxl[1] => sta1_mask[1].IN1
star1_pxl[2] => sta1_mask[2].IN1
star1_pxl[3] => sta1_mask[3].IN1
star1_pxl[4] => lyr5[4].DATAIN
star1_pxl[5] => lyr5[5].DATAIN
star1_pxl[6] => lyr5[6].DATAIN
star1_pxl[7] => lyr5[7].DATAIN
star1_pxl[8] => lyr5[8].DATAIN
obj_pxl[0] => obj_mask[0].IN1
obj_pxl[1] => obj_mask[1].IN1
obj_pxl[2] => obj_mask[2].IN1
obj_pxl[3] => obj_mask[3].IN1
obj_pxl[4] => layer_mux.DATAB
obj_pxl[4] => layer_mux.DATAB
obj_pxl[4] => layer_mux.DATAB
obj_pxl[4] => layer_mux.DATAB
obj_pxl[5] => layer_mux.DATAB
obj_pxl[5] => layer_mux.DATAB
obj_pxl[5] => layer_mux.DATAB
obj_pxl[5] => layer_mux.DATAB
obj_pxl[6] => layer_mux.DATAB
obj_pxl[6] => layer_mux.DATAB
obj_pxl[6] => layer_mux.DATAB
obj_pxl[6] => layer_mux.DATAB
obj_pxl[7] => layer_mux.DATAB
obj_pxl[7] => layer_mux.DATAB
obj_pxl[7] => layer_mux.DATAB
obj_pxl[7] => layer_mux.DATAB
obj_pxl[8] => layer_mux.DATAB
obj_pxl[8] => layer_mux.DATAB
obj_pxl[8] => layer_mux.DATAB
obj_pxl[8] => layer_mux.DATAB
layer_ctrl[0] => comb.IN0
layer_ctrl[0] => comb.IN0
layer_ctrl[0] => comb.IN0
layer_ctrl[0] => comb.IN0
layer_ctrl[0] => comb.IN0
layer_ctrl[1] => comb.IN0
layer_ctrl[1] => comb.IN0
layer_ctrl[1] => comb.IN0
layer_ctrl[1] => comb.IN0
layer_ctrl[1] => comb.IN0
layer_ctrl[2] => comb.IN0
layer_ctrl[2] => comb.IN0
layer_ctrl[2] => comb.IN0
layer_ctrl[2] => comb.IN0
layer_ctrl[2] => comb.IN0
layer_ctrl[3] => comb.IN0
layer_ctrl[3] => comb.IN0
layer_ctrl[3] => comb.IN0
layer_ctrl[3] => comb.IN0
layer_ctrl[3] => comb.IN0
layer_ctrl[4] => comb.IN0
layer_ctrl[4] => comb.IN0
layer_ctrl[4] => comb.IN0
layer_ctrl[4] => comb.IN0
layer_ctrl[4] => comb.IN0
layer_ctrl[5] => comb.IN0
layer_ctrl[5] => comb.IN0
layer_ctrl[5] => comb.IN0
layer_ctrl[5] => comb.IN0
layer_ctrl[5] => comb.IN0
layer_ctrl[6] => Equal0.IN1
layer_ctrl[6] => Equal1.IN0
layer_ctrl[6] => Equal2.IN1
layer_ctrl[6] => Equal3.IN1
layer_ctrl[7] => Equal0.IN0
layer_ctrl[7] => Equal1.IN1
layer_ctrl[7] => Equal2.IN0
layer_ctrl[7] => Equal3.IN0
layer_ctrl[8] => Equal4.IN1
layer_ctrl[8] => Equal5.IN0
layer_ctrl[8] => Equal6.IN1
layer_ctrl[8] => Equal7.IN1
layer_ctrl[9] => Equal4.IN0
layer_ctrl[9] => Equal5.IN1
layer_ctrl[9] => Equal6.IN0
layer_ctrl[9] => Equal7.IN0
layer_ctrl[10] => Equal8.IN1
layer_ctrl[10] => Equal9.IN0
layer_ctrl[10] => Equal10.IN1
layer_ctrl[10] => Equal11.IN1
layer_ctrl[11] => Equal8.IN0
layer_ctrl[11] => Equal9.IN1
layer_ctrl[11] => Equal10.IN0
layer_ctrl[11] => Equal11.IN0
layer_ctrl[12] => Equal12.IN1
layer_ctrl[12] => Equal13.IN0
layer_ctrl[12] => Equal14.IN1
layer_ctrl[12] => Equal15.IN1
layer_ctrl[13] => Equal12.IN0
layer_ctrl[13] => Equal13.IN1
layer_ctrl[13] => Equal14.IN0
layer_ctrl[13] => Equal15.IN0
layer_ctrl[14] => ~NO_FANOUT~
layer_ctrl[15] => ~NO_FANOUT~
layer_mask0[0] => comb.IN1
layer_mask0[1] => comb.IN1
layer_mask0[2] => comb.IN1
layer_mask0[3] => comb.IN1
layer_mask0[4] => comb.IN1
layer_mask0[5] => comb.IN1
layer_mask0[6] => ~NO_FANOUT~
layer_mask0[7] => ~NO_FANOUT~
layer_mask1[0] => comb.IN1
layer_mask1[1] => comb.IN1
layer_mask1[2] => comb.IN1
layer_mask1[3] => comb.IN1
layer_mask1[4] => comb.IN1
layer_mask1[5] => comb.IN1
layer_mask1[6] => ~NO_FANOUT~
layer_mask1[7] => ~NO_FANOUT~
layer_mask2[0] => comb.IN1
layer_mask2[1] => comb.IN1
layer_mask2[2] => comb.IN1
layer_mask2[3] => comb.IN1
layer_mask2[4] => comb.IN1
layer_mask2[5] => comb.IN1
layer_mask2[6] => ~NO_FANOUT~
layer_mask2[7] => ~NO_FANOUT~
layer_mask3[0] => comb.IN1
layer_mask3[1] => comb.IN1
layer_mask3[2] => comb.IN1
layer_mask3[3] => comb.IN1
layer_mask3[4] => comb.IN1
layer_mask3[5] => comb.IN1
layer_mask3[6] => ~NO_FANOUT~
layer_mask3[7] => ~NO_FANOUT~
layer_mask4[0] => comb.IN1
layer_mask4[1] => comb.IN1
layer_mask4[2] => comb.IN1
layer_mask4[3] => comb.IN1
layer_mask4[4] => comb.IN1
layer_mask4[5] => comb.IN1
layer_mask4[6] => ~NO_FANOUT~
layer_mask4[7] => ~NO_FANOUT~
prio0[0] => Mux0.IN15
prio0[1] => Mux0.IN14
prio0[2] => Mux0.IN13
prio0[3] => Mux0.IN12
prio0[4] => Mux0.IN11
prio0[5] => Mux0.IN10
prio0[6] => Mux0.IN9
prio0[7] => Mux0.IN8
prio0[8] => Mux0.IN7
prio0[9] => Mux0.IN6
prio0[10] => Mux0.IN5
prio0[11] => Mux0.IN4
prio0[12] => Mux0.IN3
prio0[13] => Mux0.IN2
prio0[14] => Mux0.IN1
prio0[15] => Mux0.IN0
prio1[0] => Mux1.IN15
prio1[1] => Mux1.IN14
prio1[2] => Mux1.IN13
prio1[3] => Mux1.IN12
prio1[4] => Mux1.IN11
prio1[5] => Mux1.IN10
prio1[6] => Mux1.IN9
prio1[7] => Mux1.IN8
prio1[8] => Mux1.IN7
prio1[9] => Mux1.IN6
prio1[10] => Mux1.IN5
prio1[11] => Mux1.IN4
prio1[12] => Mux1.IN3
prio1[13] => Mux1.IN2
prio1[14] => Mux1.IN1
prio1[15] => Mux1.IN0
prio2[0] => Mux2.IN15
prio2[1] => Mux2.IN14
prio2[2] => Mux2.IN13
prio2[3] => Mux2.IN12
prio2[4] => Mux2.IN11
prio2[5] => Mux2.IN10
prio2[6] => Mux2.IN9
prio2[7] => Mux2.IN8
prio2[8] => Mux2.IN7
prio2[9] => Mux2.IN6
prio2[10] => Mux2.IN5
prio2[11] => Mux2.IN4
prio2[12] => Mux2.IN3
prio2[13] => Mux2.IN2
prio2[14] => Mux2.IN1
prio2[15] => Mux2.IN0
prio3[0] => Mux3.IN15
prio3[1] => Mux3.IN14
prio3[2] => Mux3.IN13
prio3[3] => Mux3.IN12
prio3[4] => Mux3.IN11
prio3[5] => Mux3.IN10
prio3[6] => Mux3.IN9
prio3[7] => Mux3.IN8
prio3[8] => Mux3.IN7
prio3[9] => Mux3.IN6
prio3[10] => Mux3.IN5
prio3[11] => Mux3.IN4
prio3[12] => Mux3.IN3
prio3[13] => Mux3.IN2
prio3[14] => Mux3.IN1
prio3[15] => Mux3.IN0
pal_addr[0] <= pxl[0].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[1] <= pxl[1].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[2] <= pxl[2].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[3] <= pxl[3].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[4] <= pxl[4].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[5] <= pxl[5].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[6] <= pxl[6].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[7] <= pxl[7].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[8] <= pxl[8].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[9] <= pxl[9].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[10] <= pxl[10].DB_MAX_OUTPUT_PORT_TYPE
pal_addr[11] <= pxl[11].DB_MAX_OUTPUT_PORT_TYPE
pal_raw[0] => Mult2.IN3
pal_raw[0] => dly_b[0].DATAIN
pal_raw[1] => Mult2.IN2
pal_raw[1] => dly_b[1].DATAIN
pal_raw[2] => Mult2.IN1
pal_raw[2] => dly_b[2].DATAIN
pal_raw[3] => Mult2.IN0
pal_raw[3] => dly_b[3].DATAIN
pal_raw[4] => Mult1.IN3
pal_raw[4] => dly_g[0].DATAIN
pal_raw[5] => Mult1.IN2
pal_raw[5] => dly_g[1].DATAIN
pal_raw[6] => Mult1.IN1
pal_raw[6] => dly_g[2].DATAIN
pal_raw[7] => Mult1.IN0
pal_raw[7] => dly_g[3].DATAIN
pal_raw[8] => Mult0.IN3
pal_raw[8] => dly_r[0].DATAIN
pal_raw[9] => Mult0.IN2
pal_raw[9] => dly_r[1].DATAIN
pal_raw[10] => Mult0.IN1
pal_raw[10] => dly_r[2].DATAIN
pal_raw[11] => Mult0.IN0
pal_raw[11] => dly_r[3].DATAIN
pal_raw[12] => Mult0.IN7
pal_raw[12] => Mult1.IN7
pal_raw[12] => Mult2.IN7
pal_raw[13] => Mult0.IN6
pal_raw[13] => Mult1.IN6
pal_raw[13] => Mult2.IN6
pal_raw[14] => Mult0.IN5
pal_raw[14] => Mult1.IN5
pal_raw[14] => Mult2.IN5
pal_raw[15] => Mult0.IN4
pal_raw[15] => Mult1.IN4
pal_raw[15] => Mult2.IN4
red[0] <= red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_video:u_video|jtcps1_colmix:u_colmix|jtframe_sh:u_sh
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk_en => bits[1][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
drop[0] <= bits[0][2].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][2].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound
rst => rst.IN2
clk => clk.IN8
snd_latch0[0] => cmd_latch.DATAB
snd_latch0[1] => cmd_latch.DATAB
snd_latch0[2] => cmd_latch.DATAB
snd_latch0[3] => cmd_latch.DATAB
snd_latch0[4] => cmd_latch.DATAB
snd_latch0[5] => cmd_latch.DATAB
snd_latch0[6] => cmd_latch.DATAB
snd_latch0[7] => cmd_latch.DATAB
snd_latch1[0] => cmd_latch.DATAA
snd_latch1[1] => cmd_latch.DATAA
snd_latch1[2] => cmd_latch.DATAA
snd_latch1[3] => cmd_latch.DATAA
snd_latch1[4] => cmd_latch.DATAA
snd_latch1[5] => cmd_latch.DATAA
snd_latch1[6] => cmd_latch.DATAA
snd_latch1[7] => cmd_latch.DATAA
enable_adpcm => pcmgain[6].IN2
enable_adpcm => pcmgain[5].IN2
enable_adpcm => pcmgain[4].IN2
enable_fm => fmgain[4].IN2
rom_addr[0] <= rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= rom_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= rom_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= rom_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[11] <= rom_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[12] <= rom_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[13] <= rom_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[14] <= rom_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[15] <= rom_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_cs <= rom_cs.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => mem_latch.DATAA
rom_data[1] => mem_latch.DATAA
rom_data[2] => mem_latch.DATAA
rom_data[3] => mem_latch.DATAA
rom_data[4] => mem_latch.DATAA
rom_data[5] => mem_latch.DATAA
rom_data[6] => mem_latch.DATAA
rom_data[7] => mem_latch.DATAA
rom_ok => comb.IN1
rom_ok => rom_ok2.DATAIN
adpcm_addr[0] <= jt6295:u_adpcm.rom_addr
adpcm_addr[1] <= jt6295:u_adpcm.rom_addr
adpcm_addr[2] <= jt6295:u_adpcm.rom_addr
adpcm_addr[3] <= jt6295:u_adpcm.rom_addr
adpcm_addr[4] <= jt6295:u_adpcm.rom_addr
adpcm_addr[5] <= jt6295:u_adpcm.rom_addr
adpcm_addr[6] <= jt6295:u_adpcm.rom_addr
adpcm_addr[7] <= jt6295:u_adpcm.rom_addr
adpcm_addr[8] <= jt6295:u_adpcm.rom_addr
adpcm_addr[9] <= jt6295:u_adpcm.rom_addr
adpcm_addr[10] <= jt6295:u_adpcm.rom_addr
adpcm_addr[11] <= jt6295:u_adpcm.rom_addr
adpcm_addr[12] <= jt6295:u_adpcm.rom_addr
adpcm_addr[13] <= jt6295:u_adpcm.rom_addr
adpcm_addr[14] <= jt6295:u_adpcm.rom_addr
adpcm_addr[15] <= jt6295:u_adpcm.rom_addr
adpcm_addr[16] <= jt6295:u_adpcm.rom_addr
adpcm_addr[17] <= jt6295:u_adpcm.rom_addr
adpcm_cs <= <VCC>
adpcm_data[0] => adpcm_data[0].IN1
adpcm_data[1] => adpcm_data[1].IN1
adpcm_data[2] => adpcm_data[2].IN1
adpcm_data[3] => adpcm_data[3].IN1
adpcm_data[4] => adpcm_data[4].IN1
adpcm_data[5] => adpcm_data[5].IN1
adpcm_data[6] => adpcm_data[6].IN1
adpcm_data[7] => adpcm_data[7].IN1
adpcm_ok => adpcm_ok.IN1
left[0] <= jtframe_mixer:u_left.mixed
left[1] <= jtframe_mixer:u_left.mixed
left[2] <= jtframe_mixer:u_left.mixed
left[3] <= jtframe_mixer:u_left.mixed
left[4] <= jtframe_mixer:u_left.mixed
left[5] <= jtframe_mixer:u_left.mixed
left[6] <= jtframe_mixer:u_left.mixed
left[7] <= jtframe_mixer:u_left.mixed
left[8] <= jtframe_mixer:u_left.mixed
left[9] <= jtframe_mixer:u_left.mixed
left[10] <= jtframe_mixer:u_left.mixed
left[11] <= jtframe_mixer:u_left.mixed
left[12] <= jtframe_mixer:u_left.mixed
left[13] <= jtframe_mixer:u_left.mixed
left[14] <= jtframe_mixer:u_left.mixed
left[15] <= jtframe_mixer:u_left.mixed
right[0] <= jtframe_mixer:u_right.mixed
right[1] <= jtframe_mixer:u_right.mixed
right[2] <= jtframe_mixer:u_right.mixed
right[3] <= jtframe_mixer:u_right.mixed
right[4] <= jtframe_mixer:u_right.mixed
right[5] <= jtframe_mixer:u_right.mixed
right[6] <= jtframe_mixer:u_right.mixed
right[7] <= jtframe_mixer:u_right.mixed
right[8] <= jtframe_mixer:u_right.mixed
right[9] <= jtframe_mixer:u_right.mixed
right[10] <= jtframe_mixer:u_right.mixed
right[11] <= jtframe_mixer:u_right.mixed
right[12] <= jtframe_mixer:u_right.mixed
right[13] <= jtframe_mixer:u_right.mixed
right[14] <= jtframe_mixer:u_right.mixed
right[15] <= jtframe_mixer:u_right.mixed
sample <= jt51:u_jt51.sample


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_mixer:u_left
clk => mixed[0]~reg0.CLK
clk => mixed[1]~reg0.CLK
clk => mixed[2]~reg0.CLK
clk => mixed[3]~reg0.CLK
clk => mixed[4]~reg0.CLK
clk => mixed[5]~reg0.CLK
clk => mixed[6]~reg0.CLK
clk => mixed[7]~reg0.CLK
clk => mixed[8]~reg0.CLK
clk => mixed[9]~reg0.CLK
clk => mixed[10]~reg0.CLK
clk => mixed[11]~reg0.CLK
clk => mixed[12]~reg0.CLK
clk => mixed[13]~reg0.CLK
clk => mixed[14]~reg0.CLK
clk => mixed[15]~reg0.CLK
clk => limited[0].CLK
clk => limited[1].CLK
clk => limited[2].CLK
clk => limited[3].CLK
clk => limited[4].CLK
clk => limited[5].CLK
clk => limited[6].CLK
clk => limited[7].CLK
clk => limited[8].CLK
clk => limited[9].CLK
clk => limited[10].CLK
clk => limited[11].CLK
clk => limited[12].CLK
clk => limited[13].CLK
clk => limited[14].CLK
clk => limited[15].CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => ch3_amp[0].CLK
clk => ch3_amp[1].CLK
clk => ch3_amp[2].CLK
clk => ch3_amp[3].CLK
clk => ch3_amp[4].CLK
clk => ch3_amp[5].CLK
clk => ch3_amp[6].CLK
clk => ch3_amp[7].CLK
clk => ch3_amp[8].CLK
clk => ch3_amp[9].CLK
clk => ch3_amp[10].CLK
clk => ch3_amp[11].CLK
clk => ch3_amp[12].CLK
clk => ch3_amp[13].CLK
clk => ch3_amp[14].CLK
clk => ch3_amp[15].CLK
clk => ch3_amp[16].CLK
clk => ch3_amp[17].CLK
clk => ch3_amp[18].CLK
clk => ch3_amp[19].CLK
clk => ch3_amp[20].CLK
clk => ch3_amp[21].CLK
clk => ch3_amp[22].CLK
clk => ch3_amp[23].CLK
clk => ch2_amp[0].CLK
clk => ch2_amp[1].CLK
clk => ch2_amp[2].CLK
clk => ch2_amp[3].CLK
clk => ch2_amp[4].CLK
clk => ch2_amp[5].CLK
clk => ch2_amp[6].CLK
clk => ch2_amp[7].CLK
clk => ch2_amp[8].CLK
clk => ch2_amp[9].CLK
clk => ch2_amp[10].CLK
clk => ch2_amp[11].CLK
clk => ch2_amp[12].CLK
clk => ch2_amp[13].CLK
clk => ch2_amp[14].CLK
clk => ch2_amp[15].CLK
clk => ch2_amp[16].CLK
clk => ch2_amp[17].CLK
clk => ch2_amp[18].CLK
clk => ch2_amp[19].CLK
clk => ch2_amp[20].CLK
clk => ch2_amp[21].CLK
clk => ch2_amp[22].CLK
clk => ch2_amp[23].CLK
clk => ch1_amp[0].CLK
clk => ch1_amp[1].CLK
clk => ch1_amp[2].CLK
clk => ch1_amp[3].CLK
clk => ch1_amp[4].CLK
clk => ch1_amp[5].CLK
clk => ch1_amp[6].CLK
clk => ch1_amp[7].CLK
clk => ch1_amp[8].CLK
clk => ch1_amp[9].CLK
clk => ch1_amp[10].CLK
clk => ch1_amp[11].CLK
clk => ch1_amp[12].CLK
clk => ch1_amp[13].CLK
clk => ch1_amp[14].CLK
clk => ch1_amp[15].CLK
clk => ch1_amp[16].CLK
clk => ch1_amp[17].CLK
clk => ch1_amp[18].CLK
clk => ch1_amp[19].CLK
clk => ch1_amp[20].CLK
clk => ch1_amp[21].CLK
clk => ch0_amp[0].CLK
clk => ch0_amp[1].CLK
clk => ch0_amp[2].CLK
clk => ch0_amp[3].CLK
clk => ch0_amp[4].CLK
clk => ch0_amp[5].CLK
clk => ch0_amp[6].CLK
clk => ch0_amp[7].CLK
clk => ch0_amp[8].CLK
clk => ch0_amp[9].CLK
clk => ch0_amp[10].CLK
clk => ch0_amp[11].CLK
clk => ch0_amp[12].CLK
clk => ch0_amp[13].CLK
clk => ch0_amp[14].CLK
clk => ch0_amp[15].CLK
clk => ch0_amp[16].CLK
clk => ch0_amp[17].CLK
clk => ch0_amp[18].CLK
clk => ch0_amp[19].CLK
clk => ch0_amp[20].CLK
clk => ch0_amp[21].CLK
clk => ch0_amp[22].CLK
clk => ch0_amp[23].CLK
cen => limited[1].ENA
cen => limited[0].ENA
cen => mixed[15]~reg0.ENA
cen => mixed[14]~reg0.ENA
cen => mixed[13]~reg0.ENA
cen => mixed[12]~reg0.ENA
cen => mixed[11]~reg0.ENA
cen => mixed[10]~reg0.ENA
cen => mixed[9]~reg0.ENA
cen => mixed[8]~reg0.ENA
cen => mixed[7]~reg0.ENA
cen => mixed[6]~reg0.ENA
cen => mixed[5]~reg0.ENA
cen => mixed[4]~reg0.ENA
cen => mixed[3]~reg0.ENA
cen => mixed[2]~reg0.ENA
cen => mixed[1]~reg0.ENA
cen => mixed[0]~reg0.ENA
cen => limited[2].ENA
cen => limited[3].ENA
cen => limited[4].ENA
cen => limited[5].ENA
cen => limited[6].ENA
cen => limited[7].ENA
cen => limited[8].ENA
cen => limited[9].ENA
cen => limited[10].ENA
cen => limited[11].ENA
cen => limited[12].ENA
cen => limited[13].ENA
cen => limited[14].ENA
cen => limited[15].ENA
cen => sum[0].ENA
cen => sum[1].ENA
cen => sum[2].ENA
cen => sum[3].ENA
cen => sum[4].ENA
cen => sum[5].ENA
cen => sum[6].ENA
cen => sum[7].ENA
cen => sum[8].ENA
cen => sum[9].ENA
cen => sum[10].ENA
cen => sum[11].ENA
cen => sum[12].ENA
cen => sum[13].ENA
cen => sum[14].ENA
cen => sum[15].ENA
cen => sum[16].ENA
cen => sum[17].ENA
cen => sum[18].ENA
cen => sum[19].ENA
cen => sum[20].ENA
cen => sum[21].ENA
cen => sum[22].ENA
cen => sum[23].ENA
cen => sum[24].ENA
cen => sum[25].ENA
cen => sum[26].ENA
cen => sum[27].ENA
cen => ch3_amp[0].ENA
cen => ch3_amp[1].ENA
cen => ch3_amp[2].ENA
cen => ch3_amp[3].ENA
cen => ch3_amp[4].ENA
cen => ch3_amp[5].ENA
cen => ch3_amp[6].ENA
cen => ch3_amp[7].ENA
cen => ch3_amp[8].ENA
cen => ch3_amp[9].ENA
cen => ch3_amp[10].ENA
cen => ch3_amp[11].ENA
cen => ch3_amp[12].ENA
cen => ch3_amp[13].ENA
cen => ch3_amp[14].ENA
cen => ch3_amp[15].ENA
cen => ch3_amp[16].ENA
cen => ch3_amp[17].ENA
cen => ch3_amp[18].ENA
cen => ch3_amp[19].ENA
cen => ch3_amp[20].ENA
cen => ch3_amp[21].ENA
cen => ch3_amp[22].ENA
cen => ch3_amp[23].ENA
cen => ch2_amp[0].ENA
cen => ch2_amp[1].ENA
cen => ch2_amp[2].ENA
cen => ch2_amp[3].ENA
cen => ch2_amp[4].ENA
cen => ch2_amp[5].ENA
cen => ch2_amp[6].ENA
cen => ch2_amp[7].ENA
cen => ch2_amp[8].ENA
cen => ch2_amp[9].ENA
cen => ch2_amp[10].ENA
cen => ch2_amp[11].ENA
cen => ch2_amp[12].ENA
cen => ch2_amp[13].ENA
cen => ch2_amp[14].ENA
cen => ch2_amp[15].ENA
cen => ch2_amp[16].ENA
cen => ch2_amp[17].ENA
cen => ch2_amp[18].ENA
cen => ch2_amp[19].ENA
cen => ch2_amp[20].ENA
cen => ch2_amp[21].ENA
cen => ch2_amp[22].ENA
cen => ch2_amp[23].ENA
cen => ch1_amp[0].ENA
cen => ch1_amp[1].ENA
cen => ch1_amp[2].ENA
cen => ch1_amp[3].ENA
cen => ch1_amp[4].ENA
cen => ch1_amp[5].ENA
cen => ch1_amp[6].ENA
cen => ch1_amp[7].ENA
cen => ch1_amp[8].ENA
cen => ch1_amp[9].ENA
cen => ch1_amp[10].ENA
cen => ch1_amp[11].ENA
cen => ch1_amp[12].ENA
cen => ch1_amp[13].ENA
cen => ch1_amp[14].ENA
cen => ch1_amp[15].ENA
cen => ch1_amp[16].ENA
cen => ch1_amp[17].ENA
cen => ch1_amp[18].ENA
cen => ch1_amp[19].ENA
cen => ch1_amp[20].ENA
cen => ch1_amp[21].ENA
cen => ch0_amp[0].ENA
cen => ch0_amp[1].ENA
cen => ch0_amp[2].ENA
cen => ch0_amp[3].ENA
cen => ch0_amp[4].ENA
cen => ch0_amp[5].ENA
cen => ch0_amp[6].ENA
cen => ch0_amp[7].ENA
cen => ch0_amp[8].ENA
cen => ch0_amp[9].ENA
cen => ch0_amp[10].ENA
cen => ch0_amp[11].ENA
cen => ch0_amp[12].ENA
cen => ch0_amp[13].ENA
cen => ch0_amp[14].ENA
cen => ch0_amp[15].ENA
cen => ch0_amp[16].ENA
cen => ch0_amp[17].ENA
cen => ch0_amp[18].ENA
cen => ch0_amp[19].ENA
cen => ch0_amp[20].ENA
cen => ch0_amp[21].ENA
cen => ch0_amp[22].ENA
cen => ch0_amp[23].ENA
ch0[0] => Mult0.IN16
ch0[1] => Mult0.IN15
ch0[2] => Mult0.IN14
ch0[3] => Mult0.IN13
ch0[4] => Mult0.IN12
ch0[5] => Mult0.IN11
ch0[6] => Mult0.IN10
ch0[7] => Mult0.IN9
ch0[8] => Mult0.IN8
ch0[9] => Mult0.IN7
ch0[10] => Mult0.IN6
ch0[11] => Mult0.IN5
ch0[12] => Mult0.IN4
ch0[13] => Mult0.IN3
ch0[14] => Mult0.IN2
ch0[15] => Mult0.IN1
ch1[0] => Mult1.IN14
ch1[1] => Mult1.IN13
ch1[2] => Mult1.IN12
ch1[3] => Mult1.IN11
ch1[4] => Mult1.IN10
ch1[5] => Mult1.IN9
ch1[6] => Mult1.IN8
ch1[7] => Mult1.IN7
ch1[8] => Mult1.IN6
ch1[9] => Mult1.IN5
ch1[10] => Mult1.IN4
ch1[11] => Mult1.IN3
ch1[12] => Mult1.IN2
ch1[13] => Mult1.IN1
ch2[0] => Mult2.IN16
ch2[1] => Mult2.IN15
ch2[2] => Mult2.IN14
ch2[3] => Mult2.IN13
ch2[4] => Mult2.IN12
ch2[5] => Mult2.IN11
ch2[6] => Mult2.IN10
ch2[7] => Mult2.IN9
ch2[8] => Mult2.IN8
ch2[9] => Mult2.IN7
ch2[10] => Mult2.IN6
ch2[11] => Mult2.IN5
ch2[12] => Mult2.IN4
ch2[13] => Mult2.IN3
ch2[14] => Mult2.IN2
ch2[15] => Mult2.IN1
ch3[0] => Mult3.IN16
ch3[1] => Mult3.IN15
ch3[2] => Mult3.IN14
ch3[3] => Mult3.IN13
ch3[4] => Mult3.IN12
ch3[5] => Mult3.IN11
ch3[6] => Mult3.IN10
ch3[7] => Mult3.IN9
ch3[8] => Mult3.IN8
ch3[9] => Mult3.IN7
ch3[10] => Mult3.IN6
ch3[11] => Mult3.IN5
ch3[12] => Mult3.IN4
ch3[13] => Mult3.IN3
ch3[14] => Mult3.IN2
ch3[15] => Mult3.IN1
gain0[0] => Mult0.IN24
gain0[1] => Mult0.IN23
gain0[2] => Mult0.IN22
gain0[3] => Mult0.IN21
gain0[4] => Mult0.IN20
gain0[5] => Mult0.IN19
gain0[6] => Mult0.IN18
gain0[7] => Mult0.IN17
gain1[0] => Mult1.IN22
gain1[1] => Mult1.IN21
gain1[2] => Mult1.IN20
gain1[3] => Mult1.IN19
gain1[4] => Mult1.IN18
gain1[5] => Mult1.IN17
gain1[6] => Mult1.IN16
gain1[7] => Mult1.IN15
gain2[0] => Mult2.IN24
gain2[1] => Mult2.IN23
gain2[2] => Mult2.IN22
gain2[3] => Mult2.IN21
gain2[4] => Mult2.IN20
gain2[5] => Mult2.IN19
gain2[6] => Mult2.IN18
gain2[7] => Mult2.IN17
gain3[0] => Mult3.IN24
gain3[1] => Mult3.IN23
gain3[2] => Mult3.IN22
gain3[3] => Mult3.IN21
gain3[4] => Mult3.IN20
gain3[5] => Mult3.IN19
gain3[6] => Mult3.IN18
gain3[7] => Mult3.IN17
mixed[0] <= mixed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[1] <= mixed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[2] <= mixed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[3] <= mixed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[4] <= mixed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[5] <= mixed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[6] <= mixed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[7] <= mixed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[8] <= mixed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[9] <= mixed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[10] <= mixed[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[11] <= mixed[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[12] <= mixed[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[13] <= mixed[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[14] <= mixed[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[15] <= mixed[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_mixer:u_right
clk => mixed[0]~reg0.CLK
clk => mixed[1]~reg0.CLK
clk => mixed[2]~reg0.CLK
clk => mixed[3]~reg0.CLK
clk => mixed[4]~reg0.CLK
clk => mixed[5]~reg0.CLK
clk => mixed[6]~reg0.CLK
clk => mixed[7]~reg0.CLK
clk => mixed[8]~reg0.CLK
clk => mixed[9]~reg0.CLK
clk => mixed[10]~reg0.CLK
clk => mixed[11]~reg0.CLK
clk => mixed[12]~reg0.CLK
clk => mixed[13]~reg0.CLK
clk => mixed[14]~reg0.CLK
clk => mixed[15]~reg0.CLK
clk => limited[0].CLK
clk => limited[1].CLK
clk => limited[2].CLK
clk => limited[3].CLK
clk => limited[4].CLK
clk => limited[5].CLK
clk => limited[6].CLK
clk => limited[7].CLK
clk => limited[8].CLK
clk => limited[9].CLK
clk => limited[10].CLK
clk => limited[11].CLK
clk => limited[12].CLK
clk => limited[13].CLK
clk => limited[14].CLK
clk => limited[15].CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => ch3_amp[0].CLK
clk => ch3_amp[1].CLK
clk => ch3_amp[2].CLK
clk => ch3_amp[3].CLK
clk => ch3_amp[4].CLK
clk => ch3_amp[5].CLK
clk => ch3_amp[6].CLK
clk => ch3_amp[7].CLK
clk => ch3_amp[8].CLK
clk => ch3_amp[9].CLK
clk => ch3_amp[10].CLK
clk => ch3_amp[11].CLK
clk => ch3_amp[12].CLK
clk => ch3_amp[13].CLK
clk => ch3_amp[14].CLK
clk => ch3_amp[15].CLK
clk => ch3_amp[16].CLK
clk => ch3_amp[17].CLK
clk => ch3_amp[18].CLK
clk => ch3_amp[19].CLK
clk => ch3_amp[20].CLK
clk => ch3_amp[21].CLK
clk => ch3_amp[22].CLK
clk => ch3_amp[23].CLK
clk => ch2_amp[0].CLK
clk => ch2_amp[1].CLK
clk => ch2_amp[2].CLK
clk => ch2_amp[3].CLK
clk => ch2_amp[4].CLK
clk => ch2_amp[5].CLK
clk => ch2_amp[6].CLK
clk => ch2_amp[7].CLK
clk => ch2_amp[8].CLK
clk => ch2_amp[9].CLK
clk => ch2_amp[10].CLK
clk => ch2_amp[11].CLK
clk => ch2_amp[12].CLK
clk => ch2_amp[13].CLK
clk => ch2_amp[14].CLK
clk => ch2_amp[15].CLK
clk => ch2_amp[16].CLK
clk => ch2_amp[17].CLK
clk => ch2_amp[18].CLK
clk => ch2_amp[19].CLK
clk => ch2_amp[20].CLK
clk => ch2_amp[21].CLK
clk => ch2_amp[22].CLK
clk => ch2_amp[23].CLK
clk => ch1_amp[0].CLK
clk => ch1_amp[1].CLK
clk => ch1_amp[2].CLK
clk => ch1_amp[3].CLK
clk => ch1_amp[4].CLK
clk => ch1_amp[5].CLK
clk => ch1_amp[6].CLK
clk => ch1_amp[7].CLK
clk => ch1_amp[8].CLK
clk => ch1_amp[9].CLK
clk => ch1_amp[10].CLK
clk => ch1_amp[11].CLK
clk => ch1_amp[12].CLK
clk => ch1_amp[13].CLK
clk => ch1_amp[14].CLK
clk => ch1_amp[15].CLK
clk => ch1_amp[16].CLK
clk => ch1_amp[17].CLK
clk => ch1_amp[18].CLK
clk => ch1_amp[19].CLK
clk => ch1_amp[20].CLK
clk => ch1_amp[21].CLK
clk => ch0_amp[0].CLK
clk => ch0_amp[1].CLK
clk => ch0_amp[2].CLK
clk => ch0_amp[3].CLK
clk => ch0_amp[4].CLK
clk => ch0_amp[5].CLK
clk => ch0_amp[6].CLK
clk => ch0_amp[7].CLK
clk => ch0_amp[8].CLK
clk => ch0_amp[9].CLK
clk => ch0_amp[10].CLK
clk => ch0_amp[11].CLK
clk => ch0_amp[12].CLK
clk => ch0_amp[13].CLK
clk => ch0_amp[14].CLK
clk => ch0_amp[15].CLK
clk => ch0_amp[16].CLK
clk => ch0_amp[17].CLK
clk => ch0_amp[18].CLK
clk => ch0_amp[19].CLK
clk => ch0_amp[20].CLK
clk => ch0_amp[21].CLK
clk => ch0_amp[22].CLK
clk => ch0_amp[23].CLK
cen => limited[1].ENA
cen => limited[0].ENA
cen => mixed[15]~reg0.ENA
cen => mixed[14]~reg0.ENA
cen => mixed[13]~reg0.ENA
cen => mixed[12]~reg0.ENA
cen => mixed[11]~reg0.ENA
cen => mixed[10]~reg0.ENA
cen => mixed[9]~reg0.ENA
cen => mixed[8]~reg0.ENA
cen => mixed[7]~reg0.ENA
cen => mixed[6]~reg0.ENA
cen => mixed[5]~reg0.ENA
cen => mixed[4]~reg0.ENA
cen => mixed[3]~reg0.ENA
cen => mixed[2]~reg0.ENA
cen => mixed[1]~reg0.ENA
cen => mixed[0]~reg0.ENA
cen => limited[2].ENA
cen => limited[3].ENA
cen => limited[4].ENA
cen => limited[5].ENA
cen => limited[6].ENA
cen => limited[7].ENA
cen => limited[8].ENA
cen => limited[9].ENA
cen => limited[10].ENA
cen => limited[11].ENA
cen => limited[12].ENA
cen => limited[13].ENA
cen => limited[14].ENA
cen => limited[15].ENA
cen => sum[0].ENA
cen => sum[1].ENA
cen => sum[2].ENA
cen => sum[3].ENA
cen => sum[4].ENA
cen => sum[5].ENA
cen => sum[6].ENA
cen => sum[7].ENA
cen => sum[8].ENA
cen => sum[9].ENA
cen => sum[10].ENA
cen => sum[11].ENA
cen => sum[12].ENA
cen => sum[13].ENA
cen => sum[14].ENA
cen => sum[15].ENA
cen => sum[16].ENA
cen => sum[17].ENA
cen => sum[18].ENA
cen => sum[19].ENA
cen => sum[20].ENA
cen => sum[21].ENA
cen => sum[22].ENA
cen => sum[23].ENA
cen => sum[24].ENA
cen => sum[25].ENA
cen => sum[26].ENA
cen => sum[27].ENA
cen => ch3_amp[0].ENA
cen => ch3_amp[1].ENA
cen => ch3_amp[2].ENA
cen => ch3_amp[3].ENA
cen => ch3_amp[4].ENA
cen => ch3_amp[5].ENA
cen => ch3_amp[6].ENA
cen => ch3_amp[7].ENA
cen => ch3_amp[8].ENA
cen => ch3_amp[9].ENA
cen => ch3_amp[10].ENA
cen => ch3_amp[11].ENA
cen => ch3_amp[12].ENA
cen => ch3_amp[13].ENA
cen => ch3_amp[14].ENA
cen => ch3_amp[15].ENA
cen => ch3_amp[16].ENA
cen => ch3_amp[17].ENA
cen => ch3_amp[18].ENA
cen => ch3_amp[19].ENA
cen => ch3_amp[20].ENA
cen => ch3_amp[21].ENA
cen => ch3_amp[22].ENA
cen => ch3_amp[23].ENA
cen => ch2_amp[0].ENA
cen => ch2_amp[1].ENA
cen => ch2_amp[2].ENA
cen => ch2_amp[3].ENA
cen => ch2_amp[4].ENA
cen => ch2_amp[5].ENA
cen => ch2_amp[6].ENA
cen => ch2_amp[7].ENA
cen => ch2_amp[8].ENA
cen => ch2_amp[9].ENA
cen => ch2_amp[10].ENA
cen => ch2_amp[11].ENA
cen => ch2_amp[12].ENA
cen => ch2_amp[13].ENA
cen => ch2_amp[14].ENA
cen => ch2_amp[15].ENA
cen => ch2_amp[16].ENA
cen => ch2_amp[17].ENA
cen => ch2_amp[18].ENA
cen => ch2_amp[19].ENA
cen => ch2_amp[20].ENA
cen => ch2_amp[21].ENA
cen => ch2_amp[22].ENA
cen => ch2_amp[23].ENA
cen => ch1_amp[0].ENA
cen => ch1_amp[1].ENA
cen => ch1_amp[2].ENA
cen => ch1_amp[3].ENA
cen => ch1_amp[4].ENA
cen => ch1_amp[5].ENA
cen => ch1_amp[6].ENA
cen => ch1_amp[7].ENA
cen => ch1_amp[8].ENA
cen => ch1_amp[9].ENA
cen => ch1_amp[10].ENA
cen => ch1_amp[11].ENA
cen => ch1_amp[12].ENA
cen => ch1_amp[13].ENA
cen => ch1_amp[14].ENA
cen => ch1_amp[15].ENA
cen => ch1_amp[16].ENA
cen => ch1_amp[17].ENA
cen => ch1_amp[18].ENA
cen => ch1_amp[19].ENA
cen => ch1_amp[20].ENA
cen => ch1_amp[21].ENA
cen => ch0_amp[0].ENA
cen => ch0_amp[1].ENA
cen => ch0_amp[2].ENA
cen => ch0_amp[3].ENA
cen => ch0_amp[4].ENA
cen => ch0_amp[5].ENA
cen => ch0_amp[6].ENA
cen => ch0_amp[7].ENA
cen => ch0_amp[8].ENA
cen => ch0_amp[9].ENA
cen => ch0_amp[10].ENA
cen => ch0_amp[11].ENA
cen => ch0_amp[12].ENA
cen => ch0_amp[13].ENA
cen => ch0_amp[14].ENA
cen => ch0_amp[15].ENA
cen => ch0_amp[16].ENA
cen => ch0_amp[17].ENA
cen => ch0_amp[18].ENA
cen => ch0_amp[19].ENA
cen => ch0_amp[20].ENA
cen => ch0_amp[21].ENA
cen => ch0_amp[22].ENA
cen => ch0_amp[23].ENA
ch0[0] => Mult0.IN16
ch0[1] => Mult0.IN15
ch0[2] => Mult0.IN14
ch0[3] => Mult0.IN13
ch0[4] => Mult0.IN12
ch0[5] => Mult0.IN11
ch0[6] => Mult0.IN10
ch0[7] => Mult0.IN9
ch0[8] => Mult0.IN8
ch0[9] => Mult0.IN7
ch0[10] => Mult0.IN6
ch0[11] => Mult0.IN5
ch0[12] => Mult0.IN4
ch0[13] => Mult0.IN3
ch0[14] => Mult0.IN2
ch0[15] => Mult0.IN1
ch1[0] => Mult1.IN14
ch1[1] => Mult1.IN13
ch1[2] => Mult1.IN12
ch1[3] => Mult1.IN11
ch1[4] => Mult1.IN10
ch1[5] => Mult1.IN9
ch1[6] => Mult1.IN8
ch1[7] => Mult1.IN7
ch1[8] => Mult1.IN6
ch1[9] => Mult1.IN5
ch1[10] => Mult1.IN4
ch1[11] => Mult1.IN3
ch1[12] => Mult1.IN2
ch1[13] => Mult1.IN1
ch2[0] => Mult2.IN16
ch2[1] => Mult2.IN15
ch2[2] => Mult2.IN14
ch2[3] => Mult2.IN13
ch2[4] => Mult2.IN12
ch2[5] => Mult2.IN11
ch2[6] => Mult2.IN10
ch2[7] => Mult2.IN9
ch2[8] => Mult2.IN8
ch2[9] => Mult2.IN7
ch2[10] => Mult2.IN6
ch2[11] => Mult2.IN5
ch2[12] => Mult2.IN4
ch2[13] => Mult2.IN3
ch2[14] => Mult2.IN2
ch2[15] => Mult2.IN1
ch3[0] => Mult3.IN16
ch3[1] => Mult3.IN15
ch3[2] => Mult3.IN14
ch3[3] => Mult3.IN13
ch3[4] => Mult3.IN12
ch3[5] => Mult3.IN11
ch3[6] => Mult3.IN10
ch3[7] => Mult3.IN9
ch3[8] => Mult3.IN8
ch3[9] => Mult3.IN7
ch3[10] => Mult3.IN6
ch3[11] => Mult3.IN5
ch3[12] => Mult3.IN4
ch3[13] => Mult3.IN3
ch3[14] => Mult3.IN2
ch3[15] => Mult3.IN1
gain0[0] => Mult0.IN24
gain0[1] => Mult0.IN23
gain0[2] => Mult0.IN22
gain0[3] => Mult0.IN21
gain0[4] => Mult0.IN20
gain0[5] => Mult0.IN19
gain0[6] => Mult0.IN18
gain0[7] => Mult0.IN17
gain1[0] => Mult1.IN22
gain1[1] => Mult1.IN21
gain1[2] => Mult1.IN20
gain1[3] => Mult1.IN19
gain1[4] => Mult1.IN18
gain1[5] => Mult1.IN17
gain1[6] => Mult1.IN16
gain1[7] => Mult1.IN15
gain2[0] => Mult2.IN24
gain2[1] => Mult2.IN23
gain2[2] => Mult2.IN22
gain2[3] => Mult2.IN21
gain2[4] => Mult2.IN20
gain2[5] => Mult2.IN19
gain2[6] => Mult2.IN18
gain2[7] => Mult2.IN17
gain3[0] => Mult3.IN24
gain3[1] => Mult3.IN23
gain3[2] => Mult3.IN22
gain3[3] => Mult3.IN21
gain3[4] => Mult3.IN20
gain3[5] => Mult3.IN19
gain3[6] => Mult3.IN18
gain3[7] => Mult3.IN17
mixed[0] <= mixed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[1] <= mixed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[2] <= mixed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[3] <= mixed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[4] <= mixed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[5] <= mixed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[6] <= mixed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[7] <= mixed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[8] <= mixed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[9] <= mixed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[10] <= mixed[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[11] <= mixed[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[12] <= mixed[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[13] <= mixed[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[14] <= mixed[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mixed[15] <= mixed[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_cen3p57:u_fmcen
clk => alt.CLK
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cencnt[3].CLK
clk => cencnt[4].CLK
clk => cencnt[5].CLK
clk => cencnt[6].CLK
clk => cencnt[7].CLK
clk => cencnt[8].CLK
clk => cencnt[9].CLK
clk => cencnt[10].CLK
clk => cen_1p78~reg0.CLK
clk => cen_3p57~reg0.CLK
cen_3p57 <= cen_3p57~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen_1p78 <= cen_1p78~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_frac_cen:u_okicen
clk => edgecnt[0].CLK
clk => edgecnt[1].CLK
clk => half.CLK
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cencnt[3].CLK
clk => cencnt[4].CLK
clk => cencnt[5].CLK
clk => cencnt[6].CLK
clk => cencnt[7].CLK
clk => cencnt[8].CLK
clk => cencnt[9].CLK
clk => cencnt[10].CLK
clk => cenb[0]~reg0.CLK
clk => cenb[1]~reg0.CLK
clk => cen[0]~reg0.CLK
clk => cen[1]~reg0.CLK
n[0] => Add0.IN12
n[0] => Add1.IN11
n[1] => Add0.IN11
n[1] => Add1.IN10
n[2] => Add0.IN10
n[2] => Add1.IN9
n[3] => Add0.IN9
n[3] => Add1.IN8
n[4] => Add0.IN8
n[4] => Add1.IN7
n[5] => Add0.IN7
n[5] => Add1.IN6
n[6] => Add0.IN6
n[6] => Add1.IN5
n[7] => Add0.IN5
n[7] => Add1.IN4
n[8] => Add0.IN4
n[8] => Add1.IN3
n[9] => Add0.IN3
n[9] => Add1.IN2
m[0] => Add0.IN22
m[0] => LessThan0.IN11
m[0] => Add2.IN11
m[1] => Add0.IN21
m[1] => LessThan0.IN10
m[1] => LessThan1.IN11
m[1] => Add2.IN10
m[2] => Add0.IN20
m[2] => LessThan0.IN9
m[2] => LessThan1.IN10
m[2] => Add2.IN9
m[3] => Add0.IN19
m[3] => LessThan0.IN8
m[3] => LessThan1.IN9
m[3] => Add2.IN8
m[4] => Add0.IN18
m[4] => LessThan0.IN7
m[4] => LessThan1.IN8
m[4] => Add2.IN7
m[5] => Add0.IN17
m[5] => LessThan0.IN6
m[5] => LessThan1.IN7
m[5] => Add2.IN6
m[6] => Add0.IN16
m[6] => LessThan0.IN5
m[6] => LessThan1.IN6
m[6] => Add2.IN5
m[7] => Add0.IN15
m[7] => LessThan0.IN4
m[7] => LessThan1.IN5
m[7] => Add2.IN4
m[8] => Add0.IN14
m[8] => LessThan0.IN3
m[8] => LessThan1.IN4
m[8] => Add2.IN3
m[9] => Add0.IN13
m[9] => LessThan0.IN2
m[9] => LessThan1.IN3
m[9] => Add2.IN2
cen[0] <= cen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen[1] <= cen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cenb[0] <= cenb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cenb[1] <= cenb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_ram:u_ram
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu
rst_n => rst_n.IN2
clk => clk.IN2
cen => cen.IN2
cpu_cen <= <GND>
int_n => int_n.IN1
nmi_n => nmi_n.IN1
busrq_n => busrq_n.IN1
m1_n <= jtframe_z80:u_cpu.m1_n
mreq_n <= jtframe_z80:u_cpu.mreq_n
iorq_n <= jtframe_z80:u_cpu.iorq_n
rd_n <= jtframe_z80:u_cpu.rd_n
wr_n <= jtframe_z80:u_cpu.wr_n
rfsh_n <= jtframe_z80:u_cpu.rfsh_n
halt_n <= jtframe_z80:u_cpu.halt_n
busak_n <= jtframe_z80:u_cpu.busak_n
A[0] <= jtframe_z80:u_cpu.A
A[1] <= jtframe_z80:u_cpu.A
A[2] <= jtframe_z80:u_cpu.A
A[3] <= jtframe_z80:u_cpu.A
A[4] <= jtframe_z80:u_cpu.A
A[5] <= jtframe_z80:u_cpu.A
A[6] <= jtframe_z80:u_cpu.A
A[7] <= jtframe_z80:u_cpu.A
A[8] <= jtframe_z80:u_cpu.A
A[9] <= jtframe_z80:u_cpu.A
A[10] <= jtframe_z80:u_cpu.A
A[11] <= jtframe_z80:u_cpu.A
A[12] <= jtframe_z80:u_cpu.A
A[13] <= jtframe_z80:u_cpu.A
A[14] <= jtframe_z80:u_cpu.A
A[15] <= jtframe_z80:u_cpu.A
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= jtframe_z80:u_cpu.dout
dout[1] <= jtframe_z80:u_cpu.dout
dout[2] <= jtframe_z80:u_cpu.dout
dout[3] <= jtframe_z80:u_cpu.dout
dout[4] <= jtframe_z80:u_cpu.dout
dout[5] <= jtframe_z80:u_cpu.dout
dout[6] <= jtframe_z80:u_cpu.dout
dout[7] <= jtframe_z80:u_cpu.dout
rom_cs => rom_cs.IN1
rom_ok => rom_ok.IN1


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_rom_wait:u_wait
rst_n => rst_n.IN1
clk => clk.IN1
cen_in => cen_in.IN1
cen_out <= jtframe_z80wait:u_wait.cen_out
gate <= jtframe_z80wait:u_wait.gate
rom_cs => rom_cs.IN1
rom_ok => rom_ok.IN1


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_rom_wait:u_wait|jtframe_z80wait:u_wait
rst_n => locked.ACLR
rst_n => last_rom_cs.PRESET
clk => locked.CLK
clk => last_rom_cs.CLK
clk => cen_out~reg0.CLK
cen_in => cen_out.IN1
cen_out <= cen_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
gate <= gate.DB_MAX_OUTPUT_PORT_TYPE
dev_busy[0] => gate.IN1
rom_cs => rom_cs_posedge.IN1
rom_cs => rom_bad.IN0
rom_cs => last_rom_cs.DATAIN
rom_ok => rom_bad.IN1


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_z80:u_cpu
rst_n => rst_n.IN1
clk => clk.IN1
cen => cen.IN1
wait_n => wait_n.IN1
int_n => int_n.IN1
nmi_n => nmi_n.IN1
busrq_n => busrq_n.IN1
m1_n <= T80s:u_cpu.M1_n
mreq_n <= T80s:u_cpu.MREQ_n
iorq_n <= T80s:u_cpu.IORQ_n
rd_n <= T80s:u_cpu.RD_n
wr_n <= T80s:u_cpu.WR_n
rfsh_n <= T80s:u_cpu.RFSH_n
halt_n <= T80s:u_cpu.HALT_n
busak_n <= T80s:u_cpu.BUSAK_n
A[0] <= T80s:u_cpu.A
A[1] <= T80s:u_cpu.A
A[2] <= T80s:u_cpu.A
A[3] <= T80s:u_cpu.A
A[4] <= T80s:u_cpu.A
A[5] <= T80s:u_cpu.A
A[6] <= T80s:u_cpu.A
A[7] <= T80s:u_cpu.A
A[8] <= T80s:u_cpu.A
A[9] <= T80s:u_cpu.A
A[10] <= T80s:u_cpu.A
A[11] <= T80s:u_cpu.A
A[12] <= T80s:u_cpu.A
A[13] <= T80s:u_cpu.A
A[14] <= T80s:u_cpu.A
A[15] <= T80s:u_cpu.A
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= T80s:u_cpu.DO
dout[1] <= T80s:u_cpu.DO
dout[2] <= T80s:u_cpu.DO
dout[3] <= T80s:u_cpu.DO
dout[4] <= T80s:u_cpu.DO
dout[5] <= T80s:u_cpu.DO
dout[6] <= T80s:u_cpu.DO
dout[7] <= T80s:u_cpu.DO


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_z80:u_cpu|T80s:u_cpu
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => WR_n~reg0.CLK
CLK => RD_n~reg0.CLK
CEN => T80:u0.CEN
CEN => DI_Reg[0].ENA
CEN => RD_n~reg0.ENA
CEN => WR_n~reg0.ENA
CEN => IORQ_n~reg0.ENA
CEN => MREQ_n~reg0.ENA
CEN => DI_Reg[7].ENA
CEN => DI_Reg[6].ENA
CEN => DI_Reg[5].ENA
CEN => DI_Reg[4].ENA
CEN => DI_Reg[3].ENA
CEN => DI_Reg[2].ENA
CEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
OUT0 => T80:u0.out0
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_z80:u_cpu|T80s:u_cpu|T80:u0
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => BusReq_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => BusAck.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => OldNMI_n.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => NMI_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_5.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_6.IN1
WAIT_n => process_6.IN1
INT_n => process_6.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_6.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add1.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add6.IN16
DI[0] => Add7.IN32
DI[0] => Add10.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal23.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add1.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add6.IN15
DI[1] => Add7.IN31
DI[1] => Add10.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal23.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add1.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add6.IN14
DI[2] => Add7.IN30
DI[2] => Add10.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal23.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add1.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add6.IN13
DI[3] => Add7.IN29
DI[3] => Add10.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal23.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add1.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add6.IN12
DI[4] => Add7.IN28
DI[4] => Add10.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal23.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add1.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add6.IN11
DI[5] => Add7.IN27
DI[5] => Add10.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal23.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add1.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add6.IN10
DI[6] => Add7.IN26
DI[6] => Add10.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal23.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add1.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add6.IN9
DI[7] => F.DATAB
DI[7] => Add7.IN17
DI[7] => Add7.IN18
DI[7] => Add7.IN19
DI[7] => Add7.IN20
DI[7] => Add7.IN21
DI[7] => Add7.IN22
DI[7] => Add7.IN23
DI[7] => Add7.IN24
DI[7] => Add7.IN25
DI[7] => Add10.IN17
DI[7] => Add10.IN18
DI[7] => Add10.IN19
DI[7] => Add10.IN20
DI[7] => Add10.IN21
DI[7] => Add10.IN22
DI[7] => Add10.IN23
DI[7] => Add10.IN24
DI[7] => Add10.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal23.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
out0 => process_4.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_5.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => NMI_s.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => BusAck.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => BusReq_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_z80:u_cpu|T80s:u_cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN158
IR[0] => Mux61.IN159
IR[0] => Mux61.IN160
IR[0] => Mux61.IN161
IR[0] => Mux61.IN162
IR[0] => Mux61.IN163
IR[0] => Mux61.IN164
IR[0] => Mux61.IN165
IR[0] => Mux61.IN166
IR[0] => Mux61.IN167
IR[0] => Mux61.IN168
IR[0] => Mux61.IN169
IR[0] => Mux61.IN170
IR[0] => Mux61.IN171
IR[0] => Mux61.IN172
IR[0] => Mux61.IN173
IR[0] => Mux61.IN174
IR[0] => Mux61.IN175
IR[0] => Mux61.IN176
IR[0] => Mux61.IN177
IR[0] => Mux61.IN178
IR[0] => Mux61.IN179
IR[0] => Mux61.IN180
IR[0] => Mux61.IN181
IR[0] => Mux61.IN182
IR[0] => Mux61.IN183
IR[0] => Mux61.IN184
IR[0] => Mux61.IN185
IR[0] => Mux61.IN186
IR[0] => Mux61.IN187
IR[0] => Mux61.IN188
IR[0] => Mux61.IN189
IR[0] => Mux61.IN190
IR[0] => Mux61.IN191
IR[0] => Mux61.IN192
IR[0] => Mux61.IN193
IR[0] => Mux61.IN194
IR[0] => Mux61.IN195
IR[0] => Mux61.IN196
IR[0] => Mux61.IN197
IR[0] => Mux61.IN198
IR[0] => Mux61.IN199
IR[0] => Mux61.IN200
IR[0] => Mux61.IN201
IR[0] => Mux61.IN202
IR[0] => Mux61.IN203
IR[0] => Mux61.IN204
IR[0] => Mux61.IN205
IR[0] => Mux61.IN206
IR[0] => Mux61.IN207
IR[0] => Mux61.IN208
IR[0] => Mux61.IN209
IR[0] => Mux61.IN210
IR[0] => Mux61.IN211
IR[0] => Mux61.IN212
IR[0] => Mux61.IN213
IR[0] => Mux61.IN214
IR[0] => Mux61.IN215
IR[0] => Mux61.IN216
IR[0] => Mux61.IN217
IR[0] => Mux61.IN218
IR[0] => Mux61.IN219
IR[0] => Mux61.IN220
IR[0] => Mux61.IN221
IR[0] => Mux61.IN222
IR[0] => Mux61.IN223
IR[0] => Mux61.IN224
IR[0] => Mux61.IN225
IR[0] => Mux61.IN226
IR[0] => Mux61.IN227
IR[0] => Mux61.IN228
IR[0] => Mux61.IN229
IR[0] => Mux61.IN230
IR[0] => Mux61.IN231
IR[0] => Mux61.IN232
IR[0] => Mux61.IN233
IR[0] => Mux61.IN234
IR[0] => Mux61.IN235
IR[0] => Mux61.IN236
IR[0] => Mux61.IN237
IR[0] => Mux61.IN238
IR[0] => Mux61.IN239
IR[0] => Mux61.IN240
IR[0] => Mux61.IN241
IR[0] => Mux61.IN242
IR[0] => Mux61.IN243
IR[0] => Mux61.IN244
IR[0] => Mux61.IN245
IR[0] => Mux61.IN246
IR[0] => Mux61.IN247
IR[0] => Mux61.IN248
IR[0] => Mux61.IN249
IR[0] => Mux61.IN250
IR[0] => Mux61.IN251
IR[0] => Mux61.IN252
IR[0] => Mux61.IN253
IR[0] => Mux61.IN254
IR[0] => Mux61.IN255
IR[0] => Mux61.IN256
IR[0] => Mux61.IN257
IR[0] => Mux61.IN258
IR[0] => Mux61.IN259
IR[0] => Mux61.IN260
IR[0] => Mux61.IN261
IR[0] => Mux61.IN262
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN69
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN262
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN69
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN69
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN36
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux118.IN36
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux192.IN69
IR[0] => Mux193.IN134
IR[0] => Mux194.IN134
IR[0] => Mux195.IN263
IR[0] => Mux196.IN263
IR[0] => Mux197.IN263
IR[0] => Mux198.IN134
IR[0] => Mux199.IN36
IR[0] => Mux200.IN134
IR[0] => Mux201.IN69
IR[0] => Mux202.IN69
IR[0] => Mux203.IN263
IR[0] => Mux204.IN69
IR[0] => Mux205.IN263
IR[0] => Mux206.IN69
IR[0] => Mux207.IN263
IR[0] => Mux208.IN69
IR[0] => Mux209.IN263
IR[0] => Mux210.IN263
IR[0] => Mux211.IN263
IR[0] => Mux212.IN69
IR[0] => Mux213.IN134
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN69
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN69
IR[0] => Mux220.IN69
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN263
IR[0] => Mux226.IN69
IR[0] => Mux227.IN263
IR[0] => Mux228.IN263
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN36
IR[0] => Mux232.IN134
IR[0] => Mux233.IN263
IR[0] => Mux234.IN134
IR[0] => Mux235.IN134
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN36
IR[0] => Mux239.IN69
IR[0] => Mux240.IN36
IR[0] => Mux241.IN69
IR[0] => Mux245.IN3
IR[0] => Mux250.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN7
IR[0] => Equal8.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN157
IR[1] => Mux60.IN158
IR[1] => Mux60.IN159
IR[1] => Mux60.IN160
IR[1] => Mux60.IN161
IR[1] => Mux60.IN162
IR[1] => Mux60.IN163
IR[1] => Mux60.IN164
IR[1] => Mux60.IN165
IR[1] => Mux60.IN166
IR[1] => Mux60.IN167
IR[1] => Mux60.IN168
IR[1] => Mux60.IN169
IR[1] => Mux60.IN170
IR[1] => Mux60.IN171
IR[1] => Mux60.IN172
IR[1] => Mux60.IN173
IR[1] => Mux60.IN174
IR[1] => Mux60.IN175
IR[1] => Mux60.IN176
IR[1] => Mux60.IN177
IR[1] => Mux60.IN178
IR[1] => Mux60.IN179
IR[1] => Mux60.IN180
IR[1] => Mux60.IN181
IR[1] => Mux60.IN182
IR[1] => Mux60.IN183
IR[1] => Mux60.IN184
IR[1] => Mux60.IN185
IR[1] => Mux60.IN186
IR[1] => Mux60.IN187
IR[1] => Mux60.IN188
IR[1] => Mux60.IN189
IR[1] => Mux60.IN190
IR[1] => Mux60.IN191
IR[1] => Mux60.IN192
IR[1] => Mux60.IN193
IR[1] => Mux60.IN194
IR[1] => Mux60.IN195
IR[1] => Mux60.IN196
IR[1] => Mux60.IN197
IR[1] => Mux60.IN198
IR[1] => Mux60.IN199
IR[1] => Mux60.IN200
IR[1] => Mux60.IN201
IR[1] => Mux60.IN202
IR[1] => Mux60.IN203
IR[1] => Mux60.IN204
IR[1] => Mux60.IN205
IR[1] => Mux60.IN206
IR[1] => Mux60.IN207
IR[1] => Mux60.IN208
IR[1] => Mux60.IN209
IR[1] => Mux60.IN210
IR[1] => Mux60.IN211
IR[1] => Mux60.IN212
IR[1] => Mux60.IN213
IR[1] => Mux60.IN214
IR[1] => Mux60.IN215
IR[1] => Mux60.IN216
IR[1] => Mux60.IN217
IR[1] => Mux60.IN218
IR[1] => Mux60.IN219
IR[1] => Mux60.IN220
IR[1] => Mux60.IN221
IR[1] => Mux60.IN222
IR[1] => Mux60.IN223
IR[1] => Mux60.IN224
IR[1] => Mux60.IN225
IR[1] => Mux60.IN226
IR[1] => Mux60.IN227
IR[1] => Mux60.IN228
IR[1] => Mux60.IN229
IR[1] => Mux60.IN230
IR[1] => Mux60.IN231
IR[1] => Mux60.IN232
IR[1] => Mux60.IN233
IR[1] => Mux60.IN234
IR[1] => Mux60.IN235
IR[1] => Mux60.IN236
IR[1] => Mux60.IN237
IR[1] => Mux60.IN238
IR[1] => Mux60.IN239
IR[1] => Mux60.IN240
IR[1] => Mux60.IN241
IR[1] => Mux60.IN242
IR[1] => Mux60.IN243
IR[1] => Mux60.IN244
IR[1] => Mux60.IN245
IR[1] => Mux60.IN246
IR[1] => Mux60.IN247
IR[1] => Mux60.IN248
IR[1] => Mux60.IN249
IR[1] => Mux60.IN250
IR[1] => Mux60.IN251
IR[1] => Mux60.IN252
IR[1] => Mux60.IN253
IR[1] => Mux60.IN254
IR[1] => Mux60.IN255
IR[1] => Mux60.IN256
IR[1] => Mux60.IN257
IR[1] => Mux60.IN258
IR[1] => Mux60.IN259
IR[1] => Mux60.IN260
IR[1] => Mux60.IN261
IR[1] => Mux60.IN262
IR[1] => Mux61.IN157
IR[1] => Mux62.IN262
IR[1] => Mux63.IN68
IR[1] => Mux64.IN262
IR[1] => Mux65.IN262
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN261
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN68
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN68
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN35
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux118.IN35
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux192.IN68
IR[1] => Mux193.IN133
IR[1] => Mux194.IN133
IR[1] => Mux195.IN262
IR[1] => Mux196.IN262
IR[1] => Mux197.IN262
IR[1] => Mux198.IN133
IR[1] => Mux199.IN35
IR[1] => Mux200.IN133
IR[1] => Mux201.IN68
IR[1] => Mux202.IN68
IR[1] => Mux203.IN262
IR[1] => Mux204.IN68
IR[1] => Mux205.IN262
IR[1] => Mux206.IN68
IR[1] => Mux207.IN262
IR[1] => Mux208.IN68
IR[1] => Mux209.IN262
IR[1] => Mux210.IN262
IR[1] => Mux211.IN262
IR[1] => Mux212.IN68
IR[1] => Mux213.IN133
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN68
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN68
IR[1] => Mux220.IN68
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN262
IR[1] => Mux226.IN68
IR[1] => Mux227.IN262
IR[1] => Mux228.IN262
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN35
IR[1] => Mux232.IN133
IR[1] => Mux233.IN262
IR[1] => Mux234.IN133
IR[1] => Mux235.IN133
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN35
IR[1] => Mux239.IN68
IR[1] => Mux240.IN35
IR[1] => Mux241.IN68
IR[1] => Mux244.IN3
IR[1] => Mux249.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN6
IR[1] => Equal8.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux58.IN261
IR[2] => Mux59.IN156
IR[2] => Mux59.IN157
IR[2] => Mux59.IN158
IR[2] => Mux59.IN159
IR[2] => Mux59.IN160
IR[2] => Mux59.IN161
IR[2] => Mux59.IN162
IR[2] => Mux59.IN163
IR[2] => Mux59.IN164
IR[2] => Mux59.IN165
IR[2] => Mux59.IN166
IR[2] => Mux59.IN167
IR[2] => Mux59.IN168
IR[2] => Mux59.IN169
IR[2] => Mux59.IN170
IR[2] => Mux59.IN171
IR[2] => Mux59.IN172
IR[2] => Mux59.IN173
IR[2] => Mux59.IN174
IR[2] => Mux59.IN175
IR[2] => Mux59.IN176
IR[2] => Mux59.IN177
IR[2] => Mux59.IN178
IR[2] => Mux59.IN179
IR[2] => Mux59.IN180
IR[2] => Mux59.IN181
IR[2] => Mux59.IN182
IR[2] => Mux59.IN183
IR[2] => Mux59.IN184
IR[2] => Mux59.IN185
IR[2] => Mux59.IN186
IR[2] => Mux59.IN187
IR[2] => Mux59.IN188
IR[2] => Mux59.IN189
IR[2] => Mux59.IN190
IR[2] => Mux59.IN191
IR[2] => Mux59.IN192
IR[2] => Mux59.IN193
IR[2] => Mux59.IN194
IR[2] => Mux59.IN195
IR[2] => Mux59.IN196
IR[2] => Mux59.IN197
IR[2] => Mux59.IN198
IR[2] => Mux59.IN199
IR[2] => Mux59.IN200
IR[2] => Mux59.IN201
IR[2] => Mux59.IN202
IR[2] => Mux59.IN203
IR[2] => Mux59.IN204
IR[2] => Mux59.IN205
IR[2] => Mux59.IN206
IR[2] => Mux59.IN207
IR[2] => Mux59.IN208
IR[2] => Mux59.IN209
IR[2] => Mux59.IN210
IR[2] => Mux59.IN211
IR[2] => Mux59.IN212
IR[2] => Mux59.IN213
IR[2] => Mux59.IN214
IR[2] => Mux59.IN215
IR[2] => Mux59.IN216
IR[2] => Mux59.IN217
IR[2] => Mux59.IN218
IR[2] => Mux59.IN219
IR[2] => Mux59.IN220
IR[2] => Mux59.IN221
IR[2] => Mux59.IN222
IR[2] => Mux59.IN223
IR[2] => Mux59.IN224
IR[2] => Mux59.IN225
IR[2] => Mux59.IN226
IR[2] => Mux59.IN227
IR[2] => Mux59.IN228
IR[2] => Mux59.IN229
IR[2] => Mux59.IN230
IR[2] => Mux59.IN231
IR[2] => Mux59.IN232
IR[2] => Mux59.IN233
IR[2] => Mux59.IN234
IR[2] => Mux59.IN235
IR[2] => Mux59.IN236
IR[2] => Mux59.IN237
IR[2] => Mux59.IN238
IR[2] => Mux59.IN239
IR[2] => Mux59.IN240
IR[2] => Mux59.IN241
IR[2] => Mux59.IN242
IR[2] => Mux59.IN243
IR[2] => Mux59.IN244
IR[2] => Mux59.IN245
IR[2] => Mux59.IN246
IR[2] => Mux59.IN247
IR[2] => Mux59.IN248
IR[2] => Mux59.IN249
IR[2] => Mux59.IN250
IR[2] => Mux59.IN251
IR[2] => Mux59.IN252
IR[2] => Mux59.IN253
IR[2] => Mux59.IN254
IR[2] => Mux59.IN255
IR[2] => Mux59.IN256
IR[2] => Mux59.IN257
IR[2] => Mux59.IN258
IR[2] => Mux59.IN259
IR[2] => Mux59.IN260
IR[2] => Mux59.IN261
IR[2] => Mux60.IN156
IR[2] => Mux61.IN156
IR[2] => Mux62.IN261
IR[2] => Mux63.IN67
IR[2] => Mux64.IN261
IR[2] => Mux65.IN261
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN260
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN67
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN67
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN34
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux118.IN34
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux192.IN67
IR[2] => Mux193.IN132
IR[2] => Mux194.IN132
IR[2] => Mux195.IN261
IR[2] => Mux196.IN261
IR[2] => Mux197.IN261
IR[2] => Mux198.IN132
IR[2] => Mux199.IN34
IR[2] => Mux200.IN132
IR[2] => Mux201.IN67
IR[2] => Mux202.IN67
IR[2] => Mux203.IN261
IR[2] => Mux204.IN67
IR[2] => Mux205.IN261
IR[2] => Mux206.IN67
IR[2] => Mux207.IN261
IR[2] => Mux208.IN67
IR[2] => Mux209.IN261
IR[2] => Mux210.IN261
IR[2] => Mux211.IN261
IR[2] => Mux212.IN67
IR[2] => Mux213.IN132
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN67
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN67
IR[2] => Mux220.IN67
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN261
IR[2] => Mux226.IN67
IR[2] => Mux227.IN261
IR[2] => Mux228.IN261
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN34
IR[2] => Mux232.IN132
IR[2] => Mux233.IN261
IR[2] => Mux234.IN132
IR[2] => Mux235.IN132
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN34
IR[2] => Mux239.IN67
IR[2] => Mux240.IN34
IR[2] => Mux241.IN67
IR[2] => Mux243.IN3
IR[2] => Mux248.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN2
IR[2] => Equal8.IN6
IR[3] => Mux2.IN7
IR[3] => Mux31.IN2
IR[3] => Mux31.IN3
IR[3] => Mux31.IN4
IR[3] => Mux31.IN5
IR[3] => Mux31.IN6
IR[3] => Mux31.IN7
IR[3] => Mux42.IN6
IR[3] => Mux58.IN260
IR[3] => Mux59.IN155
IR[3] => Mux60.IN155
IR[3] => Mux61.IN155
IR[3] => Mux62.IN260
IR[3] => Mux63.IN66
IR[3] => Mux64.IN260
IR[3] => Mux65.IN260
IR[3] => Mux66.IN197
IR[3] => Mux66.IN198
IR[3] => Mux66.IN199
IR[3] => Mux66.IN200
IR[3] => Mux66.IN201
IR[3] => Mux66.IN202
IR[3] => Mux66.IN203
IR[3] => Mux66.IN204
IR[3] => Mux66.IN205
IR[3] => Mux66.IN206
IR[3] => Mux66.IN207
IR[3] => Mux66.IN208
IR[3] => Mux66.IN209
IR[3] => Mux66.IN210
IR[3] => Mux66.IN211
IR[3] => Mux66.IN212
IR[3] => Mux66.IN213
IR[3] => Mux66.IN214
IR[3] => Mux66.IN215
IR[3] => Mux66.IN216
IR[3] => Mux66.IN217
IR[3] => Mux66.IN218
IR[3] => Mux66.IN219
IR[3] => Mux66.IN220
IR[3] => Mux66.IN221
IR[3] => Mux66.IN222
IR[3] => Mux66.IN223
IR[3] => Mux66.IN224
IR[3] => Mux66.IN225
IR[3] => Mux66.IN226
IR[3] => Mux66.IN227
IR[3] => Mux66.IN228
IR[3] => Mux66.IN229
IR[3] => Mux66.IN230
IR[3] => Mux66.IN231
IR[3] => Mux66.IN232
IR[3] => Mux66.IN233
IR[3] => Mux66.IN234
IR[3] => Mux66.IN235
IR[3] => Mux66.IN236
IR[3] => Mux66.IN237
IR[3] => Mux66.IN238
IR[3] => Mux66.IN239
IR[3] => Mux66.IN240
IR[3] => Mux66.IN241
IR[3] => Mux66.IN242
IR[3] => Mux66.IN243
IR[3] => Mux66.IN244
IR[3] => Mux66.IN245
IR[3] => Mux66.IN246
IR[3] => Mux66.IN247
IR[3] => Mux66.IN248
IR[3] => Mux66.IN249
IR[3] => Mux66.IN250
IR[3] => Mux66.IN251
IR[3] => Mux66.IN252
IR[3] => Mux66.IN253
IR[3] => Mux66.IN254
IR[3] => Mux66.IN255
IR[3] => Mux66.IN256
IR[3] => Mux66.IN257
IR[3] => Mux66.IN258
IR[3] => Mux66.IN259
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN259
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN66
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN30
IR[3] => Mux98.IN31
IR[3] => Mux98.IN32
IR[3] => Mux98.IN33
IR[3] => Mux98.IN34
IR[3] => Mux98.IN35
IR[3] => Mux98.IN36
IR[3] => Mux98.IN37
IR[3] => Mux98.IN38
IR[3] => Mux98.IN39
IR[3] => Mux98.IN40
IR[3] => Mux98.IN41
IR[3] => Mux98.IN42
IR[3] => Mux98.IN43
IR[3] => Mux98.IN44
IR[3] => Mux98.IN45
IR[3] => Mux98.IN46
IR[3] => Mux98.IN47
IR[3] => Mux98.IN48
IR[3] => Mux98.IN49
IR[3] => Mux98.IN50
IR[3] => Mux98.IN51
IR[3] => Mux98.IN52
IR[3] => Mux98.IN53
IR[3] => Mux98.IN54
IR[3] => Mux98.IN55
IR[3] => Mux98.IN56
IR[3] => Mux98.IN57
IR[3] => Mux98.IN58
IR[3] => Mux98.IN59
IR[3] => Mux98.IN60
IR[3] => Mux98.IN61
IR[3] => Mux98.IN62
IR[3] => Mux98.IN63
IR[3] => Mux98.IN64
IR[3] => Mux98.IN65
IR[3] => Mux98.IN66
IR[3] => Mux98.IN67
IR[3] => Mux98.IN68
IR[3] => Mux98.IN69
IR[3] => Mux98.IN70
IR[3] => Mux98.IN71
IR[3] => Mux98.IN72
IR[3] => Mux98.IN73
IR[3] => Mux98.IN74
IR[3] => Mux98.IN75
IR[3] => Mux98.IN76
IR[3] => Mux98.IN77
IR[3] => Mux98.IN78
IR[3] => Mux98.IN79
IR[3] => Mux98.IN80
IR[3] => Mux98.IN81
IR[3] => Mux98.IN82
IR[3] => Mux98.IN83
IR[3] => Mux98.IN84
IR[3] => Mux98.IN85
IR[3] => Mux98.IN86
IR[3] => Mux98.IN87
IR[3] => Mux98.IN88
IR[3] => Mux98.IN89
IR[3] => Mux98.IN90
IR[3] => Mux98.IN91
IR[3] => Mux98.IN92
IR[3] => Mux98.IN93
IR[3] => Mux98.IN94
IR[3] => Mux98.IN95
IR[3] => Mux98.IN96
IR[3] => Mux98.IN97
IR[3] => Mux98.IN98
IR[3] => Mux98.IN99
IR[3] => Mux98.IN100
IR[3] => Mux98.IN101
IR[3] => Mux98.IN102
IR[3] => Mux98.IN103
IR[3] => Mux98.IN104
IR[3] => Mux98.IN105
IR[3] => Mux98.IN106
IR[3] => Mux98.IN107
IR[3] => Mux98.IN108
IR[3] => Mux98.IN109
IR[3] => Mux98.IN110
IR[3] => Mux98.IN111
IR[3] => Mux98.IN112
IR[3] => Mux98.IN113
IR[3] => Mux98.IN114
IR[3] => Mux98.IN115
IR[3] => Mux98.IN116
IR[3] => Mux98.IN117
IR[3] => Mux98.IN118
IR[3] => Mux98.IN119
IR[3] => Mux98.IN120
IR[3] => Mux98.IN121
IR[3] => Mux98.IN122
IR[3] => Mux98.IN123
IR[3] => Mux98.IN124
IR[3] => Mux98.IN125
IR[3] => Mux98.IN126
IR[3] => Mux98.IN127
IR[3] => Mux98.IN128
IR[3] => Mux98.IN129
IR[3] => Mux98.IN130
IR[3] => Mux98.IN131
IR[3] => Mux98.IN132
IR[3] => Mux98.IN133
IR[3] => Mux98.IN134
IR[3] => Mux98.IN135
IR[3] => Mux98.IN136
IR[3] => Mux98.IN137
IR[3] => Mux98.IN138
IR[3] => Mux98.IN139
IR[3] => Mux98.IN140
IR[3] => Mux98.IN141
IR[3] => Mux98.IN142
IR[3] => Mux98.IN143
IR[3] => Mux98.IN144
IR[3] => Mux98.IN145
IR[3] => Mux98.IN146
IR[3] => Mux98.IN147
IR[3] => Mux98.IN148
IR[3] => Mux98.IN149
IR[3] => Mux98.IN150
IR[3] => Mux98.IN151
IR[3] => Mux98.IN152
IR[3] => Mux98.IN153
IR[3] => Mux98.IN154
IR[3] => Mux98.IN155
IR[3] => Mux98.IN156
IR[3] => Mux98.IN157
IR[3] => Mux98.IN158
IR[3] => Mux98.IN159
IR[3] => Mux98.IN160
IR[3] => Mux98.IN161
IR[3] => Mux98.IN162
IR[3] => Mux98.IN163
IR[3] => Mux98.IN164
IR[3] => Mux98.IN165
IR[3] => Mux98.IN166
IR[3] => Mux98.IN167
IR[3] => Mux98.IN168
IR[3] => Mux98.IN169
IR[3] => Mux98.IN170
IR[3] => Mux98.IN171
IR[3] => Mux98.IN172
IR[3] => Mux98.IN173
IR[3] => Mux98.IN174
IR[3] => Mux98.IN175
IR[3] => Mux98.IN176
IR[3] => Mux98.IN177
IR[3] => Mux98.IN178
IR[3] => Mux98.IN179
IR[3] => Mux98.IN180
IR[3] => Mux98.IN181
IR[3] => Mux98.IN182
IR[3] => Mux98.IN183
IR[3] => Mux98.IN184
IR[3] => Mux98.IN185
IR[3] => Mux98.IN186
IR[3] => Mux98.IN187
IR[3] => Mux98.IN188
IR[3] => Mux98.IN189
IR[3] => Mux98.IN190
IR[3] => Mux98.IN191
IR[3] => Mux98.IN192
IR[3] => Mux98.IN193
IR[3] => Mux98.IN194
IR[3] => Mux98.IN195
IR[3] => Mux98.IN196
IR[3] => Mux98.IN197
IR[3] => Mux98.IN198
IR[3] => Mux98.IN199
IR[3] => Mux98.IN200
IR[3] => Mux98.IN201
IR[3] => Mux98.IN202
IR[3] => Mux98.IN203
IR[3] => Mux98.IN204
IR[3] => Mux98.IN205
IR[3] => Mux98.IN206
IR[3] => Mux98.IN207
IR[3] => Mux98.IN208
IR[3] => Mux98.IN209
IR[3] => Mux98.IN210
IR[3] => Mux98.IN211
IR[3] => Mux98.IN212
IR[3] => Mux98.IN213
IR[3] => Mux98.IN214
IR[3] => Mux98.IN215
IR[3] => Mux98.IN216
IR[3] => Mux98.IN217
IR[3] => Mux98.IN218
IR[3] => Mux98.IN219
IR[3] => Mux98.IN220
IR[3] => Mux98.IN221
IR[3] => Mux98.IN222
IR[3] => Mux98.IN223
IR[3] => Mux98.IN224
IR[3] => Mux98.IN225
IR[3] => Mux98.IN226
IR[3] => Mux98.IN227
IR[3] => Mux98.IN228
IR[3] => Mux98.IN229
IR[3] => Mux98.IN230
IR[3] => Mux98.IN231
IR[3] => Mux98.IN232
IR[3] => Mux98.IN233
IR[3] => Mux98.IN234
IR[3] => Mux98.IN235
IR[3] => Mux98.IN236
IR[3] => Mux98.IN237
IR[3] => Mux98.IN238
IR[3] => Mux98.IN239
IR[3] => Mux98.IN240
IR[3] => Mux98.IN241
IR[3] => Mux98.IN242
IR[3] => Mux98.IN243
IR[3] => Mux98.IN244
IR[3] => Mux98.IN245
IR[3] => Mux98.IN246
IR[3] => Mux98.IN247
IR[3] => Mux98.IN248
IR[3] => Mux98.IN249
IR[3] => Mux98.IN250
IR[3] => Mux98.IN251
IR[3] => Mux98.IN252
IR[3] => Mux98.IN253
IR[3] => Mux98.IN254
IR[3] => Mux98.IN255
IR[3] => Mux98.IN256
IR[3] => Mux98.IN257
IR[3] => Mux98.IN258
IR[3] => Mux98.IN259
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN66
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux141.IN6
IR[3] => Mux141.IN7
IR[3] => Mux145.IN1
IR[3] => Mux145.IN2
IR[3] => Mux145.IN3
IR[3] => Mux145.IN4
IR[3] => Mux145.IN5
IR[3] => Mux145.IN6
IR[3] => Mux145.IN7
IR[3] => Mux147.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux160.IN1
IR[3] => Mux160.IN2
IR[3] => Mux160.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux180.IN7
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN131
IR[3] => Mux195.IN260
IR[3] => Mux196.IN260
IR[3] => Mux197.IN260
IR[3] => Mux201.IN66
IR[3] => Mux202.IN66
IR[3] => Mux203.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN260
IR[3] => Mux208.IN66
IR[3] => Mux209.IN260
IR[3] => Mux210.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN66
IR[3] => Mux213.IN131
IR[3] => Mux214.IN260
IR[3] => Mux215.IN260
IR[3] => Mux216.IN66
IR[3] => Mux217.IN260
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN38
IR[3] => Mux225.IN39
IR[3] => Mux225.IN40
IR[3] => Mux225.IN41
IR[3] => Mux225.IN42
IR[3] => Mux225.IN43
IR[3] => Mux225.IN44
IR[3] => Mux225.IN45
IR[3] => Mux225.IN46
IR[3] => Mux225.IN47
IR[3] => Mux225.IN48
IR[3] => Mux225.IN49
IR[3] => Mux225.IN50
IR[3] => Mux225.IN51
IR[3] => Mux225.IN52
IR[3] => Mux225.IN53
IR[3] => Mux225.IN54
IR[3] => Mux225.IN55
IR[3] => Mux225.IN56
IR[3] => Mux225.IN57
IR[3] => Mux225.IN58
IR[3] => Mux225.IN59
IR[3] => Mux225.IN60
IR[3] => Mux225.IN61
IR[3] => Mux225.IN62
IR[3] => Mux225.IN63
IR[3] => Mux225.IN64
IR[3] => Mux225.IN65
IR[3] => Mux225.IN66
IR[3] => Mux225.IN67
IR[3] => Mux225.IN68
IR[3] => Mux225.IN69
IR[3] => Mux225.IN70
IR[3] => Mux225.IN71
IR[3] => Mux225.IN72
IR[3] => Mux225.IN73
IR[3] => Mux225.IN74
IR[3] => Mux225.IN75
IR[3] => Mux225.IN76
IR[3] => Mux225.IN77
IR[3] => Mux225.IN78
IR[3] => Mux225.IN79
IR[3] => Mux225.IN80
IR[3] => Mux225.IN81
IR[3] => Mux225.IN82
IR[3] => Mux225.IN83
IR[3] => Mux225.IN84
IR[3] => Mux225.IN85
IR[3] => Mux225.IN86
IR[3] => Mux225.IN87
IR[3] => Mux225.IN88
IR[3] => Mux225.IN89
IR[3] => Mux225.IN90
IR[3] => Mux225.IN91
IR[3] => Mux225.IN92
IR[3] => Mux225.IN93
IR[3] => Mux225.IN94
IR[3] => Mux225.IN95
IR[3] => Mux225.IN96
IR[3] => Mux225.IN97
IR[3] => Mux225.IN98
IR[3] => Mux225.IN99
IR[3] => Mux225.IN100
IR[3] => Mux225.IN101
IR[3] => Mux225.IN102
IR[3] => Mux225.IN103
IR[3] => Mux225.IN104
IR[3] => Mux225.IN105
IR[3] => Mux225.IN106
IR[3] => Mux225.IN107
IR[3] => Mux225.IN108
IR[3] => Mux225.IN109
IR[3] => Mux225.IN110
IR[3] => Mux225.IN111
IR[3] => Mux225.IN112
IR[3] => Mux225.IN113
IR[3] => Mux225.IN114
IR[3] => Mux225.IN115
IR[3] => Mux225.IN116
IR[3] => Mux225.IN117
IR[3] => Mux225.IN118
IR[3] => Mux225.IN119
IR[3] => Mux225.IN120
IR[3] => Mux225.IN121
IR[3] => Mux225.IN122
IR[3] => Mux225.IN123
IR[3] => Mux225.IN124
IR[3] => Mux225.IN125
IR[3] => Mux225.IN126
IR[3] => Mux225.IN127
IR[3] => Mux225.IN128
IR[3] => Mux225.IN129
IR[3] => Mux225.IN130
IR[3] => Mux225.IN131
IR[3] => Mux225.IN132
IR[3] => Mux225.IN133
IR[3] => Mux225.IN134
IR[3] => Mux225.IN135
IR[3] => Mux225.IN136
IR[3] => Mux225.IN137
IR[3] => Mux225.IN138
IR[3] => Mux225.IN139
IR[3] => Mux225.IN140
IR[3] => Mux225.IN141
IR[3] => Mux225.IN142
IR[3] => Mux225.IN143
IR[3] => Mux225.IN144
IR[3] => Mux225.IN145
IR[3] => Mux225.IN146
IR[3] => Mux225.IN147
IR[3] => Mux225.IN148
IR[3] => Mux225.IN149
IR[3] => Mux225.IN150
IR[3] => Mux225.IN151
IR[3] => Mux225.IN152
IR[3] => Mux225.IN153
IR[3] => Mux225.IN154
IR[3] => Mux225.IN155
IR[3] => Mux225.IN156
IR[3] => Mux225.IN157
IR[3] => Mux225.IN158
IR[3] => Mux225.IN159
IR[3] => Mux225.IN160
IR[3] => Mux225.IN161
IR[3] => Mux225.IN162
IR[3] => Mux225.IN163
IR[3] => Mux225.IN164
IR[3] => Mux225.IN165
IR[3] => Mux225.IN166
IR[3] => Mux225.IN167
IR[3] => Mux225.IN168
IR[3] => Mux225.IN169
IR[3] => Mux225.IN170
IR[3] => Mux225.IN171
IR[3] => Mux225.IN172
IR[3] => Mux225.IN173
IR[3] => Mux225.IN174
IR[3] => Mux225.IN175
IR[3] => Mux225.IN176
IR[3] => Mux225.IN177
IR[3] => Mux225.IN178
IR[3] => Mux225.IN179
IR[3] => Mux225.IN180
IR[3] => Mux225.IN181
IR[3] => Mux225.IN182
IR[3] => Mux225.IN183
IR[3] => Mux225.IN184
IR[3] => Mux225.IN185
IR[3] => Mux225.IN186
IR[3] => Mux225.IN187
IR[3] => Mux225.IN188
IR[3] => Mux225.IN189
IR[3] => Mux225.IN190
IR[3] => Mux225.IN191
IR[3] => Mux225.IN192
IR[3] => Mux225.IN193
IR[3] => Mux225.IN194
IR[3] => Mux225.IN195
IR[3] => Mux225.IN196
IR[3] => Mux225.IN197
IR[3] => Mux225.IN198
IR[3] => Mux225.IN199
IR[3] => Mux225.IN200
IR[3] => Mux225.IN201
IR[3] => Mux225.IN202
IR[3] => Mux225.IN203
IR[3] => Mux225.IN204
IR[3] => Mux225.IN205
IR[3] => Mux225.IN206
IR[3] => Mux225.IN207
IR[3] => Mux225.IN208
IR[3] => Mux225.IN209
IR[3] => Mux225.IN210
IR[3] => Mux225.IN211
IR[3] => Mux225.IN212
IR[3] => Mux225.IN213
IR[3] => Mux225.IN214
IR[3] => Mux225.IN215
IR[3] => Mux225.IN216
IR[3] => Mux225.IN217
IR[3] => Mux225.IN218
IR[3] => Mux225.IN219
IR[3] => Mux225.IN220
IR[3] => Mux225.IN221
IR[3] => Mux225.IN222
IR[3] => Mux225.IN223
IR[3] => Mux225.IN224
IR[3] => Mux225.IN225
IR[3] => Mux225.IN226
IR[3] => Mux225.IN227
IR[3] => Mux225.IN228
IR[3] => Mux225.IN229
IR[3] => Mux225.IN230
IR[3] => Mux225.IN231
IR[3] => Mux225.IN232
IR[3] => Mux225.IN233
IR[3] => Mux225.IN234
IR[3] => Mux225.IN235
IR[3] => Mux225.IN236
IR[3] => Mux225.IN237
IR[3] => Mux225.IN238
IR[3] => Mux225.IN239
IR[3] => Mux225.IN240
IR[3] => Mux225.IN241
IR[3] => Mux225.IN242
IR[3] => Mux225.IN243
IR[3] => Mux225.IN244
IR[3] => Mux225.IN245
IR[3] => Mux225.IN246
IR[3] => Mux225.IN247
IR[3] => Mux225.IN248
IR[3] => Mux225.IN249
IR[3] => Mux225.IN250
IR[3] => Mux225.IN251
IR[3] => Mux225.IN252
IR[3] => Mux225.IN253
IR[3] => Mux225.IN254
IR[3] => Mux225.IN255
IR[3] => Mux225.IN256
IR[3] => Mux225.IN257
IR[3] => Mux225.IN258
IR[3] => Mux225.IN259
IR[3] => Mux225.IN260
IR[3] => Mux227.IN260
IR[3] => Mux228.IN260
IR[3] => Mux232.IN131
IR[3] => Mux233.IN260
IR[3] => Mux234.IN131
IR[3] => Mux235.IN131
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Equal4.IN0
IR[3] => Equal6.IN5
IR[3] => Equal8.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux42.IN5
IR[4] => Mux58.IN259
IR[4] => Mux59.IN154
IR[4] => Mux60.IN154
IR[4] => Mux61.IN154
IR[4] => Mux62.IN259
IR[4] => Mux64.IN259
IR[4] => Mux65.IN196
IR[4] => Mux65.IN197
IR[4] => Mux65.IN198
IR[4] => Mux65.IN199
IR[4] => Mux65.IN200
IR[4] => Mux65.IN201
IR[4] => Mux65.IN202
IR[4] => Mux65.IN203
IR[4] => Mux65.IN204
IR[4] => Mux65.IN205
IR[4] => Mux65.IN206
IR[4] => Mux65.IN207
IR[4] => Mux65.IN208
IR[4] => Mux65.IN209
IR[4] => Mux65.IN210
IR[4] => Mux65.IN211
IR[4] => Mux65.IN212
IR[4] => Mux65.IN213
IR[4] => Mux65.IN214
IR[4] => Mux65.IN215
IR[4] => Mux65.IN216
IR[4] => Mux65.IN217
IR[4] => Mux65.IN218
IR[4] => Mux65.IN219
IR[4] => Mux65.IN220
IR[4] => Mux65.IN221
IR[4] => Mux65.IN222
IR[4] => Mux65.IN223
IR[4] => Mux65.IN224
IR[4] => Mux65.IN225
IR[4] => Mux65.IN226
IR[4] => Mux65.IN227
IR[4] => Mux65.IN228
IR[4] => Mux65.IN229
IR[4] => Mux65.IN230
IR[4] => Mux65.IN231
IR[4] => Mux65.IN232
IR[4] => Mux65.IN233
IR[4] => Mux65.IN234
IR[4] => Mux65.IN235
IR[4] => Mux65.IN236
IR[4] => Mux65.IN237
IR[4] => Mux65.IN238
IR[4] => Mux65.IN239
IR[4] => Mux65.IN240
IR[4] => Mux65.IN241
IR[4] => Mux65.IN242
IR[4] => Mux65.IN243
IR[4] => Mux65.IN244
IR[4] => Mux65.IN245
IR[4] => Mux65.IN246
IR[4] => Mux65.IN247
IR[4] => Mux65.IN248
IR[4] => Mux65.IN249
IR[4] => Mux65.IN250
IR[4] => Mux65.IN251
IR[4] => Mux65.IN252
IR[4] => Mux65.IN253
IR[4] => Mux65.IN254
IR[4] => Mux65.IN255
IR[4] => Mux65.IN256
IR[4] => Mux65.IN257
IR[4] => Mux65.IN258
IR[4] => Mux65.IN259
IR[4] => Mux66.IN196
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN258
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN251
IR[4] => Mux89.IN252
IR[4] => Mux89.IN253
IR[4] => Mux89.IN254
IR[4] => Mux89.IN255
IR[4] => Mux89.IN256
IR[4] => Mux89.IN257
IR[4] => Mux89.IN258
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN29
IR[4] => Mux97.IN30
IR[4] => Mux97.IN31
IR[4] => Mux97.IN32
IR[4] => Mux97.IN33
IR[4] => Mux97.IN34
IR[4] => Mux97.IN35
IR[4] => Mux97.IN36
IR[4] => Mux97.IN37
IR[4] => Mux97.IN38
IR[4] => Mux97.IN39
IR[4] => Mux97.IN40
IR[4] => Mux97.IN41
IR[4] => Mux97.IN42
IR[4] => Mux97.IN43
IR[4] => Mux97.IN44
IR[4] => Mux97.IN45
IR[4] => Mux97.IN46
IR[4] => Mux97.IN47
IR[4] => Mux97.IN48
IR[4] => Mux97.IN49
IR[4] => Mux97.IN50
IR[4] => Mux97.IN51
IR[4] => Mux97.IN52
IR[4] => Mux97.IN53
IR[4] => Mux97.IN54
IR[4] => Mux97.IN55
IR[4] => Mux97.IN56
IR[4] => Mux97.IN57
IR[4] => Mux97.IN58
IR[4] => Mux97.IN59
IR[4] => Mux97.IN60
IR[4] => Mux97.IN61
IR[4] => Mux97.IN62
IR[4] => Mux97.IN63
IR[4] => Mux97.IN64
IR[4] => Mux97.IN65
IR[4] => Mux97.IN66
IR[4] => Mux97.IN67
IR[4] => Mux97.IN68
IR[4] => Mux97.IN69
IR[4] => Mux97.IN70
IR[4] => Mux97.IN71
IR[4] => Mux97.IN72
IR[4] => Mux97.IN73
IR[4] => Mux97.IN74
IR[4] => Mux97.IN75
IR[4] => Mux97.IN76
IR[4] => Mux97.IN77
IR[4] => Mux97.IN78
IR[4] => Mux97.IN79
IR[4] => Mux97.IN80
IR[4] => Mux97.IN81
IR[4] => Mux97.IN82
IR[4] => Mux97.IN83
IR[4] => Mux97.IN84
IR[4] => Mux97.IN85
IR[4] => Mux97.IN86
IR[4] => Mux97.IN87
IR[4] => Mux97.IN88
IR[4] => Mux97.IN89
IR[4] => Mux97.IN90
IR[4] => Mux97.IN91
IR[4] => Mux97.IN92
IR[4] => Mux97.IN93
IR[4] => Mux97.IN94
IR[4] => Mux97.IN95
IR[4] => Mux97.IN96
IR[4] => Mux97.IN97
IR[4] => Mux97.IN98
IR[4] => Mux97.IN99
IR[4] => Mux97.IN100
IR[4] => Mux97.IN101
IR[4] => Mux97.IN102
IR[4] => Mux97.IN103
IR[4] => Mux97.IN104
IR[4] => Mux97.IN105
IR[4] => Mux97.IN106
IR[4] => Mux97.IN107
IR[4] => Mux97.IN108
IR[4] => Mux97.IN109
IR[4] => Mux97.IN110
IR[4] => Mux97.IN111
IR[4] => Mux97.IN112
IR[4] => Mux97.IN113
IR[4] => Mux97.IN114
IR[4] => Mux97.IN115
IR[4] => Mux97.IN116
IR[4] => Mux97.IN117
IR[4] => Mux97.IN118
IR[4] => Mux97.IN119
IR[4] => Mux97.IN120
IR[4] => Mux97.IN121
IR[4] => Mux97.IN122
IR[4] => Mux97.IN123
IR[4] => Mux97.IN124
IR[4] => Mux97.IN125
IR[4] => Mux97.IN126
IR[4] => Mux97.IN127
IR[4] => Mux97.IN128
IR[4] => Mux97.IN129
IR[4] => Mux97.IN130
IR[4] => Mux97.IN131
IR[4] => Mux97.IN132
IR[4] => Mux97.IN133
IR[4] => Mux97.IN134
IR[4] => Mux97.IN135
IR[4] => Mux97.IN136
IR[4] => Mux97.IN137
IR[4] => Mux97.IN138
IR[4] => Mux97.IN139
IR[4] => Mux97.IN140
IR[4] => Mux97.IN141
IR[4] => Mux97.IN142
IR[4] => Mux97.IN143
IR[4] => Mux97.IN144
IR[4] => Mux97.IN145
IR[4] => Mux97.IN146
IR[4] => Mux97.IN147
IR[4] => Mux97.IN148
IR[4] => Mux97.IN149
IR[4] => Mux97.IN150
IR[4] => Mux97.IN151
IR[4] => Mux97.IN152
IR[4] => Mux97.IN153
IR[4] => Mux97.IN154
IR[4] => Mux97.IN155
IR[4] => Mux97.IN156
IR[4] => Mux97.IN157
IR[4] => Mux97.IN158
IR[4] => Mux97.IN159
IR[4] => Mux97.IN160
IR[4] => Mux97.IN161
IR[4] => Mux97.IN162
IR[4] => Mux97.IN163
IR[4] => Mux97.IN164
IR[4] => Mux97.IN165
IR[4] => Mux97.IN166
IR[4] => Mux97.IN167
IR[4] => Mux97.IN168
IR[4] => Mux97.IN169
IR[4] => Mux97.IN170
IR[4] => Mux97.IN171
IR[4] => Mux97.IN172
IR[4] => Mux97.IN173
IR[4] => Mux97.IN174
IR[4] => Mux97.IN175
IR[4] => Mux97.IN176
IR[4] => Mux97.IN177
IR[4] => Mux97.IN178
IR[4] => Mux97.IN179
IR[4] => Mux97.IN180
IR[4] => Mux97.IN181
IR[4] => Mux97.IN182
IR[4] => Mux97.IN183
IR[4] => Mux97.IN184
IR[4] => Mux97.IN185
IR[4] => Mux97.IN186
IR[4] => Mux97.IN187
IR[4] => Mux97.IN188
IR[4] => Mux97.IN189
IR[4] => Mux97.IN190
IR[4] => Mux97.IN191
IR[4] => Mux97.IN192
IR[4] => Mux97.IN193
IR[4] => Mux97.IN194
IR[4] => Mux97.IN195
IR[4] => Mux97.IN196
IR[4] => Mux97.IN197
IR[4] => Mux97.IN198
IR[4] => Mux97.IN199
IR[4] => Mux97.IN200
IR[4] => Mux97.IN201
IR[4] => Mux97.IN202
IR[4] => Mux97.IN203
IR[4] => Mux97.IN204
IR[4] => Mux97.IN205
IR[4] => Mux97.IN206
IR[4] => Mux97.IN207
IR[4] => Mux97.IN208
IR[4] => Mux97.IN209
IR[4] => Mux97.IN210
IR[4] => Mux97.IN211
IR[4] => Mux97.IN212
IR[4] => Mux97.IN213
IR[4] => Mux97.IN214
IR[4] => Mux97.IN215
IR[4] => Mux97.IN216
IR[4] => Mux97.IN217
IR[4] => Mux97.IN218
IR[4] => Mux97.IN219
IR[4] => Mux97.IN220
IR[4] => Mux97.IN221
IR[4] => Mux97.IN222
IR[4] => Mux97.IN223
IR[4] => Mux97.IN224
IR[4] => Mux97.IN225
IR[4] => Mux97.IN226
IR[4] => Mux97.IN227
IR[4] => Mux97.IN228
IR[4] => Mux97.IN229
IR[4] => Mux97.IN230
IR[4] => Mux97.IN231
IR[4] => Mux97.IN232
IR[4] => Mux97.IN233
IR[4] => Mux97.IN234
IR[4] => Mux97.IN235
IR[4] => Mux97.IN236
IR[4] => Mux97.IN237
IR[4] => Mux97.IN238
IR[4] => Mux97.IN239
IR[4] => Mux97.IN240
IR[4] => Mux97.IN241
IR[4] => Mux97.IN242
IR[4] => Mux97.IN243
IR[4] => Mux97.IN244
IR[4] => Mux97.IN245
IR[4] => Mux97.IN246
IR[4] => Mux97.IN247
IR[4] => Mux97.IN248
IR[4] => Mux97.IN249
IR[4] => Mux97.IN250
IR[4] => Mux97.IN251
IR[4] => Mux97.IN252
IR[4] => Mux97.IN253
IR[4] => Mux97.IN254
IR[4] => Mux97.IN255
IR[4] => Mux97.IN256
IR[4] => Mux97.IN257
IR[4] => Mux97.IN258
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux99.IN259
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux144.IN1
IR[4] => Mux144.IN2
IR[4] => Mux144.IN3
IR[4] => Mux144.IN4
IR[4] => Mux144.IN5
IR[4] => Mux144.IN6
IR[4] => Mux144.IN7
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN5
IR[4] => Mux155.IN5
IR[4] => Mux156.IN5
IR[4] => Mux157.IN2
IR[4] => Mux157.IN3
IR[4] => Mux157.IN4
IR[4] => Mux157.IN5
IR[4] => Mux159.IN1
IR[4] => Mux159.IN2
IR[4] => Mux159.IN3
IR[4] => Mux168.IN1
IR[4] => Mux168.IN2
IR[4] => Mux168.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux179.IN7
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN131
IR[4] => Mux195.IN259
IR[4] => Mux196.IN259
IR[4] => Mux197.IN259
IR[4] => Mux198.IN131
IR[4] => Mux200.IN131
IR[4] => Mux203.IN259
IR[4] => Mux205.IN259
IR[4] => Mux207.IN259
IR[4] => Mux209.IN259
IR[4] => Mux210.IN259
IR[4] => Mux211.IN259
IR[4] => Mux214.IN259
IR[4] => Mux215.IN259
IR[4] => Mux217.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN37
IR[4] => Mux224.IN38
IR[4] => Mux224.IN39
IR[4] => Mux224.IN40
IR[4] => Mux224.IN41
IR[4] => Mux224.IN42
IR[4] => Mux224.IN43
IR[4] => Mux224.IN44
IR[4] => Mux224.IN45
IR[4] => Mux224.IN46
IR[4] => Mux224.IN47
IR[4] => Mux224.IN48
IR[4] => Mux224.IN49
IR[4] => Mux224.IN50
IR[4] => Mux224.IN51
IR[4] => Mux224.IN52
IR[4] => Mux224.IN53
IR[4] => Mux224.IN54
IR[4] => Mux224.IN55
IR[4] => Mux224.IN56
IR[4] => Mux224.IN57
IR[4] => Mux224.IN58
IR[4] => Mux224.IN59
IR[4] => Mux224.IN60
IR[4] => Mux224.IN61
IR[4] => Mux224.IN62
IR[4] => Mux224.IN63
IR[4] => Mux224.IN64
IR[4] => Mux224.IN65
IR[4] => Mux224.IN66
IR[4] => Mux224.IN67
IR[4] => Mux224.IN68
IR[4] => Mux224.IN69
IR[4] => Mux224.IN70
IR[4] => Mux224.IN71
IR[4] => Mux224.IN72
IR[4] => Mux224.IN73
IR[4] => Mux224.IN74
IR[4] => Mux224.IN75
IR[4] => Mux224.IN76
IR[4] => Mux224.IN77
IR[4] => Mux224.IN78
IR[4] => Mux224.IN79
IR[4] => Mux224.IN80
IR[4] => Mux224.IN81
IR[4] => Mux224.IN82
IR[4] => Mux224.IN83
IR[4] => Mux224.IN84
IR[4] => Mux224.IN85
IR[4] => Mux224.IN86
IR[4] => Mux224.IN87
IR[4] => Mux224.IN88
IR[4] => Mux224.IN89
IR[4] => Mux224.IN90
IR[4] => Mux224.IN91
IR[4] => Mux224.IN92
IR[4] => Mux224.IN93
IR[4] => Mux224.IN94
IR[4] => Mux224.IN95
IR[4] => Mux224.IN96
IR[4] => Mux224.IN97
IR[4] => Mux224.IN98
IR[4] => Mux224.IN99
IR[4] => Mux224.IN100
IR[4] => Mux224.IN101
IR[4] => Mux224.IN102
IR[4] => Mux224.IN103
IR[4] => Mux224.IN104
IR[4] => Mux224.IN105
IR[4] => Mux224.IN106
IR[4] => Mux224.IN107
IR[4] => Mux224.IN108
IR[4] => Mux224.IN109
IR[4] => Mux224.IN110
IR[4] => Mux224.IN111
IR[4] => Mux224.IN112
IR[4] => Mux224.IN113
IR[4] => Mux224.IN114
IR[4] => Mux224.IN115
IR[4] => Mux224.IN116
IR[4] => Mux224.IN117
IR[4] => Mux224.IN118
IR[4] => Mux224.IN119
IR[4] => Mux224.IN120
IR[4] => Mux224.IN121
IR[4] => Mux224.IN122
IR[4] => Mux224.IN123
IR[4] => Mux224.IN124
IR[4] => Mux224.IN125
IR[4] => Mux224.IN126
IR[4] => Mux224.IN127
IR[4] => Mux224.IN128
IR[4] => Mux224.IN129
IR[4] => Mux224.IN130
IR[4] => Mux224.IN131
IR[4] => Mux224.IN132
IR[4] => Mux224.IN133
IR[4] => Mux224.IN134
IR[4] => Mux224.IN135
IR[4] => Mux224.IN136
IR[4] => Mux224.IN137
IR[4] => Mux224.IN138
IR[4] => Mux224.IN139
IR[4] => Mux224.IN140
IR[4] => Mux224.IN141
IR[4] => Mux224.IN142
IR[4] => Mux224.IN143
IR[4] => Mux224.IN144
IR[4] => Mux224.IN145
IR[4] => Mux224.IN146
IR[4] => Mux224.IN147
IR[4] => Mux224.IN148
IR[4] => Mux224.IN149
IR[4] => Mux224.IN150
IR[4] => Mux224.IN151
IR[4] => Mux224.IN152
IR[4] => Mux224.IN153
IR[4] => Mux224.IN154
IR[4] => Mux224.IN155
IR[4] => Mux224.IN156
IR[4] => Mux224.IN157
IR[4] => Mux224.IN158
IR[4] => Mux224.IN159
IR[4] => Mux224.IN160
IR[4] => Mux224.IN161
IR[4] => Mux224.IN162
IR[4] => Mux224.IN163
IR[4] => Mux224.IN164
IR[4] => Mux224.IN165
IR[4] => Mux224.IN166
IR[4] => Mux224.IN167
IR[4] => Mux224.IN168
IR[4] => Mux224.IN169
IR[4] => Mux224.IN170
IR[4] => Mux224.IN171
IR[4] => Mux224.IN172
IR[4] => Mux224.IN173
IR[4] => Mux224.IN174
IR[4] => Mux224.IN175
IR[4] => Mux224.IN176
IR[4] => Mux224.IN177
IR[4] => Mux224.IN178
IR[4] => Mux224.IN179
IR[4] => Mux224.IN180
IR[4] => Mux224.IN181
IR[4] => Mux224.IN182
IR[4] => Mux224.IN183
IR[4] => Mux224.IN184
IR[4] => Mux224.IN185
IR[4] => Mux224.IN186
IR[4] => Mux224.IN187
IR[4] => Mux224.IN188
IR[4] => Mux224.IN189
IR[4] => Mux224.IN190
IR[4] => Mux224.IN191
IR[4] => Mux224.IN192
IR[4] => Mux224.IN193
IR[4] => Mux224.IN194
IR[4] => Mux224.IN195
IR[4] => Mux224.IN196
IR[4] => Mux224.IN197
IR[4] => Mux224.IN198
IR[4] => Mux224.IN199
IR[4] => Mux224.IN200
IR[4] => Mux224.IN201
IR[4] => Mux224.IN202
IR[4] => Mux224.IN203
IR[4] => Mux224.IN204
IR[4] => Mux224.IN205
IR[4] => Mux224.IN206
IR[4] => Mux224.IN207
IR[4] => Mux224.IN208
IR[4] => Mux224.IN209
IR[4] => Mux224.IN210
IR[4] => Mux224.IN211
IR[4] => Mux224.IN212
IR[4] => Mux224.IN213
IR[4] => Mux224.IN214
IR[4] => Mux224.IN215
IR[4] => Mux224.IN216
IR[4] => Mux224.IN217
IR[4] => Mux224.IN218
IR[4] => Mux224.IN219
IR[4] => Mux224.IN220
IR[4] => Mux224.IN221
IR[4] => Mux224.IN222
IR[4] => Mux224.IN223
IR[4] => Mux224.IN224
IR[4] => Mux224.IN225
IR[4] => Mux224.IN226
IR[4] => Mux224.IN227
IR[4] => Mux224.IN228
IR[4] => Mux224.IN229
IR[4] => Mux224.IN230
IR[4] => Mux224.IN231
IR[4] => Mux224.IN232
IR[4] => Mux224.IN233
IR[4] => Mux224.IN234
IR[4] => Mux224.IN235
IR[4] => Mux224.IN236
IR[4] => Mux224.IN237
IR[4] => Mux224.IN238
IR[4] => Mux224.IN239
IR[4] => Mux224.IN240
IR[4] => Mux224.IN241
IR[4] => Mux224.IN242
IR[4] => Mux224.IN243
IR[4] => Mux224.IN244
IR[4] => Mux224.IN245
IR[4] => Mux224.IN246
IR[4] => Mux224.IN247
IR[4] => Mux224.IN248
IR[4] => Mux224.IN249
IR[4] => Mux224.IN250
IR[4] => Mux224.IN251
IR[4] => Mux224.IN252
IR[4] => Mux224.IN253
IR[4] => Mux224.IN254
IR[4] => Mux224.IN255
IR[4] => Mux224.IN256
IR[4] => Mux224.IN257
IR[4] => Mux224.IN258
IR[4] => Mux224.IN259
IR[4] => Mux225.IN37
IR[4] => Mux227.IN259
IR[4] => Mux228.IN259
IR[4] => Mux232.IN130
IR[4] => Mux233.IN259
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN2
IR[4] => Equal6.IN1
IR[4] => Equal8.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux42.IN4
IR[5] => Mux58.IN258
IR[5] => Mux59.IN153
IR[5] => Mux60.IN153
IR[5] => Mux61.IN153
IR[5] => Mux62.IN258
IR[5] => Mux64.IN195
IR[5] => Mux64.IN196
IR[5] => Mux64.IN197
IR[5] => Mux64.IN198
IR[5] => Mux64.IN199
IR[5] => Mux64.IN200
IR[5] => Mux64.IN201
IR[5] => Mux64.IN202
IR[5] => Mux64.IN203
IR[5] => Mux64.IN204
IR[5] => Mux64.IN205
IR[5] => Mux64.IN206
IR[5] => Mux64.IN207
IR[5] => Mux64.IN208
IR[5] => Mux64.IN209
IR[5] => Mux64.IN210
IR[5] => Mux64.IN211
IR[5] => Mux64.IN212
IR[5] => Mux64.IN213
IR[5] => Mux64.IN214
IR[5] => Mux64.IN215
IR[5] => Mux64.IN216
IR[5] => Mux64.IN217
IR[5] => Mux64.IN218
IR[5] => Mux64.IN219
IR[5] => Mux64.IN220
IR[5] => Mux64.IN221
IR[5] => Mux64.IN222
IR[5] => Mux64.IN223
IR[5] => Mux64.IN224
IR[5] => Mux64.IN225
IR[5] => Mux64.IN226
IR[5] => Mux64.IN227
IR[5] => Mux64.IN228
IR[5] => Mux64.IN229
IR[5] => Mux64.IN230
IR[5] => Mux64.IN231
IR[5] => Mux64.IN232
IR[5] => Mux64.IN233
IR[5] => Mux64.IN234
IR[5] => Mux64.IN235
IR[5] => Mux64.IN236
IR[5] => Mux64.IN237
IR[5] => Mux64.IN238
IR[5] => Mux64.IN239
IR[5] => Mux64.IN240
IR[5] => Mux64.IN241
IR[5] => Mux64.IN242
IR[5] => Mux64.IN243
IR[5] => Mux64.IN244
IR[5] => Mux64.IN245
IR[5] => Mux64.IN246
IR[5] => Mux64.IN247
IR[5] => Mux64.IN248
IR[5] => Mux64.IN249
IR[5] => Mux64.IN250
IR[5] => Mux64.IN251
IR[5] => Mux64.IN252
IR[5] => Mux64.IN253
IR[5] => Mux64.IN254
IR[5] => Mux64.IN255
IR[5] => Mux64.IN256
IR[5] => Mux64.IN257
IR[5] => Mux64.IN258
IR[5] => Mux65.IN195
IR[5] => Mux66.IN195
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN257
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN250
IR[5] => Mux88.IN251
IR[5] => Mux88.IN252
IR[5] => Mux88.IN253
IR[5] => Mux88.IN254
IR[5] => Mux88.IN255
IR[5] => Mux88.IN256
IR[5] => Mux88.IN257
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN28
IR[5] => Mux96.IN29
IR[5] => Mux96.IN30
IR[5] => Mux96.IN31
IR[5] => Mux96.IN32
IR[5] => Mux96.IN33
IR[5] => Mux96.IN34
IR[5] => Mux96.IN35
IR[5] => Mux96.IN36
IR[5] => Mux96.IN37
IR[5] => Mux96.IN38
IR[5] => Mux96.IN39
IR[5] => Mux96.IN40
IR[5] => Mux96.IN41
IR[5] => Mux96.IN42
IR[5] => Mux96.IN43
IR[5] => Mux96.IN44
IR[5] => Mux96.IN45
IR[5] => Mux96.IN46
IR[5] => Mux96.IN47
IR[5] => Mux96.IN48
IR[5] => Mux96.IN49
IR[5] => Mux96.IN50
IR[5] => Mux96.IN51
IR[5] => Mux96.IN52
IR[5] => Mux96.IN53
IR[5] => Mux96.IN54
IR[5] => Mux96.IN55
IR[5] => Mux96.IN56
IR[5] => Mux96.IN57
IR[5] => Mux96.IN58
IR[5] => Mux96.IN59
IR[5] => Mux96.IN60
IR[5] => Mux96.IN61
IR[5] => Mux96.IN62
IR[5] => Mux96.IN63
IR[5] => Mux96.IN64
IR[5] => Mux96.IN65
IR[5] => Mux96.IN66
IR[5] => Mux96.IN67
IR[5] => Mux96.IN68
IR[5] => Mux96.IN69
IR[5] => Mux96.IN70
IR[5] => Mux96.IN71
IR[5] => Mux96.IN72
IR[5] => Mux96.IN73
IR[5] => Mux96.IN74
IR[5] => Mux96.IN75
IR[5] => Mux96.IN76
IR[5] => Mux96.IN77
IR[5] => Mux96.IN78
IR[5] => Mux96.IN79
IR[5] => Mux96.IN80
IR[5] => Mux96.IN81
IR[5] => Mux96.IN82
IR[5] => Mux96.IN83
IR[5] => Mux96.IN84
IR[5] => Mux96.IN85
IR[5] => Mux96.IN86
IR[5] => Mux96.IN87
IR[5] => Mux96.IN88
IR[5] => Mux96.IN89
IR[5] => Mux96.IN90
IR[5] => Mux96.IN91
IR[5] => Mux96.IN92
IR[5] => Mux96.IN93
IR[5] => Mux96.IN94
IR[5] => Mux96.IN95
IR[5] => Mux96.IN96
IR[5] => Mux96.IN97
IR[5] => Mux96.IN98
IR[5] => Mux96.IN99
IR[5] => Mux96.IN100
IR[5] => Mux96.IN101
IR[5] => Mux96.IN102
IR[5] => Mux96.IN103
IR[5] => Mux96.IN104
IR[5] => Mux96.IN105
IR[5] => Mux96.IN106
IR[5] => Mux96.IN107
IR[5] => Mux96.IN108
IR[5] => Mux96.IN109
IR[5] => Mux96.IN110
IR[5] => Mux96.IN111
IR[5] => Mux96.IN112
IR[5] => Mux96.IN113
IR[5] => Mux96.IN114
IR[5] => Mux96.IN115
IR[5] => Mux96.IN116
IR[5] => Mux96.IN117
IR[5] => Mux96.IN118
IR[5] => Mux96.IN119
IR[5] => Mux96.IN120
IR[5] => Mux96.IN121
IR[5] => Mux96.IN122
IR[5] => Mux96.IN123
IR[5] => Mux96.IN124
IR[5] => Mux96.IN125
IR[5] => Mux96.IN126
IR[5] => Mux96.IN127
IR[5] => Mux96.IN128
IR[5] => Mux96.IN129
IR[5] => Mux96.IN130
IR[5] => Mux96.IN131
IR[5] => Mux96.IN132
IR[5] => Mux96.IN133
IR[5] => Mux96.IN134
IR[5] => Mux96.IN135
IR[5] => Mux96.IN136
IR[5] => Mux96.IN137
IR[5] => Mux96.IN138
IR[5] => Mux96.IN139
IR[5] => Mux96.IN140
IR[5] => Mux96.IN141
IR[5] => Mux96.IN142
IR[5] => Mux96.IN143
IR[5] => Mux96.IN144
IR[5] => Mux96.IN145
IR[5] => Mux96.IN146
IR[5] => Mux96.IN147
IR[5] => Mux96.IN148
IR[5] => Mux96.IN149
IR[5] => Mux96.IN150
IR[5] => Mux96.IN151
IR[5] => Mux96.IN152
IR[5] => Mux96.IN153
IR[5] => Mux96.IN154
IR[5] => Mux96.IN155
IR[5] => Mux96.IN156
IR[5] => Mux96.IN157
IR[5] => Mux96.IN158
IR[5] => Mux96.IN159
IR[5] => Mux96.IN160
IR[5] => Mux96.IN161
IR[5] => Mux96.IN162
IR[5] => Mux96.IN163
IR[5] => Mux96.IN164
IR[5] => Mux96.IN165
IR[5] => Mux96.IN166
IR[5] => Mux96.IN167
IR[5] => Mux96.IN168
IR[5] => Mux96.IN169
IR[5] => Mux96.IN170
IR[5] => Mux96.IN171
IR[5] => Mux96.IN172
IR[5] => Mux96.IN173
IR[5] => Mux96.IN174
IR[5] => Mux96.IN175
IR[5] => Mux96.IN176
IR[5] => Mux96.IN177
IR[5] => Mux96.IN178
IR[5] => Mux96.IN179
IR[5] => Mux96.IN180
IR[5] => Mux96.IN181
IR[5] => Mux96.IN182
IR[5] => Mux96.IN183
IR[5] => Mux96.IN184
IR[5] => Mux96.IN185
IR[5] => Mux96.IN186
IR[5] => Mux96.IN187
IR[5] => Mux96.IN188
IR[5] => Mux96.IN189
IR[5] => Mux96.IN190
IR[5] => Mux96.IN191
IR[5] => Mux96.IN192
IR[5] => Mux96.IN193
IR[5] => Mux96.IN194
IR[5] => Mux96.IN195
IR[5] => Mux96.IN196
IR[5] => Mux96.IN197
IR[5] => Mux96.IN198
IR[5] => Mux96.IN199
IR[5] => Mux96.IN200
IR[5] => Mux96.IN201
IR[5] => Mux96.IN202
IR[5] => Mux96.IN203
IR[5] => Mux96.IN204
IR[5] => Mux96.IN205
IR[5] => Mux96.IN206
IR[5] => Mux96.IN207
IR[5] => Mux96.IN208
IR[5] => Mux96.IN209
IR[5] => Mux96.IN210
IR[5] => Mux96.IN211
IR[5] => Mux96.IN212
IR[5] => Mux96.IN213
IR[5] => Mux96.IN214
IR[5] => Mux96.IN215
IR[5] => Mux96.IN216
IR[5] => Mux96.IN217
IR[5] => Mux96.IN218
IR[5] => Mux96.IN219
IR[5] => Mux96.IN220
IR[5] => Mux96.IN221
IR[5] => Mux96.IN222
IR[5] => Mux96.IN223
IR[5] => Mux96.IN224
IR[5] => Mux96.IN225
IR[5] => Mux96.IN226
IR[5] => Mux96.IN227
IR[5] => Mux96.IN228
IR[5] => Mux96.IN229
IR[5] => Mux96.IN230
IR[5] => Mux96.IN231
IR[5] => Mux96.IN232
IR[5] => Mux96.IN233
IR[5] => Mux96.IN234
IR[5] => Mux96.IN235
IR[5] => Mux96.IN236
IR[5] => Mux96.IN237
IR[5] => Mux96.IN238
IR[5] => Mux96.IN239
IR[5] => Mux96.IN240
IR[5] => Mux96.IN241
IR[5] => Mux96.IN242
IR[5] => Mux96.IN243
IR[5] => Mux96.IN244
IR[5] => Mux96.IN245
IR[5] => Mux96.IN246
IR[5] => Mux96.IN247
IR[5] => Mux96.IN248
IR[5] => Mux96.IN249
IR[5] => Mux96.IN250
IR[5] => Mux96.IN251
IR[5] => Mux96.IN252
IR[5] => Mux96.IN253
IR[5] => Mux96.IN254
IR[5] => Mux96.IN255
IR[5] => Mux96.IN256
IR[5] => Mux96.IN257
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux98.IN28
IR[5] => Mux99.IN258
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux143.IN1
IR[5] => Mux143.IN2
IR[5] => Mux143.IN3
IR[5] => Mux143.IN4
IR[5] => Mux143.IN5
IR[5] => Mux143.IN6
IR[5] => Mux143.IN7
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux154.IN4
IR[5] => Mux155.IN4
IR[5] => Mux156.IN1
IR[5] => Mux156.IN2
IR[5] => Mux156.IN3
IR[5] => Mux156.IN4
IR[5] => Mux157.IN1
IR[5] => Mux158.IN1
IR[5] => Mux158.IN2
IR[5] => Mux158.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux178.IN7
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN66
IR[5] => Mux193.IN130
IR[5] => Mux194.IN130
IR[5] => Mux195.IN258
IR[5] => Mux196.IN258
IR[5] => Mux197.IN258
IR[5] => Mux198.IN130
IR[5] => Mux200.IN130
IR[5] => Mux203.IN258
IR[5] => Mux204.IN66
IR[5] => Mux205.IN258
IR[5] => Mux207.IN258
IR[5] => Mux209.IN258
IR[5] => Mux210.IN258
IR[5] => Mux211.IN258
IR[5] => Mux213.IN130
IR[5] => Mux214.IN258
IR[5] => Mux215.IN258
IR[5] => Mux217.IN258
IR[5] => Mux218.IN66
IR[5] => Mux219.IN66
IR[5] => Mux220.IN66
IR[5] => Mux221.IN66
IR[5] => Mux222.IN258
IR[5] => Mux223.IN36
IR[5] => Mux223.IN37
IR[5] => Mux223.IN38
IR[5] => Mux223.IN39
IR[5] => Mux223.IN40
IR[5] => Mux223.IN41
IR[5] => Mux223.IN42
IR[5] => Mux223.IN43
IR[5] => Mux223.IN44
IR[5] => Mux223.IN45
IR[5] => Mux223.IN46
IR[5] => Mux223.IN47
IR[5] => Mux223.IN48
IR[5] => Mux223.IN49
IR[5] => Mux223.IN50
IR[5] => Mux223.IN51
IR[5] => Mux223.IN52
IR[5] => Mux223.IN53
IR[5] => Mux223.IN54
IR[5] => Mux223.IN55
IR[5] => Mux223.IN56
IR[5] => Mux223.IN57
IR[5] => Mux223.IN58
IR[5] => Mux223.IN59
IR[5] => Mux223.IN60
IR[5] => Mux223.IN61
IR[5] => Mux223.IN62
IR[5] => Mux223.IN63
IR[5] => Mux223.IN64
IR[5] => Mux223.IN65
IR[5] => Mux223.IN66
IR[5] => Mux223.IN67
IR[5] => Mux223.IN68
IR[5] => Mux223.IN69
IR[5] => Mux223.IN70
IR[5] => Mux223.IN71
IR[5] => Mux223.IN72
IR[5] => Mux223.IN73
IR[5] => Mux223.IN74
IR[5] => Mux223.IN75
IR[5] => Mux223.IN76
IR[5] => Mux223.IN77
IR[5] => Mux223.IN78
IR[5] => Mux223.IN79
IR[5] => Mux223.IN80
IR[5] => Mux223.IN81
IR[5] => Mux223.IN82
IR[5] => Mux223.IN83
IR[5] => Mux223.IN84
IR[5] => Mux223.IN85
IR[5] => Mux223.IN86
IR[5] => Mux223.IN87
IR[5] => Mux223.IN88
IR[5] => Mux223.IN89
IR[5] => Mux223.IN90
IR[5] => Mux223.IN91
IR[5] => Mux223.IN92
IR[5] => Mux223.IN93
IR[5] => Mux223.IN94
IR[5] => Mux223.IN95
IR[5] => Mux223.IN96
IR[5] => Mux223.IN97
IR[5] => Mux223.IN98
IR[5] => Mux223.IN99
IR[5] => Mux223.IN100
IR[5] => Mux223.IN101
IR[5] => Mux223.IN102
IR[5] => Mux223.IN103
IR[5] => Mux223.IN104
IR[5] => Mux223.IN105
IR[5] => Mux223.IN106
IR[5] => Mux223.IN107
IR[5] => Mux223.IN108
IR[5] => Mux223.IN109
IR[5] => Mux223.IN110
IR[5] => Mux223.IN111
IR[5] => Mux223.IN112
IR[5] => Mux223.IN113
IR[5] => Mux223.IN114
IR[5] => Mux223.IN115
IR[5] => Mux223.IN116
IR[5] => Mux223.IN117
IR[5] => Mux223.IN118
IR[5] => Mux223.IN119
IR[5] => Mux223.IN120
IR[5] => Mux223.IN121
IR[5] => Mux223.IN122
IR[5] => Mux223.IN123
IR[5] => Mux223.IN124
IR[5] => Mux223.IN125
IR[5] => Mux223.IN126
IR[5] => Mux223.IN127
IR[5] => Mux223.IN128
IR[5] => Mux223.IN129
IR[5] => Mux223.IN130
IR[5] => Mux223.IN131
IR[5] => Mux223.IN132
IR[5] => Mux223.IN133
IR[5] => Mux223.IN134
IR[5] => Mux223.IN135
IR[5] => Mux223.IN136
IR[5] => Mux223.IN137
IR[5] => Mux223.IN138
IR[5] => Mux223.IN139
IR[5] => Mux223.IN140
IR[5] => Mux223.IN141
IR[5] => Mux223.IN142
IR[5] => Mux223.IN143
IR[5] => Mux223.IN144
IR[5] => Mux223.IN145
IR[5] => Mux223.IN146
IR[5] => Mux223.IN147
IR[5] => Mux223.IN148
IR[5] => Mux223.IN149
IR[5] => Mux223.IN150
IR[5] => Mux223.IN151
IR[5] => Mux223.IN152
IR[5] => Mux223.IN153
IR[5] => Mux223.IN154
IR[5] => Mux223.IN155
IR[5] => Mux223.IN156
IR[5] => Mux223.IN157
IR[5] => Mux223.IN158
IR[5] => Mux223.IN159
IR[5] => Mux223.IN160
IR[5] => Mux223.IN161
IR[5] => Mux223.IN162
IR[5] => Mux223.IN163
IR[5] => Mux223.IN164
IR[5] => Mux223.IN165
IR[5] => Mux223.IN166
IR[5] => Mux223.IN167
IR[5] => Mux223.IN168
IR[5] => Mux223.IN169
IR[5] => Mux223.IN170
IR[5] => Mux223.IN171
IR[5] => Mux223.IN172
IR[5] => Mux223.IN173
IR[5] => Mux223.IN174
IR[5] => Mux223.IN175
IR[5] => Mux223.IN176
IR[5] => Mux223.IN177
IR[5] => Mux223.IN178
IR[5] => Mux223.IN179
IR[5] => Mux223.IN180
IR[5] => Mux223.IN181
IR[5] => Mux223.IN182
IR[5] => Mux223.IN183
IR[5] => Mux223.IN184
IR[5] => Mux223.IN185
IR[5] => Mux223.IN186
IR[5] => Mux223.IN187
IR[5] => Mux223.IN188
IR[5] => Mux223.IN189
IR[5] => Mux223.IN190
IR[5] => Mux223.IN191
IR[5] => Mux223.IN192
IR[5] => Mux223.IN193
IR[5] => Mux223.IN194
IR[5] => Mux223.IN195
IR[5] => Mux223.IN196
IR[5] => Mux223.IN197
IR[5] => Mux223.IN198
IR[5] => Mux223.IN199
IR[5] => Mux223.IN200
IR[5] => Mux223.IN201
IR[5] => Mux223.IN202
IR[5] => Mux223.IN203
IR[5] => Mux223.IN204
IR[5] => Mux223.IN205
IR[5] => Mux223.IN206
IR[5] => Mux223.IN207
IR[5] => Mux223.IN208
IR[5] => Mux223.IN209
IR[5] => Mux223.IN210
IR[5] => Mux223.IN211
IR[5] => Mux223.IN212
IR[5] => Mux223.IN213
IR[5] => Mux223.IN214
IR[5] => Mux223.IN215
IR[5] => Mux223.IN216
IR[5] => Mux223.IN217
IR[5] => Mux223.IN218
IR[5] => Mux223.IN219
IR[5] => Mux223.IN220
IR[5] => Mux223.IN221
IR[5] => Mux223.IN222
IR[5] => Mux223.IN223
IR[5] => Mux223.IN224
IR[5] => Mux223.IN225
IR[5] => Mux223.IN226
IR[5] => Mux223.IN227
IR[5] => Mux223.IN228
IR[5] => Mux223.IN229
IR[5] => Mux223.IN230
IR[5] => Mux223.IN231
IR[5] => Mux223.IN232
IR[5] => Mux223.IN233
IR[5] => Mux223.IN234
IR[5] => Mux223.IN235
IR[5] => Mux223.IN236
IR[5] => Mux223.IN237
IR[5] => Mux223.IN238
IR[5] => Mux223.IN239
IR[5] => Mux223.IN240
IR[5] => Mux223.IN241
IR[5] => Mux223.IN242
IR[5] => Mux223.IN243
IR[5] => Mux223.IN244
IR[5] => Mux223.IN245
IR[5] => Mux223.IN246
IR[5] => Mux223.IN247
IR[5] => Mux223.IN248
IR[5] => Mux223.IN249
IR[5] => Mux223.IN250
IR[5] => Mux223.IN251
IR[5] => Mux223.IN252
IR[5] => Mux223.IN253
IR[5] => Mux223.IN254
IR[5] => Mux223.IN255
IR[5] => Mux223.IN256
IR[5] => Mux223.IN257
IR[5] => Mux223.IN258
IR[5] => Mux224.IN36
IR[5] => Mux225.IN36
IR[5] => Mux226.IN66
IR[5] => Mux227.IN258
IR[5] => Mux228.IN258
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux233.IN258
IR[5] => Mux234.IN130
IR[5] => Mux235.IN130
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux239.IN66
IR[5] => Mux241.IN66
IR[5] => Equal3.IN0
IR[5] => Equal4.IN1
IR[5] => Equal6.IN0
IR[5] => Equal8.IN4
IR[6] => Mux58.IN257
IR[6] => Mux59.IN152
IR[6] => Mux60.IN152
IR[6] => Mux61.IN152
IR[6] => Mux62.IN257
IR[6] => Mux63.IN65
IR[6] => Mux64.IN194
IR[6] => Mux65.IN194
IR[6] => Mux66.IN194
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN256
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN65
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN249
IR[6] => Mux89.IN249
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN27
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN257
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN65
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN33
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux118.IN33
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux192.IN65
IR[6] => Mux193.IN129
IR[6] => Mux194.IN129
IR[6] => Mux195.IN257
IR[6] => Mux196.IN257
IR[6] => Mux197.IN257
IR[6] => Mux198.IN129
IR[6] => Mux199.IN33
IR[6] => Mux200.IN129
IR[6] => Mux201.IN65
IR[6] => Mux202.IN65
IR[6] => Mux203.IN257
IR[6] => Mux204.IN65
IR[6] => Mux205.IN257
IR[6] => Mux206.IN65
IR[6] => Mux207.IN257
IR[6] => Mux208.IN65
IR[6] => Mux209.IN257
IR[6] => Mux210.IN257
IR[6] => Mux211.IN257
IR[6] => Mux212.IN65
IR[6] => Mux213.IN129
IR[6] => Mux214.IN257
IR[6] => Mux215.IN257
IR[6] => Mux216.IN65
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN65
IR[6] => Mux220.IN65
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN35
IR[6] => Mux224.IN35
IR[6] => Mux225.IN35
IR[6] => Mux226.IN65
IR[6] => Mux227.IN257
IR[6] => Mux228.IN257
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN33
IR[6] => Mux232.IN129
IR[6] => Mux233.IN257
IR[6] => Mux234.IN129
IR[6] => Mux235.IN129
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN33
IR[6] => Mux239.IN65
IR[6] => Mux240.IN33
IR[6] => Mux241.IN65
IR[6] => Equal6.IN4
IR[6] => Equal8.IN1
IR[7] => Mux58.IN256
IR[7] => Mux59.IN151
IR[7] => Mux60.IN151
IR[7] => Mux61.IN151
IR[7] => Mux62.IN256
IR[7] => Mux63.IN64
IR[7] => Mux64.IN193
IR[7] => Mux65.IN193
IR[7] => Mux66.IN193
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN255
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN64
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN248
IR[7] => Mux89.IN248
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN26
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN256
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN64
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN32
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux118.IN32
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux192.IN64
IR[7] => Mux193.IN128
IR[7] => Mux194.IN128
IR[7] => Mux195.IN256
IR[7] => Mux196.IN256
IR[7] => Mux197.IN256
IR[7] => Mux198.IN128
IR[7] => Mux199.IN32
IR[7] => Mux200.IN128
IR[7] => Mux201.IN64
IR[7] => Mux202.IN64
IR[7] => Mux203.IN256
IR[7] => Mux204.IN64
IR[7] => Mux205.IN256
IR[7] => Mux206.IN64
IR[7] => Mux207.IN256
IR[7] => Mux208.IN64
IR[7] => Mux209.IN256
IR[7] => Mux210.IN256
IR[7] => Mux211.IN256
IR[7] => Mux212.IN64
IR[7] => Mux213.IN128
IR[7] => Mux214.IN256
IR[7] => Mux215.IN256
IR[7] => Mux216.IN64
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN64
IR[7] => Mux220.IN64
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN34
IR[7] => Mux224.IN34
IR[7] => Mux225.IN34
IR[7] => Mux226.IN64
IR[7] => Mux227.IN256
IR[7] => Mux228.IN256
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN32
IR[7] => Mux232.IN128
IR[7] => Mux233.IN256
IR[7] => Mux234.IN128
IR[7] => Mux235.IN128
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN32
IR[7] => Mux239.IN64
IR[7] => Mux240.IN32
IR[7] => Mux241.IN64
IR[7] => Equal6.IN3
IR[7] => Equal8.IN0
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Equal9.IN1
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal9.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN9
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN5
MCycle[0] => Mux38.IN5
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux116.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux169.IN5
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal5.IN0
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN8
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux116.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux131.IN5
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN5
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN5
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal5.IN2
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN7
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN4
MCycle[2] => Mux38.IN4
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux116.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux131.IN4
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN4
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN4
MCycle[2] => Mux169.IN4
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal5.IN1
MCycle[2] => Equal7.IN0
F[0] => Mux32.IN10
F[0] => Mux42.IN10
F[0] => Mux42.IN1
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux42.IN9
F[2] => Mux42.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux42.IN8
F[6] => Mux42.IN0
F[6] => Mux36.IN7
F[7] => Mux42.IN7
F[7] => Mux42.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux69.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux300.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_z80:u_cpu|T80s:u_cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jtframe_z80_romwait:u_cpu|jtframe_z80:u_cpu|T80s:u_cpu|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51
rst => rst.IN8
clk => clk.IN8
cen => cen.IN1
cen_p1 => cen_p1.IN7
cs_n => comb.IN0
wr_n => comb.IN1
a0 => a0.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= jt51_timers:u_timers.flag_A
dout[1] <= jt51_timers:u_timers.flag_B
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= jt51_mmr:u_mmr.busy
ct1 <= jt51_mmr:u_mmr.ct1
ct2 <= jt51_mmr:u_mmr.ct2
irq_n <= jt51_timers:u_timers.irq_n
sample <= zero.DB_MAX_OUTPUT_PORT_TYPE
left[0] <= jt51_acc:u_acc.left
left[1] <= jt51_acc:u_acc.left
left[2] <= jt51_acc:u_acc.left
left[3] <= jt51_acc:u_acc.left
left[4] <= jt51_acc:u_acc.left
left[5] <= jt51_acc:u_acc.left
left[6] <= jt51_acc:u_acc.left
left[7] <= jt51_acc:u_acc.left
left[8] <= jt51_acc:u_acc.left
left[9] <= jt51_acc:u_acc.left
left[10] <= jt51_acc:u_acc.left
left[11] <= jt51_acc:u_acc.left
left[12] <= jt51_acc:u_acc.left
left[13] <= jt51_acc:u_acc.left
left[14] <= jt51_acc:u_acc.left
left[15] <= jt51_acc:u_acc.left
right[0] <= jt51_acc:u_acc.right
right[1] <= jt51_acc:u_acc.right
right[2] <= jt51_acc:u_acc.right
right[3] <= jt51_acc:u_acc.right
right[4] <= jt51_acc:u_acc.right
right[5] <= jt51_acc:u_acc.right
right[6] <= jt51_acc:u_acc.right
right[7] <= jt51_acc:u_acc.right
right[8] <= jt51_acc:u_acc.right
right[9] <= jt51_acc:u_acc.right
right[10] <= jt51_acc:u_acc.right
right[11] <= jt51_acc:u_acc.right
right[12] <= jt51_acc:u_acc.right
right[13] <= jt51_acc:u_acc.right
right[14] <= jt51_acc:u_acc.right
right[15] <= jt51_acc:u_acc.right
xleft[0] <= jt51_acc:u_acc.xleft
xleft[1] <= jt51_acc:u_acc.xleft
xleft[2] <= jt51_acc:u_acc.xleft
xleft[3] <= jt51_acc:u_acc.xleft
xleft[4] <= jt51_acc:u_acc.xleft
xleft[5] <= jt51_acc:u_acc.xleft
xleft[6] <= jt51_acc:u_acc.xleft
xleft[7] <= jt51_acc:u_acc.xleft
xleft[8] <= jt51_acc:u_acc.xleft
xleft[9] <= jt51_acc:u_acc.xleft
xleft[10] <= jt51_acc:u_acc.xleft
xleft[11] <= jt51_acc:u_acc.xleft
xleft[12] <= jt51_acc:u_acc.xleft
xleft[13] <= jt51_acc:u_acc.xleft
xleft[14] <= jt51_acc:u_acc.xleft
xleft[15] <= jt51_acc:u_acc.xleft
xright[0] <= jt51_acc:u_acc.xright
xright[1] <= jt51_acc:u_acc.xright
xright[2] <= jt51_acc:u_acc.xright
xright[3] <= jt51_acc:u_acc.xright
xright[4] <= jt51_acc:u_acc.xright
xright[5] <= jt51_acc:u_acc.xright
xright[6] <= jt51_acc:u_acc.xright
xright[7] <= jt51_acc:u_acc.xright
xright[8] <= jt51_acc:u_acc.xright
xright[9] <= jt51_acc:u_acc.xright
xright[10] <= jt51_acc:u_acc.xright
xright[11] <= jt51_acc:u_acc.xright
xright[12] <= jt51_acc:u_acc.xright
xright[13] <= jt51_acc:u_acc.xright
xright[14] <= jt51_acc:u_acc.xright
xright[15] <= jt51_acc:u_acc.xright
dacleft[0] <= jt51_acc:u_acc.xleft
dacleft[1] <= jt51_acc:u_acc.xleft
dacleft[2] <= jt51_acc:u_acc.xleft
dacleft[3] <= jt51_acc:u_acc.xleft
dacleft[4] <= jt51_acc:u_acc.xleft
dacleft[5] <= jt51_acc:u_acc.xleft
dacleft[6] <= jt51_acc:u_acc.xleft
dacleft[7] <= jt51_acc:u_acc.xleft
dacleft[8] <= jt51_acc:u_acc.xleft
dacleft[9] <= jt51_acc:u_acc.xleft
dacleft[10] <= jt51_acc:u_acc.xleft
dacleft[11] <= jt51_acc:u_acc.xleft
dacleft[12] <= jt51_acc:u_acc.xleft
dacleft[13] <= jt51_acc:u_acc.xleft
dacleft[14] <= jt51_acc:u_acc.xleft
dacleft[15] <= jt51_acc:u_acc.xleft
dacright[0] <= jt51_acc:u_acc.xright
dacright[1] <= jt51_acc:u_acc.xright
dacright[2] <= jt51_acc:u_acc.xright
dacright[3] <= jt51_acc:u_acc.xright
dacright[4] <= jt51_acc:u_acc.xright
dacright[5] <= jt51_acc:u_acc.xright
dacright[6] <= jt51_acc:u_acc.xright
dacright[7] <= jt51_acc:u_acc.xright
dacright[8] <= jt51_acc:u_acc.xright
dacright[9] <= jt51_acc:u_acc.xright
dacright[10] <= jt51_acc:u_acc.xright
dacright[11] <= jt51_acc:u_acc.xright
dacright[12] <= jt51_acc:u_acc.xright
dacright[13] <= jt51_acc:u_acc.xright
dacright[14] <= jt51_acc:u_acc.xright
dacright[15] <= jt51_acc:u_acc.xright


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_timers:u_timers
rst => rst.IN2
clk => clk.IN2
cen => cen.IN2
zero => zero.IN2
value_A[0] => value_A[0].IN1
value_A[1] => value_A[1].IN1
value_A[2] => value_A[2].IN1
value_A[3] => value_A[3].IN1
value_A[4] => value_A[4].IN1
value_A[5] => value_A[5].IN1
value_A[6] => value_A[6].IN1
value_A[7] => value_A[7].IN1
value_A[8] => value_A[8].IN1
value_A[9] => value_A[9].IN1
value_B[0] => value_B[0].IN1
value_B[1] => value_B[1].IN1
value_B[2] => value_B[2].IN1
value_B[3] => value_B[3].IN1
value_B[4] => value_B[4].IN1
value_B[5] => value_B[5].IN1
value_B[6] => value_B[6].IN1
value_B[7] => value_B[7].IN1
load_A => load_A.IN1
load_B => load_B.IN1
clr_flag_A => clr_flag_A.IN1
clr_flag_B => clr_flag_B.IN1
enable_irq_A => irq_n.IN1
enable_irq_B => irq_n.IN1
flag_A <= jt51_timer:timer_A.flag
flag_B <= jt51_timer:timer_B.flag
overflow_A <= jt51_timer:timer_A.overflow
irq_n <= irq_n.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_timers:u_timers|jt51_timer:timer_A
rst => flag~reg0.ACLR
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => last_load.CLK
clk => flag~reg0.CLK
cen => always2.IN0
zero => always2.IN1
start_value[0] => cnt.DATAB
start_value[1] => cnt.DATAB
start_value[2] => cnt.DATAB
start_value[3] => cnt.DATAB
start_value[4] => cnt.DATAB
start_value[5] => cnt.DATAB
start_value[6] => cnt.DATAB
start_value[7] => cnt.DATAB
start_value[8] => cnt.DATAB
start_value[9] => cnt.DATAB
load => always2.IN1
load => last_load.DATAIN
clr_flag => flag.OUTPUTSELECT
flag <= flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_timers:u_timers|jt51_timer:timer_B
rst => flag~reg0.ACLR
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => last_load.CLK
clk => flag~reg0.CLK
cen => always2.IN0
zero => always2.IN1
start_value[0] => cnt.DATAB
start_value[1] => cnt.DATAB
start_value[2] => cnt.DATAB
start_value[3] => cnt.DATAB
start_value[4] => cnt.DATAB
start_value[5] => cnt.DATAB
start_value[6] => cnt.DATAB
start_value[7] => cnt.DATAB
start_value[8] => cnt.DATAB
start_value[9] => cnt.DATAB
start_value[10] => cnt.DATAB
start_value[11] => cnt.DATAB
load => always2.IN1
load => last_load.DATAIN
clr_flag => flag.OUTPUTSELECT
flag <= flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo
rst => rst.IN15
clk => clk.IN15
cen => cen.IN15
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
zero => base.OUTPUTSELECT
lfo_rst => last_base.OUTPUTSELECT
lfo_rst => lfo_clk.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => cnt.OUTPUTSELECT
lfo_rst => am.OUTPUTSELECT
lfo_rst => am.OUTPUTSELECT
lfo_rst => am.OUTPUTSELECT
lfo_rst => am.OUTPUTSELECT
lfo_rst => am.OUTPUTSELECT
lfo_rst => am.OUTPUTSELECT
lfo_rst => am.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => pm.OUTPUTSELECT
lfo_rst => am_up.OUTPUTSELECT
lfo_rst => pm_up.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => am_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_rst => pm_bresenham.OUTPUTSELECT
lfo_freq[0] => Decoder0.IN3
lfo_freq[1] => Decoder0.IN2
lfo_freq[2] => Decoder0.IN1
lfo_freq[3] => Decoder0.IN0
lfo_freq[4] => Add1.IN8
lfo_freq[5] => Add1.IN7
lfo_freq[6] => Add1.IN6
lfo_freq[7] => Add1.IN5
lfo_amd[0] => am.DATAB
lfo_amd[0] => Equal2.IN6
lfo_amd[0] => Add7.IN21
lfo_amd[0] => Add8.IN11
lfo_amd[0] => Decoder1.IN6
lfo_amd[1] => am.DATAB
lfo_amd[1] => Equal2.IN5
lfo_amd[1] => Add7.IN20
lfo_amd[1] => Add8.IN10
lfo_amd[1] => Decoder1.IN5
lfo_amd[2] => am.DATAB
lfo_amd[2] => Equal2.IN4
lfo_amd[2] => Add7.IN19
lfo_amd[2] => Add8.IN9
lfo_amd[2] => Decoder1.IN4
lfo_amd[3] => am.DATAB
lfo_amd[3] => Equal2.IN3
lfo_amd[3] => Add7.IN18
lfo_amd[3] => Add8.IN8
lfo_amd[3] => Decoder1.IN3
lfo_amd[4] => am.DATAB
lfo_amd[4] => Equal2.IN2
lfo_amd[4] => Add7.IN17
lfo_amd[4] => Add8.IN7
lfo_amd[4] => Decoder1.IN2
lfo_amd[5] => am.DATAB
lfo_amd[5] => Equal2.IN1
lfo_amd[5] => Add7.IN16
lfo_amd[5] => Add8.IN6
lfo_amd[5] => Decoder1.IN1
lfo_amd[6] => am.DATAB
lfo_amd[6] => Equal2.IN0
lfo_amd[6] => Add7.IN15
lfo_amd[6] => Add8.IN5
lfo_amd[6] => Decoder1.IN0
lfo_pmd[0] => pm.DATAB
lfo_pmd[0] => Equal4.IN7
lfo_pmd[0] => Add12.IN20
lfo_pmd[0] => Add13.IN10
lfo_pmd[0] => Decoder2.IN6
lfo_pmd[0] => Add2.IN14
lfo_pmd[1] => pm.DATAB
lfo_pmd[1] => Equal4.IN6
lfo_pmd[1] => Add12.IN19
lfo_pmd[1] => Add13.IN9
lfo_pmd[1] => Decoder2.IN5
lfo_pmd[1] => Add2.IN13
lfo_pmd[2] => pm.DATAB
lfo_pmd[2] => Equal4.IN5
lfo_pmd[2] => Add12.IN18
lfo_pmd[2] => Add13.IN8
lfo_pmd[2] => Decoder2.IN4
lfo_pmd[2] => Add2.IN12
lfo_pmd[3] => pm.DATAB
lfo_pmd[3] => Equal4.IN4
lfo_pmd[3] => Add12.IN17
lfo_pmd[3] => Add13.IN7
lfo_pmd[3] => Decoder2.IN3
lfo_pmd[3] => Add2.IN11
lfo_pmd[4] => pm.DATAB
lfo_pmd[4] => Equal4.IN3
lfo_pmd[4] => Add12.IN16
lfo_pmd[4] => Add13.IN6
lfo_pmd[4] => Decoder2.IN2
lfo_pmd[4] => Add2.IN10
lfo_pmd[5] => pm.DATAB
lfo_pmd[5] => Equal4.IN2
lfo_pmd[5] => Add12.IN15
lfo_pmd[5] => Add13.IN5
lfo_pmd[5] => Decoder2.IN1
lfo_pmd[5] => Add2.IN9
lfo_pmd[6] => pm.DATAB
lfo_pmd[6] => Equal4.IN1
lfo_pmd[6] => Add12.IN14
lfo_pmd[6] => Add13.IN4
lfo_pmd[6] => Decoder2.IN0
lfo_pmd[6] => Add2.IN8
lfo_w[0] => Mux1.IN5
lfo_w[0] => Mux2.IN5
lfo_w[0] => Mux3.IN5
lfo_w[0] => Mux4.IN5
lfo_w[0] => Mux5.IN5
lfo_w[0] => Mux6.IN5
lfo_w[0] => Mux7.IN5
lfo_w[0] => Mux8.IN5
lfo_w[0] => Mux9.IN5
lfo_w[0] => Mux10.IN5
lfo_w[0] => Mux11.IN5
lfo_w[0] => Mux12.IN5
lfo_w[0] => Mux13.IN5
lfo_w[0] => Mux14.IN5
lfo_w[0] => Mux15.IN5
lfo_w[0] => Mux16.IN3
lfo_w[0] => Mux17.IN3
lfo_w[0] => Mux18.IN3
lfo_w[0] => Mux19.IN3
lfo_w[0] => Mux20.IN3
lfo_w[0] => Mux21.IN3
lfo_w[0] => Mux22.IN3
lfo_w[0] => Mux23.IN3
lfo_w[0] => Mux24.IN3
lfo_w[0] => Mux25.IN3
lfo_w[0] => Mux26.IN3
lfo_w[0] => Mux27.IN3
lfo_w[0] => Mux28.IN3
lfo_w[0] => Mux29.IN3
lfo_w[0] => Mux30.IN3
lfo_w[0] => Mux31.IN3
lfo_w[0] => Mux32.IN3
lfo_w[0] => Mux33.IN3
lfo_w[0] => Mux34.IN3
lfo_w[0] => Mux35.IN3
lfo_w[0] => Mux36.IN3
lfo_w[0] => Decoder3.IN1
lfo_w[0] => Equal0.IN1
lfo_w[1] => Mux1.IN4
lfo_w[1] => Mux2.IN4
lfo_w[1] => Mux3.IN4
lfo_w[1] => Mux4.IN4
lfo_w[1] => Mux5.IN4
lfo_w[1] => Mux6.IN4
lfo_w[1] => Mux7.IN4
lfo_w[1] => Mux8.IN4
lfo_w[1] => Mux9.IN4
lfo_w[1] => Mux10.IN4
lfo_w[1] => Mux11.IN4
lfo_w[1] => Mux12.IN4
lfo_w[1] => Mux13.IN4
lfo_w[1] => Mux14.IN4
lfo_w[1] => Mux15.IN4
lfo_w[1] => Mux16.IN2
lfo_w[1] => Mux17.IN2
lfo_w[1] => Mux18.IN2
lfo_w[1] => Mux19.IN2
lfo_w[1] => Mux20.IN2
lfo_w[1] => Mux21.IN2
lfo_w[1] => Mux22.IN2
lfo_w[1] => Mux23.IN2
lfo_w[1] => Mux24.IN2
lfo_w[1] => Mux25.IN2
lfo_w[1] => Mux26.IN2
lfo_w[1] => Mux27.IN2
lfo_w[1] => Mux28.IN2
lfo_w[1] => Mux29.IN2
lfo_w[1] => Mux30.IN2
lfo_w[1] => Mux31.IN2
lfo_w[1] => Mux32.IN2
lfo_w[1] => Mux33.IN2
lfo_w[1] => Mux34.IN2
lfo_w[1] => Mux35.IN2
lfo_w[1] => Mux36.IN2
lfo_w[1] => Decoder3.IN0
lfo_w[1] => Equal0.IN0
am[0] <= am[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[1] <= am[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[2] <= am[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[3] <= am[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[4] <= am[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[5] <= am[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
am[6] <= am[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm_u[0] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[1] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[2] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[3] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[4] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[5] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[6] <= pm_u.DB_MAX_OUTPUT_PORT_TYPE
pm_u[7] <= pm[7].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].ACLR
rst => bb[2].ACLR
rst => bb[3].ACLR
rst => bb[4].ACLR
rst => bb[5].ACLR
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].PRESET
rst => bb[2].ACLR
rst => bb[3].ACLR
rst => bb[4].ACLR
rst => bb[5].ACLR
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].PRESET
rst => bb[2].PRESET
rst => bb[3].ACLR
rst => bb[4].ACLR
rst => bb[5].ACLR
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].ACLR
rst => bb[2].PRESET
rst => bb[3].PRESET
rst => bb[4].ACLR
rst => bb[5].ACLR
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].ACLR
rst => bb[2].PRESET
rst => bb[3].ACLR
rst => bb[4].PRESET
rst => bb[5].ACLR
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].PRESET
rst => bb[2].PRESET
rst => bb[3].PRESET
rst => bb[4].PRESET
rst => bb[5].ACLR
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].PRESET
rst => bb[2].ACLR
rst => bb[3].PRESET
rst => bb[4].ACLR
rst => bb[5].PRESET
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].ACLR
rst => bb[2].ACLR
rst => bb[3].PRESET
rst => bb[4].ACLR
rst => bb[5].PRESET
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm
rst => last_base.ACLR
rst => bb[0].PRESET
rst => bb[1].ACLR
rst => bb[2].ACLR
rst => bb[3].PRESET
rst => bb[4].ACLR
rst => bb[5].PRESET
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].PRESET
rst => bb[2].ACLR
rst => bb[3].ACLR
rst => bb[4].PRESET
rst => bb[5].PRESET
rst => bb[6].ACLR
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm
rst => last_base.ACLR
rst => bb[0].PRESET
rst => bb[1].PRESET
rst => bb[2].ACLR
rst => bb[3].ACLR
rst => bb[4].ACLR
rst => bb[5].ACLR
rst => bb[6].PRESET
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].ACLR
rst => bb[2].PRESET
rst => bb[3].PRESET
rst => bb[4].PRESET
rst => bb[5].ACLR
rst => bb[6].PRESET
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm
rst => last_base.ACLR
rst => bb[0].PRESET
rst => bb[1].ACLR
rst => bb[2].PRESET
rst => bb[3].PRESET
rst => bb[4].PRESET
rst => bb[5].PRESET
rst => bb[6].PRESET
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm
rst => last_base.ACLR
rst => bb[0].ACLR
rst => bb[1].PRESET
rst => bb[2].PRESET
rst => bb[3].ACLR
rst => bb[4].ACLR
rst => bb[5].PRESET
rst => bb[6].ACLR
rst => bb[7].PRESET
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm
rst => last_base.ACLR
rst => bb[0].PRESET
rst => bb[1].PRESET
rst => bb[2].PRESET
rst => bb[3].ACLR
rst => bb[4].PRESET
rst => bb[5].ACLR
rst => bb[6].PRESET
rst => bb[7].PRESET
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
rst => bb[17].ACLR
rst => bb[18].ACLR
clk => last_base.CLK
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
clk => bb[17].CLK
clk => bb[18].CLK
cen => bb[18].ENA
cen => bb[17].ENA
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
cen => last_base.ENA
base => always0.IN1
base => last_base.DATAIN
out <= bb[18].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_pg:u_pg
rst => rst.IN2
clk => clk.IN2
cen => cen.IN2
zero => ~NO_FANOUT~
kc_I[0] => kc_I[0].IN1
kc_I[1] => kc_I[1].IN1
kc_I[2] => kc_I[2].IN1
kc_I[3] => kc_I[3].IN1
kc_I[4] => kc_I[4].IN1
kc_I[5] => kc_I[5].IN1
kc_I[6] => kc_I[6].IN1
kf_I[0] => kf_I[0].IN1
kf_I[1] => kf_I[1].IN1
kf_I[2] => kf_I[2].IN1
kf_I[3] => kf_I[3].IN1
kf_I[4] => kf_I[4].IN1
kf_I[5] => kf_I[5].IN1
mul_VI[0] => Mult0.IN3
mul_VI[0] => Equal2.IN3
mul_VI[1] => Mult0.IN2
mul_VI[1] => Equal2.IN2
mul_VI[2] => Mult0.IN1
mul_VI[2] => Equal2.IN1
mul_VI[3] => Mult0.IN0
mul_VI[3] => Equal2.IN0
dt1_II[0] => Mux22.IN4
dt1_II[0] => Mux23.IN4
dt1_II[0] => Mux24.IN4
dt1_II[0] => Mux25.IN3
dt1_II[0] => dt1_III[0].DATAIN
dt1_II[1] => Mux22.IN3
dt1_II[1] => Mux23.IN3
dt1_II[1] => Mux24.IN3
dt1_II[1] => Mux25.IN2
dt1_II[1] => dt1_III[1].DATAIN
dt1_II[2] => dt1_III[2].DATAIN
dt2_I[0] => Mux13.IN5
dt2_I[0] => Mux14.IN5
dt2_I[0] => Mux15.IN5
dt2_I[0] => Mux16.IN5
dt2_I[0] => Mux17.IN5
dt2_I[0] => Mux18.IN5
dt2_I[0] => Mux19.IN5
dt2_I[0] => Mux20.IN5
dt2_I[0] => Mux21.IN3
dt2_I[0] => Decoder4.IN1
dt2_I[1] => Mux13.IN4
dt2_I[1] => Mux14.IN4
dt2_I[1] => Mux15.IN4
dt2_I[1] => Mux16.IN4
dt2_I[1] => Mux17.IN4
dt2_I[1] => Mux18.IN4
dt2_I[1] => Mux19.IN4
dt2_I[1] => Mux20.IN4
dt2_I[1] => Mux21.IN2
dt2_I[1] => Decoder4.IN0
pm[0] => Mux10.IN7
pm[0] => Mux11.IN7
pm[1] => Mux9.IN7
pm[1] => Mux10.IN6
pm[1] => Mux12.IN7
pm[2] => Mux8.IN7
pm[2] => Mux9.IN6
pm[2] => Mux11.IN6
pm[2] => Mux12.IN6
pm[3] => Mux7.IN7
pm[3] => Mux8.IN6
pm[3] => Mux10.IN5
pm[3] => Mux11.IN5
pm[3] => Mux12.IN5
pm[4] => Mux6.IN7
pm[4] => Mux7.IN6
pm[4] => Mux9.IN5
pm[4] => Mux10.IN4
pm[4] => Mux11.IN4
pm[4] => Mux12.IN4
pm[5] => Mux5.IN7
pm[5] => Mux6.IN6
pm[5] => Mux8.IN5
pm[5] => Mux9.IN4
pm[5] => Mux10.IN3
pm[5] => Mux11.IN3
pm[5] => Mux12.IN3
pm[6] => mod_I.DATAB
pm[6] => Mux5.IN6
pm[6] => Mux7.IN5
pm[6] => Mux8.IN4
pm[6] => Mux9.IN3
pm[6] => Mux10.IN2
pm[6] => Mux11.IN2
pm[7] => _.IN1
pms_I[0] => Decoder3.IN2
pms_I[0] => Mux5.IN10
pms_I[0] => Mux6.IN10
pms_I[0] => Mux7.IN10
pms_I[0] => Mux8.IN10
pms_I[0] => Mux9.IN10
pms_I[0] => Mux10.IN10
pms_I[0] => Mux11.IN10
pms_I[0] => Mux12.IN10
pms_I[1] => Decoder3.IN1
pms_I[1] => Mux5.IN9
pms_I[1] => Mux6.IN9
pms_I[1] => Mux7.IN9
pms_I[1] => Mux8.IN9
pms_I[1] => Mux9.IN9
pms_I[1] => Mux10.IN9
pms_I[1] => Mux11.IN9
pms_I[1] => Mux12.IN9
pms_I[2] => Decoder3.IN0
pms_I[2] => Mux5.IN8
pms_I[2] => Mux6.IN8
pms_I[2] => Mux7.IN8
pms_I[2] => Mux8.IN8
pms_I[2] => Mux9.IN8
pms_I[2] => Mux10.IN8
pms_I[2] => Mux11.IN8
pms_I[2] => Mux12.IN8
pg_rst_III => pg_rst_III.IN1
keycode_III[0] <= keycode_III[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[1] <= keycode_III[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[2] <= keycode_III[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[3] <= keycode_III[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_III[4] <= keycode_III[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[0] <= ph_X[10].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[1] <= ph_X[11].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[2] <= ph_X[12].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[3] <= ph_X[13].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[4] <= ph_X[14].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[5] <= ph_X[15].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[6] <= ph_X[16].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[7] <= ph_X[17].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[8] <= ph_X[18].DB_MAX_OUTPUT_PORT_TYPE
pg_phase_X[9] <= ph_X[19].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable
keycode[0] => Ram0.RADDR
keycode[1] => Ram0.RADDR1
keycode[2] => Ram0.RADDR2
keycode[3] => Ram0.RADDR3
keycode[4] => Ram0.RADDR4
keycode[5] => Ram0.RADDR5
keycode[6] => Ram0.RADDR6
keycode[7] => Ram0.RADDR7
keycode[8] => Ram0.RADDR8
keycode[9] => Ram0.RADDR9
phinc[0] <= Ram0.DATAOUT
phinc[1] <= Ram0.DATAOUT1
phinc[2] <= Ram0.DATAOUT2
phinc[3] <= Ram0.DATAOUT3
phinc[4] <= Ram0.DATAOUT4
phinc[5] <= Ram0.DATAOUT5
phinc[6] <= Ram0.DATAOUT6
phinc[7] <= Ram0.DATAOUT7
phinc[8] <= Ram0.DATAOUT8
phinc[9] <= Ram0.DATAOUT9
phinc[10] <= Ram0.DATAOUT10
phinc[11] <= Ram0.DATAOUT11


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_pg:u_pg|jt51_pm:u_pm
kc_I[0] => Add0.IN14
kc_I[0] => kcin[0].DATAA
kc_I[0] => Equal0.IN1
kc_I[1] => Add0.IN13
kc_I[1] => kcin[1].DATAA
kc_I[1] => Equal0.IN0
kc_I[2] => Add0.IN12
kc_I[2] => kcin[2].DATAA
kc_I[3] => Add0.IN11
kc_I[3] => kcin[3].DATAA
kc_I[4] => Add0.IN10
kc_I[4] => kcin[4].DATAA
kc_I[5] => Add0.IN9
kc_I[5] => kcin[5].DATAA
kc_I[6] => Add0.IN8
kc_I[6] => kcin[6].DATAA
kf_I[0] => Add1.IN9
kf_I[0] => Add3.IN19
kf_I[0] => Add7.IN28
kf_I[0] => Add5.IN9
kf_I[1] => Add1.IN8
kf_I[1] => Add3.IN18
kf_I[1] => Add7.IN27
kf_I[1] => Add5.IN8
kf_I[2] => Add1.IN7
kf_I[2] => Add3.IN17
kf_I[2] => Add7.IN26
kf_I[2] => Add5.IN7
kf_I[3] => Add1.IN6
kf_I[3] => Add3.IN16
kf_I[3] => Add7.IN25
kf_I[3] => Add5.IN6
kf_I[4] => Add1.IN5
kf_I[4] => Add3.IN15
kf_I[4] => Add7.IN24
kf_I[4] => Add5.IN5
kf_I[5] => Add1.IN4
kf_I[5] => Add3.IN14
kf_I[5] => Add7.IN23
kf_I[5] => Add5.IN4
mod_I[0] => Add1.IN18
mod_I[0] => Add3.IN28
mod_I[0] => Add5.IN18
mod_I[0] => Add7.IN22
mod_I[1] => Add1.IN17
mod_I[1] => Add3.IN27
mod_I[1] => Add5.IN17
mod_I[1] => Add7.IN21
mod_I[2] => Add1.IN16
mod_I[2] => Add3.IN26
mod_I[2] => Add5.IN16
mod_I[2] => Add7.IN20
mod_I[3] => Add1.IN15
mod_I[3] => Add3.IN25
mod_I[3] => Add5.IN15
mod_I[3] => Add7.IN19
mod_I[4] => Add1.IN14
mod_I[4] => Add3.IN24
mod_I[4] => Add5.IN14
mod_I[4] => Add7.IN18
mod_I[5] => Add1.IN13
mod_I[5] => Add3.IN23
mod_I[5] => Add5.IN13
mod_I[5] => Add7.IN17
mod_I[6] => Add1.IN12
mod_I[6] => Add3.IN22
mod_I[6] => Add5.IN12
mod_I[6] => Add7.IN16
mod_I[7] => Add1.IN11
mod_I[7] => Add3.IN21
mod_I[7] => Add5.IN11
mod_I[7] => Add7.IN15
mod_I[8] => Add1.IN10
mod_I[8] => Add3.IN20
mod_I[8] => Add5.IN10
mod_I[8] => Add7.IN14
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
add => kcex.OUTPUTSELECT
kcex[0] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[1] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[2] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[3] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[4] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[5] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[6] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[7] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[8] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[9] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[10] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[11] <= kcex.DB_MAX_OUTPUT_PORT_TYPE
kcex[12] <= kcex.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_pg:u_pg|jt51_sh:u_phsh
rst => bits[19][0].ACLR
rst => bits[19][1].ACLR
rst => bits[19][2].ACLR
rst => bits[19][3].ACLR
rst => bits[19][4].ACLR
rst => bits[19][5].ACLR
rst => bits[19][6].ACLR
rst => bits[19][7].ACLR
rst => bits[19][8].ACLR
rst => bits[19][9].ACLR
rst => bits[19][10].ACLR
rst => bits[19][11].ACLR
rst => bits[19][12].ACLR
rst => bits[19][13].ACLR
rst => bits[19][14].ACLR
rst => bits[19][15].ACLR
rst => bits[19][16].ACLR
rst => bits[19][17].ACLR
rst => bits[19][18].ACLR
rst => bits[19][19].ACLR
rst => bits[19][20].ACLR
rst => bits[19][21].ACLR
rst => bits[19][22].ACLR
rst => bits[19][23].ACLR
rst => bits[19][24].ACLR
rst => bits[19][25].ACLR
rst => bits[19][26].ACLR
rst => bits[19][27].ACLR
rst => bits[19][28].ACLR
rst => bits[18][0].ACLR
rst => bits[18][1].ACLR
rst => bits[18][2].ACLR
rst => bits[18][3].ACLR
rst => bits[18][4].ACLR
rst => bits[18][5].ACLR
rst => bits[18][6].ACLR
rst => bits[18][7].ACLR
rst => bits[18][8].ACLR
rst => bits[18][9].ACLR
rst => bits[18][10].ACLR
rst => bits[18][11].ACLR
rst => bits[18][12].ACLR
rst => bits[18][13].ACLR
rst => bits[18][14].ACLR
rst => bits[18][15].ACLR
rst => bits[18][16].ACLR
rst => bits[18][17].ACLR
rst => bits[18][18].ACLR
rst => bits[18][19].ACLR
rst => bits[18][20].ACLR
rst => bits[18][21].ACLR
rst => bits[18][22].ACLR
rst => bits[18][23].ACLR
rst => bits[18][24].ACLR
rst => bits[18][25].ACLR
rst => bits[18][26].ACLR
rst => bits[18][27].ACLR
rst => bits[18][28].ACLR
rst => bits[17][0].ACLR
rst => bits[17][1].ACLR
rst => bits[17][2].ACLR
rst => bits[17][3].ACLR
rst => bits[17][4].ACLR
rst => bits[17][5].ACLR
rst => bits[17][6].ACLR
rst => bits[17][7].ACLR
rst => bits[17][8].ACLR
rst => bits[17][9].ACLR
rst => bits[17][10].ACLR
rst => bits[17][11].ACLR
rst => bits[17][12].ACLR
rst => bits[17][13].ACLR
rst => bits[17][14].ACLR
rst => bits[17][15].ACLR
rst => bits[17][16].ACLR
rst => bits[17][17].ACLR
rst => bits[17][18].ACLR
rst => bits[17][19].ACLR
rst => bits[17][20].ACLR
rst => bits[17][21].ACLR
rst => bits[17][22].ACLR
rst => bits[17][23].ACLR
rst => bits[17][24].ACLR
rst => bits[17][25].ACLR
rst => bits[17][26].ACLR
rst => bits[17][27].ACLR
rst => bits[17][28].ACLR
rst => bits[16][0].ACLR
rst => bits[16][1].ACLR
rst => bits[16][2].ACLR
rst => bits[16][3].ACLR
rst => bits[16][4].ACLR
rst => bits[16][5].ACLR
rst => bits[16][6].ACLR
rst => bits[16][7].ACLR
rst => bits[16][8].ACLR
rst => bits[16][9].ACLR
rst => bits[16][10].ACLR
rst => bits[16][11].ACLR
rst => bits[16][12].ACLR
rst => bits[16][13].ACLR
rst => bits[16][14].ACLR
rst => bits[16][15].ACLR
rst => bits[16][16].ACLR
rst => bits[16][17].ACLR
rst => bits[16][18].ACLR
rst => bits[16][19].ACLR
rst => bits[16][20].ACLR
rst => bits[16][21].ACLR
rst => bits[16][22].ACLR
rst => bits[16][23].ACLR
rst => bits[16][24].ACLR
rst => bits[16][25].ACLR
rst => bits[16][26].ACLR
rst => bits[16][27].ACLR
rst => bits[16][28].ACLR
rst => bits[15][0].ACLR
rst => bits[15][1].ACLR
rst => bits[15][2].ACLR
rst => bits[15][3].ACLR
rst => bits[15][4].ACLR
rst => bits[15][5].ACLR
rst => bits[15][6].ACLR
rst => bits[15][7].ACLR
rst => bits[15][8].ACLR
rst => bits[15][9].ACLR
rst => bits[15][10].ACLR
rst => bits[15][11].ACLR
rst => bits[15][12].ACLR
rst => bits[15][13].ACLR
rst => bits[15][14].ACLR
rst => bits[15][15].ACLR
rst => bits[15][16].ACLR
rst => bits[15][17].ACLR
rst => bits[15][18].ACLR
rst => bits[15][19].ACLR
rst => bits[15][20].ACLR
rst => bits[15][21].ACLR
rst => bits[15][22].ACLR
rst => bits[15][23].ACLR
rst => bits[15][24].ACLR
rst => bits[15][25].ACLR
rst => bits[15][26].ACLR
rst => bits[15][27].ACLR
rst => bits[15][28].ACLR
rst => bits[14][0].ACLR
rst => bits[14][1].ACLR
rst => bits[14][2].ACLR
rst => bits[14][3].ACLR
rst => bits[14][4].ACLR
rst => bits[14][5].ACLR
rst => bits[14][6].ACLR
rst => bits[14][7].ACLR
rst => bits[14][8].ACLR
rst => bits[14][9].ACLR
rst => bits[14][10].ACLR
rst => bits[14][11].ACLR
rst => bits[14][12].ACLR
rst => bits[14][13].ACLR
rst => bits[14][14].ACLR
rst => bits[14][15].ACLR
rst => bits[14][16].ACLR
rst => bits[14][17].ACLR
rst => bits[14][18].ACLR
rst => bits[14][19].ACLR
rst => bits[14][20].ACLR
rst => bits[14][21].ACLR
rst => bits[14][22].ACLR
rst => bits[14][23].ACLR
rst => bits[14][24].ACLR
rst => bits[14][25].ACLR
rst => bits[14][26].ACLR
rst => bits[14][27].ACLR
rst => bits[14][28].ACLR
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[13][4].ACLR
rst => bits[13][5].ACLR
rst => bits[13][6].ACLR
rst => bits[13][7].ACLR
rst => bits[13][8].ACLR
rst => bits[13][9].ACLR
rst => bits[13][10].ACLR
rst => bits[13][11].ACLR
rst => bits[13][12].ACLR
rst => bits[13][13].ACLR
rst => bits[13][14].ACLR
rst => bits[13][15].ACLR
rst => bits[13][16].ACLR
rst => bits[13][17].ACLR
rst => bits[13][18].ACLR
rst => bits[13][19].ACLR
rst => bits[13][20].ACLR
rst => bits[13][21].ACLR
rst => bits[13][22].ACLR
rst => bits[13][23].ACLR
rst => bits[13][24].ACLR
rst => bits[13][25].ACLR
rst => bits[13][26].ACLR
rst => bits[13][27].ACLR
rst => bits[13][28].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[12][4].ACLR
rst => bits[12][5].ACLR
rst => bits[12][6].ACLR
rst => bits[12][7].ACLR
rst => bits[12][8].ACLR
rst => bits[12][9].ACLR
rst => bits[12][10].ACLR
rst => bits[12][11].ACLR
rst => bits[12][12].ACLR
rst => bits[12][13].ACLR
rst => bits[12][14].ACLR
rst => bits[12][15].ACLR
rst => bits[12][16].ACLR
rst => bits[12][17].ACLR
rst => bits[12][18].ACLR
rst => bits[12][19].ACLR
rst => bits[12][20].ACLR
rst => bits[12][21].ACLR
rst => bits[12][22].ACLR
rst => bits[12][23].ACLR
rst => bits[12][24].ACLR
rst => bits[12][25].ACLR
rst => bits[12][26].ACLR
rst => bits[12][27].ACLR
rst => bits[12][28].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[11][4].ACLR
rst => bits[11][5].ACLR
rst => bits[11][6].ACLR
rst => bits[11][7].ACLR
rst => bits[11][8].ACLR
rst => bits[11][9].ACLR
rst => bits[11][10].ACLR
rst => bits[11][11].ACLR
rst => bits[11][12].ACLR
rst => bits[11][13].ACLR
rst => bits[11][14].ACLR
rst => bits[11][15].ACLR
rst => bits[11][16].ACLR
rst => bits[11][17].ACLR
rst => bits[11][18].ACLR
rst => bits[11][19].ACLR
rst => bits[11][20].ACLR
rst => bits[11][21].ACLR
rst => bits[11][22].ACLR
rst => bits[11][23].ACLR
rst => bits[11][24].ACLR
rst => bits[11][25].ACLR
rst => bits[11][26].ACLR
rst => bits[11][27].ACLR
rst => bits[11][28].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[10][4].ACLR
rst => bits[10][5].ACLR
rst => bits[10][6].ACLR
rst => bits[10][7].ACLR
rst => bits[10][8].ACLR
rst => bits[10][9].ACLR
rst => bits[10][10].ACLR
rst => bits[10][11].ACLR
rst => bits[10][12].ACLR
rst => bits[10][13].ACLR
rst => bits[10][14].ACLR
rst => bits[10][15].ACLR
rst => bits[10][16].ACLR
rst => bits[10][17].ACLR
rst => bits[10][18].ACLR
rst => bits[10][19].ACLR
rst => bits[10][20].ACLR
rst => bits[10][21].ACLR
rst => bits[10][22].ACLR
rst => bits[10][23].ACLR
rst => bits[10][24].ACLR
rst => bits[10][25].ACLR
rst => bits[10][26].ACLR
rst => bits[10][27].ACLR
rst => bits[10][28].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[9][8].ACLR
rst => bits[9][9].ACLR
rst => bits[9][10].ACLR
rst => bits[9][11].ACLR
rst => bits[9][12].ACLR
rst => bits[9][13].ACLR
rst => bits[9][14].ACLR
rst => bits[9][15].ACLR
rst => bits[9][16].ACLR
rst => bits[9][17].ACLR
rst => bits[9][18].ACLR
rst => bits[9][19].ACLR
rst => bits[9][20].ACLR
rst => bits[9][21].ACLR
rst => bits[9][22].ACLR
rst => bits[9][23].ACLR
rst => bits[9][24].ACLR
rst => bits[9][25].ACLR
rst => bits[9][26].ACLR
rst => bits[9][27].ACLR
rst => bits[9][28].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[8][8].ACLR
rst => bits[8][9].ACLR
rst => bits[8][10].ACLR
rst => bits[8][11].ACLR
rst => bits[8][12].ACLR
rst => bits[8][13].ACLR
rst => bits[8][14].ACLR
rst => bits[8][15].ACLR
rst => bits[8][16].ACLR
rst => bits[8][17].ACLR
rst => bits[8][18].ACLR
rst => bits[8][19].ACLR
rst => bits[8][20].ACLR
rst => bits[8][21].ACLR
rst => bits[8][22].ACLR
rst => bits[8][23].ACLR
rst => bits[8][24].ACLR
rst => bits[8][25].ACLR
rst => bits[8][26].ACLR
rst => bits[8][27].ACLR
rst => bits[8][28].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[7][8].ACLR
rst => bits[7][9].ACLR
rst => bits[7][10].ACLR
rst => bits[7][11].ACLR
rst => bits[7][12].ACLR
rst => bits[7][13].ACLR
rst => bits[7][14].ACLR
rst => bits[7][15].ACLR
rst => bits[7][16].ACLR
rst => bits[7][17].ACLR
rst => bits[7][18].ACLR
rst => bits[7][19].ACLR
rst => bits[7][20].ACLR
rst => bits[7][21].ACLR
rst => bits[7][22].ACLR
rst => bits[7][23].ACLR
rst => bits[7][24].ACLR
rst => bits[7][25].ACLR
rst => bits[7][26].ACLR
rst => bits[7][27].ACLR
rst => bits[7][28].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[6][8].ACLR
rst => bits[6][9].ACLR
rst => bits[6][10].ACLR
rst => bits[6][11].ACLR
rst => bits[6][12].ACLR
rst => bits[6][13].ACLR
rst => bits[6][14].ACLR
rst => bits[6][15].ACLR
rst => bits[6][16].ACLR
rst => bits[6][17].ACLR
rst => bits[6][18].ACLR
rst => bits[6][19].ACLR
rst => bits[6][20].ACLR
rst => bits[6][21].ACLR
rst => bits[6][22].ACLR
rst => bits[6][23].ACLR
rst => bits[6][24].ACLR
rst => bits[6][25].ACLR
rst => bits[6][26].ACLR
rst => bits[6][27].ACLR
rst => bits[6][28].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[5][8].ACLR
rst => bits[5][9].ACLR
rst => bits[5][10].ACLR
rst => bits[5][11].ACLR
rst => bits[5][12].ACLR
rst => bits[5][13].ACLR
rst => bits[5][14].ACLR
rst => bits[5][15].ACLR
rst => bits[5][16].ACLR
rst => bits[5][17].ACLR
rst => bits[5][18].ACLR
rst => bits[5][19].ACLR
rst => bits[5][20].ACLR
rst => bits[5][21].ACLR
rst => bits[5][22].ACLR
rst => bits[5][23].ACLR
rst => bits[5][24].ACLR
rst => bits[5][25].ACLR
rst => bits[5][26].ACLR
rst => bits[5][27].ACLR
rst => bits[5][28].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[4][8].ACLR
rst => bits[4][9].ACLR
rst => bits[4][10].ACLR
rst => bits[4][11].ACLR
rst => bits[4][12].ACLR
rst => bits[4][13].ACLR
rst => bits[4][14].ACLR
rst => bits[4][15].ACLR
rst => bits[4][16].ACLR
rst => bits[4][17].ACLR
rst => bits[4][18].ACLR
rst => bits[4][19].ACLR
rst => bits[4][20].ACLR
rst => bits[4][21].ACLR
rst => bits[4][22].ACLR
rst => bits[4][23].ACLR
rst => bits[4][24].ACLR
rst => bits[4][25].ACLR
rst => bits[4][26].ACLR
rst => bits[4][27].ACLR
rst => bits[4][28].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[3][8].ACLR
rst => bits[3][9].ACLR
rst => bits[3][10].ACLR
rst => bits[3][11].ACLR
rst => bits[3][12].ACLR
rst => bits[3][13].ACLR
rst => bits[3][14].ACLR
rst => bits[3][15].ACLR
rst => bits[3][16].ACLR
rst => bits[3][17].ACLR
rst => bits[3][18].ACLR
rst => bits[3][19].ACLR
rst => bits[3][20].ACLR
rst => bits[3][21].ACLR
rst => bits[3][22].ACLR
rst => bits[3][23].ACLR
rst => bits[3][24].ACLR
rst => bits[3][25].ACLR
rst => bits[3][26].ACLR
rst => bits[3][27].ACLR
rst => bits[3][28].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[2][8].ACLR
rst => bits[2][9].ACLR
rst => bits[2][10].ACLR
rst => bits[2][11].ACLR
rst => bits[2][12].ACLR
rst => bits[2][13].ACLR
rst => bits[2][14].ACLR
rst => bits[2][15].ACLR
rst => bits[2][16].ACLR
rst => bits[2][17].ACLR
rst => bits[2][18].ACLR
rst => bits[2][19].ACLR
rst => bits[2][20].ACLR
rst => bits[2][21].ACLR
rst => bits[2][22].ACLR
rst => bits[2][23].ACLR
rst => bits[2][24].ACLR
rst => bits[2][25].ACLR
rst => bits[2][26].ACLR
rst => bits[2][27].ACLR
rst => bits[2][28].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[1][8].ACLR
rst => bits[1][9].ACLR
rst => bits[1][10].ACLR
rst => bits[1][11].ACLR
rst => bits[1][12].ACLR
rst => bits[1][13].ACLR
rst => bits[1][14].ACLR
rst => bits[1][15].ACLR
rst => bits[1][16].ACLR
rst => bits[1][17].ACLR
rst => bits[1][18].ACLR
rst => bits[1][19].ACLR
rst => bits[1][20].ACLR
rst => bits[1][21].ACLR
rst => bits[1][22].ACLR
rst => bits[1][23].ACLR
rst => bits[1][24].ACLR
rst => bits[1][25].ACLR
rst => bits[1][26].ACLR
rst => bits[1][27].ACLR
rst => bits[1][28].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
rst => bits[0][8].ACLR
rst => bits[0][9].ACLR
rst => bits[0][10].ACLR
rst => bits[0][11].ACLR
rst => bits[0][12].ACLR
rst => bits[0][13].ACLR
rst => bits[0][14].ACLR
rst => bits[0][15].ACLR
rst => bits[0][16].ACLR
rst => bits[0][17].ACLR
rst => bits[0][18].ACLR
rst => bits[0][19].ACLR
rst => bits[0][20].ACLR
rst => bits[0][21].ACLR
rst => bits[0][22].ACLR
rst => bits[0][23].ACLR
rst => bits[0][24].ACLR
rst => bits[0][25].ACLR
rst => bits[0][26].ACLR
rst => bits[0][27].ACLR
rst => bits[0][28].ACLR
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[19][6].CLK
clk => bits[19][7].CLK
clk => bits[19][8].CLK
clk => bits[19][9].CLK
clk => bits[19][10].CLK
clk => bits[19][11].CLK
clk => bits[19][12].CLK
clk => bits[19][13].CLK
clk => bits[19][14].CLK
clk => bits[19][15].CLK
clk => bits[19][16].CLK
clk => bits[19][17].CLK
clk => bits[19][18].CLK
clk => bits[19][19].CLK
clk => bits[19][20].CLK
clk => bits[19][21].CLK
clk => bits[19][22].CLK
clk => bits[19][23].CLK
clk => bits[19][24].CLK
clk => bits[19][25].CLK
clk => bits[19][26].CLK
clk => bits[19][27].CLK
clk => bits[19][28].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[18][6].CLK
clk => bits[18][7].CLK
clk => bits[18][8].CLK
clk => bits[18][9].CLK
clk => bits[18][10].CLK
clk => bits[18][11].CLK
clk => bits[18][12].CLK
clk => bits[18][13].CLK
clk => bits[18][14].CLK
clk => bits[18][15].CLK
clk => bits[18][16].CLK
clk => bits[18][17].CLK
clk => bits[18][18].CLK
clk => bits[18][19].CLK
clk => bits[18][20].CLK
clk => bits[18][21].CLK
clk => bits[18][22].CLK
clk => bits[18][23].CLK
clk => bits[18][24].CLK
clk => bits[18][25].CLK
clk => bits[18][26].CLK
clk => bits[18][27].CLK
clk => bits[18][28].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[17][6].CLK
clk => bits[17][7].CLK
clk => bits[17][8].CLK
clk => bits[17][9].CLK
clk => bits[17][10].CLK
clk => bits[17][11].CLK
clk => bits[17][12].CLK
clk => bits[17][13].CLK
clk => bits[17][14].CLK
clk => bits[17][15].CLK
clk => bits[17][16].CLK
clk => bits[17][17].CLK
clk => bits[17][18].CLK
clk => bits[17][19].CLK
clk => bits[17][20].CLK
clk => bits[17][21].CLK
clk => bits[17][22].CLK
clk => bits[17][23].CLK
clk => bits[17][24].CLK
clk => bits[17][25].CLK
clk => bits[17][26].CLK
clk => bits[17][27].CLK
clk => bits[17][28].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[16][6].CLK
clk => bits[16][7].CLK
clk => bits[16][8].CLK
clk => bits[16][9].CLK
clk => bits[16][10].CLK
clk => bits[16][11].CLK
clk => bits[16][12].CLK
clk => bits[16][13].CLK
clk => bits[16][14].CLK
clk => bits[16][15].CLK
clk => bits[16][16].CLK
clk => bits[16][17].CLK
clk => bits[16][18].CLK
clk => bits[16][19].CLK
clk => bits[16][20].CLK
clk => bits[16][21].CLK
clk => bits[16][22].CLK
clk => bits[16][23].CLK
clk => bits[16][24].CLK
clk => bits[16][25].CLK
clk => bits[16][26].CLK
clk => bits[16][27].CLK
clk => bits[16][28].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[15][8].CLK
clk => bits[15][9].CLK
clk => bits[15][10].CLK
clk => bits[15][11].CLK
clk => bits[15][12].CLK
clk => bits[15][13].CLK
clk => bits[15][14].CLK
clk => bits[15][15].CLK
clk => bits[15][16].CLK
clk => bits[15][17].CLK
clk => bits[15][18].CLK
clk => bits[15][19].CLK
clk => bits[15][20].CLK
clk => bits[15][21].CLK
clk => bits[15][22].CLK
clk => bits[15][23].CLK
clk => bits[15][24].CLK
clk => bits[15][25].CLK
clk => bits[15][26].CLK
clk => bits[15][27].CLK
clk => bits[15][28].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[14][8].CLK
clk => bits[14][9].CLK
clk => bits[14][10].CLK
clk => bits[14][11].CLK
clk => bits[14][12].CLK
clk => bits[14][13].CLK
clk => bits[14][14].CLK
clk => bits[14][15].CLK
clk => bits[14][16].CLK
clk => bits[14][17].CLK
clk => bits[14][18].CLK
clk => bits[14][19].CLK
clk => bits[14][20].CLK
clk => bits[14][21].CLK
clk => bits[14][22].CLK
clk => bits[14][23].CLK
clk => bits[14][24].CLK
clk => bits[14][25].CLK
clk => bits[14][26].CLK
clk => bits[14][27].CLK
clk => bits[14][28].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[13][8].CLK
clk => bits[13][9].CLK
clk => bits[13][10].CLK
clk => bits[13][11].CLK
clk => bits[13][12].CLK
clk => bits[13][13].CLK
clk => bits[13][14].CLK
clk => bits[13][15].CLK
clk => bits[13][16].CLK
clk => bits[13][17].CLK
clk => bits[13][18].CLK
clk => bits[13][19].CLK
clk => bits[13][20].CLK
clk => bits[13][21].CLK
clk => bits[13][22].CLK
clk => bits[13][23].CLK
clk => bits[13][24].CLK
clk => bits[13][25].CLK
clk => bits[13][26].CLK
clk => bits[13][27].CLK
clk => bits[13][28].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[12][8].CLK
clk => bits[12][9].CLK
clk => bits[12][10].CLK
clk => bits[12][11].CLK
clk => bits[12][12].CLK
clk => bits[12][13].CLK
clk => bits[12][14].CLK
clk => bits[12][15].CLK
clk => bits[12][16].CLK
clk => bits[12][17].CLK
clk => bits[12][18].CLK
clk => bits[12][19].CLK
clk => bits[12][20].CLK
clk => bits[12][21].CLK
clk => bits[12][22].CLK
clk => bits[12][23].CLK
clk => bits[12][24].CLK
clk => bits[12][25].CLK
clk => bits[12][26].CLK
clk => bits[12][27].CLK
clk => bits[12][28].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[11][8].CLK
clk => bits[11][9].CLK
clk => bits[11][10].CLK
clk => bits[11][11].CLK
clk => bits[11][12].CLK
clk => bits[11][13].CLK
clk => bits[11][14].CLK
clk => bits[11][15].CLK
clk => bits[11][16].CLK
clk => bits[11][17].CLK
clk => bits[11][18].CLK
clk => bits[11][19].CLK
clk => bits[11][20].CLK
clk => bits[11][21].CLK
clk => bits[11][22].CLK
clk => bits[11][23].CLK
clk => bits[11][24].CLK
clk => bits[11][25].CLK
clk => bits[11][26].CLK
clk => bits[11][27].CLK
clk => bits[11][28].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[10][8].CLK
clk => bits[10][9].CLK
clk => bits[10][10].CLK
clk => bits[10][11].CLK
clk => bits[10][12].CLK
clk => bits[10][13].CLK
clk => bits[10][14].CLK
clk => bits[10][15].CLK
clk => bits[10][16].CLK
clk => bits[10][17].CLK
clk => bits[10][18].CLK
clk => bits[10][19].CLK
clk => bits[10][20].CLK
clk => bits[10][21].CLK
clk => bits[10][22].CLK
clk => bits[10][23].CLK
clk => bits[10][24].CLK
clk => bits[10][25].CLK
clk => bits[10][26].CLK
clk => bits[10][27].CLK
clk => bits[10][28].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[9][21].CLK
clk => bits[9][22].CLK
clk => bits[9][23].CLK
clk => bits[9][24].CLK
clk => bits[9][25].CLK
clk => bits[9][26].CLK
clk => bits[9][27].CLK
clk => bits[9][28].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[8][21].CLK
clk => bits[8][22].CLK
clk => bits[8][23].CLK
clk => bits[8][24].CLK
clk => bits[8][25].CLK
clk => bits[8][26].CLK
clk => bits[8][27].CLK
clk => bits[8][28].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[7][21].CLK
clk => bits[7][22].CLK
clk => bits[7][23].CLK
clk => bits[7][24].CLK
clk => bits[7][25].CLK
clk => bits[7][26].CLK
clk => bits[7][27].CLK
clk => bits[7][28].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[6][21].CLK
clk => bits[6][22].CLK
clk => bits[6][23].CLK
clk => bits[6][24].CLK
clk => bits[6][25].CLK
clk => bits[6][26].CLK
clk => bits[6][27].CLK
clk => bits[6][28].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[5][21].CLK
clk => bits[5][22].CLK
clk => bits[5][23].CLK
clk => bits[5][24].CLK
clk => bits[5][25].CLK
clk => bits[5][26].CLK
clk => bits[5][27].CLK
clk => bits[5][28].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[4][21].CLK
clk => bits[4][22].CLK
clk => bits[4][23].CLK
clk => bits[4][24].CLK
clk => bits[4][25].CLK
clk => bits[4][26].CLK
clk => bits[4][27].CLK
clk => bits[4][28].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[3][21].CLK
clk => bits[3][22].CLK
clk => bits[3][23].CLK
clk => bits[3][24].CLK
clk => bits[3][25].CLK
clk => bits[3][26].CLK
clk => bits[3][27].CLK
clk => bits[3][28].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[2][24].CLK
clk => bits[2][25].CLK
clk => bits[2][26].CLK
clk => bits[2][27].CLK
clk => bits[2][28].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[1][27].CLK
clk => bits[1][28].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
cen => bits[0][28].ENA
cen => bits[0][27].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][28].ENA
cen => bits[1][27].ENA
cen => bits[1][26].ENA
cen => bits[1][25].ENA
cen => bits[1][24].ENA
cen => bits[1][23].ENA
cen => bits[1][22].ENA
cen => bits[1][21].ENA
cen => bits[1][20].ENA
cen => bits[1][19].ENA
cen => bits[1][18].ENA
cen => bits[1][17].ENA
cen => bits[1][16].ENA
cen => bits[1][15].ENA
cen => bits[1][14].ENA
cen => bits[1][13].ENA
cen => bits[1][12].ENA
cen => bits[1][11].ENA
cen => bits[1][10].ENA
cen => bits[1][9].ENA
cen => bits[1][8].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][28].ENA
cen => bits[2][27].ENA
cen => bits[2][26].ENA
cen => bits[2][25].ENA
cen => bits[2][24].ENA
cen => bits[2][23].ENA
cen => bits[2][22].ENA
cen => bits[2][21].ENA
cen => bits[2][20].ENA
cen => bits[2][19].ENA
cen => bits[2][18].ENA
cen => bits[2][17].ENA
cen => bits[2][16].ENA
cen => bits[2][15].ENA
cen => bits[2][14].ENA
cen => bits[2][13].ENA
cen => bits[2][12].ENA
cen => bits[2][11].ENA
cen => bits[2][10].ENA
cen => bits[2][9].ENA
cen => bits[2][8].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][28].ENA
cen => bits[3][27].ENA
cen => bits[3][26].ENA
cen => bits[3][25].ENA
cen => bits[3][24].ENA
cen => bits[3][23].ENA
cen => bits[3][22].ENA
cen => bits[3][21].ENA
cen => bits[3][20].ENA
cen => bits[3][19].ENA
cen => bits[3][18].ENA
cen => bits[3][17].ENA
cen => bits[3][16].ENA
cen => bits[3][15].ENA
cen => bits[3][14].ENA
cen => bits[3][13].ENA
cen => bits[3][12].ENA
cen => bits[3][11].ENA
cen => bits[3][10].ENA
cen => bits[3][9].ENA
cen => bits[3][8].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][28].ENA
cen => bits[4][27].ENA
cen => bits[4][26].ENA
cen => bits[4][25].ENA
cen => bits[4][24].ENA
cen => bits[4][23].ENA
cen => bits[4][22].ENA
cen => bits[4][21].ENA
cen => bits[4][20].ENA
cen => bits[4][19].ENA
cen => bits[4][18].ENA
cen => bits[4][17].ENA
cen => bits[4][16].ENA
cen => bits[4][15].ENA
cen => bits[4][14].ENA
cen => bits[4][13].ENA
cen => bits[4][12].ENA
cen => bits[4][11].ENA
cen => bits[4][10].ENA
cen => bits[4][9].ENA
cen => bits[4][8].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][28].ENA
cen => bits[5][27].ENA
cen => bits[5][26].ENA
cen => bits[5][25].ENA
cen => bits[5][24].ENA
cen => bits[5][23].ENA
cen => bits[5][22].ENA
cen => bits[5][21].ENA
cen => bits[5][20].ENA
cen => bits[5][19].ENA
cen => bits[5][18].ENA
cen => bits[5][17].ENA
cen => bits[5][16].ENA
cen => bits[5][15].ENA
cen => bits[5][14].ENA
cen => bits[5][13].ENA
cen => bits[5][12].ENA
cen => bits[5][11].ENA
cen => bits[5][10].ENA
cen => bits[5][9].ENA
cen => bits[5][8].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][28].ENA
cen => bits[6][27].ENA
cen => bits[6][26].ENA
cen => bits[6][25].ENA
cen => bits[6][24].ENA
cen => bits[6][23].ENA
cen => bits[6][22].ENA
cen => bits[6][21].ENA
cen => bits[6][20].ENA
cen => bits[6][19].ENA
cen => bits[6][18].ENA
cen => bits[6][17].ENA
cen => bits[6][16].ENA
cen => bits[6][15].ENA
cen => bits[6][14].ENA
cen => bits[6][13].ENA
cen => bits[6][12].ENA
cen => bits[6][11].ENA
cen => bits[6][10].ENA
cen => bits[6][9].ENA
cen => bits[6][8].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][28].ENA
cen => bits[7][27].ENA
cen => bits[7][26].ENA
cen => bits[7][25].ENA
cen => bits[7][24].ENA
cen => bits[7][23].ENA
cen => bits[7][22].ENA
cen => bits[7][21].ENA
cen => bits[7][20].ENA
cen => bits[7][19].ENA
cen => bits[7][18].ENA
cen => bits[7][17].ENA
cen => bits[7][16].ENA
cen => bits[7][15].ENA
cen => bits[7][14].ENA
cen => bits[7][13].ENA
cen => bits[7][12].ENA
cen => bits[7][11].ENA
cen => bits[7][10].ENA
cen => bits[7][9].ENA
cen => bits[7][8].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][28].ENA
cen => bits[8][27].ENA
cen => bits[8][26].ENA
cen => bits[8][25].ENA
cen => bits[8][24].ENA
cen => bits[8][23].ENA
cen => bits[8][22].ENA
cen => bits[8][21].ENA
cen => bits[8][20].ENA
cen => bits[8][19].ENA
cen => bits[8][18].ENA
cen => bits[8][17].ENA
cen => bits[8][16].ENA
cen => bits[8][15].ENA
cen => bits[8][14].ENA
cen => bits[8][13].ENA
cen => bits[8][12].ENA
cen => bits[8][11].ENA
cen => bits[8][10].ENA
cen => bits[8][9].ENA
cen => bits[8][8].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][28].ENA
cen => bits[9][27].ENA
cen => bits[9][26].ENA
cen => bits[9][25].ENA
cen => bits[9][24].ENA
cen => bits[9][23].ENA
cen => bits[9][22].ENA
cen => bits[9][21].ENA
cen => bits[9][20].ENA
cen => bits[9][19].ENA
cen => bits[9][18].ENA
cen => bits[9][17].ENA
cen => bits[9][16].ENA
cen => bits[9][15].ENA
cen => bits[9][14].ENA
cen => bits[9][13].ENA
cen => bits[9][12].ENA
cen => bits[9][11].ENA
cen => bits[9][10].ENA
cen => bits[9][9].ENA
cen => bits[9][8].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][28].ENA
cen => bits[10][27].ENA
cen => bits[10][26].ENA
cen => bits[10][25].ENA
cen => bits[10][24].ENA
cen => bits[10][23].ENA
cen => bits[10][22].ENA
cen => bits[10][21].ENA
cen => bits[10][20].ENA
cen => bits[10][19].ENA
cen => bits[10][18].ENA
cen => bits[10][17].ENA
cen => bits[10][16].ENA
cen => bits[10][15].ENA
cen => bits[10][14].ENA
cen => bits[10][13].ENA
cen => bits[10][12].ENA
cen => bits[10][11].ENA
cen => bits[10][10].ENA
cen => bits[10][9].ENA
cen => bits[10][8].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][28].ENA
cen => bits[11][27].ENA
cen => bits[11][26].ENA
cen => bits[11][25].ENA
cen => bits[11][24].ENA
cen => bits[11][23].ENA
cen => bits[11][22].ENA
cen => bits[11][21].ENA
cen => bits[11][20].ENA
cen => bits[11][19].ENA
cen => bits[11][18].ENA
cen => bits[11][17].ENA
cen => bits[11][16].ENA
cen => bits[11][15].ENA
cen => bits[11][14].ENA
cen => bits[11][13].ENA
cen => bits[11][12].ENA
cen => bits[11][11].ENA
cen => bits[11][10].ENA
cen => bits[11][9].ENA
cen => bits[11][8].ENA
cen => bits[11][7].ENA
cen => bits[11][6].ENA
cen => bits[11][5].ENA
cen => bits[11][4].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][28].ENA
cen => bits[12][27].ENA
cen => bits[12][26].ENA
cen => bits[12][25].ENA
cen => bits[12][24].ENA
cen => bits[12][23].ENA
cen => bits[12][22].ENA
cen => bits[12][21].ENA
cen => bits[12][20].ENA
cen => bits[12][19].ENA
cen => bits[12][18].ENA
cen => bits[12][17].ENA
cen => bits[12][16].ENA
cen => bits[12][15].ENA
cen => bits[12][14].ENA
cen => bits[12][13].ENA
cen => bits[12][12].ENA
cen => bits[12][11].ENA
cen => bits[12][10].ENA
cen => bits[12][9].ENA
cen => bits[12][8].ENA
cen => bits[12][7].ENA
cen => bits[12][6].ENA
cen => bits[12][5].ENA
cen => bits[12][4].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][28].ENA
cen => bits[13][27].ENA
cen => bits[13][26].ENA
cen => bits[13][25].ENA
cen => bits[13][24].ENA
cen => bits[13][23].ENA
cen => bits[13][22].ENA
cen => bits[13][21].ENA
cen => bits[13][20].ENA
cen => bits[13][19].ENA
cen => bits[13][18].ENA
cen => bits[13][17].ENA
cen => bits[13][16].ENA
cen => bits[13][15].ENA
cen => bits[13][14].ENA
cen => bits[13][13].ENA
cen => bits[13][12].ENA
cen => bits[13][11].ENA
cen => bits[13][10].ENA
cen => bits[13][9].ENA
cen => bits[13][8].ENA
cen => bits[13][7].ENA
cen => bits[13][6].ENA
cen => bits[13][5].ENA
cen => bits[13][4].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
cen => bits[14][28].ENA
cen => bits[14][27].ENA
cen => bits[14][26].ENA
cen => bits[14][25].ENA
cen => bits[14][24].ENA
cen => bits[14][23].ENA
cen => bits[14][22].ENA
cen => bits[14][21].ENA
cen => bits[14][20].ENA
cen => bits[14][19].ENA
cen => bits[14][18].ENA
cen => bits[14][17].ENA
cen => bits[14][16].ENA
cen => bits[14][15].ENA
cen => bits[14][14].ENA
cen => bits[14][13].ENA
cen => bits[14][12].ENA
cen => bits[14][11].ENA
cen => bits[14][10].ENA
cen => bits[14][9].ENA
cen => bits[14][8].ENA
cen => bits[14][7].ENA
cen => bits[14][6].ENA
cen => bits[14][5].ENA
cen => bits[14][4].ENA
cen => bits[14][3].ENA
cen => bits[14][2].ENA
cen => bits[14][1].ENA
cen => bits[14][0].ENA
cen => bits[15][28].ENA
cen => bits[15][27].ENA
cen => bits[15][26].ENA
cen => bits[15][25].ENA
cen => bits[15][24].ENA
cen => bits[15][23].ENA
cen => bits[15][22].ENA
cen => bits[15][21].ENA
cen => bits[15][20].ENA
cen => bits[15][19].ENA
cen => bits[15][18].ENA
cen => bits[15][17].ENA
cen => bits[15][16].ENA
cen => bits[15][15].ENA
cen => bits[15][14].ENA
cen => bits[15][13].ENA
cen => bits[15][12].ENA
cen => bits[15][11].ENA
cen => bits[15][10].ENA
cen => bits[15][9].ENA
cen => bits[15][8].ENA
cen => bits[15][7].ENA
cen => bits[15][6].ENA
cen => bits[15][5].ENA
cen => bits[15][4].ENA
cen => bits[15][3].ENA
cen => bits[15][2].ENA
cen => bits[15][1].ENA
cen => bits[15][0].ENA
cen => bits[16][28].ENA
cen => bits[16][27].ENA
cen => bits[16][26].ENA
cen => bits[16][25].ENA
cen => bits[16][24].ENA
cen => bits[16][23].ENA
cen => bits[16][22].ENA
cen => bits[16][21].ENA
cen => bits[16][20].ENA
cen => bits[16][19].ENA
cen => bits[16][18].ENA
cen => bits[16][17].ENA
cen => bits[16][16].ENA
cen => bits[16][15].ENA
cen => bits[16][14].ENA
cen => bits[16][13].ENA
cen => bits[16][12].ENA
cen => bits[16][11].ENA
cen => bits[16][10].ENA
cen => bits[16][9].ENA
cen => bits[16][8].ENA
cen => bits[16][7].ENA
cen => bits[16][6].ENA
cen => bits[16][5].ENA
cen => bits[16][4].ENA
cen => bits[16][3].ENA
cen => bits[16][2].ENA
cen => bits[16][1].ENA
cen => bits[16][0].ENA
cen => bits[17][28].ENA
cen => bits[17][27].ENA
cen => bits[17][26].ENA
cen => bits[17][25].ENA
cen => bits[17][24].ENA
cen => bits[17][23].ENA
cen => bits[17][22].ENA
cen => bits[17][21].ENA
cen => bits[17][20].ENA
cen => bits[17][19].ENA
cen => bits[17][18].ENA
cen => bits[17][17].ENA
cen => bits[17][16].ENA
cen => bits[17][15].ENA
cen => bits[17][14].ENA
cen => bits[17][13].ENA
cen => bits[17][12].ENA
cen => bits[17][11].ENA
cen => bits[17][10].ENA
cen => bits[17][9].ENA
cen => bits[17][8].ENA
cen => bits[17][7].ENA
cen => bits[17][6].ENA
cen => bits[17][5].ENA
cen => bits[17][4].ENA
cen => bits[17][3].ENA
cen => bits[17][2].ENA
cen => bits[17][1].ENA
cen => bits[17][0].ENA
cen => bits[18][28].ENA
cen => bits[18][27].ENA
cen => bits[18][26].ENA
cen => bits[18][25].ENA
cen => bits[18][24].ENA
cen => bits[18][23].ENA
cen => bits[18][22].ENA
cen => bits[18][21].ENA
cen => bits[18][20].ENA
cen => bits[18][19].ENA
cen => bits[18][18].ENA
cen => bits[18][17].ENA
cen => bits[18][16].ENA
cen => bits[18][15].ENA
cen => bits[18][14].ENA
cen => bits[18][13].ENA
cen => bits[18][12].ENA
cen => bits[18][11].ENA
cen => bits[18][10].ENA
cen => bits[18][9].ENA
cen => bits[18][8].ENA
cen => bits[18][7].ENA
cen => bits[18][6].ENA
cen => bits[18][5].ENA
cen => bits[18][4].ENA
cen => bits[18][3].ENA
cen => bits[18][2].ENA
cen => bits[18][1].ENA
cen => bits[18][0].ENA
cen => bits[19][28].ENA
cen => bits[19][27].ENA
cen => bits[19][26].ENA
cen => bits[19][25].ENA
cen => bits[19][24].ENA
cen => bits[19][23].ENA
cen => bits[19][22].ENA
cen => bits[19][21].ENA
cen => bits[19][20].ENA
cen => bits[19][19].ENA
cen => bits[19][18].ENA
cen => bits[19][17].ENA
cen => bits[19][16].ENA
cen => bits[19][15].ENA
cen => bits[19][14].ENA
cen => bits[19][13].ENA
cen => bits[19][12].ENA
cen => bits[19][11].ENA
cen => bits[19][10].ENA
cen => bits[19][9].ENA
cen => bits[19][8].ENA
cen => bits[19][7].ENA
cen => bits[19][6].ENA
cen => bits[19][5].ENA
cen => bits[19][4].ENA
cen => bits[19][3].ENA
cen => bits[19][2].ENA
cen => bits[19][1].ENA
cen => bits[19][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
din[14] => bits[14][0].DATAIN
din[15] => bits[15][0].DATAIN
din[16] => bits[16][0].DATAIN
din[17] => bits[17][0].DATAIN
din[18] => bits[18][0].DATAIN
din[19] => bits[19][0].DATAIN
drop[0] <= bits[0][28].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][28].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][28].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][28].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][28].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][28].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][28].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][28].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][28].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][28].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][28].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][28].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][28].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][28].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][28].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][28].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][28].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][28].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][28].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][28].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_pg:u_pg|jt51_sh:u_pgrstsh
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg
rst => rst.IN7
clk => clk.IN7
cen => cen.IN7
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt.OUTPUTSELECT
zero => eg_cnt_base.OUTPUTSELECT
zero => eg_cnt_base.OUTPUTSELECT
keycode_III[0] => Mux1.IN3
keycode_III[1] => Mux1.IN2
keycode_III[1] => Selector2.IN7
keycode_III[2] => Mux1.IN1
keycode_III[2] => Selector1.IN7
keycode_III[2] => Selector2.IN6
keycode_III[3] => Mux1.IN0
keycode_III[3] => Selector0.IN5
keycode_III[3] => Selector1.IN6
keycode_III[3] => Selector2.IN5
keycode_III[4] => comb.DATAB
keycode_III[4] => Selector0.IN4
keycode_III[4] => Selector1.IN5
keycode_III[4] => Selector2.IN4
arate_II[0] => cfg_III.DATAA
arate_II[0] => cfg_III.DATAB
arate_II[0] => Equal8.IN4
arate_II[1] => cfg_III.DATAA
arate_II[1] => cfg_III.DATAB
arate_II[1] => Equal8.IN3
arate_II[2] => cfg_III.DATAA
arate_II[2] => cfg_III.DATAB
arate_II[2] => Equal8.IN2
arate_II[3] => cfg_III.DATAA
arate_II[3] => cfg_III.DATAB
arate_II[3] => Equal8.IN1
arate_II[4] => cfg_III.DATAA
arate_II[4] => cfg_III.DATAB
arate_II[4] => Equal8.IN0
rate1_II[0] => cfg_III.DATAB
rate1_II[0] => cfg_III.DATAA
rate1_II[1] => cfg_III.DATAB
rate1_II[1] => cfg_III.DATAA
rate1_II[2] => cfg_III.DATAB
rate1_II[2] => cfg_III.DATAA
rate1_II[3] => cfg_III.DATAB
rate1_II[3] => cfg_III.DATAA
rate1_II[4] => cfg_III.DATAB
rate1_II[4] => cfg_III.DATAA
rate2_II[0] => cfg_III.DATAB
rate2_II[0] => Mux7.IN3
rate2_II[1] => cfg_III.DATAB
rate2_II[1] => Mux6.IN2
rate2_II[2] => cfg_III.DATAB
rate2_II[2] => Mux5.IN2
rate2_II[3] => cfg_III.DATAB
rate2_II[3] => Mux4.IN2
rate2_II[4] => cfg_III.DATAB
rate2_II[4] => Mux3.IN2
rrate_II[0] => Mux6.IN3
rrate_II[0] => cfg_III.DATAB
rrate_II[1] => Mux5.IN3
rrate_II[1] => cfg_III.DATAB
rrate_II[2] => Mux4.IN3
rrate_II[2] => cfg_III.DATAB
rrate_II[3] => Mux3.IN3
rrate_II[3] => cfg_III.DATAB
d1l_I[0] => d1level_II.DATAA
d1l_I[0] => Equal7.IN3
d1l_I[1] => d1level_II.DATAA
d1l_I[1] => Equal7.IN2
d1l_I[2] => d1level_II.DATAA
d1l_I[2] => Equal7.IN1
d1l_I[3] => d1level_II.DATAA
d1l_I[3] => Equal7.IN0
ks_III[0] => Mux0.IN5
ks_III[0] => Mux1.IN5
ks_III[0] => Decoder0.IN1
ks_III[1] => Mux0.IN4
ks_III[1] => Mux1.IN4
ks_III[1] => Decoder0.IN0
keyon_II => keyon_II.IN1
pg_rst_III <= pg_rst_III~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_VII[0] => Add11.IN7
tl_VII[1] => Add11.IN6
tl_VII[2] => Add11.IN5
tl_VII[3] => Add11.IN4
tl_VII[4] => Add11.IN3
tl_VII[5] => Add11.IN2
tl_VII[6] => Add11.IN1
am[0] => Mux38.IN7
am[0] => Mux39.IN7
am[0] => am_final_VII[0].DATAB
am[1] => Mux37.IN7
am[1] => Mux38.IN6
am[1] => Mux39.IN6
am[2] => Mux36.IN7
am[2] => Mux37.IN6
am[2] => Mux38.IN5
am[3] => Mux35.IN7
am[3] => Mux36.IN6
am[3] => Mux37.IN5
am[4] => Mux34.IN7
am[4] => Mux35.IN6
am[4] => Mux36.IN5
am[5] => Mux33.IN7
am[5] => Mux34.IN6
am[5] => Mux35.IN5
am[6] => am_final_VII[8].DATAB
am[6] => Mux33.IN6
am[6] => Mux34.IN5
ams_VII[0] => Decoder4.IN1
ams_VII[0] => Mux33.IN9
ams_VII[0] => Mux34.IN9
ams_VII[0] => Mux35.IN9
ams_VII[0] => Mux36.IN9
ams_VII[0] => Mux37.IN9
ams_VII[0] => Mux38.IN9
ams_VII[0] => Mux39.IN9
ams_VII[1] => Decoder4.IN0
ams_VII[1] => Mux33.IN8
ams_VII[1] => Mux34.IN8
ams_VII[1] => Mux35.IN8
ams_VII[1] => Mux36.IN8
ams_VII[1] => Mux37.IN8
ams_VII[1] => Mux38.IN8
ams_VII[1] => Mux39.IN8
amsen_VII => Decoder4.IN2
amsen_VII => Mux33.IN10
amsen_VII => Mux34.IN10
amsen_VII => Mux35.IN10
amsen_VII => Mux36.IN10
amsen_VII => Mux37.IN10
amsen_VII => Mux38.IN10
amsen_VII => Mux39.IN10
eg_XI[0] <= jt51_sh:u_egpadding.drop
eg_XI[1] <= jt51_sh:u_egpadding.drop
eg_XI[2] <= jt51_sh:u_egpadding.drop
eg_XI[3] <= jt51_sh:u_egpadding.drop
eg_XI[4] <= jt51_sh:u_egpadding.drop
eg_XI[5] <= jt51_sh:u_egpadding.drop
eg_XI[6] <= jt51_sh:u_egpadding.drop
eg_XI[7] <= jt51_sh:u_egpadding.drop
eg_XI[8] <= jt51_sh:u_egpadding.drop
eg_XI[9] <= jt51_sh:u_egpadding.drop


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg|jt51_sh:u_egpadding
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][2].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][2].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][2].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][2].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][2].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][2].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][2].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][2].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][2].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][2].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg|jt51_sh:u_eg1sh
rst => bits[9][0].PRESET
rst => bits[9][1].PRESET
rst => bits[9][2].PRESET
rst => bits[9][3].PRESET
rst => bits[9][4].PRESET
rst => bits[9][5].PRESET
rst => bits[9][6].PRESET
rst => bits[9][7].PRESET
rst => bits[9][8].PRESET
rst => bits[9][9].PRESET
rst => bits[9][10].PRESET
rst => bits[9][11].PRESET
rst => bits[9][12].PRESET
rst => bits[9][13].PRESET
rst => bits[9][14].PRESET
rst => bits[9][15].PRESET
rst => bits[9][16].PRESET
rst => bits[9][17].PRESET
rst => bits[9][18].PRESET
rst => bits[9][19].PRESET
rst => bits[9][20].PRESET
rst => bits[9][21].PRESET
rst => bits[9][22].PRESET
rst => bits[9][23].PRESET
rst => bits[9][24].PRESET
rst => bits[9][25].PRESET
rst => bits[9][26].PRESET
rst => bits[8][0].PRESET
rst => bits[8][1].PRESET
rst => bits[8][2].PRESET
rst => bits[8][3].PRESET
rst => bits[8][4].PRESET
rst => bits[8][5].PRESET
rst => bits[8][6].PRESET
rst => bits[8][7].PRESET
rst => bits[8][8].PRESET
rst => bits[8][9].PRESET
rst => bits[8][10].PRESET
rst => bits[8][11].PRESET
rst => bits[8][12].PRESET
rst => bits[8][13].PRESET
rst => bits[8][14].PRESET
rst => bits[8][15].PRESET
rst => bits[8][16].PRESET
rst => bits[8][17].PRESET
rst => bits[8][18].PRESET
rst => bits[8][19].PRESET
rst => bits[8][20].PRESET
rst => bits[8][21].PRESET
rst => bits[8][22].PRESET
rst => bits[8][23].PRESET
rst => bits[8][24].PRESET
rst => bits[8][25].PRESET
rst => bits[8][26].PRESET
rst => bits[7][0].PRESET
rst => bits[7][1].PRESET
rst => bits[7][2].PRESET
rst => bits[7][3].PRESET
rst => bits[7][4].PRESET
rst => bits[7][5].PRESET
rst => bits[7][6].PRESET
rst => bits[7][7].PRESET
rst => bits[7][8].PRESET
rst => bits[7][9].PRESET
rst => bits[7][10].PRESET
rst => bits[7][11].PRESET
rst => bits[7][12].PRESET
rst => bits[7][13].PRESET
rst => bits[7][14].PRESET
rst => bits[7][15].PRESET
rst => bits[7][16].PRESET
rst => bits[7][17].PRESET
rst => bits[7][18].PRESET
rst => bits[7][19].PRESET
rst => bits[7][20].PRESET
rst => bits[7][21].PRESET
rst => bits[7][22].PRESET
rst => bits[7][23].PRESET
rst => bits[7][24].PRESET
rst => bits[7][25].PRESET
rst => bits[7][26].PRESET
rst => bits[6][0].PRESET
rst => bits[6][1].PRESET
rst => bits[6][2].PRESET
rst => bits[6][3].PRESET
rst => bits[6][4].PRESET
rst => bits[6][5].PRESET
rst => bits[6][6].PRESET
rst => bits[6][7].PRESET
rst => bits[6][8].PRESET
rst => bits[6][9].PRESET
rst => bits[6][10].PRESET
rst => bits[6][11].PRESET
rst => bits[6][12].PRESET
rst => bits[6][13].PRESET
rst => bits[6][14].PRESET
rst => bits[6][15].PRESET
rst => bits[6][16].PRESET
rst => bits[6][17].PRESET
rst => bits[6][18].PRESET
rst => bits[6][19].PRESET
rst => bits[6][20].PRESET
rst => bits[6][21].PRESET
rst => bits[6][22].PRESET
rst => bits[6][23].PRESET
rst => bits[6][24].PRESET
rst => bits[6][25].PRESET
rst => bits[6][26].PRESET
rst => bits[5][0].PRESET
rst => bits[5][1].PRESET
rst => bits[5][2].PRESET
rst => bits[5][3].PRESET
rst => bits[5][4].PRESET
rst => bits[5][5].PRESET
rst => bits[5][6].PRESET
rst => bits[5][7].PRESET
rst => bits[5][8].PRESET
rst => bits[5][9].PRESET
rst => bits[5][10].PRESET
rst => bits[5][11].PRESET
rst => bits[5][12].PRESET
rst => bits[5][13].PRESET
rst => bits[5][14].PRESET
rst => bits[5][15].PRESET
rst => bits[5][16].PRESET
rst => bits[5][17].PRESET
rst => bits[5][18].PRESET
rst => bits[5][19].PRESET
rst => bits[5][20].PRESET
rst => bits[5][21].PRESET
rst => bits[5][22].PRESET
rst => bits[5][23].PRESET
rst => bits[5][24].PRESET
rst => bits[5][25].PRESET
rst => bits[5][26].PRESET
rst => bits[4][0].PRESET
rst => bits[4][1].PRESET
rst => bits[4][2].PRESET
rst => bits[4][3].PRESET
rst => bits[4][4].PRESET
rst => bits[4][5].PRESET
rst => bits[4][6].PRESET
rst => bits[4][7].PRESET
rst => bits[4][8].PRESET
rst => bits[4][9].PRESET
rst => bits[4][10].PRESET
rst => bits[4][11].PRESET
rst => bits[4][12].PRESET
rst => bits[4][13].PRESET
rst => bits[4][14].PRESET
rst => bits[4][15].PRESET
rst => bits[4][16].PRESET
rst => bits[4][17].PRESET
rst => bits[4][18].PRESET
rst => bits[4][19].PRESET
rst => bits[4][20].PRESET
rst => bits[4][21].PRESET
rst => bits[4][22].PRESET
rst => bits[4][23].PRESET
rst => bits[4][24].PRESET
rst => bits[4][25].PRESET
rst => bits[4][26].PRESET
rst => bits[3][0].PRESET
rst => bits[3][1].PRESET
rst => bits[3][2].PRESET
rst => bits[3][3].PRESET
rst => bits[3][4].PRESET
rst => bits[3][5].PRESET
rst => bits[3][6].PRESET
rst => bits[3][7].PRESET
rst => bits[3][8].PRESET
rst => bits[3][9].PRESET
rst => bits[3][10].PRESET
rst => bits[3][11].PRESET
rst => bits[3][12].PRESET
rst => bits[3][13].PRESET
rst => bits[3][14].PRESET
rst => bits[3][15].PRESET
rst => bits[3][16].PRESET
rst => bits[3][17].PRESET
rst => bits[3][18].PRESET
rst => bits[3][19].PRESET
rst => bits[3][20].PRESET
rst => bits[3][21].PRESET
rst => bits[3][22].PRESET
rst => bits[3][23].PRESET
rst => bits[3][24].PRESET
rst => bits[3][25].PRESET
rst => bits[3][26].PRESET
rst => bits[2][0].PRESET
rst => bits[2][1].PRESET
rst => bits[2][2].PRESET
rst => bits[2][3].PRESET
rst => bits[2][4].PRESET
rst => bits[2][5].PRESET
rst => bits[2][6].PRESET
rst => bits[2][7].PRESET
rst => bits[2][8].PRESET
rst => bits[2][9].PRESET
rst => bits[2][10].PRESET
rst => bits[2][11].PRESET
rst => bits[2][12].PRESET
rst => bits[2][13].PRESET
rst => bits[2][14].PRESET
rst => bits[2][15].PRESET
rst => bits[2][16].PRESET
rst => bits[2][17].PRESET
rst => bits[2][18].PRESET
rst => bits[2][19].PRESET
rst => bits[2][20].PRESET
rst => bits[2][21].PRESET
rst => bits[2][22].PRESET
rst => bits[2][23].PRESET
rst => bits[2][24].PRESET
rst => bits[2][25].PRESET
rst => bits[2][26].PRESET
rst => bits[1][0].PRESET
rst => bits[1][1].PRESET
rst => bits[1][2].PRESET
rst => bits[1][3].PRESET
rst => bits[1][4].PRESET
rst => bits[1][5].PRESET
rst => bits[1][6].PRESET
rst => bits[1][7].PRESET
rst => bits[1][8].PRESET
rst => bits[1][9].PRESET
rst => bits[1][10].PRESET
rst => bits[1][11].PRESET
rst => bits[1][12].PRESET
rst => bits[1][13].PRESET
rst => bits[1][14].PRESET
rst => bits[1][15].PRESET
rst => bits[1][16].PRESET
rst => bits[1][17].PRESET
rst => bits[1][18].PRESET
rst => bits[1][19].PRESET
rst => bits[1][20].PRESET
rst => bits[1][21].PRESET
rst => bits[1][22].PRESET
rst => bits[1][23].PRESET
rst => bits[1][24].PRESET
rst => bits[1][25].PRESET
rst => bits[1][26].PRESET
rst => bits[0][0].PRESET
rst => bits[0][1].PRESET
rst => bits[0][2].PRESET
rst => bits[0][3].PRESET
rst => bits[0][4].PRESET
rst => bits[0][5].PRESET
rst => bits[0][6].PRESET
rst => bits[0][7].PRESET
rst => bits[0][8].PRESET
rst => bits[0][9].PRESET
rst => bits[0][10].PRESET
rst => bits[0][11].PRESET
rst => bits[0][12].PRESET
rst => bits[0][13].PRESET
rst => bits[0][14].PRESET
rst => bits[0][15].PRESET
rst => bits[0][16].PRESET
rst => bits[0][17].PRESET
rst => bits[0][18].PRESET
rst => bits[0][19].PRESET
rst => bits[0][20].PRESET
rst => bits[0][21].PRESET
rst => bits[0][22].PRESET
rst => bits[0][23].PRESET
rst => bits[0][24].PRESET
rst => bits[0][25].PRESET
rst => bits[0][26].PRESET
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[9][21].CLK
clk => bits[9][22].CLK
clk => bits[9][23].CLK
clk => bits[9][24].CLK
clk => bits[9][25].CLK
clk => bits[9][26].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[8][21].CLK
clk => bits[8][22].CLK
clk => bits[8][23].CLK
clk => bits[8][24].CLK
clk => bits[8][25].CLK
clk => bits[8][26].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[7][21].CLK
clk => bits[7][22].CLK
clk => bits[7][23].CLK
clk => bits[7][24].CLK
clk => bits[7][25].CLK
clk => bits[7][26].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[6][21].CLK
clk => bits[6][22].CLK
clk => bits[6][23].CLK
clk => bits[6][24].CLK
clk => bits[6][25].CLK
clk => bits[6][26].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[5][21].CLK
clk => bits[5][22].CLK
clk => bits[5][23].CLK
clk => bits[5][24].CLK
clk => bits[5][25].CLK
clk => bits[5][26].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[4][21].CLK
clk => bits[4][22].CLK
clk => bits[4][23].CLK
clk => bits[4][24].CLK
clk => bits[4][25].CLK
clk => bits[4][26].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[3][21].CLK
clk => bits[3][22].CLK
clk => bits[3][23].CLK
clk => bits[3][24].CLK
clk => bits[3][25].CLK
clk => bits[3][26].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[2][24].CLK
clk => bits[2][25].CLK
clk => bits[2][26].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
cen => bits[9][0].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][26].ENA
cen => bits[1][25].ENA
cen => bits[1][24].ENA
cen => bits[1][23].ENA
cen => bits[1][22].ENA
cen => bits[1][21].ENA
cen => bits[1][20].ENA
cen => bits[1][19].ENA
cen => bits[1][18].ENA
cen => bits[1][17].ENA
cen => bits[1][16].ENA
cen => bits[1][15].ENA
cen => bits[1][14].ENA
cen => bits[1][13].ENA
cen => bits[1][12].ENA
cen => bits[1][11].ENA
cen => bits[1][10].ENA
cen => bits[1][9].ENA
cen => bits[1][8].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][26].ENA
cen => bits[2][25].ENA
cen => bits[2][24].ENA
cen => bits[2][23].ENA
cen => bits[2][22].ENA
cen => bits[2][21].ENA
cen => bits[2][20].ENA
cen => bits[2][19].ENA
cen => bits[2][18].ENA
cen => bits[2][17].ENA
cen => bits[2][16].ENA
cen => bits[2][15].ENA
cen => bits[2][14].ENA
cen => bits[2][13].ENA
cen => bits[2][12].ENA
cen => bits[2][11].ENA
cen => bits[2][10].ENA
cen => bits[2][9].ENA
cen => bits[2][8].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][26].ENA
cen => bits[3][25].ENA
cen => bits[3][24].ENA
cen => bits[3][23].ENA
cen => bits[3][22].ENA
cen => bits[3][21].ENA
cen => bits[3][20].ENA
cen => bits[3][19].ENA
cen => bits[3][18].ENA
cen => bits[3][17].ENA
cen => bits[3][16].ENA
cen => bits[3][15].ENA
cen => bits[3][14].ENA
cen => bits[3][13].ENA
cen => bits[3][12].ENA
cen => bits[3][11].ENA
cen => bits[3][10].ENA
cen => bits[3][9].ENA
cen => bits[3][8].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][26].ENA
cen => bits[4][25].ENA
cen => bits[4][24].ENA
cen => bits[4][23].ENA
cen => bits[4][22].ENA
cen => bits[4][21].ENA
cen => bits[4][20].ENA
cen => bits[4][19].ENA
cen => bits[4][18].ENA
cen => bits[4][17].ENA
cen => bits[4][16].ENA
cen => bits[4][15].ENA
cen => bits[4][14].ENA
cen => bits[4][13].ENA
cen => bits[4][12].ENA
cen => bits[4][11].ENA
cen => bits[4][10].ENA
cen => bits[4][9].ENA
cen => bits[4][8].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][26].ENA
cen => bits[5][25].ENA
cen => bits[5][24].ENA
cen => bits[5][23].ENA
cen => bits[5][22].ENA
cen => bits[5][21].ENA
cen => bits[5][20].ENA
cen => bits[5][19].ENA
cen => bits[5][18].ENA
cen => bits[5][17].ENA
cen => bits[5][16].ENA
cen => bits[5][15].ENA
cen => bits[5][14].ENA
cen => bits[5][13].ENA
cen => bits[5][12].ENA
cen => bits[5][11].ENA
cen => bits[5][10].ENA
cen => bits[5][9].ENA
cen => bits[5][8].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][26].ENA
cen => bits[6][25].ENA
cen => bits[6][24].ENA
cen => bits[6][23].ENA
cen => bits[6][22].ENA
cen => bits[6][21].ENA
cen => bits[6][20].ENA
cen => bits[6][19].ENA
cen => bits[6][18].ENA
cen => bits[6][17].ENA
cen => bits[6][16].ENA
cen => bits[6][15].ENA
cen => bits[6][14].ENA
cen => bits[6][13].ENA
cen => bits[6][12].ENA
cen => bits[6][11].ENA
cen => bits[6][10].ENA
cen => bits[6][9].ENA
cen => bits[6][8].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][26].ENA
cen => bits[7][25].ENA
cen => bits[7][24].ENA
cen => bits[7][23].ENA
cen => bits[7][22].ENA
cen => bits[7][21].ENA
cen => bits[7][20].ENA
cen => bits[7][19].ENA
cen => bits[7][18].ENA
cen => bits[7][17].ENA
cen => bits[7][16].ENA
cen => bits[7][15].ENA
cen => bits[7][14].ENA
cen => bits[7][13].ENA
cen => bits[7][12].ENA
cen => bits[7][11].ENA
cen => bits[7][10].ENA
cen => bits[7][9].ENA
cen => bits[7][8].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][26].ENA
cen => bits[8][25].ENA
cen => bits[8][24].ENA
cen => bits[8][23].ENA
cen => bits[8][22].ENA
cen => bits[8][21].ENA
cen => bits[8][20].ENA
cen => bits[8][19].ENA
cen => bits[8][18].ENA
cen => bits[8][17].ENA
cen => bits[8][16].ENA
cen => bits[8][15].ENA
cen => bits[8][14].ENA
cen => bits[8][13].ENA
cen => bits[8][12].ENA
cen => bits[8][11].ENA
cen => bits[8][10].ENA
cen => bits[8][9].ENA
cen => bits[8][8].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][26].ENA
cen => bits[9][25].ENA
cen => bits[9][24].ENA
cen => bits[9][23].ENA
cen => bits[9][22].ENA
cen => bits[9][21].ENA
cen => bits[9][20].ENA
cen => bits[9][19].ENA
cen => bits[9][18].ENA
cen => bits[9][17].ENA
cen => bits[9][16].ENA
cen => bits[9][15].ENA
cen => bits[9][14].ENA
cen => bits[9][13].ENA
cen => bits[9][12].ENA
cen => bits[9][11].ENA
cen => bits[9][10].ENA
cen => bits[9][9].ENA
cen => bits[9][8].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][26].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][26].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][26].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][26].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][26].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][26].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][26].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][26].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][26].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][26].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg|jt51_sh:u_eg2sh
rst => bits[9][0].PRESET
rst => bits[9][1].PRESET
rst => bits[9][2].PRESET
rst => bits[9][3].PRESET
rst => bits[8][0].PRESET
rst => bits[8][1].PRESET
rst => bits[8][2].PRESET
rst => bits[8][3].PRESET
rst => bits[7][0].PRESET
rst => bits[7][1].PRESET
rst => bits[7][2].PRESET
rst => bits[7][3].PRESET
rst => bits[6][0].PRESET
rst => bits[6][1].PRESET
rst => bits[6][2].PRESET
rst => bits[6][3].PRESET
rst => bits[5][0].PRESET
rst => bits[5][1].PRESET
rst => bits[5][2].PRESET
rst => bits[5][3].PRESET
rst => bits[4][0].PRESET
rst => bits[4][1].PRESET
rst => bits[4][2].PRESET
rst => bits[4][3].PRESET
rst => bits[3][0].PRESET
rst => bits[3][1].PRESET
rst => bits[3][2].PRESET
rst => bits[3][3].PRESET
rst => bits[2][0].PRESET
rst => bits[2][1].PRESET
rst => bits[2][2].PRESET
rst => bits[2][3].PRESET
rst => bits[1][0].PRESET
rst => bits[1][1].PRESET
rst => bits[1][2].PRESET
rst => bits[1][3].PRESET
rst => bits[0][0].PRESET
rst => bits[0][1].PRESET
rst => bits[0][2].PRESET
rst => bits[0][3].PRESET
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
cen => bits[9][0].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][3].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][3].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][3].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][3].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][3].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg|jt51_sh:u_aroffsh
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg|jt51_sh:u_konsh
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
rst => bits[0][8].ACLR
rst => bits[0][9].ACLR
rst => bits[0][10].ACLR
rst => bits[0][11].ACLR
rst => bits[0][12].ACLR
rst => bits[0][13].ACLR
rst => bits[0][14].ACLR
rst => bits[0][15].ACLR
rst => bits[0][16].ACLR
rst => bits[0][17].ACLR
rst => bits[0][18].ACLR
rst => bits[0][19].ACLR
rst => bits[0][20].ACLR
rst => bits[0][21].ACLR
rst => bits[0][22].ACLR
rst => bits[0][23].ACLR
rst => bits[0][24].ACLR
rst => bits[0][25].ACLR
rst => bits[0][26].ACLR
rst => bits[0][27].ACLR
rst => bits[0][28].ACLR
rst => bits[0][29].ACLR
rst => bits[0][30].ACLR
rst => bits[0][31].ACLR
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
cen => bits[0][31].ENA
cen => bits[0][30].ENA
cen => bits[0][29].ENA
cen => bits[0][28].ENA
cen => bits[0][27].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg|jt51_sh:u_cntsh
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
rst => bits[0][8].ACLR
rst => bits[0][9].ACLR
rst => bits[0][10].ACLR
rst => bits[0][11].ACLR
rst => bits[0][12].ACLR
rst => bits[0][13].ACLR
rst => bits[0][14].ACLR
rst => bits[0][15].ACLR
rst => bits[0][16].ACLR
rst => bits[0][17].ACLR
rst => bits[0][18].ACLR
rst => bits[0][19].ACLR
rst => bits[0][20].ACLR
rst => bits[0][21].ACLR
rst => bits[0][22].ACLR
rst => bits[0][23].ACLR
rst => bits[0][24].ACLR
rst => bits[0][25].ACLR
rst => bits[0][26].ACLR
rst => bits[0][27].ACLR
rst => bits[0][28].ACLR
rst => bits[0][29].ACLR
rst => bits[0][30].ACLR
rst => bits[0][31].ACLR
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
cen => bits[0][31].ENA
cen => bits[0][30].ENA
cen => bits[0][29].ENA
cen => bits[0][28].ENA
cen => bits[0][27].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_eg:u_eg|jt51_sh:u_statesh
rst => bits[1][0].PRESET
rst => bits[1][1].PRESET
rst => bits[1][2].PRESET
rst => bits[1][3].PRESET
rst => bits[1][4].PRESET
rst => bits[1][5].PRESET
rst => bits[1][6].PRESET
rst => bits[1][7].PRESET
rst => bits[1][8].PRESET
rst => bits[1][9].PRESET
rst => bits[1][10].PRESET
rst => bits[1][11].PRESET
rst => bits[1][12].PRESET
rst => bits[1][13].PRESET
rst => bits[1][14].PRESET
rst => bits[1][15].PRESET
rst => bits[1][16].PRESET
rst => bits[1][17].PRESET
rst => bits[1][18].PRESET
rst => bits[1][19].PRESET
rst => bits[1][20].PRESET
rst => bits[1][21].PRESET
rst => bits[1][22].PRESET
rst => bits[1][23].PRESET
rst => bits[1][24].PRESET
rst => bits[1][25].PRESET
rst => bits[1][26].PRESET
rst => bits[1][27].PRESET
rst => bits[1][28].PRESET
rst => bits[1][29].PRESET
rst => bits[1][30].PRESET
rst => bits[0][0].PRESET
rst => bits[0][1].PRESET
rst => bits[0][2].PRESET
rst => bits[0][3].PRESET
rst => bits[0][4].PRESET
rst => bits[0][5].PRESET
rst => bits[0][6].PRESET
rst => bits[0][7].PRESET
rst => bits[0][8].PRESET
rst => bits[0][9].PRESET
rst => bits[0][10].PRESET
rst => bits[0][11].PRESET
rst => bits[0][12].PRESET
rst => bits[0][13].PRESET
rst => bits[0][14].PRESET
rst => bits[0][15].PRESET
rst => bits[0][16].PRESET
rst => bits[0][17].PRESET
rst => bits[0][18].PRESET
rst => bits[0][19].PRESET
rst => bits[0][20].PRESET
rst => bits[0][21].PRESET
rst => bits[0][22].PRESET
rst => bits[0][23].PRESET
rst => bits[0][24].PRESET
rst => bits[0][25].PRESET
rst => bits[0][26].PRESET
rst => bits[0][27].PRESET
rst => bits[0][28].PRESET
rst => bits[0][29].PRESET
rst => bits[0][30].PRESET
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[1][27].CLK
clk => bits[1][28].CLK
clk => bits[1][29].CLK
clk => bits[1][30].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
cen => bits[1][0].ENA
cen => bits[0][30].ENA
cen => bits[0][29].ENA
cen => bits[0][28].ENA
cen => bits[0][27].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][30].ENA
cen => bits[1][29].ENA
cen => bits[1][28].ENA
cen => bits[1][27].ENA
cen => bits[1][26].ENA
cen => bits[1][25].ENA
cen => bits[1][24].ENA
cen => bits[1][23].ENA
cen => bits[1][22].ENA
cen => bits[1][21].ENA
cen => bits[1][20].ENA
cen => bits[1][19].ENA
cen => bits[1][18].ENA
cen => bits[1][17].ENA
cen => bits[1][16].ENA
cen => bits[1][15].ENA
cen => bits[1][14].ENA
cen => bits[1][13].ENA
cen => bits[1][12].ENA
cen => bits[1][11].ENA
cen => bits[1][10].ENA
cen => bits[1][9].ENA
cen => bits[1][8].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
drop[0] <= bits[0][30].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][30].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op
rst => rst.IN6
clk => clk.IN8
cen => cen.IN8
pg_phase_X[0] => Add1.IN10
pg_phase_X[1] => Add1.IN9
pg_phase_X[2] => Add1.IN8
pg_phase_X[3] => Add1.IN7
pg_phase_X[4] => Add1.IN6
pg_phase_X[5] => Add1.IN5
pg_phase_X[6] => Add1.IN4
pg_phase_X[7] => Add1.IN3
pg_phase_X[8] => Add1.IN2
pg_phase_X[9] => Add1.IN1
con_I[0] => ~NO_FANOUT~
con_I[1] => ~NO_FANOUT~
con_I[2] => ~NO_FANOUT~
fb_II[0] => Mux0.IN3
fb_II[0] => Mux1.IN3
fb_II[0] => Mux2.IN3
fb_II[0] => Mux3.IN3
fb_II[0] => Mux4.IN3
fb_II[0] => Mux5.IN3
fb_II[0] => Mux6.IN3
fb_II[0] => Mux7.IN3
fb_II[0] => Mux8.IN3
fb_II[0] => Mux9.IN3
fb_II[1] => Mux0.IN2
fb_II[1] => Mux1.IN2
fb_II[1] => Mux2.IN2
fb_II[1] => Mux3.IN2
fb_II[1] => Mux4.IN2
fb_II[1] => Mux5.IN2
fb_II[1] => Mux6.IN2
fb_II[1] => Mux7.IN2
fb_II[1] => Mux8.IN2
fb_II[1] => Mux9.IN2
fb_II[2] => Mux0.IN1
fb_II[2] => Mux1.IN1
fb_II[2] => Mux2.IN1
fb_II[2] => Mux3.IN1
fb_II[2] => Mux4.IN1
fb_II[2] => Mux5.IN1
fb_II[2] => Mux6.IN1
fb_II[2] => Mux7.IN1
fb_II[2] => Mux8.IN1
fb_II[2] => Mux9.IN1
eg_atten_XI[0] => Add3.IN10
eg_atten_XI[1] => Add3.IN9
eg_atten_XI[2] => Add3.IN8
eg_atten_XI[3] => Add3.IN7
eg_atten_XI[4] => Add3.IN6
eg_atten_XI[5] => Add3.IN5
eg_atten_XI[6] => Add3.IN4
eg_atten_XI[7] => Add3.IN3
eg_atten_XI[8] => Add3.IN2
eg_atten_XI[9] => Add3.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_prevprev1 => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_x => x.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_internal_y => y.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev2 => x.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
use_prev1 => y.IN1
test_214 => op_XIII.IN1
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => comb.OUTPUTSELECT
m1_enters => m1_II.DATAIN
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
c1_enters => comb.OUTPUTSELECT
op_XVII[0] <= jt51_sh:out_padding.drop
op_XVII[1] <= jt51_sh:out_padding.drop
op_XVII[2] <= jt51_sh:out_padding.drop
op_XVII[3] <= jt51_sh:out_padding.drop
op_XVII[4] <= jt51_sh:out_padding.drop
op_XVII[5] <= jt51_sh:out_padding.drop
op_XVII[6] <= jt51_sh:out_padding.drop
op_XVII[7] <= jt51_sh:out_padding.drop
op_XVII[8] <= jt51_sh:out_padding.drop
op_XVII[9] <= jt51_sh:out_padding.drop
op_XVII[10] <= jt51_sh:out_padding.drop
op_XVII[11] <= jt51_sh:out_padding.drop
op_XVII[12] <= jt51_sh:out_padding.drop
op_XVII[13] <= jt51_sh:out_padding.drop


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_sh:prev1_buffer
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[13][4].ACLR
rst => bits[13][5].ACLR
rst => bits[13][6].ACLR
rst => bits[13][7].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[12][4].ACLR
rst => bits[12][5].ACLR
rst => bits[12][6].ACLR
rst => bits[12][7].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[11][4].ACLR
rst => bits[11][5].ACLR
rst => bits[11][6].ACLR
rst => bits[11][7].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[10][4].ACLR
rst => bits[10][5].ACLR
rst => bits[10][6].ACLR
rst => bits[10][7].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][7].ENA
cen => bits[11][6].ENA
cen => bits[11][5].ENA
cen => bits[11][4].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][7].ENA
cen => bits[12][6].ENA
cen => bits[12][5].ENA
cen => bits[12][4].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][7].ENA
cen => bits[13][6].ENA
cen => bits[13][5].ENA
cen => bits[13][4].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_sh:prevprev1_buffer
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[13][4].ACLR
rst => bits[13][5].ACLR
rst => bits[13][6].ACLR
rst => bits[13][7].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[12][4].ACLR
rst => bits[12][5].ACLR
rst => bits[12][6].ACLR
rst => bits[12][7].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[11][4].ACLR
rst => bits[11][5].ACLR
rst => bits[11][6].ACLR
rst => bits[11][7].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[10][4].ACLR
rst => bits[10][5].ACLR
rst => bits[10][6].ACLR
rst => bits[10][7].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][7].ENA
cen => bits[11][6].ENA
cen => bits[11][5].ENA
cen => bits[11][4].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][7].ENA
cen => bits[12][6].ENA
cen => bits[12][5].ENA
cen => bits[12][4].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][7].ENA
cen => bits[13][6].ENA
cen => bits[13][5].ENA
cen => bits[13][4].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_sh:prev2_buffer
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[13][4].ACLR
rst => bits[13][5].ACLR
rst => bits[13][6].ACLR
rst => bits[13][7].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[12][4].ACLR
rst => bits[12][5].ACLR
rst => bits[12][6].ACLR
rst => bits[12][7].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[11][4].ACLR
rst => bits[11][5].ACLR
rst => bits[11][6].ACLR
rst => bits[11][7].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[10][4].ACLR
rst => bits[10][5].ACLR
rst => bits[10][6].ACLR
rst => bits[10][7].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][7].ENA
cen => bits[11][6].ENA
cen => bits[11][5].ENA
cen => bits[11][4].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][7].ENA
cen => bits[12][6].ENA
cen => bits[12][5].ENA
cen => bits[12][4].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][7].ENA
cen => bits[13][6].ENA
cen => bits[13][5].ENA
cen => bits[13][4].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_sh:phasemod_sh
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_phrom:u_phrom
addr[0] => sinetable.RADDR
addr[1] => sinetable.RADDR1
addr[2] => sinetable.RADDR2
addr[3] => sinetable.RADDR3
addr[4] => sinetable.RADDR4
clk => ph[0]~reg0.CLK
clk => ph[1]~reg0.CLK
clk => ph[2]~reg0.CLK
clk => ph[3]~reg0.CLK
clk => ph[4]~reg0.CLK
clk => ph[5]~reg0.CLK
clk => ph[6]~reg0.CLK
clk => ph[7]~reg0.CLK
clk => ph[8]~reg0.CLK
clk => ph[9]~reg0.CLK
clk => ph[10]~reg0.CLK
clk => ph[11]~reg0.CLK
clk => ph[12]~reg0.CLK
clk => ph[13]~reg0.CLK
clk => ph[14]~reg0.CLK
clk => ph[15]~reg0.CLK
clk => ph[16]~reg0.CLK
clk => ph[17]~reg0.CLK
clk => ph[18]~reg0.CLK
clk => ph[19]~reg0.CLK
clk => ph[20]~reg0.CLK
clk => ph[21]~reg0.CLK
clk => ph[22]~reg0.CLK
clk => ph[23]~reg0.CLK
clk => ph[24]~reg0.CLK
clk => ph[25]~reg0.CLK
clk => ph[26]~reg0.CLK
clk => ph[27]~reg0.CLK
clk => ph[28]~reg0.CLK
clk => ph[29]~reg0.CLK
clk => ph[30]~reg0.CLK
clk => ph[31]~reg0.CLK
clk => ph[32]~reg0.CLK
clk => ph[33]~reg0.CLK
clk => ph[34]~reg0.CLK
clk => ph[35]~reg0.CLK
clk => ph[36]~reg0.CLK
clk => ph[37]~reg0.CLK
clk => ph[38]~reg0.CLK
clk => ph[39]~reg0.CLK
clk => ph[40]~reg0.CLK
clk => ph[41]~reg0.CLK
clk => ph[42]~reg0.CLK
clk => ph[43]~reg0.CLK
clk => ph[44]~reg0.CLK
clk => ph[45]~reg0.CLK
cen => ph[0]~reg0.ENA
cen => ph[1]~reg0.ENA
cen => ph[2]~reg0.ENA
cen => ph[3]~reg0.ENA
cen => ph[4]~reg0.ENA
cen => ph[5]~reg0.ENA
cen => ph[6]~reg0.ENA
cen => ph[7]~reg0.ENA
cen => ph[8]~reg0.ENA
cen => ph[9]~reg0.ENA
cen => ph[10]~reg0.ENA
cen => ph[11]~reg0.ENA
cen => ph[12]~reg0.ENA
cen => ph[13]~reg0.ENA
cen => ph[14]~reg0.ENA
cen => ph[15]~reg0.ENA
cen => ph[16]~reg0.ENA
cen => ph[17]~reg0.ENA
cen => ph[18]~reg0.ENA
cen => ph[19]~reg0.ENA
cen => ph[20]~reg0.ENA
cen => ph[21]~reg0.ENA
cen => ph[22]~reg0.ENA
cen => ph[23]~reg0.ENA
cen => ph[24]~reg0.ENA
cen => ph[25]~reg0.ENA
cen => ph[26]~reg0.ENA
cen => ph[27]~reg0.ENA
cen => ph[28]~reg0.ENA
cen => ph[29]~reg0.ENA
cen => ph[30]~reg0.ENA
cen => ph[31]~reg0.ENA
cen => ph[32]~reg0.ENA
cen => ph[33]~reg0.ENA
cen => ph[34]~reg0.ENA
cen => ph[35]~reg0.ENA
cen => ph[36]~reg0.ENA
cen => ph[37]~reg0.ENA
cen => ph[38]~reg0.ENA
cen => ph[39]~reg0.ENA
cen => ph[40]~reg0.ENA
cen => ph[41]~reg0.ENA
cen => ph[42]~reg0.ENA
cen => ph[43]~reg0.ENA
cen => ph[44]~reg0.ENA
cen => ph[45]~reg0.ENA
ph[0] <= ph[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[1] <= ph[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[2] <= ph[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[3] <= ph[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[4] <= ph[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[5] <= ph[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[6] <= ph[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[7] <= ph[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[8] <= ph[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[9] <= ph[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[10] <= ph[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[11] <= ph[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[12] <= ph[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[13] <= ph[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[14] <= ph[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[15] <= ph[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[16] <= ph[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[17] <= ph[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[18] <= ph[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[19] <= ph[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[20] <= ph[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[21] <= ph[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[22] <= ph[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[23] <= ph[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[24] <= ph[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[25] <= ph[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[26] <= ph[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[27] <= ph[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[28] <= ph[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[29] <= ph[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[30] <= ph[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[31] <= ph[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[32] <= ph[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[33] <= ph[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[34] <= ph[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[35] <= ph[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[36] <= ph[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[37] <= ph[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[38] <= ph[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[39] <= ph[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[40] <= ph[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[41] <= ph[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[42] <= ph[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[43] <= ph[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[44] <= ph[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph[45] <= ph[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_exprom:u_exprom
addr[0] => explut.RADDR
addr[1] => explut.RADDR1
addr[2] => explut.RADDR2
addr[3] => explut.RADDR3
addr[4] => explut.RADDR4
clk => exp[0]~reg0.CLK
clk => exp[1]~reg0.CLK
clk => exp[2]~reg0.CLK
clk => exp[3]~reg0.CLK
clk => exp[4]~reg0.CLK
clk => exp[5]~reg0.CLK
clk => exp[6]~reg0.CLK
clk => exp[7]~reg0.CLK
clk => exp[8]~reg0.CLK
clk => exp[9]~reg0.CLK
clk => exp[10]~reg0.CLK
clk => exp[11]~reg0.CLK
clk => exp[12]~reg0.CLK
clk => exp[13]~reg0.CLK
clk => exp[14]~reg0.CLK
clk => exp[15]~reg0.CLK
clk => exp[16]~reg0.CLK
clk => exp[17]~reg0.CLK
clk => exp[18]~reg0.CLK
clk => exp[19]~reg0.CLK
clk => exp[20]~reg0.CLK
clk => exp[21]~reg0.CLK
clk => exp[22]~reg0.CLK
clk => exp[23]~reg0.CLK
clk => exp[24]~reg0.CLK
clk => exp[25]~reg0.CLK
clk => exp[26]~reg0.CLK
clk => exp[27]~reg0.CLK
clk => exp[28]~reg0.CLK
clk => exp[29]~reg0.CLK
clk => exp[30]~reg0.CLK
clk => exp[31]~reg0.CLK
clk => exp[32]~reg0.CLK
clk => exp[33]~reg0.CLK
clk => exp[34]~reg0.CLK
clk => exp[35]~reg0.CLK
clk => exp[36]~reg0.CLK
clk => exp[37]~reg0.CLK
clk => exp[38]~reg0.CLK
clk => exp[39]~reg0.CLK
clk => exp[40]~reg0.CLK
clk => exp[41]~reg0.CLK
clk => exp[42]~reg0.CLK
clk => exp[43]~reg0.CLK
clk => exp[44]~reg0.CLK
cen => exp[0]~reg0.ENA
cen => exp[1]~reg0.ENA
cen => exp[2]~reg0.ENA
cen => exp[3]~reg0.ENA
cen => exp[4]~reg0.ENA
cen => exp[5]~reg0.ENA
cen => exp[6]~reg0.ENA
cen => exp[7]~reg0.ENA
cen => exp[8]~reg0.ENA
cen => exp[9]~reg0.ENA
cen => exp[10]~reg0.ENA
cen => exp[11]~reg0.ENA
cen => exp[12]~reg0.ENA
cen => exp[13]~reg0.ENA
cen => exp[14]~reg0.ENA
cen => exp[15]~reg0.ENA
cen => exp[16]~reg0.ENA
cen => exp[17]~reg0.ENA
cen => exp[18]~reg0.ENA
cen => exp[19]~reg0.ENA
cen => exp[20]~reg0.ENA
cen => exp[21]~reg0.ENA
cen => exp[22]~reg0.ENA
cen => exp[23]~reg0.ENA
cen => exp[24]~reg0.ENA
cen => exp[25]~reg0.ENA
cen => exp[26]~reg0.ENA
cen => exp[27]~reg0.ENA
cen => exp[28]~reg0.ENA
cen => exp[29]~reg0.ENA
cen => exp[30]~reg0.ENA
cen => exp[31]~reg0.ENA
cen => exp[32]~reg0.ENA
cen => exp[33]~reg0.ENA
cen => exp[34]~reg0.ENA
cen => exp[35]~reg0.ENA
cen => exp[36]~reg0.ENA
cen => exp[37]~reg0.ENA
cen => exp[38]~reg0.ENA
cen => exp[39]~reg0.ENA
cen => exp[40]~reg0.ENA
cen => exp[41]~reg0.ENA
cen => exp[42]~reg0.ENA
cen => exp[43]~reg0.ENA
cen => exp[44]~reg0.ENA
exp[0] <= exp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= exp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= exp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= exp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[4] <= exp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[5] <= exp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[6] <= exp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[7] <= exp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[8] <= exp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[9] <= exp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[10] <= exp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[11] <= exp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[12] <= exp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[13] <= exp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[14] <= exp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[15] <= exp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[16] <= exp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[17] <= exp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[18] <= exp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[19] <= exp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[20] <= exp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[21] <= exp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[22] <= exp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[23] <= exp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[24] <= exp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[25] <= exp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[26] <= exp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[27] <= exp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[28] <= exp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[29] <= exp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[30] <= exp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[31] <= exp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[32] <= exp[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[33] <= exp[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[34] <= exp[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[35] <= exp[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[36] <= exp[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[37] <= exp[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[38] <= exp[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[39] <= exp[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[40] <= exp[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[41] <= exp[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[42] <= exp[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[43] <= exp[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[44] <= exp[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_sh:out_padding
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][3].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][3].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][3].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][3].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][3].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][3].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][3].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][3].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][3].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_op:u_op|jt51_sh:shsignbit
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][2].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_noise:u_noise
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
nfrq[0] => ~NO_FANOUT~
nfrq[1] => cnt.DATAB
nfrq[2] => cnt.DATAB
nfrq[3] => cnt.DATAB
nfrq[4] => cnt.DATAB
eg[0] => out.IN1
eg[1] => out.IN1
eg[2] => out.IN1
eg[3] => out.IN1
eg[4] => out.IN1
eg[5] => out.IN1
eg[6] => out.IN1
eg[7] => out.IN1
eg[8] => out.IN1
eg[9] => out.IN1
op31_no => cnt.OUTPUTSELECT
op31_no => cnt.OUTPUTSELECT
op31_no => cnt.OUTPUTSELECT
op31_no => cnt.OUTPUTSELECT
op31_no => base.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
op31_no => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr
rst => bb[0].ACLR
rst => bb[1].PRESET
rst => bb[2].ACLR
rst => bb[3].PRESET
rst => bb[4].PRESET
rst => bb[5].ACLR
rst => bb[6].PRESET
rst => bb[7].ACLR
rst => bb[8].ACLR
rst => bb[9].ACLR
rst => bb[10].ACLR
rst => bb[11].ACLR
rst => bb[12].ACLR
rst => bb[13].ACLR
rst => bb[14].ACLR
rst => bb[15].ACLR
rst => bb[16].ACLR
clk => bb[0].CLK
clk => bb[1].CLK
clk => bb[2].CLK
clk => bb[3].CLK
clk => bb[4].CLK
clk => bb[5].CLK
clk => bb[6].CLK
clk => bb[7].CLK
clk => bb[8].CLK
clk => bb[9].CLK
clk => bb[10].CLK
clk => bb[11].CLK
clk => bb[12].CLK
clk => bb[13].CLK
clk => bb[14].CLK
clk => bb[15].CLK
clk => bb[16].CLK
cen => bb[16].ENA
cen => bb[15].ENA
cen => bb[14].ENA
cen => bb[13].ENA
cen => bb[12].ENA
cen => bb[11].ENA
cen => bb[10].ENA
cen => bb[9].ENA
cen => bb[8].ENA
cen => bb[7].ENA
cen => bb[6].ENA
cen => bb[5].ENA
cen => bb[4].ENA
cen => bb[3].ENA
cen => bb[2].ENA
cen => bb[1].ENA
cen => bb[0].ENA
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
base => bb.OUTPUTSELECT
out <= bb[16].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_acc:u_acc
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
m1_enters => sum_en.IN0
m2_enters => sum_en.IN1
m2_enters => Mux0.IN4
m2_enters => Mux0.IN5
m2_enters => Mux0.IN6
m2_enters => Mux0.IN7
c1_enters => sum_all.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xleft.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => xright.OUTPUTSELECT
c1_enters => Mux0.IN2
c1_enters => Mux0.IN3
c2_enters => sum_all.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_right.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => pre_left.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
c2_enters => opsum.OUTPUTSELECT
op31_acc => always0.IN0
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[0] => pre_left.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
rl_I[1] => pre_right.OUTPUTSELECT
con_I[0] => Mux0.IN10
con_I[1] => Mux0.IN9
con_I[2] => Mux0.IN8
op_out[0] => op_val[0].DATAA
op_out[1] => op_val[1].DATAA
op_out[2] => op_val[2].DATAA
op_out[3] => op_val[3].DATAA
op_out[4] => op_val[4].DATAA
op_out[5] => op_val[5].DATAA
op_out[6] => op_val[6].DATAA
op_out[7] => op_val[7].DATAA
op_out[8] => op_val[8].DATAA
op_out[9] => op_val[9].DATAA
op_out[10] => op_val[10].DATAA
op_out[11] => op_val[11].DATAA
op_out[12] => op_val[12].DATAA
op_out[13] => op_val[13].DATAA
ne => always0.IN1
noise[0] => op_val[1].DATAB
noise[1] => op_val[2].DATAB
noise[2] => op_val[3].DATAB
noise[3] => op_val[4].DATAB
noise[4] => op_val[5].DATAB
noise[5] => op_val[6].DATAB
noise[6] => op_val[7].DATAB
noise[7] => op_val[8].DATAB
noise[8] => op_val[9].DATAB
noise[9] => op_val[10].DATAB
noise[10] => op_val[13].DATAB
noise[10] => op_val[12].DATAB
noise[10] => op_val[11].DATAB
left[0] <= jt51_exp2lin:left_reconstruct.lin
left[1] <= jt51_exp2lin:left_reconstruct.lin
left[2] <= jt51_exp2lin:left_reconstruct.lin
left[3] <= jt51_exp2lin:left_reconstruct.lin
left[4] <= jt51_exp2lin:left_reconstruct.lin
left[5] <= jt51_exp2lin:left_reconstruct.lin
left[6] <= jt51_exp2lin:left_reconstruct.lin
left[7] <= jt51_exp2lin:left_reconstruct.lin
left[8] <= jt51_exp2lin:left_reconstruct.lin
left[9] <= jt51_exp2lin:left_reconstruct.lin
left[10] <= jt51_exp2lin:left_reconstruct.lin
left[11] <= jt51_exp2lin:left_reconstruct.lin
left[12] <= jt51_exp2lin:left_reconstruct.lin
left[13] <= jt51_exp2lin:left_reconstruct.lin
left[14] <= jt51_exp2lin:left_reconstruct.lin
left[15] <= jt51_exp2lin:left_reconstruct.lin
right[0] <= jt51_exp2lin:right_reconstruct.lin
right[1] <= jt51_exp2lin:right_reconstruct.lin
right[2] <= jt51_exp2lin:right_reconstruct.lin
right[3] <= jt51_exp2lin:right_reconstruct.lin
right[4] <= jt51_exp2lin:right_reconstruct.lin
right[5] <= jt51_exp2lin:right_reconstruct.lin
right[6] <= jt51_exp2lin:right_reconstruct.lin
right[7] <= jt51_exp2lin:right_reconstruct.lin
right[8] <= jt51_exp2lin:right_reconstruct.lin
right[9] <= jt51_exp2lin:right_reconstruct.lin
right[10] <= jt51_exp2lin:right_reconstruct.lin
right[11] <= jt51_exp2lin:right_reconstruct.lin
right[12] <= jt51_exp2lin:right_reconstruct.lin
right[13] <= jt51_exp2lin:right_reconstruct.lin
right[14] <= jt51_exp2lin:right_reconstruct.lin
right[15] <= jt51_exp2lin:right_reconstruct.lin
xleft[0] <= xleft[0].DB_MAX_OUTPUT_PORT_TYPE
xleft[1] <= xleft[1].DB_MAX_OUTPUT_PORT_TYPE
xleft[2] <= xleft[2].DB_MAX_OUTPUT_PORT_TYPE
xleft[3] <= xleft[3].DB_MAX_OUTPUT_PORT_TYPE
xleft[4] <= xleft[4].DB_MAX_OUTPUT_PORT_TYPE
xleft[5] <= xleft[5].DB_MAX_OUTPUT_PORT_TYPE
xleft[6] <= xleft[6].DB_MAX_OUTPUT_PORT_TYPE
xleft[7] <= xleft[7].DB_MAX_OUTPUT_PORT_TYPE
xleft[8] <= xleft[8].DB_MAX_OUTPUT_PORT_TYPE
xleft[9] <= xleft[9].DB_MAX_OUTPUT_PORT_TYPE
xleft[10] <= xleft[10].DB_MAX_OUTPUT_PORT_TYPE
xleft[11] <= xleft[11].DB_MAX_OUTPUT_PORT_TYPE
xleft[12] <= xleft[12].DB_MAX_OUTPUT_PORT_TYPE
xleft[13] <= xleft[13].DB_MAX_OUTPUT_PORT_TYPE
xleft[14] <= xleft[14].DB_MAX_OUTPUT_PORT_TYPE
xleft[15] <= xleft[15].DB_MAX_OUTPUT_PORT_TYPE
xright[0] <= xright[0].DB_MAX_OUTPUT_PORT_TYPE
xright[1] <= xright[1].DB_MAX_OUTPUT_PORT_TYPE
xright[2] <= xright[2].DB_MAX_OUTPUT_PORT_TYPE
xright[3] <= xright[3].DB_MAX_OUTPUT_PORT_TYPE
xright[4] <= xright[4].DB_MAX_OUTPUT_PORT_TYPE
xright[5] <= xright[5].DB_MAX_OUTPUT_PORT_TYPE
xright[6] <= xright[6].DB_MAX_OUTPUT_PORT_TYPE
xright[7] <= xright[7].DB_MAX_OUTPUT_PORT_TYPE
xright[8] <= xright[8].DB_MAX_OUTPUT_PORT_TYPE
xright[9] <= xright[9].DB_MAX_OUTPUT_PORT_TYPE
xright[10] <= xright[10].DB_MAX_OUTPUT_PORT_TYPE
xright[11] <= xright[11].DB_MAX_OUTPUT_PORT_TYPE
xright[12] <= xright[12].DB_MAX_OUTPUT_PORT_TYPE
xright[13] <= xright[13].DB_MAX_OUTPUT_PORT_TYPE
xright[14] <= xright[14].DB_MAX_OUTPUT_PORT_TYPE
xright[15] <= xright[15].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_acc:u_acc|jt51_sh:u_acc
rst => bits[15][0].ACLR
rst => bits[15][1].ACLR
rst => bits[15][2].ACLR
rst => bits[15][3].ACLR
rst => bits[15][4].ACLR
rst => bits[15][5].ACLR
rst => bits[15][6].ACLR
rst => bits[15][7].ACLR
rst => bits[14][0].ACLR
rst => bits[14][1].ACLR
rst => bits[14][2].ACLR
rst => bits[14][3].ACLR
rst => bits[14][4].ACLR
rst => bits[14][5].ACLR
rst => bits[14][6].ACLR
rst => bits[14][7].ACLR
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[13][4].ACLR
rst => bits[13][5].ACLR
rst => bits[13][6].ACLR
rst => bits[13][7].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[12][4].ACLR
rst => bits[12][5].ACLR
rst => bits[12][6].ACLR
rst => bits[12][7].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[11][4].ACLR
rst => bits[11][5].ACLR
rst => bits[11][6].ACLR
rst => bits[11][7].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[10][4].ACLR
rst => bits[10][5].ACLR
rst => bits[10][6].ACLR
rst => bits[10][7].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][7].ENA
cen => bits[11][6].ENA
cen => bits[11][5].ENA
cen => bits[11][4].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][7].ENA
cen => bits[12][6].ENA
cen => bits[12][5].ENA
cen => bits[12][4].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][7].ENA
cen => bits[13][6].ENA
cen => bits[13][5].ENA
cen => bits[13][4].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
cen => bits[14][7].ENA
cen => bits[14][6].ENA
cen => bits[14][5].ENA
cen => bits[14][4].ENA
cen => bits[14][3].ENA
cen => bits[14][2].ENA
cen => bits[14][1].ENA
cen => bits[14][0].ENA
cen => bits[15][7].ENA
cen => bits[15][6].ENA
cen => bits[15][5].ENA
cen => bits[15][4].ENA
cen => bits[15][3].ENA
cen => bits[15][2].ENA
cen => bits[15][1].ENA
cen => bits[15][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
din[14] => bits[14][0].DATAIN
din[15] => bits[15][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][7].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][7].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_acc:u_acc|jt51_exp2lin:left_reconstruct
lin[0] <= lin.DB_MAX_OUTPUT_PORT_TYPE
lin[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
lin[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
lin[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
lin[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
lin[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
lin[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
lin[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
lin[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
lin[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
lin[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
lin[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
lin[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
lin[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
lin[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
lin[15] <= lin.DB_MAX_OUTPUT_PORT_TYPE
man[0] => Mux8.IN7
man[0] => Mux9.IN7
man[0] => Mux10.IN7
man[0] => Mux11.IN7
man[0] => Mux12.IN7
man[0] => Mux13.IN7
man[0] => lin.DATAB
man[1] => Mux7.IN7
man[1] => Mux8.IN6
man[1] => Mux9.IN6
man[1] => Mux10.IN6
man[1] => Mux11.IN6
man[1] => Mux12.IN6
man[1] => Mux13.IN6
man[2] => Mux6.IN7
man[2] => Mux7.IN6
man[2] => Mux8.IN5
man[2] => Mux9.IN5
man[2] => Mux10.IN5
man[2] => Mux11.IN5
man[2] => Mux12.IN5
man[3] => Mux5.IN7
man[3] => Mux6.IN6
man[3] => Mux7.IN5
man[3] => Mux8.IN4
man[3] => Mux9.IN4
man[3] => Mux10.IN4
man[3] => Mux11.IN4
man[4] => Mux4.IN7
man[4] => Mux5.IN6
man[4] => Mux6.IN5
man[4] => Mux7.IN4
man[4] => Mux8.IN3
man[4] => Mux9.IN3
man[4] => Mux10.IN3
man[5] => Mux3.IN7
man[5] => Mux4.IN6
man[5] => Mux5.IN5
man[5] => Mux6.IN4
man[5] => Mux7.IN3
man[5] => Mux8.IN2
man[5] => Mux9.IN2
man[6] => Mux2.IN7
man[6] => Mux3.IN6
man[6] => Mux4.IN5
man[6] => Mux5.IN4
man[6] => Mux6.IN3
man[6] => Mux7.IN2
man[6] => Mux8.IN1
man[7] => Mux1.IN7
man[7] => Mux2.IN6
man[7] => Mux3.IN5
man[7] => Mux4.IN4
man[7] => Mux5.IN3
man[7] => Mux6.IN2
man[7] => Mux7.IN1
man[8] => Mux0.IN7
man[8] => Mux1.IN6
man[8] => Mux2.IN5
man[8] => Mux3.IN4
man[8] => Mux4.IN3
man[8] => Mux5.IN2
man[8] => Mux6.IN1
man[9] => lin.DATAA
man[9] => Mux0.IN1
man[9] => Mux0.IN2
man[9] => Mux0.IN3
man[9] => Mux0.IN4
man[9] => Mux0.IN5
man[9] => Mux0.IN6
man[9] => Mux1.IN1
man[9] => Mux1.IN2
man[9] => Mux1.IN3
man[9] => Mux1.IN4
man[9] => Mux1.IN5
man[9] => Mux2.IN1
man[9] => Mux2.IN2
man[9] => Mux2.IN3
man[9] => Mux2.IN4
man[9] => Mux3.IN1
man[9] => Mux3.IN2
man[9] => Mux3.IN3
man[9] => Mux4.IN1
man[9] => Mux4.IN2
man[9] => Mux5.IN1
exp[0] => Decoder0.IN2
exp[0] => Mux0.IN10
exp[0] => Mux1.IN10
exp[0] => Mux2.IN10
exp[0] => Mux3.IN10
exp[0] => Mux4.IN10
exp[0] => Mux5.IN10
exp[0] => Mux6.IN10
exp[0] => Mux7.IN10
exp[0] => Mux8.IN10
exp[0] => Mux9.IN10
exp[0] => Mux10.IN10
exp[0] => Mux11.IN10
exp[0] => Mux12.IN10
exp[0] => Mux13.IN10
exp[1] => Decoder0.IN1
exp[1] => Mux0.IN9
exp[1] => Mux1.IN9
exp[1] => Mux2.IN9
exp[1] => Mux3.IN9
exp[1] => Mux4.IN9
exp[1] => Mux5.IN9
exp[1] => Mux6.IN9
exp[1] => Mux7.IN9
exp[1] => Mux8.IN9
exp[1] => Mux9.IN9
exp[1] => Mux10.IN9
exp[1] => Mux11.IN9
exp[1] => Mux12.IN9
exp[1] => Mux13.IN9
exp[2] => Decoder0.IN0
exp[2] => Mux0.IN8
exp[2] => Mux1.IN8
exp[2] => Mux2.IN8
exp[2] => Mux3.IN8
exp[2] => Mux4.IN8
exp[2] => Mux5.IN8
exp[2] => Mux6.IN8
exp[2] => Mux7.IN8
exp[2] => Mux8.IN8
exp[2] => Mux9.IN8
exp[2] => Mux10.IN8
exp[2] => Mux11.IN8
exp[2] => Mux12.IN8
exp[2] => Mux13.IN8


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_acc:u_acc|jt51_exp2lin:right_reconstruct
lin[0] <= lin.DB_MAX_OUTPUT_PORT_TYPE
lin[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
lin[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
lin[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
lin[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
lin[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
lin[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
lin[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
lin[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
lin[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
lin[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
lin[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
lin[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
lin[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
lin[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
lin[15] <= lin.DB_MAX_OUTPUT_PORT_TYPE
man[0] => Mux8.IN7
man[0] => Mux9.IN7
man[0] => Mux10.IN7
man[0] => Mux11.IN7
man[0] => Mux12.IN7
man[0] => Mux13.IN7
man[0] => lin.DATAB
man[1] => Mux7.IN7
man[1] => Mux8.IN6
man[1] => Mux9.IN6
man[1] => Mux10.IN6
man[1] => Mux11.IN6
man[1] => Mux12.IN6
man[1] => Mux13.IN6
man[2] => Mux6.IN7
man[2] => Mux7.IN6
man[2] => Mux8.IN5
man[2] => Mux9.IN5
man[2] => Mux10.IN5
man[2] => Mux11.IN5
man[2] => Mux12.IN5
man[3] => Mux5.IN7
man[3] => Mux6.IN6
man[3] => Mux7.IN5
man[3] => Mux8.IN4
man[3] => Mux9.IN4
man[3] => Mux10.IN4
man[3] => Mux11.IN4
man[4] => Mux4.IN7
man[4] => Mux5.IN6
man[4] => Mux6.IN5
man[4] => Mux7.IN4
man[4] => Mux8.IN3
man[4] => Mux9.IN3
man[4] => Mux10.IN3
man[5] => Mux3.IN7
man[5] => Mux4.IN6
man[5] => Mux5.IN5
man[5] => Mux6.IN4
man[5] => Mux7.IN3
man[5] => Mux8.IN2
man[5] => Mux9.IN2
man[6] => Mux2.IN7
man[6] => Mux3.IN6
man[6] => Mux4.IN5
man[6] => Mux5.IN4
man[6] => Mux6.IN3
man[6] => Mux7.IN2
man[6] => Mux8.IN1
man[7] => Mux1.IN7
man[7] => Mux2.IN6
man[7] => Mux3.IN5
man[7] => Mux4.IN4
man[7] => Mux5.IN3
man[7] => Mux6.IN2
man[7] => Mux7.IN1
man[8] => Mux0.IN7
man[8] => Mux1.IN6
man[8] => Mux2.IN5
man[8] => Mux3.IN4
man[8] => Mux4.IN3
man[8] => Mux5.IN2
man[8] => Mux6.IN1
man[9] => lin.DATAA
man[9] => Mux0.IN1
man[9] => Mux0.IN2
man[9] => Mux0.IN3
man[9] => Mux0.IN4
man[9] => Mux0.IN5
man[9] => Mux0.IN6
man[9] => Mux1.IN1
man[9] => Mux1.IN2
man[9] => Mux1.IN3
man[9] => Mux1.IN4
man[9] => Mux1.IN5
man[9] => Mux2.IN1
man[9] => Mux2.IN2
man[9] => Mux2.IN3
man[9] => Mux2.IN4
man[9] => Mux3.IN1
man[9] => Mux3.IN2
man[9] => Mux3.IN3
man[9] => Mux4.IN1
man[9] => Mux4.IN2
man[9] => Mux5.IN1
exp[0] => Decoder0.IN2
exp[0] => Mux0.IN10
exp[0] => Mux1.IN10
exp[0] => Mux2.IN10
exp[0] => Mux3.IN10
exp[0] => Mux4.IN10
exp[0] => Mux5.IN10
exp[0] => Mux6.IN10
exp[0] => Mux7.IN10
exp[0] => Mux8.IN10
exp[0] => Mux9.IN10
exp[0] => Mux10.IN10
exp[0] => Mux11.IN10
exp[0] => Mux12.IN10
exp[0] => Mux13.IN10
exp[1] => Decoder0.IN1
exp[1] => Mux0.IN9
exp[1] => Mux1.IN9
exp[1] => Mux2.IN9
exp[1] => Mux3.IN9
exp[1] => Mux4.IN9
exp[1] => Mux5.IN9
exp[1] => Mux6.IN9
exp[1] => Mux7.IN9
exp[1] => Mux8.IN9
exp[1] => Mux9.IN9
exp[1] => Mux10.IN9
exp[1] => Mux11.IN9
exp[1] => Mux12.IN9
exp[1] => Mux13.IN9
exp[2] => Decoder0.IN0
exp[2] => Mux0.IN8
exp[2] => Mux1.IN8
exp[2] => Mux2.IN8
exp[2] => Mux3.IN8
exp[2] => Mux4.IN8
exp[2] => Mux5.IN8
exp[2] => Mux6.IN8
exp[2] => Mux7.IN8
exp[2] => Mux8.IN8
exp[2] => Mux9.IN8
exp[2] => Mux10.IN8
exp[2] => Mux11.IN8
exp[2] => Mux12.IN8
exp[2] => Mux13.IN8


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_acc:u_acc|jt51_lin2exp:left2exp
lin[0] => Selector9.IN13
lin[1] => Selector8.IN13
lin[1] => Selector9.IN12
lin[2] => Selector7.IN13
lin[2] => Selector8.IN12
lin[2] => Selector9.IN11
lin[3] => Selector6.IN13
lin[3] => Selector7.IN12
lin[3] => Selector8.IN11
lin[3] => Selector9.IN10
lin[4] => Selector5.IN13
lin[4] => Selector6.IN12
lin[4] => Selector7.IN11
lin[4] => Selector8.IN10
lin[4] => Selector9.IN9
lin[5] => Selector4.IN13
lin[5] => Selector5.IN12
lin[5] => Selector6.IN11
lin[5] => Selector7.IN10
lin[5] => Selector8.IN9
lin[5] => Selector9.IN8
lin[6] => Selector3.IN13
lin[6] => Selector4.IN12
lin[6] => Selector5.IN11
lin[6] => Selector6.IN10
lin[6] => Selector7.IN9
lin[6] => Selector8.IN8
lin[6] => Selector9.IN7
lin[7] => Selector2.IN13
lin[7] => Selector3.IN12
lin[7] => Selector4.IN11
lin[7] => Selector5.IN10
lin[7] => Selector6.IN9
lin[7] => Selector7.IN8
lin[7] => Selector8.IN7
lin[8] => Selector1.IN13
lin[8] => Selector2.IN12
lin[8] => Selector3.IN11
lin[8] => Selector4.IN10
lin[8] => Selector5.IN9
lin[8] => Selector6.IN8
lin[8] => Selector7.IN7
lin[9] => Decoder0.IN6
lin[9] => Selector0.IN13
lin[9] => Selector1.IN12
lin[9] => Selector2.IN11
lin[9] => Selector3.IN10
lin[9] => Selector4.IN9
lin[9] => Selector5.IN8
lin[9] => Selector6.IN7
lin[10] => Decoder0.IN5
lin[10] => Selector0.IN12
lin[10] => Selector1.IN11
lin[10] => Selector2.IN10
lin[10] => Selector3.IN9
lin[10] => Selector4.IN8
lin[10] => Selector5.IN7
lin[11] => Decoder0.IN4
lin[11] => Selector0.IN11
lin[11] => Selector1.IN10
lin[11] => Selector2.IN9
lin[11] => Selector3.IN8
lin[11] => Selector4.IN7
lin[12] => Decoder0.IN3
lin[12] => Selector0.IN10
lin[12] => Selector1.IN9
lin[12] => Selector2.IN8
lin[12] => Selector3.IN7
lin[13] => Decoder0.IN2
lin[13] => Selector0.IN9
lin[13] => Selector1.IN8
lin[13] => Selector2.IN7
lin[14] => Decoder0.IN1
lin[14] => Selector0.IN8
lin[14] => Selector1.IN7
lin[15] => Decoder0.IN0
lin[15] => Selector0.IN7
man[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
man[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
man[2] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
man[3] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
man[4] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
man[5] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
man[6] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
man[7] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
man[8] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
man[9] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_acc:u_acc|jt51_lin2exp:right2exp
lin[0] => Selector9.IN13
lin[1] => Selector8.IN13
lin[1] => Selector9.IN12
lin[2] => Selector7.IN13
lin[2] => Selector8.IN12
lin[2] => Selector9.IN11
lin[3] => Selector6.IN13
lin[3] => Selector7.IN12
lin[3] => Selector8.IN11
lin[3] => Selector9.IN10
lin[4] => Selector5.IN13
lin[4] => Selector6.IN12
lin[4] => Selector7.IN11
lin[4] => Selector8.IN10
lin[4] => Selector9.IN9
lin[5] => Selector4.IN13
lin[5] => Selector5.IN12
lin[5] => Selector6.IN11
lin[5] => Selector7.IN10
lin[5] => Selector8.IN9
lin[5] => Selector9.IN8
lin[6] => Selector3.IN13
lin[6] => Selector4.IN12
lin[6] => Selector5.IN11
lin[6] => Selector6.IN10
lin[6] => Selector7.IN9
lin[6] => Selector8.IN8
lin[6] => Selector9.IN7
lin[7] => Selector2.IN13
lin[7] => Selector3.IN12
lin[7] => Selector4.IN11
lin[7] => Selector5.IN10
lin[7] => Selector6.IN9
lin[7] => Selector7.IN8
lin[7] => Selector8.IN7
lin[8] => Selector1.IN13
lin[8] => Selector2.IN12
lin[8] => Selector3.IN11
lin[8] => Selector4.IN10
lin[8] => Selector5.IN9
lin[8] => Selector6.IN8
lin[8] => Selector7.IN7
lin[9] => Decoder0.IN6
lin[9] => Selector0.IN13
lin[9] => Selector1.IN12
lin[9] => Selector2.IN11
lin[9] => Selector3.IN10
lin[9] => Selector4.IN9
lin[9] => Selector5.IN8
lin[9] => Selector6.IN7
lin[10] => Decoder0.IN5
lin[10] => Selector0.IN12
lin[10] => Selector1.IN11
lin[10] => Selector2.IN10
lin[10] => Selector3.IN9
lin[10] => Selector4.IN8
lin[10] => Selector5.IN7
lin[11] => Decoder0.IN4
lin[11] => Selector0.IN11
lin[11] => Selector1.IN10
lin[11] => Selector2.IN9
lin[11] => Selector3.IN8
lin[11] => Selector4.IN7
lin[12] => Decoder0.IN3
lin[12] => Selector0.IN10
lin[12] => Selector1.IN9
lin[12] => Selector2.IN8
lin[12] => Selector3.IN7
lin[13] => Decoder0.IN2
lin[13] => Selector0.IN9
lin[13] => Selector1.IN8
lin[13] => Selector2.IN7
lin[14] => Decoder0.IN1
lin[14] => Selector0.IN8
lin[14] => Selector1.IN7
lin[15] => Decoder0.IN0
lin[15] => Selector0.IN7
man[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
man[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
man[2] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
man[3] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
man[4] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
man[5] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
man[6] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
man[7] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
man[8] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
man[9] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
exp[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
din[0] => lfo_amd.DATAB
din[0] => lfo_pmd.DATAA
din[0] => lfo_w.DATAB
din[0] => lfo_freq.DATAB
din[0] => load_A.DATAB
din[0] => value_B.DATAB
din[0] => value_A.DATAB
din[0] => value_A.DATAB
din[0] => nfrq.DATAB
din[0] => selected_register.DATAB
din[0] => din_copy.DATAA
din[1] => lfo_amd.DATAB
din[1] => lfo_pmd.DATAA
din[1] => lfo_w.DATAB
din[1] => lfo_freq.DATAB
din[1] => load_B.DATAB
din[1] => value_B.DATAB
din[1] => value_A.DATAB
din[1] => value_A.DATAB
din[1] => nfrq.DATAB
din[1] => selected_register.DATAB
din[1] => din_copy.DATAA
din[2] => lfo_amd.DATAB
din[2] => lfo_pmd.DATAA
din[2] => lfo_freq.DATAB
din[2] => enable_irq_A.DATAB
din[2] => value_B.DATAB
din[2] => value_A.DATAB
din[2] => nfrq.DATAB
din[2] => selected_register.DATAB
din[2] => din_copy.DATAA
din[3] => lfo_amd.DATAB
din[3] => lfo_pmd.DATAA
din[3] => lfo_freq.DATAB
din[3] => enable_irq_B.DATAB
din[3] => value_B.DATAB
din[3] => value_A.DATAB
din[3] => nfrq.DATAB
din[3] => selected_register.DATAB
din[3] => din_copy.DATAA
din[4] => lfo_amd.DATAB
din[4] => lfo_pmd.DATAA
din[4] => lfo_freq.DATAB
din[4] => clr_flag_A.DATAB
din[4] => value_B.DATAB
din[4] => value_A.DATAB
din[4] => nfrq.DATAB
din[4] => selected_register.DATAB
din[4] => din_copy.DATAA
din[5] => lfo_amd.DATAB
din[5] => lfo_pmd.DATAA
din[5] => lfo_freq.DATAB
din[5] => clr_flag_B.DATAB
din[5] => value_B.DATAB
din[5] => value_A.DATAB
din[5] => selected_register.DATAB
din[5] => din_copy.DATAA
din[6] => lfo_amd.DATAB
din[6] => lfo_pmd.DATAA
din[6] => ct1.DATAB
din[6] => lfo_freq.DATAB
din[6] => value_B.DATAB
din[6] => value_A.DATAB
din[6] => selected_register.DATAB
din[6] => din_copy.DATAA
din[7] => ct2.DATAB
din[7] => lfo_freq.DATAB
din[7] => csm.DATAB
din[7] => value_B.DATAB
din[7] => value_A.DATAB
din[7] => ne.DATAB
din[7] => selected_register.DATAB
din[7] => din_copy.DATAA
din[7] => lfo_amd.OUTPUTSELECT
din[7] => lfo_amd.OUTPUTSELECT
din[7] => lfo_amd.OUTPUTSELECT
din[7] => lfo_amd.OUTPUTSELECT
din[7] => lfo_amd.OUTPUTSELECT
din[7] => lfo_amd.OUTPUTSELECT
din[7] => lfo_amd.OUTPUTSELECT
din[7] => lfo_pmd.OUTPUTSELECT
din[7] => lfo_pmd.OUTPUTSELECT
din[7] => lfo_pmd.OUTPUTSELECT
din[7] => lfo_pmd.OUTPUTSELECT
din[7] => lfo_pmd.OUTPUTSELECT
din[7] => lfo_pmd.OUTPUTSELECT
din[7] => lfo_pmd.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => up_op.OUTPUTSELECT
write => up_op.OUTPUTSELECT
write => up_ch.OUTPUTSELECT
write => up_ch.OUTPUTSELECT
write => up_ch.OUTPUTSELECT
write => up_rl.OUTPUTSELECT
write => up_kc.OUTPUTSELECT
write => up_kf.OUTPUTSELECT
write => up_pms.OUTPUTSELECT
write => up_dt1.OUTPUTSELECT
write => up_tl.OUTPUTSELECT
write => up_ks.OUTPUTSELECT
write => up_amsen.OUTPUTSELECT
write => up_dt2.OUTPUTSELECT
write => up_d1l.OUTPUTSELECT
write => up_keyon.OUTPUTSELECT
write => csm.OUTPUTSELECT
write => clr_flag_B.OUTPUTSELECT
write => clr_flag_A.OUTPUTSELECT
write => lfo_rst.OUTPUTSELECT
write => always1.IN1
write => selected_register[7].ENA
write => selected_register[6].ENA
write => selected_register[5].ENA
write => selected_register[4].ENA
write => selected_register[3].ENA
write => selected_register[2].ENA
write => selected_register[1].ENA
write => selected_register[0].ENA
write => nfrq[4]~reg0.ENA
write => nfrq[3]~reg0.ENA
write => nfrq[2]~reg0.ENA
write => nfrq[1]~reg0.ENA
write => nfrq[0]~reg0.ENA
write => ne~reg0.ENA
write => value_A[9]~reg0.ENA
write => value_A[8]~reg0.ENA
write => value_A[7]~reg0.ENA
write => value_A[6]~reg0.ENA
write => value_A[5]~reg0.ENA
write => value_A[4]~reg0.ENA
write => value_A[3]~reg0.ENA
write => value_A[2]~reg0.ENA
write => value_A[1]~reg0.ENA
write => value_A[0]~reg0.ENA
write => value_B[7]~reg0.ENA
write => value_B[6]~reg0.ENA
write => value_B[5]~reg0.ENA
write => value_B[4]~reg0.ENA
write => value_B[3]~reg0.ENA
write => value_B[2]~reg0.ENA
write => value_B[1]~reg0.ENA
write => value_B[0]~reg0.ENA
write => enable_irq_B~reg0.ENA
write => enable_irq_A~reg0.ENA
write => load_B~reg0.ENA
write => load_A~reg0.ENA
write => lfo_amd[6]~reg0.ENA
write => lfo_amd[5]~reg0.ENA
write => lfo_amd[4]~reg0.ENA
write => lfo_amd[3]~reg0.ENA
write => lfo_amd[2]~reg0.ENA
write => lfo_amd[1]~reg0.ENA
write => lfo_amd[0]~reg0.ENA
write => lfo_pmd[6]~reg0.ENA
write => lfo_pmd[5]~reg0.ENA
write => lfo_pmd[4]~reg0.ENA
write => lfo_pmd[3]~reg0.ENA
write => lfo_pmd[2]~reg0.ENA
write => lfo_pmd[1]~reg0.ENA
write => lfo_pmd[0]~reg0.ENA
write => lfo_freq[7]~reg0.ENA
write => lfo_freq[6]~reg0.ENA
write => lfo_freq[5]~reg0.ENA
write => lfo_freq[4]~reg0.ENA
write => lfo_freq[3]~reg0.ENA
write => lfo_freq[2]~reg0.ENA
write => lfo_freq[1]~reg0.ENA
write => lfo_freq[0]~reg0.ENA
write => lfo_w[1]~reg0.ENA
write => lfo_w[0]~reg0.ENA
write => ct2~reg0.ENA
write => ct1~reg0.ENA
write => old_write.DATAIN
a0 => always1.IN1
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => selected_register.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => din_copy.OUTPUTSELECT
a0 => up_op.OUTPUTSELECT
a0 => up_op.OUTPUTSELECT
a0 => up_ch.OUTPUTSELECT
a0 => up_ch.OUTPUTSELECT
a0 => up_ch.OUTPUTSELECT
a0 => up_rl.OUTPUTSELECT
a0 => up_kc.OUTPUTSELECT
a0 => up_kf.OUTPUTSELECT
a0 => up_pms.OUTPUTSELECT
a0 => up_dt1.OUTPUTSELECT
a0 => up_tl.OUTPUTSELECT
a0 => up_ks.OUTPUTSELECT
a0 => up_amsen.OUTPUTSELECT
a0 => up_dt2.OUTPUTSELECT
a0 => up_d1l.OUTPUTSELECT
a0 => up_keyon.OUTPUTSELECT
a0 => ct2.OUTPUTSELECT
a0 => ct1.OUTPUTSELECT
a0 => lfo_w.OUTPUTSELECT
a0 => lfo_w.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_amd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_pmd.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => lfo_freq.OUTPUTSELECT
a0 => csm.OUTPUTSELECT
a0 => clr_flag_B.OUTPUTSELECT
a0 => clr_flag_A.OUTPUTSELECT
a0 => enable_irq_B.OUTPUTSELECT
a0 => enable_irq_A.OUTPUTSELECT
a0 => load_B.OUTPUTSELECT
a0 => load_A.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_B.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => value_A.OUTPUTSELECT
a0 => ne.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => nfrq.OUTPUTSELECT
a0 => lfo_rst.OUTPUTSELECT
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ct1 <= ct1~reg0.DB_MAX_OUTPUT_PORT_TYPE
ct2 <= ct2~reg0.DB_MAX_OUTPUT_PORT_TYPE
ne <= ne~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[0] <= nfrq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[1] <= nfrq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[2] <= nfrq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[3] <= nfrq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nfrq[4] <= nfrq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[0] <= lfo_freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[1] <= lfo_freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[2] <= lfo_freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[3] <= lfo_freq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[4] <= lfo_freq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[5] <= lfo_freq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[6] <= lfo_freq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[7] <= lfo_freq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_w[0] <= lfo_w[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_w[1] <= lfo_w[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[0] <= lfo_amd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[1] <= lfo_amd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[2] <= lfo_amd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[3] <= lfo_amd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[4] <= lfo_amd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[5] <= lfo_amd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_amd[6] <= lfo_amd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[0] <= lfo_pmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[1] <= lfo_pmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[2] <= lfo_pmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[3] <= lfo_pmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[4] <= lfo_pmd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[5] <= lfo_pmd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_pmd[6] <= lfo_pmd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_rst <= lfo_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[0] <= value_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[1] <= value_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[2] <= value_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[3] <= value_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[4] <= value_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[5] <= value_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[6] <= value_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[7] <= value_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[8] <= value_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[9] <= value_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[0] <= value_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[1] <= value_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[2] <= value_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[3] <= value_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[4] <= value_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[5] <= value_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[6] <= value_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[7] <= value_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_A <= load_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_B <= load_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_irq_A <= enable_irq_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_irq_B <= enable_irq_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_flag_A <= clr_flag_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_flag_B <= clr_flag_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow_A => overflow_A.IN1
rl_I[0] <= jt51_reg:u_reg.rl_I
rl_I[1] <= jt51_reg:u_reg.rl_I
fb_II[0] <= jt51_reg:u_reg.fb_II
fb_II[1] <= jt51_reg:u_reg.fb_II
fb_II[2] <= jt51_reg:u_reg.fb_II
con_I[0] <= jt51_reg:u_reg.con_I
con_I[1] <= jt51_reg:u_reg.con_I
con_I[2] <= jt51_reg:u_reg.con_I
kc_I[0] <= jt51_reg:u_reg.kc_I
kc_I[1] <= jt51_reg:u_reg.kc_I
kc_I[2] <= jt51_reg:u_reg.kc_I
kc_I[3] <= jt51_reg:u_reg.kc_I
kc_I[4] <= jt51_reg:u_reg.kc_I
kc_I[5] <= jt51_reg:u_reg.kc_I
kc_I[6] <= jt51_reg:u_reg.kc_I
kf_I[0] <= jt51_reg:u_reg.kf_I
kf_I[1] <= jt51_reg:u_reg.kf_I
kf_I[2] <= jt51_reg:u_reg.kf_I
kf_I[3] <= jt51_reg:u_reg.kf_I
kf_I[4] <= jt51_reg:u_reg.kf_I
kf_I[5] <= jt51_reg:u_reg.kf_I
pms_I[0] <= jt51_reg:u_reg.pms_I
pms_I[1] <= jt51_reg:u_reg.pms_I
pms_I[2] <= jt51_reg:u_reg.pms_I
ams_VII[0] <= jt51_reg:u_reg.ams_VII
ams_VII[1] <= jt51_reg:u_reg.ams_VII
dt1_II[0] <= jt51_reg:u_reg.dt1_II
dt1_II[1] <= jt51_reg:u_reg.dt1_II
dt1_II[2] <= jt51_reg:u_reg.dt1_II
mul_VI[0] <= jt51_reg:u_reg.mul_VI
mul_VI[1] <= jt51_reg:u_reg.mul_VI
mul_VI[2] <= jt51_reg:u_reg.mul_VI
mul_VI[3] <= jt51_reg:u_reg.mul_VI
tl_VII[0] <= jt51_reg:u_reg.tl_VII
tl_VII[1] <= jt51_reg:u_reg.tl_VII
tl_VII[2] <= jt51_reg:u_reg.tl_VII
tl_VII[3] <= jt51_reg:u_reg.tl_VII
tl_VII[4] <= jt51_reg:u_reg.tl_VII
tl_VII[5] <= jt51_reg:u_reg.tl_VII
tl_VII[6] <= jt51_reg:u_reg.tl_VII
ks_III[0] <= jt51_reg:u_reg.ks_III
ks_III[1] <= jt51_reg:u_reg.ks_III
arate_II[0] <= jt51_reg:u_reg.arate_II
arate_II[1] <= jt51_reg:u_reg.arate_II
arate_II[2] <= jt51_reg:u_reg.arate_II
arate_II[3] <= jt51_reg:u_reg.arate_II
arate_II[4] <= jt51_reg:u_reg.arate_II
amsen_VII <= jt51_reg:u_reg.amsen_VII
rate1_II[0] <= jt51_reg:u_reg.rate1_II
rate1_II[1] <= jt51_reg:u_reg.rate1_II
rate1_II[2] <= jt51_reg:u_reg.rate1_II
rate1_II[3] <= jt51_reg:u_reg.rate1_II
rate1_II[4] <= jt51_reg:u_reg.rate1_II
dt2_I[0] <= jt51_reg:u_reg.dt2_I
dt2_I[1] <= jt51_reg:u_reg.dt2_I
rate2_II[0] <= jt51_reg:u_reg.rate2_II
rate2_II[1] <= jt51_reg:u_reg.rate2_II
rate2_II[2] <= jt51_reg:u_reg.rate2_II
rate2_II[3] <= jt51_reg:u_reg.rate2_II
rate2_II[4] <= jt51_reg:u_reg.rate2_II
d1l_I[0] <= jt51_reg:u_reg.d1l_I
d1l_I[1] <= jt51_reg:u_reg.d1l_I
d1l_I[2] <= jt51_reg:u_reg.d1l_I
d1l_I[3] <= jt51_reg:u_reg.d1l_I
rrate_II[0] <= jt51_reg:u_reg.rrate_II
rrate_II[1] <= jt51_reg:u_reg.rrate_II
rrate_II[2] <= jt51_reg:u_reg.rrate_II
rrate_II[3] <= jt51_reg:u_reg.rrate_II
keyon_II <= jt51_reg:u_reg.keyon_II
cur_op[0] <= jt51_reg:u_reg.cur_op
cur_op[1] <= jt51_reg:u_reg.cur_op
op31_no <= jt51_reg:u_reg.op31_no
op31_acc <= jt51_reg:u_reg.op31_acc
zero <= jt51_reg:u_reg.zero
m1_enters <= jt51_reg:u_reg.m1_enters
m2_enters <= jt51_reg:u_reg.m2_enters
c1_enters <= jt51_reg:u_reg.c1_enters
c2_enters <= jt51_reg:u_reg.c2_enters
use_prevprev1 <= jt51_reg:u_reg.use_prevprev1
use_internal_x <= jt51_reg:u_reg.use_internal_x
use_internal_y <= jt51_reg:u_reg.use_internal_y
use_prev2 <= jt51_reg:u_reg.use_prev2
use_prev1 <= jt51_reg:u_reg.use_prev1


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg
rst => rst.IN3
clk => clk.IN3
cen => cen.IN3
din[0] => din[0].IN3
din[1] => din[1].IN3
din[2] => din[2].IN3
din[3] => din[3].IN3
din[4] => din[4].IN3
din[5] => din[5].IN3
din[6] => din[6].IN3
din[7] => din[7].IN2
up_rl => comb.IN0
up_rl => comb.IN1
up_rl => comb.IN1
up_rl => comb.IN1
up_kc => comb.IN1
up_kc => comb.IN1
up_kf => comb.IN1
up_kf => comb.IN1
up_pms => comb.IN1
up_pms => comb.IN1
up_pms => comb.IN1
up_dt1 => comb.IN1
up_dt1 => comb.IN1
up_dt1 => comb.IN1
up_tl => comb.IN1
up_tl => comb.IN1
up_ks => comb.IN1
up_ks => comb.IN1
up_ks => comb.IN1
up_amsen => comb.IN1
up_amsen => comb.IN1
up_amsen => comb.IN1
up_dt2 => comb.IN1
up_dt2 => comb.IN1
up_dt2 => comb.IN1
up_d1l => comb.IN1
up_d1l => comb.IN1
up_d1l => comb.IN1
up_keyon => up_keyon.IN1
op[0] => Add0.IN7
op[0] => Equal6.IN6
op[1] => Add0.IN6
op[1] => Equal6.IN5
ch[0] => Add0.IN10
ch[0] => Equal6.IN9
ch[1] => Add0.IN9
ch[1] => Equal6.IN8
ch[2] => Add0.IN8
ch[2] => Equal6.IN7
csm => csm.IN1
overflow_A => overflow_A.IN1
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rl_I[0] <= jt51_csr_ch:u_csr_ch.rl
rl_I[1] <= jt51_csr_ch:u_csr_ch.rl
fb_II[0] <= jt51_csr_ch:u_csr_ch.fb
fb_II[1] <= jt51_csr_ch:u_csr_ch.fb
fb_II[2] <= jt51_csr_ch:u_csr_ch.fb
con_I[0] <= con_I[0].DB_MAX_OUTPUT_PORT_TYPE
con_I[1] <= con_I[1].DB_MAX_OUTPUT_PORT_TYPE
con_I[2] <= con_I[2].DB_MAX_OUTPUT_PORT_TYPE
kc_I[0] <= jt51_csr_ch:u_csr_ch.kc
kc_I[1] <= jt51_csr_ch:u_csr_ch.kc
kc_I[2] <= jt51_csr_ch:u_csr_ch.kc
kc_I[3] <= jt51_csr_ch:u_csr_ch.kc
kc_I[4] <= jt51_csr_ch:u_csr_ch.kc
kc_I[5] <= jt51_csr_ch:u_csr_ch.kc
kc_I[6] <= jt51_csr_ch:u_csr_ch.kc
kf_I[0] <= jt51_csr_ch:u_csr_ch.kf
kf_I[1] <= jt51_csr_ch:u_csr_ch.kf
kf_I[2] <= jt51_csr_ch:u_csr_ch.kf
kf_I[3] <= jt51_csr_ch:u_csr_ch.kf
kf_I[4] <= jt51_csr_ch:u_csr_ch.kf
kf_I[5] <= jt51_csr_ch:u_csr_ch.kf
pms_I[0] <= jt51_csr_ch:u_csr_ch.pms
pms_I[1] <= jt51_csr_ch:u_csr_ch.pms
pms_I[2] <= jt51_csr_ch:u_csr_ch.pms
ams_VII[0] <= jt51_csr_ch:u_csr_ch.ams
ams_VII[1] <= jt51_csr_ch:u_csr_ch.ams
dt1_II[0] <= jt51_csr_op:u_csr_op.dt1
dt1_II[1] <= jt51_csr_op:u_csr_op.dt1
dt1_II[2] <= jt51_csr_op:u_csr_op.dt1
mul_VI[0] <= jt51_csr_op:u_csr_op.mul
mul_VI[1] <= jt51_csr_op:u_csr_op.mul
mul_VI[2] <= jt51_csr_op:u_csr_op.mul
mul_VI[3] <= jt51_csr_op:u_csr_op.mul
tl_VII[0] <= jt51_csr_op:u_csr_op.tl
tl_VII[1] <= jt51_csr_op:u_csr_op.tl
tl_VII[2] <= jt51_csr_op:u_csr_op.tl
tl_VII[3] <= jt51_csr_op:u_csr_op.tl
tl_VII[4] <= jt51_csr_op:u_csr_op.tl
tl_VII[5] <= jt51_csr_op:u_csr_op.tl
tl_VII[6] <= jt51_csr_op:u_csr_op.tl
ks_III[0] <= jt51_csr_op:u_csr_op.ks
ks_III[1] <= jt51_csr_op:u_csr_op.ks
amsen_VII <= jt51_csr_op:u_csr_op.amsen
arate_II[0] <= jt51_csr_op:u_csr_op.arate
arate_II[1] <= jt51_csr_op:u_csr_op.arate
arate_II[2] <= jt51_csr_op:u_csr_op.arate
arate_II[3] <= jt51_csr_op:u_csr_op.arate
arate_II[4] <= jt51_csr_op:u_csr_op.arate
rate1_II[0] <= jt51_csr_op:u_csr_op.rate1
rate1_II[1] <= jt51_csr_op:u_csr_op.rate1
rate1_II[2] <= jt51_csr_op:u_csr_op.rate1
rate1_II[3] <= jt51_csr_op:u_csr_op.rate1
rate1_II[4] <= jt51_csr_op:u_csr_op.rate1
rate2_II[0] <= jt51_csr_op:u_csr_op.rate2
rate2_II[1] <= jt51_csr_op:u_csr_op.rate2
rate2_II[2] <= jt51_csr_op:u_csr_op.rate2
rate2_II[3] <= jt51_csr_op:u_csr_op.rate2
rate2_II[4] <= jt51_csr_op:u_csr_op.rate2
rrate_II[0] <= jt51_csr_op:u_csr_op.rrate
rrate_II[1] <= jt51_csr_op:u_csr_op.rrate
rrate_II[2] <= jt51_csr_op:u_csr_op.rrate
rrate_II[3] <= jt51_csr_op:u_csr_op.rrate
dt2_I[0] <= jt51_csr_op:u_csr_op.dt2
dt2_I[1] <= jt51_csr_op:u_csr_op.dt2
d1l_I[0] <= jt51_csr_op:u_csr_op.d1l
d1l_I[1] <= jt51_csr_op:u_csr_op.d1l
d1l_I[2] <= jt51_csr_op:u_csr_op.d1l
d1l_I[3] <= jt51_csr_op:u_csr_op.d1l
keyon_II <= jt51_kon:u_kon.keyon_II
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_enters <= m1_enters.DB_MAX_OUTPUT_PORT_TYPE
m2_enters <= m2_enters.DB_MAX_OUTPUT_PORT_TYPE
c1_enters <= c1_enters.DB_MAX_OUTPUT_PORT_TYPE
c2_enters <= c2_enters.DB_MAX_OUTPUT_PORT_TYPE
use_prevprev1 <= jt51_mod:u_mod.use_prevprev1
use_internal_x <= jt51_mod:u_mod.use_internal_x
use_internal_y <= jt51_mod:u_mod.use_internal_y
use_prev2 <= jt51_mod:u_mod.use_prev2
use_prev1 <= jt51_mod:u_mod.use_prev1
cur_op[0] <= cur_op[0].DB_MAX_OUTPUT_PORT_TYPE
cur_op[1] <= cur_op[1].DB_MAX_OUTPUT_PORT_TYPE
op31_no <= op31_no~reg0.DB_MAX_OUTPUT_PORT_TYPE
op31_acc <= op31_acc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
keyon_op[0] => din.IN1
keyon_op[1] => din.IN1
keyon_op[2] => din.IN1
keyon_op[3] => din.IN1
keyon_ch[0] => Equal0.IN2
keyon_ch[1] => Equal0.IN1
keyon_ch[2] => Equal0.IN0
cur_op[0] => Decoder0.IN1
cur_op[0] => Decoder1.IN1
cur_op[0] => Decoder2.IN1
cur_op[0] => Decoder3.IN1
cur_op[1] => Decoder0.IN0
cur_op[1] => Decoder1.IN0
cur_op[1] => Decoder2.IN0
cur_op[1] => Decoder3.IN0
cur_ch[0] => Equal0.IN5
cur_ch[1] => Equal0.IN4
cur_ch[2] => Equal0.IN3
up_keyon => din.IN1
csm => keyon_II.IN0
overflow_A => keyon_II.IN1
keyon_II <= keyon_II~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
rst => bits[0][8].ACLR
rst => bits[0][9].ACLR
rst => bits[0][10].ACLR
rst => bits[0][11].ACLR
rst => bits[0][12].ACLR
rst => bits[0][13].ACLR
rst => bits[0][14].ACLR
rst => bits[0][15].ACLR
rst => bits[0][16].ACLR
rst => bits[0][17].ACLR
rst => bits[0][18].ACLR
rst => bits[0][19].ACLR
rst => bits[0][20].ACLR
rst => bits[0][21].ACLR
rst => bits[0][22].ACLR
rst => bits[0][23].ACLR
rst => bits[0][24].ACLR
rst => bits[0][25].ACLR
rst => bits[0][26].ACLR
rst => bits[0][27].ACLR
rst => bits[0][28].ACLR
rst => bits[0][29].ACLR
rst => bits[0][30].ACLR
rst => bits[0][31].ACLR
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
cen => bits[0][31].ENA
cen => bits[0][30].ENA
cen => bits[0][29].ENA
cen => bits[0][28].ENA
cen => bits[0][27].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod
m1_enters => use_prevprev1.IN1
m1_enters => use_prev1.IN1
m2_enters => use_prevprev1.IN1
m2_enters => use_prev2.IN1
m2_enters => use_prev1.IN1
c1_enters => use_prev1.IN1
c2_enters => use_prev2.IN1
c2_enters => use_internal_x.IN1
c2_enters => use_internal_y.IN1
c2_enters => use_prev1.IN1
alg_I[0] => Decoder0.IN2
alg_I[1] => Decoder0.IN1
alg_I[2] => Decoder0.IN0
use_prevprev1 <= use_prevprev1.DB_MAX_OUTPUT_PORT_TYPE
use_internal_x <= use_internal_x.DB_MAX_OUTPUT_PORT_TYPE
use_internal_y <= use_internal_y.DB_MAX_OUTPUT_PORT_TYPE
use_prev2 <= use_prev2.DB_MAX_OUTPUT_PORT_TYPE
use_prev1 <= use_prev1.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op
rst => rst.IN2
clk => clk.IN2
cen => cen.IN2
din[0] => comb.DATAB
din[0] => comb.DATAB
din[0] => comb.DATAB
din[0] => comb.DATAB
din[0] => comb.DATAB
din[0] => comb.DATAB
din[1] => comb.DATAB
din[1] => comb.DATAB
din[1] => comb.DATAB
din[1] => comb.DATAB
din[1] => comb.DATAB
din[1] => comb.DATAB
din[2] => comb.DATAB
din[2] => comb.DATAB
din[2] => comb.DATAB
din[2] => comb.DATAB
din[2] => comb.DATAB
din[2] => comb.DATAB
din[3] => comb.DATAB
din[3] => comb.DATAB
din[3] => comb.DATAB
din[3] => comb.DATAB
din[3] => comb.DATAB
din[3] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[5] => comb.DATAB
din[5] => comb.DATAB
din[5] => comb.DATAB
din[6] => comb.DATAB
din[6] => comb.DATAB
din[6] => comb.DATAB
din[6] => comb.DATAB
din[6] => comb.DATAB
din[7] => comb.DATAB
din[7] => comb.DATAB
din[7] => comb.DATAB
din[7] => comb.DATAB
up_dt1_op => comb.OUTPUTSELECT
up_dt1_op => comb.OUTPUTSELECT
up_dt1_op => comb.OUTPUTSELECT
up_mul_op => comb.OUTPUTSELECT
up_mul_op => comb.OUTPUTSELECT
up_mul_op => comb.OUTPUTSELECT
up_mul_op => comb.OUTPUTSELECT
up_tl_op => comb.OUTPUTSELECT
up_tl_op => comb.OUTPUTSELECT
up_tl_op => comb.OUTPUTSELECT
up_tl_op => comb.OUTPUTSELECT
up_tl_op => comb.OUTPUTSELECT
up_tl_op => comb.OUTPUTSELECT
up_tl_op => comb.OUTPUTSELECT
up_ks_op => comb.OUTPUTSELECT
up_ks_op => comb.OUTPUTSELECT
up_amsen_op => comb.OUTPUTSELECT
up_dt2_op => comb.OUTPUTSELECT
up_dt2_op => comb.OUTPUTSELECT
up_d1l_op => comb.OUTPUTSELECT
up_d1l_op => comb.OUTPUTSELECT
up_d1l_op => comb.OUTPUTSELECT
up_d1l_op => comb.OUTPUTSELECT
up_ar_op => comb.OUTPUTSELECT
up_ar_op => comb.OUTPUTSELECT
up_ar_op => comb.OUTPUTSELECT
up_ar_op => comb.OUTPUTSELECT
up_ar_op => comb.OUTPUTSELECT
up_d1r_op => comb.OUTPUTSELECT
up_d1r_op => comb.OUTPUTSELECT
up_d1r_op => comb.OUTPUTSELECT
up_d1r_op => comb.OUTPUTSELECT
up_d1r_op => comb.OUTPUTSELECT
up_d2r_op => comb.OUTPUTSELECT
up_d2r_op => comb.OUTPUTSELECT
up_d2r_op => comb.OUTPUTSELECT
up_d2r_op => comb.OUTPUTSELECT
up_d2r_op => comb.OUTPUTSELECT
up_rr_op => comb.OUTPUTSELECT
up_rr_op => comb.OUTPUTSELECT
up_rr_op => comb.OUTPUTSELECT
up_rr_op => comb.OUTPUTSELECT
dt1[0] <= jt51_sh:u_reg0op.drop
dt1[1] <= jt51_sh:u_reg0op.drop
dt1[2] <= jt51_sh:u_reg0op.drop
mul[0] <= jt51_sh:u_reg0op.drop
mul[1] <= jt51_sh:u_reg0op.drop
mul[2] <= jt51_sh:u_reg0op.drop
mul[3] <= jt51_sh:u_reg0op.drop
tl[0] <= jt51_sh:u_reg1op.drop
tl[1] <= jt51_sh:u_reg1op.drop
tl[2] <= jt51_sh:u_reg1op.drop
tl[3] <= jt51_sh:u_reg1op.drop
tl[4] <= jt51_sh:u_reg1op.drop
tl[5] <= jt51_sh:u_reg1op.drop
tl[6] <= jt51_sh:u_reg1op.drop
ks[0] <= jt51_sh:u_reg0op.drop
ks[1] <= jt51_sh:u_reg0op.drop
amsen <= jt51_sh:u_reg0op.drop
dt2[0] <= jt51_sh:u_reg0op.drop
dt2[1] <= jt51_sh:u_reg0op.drop
d1l[0] <= jt51_sh:u_reg0op.drop
d1l[1] <= jt51_sh:u_reg0op.drop
d1l[2] <= jt51_sh:u_reg0op.drop
d1l[3] <= jt51_sh:u_reg0op.drop
arate[0] <= jt51_sh:u_reg0op.drop
arate[1] <= jt51_sh:u_reg0op.drop
arate[2] <= jt51_sh:u_reg0op.drop
arate[3] <= jt51_sh:u_reg0op.drop
arate[4] <= jt51_sh:u_reg0op.drop
rate1[0] <= jt51_sh:u_reg0op.drop
rate1[1] <= jt51_sh:u_reg0op.drop
rate1[2] <= jt51_sh:u_reg0op.drop
rate1[3] <= jt51_sh:u_reg0op.drop
rate1[4] <= jt51_sh:u_reg0op.drop
rate2[0] <= jt51_sh:u_reg0op.drop
rate2[1] <= jt51_sh:u_reg0op.drop
rate2[2] <= jt51_sh:u_reg0op.drop
rate2[3] <= jt51_sh:u_reg0op.drop
rate2[4] <= jt51_sh:u_reg0op.drop
rrate[0] <= jt51_sh:u_reg1op.drop
rrate[1] <= jt51_sh:u_reg1op.drop
rrate[2] <= jt51_sh:u_reg1op.drop
rrate[3] <= jt51_sh:u_reg1op.drop


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op
rst => bits[30][0].ACLR
rst => bits[30][1].ACLR
rst => bits[30][2].ACLR
rst => bits[30][3].ACLR
rst => bits[30][4].ACLR
rst => bits[30][5].ACLR
rst => bits[30][6].ACLR
rst => bits[30][7].ACLR
rst => bits[30][8].ACLR
rst => bits[30][9].ACLR
rst => bits[30][10].ACLR
rst => bits[30][11].ACLR
rst => bits[30][12].ACLR
rst => bits[30][13].ACLR
rst => bits[30][14].ACLR
rst => bits[30][15].ACLR
rst => bits[30][16].ACLR
rst => bits[30][17].ACLR
rst => bits[30][18].ACLR
rst => bits[30][19].ACLR
rst => bits[30][20].ACLR
rst => bits[30][21].ACLR
rst => bits[30][22].ACLR
rst => bits[30][23].ACLR
rst => bits[30][24].ACLR
rst => bits[30][25].ACLR
rst => bits[30][26].ACLR
rst => bits[30][27].ACLR
rst => bits[30][28].ACLR
rst => bits[30][29].ACLR
rst => bits[30][30].ACLR
rst => bits[30][31].ACLR
rst => bits[29][0].ACLR
rst => bits[29][1].ACLR
rst => bits[29][2].ACLR
rst => bits[29][3].ACLR
rst => bits[29][4].ACLR
rst => bits[29][5].ACLR
rst => bits[29][6].ACLR
rst => bits[29][7].ACLR
rst => bits[29][8].ACLR
rst => bits[29][9].ACLR
rst => bits[29][10].ACLR
rst => bits[29][11].ACLR
rst => bits[29][12].ACLR
rst => bits[29][13].ACLR
rst => bits[29][14].ACLR
rst => bits[29][15].ACLR
rst => bits[29][16].ACLR
rst => bits[29][17].ACLR
rst => bits[29][18].ACLR
rst => bits[29][19].ACLR
rst => bits[29][20].ACLR
rst => bits[29][21].ACLR
rst => bits[29][22].ACLR
rst => bits[29][23].ACLR
rst => bits[29][24].ACLR
rst => bits[29][25].ACLR
rst => bits[29][26].ACLR
rst => bits[29][27].ACLR
rst => bits[29][28].ACLR
rst => bits[29][29].ACLR
rst => bits[29][30].ACLR
rst => bits[29][31].ACLR
rst => bits[28][0].ACLR
rst => bits[28][1].ACLR
rst => bits[28][2].ACLR
rst => bits[28][3].ACLR
rst => bits[28][4].ACLR
rst => bits[28][5].ACLR
rst => bits[28][6].ACLR
rst => bits[28][7].ACLR
rst => bits[28][8].ACLR
rst => bits[28][9].ACLR
rst => bits[28][10].ACLR
rst => bits[28][11].ACLR
rst => bits[28][12].ACLR
rst => bits[28][13].ACLR
rst => bits[28][14].ACLR
rst => bits[28][15].ACLR
rst => bits[28][16].ACLR
rst => bits[28][17].ACLR
rst => bits[28][18].ACLR
rst => bits[28][19].ACLR
rst => bits[28][20].ACLR
rst => bits[28][21].ACLR
rst => bits[28][22].ACLR
rst => bits[28][23].ACLR
rst => bits[28][24].ACLR
rst => bits[28][25].ACLR
rst => bits[28][26].ACLR
rst => bits[28][27].ACLR
rst => bits[28][28].ACLR
rst => bits[28][29].ACLR
rst => bits[28][30].ACLR
rst => bits[28][31].ACLR
rst => bits[27][0].ACLR
rst => bits[27][1].ACLR
rst => bits[27][2].ACLR
rst => bits[27][3].ACLR
rst => bits[27][4].ACLR
rst => bits[27][5].ACLR
rst => bits[27][6].ACLR
rst => bits[27][7].ACLR
rst => bits[27][8].ACLR
rst => bits[27][9].ACLR
rst => bits[27][10].ACLR
rst => bits[27][11].ACLR
rst => bits[27][12].ACLR
rst => bits[27][13].ACLR
rst => bits[27][14].ACLR
rst => bits[27][15].ACLR
rst => bits[27][16].ACLR
rst => bits[27][17].ACLR
rst => bits[27][18].ACLR
rst => bits[27][19].ACLR
rst => bits[27][20].ACLR
rst => bits[27][21].ACLR
rst => bits[27][22].ACLR
rst => bits[27][23].ACLR
rst => bits[27][24].ACLR
rst => bits[27][25].ACLR
rst => bits[27][26].ACLR
rst => bits[27][27].ACLR
rst => bits[27][28].ACLR
rst => bits[27][29].ACLR
rst => bits[27][30].ACLR
rst => bits[27][31].ACLR
rst => bits[26][0].ACLR
rst => bits[26][1].ACLR
rst => bits[26][2].ACLR
rst => bits[26][3].ACLR
rst => bits[26][4].ACLR
rst => bits[26][5].ACLR
rst => bits[26][6].ACLR
rst => bits[26][7].ACLR
rst => bits[26][8].ACLR
rst => bits[26][9].ACLR
rst => bits[26][10].ACLR
rst => bits[26][11].ACLR
rst => bits[26][12].ACLR
rst => bits[26][13].ACLR
rst => bits[26][14].ACLR
rst => bits[26][15].ACLR
rst => bits[26][16].ACLR
rst => bits[26][17].ACLR
rst => bits[26][18].ACLR
rst => bits[26][19].ACLR
rst => bits[26][20].ACLR
rst => bits[26][21].ACLR
rst => bits[26][22].ACLR
rst => bits[26][23].ACLR
rst => bits[26][24].ACLR
rst => bits[26][25].ACLR
rst => bits[26][26].ACLR
rst => bits[26][27].ACLR
rst => bits[26][28].ACLR
rst => bits[26][29].ACLR
rst => bits[26][30].ACLR
rst => bits[26][31].ACLR
rst => bits[25][0].ACLR
rst => bits[25][1].ACLR
rst => bits[25][2].ACLR
rst => bits[25][3].ACLR
rst => bits[25][4].ACLR
rst => bits[25][5].ACLR
rst => bits[25][6].ACLR
rst => bits[25][7].ACLR
rst => bits[25][8].ACLR
rst => bits[25][9].ACLR
rst => bits[25][10].ACLR
rst => bits[25][11].ACLR
rst => bits[25][12].ACLR
rst => bits[25][13].ACLR
rst => bits[25][14].ACLR
rst => bits[25][15].ACLR
rst => bits[25][16].ACLR
rst => bits[25][17].ACLR
rst => bits[25][18].ACLR
rst => bits[25][19].ACLR
rst => bits[25][20].ACLR
rst => bits[25][21].ACLR
rst => bits[25][22].ACLR
rst => bits[25][23].ACLR
rst => bits[25][24].ACLR
rst => bits[25][25].ACLR
rst => bits[25][26].ACLR
rst => bits[25][27].ACLR
rst => bits[25][28].ACLR
rst => bits[25][29].ACLR
rst => bits[25][30].ACLR
rst => bits[25][31].ACLR
rst => bits[24][0].ACLR
rst => bits[24][1].ACLR
rst => bits[24][2].ACLR
rst => bits[24][3].ACLR
rst => bits[24][4].ACLR
rst => bits[24][5].ACLR
rst => bits[24][6].ACLR
rst => bits[24][7].ACLR
rst => bits[24][8].ACLR
rst => bits[24][9].ACLR
rst => bits[24][10].ACLR
rst => bits[24][11].ACLR
rst => bits[24][12].ACLR
rst => bits[24][13].ACLR
rst => bits[24][14].ACLR
rst => bits[24][15].ACLR
rst => bits[24][16].ACLR
rst => bits[24][17].ACLR
rst => bits[24][18].ACLR
rst => bits[24][19].ACLR
rst => bits[24][20].ACLR
rst => bits[24][21].ACLR
rst => bits[24][22].ACLR
rst => bits[24][23].ACLR
rst => bits[24][24].ACLR
rst => bits[24][25].ACLR
rst => bits[24][26].ACLR
rst => bits[24][27].ACLR
rst => bits[24][28].ACLR
rst => bits[24][29].ACLR
rst => bits[24][30].ACLR
rst => bits[24][31].ACLR
rst => bits[23][0].ACLR
rst => bits[23][1].ACLR
rst => bits[23][2].ACLR
rst => bits[23][3].ACLR
rst => bits[23][4].ACLR
rst => bits[23][5].ACLR
rst => bits[23][6].ACLR
rst => bits[23][7].ACLR
rst => bits[23][8].ACLR
rst => bits[23][9].ACLR
rst => bits[23][10].ACLR
rst => bits[23][11].ACLR
rst => bits[23][12].ACLR
rst => bits[23][13].ACLR
rst => bits[23][14].ACLR
rst => bits[23][15].ACLR
rst => bits[23][16].ACLR
rst => bits[23][17].ACLR
rst => bits[23][18].ACLR
rst => bits[23][19].ACLR
rst => bits[23][20].ACLR
rst => bits[23][21].ACLR
rst => bits[23][22].ACLR
rst => bits[23][23].ACLR
rst => bits[23][24].ACLR
rst => bits[23][25].ACLR
rst => bits[23][26].ACLR
rst => bits[23][27].ACLR
rst => bits[23][28].ACLR
rst => bits[23][29].ACLR
rst => bits[23][30].ACLR
rst => bits[23][31].ACLR
rst => bits[22][0].ACLR
rst => bits[22][1].ACLR
rst => bits[22][2].ACLR
rst => bits[22][3].ACLR
rst => bits[22][4].ACLR
rst => bits[22][5].ACLR
rst => bits[22][6].ACLR
rst => bits[22][7].ACLR
rst => bits[22][8].ACLR
rst => bits[22][9].ACLR
rst => bits[22][10].ACLR
rst => bits[22][11].ACLR
rst => bits[22][12].ACLR
rst => bits[22][13].ACLR
rst => bits[22][14].ACLR
rst => bits[22][15].ACLR
rst => bits[22][16].ACLR
rst => bits[22][17].ACLR
rst => bits[22][18].ACLR
rst => bits[22][19].ACLR
rst => bits[22][20].ACLR
rst => bits[22][21].ACLR
rst => bits[22][22].ACLR
rst => bits[22][23].ACLR
rst => bits[22][24].ACLR
rst => bits[22][25].ACLR
rst => bits[22][26].ACLR
rst => bits[22][27].ACLR
rst => bits[22][28].ACLR
rst => bits[22][29].ACLR
rst => bits[22][30].ACLR
rst => bits[22][31].ACLR
rst => bits[21][0].ACLR
rst => bits[21][1].ACLR
rst => bits[21][2].ACLR
rst => bits[21][3].ACLR
rst => bits[21][4].ACLR
rst => bits[21][5].ACLR
rst => bits[21][6].ACLR
rst => bits[21][7].ACLR
rst => bits[21][8].ACLR
rst => bits[21][9].ACLR
rst => bits[21][10].ACLR
rst => bits[21][11].ACLR
rst => bits[21][12].ACLR
rst => bits[21][13].ACLR
rst => bits[21][14].ACLR
rst => bits[21][15].ACLR
rst => bits[21][16].ACLR
rst => bits[21][17].ACLR
rst => bits[21][18].ACLR
rst => bits[21][19].ACLR
rst => bits[21][20].ACLR
rst => bits[21][21].ACLR
rst => bits[21][22].ACLR
rst => bits[21][23].ACLR
rst => bits[21][24].ACLR
rst => bits[21][25].ACLR
rst => bits[21][26].ACLR
rst => bits[21][27].ACLR
rst => bits[21][28].ACLR
rst => bits[21][29].ACLR
rst => bits[21][30].ACLR
rst => bits[21][31].ACLR
rst => bits[20][0].ACLR
rst => bits[20][1].ACLR
rst => bits[20][2].ACLR
rst => bits[20][3].ACLR
rst => bits[20][4].ACLR
rst => bits[20][5].ACLR
rst => bits[20][6].ACLR
rst => bits[20][7].ACLR
rst => bits[20][8].ACLR
rst => bits[20][9].ACLR
rst => bits[20][10].ACLR
rst => bits[20][11].ACLR
rst => bits[20][12].ACLR
rst => bits[20][13].ACLR
rst => bits[20][14].ACLR
rst => bits[20][15].ACLR
rst => bits[20][16].ACLR
rst => bits[20][17].ACLR
rst => bits[20][18].ACLR
rst => bits[20][19].ACLR
rst => bits[20][20].ACLR
rst => bits[20][21].ACLR
rst => bits[20][22].ACLR
rst => bits[20][23].ACLR
rst => bits[20][24].ACLR
rst => bits[20][25].ACLR
rst => bits[20][26].ACLR
rst => bits[20][27].ACLR
rst => bits[20][28].ACLR
rst => bits[20][29].ACLR
rst => bits[20][30].ACLR
rst => bits[20][31].ACLR
rst => bits[19][0].ACLR
rst => bits[19][1].ACLR
rst => bits[19][2].ACLR
rst => bits[19][3].ACLR
rst => bits[19][4].ACLR
rst => bits[19][5].ACLR
rst => bits[19][6].ACLR
rst => bits[19][7].ACLR
rst => bits[19][8].ACLR
rst => bits[19][9].ACLR
rst => bits[19][10].ACLR
rst => bits[19][11].ACLR
rst => bits[19][12].ACLR
rst => bits[19][13].ACLR
rst => bits[19][14].ACLR
rst => bits[19][15].ACLR
rst => bits[19][16].ACLR
rst => bits[19][17].ACLR
rst => bits[19][18].ACLR
rst => bits[19][19].ACLR
rst => bits[19][20].ACLR
rst => bits[19][21].ACLR
rst => bits[19][22].ACLR
rst => bits[19][23].ACLR
rst => bits[19][24].ACLR
rst => bits[19][25].ACLR
rst => bits[19][26].ACLR
rst => bits[19][27].ACLR
rst => bits[19][28].ACLR
rst => bits[19][29].ACLR
rst => bits[19][30].ACLR
rst => bits[19][31].ACLR
rst => bits[18][0].ACLR
rst => bits[18][1].ACLR
rst => bits[18][2].ACLR
rst => bits[18][3].ACLR
rst => bits[18][4].ACLR
rst => bits[18][5].ACLR
rst => bits[18][6].ACLR
rst => bits[18][7].ACLR
rst => bits[18][8].ACLR
rst => bits[18][9].ACLR
rst => bits[18][10].ACLR
rst => bits[18][11].ACLR
rst => bits[18][12].ACLR
rst => bits[18][13].ACLR
rst => bits[18][14].ACLR
rst => bits[18][15].ACLR
rst => bits[18][16].ACLR
rst => bits[18][17].ACLR
rst => bits[18][18].ACLR
rst => bits[18][19].ACLR
rst => bits[18][20].ACLR
rst => bits[18][21].ACLR
rst => bits[18][22].ACLR
rst => bits[18][23].ACLR
rst => bits[18][24].ACLR
rst => bits[18][25].ACLR
rst => bits[18][26].ACLR
rst => bits[18][27].ACLR
rst => bits[18][28].ACLR
rst => bits[18][29].ACLR
rst => bits[18][30].ACLR
rst => bits[18][31].ACLR
rst => bits[17][0].ACLR
rst => bits[17][1].ACLR
rst => bits[17][2].ACLR
rst => bits[17][3].ACLR
rst => bits[17][4].ACLR
rst => bits[17][5].ACLR
rst => bits[17][6].ACLR
rst => bits[17][7].ACLR
rst => bits[17][8].ACLR
rst => bits[17][9].ACLR
rst => bits[17][10].ACLR
rst => bits[17][11].ACLR
rst => bits[17][12].ACLR
rst => bits[17][13].ACLR
rst => bits[17][14].ACLR
rst => bits[17][15].ACLR
rst => bits[17][16].ACLR
rst => bits[17][17].ACLR
rst => bits[17][18].ACLR
rst => bits[17][19].ACLR
rst => bits[17][20].ACLR
rst => bits[17][21].ACLR
rst => bits[17][22].ACLR
rst => bits[17][23].ACLR
rst => bits[17][24].ACLR
rst => bits[17][25].ACLR
rst => bits[17][26].ACLR
rst => bits[17][27].ACLR
rst => bits[17][28].ACLR
rst => bits[17][29].ACLR
rst => bits[17][30].ACLR
rst => bits[17][31].ACLR
rst => bits[16][0].ACLR
rst => bits[16][1].ACLR
rst => bits[16][2].ACLR
rst => bits[16][3].ACLR
rst => bits[16][4].ACLR
rst => bits[16][5].ACLR
rst => bits[16][6].ACLR
rst => bits[16][7].ACLR
rst => bits[16][8].ACLR
rst => bits[16][9].ACLR
rst => bits[16][10].ACLR
rst => bits[16][11].ACLR
rst => bits[16][12].ACLR
rst => bits[16][13].ACLR
rst => bits[16][14].ACLR
rst => bits[16][15].ACLR
rst => bits[16][16].ACLR
rst => bits[16][17].ACLR
rst => bits[16][18].ACLR
rst => bits[16][19].ACLR
rst => bits[16][20].ACLR
rst => bits[16][21].ACLR
rst => bits[16][22].ACLR
rst => bits[16][23].ACLR
rst => bits[16][24].ACLR
rst => bits[16][25].ACLR
rst => bits[16][26].ACLR
rst => bits[16][27].ACLR
rst => bits[16][28].ACLR
rst => bits[16][29].ACLR
rst => bits[16][30].ACLR
rst => bits[16][31].ACLR
rst => bits[15][0].ACLR
rst => bits[15][1].ACLR
rst => bits[15][2].ACLR
rst => bits[15][3].ACLR
rst => bits[15][4].ACLR
rst => bits[15][5].ACLR
rst => bits[15][6].ACLR
rst => bits[15][7].ACLR
rst => bits[15][8].ACLR
rst => bits[15][9].ACLR
rst => bits[15][10].ACLR
rst => bits[15][11].ACLR
rst => bits[15][12].ACLR
rst => bits[15][13].ACLR
rst => bits[15][14].ACLR
rst => bits[15][15].ACLR
rst => bits[15][16].ACLR
rst => bits[15][17].ACLR
rst => bits[15][18].ACLR
rst => bits[15][19].ACLR
rst => bits[15][20].ACLR
rst => bits[15][21].ACLR
rst => bits[15][22].ACLR
rst => bits[15][23].ACLR
rst => bits[15][24].ACLR
rst => bits[15][25].ACLR
rst => bits[15][26].ACLR
rst => bits[15][27].ACLR
rst => bits[15][28].ACLR
rst => bits[15][29].ACLR
rst => bits[15][30].ACLR
rst => bits[15][31].ACLR
rst => bits[14][0].ACLR
rst => bits[14][1].ACLR
rst => bits[14][2].ACLR
rst => bits[14][3].ACLR
rst => bits[14][4].ACLR
rst => bits[14][5].ACLR
rst => bits[14][6].ACLR
rst => bits[14][7].ACLR
rst => bits[14][8].ACLR
rst => bits[14][9].ACLR
rst => bits[14][10].ACLR
rst => bits[14][11].ACLR
rst => bits[14][12].ACLR
rst => bits[14][13].ACLR
rst => bits[14][14].ACLR
rst => bits[14][15].ACLR
rst => bits[14][16].ACLR
rst => bits[14][17].ACLR
rst => bits[14][18].ACLR
rst => bits[14][19].ACLR
rst => bits[14][20].ACLR
rst => bits[14][21].ACLR
rst => bits[14][22].ACLR
rst => bits[14][23].ACLR
rst => bits[14][24].ACLR
rst => bits[14][25].ACLR
rst => bits[14][26].ACLR
rst => bits[14][27].ACLR
rst => bits[14][28].ACLR
rst => bits[14][29].ACLR
rst => bits[14][30].ACLR
rst => bits[14][31].ACLR
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[13][4].ACLR
rst => bits[13][5].ACLR
rst => bits[13][6].ACLR
rst => bits[13][7].ACLR
rst => bits[13][8].ACLR
rst => bits[13][9].ACLR
rst => bits[13][10].ACLR
rst => bits[13][11].ACLR
rst => bits[13][12].ACLR
rst => bits[13][13].ACLR
rst => bits[13][14].ACLR
rst => bits[13][15].ACLR
rst => bits[13][16].ACLR
rst => bits[13][17].ACLR
rst => bits[13][18].ACLR
rst => bits[13][19].ACLR
rst => bits[13][20].ACLR
rst => bits[13][21].ACLR
rst => bits[13][22].ACLR
rst => bits[13][23].ACLR
rst => bits[13][24].ACLR
rst => bits[13][25].ACLR
rst => bits[13][26].ACLR
rst => bits[13][27].ACLR
rst => bits[13][28].ACLR
rst => bits[13][29].ACLR
rst => bits[13][30].ACLR
rst => bits[13][31].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[12][4].ACLR
rst => bits[12][5].ACLR
rst => bits[12][6].ACLR
rst => bits[12][7].ACLR
rst => bits[12][8].ACLR
rst => bits[12][9].ACLR
rst => bits[12][10].ACLR
rst => bits[12][11].ACLR
rst => bits[12][12].ACLR
rst => bits[12][13].ACLR
rst => bits[12][14].ACLR
rst => bits[12][15].ACLR
rst => bits[12][16].ACLR
rst => bits[12][17].ACLR
rst => bits[12][18].ACLR
rst => bits[12][19].ACLR
rst => bits[12][20].ACLR
rst => bits[12][21].ACLR
rst => bits[12][22].ACLR
rst => bits[12][23].ACLR
rst => bits[12][24].ACLR
rst => bits[12][25].ACLR
rst => bits[12][26].ACLR
rst => bits[12][27].ACLR
rst => bits[12][28].ACLR
rst => bits[12][29].ACLR
rst => bits[12][30].ACLR
rst => bits[12][31].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[11][4].ACLR
rst => bits[11][5].ACLR
rst => bits[11][6].ACLR
rst => bits[11][7].ACLR
rst => bits[11][8].ACLR
rst => bits[11][9].ACLR
rst => bits[11][10].ACLR
rst => bits[11][11].ACLR
rst => bits[11][12].ACLR
rst => bits[11][13].ACLR
rst => bits[11][14].ACLR
rst => bits[11][15].ACLR
rst => bits[11][16].ACLR
rst => bits[11][17].ACLR
rst => bits[11][18].ACLR
rst => bits[11][19].ACLR
rst => bits[11][20].ACLR
rst => bits[11][21].ACLR
rst => bits[11][22].ACLR
rst => bits[11][23].ACLR
rst => bits[11][24].ACLR
rst => bits[11][25].ACLR
rst => bits[11][26].ACLR
rst => bits[11][27].ACLR
rst => bits[11][28].ACLR
rst => bits[11][29].ACLR
rst => bits[11][30].ACLR
rst => bits[11][31].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[10][4].ACLR
rst => bits[10][5].ACLR
rst => bits[10][6].ACLR
rst => bits[10][7].ACLR
rst => bits[10][8].ACLR
rst => bits[10][9].ACLR
rst => bits[10][10].ACLR
rst => bits[10][11].ACLR
rst => bits[10][12].ACLR
rst => bits[10][13].ACLR
rst => bits[10][14].ACLR
rst => bits[10][15].ACLR
rst => bits[10][16].ACLR
rst => bits[10][17].ACLR
rst => bits[10][18].ACLR
rst => bits[10][19].ACLR
rst => bits[10][20].ACLR
rst => bits[10][21].ACLR
rst => bits[10][22].ACLR
rst => bits[10][23].ACLR
rst => bits[10][24].ACLR
rst => bits[10][25].ACLR
rst => bits[10][26].ACLR
rst => bits[10][27].ACLR
rst => bits[10][28].ACLR
rst => bits[10][29].ACLR
rst => bits[10][30].ACLR
rst => bits[10][31].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[9][8].ACLR
rst => bits[9][9].ACLR
rst => bits[9][10].ACLR
rst => bits[9][11].ACLR
rst => bits[9][12].ACLR
rst => bits[9][13].ACLR
rst => bits[9][14].ACLR
rst => bits[9][15].ACLR
rst => bits[9][16].ACLR
rst => bits[9][17].ACLR
rst => bits[9][18].ACLR
rst => bits[9][19].ACLR
rst => bits[9][20].ACLR
rst => bits[9][21].ACLR
rst => bits[9][22].ACLR
rst => bits[9][23].ACLR
rst => bits[9][24].ACLR
rst => bits[9][25].ACLR
rst => bits[9][26].ACLR
rst => bits[9][27].ACLR
rst => bits[9][28].ACLR
rst => bits[9][29].ACLR
rst => bits[9][30].ACLR
rst => bits[9][31].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[8][8].ACLR
rst => bits[8][9].ACLR
rst => bits[8][10].ACLR
rst => bits[8][11].ACLR
rst => bits[8][12].ACLR
rst => bits[8][13].ACLR
rst => bits[8][14].ACLR
rst => bits[8][15].ACLR
rst => bits[8][16].ACLR
rst => bits[8][17].ACLR
rst => bits[8][18].ACLR
rst => bits[8][19].ACLR
rst => bits[8][20].ACLR
rst => bits[8][21].ACLR
rst => bits[8][22].ACLR
rst => bits[8][23].ACLR
rst => bits[8][24].ACLR
rst => bits[8][25].ACLR
rst => bits[8][26].ACLR
rst => bits[8][27].ACLR
rst => bits[8][28].ACLR
rst => bits[8][29].ACLR
rst => bits[8][30].ACLR
rst => bits[8][31].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[7][8].ACLR
rst => bits[7][9].ACLR
rst => bits[7][10].ACLR
rst => bits[7][11].ACLR
rst => bits[7][12].ACLR
rst => bits[7][13].ACLR
rst => bits[7][14].ACLR
rst => bits[7][15].ACLR
rst => bits[7][16].ACLR
rst => bits[7][17].ACLR
rst => bits[7][18].ACLR
rst => bits[7][19].ACLR
rst => bits[7][20].ACLR
rst => bits[7][21].ACLR
rst => bits[7][22].ACLR
rst => bits[7][23].ACLR
rst => bits[7][24].ACLR
rst => bits[7][25].ACLR
rst => bits[7][26].ACLR
rst => bits[7][27].ACLR
rst => bits[7][28].ACLR
rst => bits[7][29].ACLR
rst => bits[7][30].ACLR
rst => bits[7][31].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[6][8].ACLR
rst => bits[6][9].ACLR
rst => bits[6][10].ACLR
rst => bits[6][11].ACLR
rst => bits[6][12].ACLR
rst => bits[6][13].ACLR
rst => bits[6][14].ACLR
rst => bits[6][15].ACLR
rst => bits[6][16].ACLR
rst => bits[6][17].ACLR
rst => bits[6][18].ACLR
rst => bits[6][19].ACLR
rst => bits[6][20].ACLR
rst => bits[6][21].ACLR
rst => bits[6][22].ACLR
rst => bits[6][23].ACLR
rst => bits[6][24].ACLR
rst => bits[6][25].ACLR
rst => bits[6][26].ACLR
rst => bits[6][27].ACLR
rst => bits[6][28].ACLR
rst => bits[6][29].ACLR
rst => bits[6][30].ACLR
rst => bits[6][31].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[5][8].ACLR
rst => bits[5][9].ACLR
rst => bits[5][10].ACLR
rst => bits[5][11].ACLR
rst => bits[5][12].ACLR
rst => bits[5][13].ACLR
rst => bits[5][14].ACLR
rst => bits[5][15].ACLR
rst => bits[5][16].ACLR
rst => bits[5][17].ACLR
rst => bits[5][18].ACLR
rst => bits[5][19].ACLR
rst => bits[5][20].ACLR
rst => bits[5][21].ACLR
rst => bits[5][22].ACLR
rst => bits[5][23].ACLR
rst => bits[5][24].ACLR
rst => bits[5][25].ACLR
rst => bits[5][26].ACLR
rst => bits[5][27].ACLR
rst => bits[5][28].ACLR
rst => bits[5][29].ACLR
rst => bits[5][30].ACLR
rst => bits[5][31].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[4][8].ACLR
rst => bits[4][9].ACLR
rst => bits[4][10].ACLR
rst => bits[4][11].ACLR
rst => bits[4][12].ACLR
rst => bits[4][13].ACLR
rst => bits[4][14].ACLR
rst => bits[4][15].ACLR
rst => bits[4][16].ACLR
rst => bits[4][17].ACLR
rst => bits[4][18].ACLR
rst => bits[4][19].ACLR
rst => bits[4][20].ACLR
rst => bits[4][21].ACLR
rst => bits[4][22].ACLR
rst => bits[4][23].ACLR
rst => bits[4][24].ACLR
rst => bits[4][25].ACLR
rst => bits[4][26].ACLR
rst => bits[4][27].ACLR
rst => bits[4][28].ACLR
rst => bits[4][29].ACLR
rst => bits[4][30].ACLR
rst => bits[4][31].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[3][8].ACLR
rst => bits[3][9].ACLR
rst => bits[3][10].ACLR
rst => bits[3][11].ACLR
rst => bits[3][12].ACLR
rst => bits[3][13].ACLR
rst => bits[3][14].ACLR
rst => bits[3][15].ACLR
rst => bits[3][16].ACLR
rst => bits[3][17].ACLR
rst => bits[3][18].ACLR
rst => bits[3][19].ACLR
rst => bits[3][20].ACLR
rst => bits[3][21].ACLR
rst => bits[3][22].ACLR
rst => bits[3][23].ACLR
rst => bits[3][24].ACLR
rst => bits[3][25].ACLR
rst => bits[3][26].ACLR
rst => bits[3][27].ACLR
rst => bits[3][28].ACLR
rst => bits[3][29].ACLR
rst => bits[3][30].ACLR
rst => bits[3][31].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[2][8].ACLR
rst => bits[2][9].ACLR
rst => bits[2][10].ACLR
rst => bits[2][11].ACLR
rst => bits[2][12].ACLR
rst => bits[2][13].ACLR
rst => bits[2][14].ACLR
rst => bits[2][15].ACLR
rst => bits[2][16].ACLR
rst => bits[2][17].ACLR
rst => bits[2][18].ACLR
rst => bits[2][19].ACLR
rst => bits[2][20].ACLR
rst => bits[2][21].ACLR
rst => bits[2][22].ACLR
rst => bits[2][23].ACLR
rst => bits[2][24].ACLR
rst => bits[2][25].ACLR
rst => bits[2][26].ACLR
rst => bits[2][27].ACLR
rst => bits[2][28].ACLR
rst => bits[2][29].ACLR
rst => bits[2][30].ACLR
rst => bits[2][31].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[1][8].ACLR
rst => bits[1][9].ACLR
rst => bits[1][10].ACLR
rst => bits[1][11].ACLR
rst => bits[1][12].ACLR
rst => bits[1][13].ACLR
rst => bits[1][14].ACLR
rst => bits[1][15].ACLR
rst => bits[1][16].ACLR
rst => bits[1][17].ACLR
rst => bits[1][18].ACLR
rst => bits[1][19].ACLR
rst => bits[1][20].ACLR
rst => bits[1][21].ACLR
rst => bits[1][22].ACLR
rst => bits[1][23].ACLR
rst => bits[1][24].ACLR
rst => bits[1][25].ACLR
rst => bits[1][26].ACLR
rst => bits[1][27].ACLR
rst => bits[1][28].ACLR
rst => bits[1][29].ACLR
rst => bits[1][30].ACLR
rst => bits[1][31].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
rst => bits[0][8].ACLR
rst => bits[0][9].ACLR
rst => bits[0][10].ACLR
rst => bits[0][11].ACLR
rst => bits[0][12].ACLR
rst => bits[0][13].ACLR
rst => bits[0][14].ACLR
rst => bits[0][15].ACLR
rst => bits[0][16].ACLR
rst => bits[0][17].ACLR
rst => bits[0][18].ACLR
rst => bits[0][19].ACLR
rst => bits[0][20].ACLR
rst => bits[0][21].ACLR
rst => bits[0][22].ACLR
rst => bits[0][23].ACLR
rst => bits[0][24].ACLR
rst => bits[0][25].ACLR
rst => bits[0][26].ACLR
rst => bits[0][27].ACLR
rst => bits[0][28].ACLR
rst => bits[0][29].ACLR
rst => bits[0][30].ACLR
rst => bits[0][31].ACLR
clk => bits[30][0].CLK
clk => bits[30][1].CLK
clk => bits[30][2].CLK
clk => bits[30][3].CLK
clk => bits[30][4].CLK
clk => bits[30][5].CLK
clk => bits[30][6].CLK
clk => bits[30][7].CLK
clk => bits[30][8].CLK
clk => bits[30][9].CLK
clk => bits[30][10].CLK
clk => bits[30][11].CLK
clk => bits[30][12].CLK
clk => bits[30][13].CLK
clk => bits[30][14].CLK
clk => bits[30][15].CLK
clk => bits[30][16].CLK
clk => bits[30][17].CLK
clk => bits[30][18].CLK
clk => bits[30][19].CLK
clk => bits[30][20].CLK
clk => bits[30][21].CLK
clk => bits[30][22].CLK
clk => bits[30][23].CLK
clk => bits[30][24].CLK
clk => bits[30][25].CLK
clk => bits[30][26].CLK
clk => bits[30][27].CLK
clk => bits[30][28].CLK
clk => bits[30][29].CLK
clk => bits[30][30].CLK
clk => bits[30][31].CLK
clk => bits[29][0].CLK
clk => bits[29][1].CLK
clk => bits[29][2].CLK
clk => bits[29][3].CLK
clk => bits[29][4].CLK
clk => bits[29][5].CLK
clk => bits[29][6].CLK
clk => bits[29][7].CLK
clk => bits[29][8].CLK
clk => bits[29][9].CLK
clk => bits[29][10].CLK
clk => bits[29][11].CLK
clk => bits[29][12].CLK
clk => bits[29][13].CLK
clk => bits[29][14].CLK
clk => bits[29][15].CLK
clk => bits[29][16].CLK
clk => bits[29][17].CLK
clk => bits[29][18].CLK
clk => bits[29][19].CLK
clk => bits[29][20].CLK
clk => bits[29][21].CLK
clk => bits[29][22].CLK
clk => bits[29][23].CLK
clk => bits[29][24].CLK
clk => bits[29][25].CLK
clk => bits[29][26].CLK
clk => bits[29][27].CLK
clk => bits[29][28].CLK
clk => bits[29][29].CLK
clk => bits[29][30].CLK
clk => bits[29][31].CLK
clk => bits[28][0].CLK
clk => bits[28][1].CLK
clk => bits[28][2].CLK
clk => bits[28][3].CLK
clk => bits[28][4].CLK
clk => bits[28][5].CLK
clk => bits[28][6].CLK
clk => bits[28][7].CLK
clk => bits[28][8].CLK
clk => bits[28][9].CLK
clk => bits[28][10].CLK
clk => bits[28][11].CLK
clk => bits[28][12].CLK
clk => bits[28][13].CLK
clk => bits[28][14].CLK
clk => bits[28][15].CLK
clk => bits[28][16].CLK
clk => bits[28][17].CLK
clk => bits[28][18].CLK
clk => bits[28][19].CLK
clk => bits[28][20].CLK
clk => bits[28][21].CLK
clk => bits[28][22].CLK
clk => bits[28][23].CLK
clk => bits[28][24].CLK
clk => bits[28][25].CLK
clk => bits[28][26].CLK
clk => bits[28][27].CLK
clk => bits[28][28].CLK
clk => bits[28][29].CLK
clk => bits[28][30].CLK
clk => bits[28][31].CLK
clk => bits[27][0].CLK
clk => bits[27][1].CLK
clk => bits[27][2].CLK
clk => bits[27][3].CLK
clk => bits[27][4].CLK
clk => bits[27][5].CLK
clk => bits[27][6].CLK
clk => bits[27][7].CLK
clk => bits[27][8].CLK
clk => bits[27][9].CLK
clk => bits[27][10].CLK
clk => bits[27][11].CLK
clk => bits[27][12].CLK
clk => bits[27][13].CLK
clk => bits[27][14].CLK
clk => bits[27][15].CLK
clk => bits[27][16].CLK
clk => bits[27][17].CLK
clk => bits[27][18].CLK
clk => bits[27][19].CLK
clk => bits[27][20].CLK
clk => bits[27][21].CLK
clk => bits[27][22].CLK
clk => bits[27][23].CLK
clk => bits[27][24].CLK
clk => bits[27][25].CLK
clk => bits[27][26].CLK
clk => bits[27][27].CLK
clk => bits[27][28].CLK
clk => bits[27][29].CLK
clk => bits[27][30].CLK
clk => bits[27][31].CLK
clk => bits[26][0].CLK
clk => bits[26][1].CLK
clk => bits[26][2].CLK
clk => bits[26][3].CLK
clk => bits[26][4].CLK
clk => bits[26][5].CLK
clk => bits[26][6].CLK
clk => bits[26][7].CLK
clk => bits[26][8].CLK
clk => bits[26][9].CLK
clk => bits[26][10].CLK
clk => bits[26][11].CLK
clk => bits[26][12].CLK
clk => bits[26][13].CLK
clk => bits[26][14].CLK
clk => bits[26][15].CLK
clk => bits[26][16].CLK
clk => bits[26][17].CLK
clk => bits[26][18].CLK
clk => bits[26][19].CLK
clk => bits[26][20].CLK
clk => bits[26][21].CLK
clk => bits[26][22].CLK
clk => bits[26][23].CLK
clk => bits[26][24].CLK
clk => bits[26][25].CLK
clk => bits[26][26].CLK
clk => bits[26][27].CLK
clk => bits[26][28].CLK
clk => bits[26][29].CLK
clk => bits[26][30].CLK
clk => bits[26][31].CLK
clk => bits[25][0].CLK
clk => bits[25][1].CLK
clk => bits[25][2].CLK
clk => bits[25][3].CLK
clk => bits[25][4].CLK
clk => bits[25][5].CLK
clk => bits[25][6].CLK
clk => bits[25][7].CLK
clk => bits[25][8].CLK
clk => bits[25][9].CLK
clk => bits[25][10].CLK
clk => bits[25][11].CLK
clk => bits[25][12].CLK
clk => bits[25][13].CLK
clk => bits[25][14].CLK
clk => bits[25][15].CLK
clk => bits[25][16].CLK
clk => bits[25][17].CLK
clk => bits[25][18].CLK
clk => bits[25][19].CLK
clk => bits[25][20].CLK
clk => bits[25][21].CLK
clk => bits[25][22].CLK
clk => bits[25][23].CLK
clk => bits[25][24].CLK
clk => bits[25][25].CLK
clk => bits[25][26].CLK
clk => bits[25][27].CLK
clk => bits[25][28].CLK
clk => bits[25][29].CLK
clk => bits[25][30].CLK
clk => bits[25][31].CLK
clk => bits[24][0].CLK
clk => bits[24][1].CLK
clk => bits[24][2].CLK
clk => bits[24][3].CLK
clk => bits[24][4].CLK
clk => bits[24][5].CLK
clk => bits[24][6].CLK
clk => bits[24][7].CLK
clk => bits[24][8].CLK
clk => bits[24][9].CLK
clk => bits[24][10].CLK
clk => bits[24][11].CLK
clk => bits[24][12].CLK
clk => bits[24][13].CLK
clk => bits[24][14].CLK
clk => bits[24][15].CLK
clk => bits[24][16].CLK
clk => bits[24][17].CLK
clk => bits[24][18].CLK
clk => bits[24][19].CLK
clk => bits[24][20].CLK
clk => bits[24][21].CLK
clk => bits[24][22].CLK
clk => bits[24][23].CLK
clk => bits[24][24].CLK
clk => bits[24][25].CLK
clk => bits[24][26].CLK
clk => bits[24][27].CLK
clk => bits[24][28].CLK
clk => bits[24][29].CLK
clk => bits[24][30].CLK
clk => bits[24][31].CLK
clk => bits[23][0].CLK
clk => bits[23][1].CLK
clk => bits[23][2].CLK
clk => bits[23][3].CLK
clk => bits[23][4].CLK
clk => bits[23][5].CLK
clk => bits[23][6].CLK
clk => bits[23][7].CLK
clk => bits[23][8].CLK
clk => bits[23][9].CLK
clk => bits[23][10].CLK
clk => bits[23][11].CLK
clk => bits[23][12].CLK
clk => bits[23][13].CLK
clk => bits[23][14].CLK
clk => bits[23][15].CLK
clk => bits[23][16].CLK
clk => bits[23][17].CLK
clk => bits[23][18].CLK
clk => bits[23][19].CLK
clk => bits[23][20].CLK
clk => bits[23][21].CLK
clk => bits[23][22].CLK
clk => bits[23][23].CLK
clk => bits[23][24].CLK
clk => bits[23][25].CLK
clk => bits[23][26].CLK
clk => bits[23][27].CLK
clk => bits[23][28].CLK
clk => bits[23][29].CLK
clk => bits[23][30].CLK
clk => bits[23][31].CLK
clk => bits[22][0].CLK
clk => bits[22][1].CLK
clk => bits[22][2].CLK
clk => bits[22][3].CLK
clk => bits[22][4].CLK
clk => bits[22][5].CLK
clk => bits[22][6].CLK
clk => bits[22][7].CLK
clk => bits[22][8].CLK
clk => bits[22][9].CLK
clk => bits[22][10].CLK
clk => bits[22][11].CLK
clk => bits[22][12].CLK
clk => bits[22][13].CLK
clk => bits[22][14].CLK
clk => bits[22][15].CLK
clk => bits[22][16].CLK
clk => bits[22][17].CLK
clk => bits[22][18].CLK
clk => bits[22][19].CLK
clk => bits[22][20].CLK
clk => bits[22][21].CLK
clk => bits[22][22].CLK
clk => bits[22][23].CLK
clk => bits[22][24].CLK
clk => bits[22][25].CLK
clk => bits[22][26].CLK
clk => bits[22][27].CLK
clk => bits[22][28].CLK
clk => bits[22][29].CLK
clk => bits[22][30].CLK
clk => bits[22][31].CLK
clk => bits[21][0].CLK
clk => bits[21][1].CLK
clk => bits[21][2].CLK
clk => bits[21][3].CLK
clk => bits[21][4].CLK
clk => bits[21][5].CLK
clk => bits[21][6].CLK
clk => bits[21][7].CLK
clk => bits[21][8].CLK
clk => bits[21][9].CLK
clk => bits[21][10].CLK
clk => bits[21][11].CLK
clk => bits[21][12].CLK
clk => bits[21][13].CLK
clk => bits[21][14].CLK
clk => bits[21][15].CLK
clk => bits[21][16].CLK
clk => bits[21][17].CLK
clk => bits[21][18].CLK
clk => bits[21][19].CLK
clk => bits[21][20].CLK
clk => bits[21][21].CLK
clk => bits[21][22].CLK
clk => bits[21][23].CLK
clk => bits[21][24].CLK
clk => bits[21][25].CLK
clk => bits[21][26].CLK
clk => bits[21][27].CLK
clk => bits[21][28].CLK
clk => bits[21][29].CLK
clk => bits[21][30].CLK
clk => bits[21][31].CLK
clk => bits[20][0].CLK
clk => bits[20][1].CLK
clk => bits[20][2].CLK
clk => bits[20][3].CLK
clk => bits[20][4].CLK
clk => bits[20][5].CLK
clk => bits[20][6].CLK
clk => bits[20][7].CLK
clk => bits[20][8].CLK
clk => bits[20][9].CLK
clk => bits[20][10].CLK
clk => bits[20][11].CLK
clk => bits[20][12].CLK
clk => bits[20][13].CLK
clk => bits[20][14].CLK
clk => bits[20][15].CLK
clk => bits[20][16].CLK
clk => bits[20][17].CLK
clk => bits[20][18].CLK
clk => bits[20][19].CLK
clk => bits[20][20].CLK
clk => bits[20][21].CLK
clk => bits[20][22].CLK
clk => bits[20][23].CLK
clk => bits[20][24].CLK
clk => bits[20][25].CLK
clk => bits[20][26].CLK
clk => bits[20][27].CLK
clk => bits[20][28].CLK
clk => bits[20][29].CLK
clk => bits[20][30].CLK
clk => bits[20][31].CLK
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[19][6].CLK
clk => bits[19][7].CLK
clk => bits[19][8].CLK
clk => bits[19][9].CLK
clk => bits[19][10].CLK
clk => bits[19][11].CLK
clk => bits[19][12].CLK
clk => bits[19][13].CLK
clk => bits[19][14].CLK
clk => bits[19][15].CLK
clk => bits[19][16].CLK
clk => bits[19][17].CLK
clk => bits[19][18].CLK
clk => bits[19][19].CLK
clk => bits[19][20].CLK
clk => bits[19][21].CLK
clk => bits[19][22].CLK
clk => bits[19][23].CLK
clk => bits[19][24].CLK
clk => bits[19][25].CLK
clk => bits[19][26].CLK
clk => bits[19][27].CLK
clk => bits[19][28].CLK
clk => bits[19][29].CLK
clk => bits[19][30].CLK
clk => bits[19][31].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[18][6].CLK
clk => bits[18][7].CLK
clk => bits[18][8].CLK
clk => bits[18][9].CLK
clk => bits[18][10].CLK
clk => bits[18][11].CLK
clk => bits[18][12].CLK
clk => bits[18][13].CLK
clk => bits[18][14].CLK
clk => bits[18][15].CLK
clk => bits[18][16].CLK
clk => bits[18][17].CLK
clk => bits[18][18].CLK
clk => bits[18][19].CLK
clk => bits[18][20].CLK
clk => bits[18][21].CLK
clk => bits[18][22].CLK
clk => bits[18][23].CLK
clk => bits[18][24].CLK
clk => bits[18][25].CLK
clk => bits[18][26].CLK
clk => bits[18][27].CLK
clk => bits[18][28].CLK
clk => bits[18][29].CLK
clk => bits[18][30].CLK
clk => bits[18][31].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[17][6].CLK
clk => bits[17][7].CLK
clk => bits[17][8].CLK
clk => bits[17][9].CLK
clk => bits[17][10].CLK
clk => bits[17][11].CLK
clk => bits[17][12].CLK
clk => bits[17][13].CLK
clk => bits[17][14].CLK
clk => bits[17][15].CLK
clk => bits[17][16].CLK
clk => bits[17][17].CLK
clk => bits[17][18].CLK
clk => bits[17][19].CLK
clk => bits[17][20].CLK
clk => bits[17][21].CLK
clk => bits[17][22].CLK
clk => bits[17][23].CLK
clk => bits[17][24].CLK
clk => bits[17][25].CLK
clk => bits[17][26].CLK
clk => bits[17][27].CLK
clk => bits[17][28].CLK
clk => bits[17][29].CLK
clk => bits[17][30].CLK
clk => bits[17][31].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[16][6].CLK
clk => bits[16][7].CLK
clk => bits[16][8].CLK
clk => bits[16][9].CLK
clk => bits[16][10].CLK
clk => bits[16][11].CLK
clk => bits[16][12].CLK
clk => bits[16][13].CLK
clk => bits[16][14].CLK
clk => bits[16][15].CLK
clk => bits[16][16].CLK
clk => bits[16][17].CLK
clk => bits[16][18].CLK
clk => bits[16][19].CLK
clk => bits[16][20].CLK
clk => bits[16][21].CLK
clk => bits[16][22].CLK
clk => bits[16][23].CLK
clk => bits[16][24].CLK
clk => bits[16][25].CLK
clk => bits[16][26].CLK
clk => bits[16][27].CLK
clk => bits[16][28].CLK
clk => bits[16][29].CLK
clk => bits[16][30].CLK
clk => bits[16][31].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[15][8].CLK
clk => bits[15][9].CLK
clk => bits[15][10].CLK
clk => bits[15][11].CLK
clk => bits[15][12].CLK
clk => bits[15][13].CLK
clk => bits[15][14].CLK
clk => bits[15][15].CLK
clk => bits[15][16].CLK
clk => bits[15][17].CLK
clk => bits[15][18].CLK
clk => bits[15][19].CLK
clk => bits[15][20].CLK
clk => bits[15][21].CLK
clk => bits[15][22].CLK
clk => bits[15][23].CLK
clk => bits[15][24].CLK
clk => bits[15][25].CLK
clk => bits[15][26].CLK
clk => bits[15][27].CLK
clk => bits[15][28].CLK
clk => bits[15][29].CLK
clk => bits[15][30].CLK
clk => bits[15][31].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[14][8].CLK
clk => bits[14][9].CLK
clk => bits[14][10].CLK
clk => bits[14][11].CLK
clk => bits[14][12].CLK
clk => bits[14][13].CLK
clk => bits[14][14].CLK
clk => bits[14][15].CLK
clk => bits[14][16].CLK
clk => bits[14][17].CLK
clk => bits[14][18].CLK
clk => bits[14][19].CLK
clk => bits[14][20].CLK
clk => bits[14][21].CLK
clk => bits[14][22].CLK
clk => bits[14][23].CLK
clk => bits[14][24].CLK
clk => bits[14][25].CLK
clk => bits[14][26].CLK
clk => bits[14][27].CLK
clk => bits[14][28].CLK
clk => bits[14][29].CLK
clk => bits[14][30].CLK
clk => bits[14][31].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[13][8].CLK
clk => bits[13][9].CLK
clk => bits[13][10].CLK
clk => bits[13][11].CLK
clk => bits[13][12].CLK
clk => bits[13][13].CLK
clk => bits[13][14].CLK
clk => bits[13][15].CLK
clk => bits[13][16].CLK
clk => bits[13][17].CLK
clk => bits[13][18].CLK
clk => bits[13][19].CLK
clk => bits[13][20].CLK
clk => bits[13][21].CLK
clk => bits[13][22].CLK
clk => bits[13][23].CLK
clk => bits[13][24].CLK
clk => bits[13][25].CLK
clk => bits[13][26].CLK
clk => bits[13][27].CLK
clk => bits[13][28].CLK
clk => bits[13][29].CLK
clk => bits[13][30].CLK
clk => bits[13][31].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[12][8].CLK
clk => bits[12][9].CLK
clk => bits[12][10].CLK
clk => bits[12][11].CLK
clk => bits[12][12].CLK
clk => bits[12][13].CLK
clk => bits[12][14].CLK
clk => bits[12][15].CLK
clk => bits[12][16].CLK
clk => bits[12][17].CLK
clk => bits[12][18].CLK
clk => bits[12][19].CLK
clk => bits[12][20].CLK
clk => bits[12][21].CLK
clk => bits[12][22].CLK
clk => bits[12][23].CLK
clk => bits[12][24].CLK
clk => bits[12][25].CLK
clk => bits[12][26].CLK
clk => bits[12][27].CLK
clk => bits[12][28].CLK
clk => bits[12][29].CLK
clk => bits[12][30].CLK
clk => bits[12][31].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[11][8].CLK
clk => bits[11][9].CLK
clk => bits[11][10].CLK
clk => bits[11][11].CLK
clk => bits[11][12].CLK
clk => bits[11][13].CLK
clk => bits[11][14].CLK
clk => bits[11][15].CLK
clk => bits[11][16].CLK
clk => bits[11][17].CLK
clk => bits[11][18].CLK
clk => bits[11][19].CLK
clk => bits[11][20].CLK
clk => bits[11][21].CLK
clk => bits[11][22].CLK
clk => bits[11][23].CLK
clk => bits[11][24].CLK
clk => bits[11][25].CLK
clk => bits[11][26].CLK
clk => bits[11][27].CLK
clk => bits[11][28].CLK
clk => bits[11][29].CLK
clk => bits[11][30].CLK
clk => bits[11][31].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[10][8].CLK
clk => bits[10][9].CLK
clk => bits[10][10].CLK
clk => bits[10][11].CLK
clk => bits[10][12].CLK
clk => bits[10][13].CLK
clk => bits[10][14].CLK
clk => bits[10][15].CLK
clk => bits[10][16].CLK
clk => bits[10][17].CLK
clk => bits[10][18].CLK
clk => bits[10][19].CLK
clk => bits[10][20].CLK
clk => bits[10][21].CLK
clk => bits[10][22].CLK
clk => bits[10][23].CLK
clk => bits[10][24].CLK
clk => bits[10][25].CLK
clk => bits[10][26].CLK
clk => bits[10][27].CLK
clk => bits[10][28].CLK
clk => bits[10][29].CLK
clk => bits[10][30].CLK
clk => bits[10][31].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[9][21].CLK
clk => bits[9][22].CLK
clk => bits[9][23].CLK
clk => bits[9][24].CLK
clk => bits[9][25].CLK
clk => bits[9][26].CLK
clk => bits[9][27].CLK
clk => bits[9][28].CLK
clk => bits[9][29].CLK
clk => bits[9][30].CLK
clk => bits[9][31].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[8][21].CLK
clk => bits[8][22].CLK
clk => bits[8][23].CLK
clk => bits[8][24].CLK
clk => bits[8][25].CLK
clk => bits[8][26].CLK
clk => bits[8][27].CLK
clk => bits[8][28].CLK
clk => bits[8][29].CLK
clk => bits[8][30].CLK
clk => bits[8][31].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[7][21].CLK
clk => bits[7][22].CLK
clk => bits[7][23].CLK
clk => bits[7][24].CLK
clk => bits[7][25].CLK
clk => bits[7][26].CLK
clk => bits[7][27].CLK
clk => bits[7][28].CLK
clk => bits[7][29].CLK
clk => bits[7][30].CLK
clk => bits[7][31].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[6][21].CLK
clk => bits[6][22].CLK
clk => bits[6][23].CLK
clk => bits[6][24].CLK
clk => bits[6][25].CLK
clk => bits[6][26].CLK
clk => bits[6][27].CLK
clk => bits[6][28].CLK
clk => bits[6][29].CLK
clk => bits[6][30].CLK
clk => bits[6][31].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[5][21].CLK
clk => bits[5][22].CLK
clk => bits[5][23].CLK
clk => bits[5][24].CLK
clk => bits[5][25].CLK
clk => bits[5][26].CLK
clk => bits[5][27].CLK
clk => bits[5][28].CLK
clk => bits[5][29].CLK
clk => bits[5][30].CLK
clk => bits[5][31].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[4][21].CLK
clk => bits[4][22].CLK
clk => bits[4][23].CLK
clk => bits[4][24].CLK
clk => bits[4][25].CLK
clk => bits[4][26].CLK
clk => bits[4][27].CLK
clk => bits[4][28].CLK
clk => bits[4][29].CLK
clk => bits[4][30].CLK
clk => bits[4][31].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[3][21].CLK
clk => bits[3][22].CLK
clk => bits[3][23].CLK
clk => bits[3][24].CLK
clk => bits[3][25].CLK
clk => bits[3][26].CLK
clk => bits[3][27].CLK
clk => bits[3][28].CLK
clk => bits[3][29].CLK
clk => bits[3][30].CLK
clk => bits[3][31].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[2][24].CLK
clk => bits[2][25].CLK
clk => bits[2][26].CLK
clk => bits[2][27].CLK
clk => bits[2][28].CLK
clk => bits[2][29].CLK
clk => bits[2][30].CLK
clk => bits[2][31].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[1][27].CLK
clk => bits[1][28].CLK
clk => bits[1][29].CLK
clk => bits[1][30].CLK
clk => bits[1][31].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
cen => bits[0][31].ENA
cen => bits[0][30].ENA
cen => bits[0][29].ENA
cen => bits[0][28].ENA
cen => bits[0][27].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][31].ENA
cen => bits[1][30].ENA
cen => bits[1][29].ENA
cen => bits[1][28].ENA
cen => bits[1][27].ENA
cen => bits[1][26].ENA
cen => bits[1][25].ENA
cen => bits[1][24].ENA
cen => bits[1][23].ENA
cen => bits[1][22].ENA
cen => bits[1][21].ENA
cen => bits[1][20].ENA
cen => bits[1][19].ENA
cen => bits[1][18].ENA
cen => bits[1][17].ENA
cen => bits[1][16].ENA
cen => bits[1][15].ENA
cen => bits[1][14].ENA
cen => bits[1][13].ENA
cen => bits[1][12].ENA
cen => bits[1][11].ENA
cen => bits[1][10].ENA
cen => bits[1][9].ENA
cen => bits[1][8].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][31].ENA
cen => bits[2][30].ENA
cen => bits[2][29].ENA
cen => bits[2][28].ENA
cen => bits[2][27].ENA
cen => bits[2][26].ENA
cen => bits[2][25].ENA
cen => bits[2][24].ENA
cen => bits[2][23].ENA
cen => bits[2][22].ENA
cen => bits[2][21].ENA
cen => bits[2][20].ENA
cen => bits[2][19].ENA
cen => bits[2][18].ENA
cen => bits[2][17].ENA
cen => bits[2][16].ENA
cen => bits[2][15].ENA
cen => bits[2][14].ENA
cen => bits[2][13].ENA
cen => bits[2][12].ENA
cen => bits[2][11].ENA
cen => bits[2][10].ENA
cen => bits[2][9].ENA
cen => bits[2][8].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][31].ENA
cen => bits[3][30].ENA
cen => bits[3][29].ENA
cen => bits[3][28].ENA
cen => bits[3][27].ENA
cen => bits[3][26].ENA
cen => bits[3][25].ENA
cen => bits[3][24].ENA
cen => bits[3][23].ENA
cen => bits[3][22].ENA
cen => bits[3][21].ENA
cen => bits[3][20].ENA
cen => bits[3][19].ENA
cen => bits[3][18].ENA
cen => bits[3][17].ENA
cen => bits[3][16].ENA
cen => bits[3][15].ENA
cen => bits[3][14].ENA
cen => bits[3][13].ENA
cen => bits[3][12].ENA
cen => bits[3][11].ENA
cen => bits[3][10].ENA
cen => bits[3][9].ENA
cen => bits[3][8].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][31].ENA
cen => bits[4][30].ENA
cen => bits[4][29].ENA
cen => bits[4][28].ENA
cen => bits[4][27].ENA
cen => bits[4][26].ENA
cen => bits[4][25].ENA
cen => bits[4][24].ENA
cen => bits[4][23].ENA
cen => bits[4][22].ENA
cen => bits[4][21].ENA
cen => bits[4][20].ENA
cen => bits[4][19].ENA
cen => bits[4][18].ENA
cen => bits[4][17].ENA
cen => bits[4][16].ENA
cen => bits[4][15].ENA
cen => bits[4][14].ENA
cen => bits[4][13].ENA
cen => bits[4][12].ENA
cen => bits[4][11].ENA
cen => bits[4][10].ENA
cen => bits[4][9].ENA
cen => bits[4][8].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][31].ENA
cen => bits[5][30].ENA
cen => bits[5][29].ENA
cen => bits[5][28].ENA
cen => bits[5][27].ENA
cen => bits[5][26].ENA
cen => bits[5][25].ENA
cen => bits[5][24].ENA
cen => bits[5][23].ENA
cen => bits[5][22].ENA
cen => bits[5][21].ENA
cen => bits[5][20].ENA
cen => bits[5][19].ENA
cen => bits[5][18].ENA
cen => bits[5][17].ENA
cen => bits[5][16].ENA
cen => bits[5][15].ENA
cen => bits[5][14].ENA
cen => bits[5][13].ENA
cen => bits[5][12].ENA
cen => bits[5][11].ENA
cen => bits[5][10].ENA
cen => bits[5][9].ENA
cen => bits[5][8].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][31].ENA
cen => bits[6][30].ENA
cen => bits[6][29].ENA
cen => bits[6][28].ENA
cen => bits[6][27].ENA
cen => bits[6][26].ENA
cen => bits[6][25].ENA
cen => bits[6][24].ENA
cen => bits[6][23].ENA
cen => bits[6][22].ENA
cen => bits[6][21].ENA
cen => bits[6][20].ENA
cen => bits[6][19].ENA
cen => bits[6][18].ENA
cen => bits[6][17].ENA
cen => bits[6][16].ENA
cen => bits[6][15].ENA
cen => bits[6][14].ENA
cen => bits[6][13].ENA
cen => bits[6][12].ENA
cen => bits[6][11].ENA
cen => bits[6][10].ENA
cen => bits[6][9].ENA
cen => bits[6][8].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][31].ENA
cen => bits[7][30].ENA
cen => bits[7][29].ENA
cen => bits[7][28].ENA
cen => bits[7][27].ENA
cen => bits[7][26].ENA
cen => bits[7][25].ENA
cen => bits[7][24].ENA
cen => bits[7][23].ENA
cen => bits[7][22].ENA
cen => bits[7][21].ENA
cen => bits[7][20].ENA
cen => bits[7][19].ENA
cen => bits[7][18].ENA
cen => bits[7][17].ENA
cen => bits[7][16].ENA
cen => bits[7][15].ENA
cen => bits[7][14].ENA
cen => bits[7][13].ENA
cen => bits[7][12].ENA
cen => bits[7][11].ENA
cen => bits[7][10].ENA
cen => bits[7][9].ENA
cen => bits[7][8].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][31].ENA
cen => bits[8][30].ENA
cen => bits[8][29].ENA
cen => bits[8][28].ENA
cen => bits[8][27].ENA
cen => bits[8][26].ENA
cen => bits[8][25].ENA
cen => bits[8][24].ENA
cen => bits[8][23].ENA
cen => bits[8][22].ENA
cen => bits[8][21].ENA
cen => bits[8][20].ENA
cen => bits[8][19].ENA
cen => bits[8][18].ENA
cen => bits[8][17].ENA
cen => bits[8][16].ENA
cen => bits[8][15].ENA
cen => bits[8][14].ENA
cen => bits[8][13].ENA
cen => bits[8][12].ENA
cen => bits[8][11].ENA
cen => bits[8][10].ENA
cen => bits[8][9].ENA
cen => bits[8][8].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][31].ENA
cen => bits[9][30].ENA
cen => bits[9][29].ENA
cen => bits[9][28].ENA
cen => bits[9][27].ENA
cen => bits[9][26].ENA
cen => bits[9][25].ENA
cen => bits[9][24].ENA
cen => bits[9][23].ENA
cen => bits[9][22].ENA
cen => bits[9][21].ENA
cen => bits[9][20].ENA
cen => bits[9][19].ENA
cen => bits[9][18].ENA
cen => bits[9][17].ENA
cen => bits[9][16].ENA
cen => bits[9][15].ENA
cen => bits[9][14].ENA
cen => bits[9][13].ENA
cen => bits[9][12].ENA
cen => bits[9][11].ENA
cen => bits[9][10].ENA
cen => bits[9][9].ENA
cen => bits[9][8].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][31].ENA
cen => bits[10][30].ENA
cen => bits[10][29].ENA
cen => bits[10][28].ENA
cen => bits[10][27].ENA
cen => bits[10][26].ENA
cen => bits[10][25].ENA
cen => bits[10][24].ENA
cen => bits[10][23].ENA
cen => bits[10][22].ENA
cen => bits[10][21].ENA
cen => bits[10][20].ENA
cen => bits[10][19].ENA
cen => bits[10][18].ENA
cen => bits[10][17].ENA
cen => bits[10][16].ENA
cen => bits[10][15].ENA
cen => bits[10][14].ENA
cen => bits[10][13].ENA
cen => bits[10][12].ENA
cen => bits[10][11].ENA
cen => bits[10][10].ENA
cen => bits[10][9].ENA
cen => bits[10][8].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][31].ENA
cen => bits[11][30].ENA
cen => bits[11][29].ENA
cen => bits[11][28].ENA
cen => bits[11][27].ENA
cen => bits[11][26].ENA
cen => bits[11][25].ENA
cen => bits[11][24].ENA
cen => bits[11][23].ENA
cen => bits[11][22].ENA
cen => bits[11][21].ENA
cen => bits[11][20].ENA
cen => bits[11][19].ENA
cen => bits[11][18].ENA
cen => bits[11][17].ENA
cen => bits[11][16].ENA
cen => bits[11][15].ENA
cen => bits[11][14].ENA
cen => bits[11][13].ENA
cen => bits[11][12].ENA
cen => bits[11][11].ENA
cen => bits[11][10].ENA
cen => bits[11][9].ENA
cen => bits[11][8].ENA
cen => bits[11][7].ENA
cen => bits[11][6].ENA
cen => bits[11][5].ENA
cen => bits[11][4].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][31].ENA
cen => bits[12][30].ENA
cen => bits[12][29].ENA
cen => bits[12][28].ENA
cen => bits[12][27].ENA
cen => bits[12][26].ENA
cen => bits[12][25].ENA
cen => bits[12][24].ENA
cen => bits[12][23].ENA
cen => bits[12][22].ENA
cen => bits[12][21].ENA
cen => bits[12][20].ENA
cen => bits[12][19].ENA
cen => bits[12][18].ENA
cen => bits[12][17].ENA
cen => bits[12][16].ENA
cen => bits[12][15].ENA
cen => bits[12][14].ENA
cen => bits[12][13].ENA
cen => bits[12][12].ENA
cen => bits[12][11].ENA
cen => bits[12][10].ENA
cen => bits[12][9].ENA
cen => bits[12][8].ENA
cen => bits[12][7].ENA
cen => bits[12][6].ENA
cen => bits[12][5].ENA
cen => bits[12][4].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][31].ENA
cen => bits[13][30].ENA
cen => bits[13][29].ENA
cen => bits[13][28].ENA
cen => bits[13][27].ENA
cen => bits[13][26].ENA
cen => bits[13][25].ENA
cen => bits[13][24].ENA
cen => bits[13][23].ENA
cen => bits[13][22].ENA
cen => bits[13][21].ENA
cen => bits[13][20].ENA
cen => bits[13][19].ENA
cen => bits[13][18].ENA
cen => bits[13][17].ENA
cen => bits[13][16].ENA
cen => bits[13][15].ENA
cen => bits[13][14].ENA
cen => bits[13][13].ENA
cen => bits[13][12].ENA
cen => bits[13][11].ENA
cen => bits[13][10].ENA
cen => bits[13][9].ENA
cen => bits[13][8].ENA
cen => bits[13][7].ENA
cen => bits[13][6].ENA
cen => bits[13][5].ENA
cen => bits[13][4].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
cen => bits[14][31].ENA
cen => bits[14][30].ENA
cen => bits[14][29].ENA
cen => bits[14][28].ENA
cen => bits[14][27].ENA
cen => bits[14][26].ENA
cen => bits[14][25].ENA
cen => bits[14][24].ENA
cen => bits[14][23].ENA
cen => bits[14][22].ENA
cen => bits[14][21].ENA
cen => bits[14][20].ENA
cen => bits[14][19].ENA
cen => bits[14][18].ENA
cen => bits[14][17].ENA
cen => bits[14][16].ENA
cen => bits[14][15].ENA
cen => bits[14][14].ENA
cen => bits[14][13].ENA
cen => bits[14][12].ENA
cen => bits[14][11].ENA
cen => bits[14][10].ENA
cen => bits[14][9].ENA
cen => bits[14][8].ENA
cen => bits[14][7].ENA
cen => bits[14][6].ENA
cen => bits[14][5].ENA
cen => bits[14][4].ENA
cen => bits[14][3].ENA
cen => bits[14][2].ENA
cen => bits[14][1].ENA
cen => bits[14][0].ENA
cen => bits[15][31].ENA
cen => bits[15][30].ENA
cen => bits[15][29].ENA
cen => bits[15][28].ENA
cen => bits[15][27].ENA
cen => bits[15][26].ENA
cen => bits[15][25].ENA
cen => bits[15][24].ENA
cen => bits[15][23].ENA
cen => bits[15][22].ENA
cen => bits[15][21].ENA
cen => bits[15][20].ENA
cen => bits[15][19].ENA
cen => bits[15][18].ENA
cen => bits[15][17].ENA
cen => bits[15][16].ENA
cen => bits[15][15].ENA
cen => bits[15][14].ENA
cen => bits[15][13].ENA
cen => bits[15][12].ENA
cen => bits[15][11].ENA
cen => bits[15][10].ENA
cen => bits[15][9].ENA
cen => bits[15][8].ENA
cen => bits[15][7].ENA
cen => bits[15][6].ENA
cen => bits[15][5].ENA
cen => bits[15][4].ENA
cen => bits[15][3].ENA
cen => bits[15][2].ENA
cen => bits[15][1].ENA
cen => bits[15][0].ENA
cen => bits[16][31].ENA
cen => bits[16][30].ENA
cen => bits[16][29].ENA
cen => bits[16][28].ENA
cen => bits[16][27].ENA
cen => bits[16][26].ENA
cen => bits[16][25].ENA
cen => bits[16][24].ENA
cen => bits[16][23].ENA
cen => bits[16][22].ENA
cen => bits[16][21].ENA
cen => bits[16][20].ENA
cen => bits[16][19].ENA
cen => bits[16][18].ENA
cen => bits[16][17].ENA
cen => bits[16][16].ENA
cen => bits[16][15].ENA
cen => bits[16][14].ENA
cen => bits[16][13].ENA
cen => bits[16][12].ENA
cen => bits[16][11].ENA
cen => bits[16][10].ENA
cen => bits[16][9].ENA
cen => bits[16][8].ENA
cen => bits[16][7].ENA
cen => bits[16][6].ENA
cen => bits[16][5].ENA
cen => bits[16][4].ENA
cen => bits[16][3].ENA
cen => bits[16][2].ENA
cen => bits[16][1].ENA
cen => bits[16][0].ENA
cen => bits[17][31].ENA
cen => bits[17][30].ENA
cen => bits[17][29].ENA
cen => bits[17][28].ENA
cen => bits[17][27].ENA
cen => bits[17][26].ENA
cen => bits[17][25].ENA
cen => bits[17][24].ENA
cen => bits[17][23].ENA
cen => bits[17][22].ENA
cen => bits[17][21].ENA
cen => bits[17][20].ENA
cen => bits[17][19].ENA
cen => bits[17][18].ENA
cen => bits[17][17].ENA
cen => bits[17][16].ENA
cen => bits[17][15].ENA
cen => bits[17][14].ENA
cen => bits[17][13].ENA
cen => bits[17][12].ENA
cen => bits[17][11].ENA
cen => bits[17][10].ENA
cen => bits[17][9].ENA
cen => bits[17][8].ENA
cen => bits[17][7].ENA
cen => bits[17][6].ENA
cen => bits[17][5].ENA
cen => bits[17][4].ENA
cen => bits[17][3].ENA
cen => bits[17][2].ENA
cen => bits[17][1].ENA
cen => bits[17][0].ENA
cen => bits[18][31].ENA
cen => bits[18][30].ENA
cen => bits[18][29].ENA
cen => bits[18][28].ENA
cen => bits[18][27].ENA
cen => bits[18][26].ENA
cen => bits[18][25].ENA
cen => bits[18][24].ENA
cen => bits[18][23].ENA
cen => bits[18][22].ENA
cen => bits[18][21].ENA
cen => bits[18][20].ENA
cen => bits[18][19].ENA
cen => bits[18][18].ENA
cen => bits[18][17].ENA
cen => bits[18][16].ENA
cen => bits[18][15].ENA
cen => bits[18][14].ENA
cen => bits[18][13].ENA
cen => bits[18][12].ENA
cen => bits[18][11].ENA
cen => bits[18][10].ENA
cen => bits[18][9].ENA
cen => bits[18][8].ENA
cen => bits[18][7].ENA
cen => bits[18][6].ENA
cen => bits[18][5].ENA
cen => bits[18][4].ENA
cen => bits[18][3].ENA
cen => bits[18][2].ENA
cen => bits[18][1].ENA
cen => bits[18][0].ENA
cen => bits[19][31].ENA
cen => bits[19][30].ENA
cen => bits[19][29].ENA
cen => bits[19][28].ENA
cen => bits[19][27].ENA
cen => bits[19][26].ENA
cen => bits[19][25].ENA
cen => bits[19][24].ENA
cen => bits[19][23].ENA
cen => bits[19][22].ENA
cen => bits[19][21].ENA
cen => bits[19][20].ENA
cen => bits[19][19].ENA
cen => bits[19][18].ENA
cen => bits[19][17].ENA
cen => bits[19][16].ENA
cen => bits[19][15].ENA
cen => bits[19][14].ENA
cen => bits[19][13].ENA
cen => bits[19][12].ENA
cen => bits[19][11].ENA
cen => bits[19][10].ENA
cen => bits[19][9].ENA
cen => bits[19][8].ENA
cen => bits[19][7].ENA
cen => bits[19][6].ENA
cen => bits[19][5].ENA
cen => bits[19][4].ENA
cen => bits[19][3].ENA
cen => bits[19][2].ENA
cen => bits[19][1].ENA
cen => bits[19][0].ENA
cen => bits[20][31].ENA
cen => bits[20][30].ENA
cen => bits[20][29].ENA
cen => bits[20][28].ENA
cen => bits[20][27].ENA
cen => bits[20][26].ENA
cen => bits[20][25].ENA
cen => bits[20][24].ENA
cen => bits[20][23].ENA
cen => bits[20][22].ENA
cen => bits[20][21].ENA
cen => bits[20][20].ENA
cen => bits[20][19].ENA
cen => bits[20][18].ENA
cen => bits[20][17].ENA
cen => bits[20][16].ENA
cen => bits[20][15].ENA
cen => bits[20][14].ENA
cen => bits[20][13].ENA
cen => bits[20][12].ENA
cen => bits[20][11].ENA
cen => bits[20][10].ENA
cen => bits[20][9].ENA
cen => bits[20][8].ENA
cen => bits[20][7].ENA
cen => bits[20][6].ENA
cen => bits[20][5].ENA
cen => bits[20][4].ENA
cen => bits[20][3].ENA
cen => bits[20][2].ENA
cen => bits[20][1].ENA
cen => bits[20][0].ENA
cen => bits[21][31].ENA
cen => bits[21][30].ENA
cen => bits[21][29].ENA
cen => bits[21][28].ENA
cen => bits[21][27].ENA
cen => bits[21][26].ENA
cen => bits[21][25].ENA
cen => bits[21][24].ENA
cen => bits[21][23].ENA
cen => bits[21][22].ENA
cen => bits[21][21].ENA
cen => bits[21][20].ENA
cen => bits[21][19].ENA
cen => bits[21][18].ENA
cen => bits[21][17].ENA
cen => bits[21][16].ENA
cen => bits[21][15].ENA
cen => bits[21][14].ENA
cen => bits[21][13].ENA
cen => bits[21][12].ENA
cen => bits[21][11].ENA
cen => bits[21][10].ENA
cen => bits[21][9].ENA
cen => bits[21][8].ENA
cen => bits[21][7].ENA
cen => bits[21][6].ENA
cen => bits[21][5].ENA
cen => bits[21][4].ENA
cen => bits[21][3].ENA
cen => bits[21][2].ENA
cen => bits[21][1].ENA
cen => bits[21][0].ENA
cen => bits[22][31].ENA
cen => bits[22][30].ENA
cen => bits[22][29].ENA
cen => bits[22][28].ENA
cen => bits[22][27].ENA
cen => bits[22][26].ENA
cen => bits[22][25].ENA
cen => bits[22][24].ENA
cen => bits[22][23].ENA
cen => bits[22][22].ENA
cen => bits[22][21].ENA
cen => bits[22][20].ENA
cen => bits[22][19].ENA
cen => bits[22][18].ENA
cen => bits[22][17].ENA
cen => bits[22][16].ENA
cen => bits[22][15].ENA
cen => bits[22][14].ENA
cen => bits[22][13].ENA
cen => bits[22][12].ENA
cen => bits[22][11].ENA
cen => bits[22][10].ENA
cen => bits[22][9].ENA
cen => bits[22][8].ENA
cen => bits[22][7].ENA
cen => bits[22][6].ENA
cen => bits[22][5].ENA
cen => bits[22][4].ENA
cen => bits[22][3].ENA
cen => bits[22][2].ENA
cen => bits[22][1].ENA
cen => bits[22][0].ENA
cen => bits[23][31].ENA
cen => bits[23][30].ENA
cen => bits[23][29].ENA
cen => bits[23][28].ENA
cen => bits[23][27].ENA
cen => bits[23][26].ENA
cen => bits[23][25].ENA
cen => bits[23][24].ENA
cen => bits[23][23].ENA
cen => bits[23][22].ENA
cen => bits[23][21].ENA
cen => bits[23][20].ENA
cen => bits[23][19].ENA
cen => bits[23][18].ENA
cen => bits[23][17].ENA
cen => bits[23][16].ENA
cen => bits[23][15].ENA
cen => bits[23][14].ENA
cen => bits[23][13].ENA
cen => bits[23][12].ENA
cen => bits[23][11].ENA
cen => bits[23][10].ENA
cen => bits[23][9].ENA
cen => bits[23][8].ENA
cen => bits[23][7].ENA
cen => bits[23][6].ENA
cen => bits[23][5].ENA
cen => bits[23][4].ENA
cen => bits[23][3].ENA
cen => bits[23][2].ENA
cen => bits[23][1].ENA
cen => bits[23][0].ENA
cen => bits[24][31].ENA
cen => bits[24][30].ENA
cen => bits[24][29].ENA
cen => bits[24][28].ENA
cen => bits[24][27].ENA
cen => bits[24][26].ENA
cen => bits[24][25].ENA
cen => bits[24][24].ENA
cen => bits[24][23].ENA
cen => bits[24][22].ENA
cen => bits[24][21].ENA
cen => bits[24][20].ENA
cen => bits[24][19].ENA
cen => bits[24][18].ENA
cen => bits[24][17].ENA
cen => bits[24][16].ENA
cen => bits[24][15].ENA
cen => bits[24][14].ENA
cen => bits[24][13].ENA
cen => bits[24][12].ENA
cen => bits[24][11].ENA
cen => bits[24][10].ENA
cen => bits[24][9].ENA
cen => bits[24][8].ENA
cen => bits[24][7].ENA
cen => bits[24][6].ENA
cen => bits[24][5].ENA
cen => bits[24][4].ENA
cen => bits[24][3].ENA
cen => bits[24][2].ENA
cen => bits[24][1].ENA
cen => bits[24][0].ENA
cen => bits[25][31].ENA
cen => bits[25][30].ENA
cen => bits[25][29].ENA
cen => bits[25][28].ENA
cen => bits[25][27].ENA
cen => bits[25][26].ENA
cen => bits[25][25].ENA
cen => bits[25][24].ENA
cen => bits[25][23].ENA
cen => bits[25][22].ENA
cen => bits[25][21].ENA
cen => bits[25][20].ENA
cen => bits[25][19].ENA
cen => bits[25][18].ENA
cen => bits[25][17].ENA
cen => bits[25][16].ENA
cen => bits[25][15].ENA
cen => bits[25][14].ENA
cen => bits[25][13].ENA
cen => bits[25][12].ENA
cen => bits[25][11].ENA
cen => bits[25][10].ENA
cen => bits[25][9].ENA
cen => bits[25][8].ENA
cen => bits[25][7].ENA
cen => bits[25][6].ENA
cen => bits[25][5].ENA
cen => bits[25][4].ENA
cen => bits[25][3].ENA
cen => bits[25][2].ENA
cen => bits[25][1].ENA
cen => bits[25][0].ENA
cen => bits[26][31].ENA
cen => bits[26][30].ENA
cen => bits[26][29].ENA
cen => bits[26][28].ENA
cen => bits[26][27].ENA
cen => bits[26][26].ENA
cen => bits[26][25].ENA
cen => bits[26][24].ENA
cen => bits[26][23].ENA
cen => bits[26][22].ENA
cen => bits[26][21].ENA
cen => bits[26][20].ENA
cen => bits[26][19].ENA
cen => bits[26][18].ENA
cen => bits[26][17].ENA
cen => bits[26][16].ENA
cen => bits[26][15].ENA
cen => bits[26][14].ENA
cen => bits[26][13].ENA
cen => bits[26][12].ENA
cen => bits[26][11].ENA
cen => bits[26][10].ENA
cen => bits[26][9].ENA
cen => bits[26][8].ENA
cen => bits[26][7].ENA
cen => bits[26][6].ENA
cen => bits[26][5].ENA
cen => bits[26][4].ENA
cen => bits[26][3].ENA
cen => bits[26][2].ENA
cen => bits[26][1].ENA
cen => bits[26][0].ENA
cen => bits[27][31].ENA
cen => bits[27][30].ENA
cen => bits[27][29].ENA
cen => bits[27][28].ENA
cen => bits[27][27].ENA
cen => bits[27][26].ENA
cen => bits[27][25].ENA
cen => bits[27][24].ENA
cen => bits[27][23].ENA
cen => bits[27][22].ENA
cen => bits[27][21].ENA
cen => bits[27][20].ENA
cen => bits[27][19].ENA
cen => bits[27][18].ENA
cen => bits[27][17].ENA
cen => bits[27][16].ENA
cen => bits[27][15].ENA
cen => bits[27][14].ENA
cen => bits[27][13].ENA
cen => bits[27][12].ENA
cen => bits[27][11].ENA
cen => bits[27][10].ENA
cen => bits[27][9].ENA
cen => bits[27][8].ENA
cen => bits[27][7].ENA
cen => bits[27][6].ENA
cen => bits[27][5].ENA
cen => bits[27][4].ENA
cen => bits[27][3].ENA
cen => bits[27][2].ENA
cen => bits[27][1].ENA
cen => bits[27][0].ENA
cen => bits[28][31].ENA
cen => bits[28][30].ENA
cen => bits[28][29].ENA
cen => bits[28][28].ENA
cen => bits[28][27].ENA
cen => bits[28][26].ENA
cen => bits[28][25].ENA
cen => bits[28][24].ENA
cen => bits[28][23].ENA
cen => bits[28][22].ENA
cen => bits[28][21].ENA
cen => bits[28][20].ENA
cen => bits[28][19].ENA
cen => bits[28][18].ENA
cen => bits[28][17].ENA
cen => bits[28][16].ENA
cen => bits[28][15].ENA
cen => bits[28][14].ENA
cen => bits[28][13].ENA
cen => bits[28][12].ENA
cen => bits[28][11].ENA
cen => bits[28][10].ENA
cen => bits[28][9].ENA
cen => bits[28][8].ENA
cen => bits[28][7].ENA
cen => bits[28][6].ENA
cen => bits[28][5].ENA
cen => bits[28][4].ENA
cen => bits[28][3].ENA
cen => bits[28][2].ENA
cen => bits[28][1].ENA
cen => bits[28][0].ENA
cen => bits[29][31].ENA
cen => bits[29][30].ENA
cen => bits[29][29].ENA
cen => bits[29][28].ENA
cen => bits[29][27].ENA
cen => bits[29][26].ENA
cen => bits[29][25].ENA
cen => bits[29][24].ENA
cen => bits[29][23].ENA
cen => bits[29][22].ENA
cen => bits[29][21].ENA
cen => bits[29][20].ENA
cen => bits[29][19].ENA
cen => bits[29][18].ENA
cen => bits[29][17].ENA
cen => bits[29][16].ENA
cen => bits[29][15].ENA
cen => bits[29][14].ENA
cen => bits[29][13].ENA
cen => bits[29][12].ENA
cen => bits[29][11].ENA
cen => bits[29][10].ENA
cen => bits[29][9].ENA
cen => bits[29][8].ENA
cen => bits[29][7].ENA
cen => bits[29][6].ENA
cen => bits[29][5].ENA
cen => bits[29][4].ENA
cen => bits[29][3].ENA
cen => bits[29][2].ENA
cen => bits[29][1].ENA
cen => bits[29][0].ENA
cen => bits[30][31].ENA
cen => bits[30][30].ENA
cen => bits[30][29].ENA
cen => bits[30][28].ENA
cen => bits[30][27].ENA
cen => bits[30][26].ENA
cen => bits[30][25].ENA
cen => bits[30][24].ENA
cen => bits[30][23].ENA
cen => bits[30][22].ENA
cen => bits[30][21].ENA
cen => bits[30][20].ENA
cen => bits[30][19].ENA
cen => bits[30][18].ENA
cen => bits[30][17].ENA
cen => bits[30][16].ENA
cen => bits[30][15].ENA
cen => bits[30][14].ENA
cen => bits[30][13].ENA
cen => bits[30][12].ENA
cen => bits[30][11].ENA
cen => bits[30][10].ENA
cen => bits[30][9].ENA
cen => bits[30][8].ENA
cen => bits[30][7].ENA
cen => bits[30][6].ENA
cen => bits[30][5].ENA
cen => bits[30][4].ENA
cen => bits[30][3].ENA
cen => bits[30][2].ENA
cen => bits[30][1].ENA
cen => bits[30][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
din[14] => bits[14][0].DATAIN
din[15] => bits[15][0].DATAIN
din[16] => bits[16][0].DATAIN
din[17] => bits[17][0].DATAIN
din[18] => bits[18][0].DATAIN
din[19] => bits[19][0].DATAIN
din[20] => bits[20][0].DATAIN
din[21] => bits[21][0].DATAIN
din[22] => bits[22][0].DATAIN
din[23] => bits[23][0].DATAIN
din[24] => bits[24][0].DATAIN
din[25] => bits[25][0].DATAIN
din[26] => bits[26][0].DATAIN
din[27] => bits[27][0].DATAIN
din[28] => bits[28][0].DATAIN
din[29] => bits[29][0].DATAIN
din[30] => bits[30][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][31].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][31].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][31].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][31].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][31].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][31].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][31].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][31].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][31].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][31].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][31].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][31].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][31].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][31].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][31].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][31].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][31].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][31].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][31].DB_MAX_OUTPUT_PORT_TYPE
drop[20] <= bits[20][31].DB_MAX_OUTPUT_PORT_TYPE
drop[21] <= bits[21][31].DB_MAX_OUTPUT_PORT_TYPE
drop[22] <= bits[22][31].DB_MAX_OUTPUT_PORT_TYPE
drop[23] <= bits[23][31].DB_MAX_OUTPUT_PORT_TYPE
drop[24] <= bits[24][31].DB_MAX_OUTPUT_PORT_TYPE
drop[25] <= bits[25][31].DB_MAX_OUTPUT_PORT_TYPE
drop[26] <= bits[26][31].DB_MAX_OUTPUT_PORT_TYPE
drop[27] <= bits[27][31].DB_MAX_OUTPUT_PORT_TYPE
drop[28] <= bits[28][31].DB_MAX_OUTPUT_PORT_TYPE
drop[29] <= bits[29][31].DB_MAX_OUTPUT_PORT_TYPE
drop[30] <= bits[30][31].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg1op
rst => bits[10][0].PRESET
rst => bits[10][1].PRESET
rst => bits[10][2].PRESET
rst => bits[10][3].PRESET
rst => bits[10][4].PRESET
rst => bits[10][5].PRESET
rst => bits[10][6].PRESET
rst => bits[10][7].PRESET
rst => bits[10][8].PRESET
rst => bits[10][9].PRESET
rst => bits[10][10].PRESET
rst => bits[10][11].PRESET
rst => bits[10][12].PRESET
rst => bits[10][13].PRESET
rst => bits[10][14].PRESET
rst => bits[10][15].PRESET
rst => bits[10][16].PRESET
rst => bits[10][17].PRESET
rst => bits[10][18].PRESET
rst => bits[10][19].PRESET
rst => bits[10][20].PRESET
rst => bits[10][21].PRESET
rst => bits[10][22].PRESET
rst => bits[10][23].PRESET
rst => bits[10][24].PRESET
rst => bits[10][25].PRESET
rst => bits[10][26].PRESET
rst => bits[10][27].PRESET
rst => bits[10][28].PRESET
rst => bits[10][29].PRESET
rst => bits[10][30].PRESET
rst => bits[10][31].PRESET
rst => bits[9][0].PRESET
rst => bits[9][1].PRESET
rst => bits[9][2].PRESET
rst => bits[9][3].PRESET
rst => bits[9][4].PRESET
rst => bits[9][5].PRESET
rst => bits[9][6].PRESET
rst => bits[9][7].PRESET
rst => bits[9][8].PRESET
rst => bits[9][9].PRESET
rst => bits[9][10].PRESET
rst => bits[9][11].PRESET
rst => bits[9][12].PRESET
rst => bits[9][13].PRESET
rst => bits[9][14].PRESET
rst => bits[9][15].PRESET
rst => bits[9][16].PRESET
rst => bits[9][17].PRESET
rst => bits[9][18].PRESET
rst => bits[9][19].PRESET
rst => bits[9][20].PRESET
rst => bits[9][21].PRESET
rst => bits[9][22].PRESET
rst => bits[9][23].PRESET
rst => bits[9][24].PRESET
rst => bits[9][25].PRESET
rst => bits[9][26].PRESET
rst => bits[9][27].PRESET
rst => bits[9][28].PRESET
rst => bits[9][29].PRESET
rst => bits[9][30].PRESET
rst => bits[9][31].PRESET
rst => bits[8][0].PRESET
rst => bits[8][1].PRESET
rst => bits[8][2].PRESET
rst => bits[8][3].PRESET
rst => bits[8][4].PRESET
rst => bits[8][5].PRESET
rst => bits[8][6].PRESET
rst => bits[8][7].PRESET
rst => bits[8][8].PRESET
rst => bits[8][9].PRESET
rst => bits[8][10].PRESET
rst => bits[8][11].PRESET
rst => bits[8][12].PRESET
rst => bits[8][13].PRESET
rst => bits[8][14].PRESET
rst => bits[8][15].PRESET
rst => bits[8][16].PRESET
rst => bits[8][17].PRESET
rst => bits[8][18].PRESET
rst => bits[8][19].PRESET
rst => bits[8][20].PRESET
rst => bits[8][21].PRESET
rst => bits[8][22].PRESET
rst => bits[8][23].PRESET
rst => bits[8][24].PRESET
rst => bits[8][25].PRESET
rst => bits[8][26].PRESET
rst => bits[8][27].PRESET
rst => bits[8][28].PRESET
rst => bits[8][29].PRESET
rst => bits[8][30].PRESET
rst => bits[8][31].PRESET
rst => bits[7][0].PRESET
rst => bits[7][1].PRESET
rst => bits[7][2].PRESET
rst => bits[7][3].PRESET
rst => bits[7][4].PRESET
rst => bits[7][5].PRESET
rst => bits[7][6].PRESET
rst => bits[7][7].PRESET
rst => bits[7][8].PRESET
rst => bits[7][9].PRESET
rst => bits[7][10].PRESET
rst => bits[7][11].PRESET
rst => bits[7][12].PRESET
rst => bits[7][13].PRESET
rst => bits[7][14].PRESET
rst => bits[7][15].PRESET
rst => bits[7][16].PRESET
rst => bits[7][17].PRESET
rst => bits[7][18].PRESET
rst => bits[7][19].PRESET
rst => bits[7][20].PRESET
rst => bits[7][21].PRESET
rst => bits[7][22].PRESET
rst => bits[7][23].PRESET
rst => bits[7][24].PRESET
rst => bits[7][25].PRESET
rst => bits[7][26].PRESET
rst => bits[7][27].PRESET
rst => bits[7][28].PRESET
rst => bits[7][29].PRESET
rst => bits[7][30].PRESET
rst => bits[7][31].PRESET
rst => bits[6][0].PRESET
rst => bits[6][1].PRESET
rst => bits[6][2].PRESET
rst => bits[6][3].PRESET
rst => bits[6][4].PRESET
rst => bits[6][5].PRESET
rst => bits[6][6].PRESET
rst => bits[6][7].PRESET
rst => bits[6][8].PRESET
rst => bits[6][9].PRESET
rst => bits[6][10].PRESET
rst => bits[6][11].PRESET
rst => bits[6][12].PRESET
rst => bits[6][13].PRESET
rst => bits[6][14].PRESET
rst => bits[6][15].PRESET
rst => bits[6][16].PRESET
rst => bits[6][17].PRESET
rst => bits[6][18].PRESET
rst => bits[6][19].PRESET
rst => bits[6][20].PRESET
rst => bits[6][21].PRESET
rst => bits[6][22].PRESET
rst => bits[6][23].PRESET
rst => bits[6][24].PRESET
rst => bits[6][25].PRESET
rst => bits[6][26].PRESET
rst => bits[6][27].PRESET
rst => bits[6][28].PRESET
rst => bits[6][29].PRESET
rst => bits[6][30].PRESET
rst => bits[6][31].PRESET
rst => bits[5][0].PRESET
rst => bits[5][1].PRESET
rst => bits[5][2].PRESET
rst => bits[5][3].PRESET
rst => bits[5][4].PRESET
rst => bits[5][5].PRESET
rst => bits[5][6].PRESET
rst => bits[5][7].PRESET
rst => bits[5][8].PRESET
rst => bits[5][9].PRESET
rst => bits[5][10].PRESET
rst => bits[5][11].PRESET
rst => bits[5][12].PRESET
rst => bits[5][13].PRESET
rst => bits[5][14].PRESET
rst => bits[5][15].PRESET
rst => bits[5][16].PRESET
rst => bits[5][17].PRESET
rst => bits[5][18].PRESET
rst => bits[5][19].PRESET
rst => bits[5][20].PRESET
rst => bits[5][21].PRESET
rst => bits[5][22].PRESET
rst => bits[5][23].PRESET
rst => bits[5][24].PRESET
rst => bits[5][25].PRESET
rst => bits[5][26].PRESET
rst => bits[5][27].PRESET
rst => bits[5][28].PRESET
rst => bits[5][29].PRESET
rst => bits[5][30].PRESET
rst => bits[5][31].PRESET
rst => bits[4][0].PRESET
rst => bits[4][1].PRESET
rst => bits[4][2].PRESET
rst => bits[4][3].PRESET
rst => bits[4][4].PRESET
rst => bits[4][5].PRESET
rst => bits[4][6].PRESET
rst => bits[4][7].PRESET
rst => bits[4][8].PRESET
rst => bits[4][9].PRESET
rst => bits[4][10].PRESET
rst => bits[4][11].PRESET
rst => bits[4][12].PRESET
rst => bits[4][13].PRESET
rst => bits[4][14].PRESET
rst => bits[4][15].PRESET
rst => bits[4][16].PRESET
rst => bits[4][17].PRESET
rst => bits[4][18].PRESET
rst => bits[4][19].PRESET
rst => bits[4][20].PRESET
rst => bits[4][21].PRESET
rst => bits[4][22].PRESET
rst => bits[4][23].PRESET
rst => bits[4][24].PRESET
rst => bits[4][25].PRESET
rst => bits[4][26].PRESET
rst => bits[4][27].PRESET
rst => bits[4][28].PRESET
rst => bits[4][29].PRESET
rst => bits[4][30].PRESET
rst => bits[4][31].PRESET
rst => bits[3][0].PRESET
rst => bits[3][1].PRESET
rst => bits[3][2].PRESET
rst => bits[3][3].PRESET
rst => bits[3][4].PRESET
rst => bits[3][5].PRESET
rst => bits[3][6].PRESET
rst => bits[3][7].PRESET
rst => bits[3][8].PRESET
rst => bits[3][9].PRESET
rst => bits[3][10].PRESET
rst => bits[3][11].PRESET
rst => bits[3][12].PRESET
rst => bits[3][13].PRESET
rst => bits[3][14].PRESET
rst => bits[3][15].PRESET
rst => bits[3][16].PRESET
rst => bits[3][17].PRESET
rst => bits[3][18].PRESET
rst => bits[3][19].PRESET
rst => bits[3][20].PRESET
rst => bits[3][21].PRESET
rst => bits[3][22].PRESET
rst => bits[3][23].PRESET
rst => bits[3][24].PRESET
rst => bits[3][25].PRESET
rst => bits[3][26].PRESET
rst => bits[3][27].PRESET
rst => bits[3][28].PRESET
rst => bits[3][29].PRESET
rst => bits[3][30].PRESET
rst => bits[3][31].PRESET
rst => bits[2][0].PRESET
rst => bits[2][1].PRESET
rst => bits[2][2].PRESET
rst => bits[2][3].PRESET
rst => bits[2][4].PRESET
rst => bits[2][5].PRESET
rst => bits[2][6].PRESET
rst => bits[2][7].PRESET
rst => bits[2][8].PRESET
rst => bits[2][9].PRESET
rst => bits[2][10].PRESET
rst => bits[2][11].PRESET
rst => bits[2][12].PRESET
rst => bits[2][13].PRESET
rst => bits[2][14].PRESET
rst => bits[2][15].PRESET
rst => bits[2][16].PRESET
rst => bits[2][17].PRESET
rst => bits[2][18].PRESET
rst => bits[2][19].PRESET
rst => bits[2][20].PRESET
rst => bits[2][21].PRESET
rst => bits[2][22].PRESET
rst => bits[2][23].PRESET
rst => bits[2][24].PRESET
rst => bits[2][25].PRESET
rst => bits[2][26].PRESET
rst => bits[2][27].PRESET
rst => bits[2][28].PRESET
rst => bits[2][29].PRESET
rst => bits[2][30].PRESET
rst => bits[2][31].PRESET
rst => bits[1][0].PRESET
rst => bits[1][1].PRESET
rst => bits[1][2].PRESET
rst => bits[1][3].PRESET
rst => bits[1][4].PRESET
rst => bits[1][5].PRESET
rst => bits[1][6].PRESET
rst => bits[1][7].PRESET
rst => bits[1][8].PRESET
rst => bits[1][9].PRESET
rst => bits[1][10].PRESET
rst => bits[1][11].PRESET
rst => bits[1][12].PRESET
rst => bits[1][13].PRESET
rst => bits[1][14].PRESET
rst => bits[1][15].PRESET
rst => bits[1][16].PRESET
rst => bits[1][17].PRESET
rst => bits[1][18].PRESET
rst => bits[1][19].PRESET
rst => bits[1][20].PRESET
rst => bits[1][21].PRESET
rst => bits[1][22].PRESET
rst => bits[1][23].PRESET
rst => bits[1][24].PRESET
rst => bits[1][25].PRESET
rst => bits[1][26].PRESET
rst => bits[1][27].PRESET
rst => bits[1][28].PRESET
rst => bits[1][29].PRESET
rst => bits[1][30].PRESET
rst => bits[1][31].PRESET
rst => bits[0][0].PRESET
rst => bits[0][1].PRESET
rst => bits[0][2].PRESET
rst => bits[0][3].PRESET
rst => bits[0][4].PRESET
rst => bits[0][5].PRESET
rst => bits[0][6].PRESET
rst => bits[0][7].PRESET
rst => bits[0][8].PRESET
rst => bits[0][9].PRESET
rst => bits[0][10].PRESET
rst => bits[0][11].PRESET
rst => bits[0][12].PRESET
rst => bits[0][13].PRESET
rst => bits[0][14].PRESET
rst => bits[0][15].PRESET
rst => bits[0][16].PRESET
rst => bits[0][17].PRESET
rst => bits[0][18].PRESET
rst => bits[0][19].PRESET
rst => bits[0][20].PRESET
rst => bits[0][21].PRESET
rst => bits[0][22].PRESET
rst => bits[0][23].PRESET
rst => bits[0][24].PRESET
rst => bits[0][25].PRESET
rst => bits[0][26].PRESET
rst => bits[0][27].PRESET
rst => bits[0][28].PRESET
rst => bits[0][29].PRESET
rst => bits[0][30].PRESET
rst => bits[0][31].PRESET
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[10][8].CLK
clk => bits[10][9].CLK
clk => bits[10][10].CLK
clk => bits[10][11].CLK
clk => bits[10][12].CLK
clk => bits[10][13].CLK
clk => bits[10][14].CLK
clk => bits[10][15].CLK
clk => bits[10][16].CLK
clk => bits[10][17].CLK
clk => bits[10][18].CLK
clk => bits[10][19].CLK
clk => bits[10][20].CLK
clk => bits[10][21].CLK
clk => bits[10][22].CLK
clk => bits[10][23].CLK
clk => bits[10][24].CLK
clk => bits[10][25].CLK
clk => bits[10][26].CLK
clk => bits[10][27].CLK
clk => bits[10][28].CLK
clk => bits[10][29].CLK
clk => bits[10][30].CLK
clk => bits[10][31].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[9][21].CLK
clk => bits[9][22].CLK
clk => bits[9][23].CLK
clk => bits[9][24].CLK
clk => bits[9][25].CLK
clk => bits[9][26].CLK
clk => bits[9][27].CLK
clk => bits[9][28].CLK
clk => bits[9][29].CLK
clk => bits[9][30].CLK
clk => bits[9][31].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[8][21].CLK
clk => bits[8][22].CLK
clk => bits[8][23].CLK
clk => bits[8][24].CLK
clk => bits[8][25].CLK
clk => bits[8][26].CLK
clk => bits[8][27].CLK
clk => bits[8][28].CLK
clk => bits[8][29].CLK
clk => bits[8][30].CLK
clk => bits[8][31].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[7][21].CLK
clk => bits[7][22].CLK
clk => bits[7][23].CLK
clk => bits[7][24].CLK
clk => bits[7][25].CLK
clk => bits[7][26].CLK
clk => bits[7][27].CLK
clk => bits[7][28].CLK
clk => bits[7][29].CLK
clk => bits[7][30].CLK
clk => bits[7][31].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[6][21].CLK
clk => bits[6][22].CLK
clk => bits[6][23].CLK
clk => bits[6][24].CLK
clk => bits[6][25].CLK
clk => bits[6][26].CLK
clk => bits[6][27].CLK
clk => bits[6][28].CLK
clk => bits[6][29].CLK
clk => bits[6][30].CLK
clk => bits[6][31].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[5][21].CLK
clk => bits[5][22].CLK
clk => bits[5][23].CLK
clk => bits[5][24].CLK
clk => bits[5][25].CLK
clk => bits[5][26].CLK
clk => bits[5][27].CLK
clk => bits[5][28].CLK
clk => bits[5][29].CLK
clk => bits[5][30].CLK
clk => bits[5][31].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[4][21].CLK
clk => bits[4][22].CLK
clk => bits[4][23].CLK
clk => bits[4][24].CLK
clk => bits[4][25].CLK
clk => bits[4][26].CLK
clk => bits[4][27].CLK
clk => bits[4][28].CLK
clk => bits[4][29].CLK
clk => bits[4][30].CLK
clk => bits[4][31].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[3][21].CLK
clk => bits[3][22].CLK
clk => bits[3][23].CLK
clk => bits[3][24].CLK
clk => bits[3][25].CLK
clk => bits[3][26].CLK
clk => bits[3][27].CLK
clk => bits[3][28].CLK
clk => bits[3][29].CLK
clk => bits[3][30].CLK
clk => bits[3][31].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[2][24].CLK
clk => bits[2][25].CLK
clk => bits[2][26].CLK
clk => bits[2][27].CLK
clk => bits[2][28].CLK
clk => bits[2][29].CLK
clk => bits[2][30].CLK
clk => bits[2][31].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[1][24].CLK
clk => bits[1][25].CLK
clk => bits[1][26].CLK
clk => bits[1][27].CLK
clk => bits[1][28].CLK
clk => bits[1][29].CLK
clk => bits[1][30].CLK
clk => bits[1][31].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk => bits[0][24].CLK
clk => bits[0][25].CLK
clk => bits[0][26].CLK
clk => bits[0][27].CLK
clk => bits[0][28].CLK
clk => bits[0][29].CLK
clk => bits[0][30].CLK
clk => bits[0][31].CLK
cen => bits[10][0].ENA
cen => bits[0][31].ENA
cen => bits[0][30].ENA
cen => bits[0][29].ENA
cen => bits[0][28].ENA
cen => bits[0][27].ENA
cen => bits[0][26].ENA
cen => bits[0][25].ENA
cen => bits[0][24].ENA
cen => bits[0][23].ENA
cen => bits[0][22].ENA
cen => bits[0][21].ENA
cen => bits[0][20].ENA
cen => bits[0][19].ENA
cen => bits[0][18].ENA
cen => bits[0][17].ENA
cen => bits[0][16].ENA
cen => bits[0][15].ENA
cen => bits[0][14].ENA
cen => bits[0][13].ENA
cen => bits[0][12].ENA
cen => bits[0][11].ENA
cen => bits[0][10].ENA
cen => bits[0][9].ENA
cen => bits[0][8].ENA
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][31].ENA
cen => bits[1][30].ENA
cen => bits[1][29].ENA
cen => bits[1][28].ENA
cen => bits[1][27].ENA
cen => bits[1][26].ENA
cen => bits[1][25].ENA
cen => bits[1][24].ENA
cen => bits[1][23].ENA
cen => bits[1][22].ENA
cen => bits[1][21].ENA
cen => bits[1][20].ENA
cen => bits[1][19].ENA
cen => bits[1][18].ENA
cen => bits[1][17].ENA
cen => bits[1][16].ENA
cen => bits[1][15].ENA
cen => bits[1][14].ENA
cen => bits[1][13].ENA
cen => bits[1][12].ENA
cen => bits[1][11].ENA
cen => bits[1][10].ENA
cen => bits[1][9].ENA
cen => bits[1][8].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][31].ENA
cen => bits[2][30].ENA
cen => bits[2][29].ENA
cen => bits[2][28].ENA
cen => bits[2][27].ENA
cen => bits[2][26].ENA
cen => bits[2][25].ENA
cen => bits[2][24].ENA
cen => bits[2][23].ENA
cen => bits[2][22].ENA
cen => bits[2][21].ENA
cen => bits[2][20].ENA
cen => bits[2][19].ENA
cen => bits[2][18].ENA
cen => bits[2][17].ENA
cen => bits[2][16].ENA
cen => bits[2][15].ENA
cen => bits[2][14].ENA
cen => bits[2][13].ENA
cen => bits[2][12].ENA
cen => bits[2][11].ENA
cen => bits[2][10].ENA
cen => bits[2][9].ENA
cen => bits[2][8].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][31].ENA
cen => bits[3][30].ENA
cen => bits[3][29].ENA
cen => bits[3][28].ENA
cen => bits[3][27].ENA
cen => bits[3][26].ENA
cen => bits[3][25].ENA
cen => bits[3][24].ENA
cen => bits[3][23].ENA
cen => bits[3][22].ENA
cen => bits[3][21].ENA
cen => bits[3][20].ENA
cen => bits[3][19].ENA
cen => bits[3][18].ENA
cen => bits[3][17].ENA
cen => bits[3][16].ENA
cen => bits[3][15].ENA
cen => bits[3][14].ENA
cen => bits[3][13].ENA
cen => bits[3][12].ENA
cen => bits[3][11].ENA
cen => bits[3][10].ENA
cen => bits[3][9].ENA
cen => bits[3][8].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][31].ENA
cen => bits[4][30].ENA
cen => bits[4][29].ENA
cen => bits[4][28].ENA
cen => bits[4][27].ENA
cen => bits[4][26].ENA
cen => bits[4][25].ENA
cen => bits[4][24].ENA
cen => bits[4][23].ENA
cen => bits[4][22].ENA
cen => bits[4][21].ENA
cen => bits[4][20].ENA
cen => bits[4][19].ENA
cen => bits[4][18].ENA
cen => bits[4][17].ENA
cen => bits[4][16].ENA
cen => bits[4][15].ENA
cen => bits[4][14].ENA
cen => bits[4][13].ENA
cen => bits[4][12].ENA
cen => bits[4][11].ENA
cen => bits[4][10].ENA
cen => bits[4][9].ENA
cen => bits[4][8].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][31].ENA
cen => bits[5][30].ENA
cen => bits[5][29].ENA
cen => bits[5][28].ENA
cen => bits[5][27].ENA
cen => bits[5][26].ENA
cen => bits[5][25].ENA
cen => bits[5][24].ENA
cen => bits[5][23].ENA
cen => bits[5][22].ENA
cen => bits[5][21].ENA
cen => bits[5][20].ENA
cen => bits[5][19].ENA
cen => bits[5][18].ENA
cen => bits[5][17].ENA
cen => bits[5][16].ENA
cen => bits[5][15].ENA
cen => bits[5][14].ENA
cen => bits[5][13].ENA
cen => bits[5][12].ENA
cen => bits[5][11].ENA
cen => bits[5][10].ENA
cen => bits[5][9].ENA
cen => bits[5][8].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][31].ENA
cen => bits[6][30].ENA
cen => bits[6][29].ENA
cen => bits[6][28].ENA
cen => bits[6][27].ENA
cen => bits[6][26].ENA
cen => bits[6][25].ENA
cen => bits[6][24].ENA
cen => bits[6][23].ENA
cen => bits[6][22].ENA
cen => bits[6][21].ENA
cen => bits[6][20].ENA
cen => bits[6][19].ENA
cen => bits[6][18].ENA
cen => bits[6][17].ENA
cen => bits[6][16].ENA
cen => bits[6][15].ENA
cen => bits[6][14].ENA
cen => bits[6][13].ENA
cen => bits[6][12].ENA
cen => bits[6][11].ENA
cen => bits[6][10].ENA
cen => bits[6][9].ENA
cen => bits[6][8].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][31].ENA
cen => bits[7][30].ENA
cen => bits[7][29].ENA
cen => bits[7][28].ENA
cen => bits[7][27].ENA
cen => bits[7][26].ENA
cen => bits[7][25].ENA
cen => bits[7][24].ENA
cen => bits[7][23].ENA
cen => bits[7][22].ENA
cen => bits[7][21].ENA
cen => bits[7][20].ENA
cen => bits[7][19].ENA
cen => bits[7][18].ENA
cen => bits[7][17].ENA
cen => bits[7][16].ENA
cen => bits[7][15].ENA
cen => bits[7][14].ENA
cen => bits[7][13].ENA
cen => bits[7][12].ENA
cen => bits[7][11].ENA
cen => bits[7][10].ENA
cen => bits[7][9].ENA
cen => bits[7][8].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][31].ENA
cen => bits[8][30].ENA
cen => bits[8][29].ENA
cen => bits[8][28].ENA
cen => bits[8][27].ENA
cen => bits[8][26].ENA
cen => bits[8][25].ENA
cen => bits[8][24].ENA
cen => bits[8][23].ENA
cen => bits[8][22].ENA
cen => bits[8][21].ENA
cen => bits[8][20].ENA
cen => bits[8][19].ENA
cen => bits[8][18].ENA
cen => bits[8][17].ENA
cen => bits[8][16].ENA
cen => bits[8][15].ENA
cen => bits[8][14].ENA
cen => bits[8][13].ENA
cen => bits[8][12].ENA
cen => bits[8][11].ENA
cen => bits[8][10].ENA
cen => bits[8][9].ENA
cen => bits[8][8].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][31].ENA
cen => bits[9][30].ENA
cen => bits[9][29].ENA
cen => bits[9][28].ENA
cen => bits[9][27].ENA
cen => bits[9][26].ENA
cen => bits[9][25].ENA
cen => bits[9][24].ENA
cen => bits[9][23].ENA
cen => bits[9][22].ENA
cen => bits[9][21].ENA
cen => bits[9][20].ENA
cen => bits[9][19].ENA
cen => bits[9][18].ENA
cen => bits[9][17].ENA
cen => bits[9][16].ENA
cen => bits[9][15].ENA
cen => bits[9][14].ENA
cen => bits[9][13].ENA
cen => bits[9][12].ENA
cen => bits[9][11].ENA
cen => bits[9][10].ENA
cen => bits[9][9].ENA
cen => bits[9][8].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][31].ENA
cen => bits[10][30].ENA
cen => bits[10][29].ENA
cen => bits[10][28].ENA
cen => bits[10][27].ENA
cen => bits[10][26].ENA
cen => bits[10][25].ENA
cen => bits[10][24].ENA
cen => bits[10][23].ENA
cen => bits[10][22].ENA
cen => bits[10][21].ENA
cen => bits[10][20].ENA
cen => bits[10][19].ENA
cen => bits[10][18].ENA
cen => bits[10][17].ENA
cen => bits[10][16].ENA
cen => bits[10][15].ENA
cen => bits[10][14].ENA
cen => bits[10][13].ENA
cen => bits[10][12].ENA
cen => bits[10][11].ENA
cen => bits[10][10].ENA
cen => bits[10][9].ENA
cen => bits[10][8].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
drop[0] <= bits[0][31].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][31].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][31].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][31].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][31].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][31].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][31].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][31].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][31].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][31].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][31].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
din[0] => comb.DATAB
din[0] => comb.DATAB
din[0] => comb.DATAB
din[1] => comb.DATAB
din[1] => comb.DATAB
din[1] => comb.DATAB
din[2] => comb.DATAB
din[2] => comb.DATAB
din[2] => comb.DATAB
din[3] => comb.DATAB
din[3] => comb.DATAB
din[3] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[4] => comb.DATAB
din[5] => comb.DATAB
din[5] => comb.DATAB
din[5] => comb.DATAB
din[5] => comb.DATAB
din[6] => comb.DATAB
din[6] => comb.DATAB
din[6] => comb.DATAB
din[6] => comb.DATAB
din[7] => comb.DATAB
din[7] => comb.DATAB
up_rl_ch => comb.OUTPUTSELECT
up_rl_ch => comb.OUTPUTSELECT
up_fb_ch => comb.OUTPUTSELECT
up_fb_ch => comb.OUTPUTSELECT
up_fb_ch => comb.OUTPUTSELECT
up_con_ch => comb.OUTPUTSELECT
up_con_ch => comb.OUTPUTSELECT
up_con_ch => comb.OUTPUTSELECT
up_kc_ch => comb.OUTPUTSELECT
up_kc_ch => comb.OUTPUTSELECT
up_kc_ch => comb.OUTPUTSELECT
up_kc_ch => comb.OUTPUTSELECT
up_kc_ch => comb.OUTPUTSELECT
up_kc_ch => comb.OUTPUTSELECT
up_kc_ch => comb.OUTPUTSELECT
up_kf_ch => comb.OUTPUTSELECT
up_kf_ch => comb.OUTPUTSELECT
up_kf_ch => comb.OUTPUTSELECT
up_kf_ch => comb.OUTPUTSELECT
up_kf_ch => comb.OUTPUTSELECT
up_kf_ch => comb.OUTPUTSELECT
up_ams_ch => comb.OUTPUTSELECT
up_ams_ch => comb.OUTPUTSELECT
up_pms_ch => comb.OUTPUTSELECT
up_pms_ch => comb.OUTPUTSELECT
up_pms_ch => comb.OUTPUTSELECT
rl[0] <= jt51_sh:u_regop.drop
rl[1] <= jt51_sh:u_regop.drop
fb[0] <= jt51_sh:u_regop.drop
fb[1] <= jt51_sh:u_regop.drop
fb[2] <= jt51_sh:u_regop.drop
con[0] <= jt51_sh:u_regop.drop
con[1] <= jt51_sh:u_regop.drop
con[2] <= jt51_sh:u_regop.drop
kc[0] <= jt51_sh:u_regop.drop
kc[1] <= jt51_sh:u_regop.drop
kc[2] <= jt51_sh:u_regop.drop
kc[3] <= jt51_sh:u_regop.drop
kc[4] <= jt51_sh:u_regop.drop
kc[5] <= jt51_sh:u_regop.drop
kc[6] <= jt51_sh:u_regop.drop
kf[0] <= jt51_sh:u_regop.drop
kf[1] <= jt51_sh:u_regop.drop
kf[2] <= jt51_sh:u_regop.drop
kf[3] <= jt51_sh:u_regop.drop
kf[4] <= jt51_sh:u_regop.drop
kf[5] <= jt51_sh:u_regop.drop
ams[0] <= jt51_sh:u_regop.drop
ams[1] <= jt51_sh:u_regop.drop
pms[0] <= jt51_sh:u_regop.drop
pms[1] <= jt51_sh:u_regop.drop
pms[2] <= jt51_sh:u_regop.drop


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt51:u_jt51|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop
rst => bits[25][0].ACLR
rst => bits[25][1].ACLR
rst => bits[25][2].ACLR
rst => bits[25][3].ACLR
rst => bits[25][4].ACLR
rst => bits[25][5].ACLR
rst => bits[25][6].ACLR
rst => bits[25][7].ACLR
rst => bits[24][0].ACLR
rst => bits[24][1].ACLR
rst => bits[24][2].ACLR
rst => bits[24][3].ACLR
rst => bits[24][4].ACLR
rst => bits[24][5].ACLR
rst => bits[24][6].ACLR
rst => bits[24][7].ACLR
rst => bits[23][0].ACLR
rst => bits[23][1].ACLR
rst => bits[23][2].ACLR
rst => bits[23][3].ACLR
rst => bits[23][4].ACLR
rst => bits[23][5].ACLR
rst => bits[23][6].ACLR
rst => bits[23][7].ACLR
rst => bits[22][0].ACLR
rst => bits[22][1].ACLR
rst => bits[22][2].ACLR
rst => bits[22][3].ACLR
rst => bits[22][4].ACLR
rst => bits[22][5].ACLR
rst => bits[22][6].ACLR
rst => bits[22][7].ACLR
rst => bits[21][0].ACLR
rst => bits[21][1].ACLR
rst => bits[21][2].ACLR
rst => bits[21][3].ACLR
rst => bits[21][4].ACLR
rst => bits[21][5].ACLR
rst => bits[21][6].ACLR
rst => bits[21][7].ACLR
rst => bits[20][0].ACLR
rst => bits[20][1].ACLR
rst => bits[20][2].ACLR
rst => bits[20][3].ACLR
rst => bits[20][4].ACLR
rst => bits[20][5].ACLR
rst => bits[20][6].ACLR
rst => bits[20][7].ACLR
rst => bits[19][0].ACLR
rst => bits[19][1].ACLR
rst => bits[19][2].ACLR
rst => bits[19][3].ACLR
rst => bits[19][4].ACLR
rst => bits[19][5].ACLR
rst => bits[19][6].ACLR
rst => bits[19][7].ACLR
rst => bits[18][0].ACLR
rst => bits[18][1].ACLR
rst => bits[18][2].ACLR
rst => bits[18][3].ACLR
rst => bits[18][4].ACLR
rst => bits[18][5].ACLR
rst => bits[18][6].ACLR
rst => bits[18][7].ACLR
rst => bits[17][0].ACLR
rst => bits[17][1].ACLR
rst => bits[17][2].ACLR
rst => bits[17][3].ACLR
rst => bits[17][4].ACLR
rst => bits[17][5].ACLR
rst => bits[17][6].ACLR
rst => bits[17][7].ACLR
rst => bits[16][0].ACLR
rst => bits[16][1].ACLR
rst => bits[16][2].ACLR
rst => bits[16][3].ACLR
rst => bits[16][4].ACLR
rst => bits[16][5].ACLR
rst => bits[16][6].ACLR
rst => bits[16][7].ACLR
rst => bits[15][0].ACLR
rst => bits[15][1].ACLR
rst => bits[15][2].ACLR
rst => bits[15][3].ACLR
rst => bits[15][4].ACLR
rst => bits[15][5].ACLR
rst => bits[15][6].ACLR
rst => bits[15][7].ACLR
rst => bits[14][0].ACLR
rst => bits[14][1].ACLR
rst => bits[14][2].ACLR
rst => bits[14][3].ACLR
rst => bits[14][4].ACLR
rst => bits[14][5].ACLR
rst => bits[14][6].ACLR
rst => bits[14][7].ACLR
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[13][4].ACLR
rst => bits[13][5].ACLR
rst => bits[13][6].ACLR
rst => bits[13][7].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[12][4].ACLR
rst => bits[12][5].ACLR
rst => bits[12][6].ACLR
rst => bits[12][7].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[11][4].ACLR
rst => bits[11][5].ACLR
rst => bits[11][6].ACLR
rst => bits[11][7].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[10][4].ACLR
rst => bits[10][5].ACLR
rst => bits[10][6].ACLR
rst => bits[10][7].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[9][4].ACLR
rst => bits[9][5].ACLR
rst => bits[9][6].ACLR
rst => bits[9][7].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[8][4].ACLR
rst => bits[8][5].ACLR
rst => bits[8][6].ACLR
rst => bits[8][7].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[7][4].ACLR
rst => bits[7][5].ACLR
rst => bits[7][6].ACLR
rst => bits[7][7].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[6][4].ACLR
rst => bits[6][5].ACLR
rst => bits[6][6].ACLR
rst => bits[6][7].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[5][4].ACLR
rst => bits[5][5].ACLR
rst => bits[5][6].ACLR
rst => bits[5][7].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[4][4].ACLR
rst => bits[4][5].ACLR
rst => bits[4][6].ACLR
rst => bits[4][7].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[3][4].ACLR
rst => bits[3][5].ACLR
rst => bits[3][6].ACLR
rst => bits[3][7].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[2][4].ACLR
rst => bits[2][5].ACLR
rst => bits[2][6].ACLR
rst => bits[2][7].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[1][4].ACLR
rst => bits[1][5].ACLR
rst => bits[1][6].ACLR
rst => bits[1][7].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
rst => bits[0][4].ACLR
rst => bits[0][5].ACLR
rst => bits[0][6].ACLR
rst => bits[0][7].ACLR
clk => bits[25][0].CLK
clk => bits[25][1].CLK
clk => bits[25][2].CLK
clk => bits[25][3].CLK
clk => bits[25][4].CLK
clk => bits[25][5].CLK
clk => bits[25][6].CLK
clk => bits[25][7].CLK
clk => bits[24][0].CLK
clk => bits[24][1].CLK
clk => bits[24][2].CLK
clk => bits[24][3].CLK
clk => bits[24][4].CLK
clk => bits[24][5].CLK
clk => bits[24][6].CLK
clk => bits[24][7].CLK
clk => bits[23][0].CLK
clk => bits[23][1].CLK
clk => bits[23][2].CLK
clk => bits[23][3].CLK
clk => bits[23][4].CLK
clk => bits[23][5].CLK
clk => bits[23][6].CLK
clk => bits[23][7].CLK
clk => bits[22][0].CLK
clk => bits[22][1].CLK
clk => bits[22][2].CLK
clk => bits[22][3].CLK
clk => bits[22][4].CLK
clk => bits[22][5].CLK
clk => bits[22][6].CLK
clk => bits[22][7].CLK
clk => bits[21][0].CLK
clk => bits[21][1].CLK
clk => bits[21][2].CLK
clk => bits[21][3].CLK
clk => bits[21][4].CLK
clk => bits[21][5].CLK
clk => bits[21][6].CLK
clk => bits[21][7].CLK
clk => bits[20][0].CLK
clk => bits[20][1].CLK
clk => bits[20][2].CLK
clk => bits[20][3].CLK
clk => bits[20][4].CLK
clk => bits[20][5].CLK
clk => bits[20][6].CLK
clk => bits[20][7].CLK
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[19][6].CLK
clk => bits[19][7].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[18][6].CLK
clk => bits[18][7].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[17][6].CLK
clk => bits[17][7].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[16][6].CLK
clk => bits[16][7].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
cen => bits[0][7].ENA
cen => bits[0][6].ENA
cen => bits[0][5].ENA
cen => bits[0][4].ENA
cen => bits[0][3].ENA
cen => bits[0][2].ENA
cen => bits[0][1].ENA
cen => bits[0][0].ENA
cen => bits[1][7].ENA
cen => bits[1][6].ENA
cen => bits[1][5].ENA
cen => bits[1][4].ENA
cen => bits[1][3].ENA
cen => bits[1][2].ENA
cen => bits[1][1].ENA
cen => bits[1][0].ENA
cen => bits[2][7].ENA
cen => bits[2][6].ENA
cen => bits[2][5].ENA
cen => bits[2][4].ENA
cen => bits[2][3].ENA
cen => bits[2][2].ENA
cen => bits[2][1].ENA
cen => bits[2][0].ENA
cen => bits[3][7].ENA
cen => bits[3][6].ENA
cen => bits[3][5].ENA
cen => bits[3][4].ENA
cen => bits[3][3].ENA
cen => bits[3][2].ENA
cen => bits[3][1].ENA
cen => bits[3][0].ENA
cen => bits[4][7].ENA
cen => bits[4][6].ENA
cen => bits[4][5].ENA
cen => bits[4][4].ENA
cen => bits[4][3].ENA
cen => bits[4][2].ENA
cen => bits[4][1].ENA
cen => bits[4][0].ENA
cen => bits[5][7].ENA
cen => bits[5][6].ENA
cen => bits[5][5].ENA
cen => bits[5][4].ENA
cen => bits[5][3].ENA
cen => bits[5][2].ENA
cen => bits[5][1].ENA
cen => bits[5][0].ENA
cen => bits[6][7].ENA
cen => bits[6][6].ENA
cen => bits[6][5].ENA
cen => bits[6][4].ENA
cen => bits[6][3].ENA
cen => bits[6][2].ENA
cen => bits[6][1].ENA
cen => bits[6][0].ENA
cen => bits[7][7].ENA
cen => bits[7][6].ENA
cen => bits[7][5].ENA
cen => bits[7][4].ENA
cen => bits[7][3].ENA
cen => bits[7][2].ENA
cen => bits[7][1].ENA
cen => bits[7][0].ENA
cen => bits[8][7].ENA
cen => bits[8][6].ENA
cen => bits[8][5].ENA
cen => bits[8][4].ENA
cen => bits[8][3].ENA
cen => bits[8][2].ENA
cen => bits[8][1].ENA
cen => bits[8][0].ENA
cen => bits[9][7].ENA
cen => bits[9][6].ENA
cen => bits[9][5].ENA
cen => bits[9][4].ENA
cen => bits[9][3].ENA
cen => bits[9][2].ENA
cen => bits[9][1].ENA
cen => bits[9][0].ENA
cen => bits[10][7].ENA
cen => bits[10][6].ENA
cen => bits[10][5].ENA
cen => bits[10][4].ENA
cen => bits[10][3].ENA
cen => bits[10][2].ENA
cen => bits[10][1].ENA
cen => bits[10][0].ENA
cen => bits[11][7].ENA
cen => bits[11][6].ENA
cen => bits[11][5].ENA
cen => bits[11][4].ENA
cen => bits[11][3].ENA
cen => bits[11][2].ENA
cen => bits[11][1].ENA
cen => bits[11][0].ENA
cen => bits[12][7].ENA
cen => bits[12][6].ENA
cen => bits[12][5].ENA
cen => bits[12][4].ENA
cen => bits[12][3].ENA
cen => bits[12][2].ENA
cen => bits[12][1].ENA
cen => bits[12][0].ENA
cen => bits[13][7].ENA
cen => bits[13][6].ENA
cen => bits[13][5].ENA
cen => bits[13][4].ENA
cen => bits[13][3].ENA
cen => bits[13][2].ENA
cen => bits[13][1].ENA
cen => bits[13][0].ENA
cen => bits[14][7].ENA
cen => bits[14][6].ENA
cen => bits[14][5].ENA
cen => bits[14][4].ENA
cen => bits[14][3].ENA
cen => bits[14][2].ENA
cen => bits[14][1].ENA
cen => bits[14][0].ENA
cen => bits[15][7].ENA
cen => bits[15][6].ENA
cen => bits[15][5].ENA
cen => bits[15][4].ENA
cen => bits[15][3].ENA
cen => bits[15][2].ENA
cen => bits[15][1].ENA
cen => bits[15][0].ENA
cen => bits[16][7].ENA
cen => bits[16][6].ENA
cen => bits[16][5].ENA
cen => bits[16][4].ENA
cen => bits[16][3].ENA
cen => bits[16][2].ENA
cen => bits[16][1].ENA
cen => bits[16][0].ENA
cen => bits[17][7].ENA
cen => bits[17][6].ENA
cen => bits[17][5].ENA
cen => bits[17][4].ENA
cen => bits[17][3].ENA
cen => bits[17][2].ENA
cen => bits[17][1].ENA
cen => bits[17][0].ENA
cen => bits[18][7].ENA
cen => bits[18][6].ENA
cen => bits[18][5].ENA
cen => bits[18][4].ENA
cen => bits[18][3].ENA
cen => bits[18][2].ENA
cen => bits[18][1].ENA
cen => bits[18][0].ENA
cen => bits[19][7].ENA
cen => bits[19][6].ENA
cen => bits[19][5].ENA
cen => bits[19][4].ENA
cen => bits[19][3].ENA
cen => bits[19][2].ENA
cen => bits[19][1].ENA
cen => bits[19][0].ENA
cen => bits[20][7].ENA
cen => bits[20][6].ENA
cen => bits[20][5].ENA
cen => bits[20][4].ENA
cen => bits[20][3].ENA
cen => bits[20][2].ENA
cen => bits[20][1].ENA
cen => bits[20][0].ENA
cen => bits[21][7].ENA
cen => bits[21][6].ENA
cen => bits[21][5].ENA
cen => bits[21][4].ENA
cen => bits[21][3].ENA
cen => bits[21][2].ENA
cen => bits[21][1].ENA
cen => bits[21][0].ENA
cen => bits[22][7].ENA
cen => bits[22][6].ENA
cen => bits[22][5].ENA
cen => bits[22][4].ENA
cen => bits[22][3].ENA
cen => bits[22][2].ENA
cen => bits[22][1].ENA
cen => bits[22][0].ENA
cen => bits[23][7].ENA
cen => bits[23][6].ENA
cen => bits[23][5].ENA
cen => bits[23][4].ENA
cen => bits[23][3].ENA
cen => bits[23][2].ENA
cen => bits[23][1].ENA
cen => bits[23][0].ENA
cen => bits[24][7].ENA
cen => bits[24][6].ENA
cen => bits[24][5].ENA
cen => bits[24][4].ENA
cen => bits[24][3].ENA
cen => bits[24][2].ENA
cen => bits[24][1].ENA
cen => bits[24][0].ENA
cen => bits[25][7].ENA
cen => bits[25][6].ENA
cen => bits[25][5].ENA
cen => bits[25][4].ENA
cen => bits[25][3].ENA
cen => bits[25][2].ENA
cen => bits[25][1].ENA
cen => bits[25][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
din[14] => bits[14][0].DATAIN
din[15] => bits[15][0].DATAIN
din[16] => bits[16][0].DATAIN
din[17] => bits[17][0].DATAIN
din[18] => bits[18][0].DATAIN
din[19] => bits[19][0].DATAIN
din[20] => bits[20][0].DATAIN
din[21] => bits[21][0].DATAIN
din[22] => bits[22][0].DATAIN
din[23] => bits[23][0].DATAIN
din[24] => bits[24][0].DATAIN
din[25] => bits[25][0].DATAIN
drop[0] <= bits[0][7].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][7].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][7].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][7].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][7].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][7].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][7].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][7].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][7].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][7].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][7].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][7].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][7].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][7].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][7].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][7].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][7].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][7].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][7].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][7].DB_MAX_OUTPUT_PORT_TYPE
drop[20] <= bits[20][7].DB_MAX_OUTPUT_PORT_TYPE
drop[21] <= bits[21][7].DB_MAX_OUTPUT_PORT_TYPE
drop[22] <= bits[22][7].DB_MAX_OUTPUT_PORT_TYPE
drop[23] <= bits[23][7].DB_MAX_OUTPUT_PORT_TYPE
drop[24] <= bits[24][7].DB_MAX_OUTPUT_PORT_TYPE
drop[25] <= bits[25][7].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm
rst => rst.IN5
clk => clk.IN6
cen => cen.IN1
ss => ss.IN1
wrn => wrn.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= <VCC>
dout[5] <= <VCC>
dout[6] <= <VCC>
dout[7] <= <VCC>
rom_addr[0] <= jt6295_rom:u_rom.rom_addr
rom_addr[1] <= jt6295_rom:u_rom.rom_addr
rom_addr[2] <= jt6295_rom:u_rom.rom_addr
rom_addr[3] <= jt6295_rom:u_rom.rom_addr
rom_addr[4] <= jt6295_rom:u_rom.rom_addr
rom_addr[5] <= jt6295_rom:u_rom.rom_addr
rom_addr[6] <= jt6295_rom:u_rom.rom_addr
rom_addr[7] <= jt6295_rom:u_rom.rom_addr
rom_addr[8] <= jt6295_rom:u_rom.rom_addr
rom_addr[9] <= jt6295_rom:u_rom.rom_addr
rom_addr[10] <= jt6295_rom:u_rom.rom_addr
rom_addr[11] <= jt6295_rom:u_rom.rom_addr
rom_addr[12] <= jt6295_rom:u_rom.rom_addr
rom_addr[13] <= jt6295_rom:u_rom.rom_addr
rom_addr[14] <= jt6295_rom:u_rom.rom_addr
rom_addr[15] <= jt6295_rom:u_rom.rom_addr
rom_addr[16] <= jt6295_rom:u_rom.rom_addr
rom_addr[17] <= jt6295_rom:u_rom.rom_addr
rom_data[0] => rom_data[0].IN1
rom_data[1] => rom_data[1].IN1
rom_data[2] => rom_data[2].IN1
rom_data[3] => rom_data[3].IN1
rom_data[4] => rom_data[4].IN1
rom_data[5] => rom_data[5].IN1
rom_data[6] => rom_data[6].IN1
rom_data[7] => rom_data[7].IN1
rom_ok => rom_ok.IN1
sound[0] <= jt6295_acc:u_acc.sound_out
sound[1] <= jt6295_acc:u_acc.sound_out
sound[2] <= jt6295_acc:u_acc.sound_out
sound[3] <= jt6295_acc:u_acc.sound_out
sound[4] <= jt6295_acc:u_acc.sound_out
sound[5] <= jt6295_acc:u_acc.sound_out
sound[6] <= jt6295_acc:u_acc.sound_out
sound[7] <= jt6295_acc:u_acc.sound_out
sound[8] <= jt6295_acc:u_acc.sound_out
sound[9] <= jt6295_acc:u_acc.sound_out
sound[10] <= jt6295_acc:u_acc.sound_out
sound[11] <= jt6295_acc:u_acc.sound_out
sound[12] <= jt6295_acc:u_acc.sound_out
sound[13] <= jt6295_acc:u_acc.sound_out


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_timing:u_timing
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => base[0].CLK
clk => base[1].CLK
clk => base[2].CLK
clk => cen_sr32~reg0.CLK
clk => cen_sr~reg0.CLK
clk => cen_sr4b~reg0.CLK
clk => cen_sr4~reg0.CLK
cen => cen_sr32.OUTPUTSELECT
cen => cen_sr4.OUTPUTSELECT
cen => cen_sr4b.OUTPUTSELECT
cen => cen_sr.OUTPUTSELECT
cen => cnt[0].ENA
cen => cnt[1].ENA
cen => cnt[2].ENA
cen => cnt[3].ENA
cen => cnt[4].ENA
cen => cnt[5].ENA
cen => base[0].ENA
cen => base[1].ENA
cen => base[2].ENA
ss => Equal0.IN3
ss => Equal0.IN4
ss => Equal0.IN5
cen_sr <= cen_sr~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen_sr4 <= cen_sr4~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen_sr4b <= cen_sr4b~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen_sr32 <= cen_sr32~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_rom:u_rom
rst => ~NO_FANOUT~
clk => ctrl_dout[0]~reg0.CLK
clk => ctrl_dout[1]~reg0.CLK
clk => ctrl_dout[2]~reg0.CLK
clk => ctrl_dout[3]~reg0.CLK
clk => ctrl_dout[4]~reg0.CLK
clk => ctrl_dout[5]~reg0.CLK
clk => ctrl_dout[6]~reg0.CLK
clk => ctrl_dout[7]~reg0.CLK
clk => wait2[0].CLK
clk => wait2[1].CLK
clk => ctrl_ok~reg0.CLK
clk => adpcm_dout[0]~reg0.CLK
clk => adpcm_dout[1]~reg0.CLK
clk => adpcm_dout[2]~reg0.CLK
clk => adpcm_dout[3]~reg0.CLK
clk => adpcm_dout[4]~reg0.CLK
clk => adpcm_dout[5]~reg0.CLK
clk => adpcm_dout[6]~reg0.CLK
clk => adpcm_dout[7]~reg0.CLK
clk => rom_addr[0]~reg0.CLK
clk => rom_addr[1]~reg0.CLK
clk => rom_addr[2]~reg0.CLK
clk => rom_addr[3]~reg0.CLK
clk => rom_addr[4]~reg0.CLK
clk => rom_addr[5]~reg0.CLK
clk => rom_addr[6]~reg0.CLK
clk => rom_addr[7]~reg0.CLK
clk => rom_addr[8]~reg0.CLK
clk => rom_addr[9]~reg0.CLK
clk => rom_addr[10]~reg0.CLK
clk => rom_addr[11]~reg0.CLK
clk => rom_addr[12]~reg0.CLK
clk => rom_addr[13]~reg0.CLK
clk => rom_addr[14]~reg0.CLK
clk => rom_addr[15]~reg0.CLK
clk => rom_addr[16]~reg0.CLK
clk => rom_addr[17]~reg0.CLK
clk => st[0].CLK
clk => st[1].CLK
clk => st[2].CLK
clk => st[3].CLK
clk => st[4].CLK
clk => st[5].CLK
clk => st[6].CLK
clk => st[7].CLK
cen4 => st.OUTPUTSELECT
cen4 => st.OUTPUTSELECT
cen4 => st.OUTPUTSELECT
cen4 => st.OUTPUTSELECT
cen4 => st.OUTPUTSELECT
cen4 => st.OUTPUTSELECT
cen4 => st.OUTPUTSELECT
cen4 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
cen32 => st.OUTPUTSELECT
adpcm_addr[0] => rom_addr.DATAA
adpcm_addr[1] => rom_addr.DATAA
adpcm_addr[2] => rom_addr.DATAA
adpcm_addr[3] => rom_addr.DATAA
adpcm_addr[4] => rom_addr.DATAA
adpcm_addr[5] => rom_addr.DATAA
adpcm_addr[6] => rom_addr.DATAA
adpcm_addr[7] => rom_addr.DATAA
adpcm_addr[8] => rom_addr.DATAA
adpcm_addr[9] => rom_addr.DATAA
adpcm_addr[10] => rom_addr.DATAA
adpcm_addr[11] => rom_addr.DATAA
adpcm_addr[12] => rom_addr.DATAA
adpcm_addr[13] => rom_addr.DATAA
adpcm_addr[14] => rom_addr.DATAA
adpcm_addr[15] => rom_addr.DATAA
adpcm_addr[16] => rom_addr.DATAA
adpcm_addr[17] => rom_addr.DATAA
ctrl_addr[0] => Equal0.IN17
ctrl_addr[0] => rom_addr.DATAB
ctrl_addr[1] => Equal0.IN16
ctrl_addr[1] => rom_addr.DATAB
ctrl_addr[2] => Equal0.IN15
ctrl_addr[2] => rom_addr.DATAB
ctrl_addr[3] => Equal0.IN14
ctrl_addr[3] => rom_addr.DATAB
ctrl_addr[4] => Equal0.IN13
ctrl_addr[4] => rom_addr.DATAB
ctrl_addr[5] => Equal0.IN12
ctrl_addr[5] => rom_addr.DATAB
ctrl_addr[6] => Equal0.IN11
ctrl_addr[6] => rom_addr.DATAB
ctrl_addr[7] => Equal0.IN10
ctrl_addr[7] => rom_addr.DATAB
ctrl_addr[8] => Equal0.IN9
ctrl_addr[8] => rom_addr.DATAB
ctrl_addr[9] => Equal0.IN8
ctrl_addr[9] => rom_addr.DATAB
ctrl_addr[10] => Equal0.IN7
ctrl_addr[10] => rom_addr.DATAB
ctrl_addr[11] => Equal0.IN6
ctrl_addr[11] => rom_addr.DATAB
ctrl_addr[12] => Equal0.IN5
ctrl_addr[12] => rom_addr.DATAB
ctrl_addr[13] => Equal0.IN4
ctrl_addr[13] => rom_addr.DATAB
ctrl_addr[14] => Equal0.IN3
ctrl_addr[14] => rom_addr.DATAB
ctrl_addr[15] => Equal0.IN2
ctrl_addr[15] => rom_addr.DATAB
ctrl_addr[16] => Equal0.IN1
ctrl_addr[16] => rom_addr.DATAB
ctrl_addr[17] => Equal0.IN0
ctrl_addr[17] => rom_addr.DATAB
adpcm_dout[0] <= adpcm_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adpcm_dout[1] <= adpcm_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adpcm_dout[2] <= adpcm_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adpcm_dout[3] <= adpcm_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adpcm_dout[4] <= adpcm_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adpcm_dout[5] <= adpcm_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adpcm_dout[6] <= adpcm_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adpcm_dout[7] <= adpcm_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[0] <= ctrl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[1] <= ctrl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[2] <= ctrl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[3] <= ctrl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[4] <= ctrl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[5] <= ctrl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[6] <= ctrl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dout[7] <= ctrl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_ok <= ctrl_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[0] <= rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= rom_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= rom_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= rom_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[11] <= rom_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[12] <= rom_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[13] <= rom_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[14] <= rom_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[15] <= rom_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[16] <= rom_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[17] <= rom_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => ctrl_dout.DATAB
rom_data[0] => adpcm_dout[0]~reg0.DATAIN
rom_data[1] => ctrl_dout.DATAB
rom_data[1] => adpcm_dout[1]~reg0.DATAIN
rom_data[2] => ctrl_dout.DATAB
rom_data[2] => adpcm_dout[2]~reg0.DATAIN
rom_data[3] => ctrl_dout.DATAB
rom_data[3] => adpcm_dout[3]~reg0.DATAIN
rom_data[4] => ctrl_dout.DATAB
rom_data[4] => adpcm_dout[4]~reg0.DATAIN
rom_data[5] => ctrl_dout.DATAB
rom_data[5] => adpcm_dout[5]~reg0.DATAIN
rom_data[6] => ctrl_dout.DATAB
rom_data[6] => adpcm_dout[6]~reg0.DATAIN
rom_data[7] => ctrl_dout.DATAB
rom_data[7] => adpcm_dout[7]~reg0.DATAIN
rom_ok => ctrl_ok.DATAB


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_ctrl:u_ctrl
rst => cmd.OUTPUTSELECT
rst => stop.OUTPUTSELECT
rst => stop.OUTPUTSELECT
rst => stop.OUTPUTSELECT
rst => stop.OUTPUTSELECT
rst => ch.OUTPUTSELECT
rst => ch.OUTPUTSELECT
rst => ch.OUTPUTSELECT
rst => ch.OUTPUTSELECT
rst => pull.OUTPUTSELECT
rst => phrase.OUTPUTSELECT
rst => phrase.OUTPUTSELECT
rst => phrase.OUTPUTSELECT
rst => phrase.OUTPUTSELECT
rst => phrase.OUTPUTSELECT
rst => phrase.OUTPUTSELECT
rst => phrase.OUTPUTSELECT
rst => st.OUTPUTSELECT
rst => st.OUTPUTSELECT
rst => st.OUTPUTSELECT
rst => att.OUTPUTSELECT
rst => att.OUTPUTSELECT
rst => att.OUTPUTSELECT
rst => att.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => start_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => stop_addr.OUTPUTSELECT
rst => start.OUTPUTSELECT
rst => start.OUTPUTSELECT
rst => start.OUTPUTSELECT
rst => start.OUTPUTSELECT
rst => push.OUTPUTSELECT
rst => addr_lsb.OUTPUTSELECT
rst => addr_lsb.OUTPUTSELECT
rst => addr_lsb.OUTPUTSELECT
rst => new_start[14].ENA
rst => new_start[13].ENA
rst => new_start[12].ENA
rst => new_start[11].ENA
rst => new_start[10].ENA
rst => new_start[9].ENA
rst => new_start[8].ENA
rst => new_start[7].ENA
rst => new_start[6].ENA
rst => new_start[5].ENA
rst => new_start[4].ENA
rst => new_start[3].ENA
rst => new_start[2].ENA
rst => new_start[1].ENA
rst => new_att[0].ENA
rst => new_start[0].ENA
rst => new_start[15].ENA
rst => new_start[16].ENA
rst => new_start[17].ENA
rst => new_stop[8].ENA
rst => new_stop[9].ENA
rst => new_stop[10].ENA
rst => new_stop[11].ENA
rst => new_stop[12].ENA
rst => new_stop[13].ENA
rst => new_stop[14].ENA
rst => new_stop[15].ENA
rst => new_stop[16].ENA
rst => new_stop[17].ENA
rst => wrom.ENA
rst => new_att[1].ENA
rst => new_att[2].ENA
rst => new_att[3].ENA
clk => new_start[0].CLK
clk => new_start[1].CLK
clk => new_start[2].CLK
clk => new_start[3].CLK
clk => new_start[4].CLK
clk => new_start[5].CLK
clk => new_start[6].CLK
clk => new_start[7].CLK
clk => new_start[8].CLK
clk => new_start[9].CLK
clk => new_start[10].CLK
clk => new_start[11].CLK
clk => new_start[12].CLK
clk => new_start[13].CLK
clk => new_start[14].CLK
clk => new_start[15].CLK
clk => new_start[16].CLK
clk => new_start[17].CLK
clk => new_stop[8].CLK
clk => new_stop[9].CLK
clk => new_stop[10].CLK
clk => new_stop[11].CLK
clk => new_stop[12].CLK
clk => new_stop[13].CLK
clk => new_stop[14].CLK
clk => new_stop[15].CLK
clk => new_stop[16].CLK
clk => new_stop[17].CLK
clk => wrom.CLK
clk => addr_lsb[0].CLK
clk => addr_lsb[1].CLK
clk => addr_lsb[2].CLK
clk => push.CLK
clk => start[0]~reg0.CLK
clk => start[1]~reg0.CLK
clk => start[2]~reg0.CLK
clk => start[3]~reg0.CLK
clk => stop_addr[0]~reg0.CLK
clk => stop_addr[1]~reg0.CLK
clk => stop_addr[2]~reg0.CLK
clk => stop_addr[3]~reg0.CLK
clk => stop_addr[4]~reg0.CLK
clk => stop_addr[5]~reg0.CLK
clk => stop_addr[6]~reg0.CLK
clk => stop_addr[7]~reg0.CLK
clk => stop_addr[8]~reg0.CLK
clk => stop_addr[9]~reg0.CLK
clk => stop_addr[10]~reg0.CLK
clk => stop_addr[11]~reg0.CLK
clk => stop_addr[12]~reg0.CLK
clk => stop_addr[13]~reg0.CLK
clk => stop_addr[14]~reg0.CLK
clk => stop_addr[15]~reg0.CLK
clk => stop_addr[16]~reg0.CLK
clk => stop_addr[17]~reg0.CLK
clk => start_addr[0]~reg0.CLK
clk => start_addr[1]~reg0.CLK
clk => start_addr[2]~reg0.CLK
clk => start_addr[3]~reg0.CLK
clk => start_addr[4]~reg0.CLK
clk => start_addr[5]~reg0.CLK
clk => start_addr[6]~reg0.CLK
clk => start_addr[7]~reg0.CLK
clk => start_addr[8]~reg0.CLK
clk => start_addr[9]~reg0.CLK
clk => start_addr[10]~reg0.CLK
clk => start_addr[11]~reg0.CLK
clk => start_addr[12]~reg0.CLK
clk => start_addr[13]~reg0.CLK
clk => start_addr[14]~reg0.CLK
clk => start_addr[15]~reg0.CLK
clk => start_addr[16]~reg0.CLK
clk => start_addr[17]~reg0.CLK
clk => att[0]~reg0.CLK
clk => att[1]~reg0.CLK
clk => att[2]~reg0.CLK
clk => att[3]~reg0.CLK
clk => st[0].CLK
clk => st[1].CLK
clk => st[2].CLK
clk => new_att[0].CLK
clk => new_att[1].CLK
clk => new_att[2].CLK
clk => new_att[3].CLK
clk => phrase[0].CLK
clk => phrase[1].CLK
clk => phrase[2].CLK
clk => phrase[3].CLK
clk => phrase[4].CLK
clk => phrase[5].CLK
clk => phrase[6].CLK
clk => pull.CLK
clk => ch[0].CLK
clk => ch[1].CLK
clk => ch[2].CLK
clk => ch[3].CLK
clk => stop[0]~reg0.CLK
clk => stop[1]~reg0.CLK
clk => stop[2]~reg0.CLK
clk => stop[3]~reg0.CLK
clk => cmd.CLK
clk => last_wrn.CLK
cen4 => stop.OUTPUTSELECT
cen4 => stop.OUTPUTSELECT
cen4 => stop.OUTPUTSELECT
cen4 => stop.OUTPUTSELECT
cen1 => ~NO_FANOUT~
wrn => posedge_wrn.IN1
wrn => last_wrn.DATAIN
din[0] => phrase.DATAB
din[0] => new_att.DATAB
din[1] => phrase.DATAB
din[1] => new_att.DATAB
din[2] => phrase.DATAB
din[2] => new_att.DATAB
din[3] => phrase.DATAB
din[3] => stop.DATAA
din[3] => new_att.DATAB
din[4] => phrase.DATAB
din[4] => stop.DATAA
din[4] => ch.DATAB
din[5] => phrase.DATAB
din[5] => stop.DATAA
din[5] => ch.DATAB
din[6] => phrase.DATAB
din[6] => stop.DATAA
din[6] => ch.DATAB
din[7] => phrase.OUTPUTSELECT
din[7] => phrase.OUTPUTSELECT
din[7] => phrase.OUTPUTSELECT
din[7] => phrase.OUTPUTSELECT
din[7] => phrase.OUTPUTSELECT
din[7] => phrase.OUTPUTSELECT
din[7] => phrase.OUTPUTSELECT
din[7] => cmd.OUTPUTSELECT
din[7] => stop.OUTPUTSELECT
din[7] => stop.OUTPUTSELECT
din[7] => stop.OUTPUTSELECT
din[7] => stop.OUTPUTSELECT
din[7] => ch.DATAB
start_addr[0] <= start_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[1] <= start_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[2] <= start_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[3] <= start_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[4] <= start_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[5] <= start_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[6] <= start_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[7] <= start_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[8] <= start_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[9] <= start_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[10] <= start_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[11] <= start_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[12] <= start_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[13] <= start_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[14] <= start_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[15] <= start_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[16] <= start_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_addr[17] <= start_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[0] <= stop_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[1] <= stop_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[2] <= stop_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[3] <= stop_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[4] <= stop_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[5] <= stop_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[6] <= stop_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[7] <= stop_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[8] <= stop_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[9] <= stop_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[10] <= stop_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[11] <= stop_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[12] <= stop_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[13] <= stop_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[14] <= stop_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[15] <= stop_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[16] <= stop_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_addr[17] <= stop_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
att[0] <= att[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
att[1] <= att[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
att[2] <= att[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
att[3] <= att[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[0] <= addr_lsb[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= addr_lsb[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= addr_lsb[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= phrase[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= phrase[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= phrase[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= phrase[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= phrase[4].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= phrase[5].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= phrase[6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => stop_addr.DATAB
rom_data[0] => new_stop.DATAB
rom_data[0] => new_stop.DATAB
rom_data[0] => new_start.DATAB
rom_data[0] => new_start.DATAB
rom_data[0] => new_start.DATAB
rom_data[1] => stop_addr.DATAB
rom_data[1] => new_stop.DATAB
rom_data[1] => new_stop.DATAB
rom_data[1] => new_start.DATAB
rom_data[1] => new_start.DATAB
rom_data[1] => new_start.DATAB
rom_data[2] => stop_addr.DATAB
rom_data[2] => new_stop.DATAB
rom_data[2] => new_start.DATAB
rom_data[2] => new_start.DATAB
rom_data[3] => stop_addr.DATAB
rom_data[3] => new_stop.DATAB
rom_data[3] => new_start.DATAB
rom_data[3] => new_start.DATAB
rom_data[4] => stop_addr.DATAB
rom_data[4] => new_stop.DATAB
rom_data[4] => new_start.DATAB
rom_data[4] => new_start.DATAB
rom_data[5] => stop_addr.DATAB
rom_data[5] => new_stop.DATAB
rom_data[5] => new_start.DATAB
rom_data[5] => new_start.DATAB
rom_data[6] => stop_addr.DATAB
rom_data[6] => new_stop.DATAB
rom_data[6] => new_start.DATAB
rom_data[6] => new_start.DATAB
rom_data[7] => stop_addr.DATAB
rom_data[7] => new_stop.DATAB
rom_data[7] => new_start.DATAB
rom_data[7] => new_start.DATAB
rom_ok => always2.IN1
start[0] <= start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start[1] <= start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start[2] <= start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start[3] <= start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop[0] <= stop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop[1] <= stop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop[2] <= stop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop[3] <= stop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy[0] => stop.IN1
busy[1] => stop.IN1
busy[2] => stop.IN1
busy[3] => stop.IN1
ack[0] => start.IN1
ack[1] => start.IN1
ack[2] => start.IN1
ack[3] => start.IN1
zero => ~NO_FANOUT~


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_serial:u_serial
rst => rst.IN1
clk => clk.IN1
cen => ~NO_FANOUT~
cen4 => cen4.IN1
start_addr[0] => cnt_in.DATAB
start_addr[1] => cnt_in.DATAB
start_addr[2] => cnt_in.DATAB
start_addr[3] => cnt_in.DATAB
start_addr[4] => cnt_in.DATAB
start_addr[5] => cnt_in.DATAB
start_addr[6] => cnt_in.DATAB
start_addr[7] => cnt_in.DATAB
start_addr[8] => cnt_in.DATAB
start_addr[9] => cnt_in.DATAB
start_addr[10] => cnt_in.DATAB
start_addr[11] => cnt_in.DATAB
start_addr[12] => cnt_in.DATAB
start_addr[13] => cnt_in.DATAB
start_addr[14] => cnt_in.DATAB
start_addr[15] => cnt_in.DATAB
start_addr[16] => cnt_in.DATAB
start_addr[17] => cnt_in.DATAB
stop_addr[0] => stop_in.DATAB
stop_addr[1] => stop_in.DATAB
stop_addr[2] => stop_in.DATAB
stop_addr[3] => stop_in.DATAB
stop_addr[4] => stop_in.DATAB
stop_addr[5] => stop_in.DATAB
stop_addr[6] => stop_in.DATAB
stop_addr[7] => stop_in.DATAB
stop_addr[8] => stop_in.DATAB
stop_addr[9] => stop_in.DATAB
stop_addr[10] => stop_in.DATAB
stop_addr[11] => stop_in.DATAB
stop_addr[12] => stop_in.DATAB
stop_addr[13] => stop_in.DATAB
stop_addr[14] => stop_in.DATAB
stop_addr[15] => stop_in.DATAB
stop_addr[16] => stop_in.DATAB
stop_addr[17] => stop_in.DATAB
att[0] => att_in.DATAB
att[1] => att_in.DATAB
att[2] => att_in.DATAB
att[3] => att_in.DATAB
start[0] => Mux0.IN15
start[1] => Mux0.IN14
start[2] => Mux0.IN13
start[3] => Mux0.IN12
stop[0] => Mux1.IN15
stop[1] => Mux1.IN14
stop[2] => Mux1.IN13
stop[3] => Mux1.IN12
busy[0] <= busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy[1] <= busy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy[2] <= busy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy[3] <= busy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack[0] <= ack[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack[1] <= ack[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack[2] <= ack[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack[3] <= ack[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= ch[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[0] <= jt6295_sh_rst:u_cnt.drop
rom_addr[1] <= jt6295_sh_rst:u_cnt.drop
rom_addr[2] <= jt6295_sh_rst:u_cnt.drop
rom_addr[3] <= jt6295_sh_rst:u_cnt.drop
rom_addr[4] <= jt6295_sh_rst:u_cnt.drop
rom_addr[5] <= jt6295_sh_rst:u_cnt.drop
rom_addr[6] <= jt6295_sh_rst:u_cnt.drop
rom_addr[7] <= jt6295_sh_rst:u_cnt.drop
rom_addr[8] <= jt6295_sh_rst:u_cnt.drop
rom_addr[9] <= jt6295_sh_rst:u_cnt.drop
rom_addr[10] <= jt6295_sh_rst:u_cnt.drop
rom_addr[11] <= jt6295_sh_rst:u_cnt.drop
rom_addr[12] <= jt6295_sh_rst:u_cnt.drop
rom_addr[13] <= jt6295_sh_rst:u_cnt.drop
rom_addr[14] <= jt6295_sh_rst:u_cnt.drop
rom_addr[15] <= jt6295_sh_rst:u_cnt.drop
rom_addr[16] <= jt6295_sh_rst:u_cnt.drop
rom_addr[17] <= jt6295_sh_rst:u_cnt.drop
rom_data[0] => pipe_data.DATAA
rom_data[1] => pipe_data.DATAA
rom_data[2] => pipe_data.DATAA
rom_data[3] => pipe_data.DATAA
rom_data[4] => pipe_data.DATAB
rom_data[5] => pipe_data.DATAB
rom_data[6] => pipe_data.DATAB
rom_data[7] => pipe_data.DATAB
pipe_en <= pipe_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_att[0] <= pipe_att[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_att[1] <= pipe_att[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_att[2] <= pipe_att[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_att[3] <= pipe_att[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_data[0] <= pipe_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_data[1] <= pipe_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_data[2] <= pipe_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_data[3] <= pipe_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_serial:u_serial|jt6295_sh_rst:u_cnt
rst => bits[41][0].ACLR
rst => bits[41][1].ACLR
rst => bits[41][2].ACLR
rst => bits[41][3].ACLR
rst => bits[40][0].ACLR
rst => bits[40][1].ACLR
rst => bits[40][2].ACLR
rst => bits[40][3].ACLR
rst => bits[39][0].ACLR
rst => bits[39][1].ACLR
rst => bits[39][2].ACLR
rst => bits[39][3].ACLR
rst => bits[38][0].ACLR
rst => bits[38][1].ACLR
rst => bits[38][2].ACLR
rst => bits[38][3].ACLR
rst => bits[37][0].ACLR
rst => bits[37][1].ACLR
rst => bits[37][2].ACLR
rst => bits[37][3].ACLR
rst => bits[36][0].ACLR
rst => bits[36][1].ACLR
rst => bits[36][2].ACLR
rst => bits[36][3].ACLR
rst => bits[35][0].ACLR
rst => bits[35][1].ACLR
rst => bits[35][2].ACLR
rst => bits[35][3].ACLR
rst => bits[34][0].ACLR
rst => bits[34][1].ACLR
rst => bits[34][2].ACLR
rst => bits[34][3].ACLR
rst => bits[33][0].ACLR
rst => bits[33][1].ACLR
rst => bits[33][2].ACLR
rst => bits[33][3].ACLR
rst => bits[32][0].ACLR
rst => bits[32][1].ACLR
rst => bits[32][2].ACLR
rst => bits[32][3].ACLR
rst => bits[31][0].ACLR
rst => bits[31][1].ACLR
rst => bits[31][2].ACLR
rst => bits[31][3].ACLR
rst => bits[30][0].ACLR
rst => bits[30][1].ACLR
rst => bits[30][2].ACLR
rst => bits[30][3].ACLR
rst => bits[29][0].ACLR
rst => bits[29][1].ACLR
rst => bits[29][2].ACLR
rst => bits[29][3].ACLR
rst => bits[28][0].ACLR
rst => bits[28][1].ACLR
rst => bits[28][2].ACLR
rst => bits[28][3].ACLR
rst => bits[27][0].ACLR
rst => bits[27][1].ACLR
rst => bits[27][2].ACLR
rst => bits[27][3].ACLR
rst => bits[26][0].ACLR
rst => bits[26][1].ACLR
rst => bits[26][2].ACLR
rst => bits[26][3].ACLR
rst => bits[25][0].ACLR
rst => bits[25][1].ACLR
rst => bits[25][2].ACLR
rst => bits[25][3].ACLR
rst => bits[24][0].ACLR
rst => bits[24][1].ACLR
rst => bits[24][2].ACLR
rst => bits[24][3].ACLR
rst => bits[23][0].ACLR
rst => bits[23][1].ACLR
rst => bits[23][2].ACLR
rst => bits[23][3].ACLR
rst => bits[22][0].ACLR
rst => bits[22][1].ACLR
rst => bits[22][2].ACLR
rst => bits[22][3].ACLR
rst => bits[21][0].ACLR
rst => bits[21][1].ACLR
rst => bits[21][2].ACLR
rst => bits[21][3].ACLR
rst => bits[20][0].ACLR
rst => bits[20][1].ACLR
rst => bits[20][2].ACLR
rst => bits[20][3].ACLR
rst => bits[19][0].ACLR
rst => bits[19][1].ACLR
rst => bits[19][2].ACLR
rst => bits[19][3].ACLR
rst => bits[18][0].ACLR
rst => bits[18][1].ACLR
rst => bits[18][2].ACLR
rst => bits[18][3].ACLR
rst => bits[17][0].ACLR
rst => bits[17][1].ACLR
rst => bits[17][2].ACLR
rst => bits[17][3].ACLR
rst => bits[16][0].ACLR
rst => bits[16][1].ACLR
rst => bits[16][2].ACLR
rst => bits[16][3].ACLR
rst => bits[15][0].ACLR
rst => bits[15][1].ACLR
rst => bits[15][2].ACLR
rst => bits[15][3].ACLR
rst => bits[14][0].ACLR
rst => bits[14][1].ACLR
rst => bits[14][2].ACLR
rst => bits[14][3].ACLR
rst => bits[13][0].ACLR
rst => bits[13][1].ACLR
rst => bits[13][2].ACLR
rst => bits[13][3].ACLR
rst => bits[12][0].ACLR
rst => bits[12][1].ACLR
rst => bits[12][2].ACLR
rst => bits[12][3].ACLR
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
clk => bits[41][0].CLK
clk => bits[41][1].CLK
clk => bits[41][2].CLK
clk => bits[41][3].CLK
clk => bits[40][0].CLK
clk => bits[40][1].CLK
clk => bits[40][2].CLK
clk => bits[40][3].CLK
clk => bits[39][0].CLK
clk => bits[39][1].CLK
clk => bits[39][2].CLK
clk => bits[39][3].CLK
clk => bits[38][0].CLK
clk => bits[38][1].CLK
clk => bits[38][2].CLK
clk => bits[38][3].CLK
clk => bits[37][0].CLK
clk => bits[37][1].CLK
clk => bits[37][2].CLK
clk => bits[37][3].CLK
clk => bits[36][0].CLK
clk => bits[36][1].CLK
clk => bits[36][2].CLK
clk => bits[36][3].CLK
clk => bits[35][0].CLK
clk => bits[35][1].CLK
clk => bits[35][2].CLK
clk => bits[35][3].CLK
clk => bits[34][0].CLK
clk => bits[34][1].CLK
clk => bits[34][2].CLK
clk => bits[34][3].CLK
clk => bits[33][0].CLK
clk => bits[33][1].CLK
clk => bits[33][2].CLK
clk => bits[33][3].CLK
clk => bits[32][0].CLK
clk => bits[32][1].CLK
clk => bits[32][2].CLK
clk => bits[32][3].CLK
clk => bits[31][0].CLK
clk => bits[31][1].CLK
clk => bits[31][2].CLK
clk => bits[31][3].CLK
clk => bits[30][0].CLK
clk => bits[30][1].CLK
clk => bits[30][2].CLK
clk => bits[30][3].CLK
clk => bits[29][0].CLK
clk => bits[29][1].CLK
clk => bits[29][2].CLK
clk => bits[29][3].CLK
clk => bits[28][0].CLK
clk => bits[28][1].CLK
clk => bits[28][2].CLK
clk => bits[28][3].CLK
clk => bits[27][0].CLK
clk => bits[27][1].CLK
clk => bits[27][2].CLK
clk => bits[27][3].CLK
clk => bits[26][0].CLK
clk => bits[26][1].CLK
clk => bits[26][2].CLK
clk => bits[26][3].CLK
clk => bits[25][0].CLK
clk => bits[25][1].CLK
clk => bits[25][2].CLK
clk => bits[25][3].CLK
clk => bits[24][0].CLK
clk => bits[24][1].CLK
clk => bits[24][2].CLK
clk => bits[24][3].CLK
clk => bits[23][0].CLK
clk => bits[23][1].CLK
clk => bits[23][2].CLK
clk => bits[23][3].CLK
clk => bits[22][0].CLK
clk => bits[22][1].CLK
clk => bits[22][2].CLK
clk => bits[22][3].CLK
clk => bits[21][0].CLK
clk => bits[21][1].CLK
clk => bits[21][2].CLK
clk => bits[21][3].CLK
clk => bits[20][0].CLK
clk => bits[20][1].CLK
clk => bits[20][2].CLK
clk => bits[20][3].CLK
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk_en => bits[0][3].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][0].ENA
clk_en => bits[4][3].ENA
clk_en => bits[4][2].ENA
clk_en => bits[4][1].ENA
clk_en => bits[4][0].ENA
clk_en => bits[5][3].ENA
clk_en => bits[5][2].ENA
clk_en => bits[5][1].ENA
clk_en => bits[5][0].ENA
clk_en => bits[6][3].ENA
clk_en => bits[6][2].ENA
clk_en => bits[6][1].ENA
clk_en => bits[6][0].ENA
clk_en => bits[7][3].ENA
clk_en => bits[7][2].ENA
clk_en => bits[7][1].ENA
clk_en => bits[7][0].ENA
clk_en => bits[8][3].ENA
clk_en => bits[8][2].ENA
clk_en => bits[8][1].ENA
clk_en => bits[8][0].ENA
clk_en => bits[9][3].ENA
clk_en => bits[9][2].ENA
clk_en => bits[9][1].ENA
clk_en => bits[9][0].ENA
clk_en => bits[10][3].ENA
clk_en => bits[10][2].ENA
clk_en => bits[10][1].ENA
clk_en => bits[10][0].ENA
clk_en => bits[11][3].ENA
clk_en => bits[11][2].ENA
clk_en => bits[11][1].ENA
clk_en => bits[11][0].ENA
clk_en => bits[12][3].ENA
clk_en => bits[12][2].ENA
clk_en => bits[12][1].ENA
clk_en => bits[12][0].ENA
clk_en => bits[13][3].ENA
clk_en => bits[13][2].ENA
clk_en => bits[13][1].ENA
clk_en => bits[13][0].ENA
clk_en => bits[14][3].ENA
clk_en => bits[14][2].ENA
clk_en => bits[14][1].ENA
clk_en => bits[14][0].ENA
clk_en => bits[15][3].ENA
clk_en => bits[15][2].ENA
clk_en => bits[15][1].ENA
clk_en => bits[15][0].ENA
clk_en => bits[16][3].ENA
clk_en => bits[16][2].ENA
clk_en => bits[16][1].ENA
clk_en => bits[16][0].ENA
clk_en => bits[17][3].ENA
clk_en => bits[17][2].ENA
clk_en => bits[17][1].ENA
clk_en => bits[17][0].ENA
clk_en => bits[18][3].ENA
clk_en => bits[18][2].ENA
clk_en => bits[18][1].ENA
clk_en => bits[18][0].ENA
clk_en => bits[19][3].ENA
clk_en => bits[19][2].ENA
clk_en => bits[19][1].ENA
clk_en => bits[19][0].ENA
clk_en => bits[20][3].ENA
clk_en => bits[20][2].ENA
clk_en => bits[20][1].ENA
clk_en => bits[20][0].ENA
clk_en => bits[21][3].ENA
clk_en => bits[21][2].ENA
clk_en => bits[21][1].ENA
clk_en => bits[21][0].ENA
clk_en => bits[22][3].ENA
clk_en => bits[22][2].ENA
clk_en => bits[22][1].ENA
clk_en => bits[22][0].ENA
clk_en => bits[23][3].ENA
clk_en => bits[23][2].ENA
clk_en => bits[23][1].ENA
clk_en => bits[23][0].ENA
clk_en => bits[24][3].ENA
clk_en => bits[24][2].ENA
clk_en => bits[24][1].ENA
clk_en => bits[24][0].ENA
clk_en => bits[25][3].ENA
clk_en => bits[25][2].ENA
clk_en => bits[25][1].ENA
clk_en => bits[25][0].ENA
clk_en => bits[26][3].ENA
clk_en => bits[26][2].ENA
clk_en => bits[26][1].ENA
clk_en => bits[26][0].ENA
clk_en => bits[27][3].ENA
clk_en => bits[27][2].ENA
clk_en => bits[27][1].ENA
clk_en => bits[27][0].ENA
clk_en => bits[28][3].ENA
clk_en => bits[28][2].ENA
clk_en => bits[28][1].ENA
clk_en => bits[28][0].ENA
clk_en => bits[29][3].ENA
clk_en => bits[29][2].ENA
clk_en => bits[29][1].ENA
clk_en => bits[29][0].ENA
clk_en => bits[30][3].ENA
clk_en => bits[30][2].ENA
clk_en => bits[30][1].ENA
clk_en => bits[30][0].ENA
clk_en => bits[31][3].ENA
clk_en => bits[31][2].ENA
clk_en => bits[31][1].ENA
clk_en => bits[31][0].ENA
clk_en => bits[32][3].ENA
clk_en => bits[32][2].ENA
clk_en => bits[32][1].ENA
clk_en => bits[32][0].ENA
clk_en => bits[33][3].ENA
clk_en => bits[33][2].ENA
clk_en => bits[33][1].ENA
clk_en => bits[33][0].ENA
clk_en => bits[34][3].ENA
clk_en => bits[34][2].ENA
clk_en => bits[34][1].ENA
clk_en => bits[34][0].ENA
clk_en => bits[35][3].ENA
clk_en => bits[35][2].ENA
clk_en => bits[35][1].ENA
clk_en => bits[35][0].ENA
clk_en => bits[36][3].ENA
clk_en => bits[36][2].ENA
clk_en => bits[36][1].ENA
clk_en => bits[36][0].ENA
clk_en => bits[37][3].ENA
clk_en => bits[37][2].ENA
clk_en => bits[37][1].ENA
clk_en => bits[37][0].ENA
clk_en => bits[38][3].ENA
clk_en => bits[38][2].ENA
clk_en => bits[38][1].ENA
clk_en => bits[38][0].ENA
clk_en => bits[39][3].ENA
clk_en => bits[39][2].ENA
clk_en => bits[39][1].ENA
clk_en => bits[39][0].ENA
clk_en => bits[40][3].ENA
clk_en => bits[40][2].ENA
clk_en => bits[40][1].ENA
clk_en => bits[40][0].ENA
clk_en => bits[41][3].ENA
clk_en => bits[41][2].ENA
clk_en => bits[41][1].ENA
clk_en => bits[41][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
din[14] => bits[14][0].DATAIN
din[15] => bits[15][0].DATAIN
din[16] => bits[16][0].DATAIN
din[17] => bits[17][0].DATAIN
din[18] => bits[18][0].DATAIN
din[19] => bits[19][0].DATAIN
din[20] => bits[20][0].DATAIN
din[21] => bits[21][0].DATAIN
din[22] => bits[22][0].DATAIN
din[23] => bits[23][0].DATAIN
din[24] => bits[24][0].DATAIN
din[25] => bits[25][0].DATAIN
din[26] => bits[26][0].DATAIN
din[27] => bits[27][0].DATAIN
din[28] => bits[28][0].DATAIN
din[29] => bits[29][0].DATAIN
din[30] => bits[30][0].DATAIN
din[31] => bits[31][0].DATAIN
din[32] => bits[32][0].DATAIN
din[33] => bits[33][0].DATAIN
din[34] => bits[34][0].DATAIN
din[35] => bits[35][0].DATAIN
din[36] => bits[36][0].DATAIN
din[37] => bits[37][0].DATAIN
din[38] => bits[38][0].DATAIN
din[39] => bits[39][0].DATAIN
din[40] => bits[40][0].DATAIN
din[41] => bits[41][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][3].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][3].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][3].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][3].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][3].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][3].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][3].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][3].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][3].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][3].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][3].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][3].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][3].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][3].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][3].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][3].DB_MAX_OUTPUT_PORT_TYPE
drop[20] <= bits[20][3].DB_MAX_OUTPUT_PORT_TYPE
drop[21] <= bits[21][3].DB_MAX_OUTPUT_PORT_TYPE
drop[22] <= bits[22][3].DB_MAX_OUTPUT_PORT_TYPE
drop[23] <= bits[23][3].DB_MAX_OUTPUT_PORT_TYPE
drop[24] <= bits[24][3].DB_MAX_OUTPUT_PORT_TYPE
drop[25] <= bits[25][3].DB_MAX_OUTPUT_PORT_TYPE
drop[26] <= bits[26][3].DB_MAX_OUTPUT_PORT_TYPE
drop[27] <= bits[27][3].DB_MAX_OUTPUT_PORT_TYPE
drop[28] <= bits[28][3].DB_MAX_OUTPUT_PORT_TYPE
drop[29] <= bits[29][3].DB_MAX_OUTPUT_PORT_TYPE
drop[30] <= bits[30][3].DB_MAX_OUTPUT_PORT_TYPE
drop[31] <= bits[31][3].DB_MAX_OUTPUT_PORT_TYPE
drop[32] <= bits[32][3].DB_MAX_OUTPUT_PORT_TYPE
drop[33] <= bits[33][3].DB_MAX_OUTPUT_PORT_TYPE
drop[34] <= bits[34][3].DB_MAX_OUTPUT_PORT_TYPE
drop[35] <= bits[35][3].DB_MAX_OUTPUT_PORT_TYPE
drop[36] <= bits[36][3].DB_MAX_OUTPUT_PORT_TYPE
drop[37] <= bits[37][3].DB_MAX_OUTPUT_PORT_TYPE
drop[38] <= bits[38][3].DB_MAX_OUTPUT_PORT_TYPE
drop[39] <= bits[39][3].DB_MAX_OUTPUT_PORT_TYPE
drop[40] <= bits[40][3].DB_MAX_OUTPUT_PORT_TYPE
drop[41] <= bits[41][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_adpcm:u_adpcm
rst => rst.IN3
clk => clk.IN3
cen => cen.IN3
en => en.IN1
att[0] => att[0].IN1
att[1] => att[1].IN1
att[2] => att[2].IN1
att[3] => att[3].IN1
data[0] => Decoder0.IN1
data[0] => factor_II.DATAB
data[0] => idx_inc_II[1].DATAIN
data[1] => Decoder0.IN0
data[1] => factor_II.DATAB
data[2] => factor_II.DATAB
data[3] => sign_II.DATAIN
sound[0] <= sound[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[10] <= sound[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[11] <= sound[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_adpcm:u_adpcm|jt6295_sh_rst:u_enable
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk_en => bits[0][3].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][0].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_adpcm:u_adpcm|jt6295_sh_rst:u_att
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk_en => bits[0][3].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_adpcm:u_adpcm|jt6295_sh_rst:u_sound
rst => bits[11][0].ACLR
rst => bits[11][1].ACLR
rst => bits[11][2].ACLR
rst => bits[11][3].ACLR
rst => bits[10][0].ACLR
rst => bits[10][1].ACLR
rst => bits[10][2].ACLR
rst => bits[10][3].ACLR
rst => bits[9][0].ACLR
rst => bits[9][1].ACLR
rst => bits[9][2].ACLR
rst => bits[9][3].ACLR
rst => bits[8][0].ACLR
rst => bits[8][1].ACLR
rst => bits[8][2].ACLR
rst => bits[8][3].ACLR
rst => bits[7][0].ACLR
rst => bits[7][1].ACLR
rst => bits[7][2].ACLR
rst => bits[7][3].ACLR
rst => bits[6][0].ACLR
rst => bits[6][1].ACLR
rst => bits[6][2].ACLR
rst => bits[6][3].ACLR
rst => bits[5][0].ACLR
rst => bits[5][1].ACLR
rst => bits[5][2].ACLR
rst => bits[5][3].ACLR
rst => bits[4][0].ACLR
rst => bits[4][1].ACLR
rst => bits[4][2].ACLR
rst => bits[4][3].ACLR
rst => bits[3][0].ACLR
rst => bits[3][1].ACLR
rst => bits[3][2].ACLR
rst => bits[3][3].ACLR
rst => bits[2][0].ACLR
rst => bits[2][1].ACLR
rst => bits[2][2].ACLR
rst => bits[2][3].ACLR
rst => bits[1][0].ACLR
rst => bits[1][1].ACLR
rst => bits[1][2].ACLR
rst => bits[1][3].ACLR
rst => bits[0][0].ACLR
rst => bits[0][1].ACLR
rst => bits[0][2].ACLR
rst => bits[0][3].ACLR
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk_en => bits[0][3].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][0].ENA
clk_en => bits[4][3].ENA
clk_en => bits[4][2].ENA
clk_en => bits[4][1].ENA
clk_en => bits[4][0].ENA
clk_en => bits[5][3].ENA
clk_en => bits[5][2].ENA
clk_en => bits[5][1].ENA
clk_en => bits[5][0].ENA
clk_en => bits[6][3].ENA
clk_en => bits[6][2].ENA
clk_en => bits[6][1].ENA
clk_en => bits[6][0].ENA
clk_en => bits[7][3].ENA
clk_en => bits[7][2].ENA
clk_en => bits[7][1].ENA
clk_en => bits[7][0].ENA
clk_en => bits[8][3].ENA
clk_en => bits[8][2].ENA
clk_en => bits[8][1].ENA
clk_en => bits[8][0].ENA
clk_en => bits[9][3].ENA
clk_en => bits[9][2].ENA
clk_en => bits[9][1].ENA
clk_en => bits[9][0].ENA
clk_en => bits[10][3].ENA
clk_en => bits[10][2].ENA
clk_en => bits[10][1].ENA
clk_en => bits[10][0].ENA
clk_en => bits[11][3].ENA
clk_en => bits[11][2].ENA
clk_en => bits[11][1].ENA
clk_en => bits[11][0].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][3].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][3].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][3].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][3].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][3].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][3].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][3].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][3].DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_acc:u_acc
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
cen4 => cen4.IN1
sound_in[0] => Add0.IN14
sound_in[0] => acc.DATAB
sound_in[1] => Add0.IN13
sound_in[1] => acc.DATAB
sound_in[2] => Add0.IN12
sound_in[2] => acc.DATAB
sound_in[3] => Add0.IN11
sound_in[3] => acc.DATAB
sound_in[4] => Add0.IN10
sound_in[4] => acc.DATAB
sound_in[5] => Add0.IN9
sound_in[5] => acc.DATAB
sound_in[6] => Add0.IN8
sound_in[6] => acc.DATAB
sound_in[7] => Add0.IN7
sound_in[7] => acc.DATAB
sound_in[8] => Add0.IN6
sound_in[8] => acc.DATAB
sound_in[9] => Add0.IN5
sound_in[9] => acc.DATAB
sound_in[10] => Add0.IN4
sound_in[10] => acc.DATAB
sound_in[11] => Add0.IN1
sound_in[11] => Add0.IN2
sound_in[11] => Add0.IN3
sound_in[11] => acc.DATAB
sound_in[11] => acc.DATAB
sound_in[11] => acc.DATAB
sound_out[0] <= jt12_interpol:u_interpol.snd_out
sound_out[1] <= jt12_interpol:u_interpol.snd_out
sound_out[2] <= jt12_interpol:u_interpol.snd_out
sound_out[3] <= jt12_interpol:u_interpol.snd_out
sound_out[4] <= jt12_interpol:u_interpol.snd_out
sound_out[5] <= jt12_interpol:u_interpol.snd_out
sound_out[6] <= jt12_interpol:u_interpol.snd_out
sound_out[7] <= jt12_interpol:u_interpol.snd_out
sound_out[8] <= jt12_interpol:u_interpol.snd_out
sound_out[9] <= jt12_interpol:u_interpol.snd_out
sound_out[10] <= jt12_interpol:u_interpol.snd_out
sound_out[11] <= jt12_interpol:u_interpol.snd_out
sound_out[12] <= jt12_interpol:u_interpol.snd_out
sound_out[13] <= jt12_interpol:u_interpol.snd_out


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_acc:u_acc|jt12_interpol:u_interpol
rst => rst.IN1
clk => clk.IN1
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN2
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtcps1_sound:u_sound|jt6295:u_adpcm|jt6295_acc:u_acc|jt12_interpol:u_interpol|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN30
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN29
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN28
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN27
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN26
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN25
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN24
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN23
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN22
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN21
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN20
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN19
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN18
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN17
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN16
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux
rst => rst.IN10
clk => clk.IN10
vblank => refresh_en.DATAB
slot0_addr[0] => slot0_addr[0].IN1
slot0_addr[1] => slot0_addr[1].IN1
slot0_addr[2] => slot0_addr[2].IN1
slot0_addr[3] => slot0_addr[3].IN1
slot0_addr[4] => slot0_addr[4].IN1
slot0_addr[5] => slot0_addr[5].IN1
slot0_addr[6] => slot0_addr[6].IN1
slot0_addr[7] => slot0_addr[7].IN1
slot0_addr[8] => slot0_addr[8].IN1
slot0_addr[9] => slot0_addr[9].IN1
slot0_addr[10] => slot0_addr[10].IN1
slot0_addr[11] => slot0_addr[11].IN1
slot0_addr[12] => slot0_addr[12].IN1
slot0_addr[13] => slot0_addr[13].IN1
slot0_addr[14] => slot0_addr[14].IN1
slot0_addr[15] => slot0_addr[15].IN1
slot0_addr[16] => slot0_addr[16].IN1
slot0_addr[17] => slot0_addr[17].IN1
slot0_addr[18] => slot0_addr[18].IN1
slot0_addr[19] => slot0_addr[19].IN1
slot0_addr[20] => slot0_addr[20].IN1
slot1_addr[0] => slot1_addr[0].IN1
slot1_addr[1] => slot1_addr[1].IN1
slot1_addr[2] => slot1_addr[2].IN1
slot1_addr[3] => slot1_addr[3].IN1
slot1_addr[4] => slot1_addr[4].IN1
slot1_addr[5] => slot1_addr[5].IN1
slot1_addr[6] => slot1_addr[6].IN1
slot1_addr[7] => slot1_addr[7].IN1
slot1_addr[8] => slot1_addr[8].IN1
slot1_addr[9] => slot1_addr[9].IN1
slot1_addr[10] => slot1_addr[10].IN1
slot1_addr[11] => slot1_addr[11].IN1
slot1_addr[12] => slot1_addr[12].IN1
slot1_addr[13] => slot1_addr[13].IN1
slot1_addr[14] => slot1_addr[14].IN1
slot1_addr[15] => slot1_addr[15].IN1
slot1_addr[16] => slot1_addr[16].IN1
slot2_addr[0] => slot2_addr[0].IN1
slot2_addr[1] => slot2_addr[1].IN1
slot2_addr[2] => slot2_addr[2].IN1
slot2_addr[3] => slot2_addr[3].IN1
slot2_addr[4] => slot2_addr[4].IN1
slot2_addr[5] => slot2_addr[5].IN1
slot2_addr[6] => slot2_addr[6].IN1
slot2_addr[7] => slot2_addr[7].IN1
slot2_addr[8] => slot2_addr[8].IN1
slot2_addr[9] => slot2_addr[9].IN1
slot2_addr[10] => slot2_addr[10].IN1
slot2_addr[11] => slot2_addr[11].IN1
slot2_addr[12] => slot2_addr[12].IN1
slot2_addr[13] => slot2_addr[13].IN1
slot2_addr[14] => slot2_addr[14].IN1
slot2_addr[15] => slot2_addr[15].IN1
slot2_addr[16] => slot2_addr[16].IN1
slot2_addr[17] => slot2_addr[17].IN1
slot2_addr[18] => slot2_addr[18].IN1
slot2_addr[19] => slot2_addr[19].IN1
slot2_addr[20] => slot2_addr[20].IN1
slot2_addr[21] => slot2_addr[21].IN1
slot3_addr[0] => slot3_addr[0].IN1
slot3_addr[1] => slot3_addr[1].IN1
slot3_addr[2] => slot3_addr[2].IN1
slot3_addr[3] => slot3_addr[3].IN1
slot3_addr[4] => slot3_addr[4].IN1
slot3_addr[5] => slot3_addr[5].IN1
slot3_addr[6] => slot3_addr[6].IN1
slot3_addr[7] => slot3_addr[7].IN1
slot4_addr[0] => slot4_addr[0].IN1
slot4_addr[1] => slot4_addr[1].IN1
slot4_addr[2] => slot4_addr[2].IN1
slot4_addr[3] => slot4_addr[3].IN1
slot4_addr[4] => slot4_addr[4].IN1
slot4_addr[5] => slot4_addr[5].IN1
slot4_addr[6] => slot4_addr[6].IN1
slot4_addr[7] => slot4_addr[7].IN1
slot5_addr[0] => slot5_addr[0].IN1
slot5_addr[1] => slot5_addr[1].IN1
slot5_addr[2] => slot5_addr[2].IN1
slot5_addr[3] => slot5_addr[3].IN1
slot5_addr[4] => slot5_addr[4].IN1
slot5_addr[5] => slot5_addr[5].IN1
slot5_addr[6] => slot5_addr[6].IN1
slot5_addr[7] => slot5_addr[7].IN1
slot5_addr[8] => slot5_addr[8].IN1
slot5_addr[9] => slot5_addr[9].IN1
slot5_addr[10] => slot5_addr[10].IN1
slot5_addr[11] => slot5_addr[11].IN1
slot5_addr[12] => slot5_addr[12].IN1
slot5_addr[13] => slot5_addr[13].IN1
slot5_addr[14] => slot5_addr[14].IN1
slot5_addr[15] => slot5_addr[15].IN1
slot5_addr[16] => slot5_addr[16].IN1
slot5_addr[17] => slot5_addr[17].IN1
slot6_addr[0] => slot6_addr[0].IN1
slot6_addr[1] => slot6_addr[1].IN1
slot6_addr[2] => slot6_addr[2].IN1
slot6_addr[3] => slot6_addr[3].IN1
slot6_addr[4] => slot6_addr[4].IN1
slot6_addr[5] => slot6_addr[5].IN1
slot6_addr[6] => slot6_addr[6].IN1
slot6_addr[7] => slot6_addr[7].IN1
slot6_addr[8] => slot6_addr[8].IN1
slot6_addr[9] => slot6_addr[9].IN1
slot6_addr[10] => slot6_addr[10].IN1
slot6_addr[11] => slot6_addr[11].IN1
slot6_addr[12] => slot6_addr[12].IN1
slot6_addr[13] => slot6_addr[13].IN1
slot6_addr[14] => slot6_addr[14].IN1
slot6_addr[15] => slot6_addr[15].IN1
slot6_addr[16] => slot6_addr[16].IN1
slot6_addr[17] => slot6_addr[17].IN1
slot6_addr[18] => slot6_addr[18].IN1
slot6_addr[19] => slot6_addr[19].IN1
slot6_addr[20] => slot6_addr[20].IN1
slot6_addr[21] => slot6_addr[21].IN1
slot7_addr[0] => slot7_addr[0].IN1
slot7_addr[1] => slot7_addr[1].IN1
slot7_addr[2] => slot7_addr[2].IN1
slot7_addr[3] => slot7_addr[3].IN1
slot7_addr[4] => slot7_addr[4].IN1
slot7_addr[5] => slot7_addr[5].IN1
slot7_addr[6] => slot7_addr[6].IN1
slot7_addr[7] => slot7_addr[7].IN1
slot7_addr[8] => slot7_addr[8].IN1
slot7_addr[9] => slot7_addr[9].IN1
slot7_addr[10] => slot7_addr[10].IN1
slot7_addr[11] => slot7_addr[11].IN1
slot7_addr[12] => slot7_addr[12].IN1
slot7_addr[13] => slot7_addr[13].IN1
slot7_addr[14] => slot7_addr[14].IN1
slot7_addr[15] => slot7_addr[15].IN1
slot8_addr[0] => slot8_addr[0].IN1
slot8_addr[1] => slot8_addr[1].IN1
slot8_addr[2] => slot8_addr[2].IN1
slot8_addr[3] => slot8_addr[3].IN1
slot8_addr[4] => slot8_addr[4].IN1
slot8_addr[5] => slot8_addr[5].IN1
slot8_addr[6] => slot8_addr[6].IN1
slot8_addr[7] => slot8_addr[7].IN1
slot9_addr[0] => slot9_addr[0].IN1
slot9_addr[1] => slot9_addr[1].IN1
slot9_addr[2] => slot9_addr[2].IN1
slot9_addr[3] => slot9_addr[3].IN1
slot9_addr[4] => slot9_addr[4].IN1
slot9_addr[5] => slot9_addr[5].IN1
slot9_addr[6] => slot9_addr[6].IN1
slot9_addr[7] => slot9_addr[7].IN1
slot9_addr[8] => slot9_addr[8].IN1
slot9_addr[9] => slot9_addr[9].IN1
slot9_addr[10] => slot9_addr[10].IN1
slot9_addr[11] => slot9_addr[11].IN1
slot9_addr[12] => slot9_addr[12].IN1
slot9_addr[13] => slot9_addr[13].IN1
slot9_addr[14] => slot9_addr[14].IN1
slot9_addr[15] => slot9_addr[15].IN1
slot9_addr[16] => slot9_addr[16].IN1
slot0_offset[0] => slot0_offset[0].IN1
slot0_offset[1] => slot0_offset[1].IN1
slot0_offset[2] => slot0_offset[2].IN1
slot0_offset[3] => slot0_offset[3].IN1
slot0_offset[4] => slot0_offset[4].IN1
slot0_offset[5] => slot0_offset[5].IN1
slot0_offset[6] => slot0_offset[6].IN1
slot0_offset[7] => slot0_offset[7].IN1
slot0_offset[8] => slot0_offset[8].IN1
slot0_offset[9] => slot0_offset[9].IN1
slot0_offset[10] => slot0_offset[10].IN1
slot0_offset[11] => slot0_offset[11].IN1
slot0_offset[12] => slot0_offset[12].IN1
slot0_offset[13] => slot0_offset[13].IN1
slot0_offset[14] => slot0_offset[14].IN1
slot0_offset[15] => slot0_offset[15].IN1
slot0_offset[16] => slot0_offset[16].IN1
slot0_offset[17] => slot0_offset[17].IN1
slot0_offset[18] => slot0_offset[18].IN1
slot0_offset[19] => slot0_offset[19].IN1
slot0_offset[20] => slot0_offset[20].IN1
slot0_offset[21] => slot0_offset[21].IN1
slot1_offset[0] => slot1_offset[0].IN1
slot1_offset[1] => slot1_offset[1].IN1
slot1_offset[2] => slot1_offset[2].IN1
slot1_offset[3] => slot1_offset[3].IN1
slot1_offset[4] => slot1_offset[4].IN1
slot1_offset[5] => slot1_offset[5].IN1
slot1_offset[6] => slot1_offset[6].IN1
slot1_offset[7] => slot1_offset[7].IN1
slot1_offset[8] => slot1_offset[8].IN1
slot1_offset[9] => slot1_offset[9].IN1
slot1_offset[10] => slot1_offset[10].IN1
slot1_offset[11] => slot1_offset[11].IN1
slot1_offset[12] => slot1_offset[12].IN1
slot1_offset[13] => slot1_offset[13].IN1
slot1_offset[14] => slot1_offset[14].IN1
slot1_offset[15] => slot1_offset[15].IN1
slot1_offset[16] => slot1_offset[16].IN1
slot1_offset[17] => slot1_offset[17].IN1
slot1_offset[18] => slot1_offset[18].IN1
slot1_offset[19] => slot1_offset[19].IN1
slot1_offset[20] => slot1_offset[20].IN1
slot1_offset[21] => slot1_offset[21].IN1
slot2_offset[0] => slot2_offset[0].IN1
slot2_offset[1] => slot2_offset[1].IN1
slot2_offset[2] => slot2_offset[2].IN1
slot2_offset[3] => slot2_offset[3].IN1
slot2_offset[4] => slot2_offset[4].IN1
slot2_offset[5] => slot2_offset[5].IN1
slot2_offset[6] => slot2_offset[6].IN1
slot2_offset[7] => slot2_offset[7].IN1
slot2_offset[8] => slot2_offset[8].IN1
slot2_offset[9] => slot2_offset[9].IN1
slot2_offset[10] => slot2_offset[10].IN1
slot2_offset[11] => slot2_offset[11].IN1
slot2_offset[12] => slot2_offset[12].IN1
slot2_offset[13] => slot2_offset[13].IN1
slot2_offset[14] => slot2_offset[14].IN1
slot2_offset[15] => slot2_offset[15].IN1
slot2_offset[16] => slot2_offset[16].IN1
slot2_offset[17] => slot2_offset[17].IN1
slot2_offset[18] => slot2_offset[18].IN1
slot2_offset[19] => slot2_offset[19].IN1
slot2_offset[20] => slot2_offset[20].IN1
slot2_offset[21] => slot2_offset[21].IN1
slot3_offset[0] => slot3_offset[0].IN1
slot3_offset[1] => slot3_offset[1].IN1
slot3_offset[2] => slot3_offset[2].IN1
slot3_offset[3] => slot3_offset[3].IN1
slot3_offset[4] => slot3_offset[4].IN1
slot3_offset[5] => slot3_offset[5].IN1
slot3_offset[6] => slot3_offset[6].IN1
slot3_offset[7] => slot3_offset[7].IN1
slot3_offset[8] => slot3_offset[8].IN1
slot3_offset[9] => slot3_offset[9].IN1
slot3_offset[10] => slot3_offset[10].IN1
slot3_offset[11] => slot3_offset[11].IN1
slot3_offset[12] => slot3_offset[12].IN1
slot3_offset[13] => slot3_offset[13].IN1
slot3_offset[14] => slot3_offset[14].IN1
slot3_offset[15] => slot3_offset[15].IN1
slot3_offset[16] => slot3_offset[16].IN1
slot3_offset[17] => slot3_offset[17].IN1
slot3_offset[18] => slot3_offset[18].IN1
slot3_offset[19] => slot3_offset[19].IN1
slot3_offset[20] => slot3_offset[20].IN1
slot3_offset[21] => slot3_offset[21].IN1
slot4_offset[0] => slot4_offset[0].IN1
slot4_offset[1] => slot4_offset[1].IN1
slot4_offset[2] => slot4_offset[2].IN1
slot4_offset[3] => slot4_offset[3].IN1
slot4_offset[4] => slot4_offset[4].IN1
slot4_offset[5] => slot4_offset[5].IN1
slot4_offset[6] => slot4_offset[6].IN1
slot4_offset[7] => slot4_offset[7].IN1
slot4_offset[8] => slot4_offset[8].IN1
slot4_offset[9] => slot4_offset[9].IN1
slot4_offset[10] => slot4_offset[10].IN1
slot4_offset[11] => slot4_offset[11].IN1
slot4_offset[12] => slot4_offset[12].IN1
slot4_offset[13] => slot4_offset[13].IN1
slot4_offset[14] => slot4_offset[14].IN1
slot4_offset[15] => slot4_offset[15].IN1
slot4_offset[16] => slot4_offset[16].IN1
slot4_offset[17] => slot4_offset[17].IN1
slot4_offset[18] => slot4_offset[18].IN1
slot4_offset[19] => slot4_offset[19].IN1
slot4_offset[20] => slot4_offset[20].IN1
slot4_offset[21] => slot4_offset[21].IN1
slot5_offset[0] => slot5_offset[0].IN1
slot5_offset[1] => slot5_offset[1].IN1
slot5_offset[2] => slot5_offset[2].IN1
slot5_offset[3] => slot5_offset[3].IN1
slot5_offset[4] => slot5_offset[4].IN1
slot5_offset[5] => slot5_offset[5].IN1
slot5_offset[6] => slot5_offset[6].IN1
slot5_offset[7] => slot5_offset[7].IN1
slot5_offset[8] => slot5_offset[8].IN1
slot5_offset[9] => slot5_offset[9].IN1
slot5_offset[10] => slot5_offset[10].IN1
slot5_offset[11] => slot5_offset[11].IN1
slot5_offset[12] => slot5_offset[12].IN1
slot5_offset[13] => slot5_offset[13].IN1
slot5_offset[14] => slot5_offset[14].IN1
slot5_offset[15] => slot5_offset[15].IN1
slot5_offset[16] => slot5_offset[16].IN1
slot5_offset[17] => slot5_offset[17].IN1
slot5_offset[18] => slot5_offset[18].IN1
slot5_offset[19] => slot5_offset[19].IN1
slot5_offset[20] => slot5_offset[20].IN1
slot5_offset[21] => slot5_offset[21].IN1
slot6_offset[0] => slot6_offset[0].IN1
slot6_offset[1] => slot6_offset[1].IN1
slot6_offset[2] => slot6_offset[2].IN1
slot6_offset[3] => slot6_offset[3].IN1
slot6_offset[4] => slot6_offset[4].IN1
slot6_offset[5] => slot6_offset[5].IN1
slot6_offset[6] => slot6_offset[6].IN1
slot6_offset[7] => slot6_offset[7].IN1
slot6_offset[8] => slot6_offset[8].IN1
slot6_offset[9] => slot6_offset[9].IN1
slot6_offset[10] => slot6_offset[10].IN1
slot6_offset[11] => slot6_offset[11].IN1
slot6_offset[12] => slot6_offset[12].IN1
slot6_offset[13] => slot6_offset[13].IN1
slot6_offset[14] => slot6_offset[14].IN1
slot6_offset[15] => slot6_offset[15].IN1
slot6_offset[16] => slot6_offset[16].IN1
slot6_offset[17] => slot6_offset[17].IN1
slot6_offset[18] => slot6_offset[18].IN1
slot6_offset[19] => slot6_offset[19].IN1
slot6_offset[20] => slot6_offset[20].IN1
slot6_offset[21] => slot6_offset[21].IN1
slot7_offset[0] => slot7_offset[0].IN1
slot7_offset[1] => slot7_offset[1].IN1
slot7_offset[2] => slot7_offset[2].IN1
slot7_offset[3] => slot7_offset[3].IN1
slot7_offset[4] => slot7_offset[4].IN1
slot7_offset[5] => slot7_offset[5].IN1
slot7_offset[6] => slot7_offset[6].IN1
slot7_offset[7] => slot7_offset[7].IN1
slot7_offset[8] => slot7_offset[8].IN1
slot7_offset[9] => slot7_offset[9].IN1
slot7_offset[10] => slot7_offset[10].IN1
slot7_offset[11] => slot7_offset[11].IN1
slot7_offset[12] => slot7_offset[12].IN1
slot7_offset[13] => slot7_offset[13].IN1
slot7_offset[14] => slot7_offset[14].IN1
slot7_offset[15] => slot7_offset[15].IN1
slot7_offset[16] => slot7_offset[16].IN1
slot7_offset[17] => slot7_offset[17].IN1
slot7_offset[18] => slot7_offset[18].IN1
slot7_offset[19] => slot7_offset[19].IN1
slot7_offset[20] => slot7_offset[20].IN1
slot7_offset[21] => slot7_offset[21].IN1
slot8_offset[0] => slot8_offset[0].IN1
slot8_offset[1] => slot8_offset[1].IN1
slot8_offset[2] => slot8_offset[2].IN1
slot8_offset[3] => slot8_offset[3].IN1
slot8_offset[4] => slot8_offset[4].IN1
slot8_offset[5] => slot8_offset[5].IN1
slot8_offset[6] => slot8_offset[6].IN1
slot8_offset[7] => slot8_offset[7].IN1
slot8_offset[8] => slot8_offset[8].IN1
slot8_offset[9] => slot8_offset[9].IN1
slot8_offset[10] => slot8_offset[10].IN1
slot8_offset[11] => slot8_offset[11].IN1
slot8_offset[12] => slot8_offset[12].IN1
slot8_offset[13] => slot8_offset[13].IN1
slot8_offset[14] => slot8_offset[14].IN1
slot8_offset[15] => slot8_offset[15].IN1
slot8_offset[16] => slot8_offset[16].IN1
slot8_offset[17] => slot8_offset[17].IN1
slot8_offset[18] => slot8_offset[18].IN1
slot8_offset[19] => slot8_offset[19].IN1
slot8_offset[20] => slot8_offset[20].IN1
slot8_offset[21] => slot8_offset[21].IN1
slot9_offset[0] => slot9_offset[0].IN1
slot9_offset[1] => slot9_offset[1].IN1
slot9_offset[2] => slot9_offset[2].IN1
slot9_offset[3] => slot9_offset[3].IN1
slot9_offset[4] => slot9_offset[4].IN1
slot9_offset[5] => slot9_offset[5].IN1
slot9_offset[6] => slot9_offset[6].IN1
slot9_offset[7] => slot9_offset[7].IN1
slot9_offset[8] => slot9_offset[8].IN1
slot9_offset[9] => slot9_offset[9].IN1
slot9_offset[10] => slot9_offset[10].IN1
slot9_offset[11] => slot9_offset[11].IN1
slot9_offset[12] => slot9_offset[12].IN1
slot9_offset[13] => slot9_offset[13].IN1
slot9_offset[14] => slot9_offset[14].IN1
slot9_offset[15] => slot9_offset[15].IN1
slot9_offset[16] => slot9_offset[16].IN1
slot9_offset[17] => slot9_offset[17].IN1
slot9_offset[18] => slot9_offset[18].IN1
slot9_offset[19] => slot9_offset[19].IN1
slot9_offset[20] => slot9_offset[20].IN1
slot9_offset[21] => slot9_offset[21].IN1
slot0_dout[0] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[1] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[2] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[3] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[4] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[5] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[6] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[7] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[8] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[9] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[10] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[11] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[12] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[13] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[14] <= jtframe_sdram_rq:u_slot0.dout
slot0_dout[15] <= jtframe_sdram_rq:u_slot0.dout
slot1_dout[0] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[1] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[2] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[3] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[4] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[5] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[6] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[7] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[8] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[9] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[10] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[11] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[12] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[13] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[14] <= jtframe_sdram_rq:u_slot1.dout
slot1_dout[15] <= jtframe_sdram_rq:u_slot1.dout
slot2_dout[0] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[1] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[2] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[3] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[4] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[5] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[6] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[7] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[8] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[9] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[10] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[11] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[12] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[13] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[14] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[15] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[16] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[17] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[18] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[19] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[20] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[21] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[22] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[23] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[24] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[25] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[26] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[27] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[28] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[29] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[30] <= jtframe_sdram_rq:u_slot2.dout
slot2_dout[31] <= jtframe_sdram_rq:u_slot2.dout
slot3_dout[0] <= jtframe_sdram_rq:u_slot3.dout
slot3_dout[1] <= jtframe_sdram_rq:u_slot3.dout
slot3_dout[2] <= jtframe_sdram_rq:u_slot3.dout
slot3_dout[3] <= jtframe_sdram_rq:u_slot3.dout
slot3_dout[4] <= jtframe_sdram_rq:u_slot3.dout
slot3_dout[5] <= jtframe_sdram_rq:u_slot3.dout
slot3_dout[6] <= jtframe_sdram_rq:u_slot3.dout
slot3_dout[7] <= jtframe_sdram_rq:u_slot3.dout
slot4_dout[0] <= jtframe_sdram_rq:u_slot4.dout
slot4_dout[1] <= jtframe_sdram_rq:u_slot4.dout
slot4_dout[2] <= jtframe_sdram_rq:u_slot4.dout
slot4_dout[3] <= jtframe_sdram_rq:u_slot4.dout
slot4_dout[4] <= jtframe_sdram_rq:u_slot4.dout
slot4_dout[5] <= jtframe_sdram_rq:u_slot4.dout
slot4_dout[6] <= jtframe_sdram_rq:u_slot4.dout
slot4_dout[7] <= jtframe_sdram_rq:u_slot4.dout
slot5_dout[0] <= jtframe_sdram_rq:u_slot5.dout
slot5_dout[1] <= jtframe_sdram_rq:u_slot5.dout
slot5_dout[2] <= jtframe_sdram_rq:u_slot5.dout
slot5_dout[3] <= jtframe_sdram_rq:u_slot5.dout
slot5_dout[4] <= jtframe_sdram_rq:u_slot5.dout
slot5_dout[5] <= jtframe_sdram_rq:u_slot5.dout
slot5_dout[6] <= jtframe_sdram_rq:u_slot5.dout
slot5_dout[7] <= jtframe_sdram_rq:u_slot5.dout
slot6_dout[0] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[1] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[2] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[3] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[4] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[5] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[6] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[7] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[8] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[9] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[10] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[11] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[12] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[13] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[14] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[15] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[16] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[17] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[18] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[19] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[20] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[21] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[22] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[23] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[24] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[25] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[26] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[27] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[28] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[29] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[30] <= jtframe_sdram_rq:u_slot6.dout
slot6_dout[31] <= jtframe_sdram_rq:u_slot6.dout
slot7_dout[0] <= jtframe_sdram_rq:u_slot7.dout
slot7_dout[1] <= jtframe_sdram_rq:u_slot7.dout
slot7_dout[2] <= jtframe_sdram_rq:u_slot7.dout
slot7_dout[3] <= jtframe_sdram_rq:u_slot7.dout
slot7_dout[4] <= jtframe_sdram_rq:u_slot7.dout
slot7_dout[5] <= jtframe_sdram_rq:u_slot7.dout
slot7_dout[6] <= jtframe_sdram_rq:u_slot7.dout
slot7_dout[7] <= jtframe_sdram_rq:u_slot7.dout
slot8_dout[0] <= jtframe_sdram_rq:u_slot8.dout
slot8_dout[1] <= jtframe_sdram_rq:u_slot8.dout
slot8_dout[2] <= jtframe_sdram_rq:u_slot8.dout
slot8_dout[3] <= jtframe_sdram_rq:u_slot8.dout
slot8_dout[4] <= jtframe_sdram_rq:u_slot8.dout
slot8_dout[5] <= jtframe_sdram_rq:u_slot8.dout
slot8_dout[6] <= jtframe_sdram_rq:u_slot8.dout
slot8_dout[7] <= jtframe_sdram_rq:u_slot8.dout
slot9_dout[0] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[1] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[2] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[3] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[4] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[5] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[6] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[7] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[8] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[9] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[10] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[11] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[12] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[13] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[14] <= jtframe_sdram_rq:u_slot9.dout
slot9_dout[15] <= jtframe_sdram_rq:u_slot9.dout
slot0_din[0] => slot0_din[0].IN1
slot0_din[1] => slot0_din[1].IN1
slot0_din[2] => slot0_din[2].IN1
slot0_din[3] => slot0_din[3].IN1
slot0_din[4] => slot0_din[4].IN1
slot0_din[5] => slot0_din[5].IN1
slot0_din[6] => slot0_din[6].IN1
slot0_din[7] => slot0_din[7].IN1
slot0_din[8] => slot0_din[8].IN1
slot0_din[9] => slot0_din[9].IN1
slot0_din[10] => slot0_din[10].IN1
slot0_din[11] => slot0_din[11].IN1
slot0_din[12] => slot0_din[12].IN1
slot0_din[13] => slot0_din[13].IN1
slot0_din[14] => slot0_din[14].IN1
slot0_din[15] => slot0_din[15].IN1
slot1_din[0] => slot1_din[0].IN1
slot1_din[1] => slot1_din[1].IN1
slot1_din[2] => slot1_din[2].IN1
slot1_din[3] => slot1_din[3].IN1
slot1_din[4] => slot1_din[4].IN1
slot1_din[5] => slot1_din[5].IN1
slot1_din[6] => slot1_din[6].IN1
slot1_din[7] => slot1_din[7].IN1
slot1_din[8] => slot1_din[8].IN1
slot1_din[9] => slot1_din[9].IN1
slot1_din[10] => slot1_din[10].IN1
slot1_din[11] => slot1_din[11].IN1
slot1_din[12] => slot1_din[12].IN1
slot1_din[13] => slot1_din[13].IN1
slot1_din[14] => slot1_din[14].IN1
slot1_din[15] => slot1_din[15].IN1
slot2_din[0] => slot2_din[0].IN1
slot2_din[1] => slot2_din[1].IN1
slot2_din[2] => slot2_din[2].IN1
slot2_din[3] => slot2_din[3].IN1
slot2_din[4] => slot2_din[4].IN1
slot2_din[5] => slot2_din[5].IN1
slot2_din[6] => slot2_din[6].IN1
slot2_din[7] => slot2_din[7].IN1
slot2_din[8] => slot2_din[8].IN1
slot2_din[9] => slot2_din[9].IN1
slot2_din[10] => slot2_din[10].IN1
slot2_din[11] => slot2_din[11].IN1
slot2_din[12] => slot2_din[12].IN1
slot2_din[13] => slot2_din[13].IN1
slot2_din[14] => slot2_din[14].IN1
slot2_din[15] => slot2_din[15].IN1
slot2_din[16] => slot2_din[16].IN1
slot2_din[17] => slot2_din[17].IN1
slot2_din[18] => slot2_din[18].IN1
slot2_din[19] => slot2_din[19].IN1
slot2_din[20] => slot2_din[20].IN1
slot2_din[21] => slot2_din[21].IN1
slot2_din[22] => slot2_din[22].IN1
slot2_din[23] => slot2_din[23].IN1
slot2_din[24] => slot2_din[24].IN1
slot2_din[25] => slot2_din[25].IN1
slot2_din[26] => slot2_din[26].IN1
slot2_din[27] => slot2_din[27].IN1
slot2_din[28] => slot2_din[28].IN1
slot2_din[29] => slot2_din[29].IN1
slot2_din[30] => slot2_din[30].IN1
slot2_din[31] => slot2_din[31].IN1
slot3_din[0] => slot3_din[0].IN1
slot3_din[1] => slot3_din[1].IN1
slot3_din[2] => slot3_din[2].IN1
slot3_din[3] => slot3_din[3].IN1
slot3_din[4] => slot3_din[4].IN1
slot3_din[5] => slot3_din[5].IN1
slot3_din[6] => slot3_din[6].IN1
slot3_din[7] => slot3_din[7].IN1
slot4_din[0] => slot4_din[0].IN1
slot4_din[1] => slot4_din[1].IN1
slot4_din[2] => slot4_din[2].IN1
slot4_din[3] => slot4_din[3].IN1
slot4_din[4] => slot4_din[4].IN1
slot4_din[5] => slot4_din[5].IN1
slot4_din[6] => slot4_din[6].IN1
slot4_din[7] => slot4_din[7].IN1
slot5_din[0] => slot5_din[0].IN1
slot5_din[1] => slot5_din[1].IN1
slot5_din[2] => slot5_din[2].IN1
slot5_din[3] => slot5_din[3].IN1
slot5_din[4] => slot5_din[4].IN1
slot5_din[5] => slot5_din[5].IN1
slot5_din[6] => slot5_din[6].IN1
slot5_din[7] => slot5_din[7].IN1
slot6_din[0] => slot6_din[0].IN1
slot6_din[1] => slot6_din[1].IN1
slot6_din[2] => slot6_din[2].IN1
slot6_din[3] => slot6_din[3].IN1
slot6_din[4] => slot6_din[4].IN1
slot6_din[5] => slot6_din[5].IN1
slot6_din[6] => slot6_din[6].IN1
slot6_din[7] => slot6_din[7].IN1
slot6_din[8] => slot6_din[8].IN1
slot6_din[9] => slot6_din[9].IN1
slot6_din[10] => slot6_din[10].IN1
slot6_din[11] => slot6_din[11].IN1
slot6_din[12] => slot6_din[12].IN1
slot6_din[13] => slot6_din[13].IN1
slot6_din[14] => slot6_din[14].IN1
slot6_din[15] => slot6_din[15].IN1
slot6_din[16] => slot6_din[16].IN1
slot6_din[17] => slot6_din[17].IN1
slot6_din[18] => slot6_din[18].IN1
slot6_din[19] => slot6_din[19].IN1
slot6_din[20] => slot6_din[20].IN1
slot6_din[21] => slot6_din[21].IN1
slot6_din[22] => slot6_din[22].IN1
slot6_din[23] => slot6_din[23].IN1
slot6_din[24] => slot6_din[24].IN1
slot6_din[25] => slot6_din[25].IN1
slot6_din[26] => slot6_din[26].IN1
slot6_din[27] => slot6_din[27].IN1
slot6_din[28] => slot6_din[28].IN1
slot6_din[29] => slot6_din[29].IN1
slot6_din[30] => slot6_din[30].IN1
slot6_din[31] => slot6_din[31].IN1
slot7_din[0] => slot7_din[0].IN1
slot7_din[1] => slot7_din[1].IN1
slot7_din[2] => slot7_din[2].IN1
slot7_din[3] => slot7_din[3].IN1
slot7_din[4] => slot7_din[4].IN1
slot7_din[5] => slot7_din[5].IN1
slot7_din[6] => slot7_din[6].IN1
slot7_din[7] => slot7_din[7].IN1
slot8_din[0] => slot8_din[0].IN1
slot8_din[1] => slot8_din[1].IN1
slot8_din[2] => slot8_din[2].IN1
slot8_din[3] => slot8_din[3].IN1
slot8_din[4] => slot8_din[4].IN1
slot8_din[5] => slot8_din[5].IN1
slot8_din[6] => slot8_din[6].IN1
slot8_din[7] => slot8_din[7].IN1
slot9_din[0] => slot9_din[0].IN1
slot9_din[1] => slot9_din[1].IN1
slot9_din[2] => slot9_din[2].IN1
slot9_din[3] => slot9_din[3].IN1
slot9_din[4] => slot9_din[4].IN1
slot9_din[5] => slot9_din[5].IN1
slot9_din[6] => slot9_din[6].IN1
slot9_din[7] => slot9_din[7].IN1
slot9_din[8] => slot9_din[8].IN1
slot9_din[9] => slot9_din[9].IN1
slot9_din[10] => slot9_din[10].IN1
slot9_din[11] => slot9_din[11].IN1
slot9_din[12] => slot9_din[12].IN1
slot9_din[13] => slot9_din[13].IN1
slot9_din[14] => slot9_din[14].IN1
slot9_din[15] => slot9_din[15].IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
slot_cs[0] => slot_cs[0].IN1
slot_cs[1] => slot_cs[1].IN1
slot_cs[2] => slot_cs[2].IN1
slot_cs[3] => slot_cs[3].IN1
slot_cs[4] => slot_cs[4].IN1
slot_cs[5] => slot_cs[5].IN1
slot_cs[6] => slot_cs[6].IN1
slot_cs[7] => slot_cs[7].IN1
slot_cs[8] => slot_cs[8].IN1
slot_cs[9] => slot_cs[9].IN1
slot_wr[0] => slot_wr[0].IN1
slot_wr[1] => slot_wr[1].IN1
slot_wr[2] => slot_wr[2].IN1
slot_wr[3] => slot_wr[3].IN1
slot_wr[4] => slot_wr[4].IN1
slot_wr[5] => slot_wr[5].IN1
slot_wr[6] => slot_wr[6].IN1
slot_wr[7] => slot_wr[7].IN1
slot_wr[8] => slot_wr[8].IN1
slot_wr[9] => slot_wr[9].IN1
slot_ok[0] <= jtframe_sdram_rq:u_slot0.data_ok
slot_ok[1] <= jtframe_sdram_rq:u_slot1.data_ok
slot_ok[2] <= jtframe_sdram_rq:u_slot2.data_ok
slot_ok[3] <= jtframe_sdram_rq:u_slot3.data_ok
slot_ok[4] <= jtframe_sdram_rq:u_slot4.data_ok
slot_ok[5] <= jtframe_sdram_rq:u_slot5.data_ok
slot_ok[6] <= jtframe_sdram_rq:u_slot6.data_ok
slot_ok[7] <= jtframe_sdram_rq:u_slot7.data_ok
slot_ok[8] <= jtframe_sdram_rq:u_slot8.data_ok
slot_ok[9] <= jtframe_sdram_rq:u_slot9.data_ok
slot_clr[0] => slot_clr[0].IN1
slot_clr[1] => slot_clr[1].IN1
slot_clr[2] => slot_clr[2].IN1
slot_clr[3] => slot_clr[3].IN1
slot_clr[4] => slot_clr[4].IN1
slot_clr[5] => slot_clr[5].IN1
slot_clr[6] => slot_clr[6].IN1
slot_clr[7] => slot_clr[7].IN1
slot_clr[8] => slot_clr[8].IN1
slot_clr[9] => slot_clr[9].IN1
slot1_wrmask[0] => sdram_wrmask.DATAB
slot1_wrmask[1] => sdram_wrmask.DATAB
slot_active[0] <= data_sel[0].DB_MAX_OUTPUT_PORT_TYPE
slot_active[1] <= data_sel[1].DB_MAX_OUTPUT_PORT_TYPE
slot_active[2] <= data_sel[2].DB_MAX_OUTPUT_PORT_TYPE
slot_active[3] <= data_sel[3].DB_MAX_OUTPUT_PORT_TYPE
slot_active[4] <= data_sel[4].DB_MAX_OUTPUT_PORT_TYPE
slot_active[5] <= data_sel[5].DB_MAX_OUTPUT_PORT_TYPE
slot_active[6] <= data_sel[6].DB_MAX_OUTPUT_PORT_TYPE
slot_active[7] <= data_sel[7].DB_MAX_OUTPUT_PORT_TYPE
slot_active[8] <= data_sel[8].DB_MAX_OUTPUT_PORT_TYPE
slot_active[9] <= data_sel[9].DB_MAX_OUTPUT_PORT_TYPE
downloading => always0.IN1
loop_rst => always0.IN0
sdram_ack => sdram_req.OUTPUTSELECT
sdram_ack => wait_cycle.OUTPUTSELECT
sdram_req <= sdram_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rnw <= sdram_rnw~reg0.DB_MAX_OUTPUT_PORT_TYPE
refresh_en <= refresh_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= sdram_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= sdram_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= sdram_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= sdram_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= sdram_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= sdram_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= sdram_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= sdram_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= sdram_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rdy => data_rdy.IN10
data_read[0] => data_read[0].IN10
data_read[1] => data_read[1].IN10
data_read[2] => data_read[2].IN10
data_read[3] => data_read[3].IN10
data_read[4] => data_read[4].IN10
data_read[5] => data_read[5].IN10
data_read[6] => data_read[6].IN10
data_read[7] => data_read[7].IN10
data_read[8] => data_read[8].IN10
data_read[9] => data_read[9].IN10
data_read[10] => data_read[10].IN10
data_read[11] => data_read[11].IN10
data_read[12] => data_read[12].IN10
data_read[13] => data_read[13].IN10
data_read[14] => data_read[14].IN10
data_read[15] => data_read[15].IN10
data_read[16] => data_read[16].IN10
data_read[17] => data_read[17].IN10
data_read[18] => data_read[18].IN10
data_read[19] => data_read[19].IN10
data_read[20] => data_read[20].IN10
data_read[21] => data_read[21].IN10
data_read[22] => data_read[22].IN10
data_read[23] => data_read[23].IN10
data_read[24] => data_read[24].IN10
data_read[25] => data_read[25].IN10
data_read[26] => data_read[26].IN10
data_read[27] => data_read[27].IN10
data_read[28] => data_read[28].IN10
data_read[29] => data_read[29].IN10
data_read[30] => data_read[30].IN10
data_read[31] => data_read[31].IN10
data_write[0] <= data_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wrmask[0] <= sdram_wrmask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wrmask[1] <= sdram_wrmask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot0
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
addr[17] => addr[17].IN1
addr[18] => addr[18].IN1
addr[19] => addr[19].IN1
addr[20] => addr[20].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout
dout[8] <= jtframe_romrq:ro_type.u_ro.dout
dout[9] <= jtframe_romrq:ro_type.u_ro.dout
dout[10] <= jtframe_romrq:ro_type.u_ro.dout
dout[11] <= jtframe_romrq:ro_type.u_ro.dout
dout[12] <= jtframe_romrq:ro_type.u_ro.dout
dout[13] <= jtframe_romrq:ro_type.u_ro.dout
dout[14] <= jtframe_romrq:ro_type.u_ro.dout
dout[15] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot0|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[20].ENA
rst => cached_addr1[19].ENA
rst => cached_addr1[18].ENA
rst => cached_addr1[17].ENA
rst => cached_addr1[16].ENA
rst => cached_addr1[15].ENA
rst => cached_addr1[14].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[20].ENA
rst => cached_addr0[19].ENA
rst => cached_addr0[18].ENA
rst => cached_addr0[17].ENA
rst => cached_addr0[16].ENA
rst => cached_addr0[15].ENA
rst => cached_addr0[14].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_addr0[15].CLK
clk => cached_addr0[16].CLK
clk => cached_addr0[17].CLK
clk => cached_addr0[18].CLK
clk => cached_addr0[19].CLK
clk => cached_addr0[20].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_addr1[15].CLK
clk => cached_addr1[16].CLK
clk => cached_addr1[17].CLK
clk => cached_addr1[18].CLK
clk => cached_addr1[19].CLK
clk => cached_addr1[20].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN24
offset[1] => Add0.IN23
offset[2] => Add0.IN22
offset[3] => Add0.IN21
offset[4] => Add0.IN20
offset[5] => Add0.IN19
offset[6] => Add0.IN18
offset[7] => Add0.IN17
offset[8] => Add0.IN16
offset[9] => Add0.IN15
offset[10] => Add0.IN14
offset[11] => Add0.IN13
offset[12] => Add0.IN12
offset[13] => Add0.IN11
offset[14] => Add0.IN10
offset[15] => Add0.IN9
offset[16] => Add0.IN8
offset[17] => Add0.IN7
offset[18] => Add0.IN6
offset[19] => Add0.IN5
offset[20] => Add0.IN4
offset[21] => Add0.IN3
addr[0] => Decoder0.IN0
addr[1] => cached_addr0.DATAB
addr[1] => Add0.IN44
addr[1] => Equal0.IN20
addr[1] => Equal1.IN20
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN43
addr[2] => Equal0.IN19
addr[2] => Equal1.IN19
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN42
addr[3] => Equal0.IN18
addr[3] => Equal1.IN18
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN41
addr[4] => Equal0.IN17
addr[4] => Equal1.IN17
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN40
addr[5] => Equal0.IN16
addr[5] => Equal1.IN16
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN39
addr[6] => Equal0.IN15
addr[6] => Equal1.IN15
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN38
addr[7] => Equal0.IN14
addr[7] => Equal1.IN14
addr[8] => cached_addr0.DATAB
addr[8] => Add0.IN37
addr[8] => Equal0.IN13
addr[8] => Equal1.IN13
addr[9] => cached_addr0.DATAB
addr[9] => Add0.IN36
addr[9] => Equal0.IN12
addr[9] => Equal1.IN12
addr[10] => cached_addr0.DATAB
addr[10] => Add0.IN35
addr[10] => Equal0.IN11
addr[10] => Equal1.IN11
addr[11] => cached_addr0.DATAB
addr[11] => Add0.IN34
addr[11] => Equal0.IN10
addr[11] => Equal1.IN10
addr[12] => cached_addr0.DATAB
addr[12] => Add0.IN33
addr[12] => Equal0.IN9
addr[12] => Equal1.IN9
addr[13] => cached_addr0.DATAB
addr[13] => Add0.IN32
addr[13] => Equal0.IN8
addr[13] => Equal1.IN8
addr[14] => cached_addr0.DATAB
addr[14] => Add0.IN31
addr[14] => Equal0.IN7
addr[14] => Equal1.IN7
addr[15] => cached_addr0.DATAB
addr[15] => Add0.IN30
addr[15] => Equal0.IN6
addr[15] => Equal1.IN6
addr[16] => cached_addr0.DATAB
addr[16] => Add0.IN29
addr[16] => Equal0.IN5
addr[16] => Equal1.IN5
addr[17] => cached_addr0.DATAB
addr[17] => Add0.IN28
addr[17] => Equal0.IN4
addr[17] => Equal1.IN4
addr[18] => cached_addr0.DATAB
addr[18] => Add0.IN27
addr[18] => Equal0.IN3
addr[18] => Equal1.IN3
addr[19] => cached_addr0.DATAB
addr[19] => Add0.IN26
addr[19] => Equal0.IN2
addr[19] => Equal1.IN2
addr[20] => cached_addr0.DATAB
addr[20] => Add0.IN25
addr[20] => Equal0.IN1
addr[20] => Equal1.IN1
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data0.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data0.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data0.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data0.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data0.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data0.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data0.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data0.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data0.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data0.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data0.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data0.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data0.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data0.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data0.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data0.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data0.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data0.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data0.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data0.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data0.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data0.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data0.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data0.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data0.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data0.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data0.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data0.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data0.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data0.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data0.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot1
rst => rst.IN1
clk => clk.IN1
clr => ~NO_FANOUT~
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => wrin.IN1
we => we.IN1
req <= jtframe_ram_rq:rw_type.u_rw.req
req_rnw <= jtframe_ram_rq:rw_type.u_rw.req_rnw
data_ok <= jtframe_ram_rq:rw_type.u_rw.data_ok
sdram_addr[0] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[1] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[2] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[3] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[4] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[5] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[6] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[7] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[8] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[9] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[10] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[11] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[12] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[13] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[14] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[15] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[16] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[17] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[18] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[19] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[20] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
sdram_addr[21] <= jtframe_ram_rq:rw_type.u_rw.sdram_addr
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
dout[0] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[1] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[2] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[3] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[4] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[5] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[6] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[7] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[8] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[9] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[10] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[11] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[12] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[13] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[14] <= jtframe_ram_rq:rw_type.u_rw.dout
dout[15] <= jtframe_ram_rq:rw_type.u_rw.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot1|jtframe_ram_rq:rw_type.u_rw
rst => data_ok~reg0.ACLR
rst => req~reg0.ACLR
rst => last_cs.ACLR
rst => req_rnw~reg0.ENA
rst => sdram_addr[21]~reg0.ENA
rst => sdram_addr[20]~reg0.ENA
rst => sdram_addr[19]~reg0.ENA
rst => sdram_addr[18]~reg0.ENA
rst => sdram_addr[17]~reg0.ENA
rst => sdram_addr[16]~reg0.ENA
rst => sdram_addr[15]~reg0.ENA
rst => sdram_addr[14]~reg0.ENA
rst => sdram_addr[13]~reg0.ENA
rst => sdram_addr[12]~reg0.ENA
rst => sdram_addr[11]~reg0.ENA
rst => sdram_addr[10]~reg0.ENA
rst => sdram_addr[9]~reg0.ENA
rst => sdram_addr[8]~reg0.ENA
rst => sdram_addr[7]~reg0.ENA
rst => sdram_addr[6]~reg0.ENA
rst => sdram_addr[5]~reg0.ENA
rst => sdram_addr[4]~reg0.ENA
rst => sdram_addr[3]~reg0.ENA
rst => sdram_addr[2]~reg0.ENA
rst => sdram_addr[1]~reg0.ENA
rst => sdram_addr[0]~reg0.ENA
rst => dout[15]~reg0.ENA
rst => dout[14]~reg0.ENA
rst => dout[13]~reg0.ENA
rst => dout[12]~reg0.ENA
rst => dout[11]~reg0.ENA
rst => dout[10]~reg0.ENA
rst => dout[9]~reg0.ENA
rst => dout[8]~reg0.ENA
rst => dout[7]~reg0.ENA
rst => dout[6]~reg0.ENA
rst => dout[5]~reg0.ENA
rst => dout[4]~reg0.ENA
rst => dout[3]~reg0.ENA
rst => dout[2]~reg0.ENA
rst => dout[1]~reg0.ENA
rst => dout[0]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_addr[13]~reg0.CLK
clk => sdram_addr[14]~reg0.CLK
clk => sdram_addr[15]~reg0.CLK
clk => sdram_addr[16]~reg0.CLK
clk => sdram_addr[17]~reg0.CLK
clk => sdram_addr[18]~reg0.CLK
clk => sdram_addr[19]~reg0.CLK
clk => sdram_addr[20]~reg0.CLK
clk => sdram_addr[21]~reg0.CLK
clk => req_rnw~reg0.CLK
clk => data_ok~reg0.CLK
clk => req~reg0.CLK
clk => last_cs.CLK
addr[0] => Add0.IN44
addr[1] => Add0.IN43
addr[2] => Add0.IN42
addr[3] => Add0.IN41
addr[4] => Add0.IN40
addr[5] => Add0.IN39
addr[6] => Add0.IN38
addr[7] => Add0.IN37
addr[8] => Add0.IN36
addr[9] => Add0.IN35
addr[10] => Add0.IN34
addr[11] => Add0.IN33
addr[12] => Add0.IN32
addr[13] => Add0.IN31
addr[14] => Add0.IN30
addr[15] => Add0.IN29
addr[16] => Add0.IN28
offset[0] => Add0.IN27
offset[1] => Add0.IN26
offset[2] => Add0.IN25
offset[3] => Add0.IN24
offset[4] => Add0.IN23
offset[5] => Add0.IN22
offset[6] => Add0.IN21
offset[7] => Add0.IN20
offset[8] => Add0.IN19
offset[9] => Add0.IN18
offset[10] => Add0.IN17
offset[11] => Add0.IN16
offset[12] => Add0.IN15
offset[13] => Add0.IN14
offset[14] => Add0.IN13
offset[15] => Add0.IN12
offset[16] => Add0.IN11
offset[17] => Add0.IN10
offset[18] => Add0.IN9
offset[19] => Add0.IN8
offset[20] => Add0.IN7
offset[21] => Add0.IN6
addr_ok => cs_posedge.IN1
addr_ok => last_cs.DATAIN
addr_ok => cs_negedge.IN1
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
din[16] => ~NO_FANOUT~
din[17] => ~NO_FANOUT~
din[18] => ~NO_FANOUT~
din[19] => ~NO_FANOUT~
din[20] => ~NO_FANOUT~
din[21] => ~NO_FANOUT~
din[22] => ~NO_FANOUT~
din[23] => ~NO_FANOUT~
din[24] => ~NO_FANOUT~
din[25] => ~NO_FANOUT~
din[26] => ~NO_FANOUT~
din[27] => ~NO_FANOUT~
din[28] => ~NO_FANOUT~
din[29] => ~NO_FANOUT~
din[30] => ~NO_FANOUT~
din[31] => ~NO_FANOUT~
din_ok => always0.IN0
wrin => req_rnw.DATAB
we => always0.IN1
req <= req~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_rnw <= req_rnw~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= sdram_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= sdram_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= sdram_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= sdram_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= sdram_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= sdram_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= sdram_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= sdram_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= sdram_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot2
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
addr[17] => addr[17].IN1
addr[18] => addr[18].IN1
addr[19] => addr[19].IN1
addr[20] => addr[20].IN1
addr[21] => addr[21].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
wrdata[16] => ~NO_FANOUT~
wrdata[17] => ~NO_FANOUT~
wrdata[18] => ~NO_FANOUT~
wrdata[19] => ~NO_FANOUT~
wrdata[20] => ~NO_FANOUT~
wrdata[21] => ~NO_FANOUT~
wrdata[22] => ~NO_FANOUT~
wrdata[23] => ~NO_FANOUT~
wrdata[24] => ~NO_FANOUT~
wrdata[25] => ~NO_FANOUT~
wrdata[26] => ~NO_FANOUT~
wrdata[27] => ~NO_FANOUT~
wrdata[28] => ~NO_FANOUT~
wrdata[29] => ~NO_FANOUT~
wrdata[30] => ~NO_FANOUT~
wrdata[31] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout
dout[8] <= jtframe_romrq:ro_type.u_ro.dout
dout[9] <= jtframe_romrq:ro_type.u_ro.dout
dout[10] <= jtframe_romrq:ro_type.u_ro.dout
dout[11] <= jtframe_romrq:ro_type.u_ro.dout
dout[12] <= jtframe_romrq:ro_type.u_ro.dout
dout[13] <= jtframe_romrq:ro_type.u_ro.dout
dout[14] <= jtframe_romrq:ro_type.u_ro.dout
dout[15] <= jtframe_romrq:ro_type.u_ro.dout
dout[16] <= jtframe_romrq:ro_type.u_ro.dout
dout[17] <= jtframe_romrq:ro_type.u_ro.dout
dout[18] <= jtframe_romrq:ro_type.u_ro.dout
dout[19] <= jtframe_romrq:ro_type.u_ro.dout
dout[20] <= jtframe_romrq:ro_type.u_ro.dout
dout[21] <= jtframe_romrq:ro_type.u_ro.dout
dout[22] <= jtframe_romrq:ro_type.u_ro.dout
dout[23] <= jtframe_romrq:ro_type.u_ro.dout
dout[24] <= jtframe_romrq:ro_type.u_ro.dout
dout[25] <= jtframe_romrq:ro_type.u_ro.dout
dout[26] <= jtframe_romrq:ro_type.u_ro.dout
dout[27] <= jtframe_romrq:ro_type.u_ro.dout
dout[28] <= jtframe_romrq:ro_type.u_ro.dout
dout[29] <= jtframe_romrq:ro_type.u_ro.dout
dout[30] <= jtframe_romrq:ro_type.u_ro.dout
dout[31] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot2|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[21].ENA
rst => cached_addr1[20].ENA
rst => cached_addr1[19].ENA
rst => cached_addr1[18].ENA
rst => cached_addr1[17].ENA
rst => cached_addr1[16].ENA
rst => cached_addr1[15].ENA
rst => cached_addr1[14].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[21].ENA
rst => cached_addr0[20].ENA
rst => cached_addr0[19].ENA
rst => cached_addr0[18].ENA
rst => cached_addr0[17].ENA
rst => cached_addr0[16].ENA
rst => cached_addr0[15].ENA
rst => cached_addr0[14].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_addr0[15].CLK
clk => cached_addr0[16].CLK
clk => cached_addr0[17].CLK
clk => cached_addr0[18].CLK
clk => cached_addr0[19].CLK
clk => cached_addr0[20].CLK
clk => cached_addr0[21].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_addr1[15].CLK
clk => cached_addr1[16].CLK
clk => cached_addr1[17].CLK
clk => cached_addr1[18].CLK
clk => cached_addr1[19].CLK
clk => cached_addr1[20].CLK
clk => cached_addr1[21].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN22
offset[1] => Add0.IN21
offset[2] => Add0.IN20
offset[3] => Add0.IN19
offset[4] => Add0.IN18
offset[5] => Add0.IN17
offset[6] => Add0.IN16
offset[7] => Add0.IN15
offset[8] => Add0.IN14
offset[9] => Add0.IN13
offset[10] => Add0.IN12
offset[11] => Add0.IN11
offset[12] => Add0.IN10
offset[13] => Add0.IN9
offset[14] => Add0.IN8
offset[15] => Add0.IN7
offset[16] => Add0.IN6
offset[17] => Add0.IN5
offset[18] => Add0.IN4
offset[19] => Add0.IN3
offset[20] => Add0.IN2
offset[21] => Add0.IN1
addr[0] => cached_addr0.DATAB
addr[0] => Add0.IN44
addr[0] => Equal0.IN21
addr[0] => Equal1.IN21
addr[1] => cached_addr0.DATAB
addr[1] => Add0.IN43
addr[1] => Equal0.IN20
addr[1] => Equal1.IN20
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN42
addr[2] => Equal0.IN19
addr[2] => Equal1.IN19
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN41
addr[3] => Equal0.IN18
addr[3] => Equal1.IN18
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN40
addr[4] => Equal0.IN17
addr[4] => Equal1.IN17
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN39
addr[5] => Equal0.IN16
addr[5] => Equal1.IN16
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN38
addr[6] => Equal0.IN15
addr[6] => Equal1.IN15
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN37
addr[7] => Equal0.IN14
addr[7] => Equal1.IN14
addr[8] => cached_addr0.DATAB
addr[8] => Add0.IN36
addr[8] => Equal0.IN13
addr[8] => Equal1.IN13
addr[9] => cached_addr0.DATAB
addr[9] => Add0.IN35
addr[9] => Equal0.IN12
addr[9] => Equal1.IN12
addr[10] => cached_addr0.DATAB
addr[10] => Add0.IN34
addr[10] => Equal0.IN11
addr[10] => Equal1.IN11
addr[11] => cached_addr0.DATAB
addr[11] => Add0.IN33
addr[11] => Equal0.IN10
addr[11] => Equal1.IN10
addr[12] => cached_addr0.DATAB
addr[12] => Add0.IN32
addr[12] => Equal0.IN9
addr[12] => Equal1.IN9
addr[13] => cached_addr0.DATAB
addr[13] => Add0.IN31
addr[13] => Equal0.IN8
addr[13] => Equal1.IN8
addr[14] => cached_addr0.DATAB
addr[14] => Add0.IN30
addr[14] => Equal0.IN7
addr[14] => Equal1.IN7
addr[15] => cached_addr0.DATAB
addr[15] => Add0.IN29
addr[15] => Equal0.IN6
addr[15] => Equal1.IN6
addr[16] => cached_addr0.DATAB
addr[16] => Add0.IN28
addr[16] => Equal0.IN5
addr[16] => Equal1.IN5
addr[17] => cached_addr0.DATAB
addr[17] => Add0.IN27
addr[17] => Equal0.IN4
addr[17] => Equal1.IN4
addr[18] => cached_addr0.DATAB
addr[18] => Add0.IN26
addr[18] => Equal0.IN3
addr[18] => Equal1.IN3
addr[19] => cached_addr0.DATAB
addr[19] => Add0.IN25
addr[19] => Equal0.IN2
addr[19] => Equal1.IN2
addr[20] => cached_addr0.DATAB
addr[20] => Add0.IN24
addr[20] => Equal0.IN1
addr[20] => Equal1.IN1
addr[21] => cached_addr0.DATAB
addr[21] => Add0.IN23
addr[21] => Equal0.IN0
addr[21] => Equal1.IN0
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => comb.DATAB
din[1] => cached_data0.DATAB
din[1] => comb.DATAB
din[2] => cached_data0.DATAB
din[2] => comb.DATAB
din[3] => cached_data0.DATAB
din[3] => comb.DATAB
din[4] => cached_data0.DATAB
din[4] => comb.DATAB
din[5] => cached_data0.DATAB
din[5] => comb.DATAB
din[6] => cached_data0.DATAB
din[6] => comb.DATAB
din[7] => cached_data0.DATAB
din[7] => comb.DATAB
din[8] => cached_data0.DATAB
din[8] => comb.DATAB
din[9] => cached_data0.DATAB
din[9] => comb.DATAB
din[10] => cached_data0.DATAB
din[10] => comb.DATAB
din[11] => cached_data0.DATAB
din[11] => comb.DATAB
din[12] => cached_data0.DATAB
din[12] => comb.DATAB
din[13] => cached_data0.DATAB
din[13] => comb.DATAB
din[14] => cached_data0.DATAB
din[14] => comb.DATAB
din[15] => cached_data0.DATAB
din[15] => comb.DATAB
din[16] => cached_data0.DATAB
din[16] => comb.DATAB
din[17] => cached_data0.DATAB
din[17] => comb.DATAB
din[18] => cached_data0.DATAB
din[18] => comb.DATAB
din[19] => cached_data0.DATAB
din[19] => comb.DATAB
din[20] => cached_data0.DATAB
din[20] => comb.DATAB
din[21] => cached_data0.DATAB
din[21] => comb.DATAB
din[22] => cached_data0.DATAB
din[22] => comb.DATAB
din[23] => cached_data0.DATAB
din[23] => comb.DATAB
din[24] => cached_data0.DATAB
din[24] => comb.DATAB
din[25] => cached_data0.DATAB
din[25] => comb.DATAB
din[26] => cached_data0.DATAB
din[26] => comb.DATAB
din[27] => cached_data0.DATAB
din[27] => comb.DATAB
din[28] => cached_data0.DATAB
din[28] => comb.DATAB
din[29] => cached_data0.DATAB
din[29] => comb.DATAB
din[30] => cached_data0.DATAB
din[30] => comb.DATAB
din[31] => cached_data0.DATAB
din[31] => comb.DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot3
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot3|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN38
offset[1] => Add0.IN37
offset[2] => Add0.IN36
offset[3] => Add0.IN35
offset[4] => Add0.IN34
offset[5] => Add0.IN33
offset[6] => Add0.IN32
offset[7] => Add0.IN31
offset[8] => Add0.IN30
offset[9] => Add0.IN29
offset[10] => Add0.IN28
offset[11] => Add0.IN27
offset[12] => Add0.IN26
offset[13] => Add0.IN25
offset[14] => Add0.IN24
offset[15] => Add0.IN23
offset[16] => Add0.IN22
offset[17] => Add0.IN21
offset[18] => Add0.IN20
offset[19] => Add0.IN19
offset[20] => Add0.IN18
offset[21] => Add0.IN17
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN44
addr[2] => Equal0.IN7
addr[2] => Equal1.IN7
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN43
addr[3] => Equal0.IN6
addr[3] => Equal1.IN6
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN42
addr[4] => Equal0.IN5
addr[4] => Equal1.IN5
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN41
addr[5] => Equal0.IN4
addr[5] => Equal1.IN4
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN40
addr[6] => Equal0.IN3
addr[6] => Equal1.IN3
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN39
addr[7] => Equal0.IN2
addr[7] => Equal1.IN2
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data0.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data0.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data0.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data0.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data0.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data0.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data0.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data0.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data0.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data0.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data0.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data0.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data0.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data0.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data0.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data0.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data0.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data0.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data0.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data0.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data0.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data0.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data0.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data0.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data0.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data0.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data0.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data0.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data0.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data0.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data0.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot4
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot4|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN38
offset[1] => Add0.IN37
offset[2] => Add0.IN36
offset[3] => Add0.IN35
offset[4] => Add0.IN34
offset[5] => Add0.IN33
offset[6] => Add0.IN32
offset[7] => Add0.IN31
offset[8] => Add0.IN30
offset[9] => Add0.IN29
offset[10] => Add0.IN28
offset[11] => Add0.IN27
offset[12] => Add0.IN26
offset[13] => Add0.IN25
offset[14] => Add0.IN24
offset[15] => Add0.IN23
offset[16] => Add0.IN22
offset[17] => Add0.IN21
offset[18] => Add0.IN20
offset[19] => Add0.IN19
offset[20] => Add0.IN18
offset[21] => Add0.IN17
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN44
addr[2] => Equal0.IN7
addr[2] => Equal1.IN7
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN43
addr[3] => Equal0.IN6
addr[3] => Equal1.IN6
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN42
addr[4] => Equal0.IN5
addr[4] => Equal1.IN5
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN41
addr[5] => Equal0.IN4
addr[5] => Equal1.IN4
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN40
addr[6] => Equal0.IN3
addr[6] => Equal1.IN3
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN39
addr[7] => Equal0.IN2
addr[7] => Equal1.IN2
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data0.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data0.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data0.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data0.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data0.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data0.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data0.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data0.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data0.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data0.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data0.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data0.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data0.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data0.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data0.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data0.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data0.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data0.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data0.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data0.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data0.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data0.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data0.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data0.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data0.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data0.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data0.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data0.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data0.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data0.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data0.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot5
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
addr[17] => addr[17].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot5|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[17].ENA
rst => cached_addr1[16].ENA
rst => cached_addr1[15].ENA
rst => cached_addr1[14].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[17].ENA
rst => cached_addr0[16].ENA
rst => cached_addr0[15].ENA
rst => cached_addr0[14].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_addr0[15].CLK
clk => cached_addr0[16].CLK
clk => cached_addr0[17].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_addr1[15].CLK
clk => cached_addr1[16].CLK
clk => cached_addr1[17].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN28
offset[1] => Add0.IN27
offset[2] => Add0.IN26
offset[3] => Add0.IN25
offset[4] => Add0.IN24
offset[5] => Add0.IN23
offset[6] => Add0.IN22
offset[7] => Add0.IN21
offset[8] => Add0.IN20
offset[9] => Add0.IN19
offset[10] => Add0.IN18
offset[11] => Add0.IN17
offset[12] => Add0.IN16
offset[13] => Add0.IN15
offset[14] => Add0.IN14
offset[15] => Add0.IN13
offset[16] => Add0.IN12
offset[17] => Add0.IN11
offset[18] => Add0.IN10
offset[19] => Add0.IN9
offset[20] => Add0.IN8
offset[21] => Add0.IN7
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN44
addr[2] => Equal0.IN17
addr[2] => Equal1.IN17
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN43
addr[3] => Equal0.IN16
addr[3] => Equal1.IN16
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN42
addr[4] => Equal0.IN15
addr[4] => Equal1.IN15
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN41
addr[5] => Equal0.IN14
addr[5] => Equal1.IN14
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN40
addr[6] => Equal0.IN13
addr[6] => Equal1.IN13
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN39
addr[7] => Equal0.IN12
addr[7] => Equal1.IN12
addr[8] => cached_addr0.DATAB
addr[8] => Add0.IN38
addr[8] => Equal0.IN11
addr[8] => Equal1.IN11
addr[9] => cached_addr0.DATAB
addr[9] => Add0.IN37
addr[9] => Equal0.IN10
addr[9] => Equal1.IN10
addr[10] => cached_addr0.DATAB
addr[10] => Add0.IN36
addr[10] => Equal0.IN9
addr[10] => Equal1.IN9
addr[11] => cached_addr0.DATAB
addr[11] => Add0.IN35
addr[11] => Equal0.IN8
addr[11] => Equal1.IN8
addr[12] => cached_addr0.DATAB
addr[12] => Add0.IN34
addr[12] => Equal0.IN7
addr[12] => Equal1.IN7
addr[13] => cached_addr0.DATAB
addr[13] => Add0.IN33
addr[13] => Equal0.IN6
addr[13] => Equal1.IN6
addr[14] => cached_addr0.DATAB
addr[14] => Add0.IN32
addr[14] => Equal0.IN5
addr[14] => Equal1.IN5
addr[15] => cached_addr0.DATAB
addr[15] => Add0.IN31
addr[15] => Equal0.IN4
addr[15] => Equal1.IN4
addr[16] => cached_addr0.DATAB
addr[16] => Add0.IN30
addr[16] => Equal0.IN3
addr[16] => Equal1.IN3
addr[17] => cached_addr0.DATAB
addr[17] => Add0.IN29
addr[17] => Equal0.IN2
addr[17] => Equal1.IN2
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data0.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data0.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data0.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data0.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data0.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data0.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data0.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data0.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data0.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data0.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data0.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data0.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data0.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data0.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data0.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data0.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data0.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data0.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data0.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data0.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data0.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data0.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data0.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data0.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data0.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data0.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data0.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data0.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data0.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data0.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data0.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot6
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
addr[17] => addr[17].IN1
addr[18] => addr[18].IN1
addr[19] => addr[19].IN1
addr[20] => addr[20].IN1
addr[21] => addr[21].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
wrdata[16] => ~NO_FANOUT~
wrdata[17] => ~NO_FANOUT~
wrdata[18] => ~NO_FANOUT~
wrdata[19] => ~NO_FANOUT~
wrdata[20] => ~NO_FANOUT~
wrdata[21] => ~NO_FANOUT~
wrdata[22] => ~NO_FANOUT~
wrdata[23] => ~NO_FANOUT~
wrdata[24] => ~NO_FANOUT~
wrdata[25] => ~NO_FANOUT~
wrdata[26] => ~NO_FANOUT~
wrdata[27] => ~NO_FANOUT~
wrdata[28] => ~NO_FANOUT~
wrdata[29] => ~NO_FANOUT~
wrdata[30] => ~NO_FANOUT~
wrdata[31] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout
dout[8] <= jtframe_romrq:ro_type.u_ro.dout
dout[9] <= jtframe_romrq:ro_type.u_ro.dout
dout[10] <= jtframe_romrq:ro_type.u_ro.dout
dout[11] <= jtframe_romrq:ro_type.u_ro.dout
dout[12] <= jtframe_romrq:ro_type.u_ro.dout
dout[13] <= jtframe_romrq:ro_type.u_ro.dout
dout[14] <= jtframe_romrq:ro_type.u_ro.dout
dout[15] <= jtframe_romrq:ro_type.u_ro.dout
dout[16] <= jtframe_romrq:ro_type.u_ro.dout
dout[17] <= jtframe_romrq:ro_type.u_ro.dout
dout[18] <= jtframe_romrq:ro_type.u_ro.dout
dout[19] <= jtframe_romrq:ro_type.u_ro.dout
dout[20] <= jtframe_romrq:ro_type.u_ro.dout
dout[21] <= jtframe_romrq:ro_type.u_ro.dout
dout[22] <= jtframe_romrq:ro_type.u_ro.dout
dout[23] <= jtframe_romrq:ro_type.u_ro.dout
dout[24] <= jtframe_romrq:ro_type.u_ro.dout
dout[25] <= jtframe_romrq:ro_type.u_ro.dout
dout[26] <= jtframe_romrq:ro_type.u_ro.dout
dout[27] <= jtframe_romrq:ro_type.u_ro.dout
dout[28] <= jtframe_romrq:ro_type.u_ro.dout
dout[29] <= jtframe_romrq:ro_type.u_ro.dout
dout[30] <= jtframe_romrq:ro_type.u_ro.dout
dout[31] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot6|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[21].ENA
rst => cached_addr1[20].ENA
rst => cached_addr1[19].ENA
rst => cached_addr1[18].ENA
rst => cached_addr1[17].ENA
rst => cached_addr1[16].ENA
rst => cached_addr1[15].ENA
rst => cached_addr1[14].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[21].ENA
rst => cached_addr0[20].ENA
rst => cached_addr0[19].ENA
rst => cached_addr0[18].ENA
rst => cached_addr0[17].ENA
rst => cached_addr0[16].ENA
rst => cached_addr0[15].ENA
rst => cached_addr0[14].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_addr0[15].CLK
clk => cached_addr0[16].CLK
clk => cached_addr0[17].CLK
clk => cached_addr0[18].CLK
clk => cached_addr0[19].CLK
clk => cached_addr0[20].CLK
clk => cached_addr0[21].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_addr1[15].CLK
clk => cached_addr1[16].CLK
clk => cached_addr1[17].CLK
clk => cached_addr1[18].CLK
clk => cached_addr1[19].CLK
clk => cached_addr1[20].CLK
clk => cached_addr1[21].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN22
offset[1] => Add0.IN21
offset[2] => Add0.IN20
offset[3] => Add0.IN19
offset[4] => Add0.IN18
offset[5] => Add0.IN17
offset[6] => Add0.IN16
offset[7] => Add0.IN15
offset[8] => Add0.IN14
offset[9] => Add0.IN13
offset[10] => Add0.IN12
offset[11] => Add0.IN11
offset[12] => Add0.IN10
offset[13] => Add0.IN9
offset[14] => Add0.IN8
offset[15] => Add0.IN7
offset[16] => Add0.IN6
offset[17] => Add0.IN5
offset[18] => Add0.IN4
offset[19] => Add0.IN3
offset[20] => Add0.IN2
offset[21] => Add0.IN1
addr[0] => cached_addr0.DATAB
addr[0] => Add0.IN44
addr[0] => Equal0.IN21
addr[0] => Equal1.IN21
addr[1] => cached_addr0.DATAB
addr[1] => Add0.IN43
addr[1] => Equal0.IN20
addr[1] => Equal1.IN20
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN42
addr[2] => Equal0.IN19
addr[2] => Equal1.IN19
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN41
addr[3] => Equal0.IN18
addr[3] => Equal1.IN18
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN40
addr[4] => Equal0.IN17
addr[4] => Equal1.IN17
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN39
addr[5] => Equal0.IN16
addr[5] => Equal1.IN16
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN38
addr[6] => Equal0.IN15
addr[6] => Equal1.IN15
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN37
addr[7] => Equal0.IN14
addr[7] => Equal1.IN14
addr[8] => cached_addr0.DATAB
addr[8] => Add0.IN36
addr[8] => Equal0.IN13
addr[8] => Equal1.IN13
addr[9] => cached_addr0.DATAB
addr[9] => Add0.IN35
addr[9] => Equal0.IN12
addr[9] => Equal1.IN12
addr[10] => cached_addr0.DATAB
addr[10] => Add0.IN34
addr[10] => Equal0.IN11
addr[10] => Equal1.IN11
addr[11] => cached_addr0.DATAB
addr[11] => Add0.IN33
addr[11] => Equal0.IN10
addr[11] => Equal1.IN10
addr[12] => cached_addr0.DATAB
addr[12] => Add0.IN32
addr[12] => Equal0.IN9
addr[12] => Equal1.IN9
addr[13] => cached_addr0.DATAB
addr[13] => Add0.IN31
addr[13] => Equal0.IN8
addr[13] => Equal1.IN8
addr[14] => cached_addr0.DATAB
addr[14] => Add0.IN30
addr[14] => Equal0.IN7
addr[14] => Equal1.IN7
addr[15] => cached_addr0.DATAB
addr[15] => Add0.IN29
addr[15] => Equal0.IN6
addr[15] => Equal1.IN6
addr[16] => cached_addr0.DATAB
addr[16] => Add0.IN28
addr[16] => Equal0.IN5
addr[16] => Equal1.IN5
addr[17] => cached_addr0.DATAB
addr[17] => Add0.IN27
addr[17] => Equal0.IN4
addr[17] => Equal1.IN4
addr[18] => cached_addr0.DATAB
addr[18] => Add0.IN26
addr[18] => Equal0.IN3
addr[18] => Equal1.IN3
addr[19] => cached_addr0.DATAB
addr[19] => Add0.IN25
addr[19] => Equal0.IN2
addr[19] => Equal1.IN2
addr[20] => cached_addr0.DATAB
addr[20] => Add0.IN24
addr[20] => Equal0.IN1
addr[20] => Equal1.IN1
addr[21] => cached_addr0.DATAB
addr[21] => Add0.IN23
addr[21] => Equal0.IN0
addr[21] => Equal1.IN0
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => comb.DATAB
din[1] => cached_data0.DATAB
din[1] => comb.DATAB
din[2] => cached_data0.DATAB
din[2] => comb.DATAB
din[3] => cached_data0.DATAB
din[3] => comb.DATAB
din[4] => cached_data0.DATAB
din[4] => comb.DATAB
din[5] => cached_data0.DATAB
din[5] => comb.DATAB
din[6] => cached_data0.DATAB
din[6] => comb.DATAB
din[7] => cached_data0.DATAB
din[7] => comb.DATAB
din[8] => cached_data0.DATAB
din[8] => comb.DATAB
din[9] => cached_data0.DATAB
din[9] => comb.DATAB
din[10] => cached_data0.DATAB
din[10] => comb.DATAB
din[11] => cached_data0.DATAB
din[11] => comb.DATAB
din[12] => cached_data0.DATAB
din[12] => comb.DATAB
din[13] => cached_data0.DATAB
din[13] => comb.DATAB
din[14] => cached_data0.DATAB
din[14] => comb.DATAB
din[15] => cached_data0.DATAB
din[15] => comb.DATAB
din[16] => cached_data0.DATAB
din[16] => comb.DATAB
din[17] => cached_data0.DATAB
din[17] => comb.DATAB
din[18] => cached_data0.DATAB
din[18] => comb.DATAB
din[19] => cached_data0.DATAB
din[19] => comb.DATAB
din[20] => cached_data0.DATAB
din[20] => comb.DATAB
din[21] => cached_data0.DATAB
din[21] => comb.DATAB
din[22] => cached_data0.DATAB
din[22] => comb.DATAB
din[23] => cached_data0.DATAB
din[23] => comb.DATAB
din[24] => cached_data0.DATAB
din[24] => comb.DATAB
din[25] => cached_data0.DATAB
din[25] => comb.DATAB
din[26] => cached_data0.DATAB
din[26] => comb.DATAB
din[27] => cached_data0.DATAB
din[27] => comb.DATAB
din[28] => cached_data0.DATAB
din[28] => comb.DATAB
din[29] => cached_data0.DATAB
din[29] => comb.DATAB
din[30] => cached_data0.DATAB
din[30] => comb.DATAB
din[31] => cached_data0.DATAB
din[31] => comb.DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot7
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot7|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[15].ENA
rst => cached_addr1[14].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[15].ENA
rst => cached_addr0[14].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_addr0[15].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_addr1[15].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN30
offset[1] => Add0.IN29
offset[2] => Add0.IN28
offset[3] => Add0.IN27
offset[4] => Add0.IN26
offset[5] => Add0.IN25
offset[6] => Add0.IN24
offset[7] => Add0.IN23
offset[8] => Add0.IN22
offset[9] => Add0.IN21
offset[10] => Add0.IN20
offset[11] => Add0.IN19
offset[12] => Add0.IN18
offset[13] => Add0.IN17
offset[14] => Add0.IN16
offset[15] => Add0.IN15
offset[16] => Add0.IN14
offset[17] => Add0.IN13
offset[18] => Add0.IN12
offset[19] => Add0.IN11
offset[20] => Add0.IN10
offset[21] => Add0.IN9
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN44
addr[2] => Equal0.IN15
addr[2] => Equal1.IN15
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN43
addr[3] => Equal0.IN14
addr[3] => Equal1.IN14
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN42
addr[4] => Equal0.IN13
addr[4] => Equal1.IN13
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN41
addr[5] => Equal0.IN12
addr[5] => Equal1.IN12
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN40
addr[6] => Equal0.IN11
addr[6] => Equal1.IN11
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN39
addr[7] => Equal0.IN10
addr[7] => Equal1.IN10
addr[8] => cached_addr0.DATAB
addr[8] => Add0.IN38
addr[8] => Equal0.IN9
addr[8] => Equal1.IN9
addr[9] => cached_addr0.DATAB
addr[9] => Add0.IN37
addr[9] => Equal0.IN8
addr[9] => Equal1.IN8
addr[10] => cached_addr0.DATAB
addr[10] => Add0.IN36
addr[10] => Equal0.IN7
addr[10] => Equal1.IN7
addr[11] => cached_addr0.DATAB
addr[11] => Add0.IN35
addr[11] => Equal0.IN6
addr[11] => Equal1.IN6
addr[12] => cached_addr0.DATAB
addr[12] => Add0.IN34
addr[12] => Equal0.IN5
addr[12] => Equal1.IN5
addr[13] => cached_addr0.DATAB
addr[13] => Add0.IN33
addr[13] => Equal0.IN4
addr[13] => Equal1.IN4
addr[14] => cached_addr0.DATAB
addr[14] => Add0.IN32
addr[14] => Equal0.IN3
addr[14] => Equal1.IN3
addr[15] => cached_addr0.DATAB
addr[15] => Add0.IN31
addr[15] => Equal0.IN2
addr[15] => Equal1.IN2
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data0.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data0.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data0.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data0.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data0.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data0.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data0.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data0.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data0.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data0.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data0.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data0.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data0.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data0.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data0.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data0.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data0.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data0.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data0.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data0.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data0.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data0.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data0.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data0.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data0.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data0.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data0.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data0.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data0.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data0.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data0.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot8
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot8|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN38
offset[1] => Add0.IN37
offset[2] => Add0.IN36
offset[3] => Add0.IN35
offset[4] => Add0.IN34
offset[5] => Add0.IN33
offset[6] => Add0.IN32
offset[7] => Add0.IN31
offset[8] => Add0.IN30
offset[9] => Add0.IN29
offset[10] => Add0.IN28
offset[11] => Add0.IN27
offset[12] => Add0.IN26
offset[13] => Add0.IN25
offset[14] => Add0.IN24
offset[15] => Add0.IN23
offset[16] => Add0.IN22
offset[17] => Add0.IN21
offset[18] => Add0.IN20
offset[19] => Add0.IN19
offset[20] => Add0.IN18
offset[21] => Add0.IN17
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN44
addr[2] => Equal0.IN7
addr[2] => Equal1.IN7
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN43
addr[3] => Equal0.IN6
addr[3] => Equal1.IN6
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN42
addr[4] => Equal0.IN5
addr[4] => Equal1.IN5
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN41
addr[5] => Equal0.IN4
addr[5] => Equal1.IN4
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN40
addr[6] => Equal0.IN3
addr[6] => Equal1.IN3
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN39
addr[7] => Equal0.IN2
addr[7] => Equal1.IN2
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data0.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data0.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data0.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data0.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data0.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data0.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data0.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data0.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data0.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data0.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data0.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data0.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data0.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data0.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data0.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data0.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data0.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data0.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data0.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data0.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data0.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data0.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data0.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data0.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data0.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data0.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data0.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data0.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data0.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data0.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data0.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot9
rst => rst.IN1
clk => clk.IN1
clr => clr.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
offset[4] => offset[4].IN1
offset[5] => offset[5].IN1
offset[6] => offset[6].IN1
offset[7] => offset[7].IN1
offset[8] => offset[8].IN1
offset[9] => offset[9].IN1
offset[10] => offset[10].IN1
offset[11] => offset[11].IN1
offset[12] => offset[12].IN1
offset[13] => offset[13].IN1
offset[14] => offset[14].IN1
offset[15] => offset[15].IN1
offset[16] => offset[16].IN1
offset[17] => offset[17].IN1
offset[18] => offset[18].IN1
offset[19] => offset[19].IN1
offset[20] => offset[20].IN1
offset[21] => offset[21].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
wrin => ~NO_FANOUT~
we => we.IN1
req <= jtframe_romrq:ro_type.u_ro.req
req_rnw <= <VCC>
data_ok <= jtframe_romrq:ro_type.u_ro.data_ok
sdram_addr[0] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[1] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[2] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[3] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[4] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[5] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[6] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[7] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[8] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[9] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[10] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[11] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[12] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[13] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[14] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[15] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[16] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[17] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[18] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[19] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[20] <= jtframe_romrq:ro_type.u_ro.sdram_addr
sdram_addr[21] <= jtframe_romrq:ro_type.u_ro.sdram_addr
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
dout[0] <= jtframe_romrq:ro_type.u_ro.dout
dout[1] <= jtframe_romrq:ro_type.u_ro.dout
dout[2] <= jtframe_romrq:ro_type.u_ro.dout
dout[3] <= jtframe_romrq:ro_type.u_ro.dout
dout[4] <= jtframe_romrq:ro_type.u_ro.dout
dout[5] <= jtframe_romrq:ro_type.u_ro.dout
dout[6] <= jtframe_romrq:ro_type.u_ro.dout
dout[7] <= jtframe_romrq:ro_type.u_ro.dout
dout[8] <= jtframe_romrq:ro_type.u_ro.dout
dout[9] <= jtframe_romrq:ro_type.u_ro.dout
dout[10] <= jtframe_romrq:ro_type.u_ro.dout
dout[11] <= jtframe_romrq:ro_type.u_ro.dout
dout[12] <= jtframe_romrq:ro_type.u_ro.dout
dout[13] <= jtframe_romrq:ro_type.u_ro.dout
dout[14] <= jtframe_romrq:ro_type.u_ro.dout
dout[15] <= jtframe_romrq:ro_type.u_ro.dout


|multicore2_top|jtcps1_game:u_game|jtframe_sdram_mux:u_sdram_mux|jtframe_sdram_rq:u_slot9|jtframe_romrq:ro_type.u_ro
rst => good[0].ACLR
rst => good[1].ACLR
rst => cached_addr0[0].ENA
rst => data_ok~reg0.ENA
rst => cached_data1[31].ENA
rst => cached_data1[30].ENA
rst => cached_data1[29].ENA
rst => cached_data1[28].ENA
rst => cached_data1[27].ENA
rst => cached_data1[26].ENA
rst => cached_data1[25].ENA
rst => cached_data1[24].ENA
rst => cached_data1[23].ENA
rst => cached_data1[22].ENA
rst => cached_data1[21].ENA
rst => cached_data1[20].ENA
rst => cached_data1[19].ENA
rst => cached_data1[18].ENA
rst => cached_data1[17].ENA
rst => cached_data1[16].ENA
rst => cached_data1[15].ENA
rst => cached_data1[14].ENA
rst => cached_data1[13].ENA
rst => cached_data1[12].ENA
rst => cached_data1[11].ENA
rst => cached_data1[10].ENA
rst => cached_data1[9].ENA
rst => cached_data1[8].ENA
rst => cached_data1[7].ENA
rst => cached_data1[6].ENA
rst => cached_data1[5].ENA
rst => cached_data1[4].ENA
rst => cached_data1[3].ENA
rst => cached_data1[2].ENA
rst => cached_data1[1].ENA
rst => cached_data1[0].ENA
rst => cached_addr1[16].ENA
rst => cached_addr1[15].ENA
rst => cached_addr1[14].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[0].ENA
rst => cached_data0[31].ENA
rst => cached_data0[30].ENA
rst => cached_data0[29].ENA
rst => cached_data0[28].ENA
rst => cached_data0[27].ENA
rst => cached_data0[26].ENA
rst => cached_data0[25].ENA
rst => cached_data0[24].ENA
rst => cached_data0[23].ENA
rst => cached_data0[22].ENA
rst => cached_data0[21].ENA
rst => cached_data0[20].ENA
rst => cached_data0[19].ENA
rst => cached_data0[18].ENA
rst => cached_data0[17].ENA
rst => cached_data0[16].ENA
rst => cached_data0[15].ENA
rst => cached_data0[14].ENA
rst => cached_data0[13].ENA
rst => cached_data0[12].ENA
rst => cached_data0[11].ENA
rst => cached_data0[10].ENA
rst => cached_data0[9].ENA
rst => cached_data0[8].ENA
rst => cached_data0[7].ENA
rst => cached_data0[6].ENA
rst => cached_data0[5].ENA
rst => cached_data0[4].ENA
rst => cached_data0[3].ENA
rst => cached_data0[2].ENA
rst => cached_data0[1].ENA
rst => cached_data0[0].ENA
rst => cached_addr0[16].ENA
rst => cached_addr0[15].ENA
rst => cached_addr0[14].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[1].ENA
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_addr0[15].CLK
clk => cached_addr0[16].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_addr1[15].CLK
clk => cached_addr1[16].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => data_ok~reg0.CLK
clk => good[0].CLK
clk => good[1].CLK
clr => req.IN1
clr => good.OUTPUTSELECT
clr => good.OUTPUTSELECT
offset[0] => Add0.IN28
offset[1] => Add0.IN27
offset[2] => Add0.IN26
offset[3] => Add0.IN25
offset[4] => Add0.IN24
offset[5] => Add0.IN23
offset[6] => Add0.IN22
offset[7] => Add0.IN21
offset[8] => Add0.IN20
offset[9] => Add0.IN19
offset[10] => Add0.IN18
offset[11] => Add0.IN17
offset[12] => Add0.IN16
offset[13] => Add0.IN15
offset[14] => Add0.IN14
offset[15] => Add0.IN13
offset[16] => Add0.IN12
offset[17] => Add0.IN11
offset[18] => Add0.IN10
offset[19] => Add0.IN9
offset[20] => Add0.IN8
offset[21] => Add0.IN7
addr[0] => Decoder0.IN0
addr[1] => cached_addr0.DATAB
addr[1] => Add0.IN44
addr[1] => Equal0.IN16
addr[1] => Equal1.IN16
addr[2] => cached_addr0.DATAB
addr[2] => Add0.IN43
addr[2] => Equal0.IN15
addr[2] => Equal1.IN15
addr[3] => cached_addr0.DATAB
addr[3] => Add0.IN42
addr[3] => Equal0.IN14
addr[3] => Equal1.IN14
addr[4] => cached_addr0.DATAB
addr[4] => Add0.IN41
addr[4] => Equal0.IN13
addr[4] => Equal1.IN13
addr[5] => cached_addr0.DATAB
addr[5] => Add0.IN40
addr[5] => Equal0.IN12
addr[5] => Equal1.IN12
addr[6] => cached_addr0.DATAB
addr[6] => Add0.IN39
addr[6] => Equal0.IN11
addr[6] => Equal1.IN11
addr[7] => cached_addr0.DATAB
addr[7] => Add0.IN38
addr[7] => Equal0.IN10
addr[7] => Equal1.IN10
addr[8] => cached_addr0.DATAB
addr[8] => Add0.IN37
addr[8] => Equal0.IN9
addr[8] => Equal1.IN9
addr[9] => cached_addr0.DATAB
addr[9] => Add0.IN36
addr[9] => Equal0.IN8
addr[9] => Equal1.IN8
addr[10] => cached_addr0.DATAB
addr[10] => Add0.IN35
addr[10] => Equal0.IN7
addr[10] => Equal1.IN7
addr[11] => cached_addr0.DATAB
addr[11] => Add0.IN34
addr[11] => Equal0.IN6
addr[11] => Equal1.IN6
addr[12] => cached_addr0.DATAB
addr[12] => Add0.IN33
addr[12] => Equal0.IN5
addr[12] => Equal1.IN5
addr[13] => cached_addr0.DATAB
addr[13] => Add0.IN32
addr[13] => Equal0.IN4
addr[13] => Equal1.IN4
addr[14] => cached_addr0.DATAB
addr[14] => Add0.IN31
addr[14] => Equal0.IN3
addr[14] => Equal1.IN3
addr[15] => cached_addr0.DATAB
addr[15] => Add0.IN30
addr[15] => Equal0.IN2
addr[15] => Equal1.IN2
addr[16] => cached_addr0.DATAB
addr[16] => Add0.IN29
addr[16] => Equal0.IN1
addr[16] => Equal1.IN1
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data0.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data0.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data0.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data0.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data0.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data0.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data0.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data0.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data0.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data0.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data0.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data0.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data0.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data0.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data0.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data0.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data0.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data0.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data0.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data0.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data0.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data0.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data0.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data0.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data0.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data0.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data0.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data0.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data0.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data0.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data0.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data0.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE


