
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36953
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2324.238 ; gain = 0.000 ; free physical = 51272 ; free virtual = 57974
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'automanual_1' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/automanual_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2_5' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/mux_2_5.v:7]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/mux_2_5.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_5' (1#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/mux_2_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_control_3' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/alu_control_3.v:7]
	Parameter IDLE_alufsm bound to: 3'b000 
	Parameter SETA_alufsm bound to: 3'b001 
	Parameter SETB_alufsm bound to: 3'b010 
	Parameter SETALUFN_alufsm bound to: 3'b011 
	Parameter OUTPUT_alufsm bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_6' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_6' (2#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_7' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'add_sub_12' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/add_sub_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_19' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/full_adder_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_19' (3#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/full_adder_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'add_sub_12' (4#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/add_sub_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_13' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_13' (5#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_14' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_14' (6#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_15' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_shiftleft_20' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_20.v:7]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_20.v:21]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_20.v:34]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_20.v:47]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_20.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_shiftleft_20' (7#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_shiftright_21' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_21.v:7]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_21.v:21]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_21.v:34]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_21.v:47]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_21.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_shiftright_21' (8#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_sra_22' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_sra_22.v:7]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_sra_22.v:21]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_sra_22.v:34]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_sra_22.v:47]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_sra_22.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_sra_22' (9#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/sixteen_bit_sra_22.v:7]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/shifter_15.v:51]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/shifter_15.v:54]
INFO: [Synth 8-226] default block is never used [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/shifter_15.v:68]
INFO: [Synth 8-6155] done synthesizing module 'shifter_15' (10#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_16' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/multiplier_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_16' (11#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/multiplier_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4_17' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/mux_4_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_17' (12#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/mux_4_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (13#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/alu_control_3.v:76]
INFO: [Synth 8-6155] done synthesizing module 'alu_control_3' (14#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/alu_control_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'tester_4' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/tester_4.v:7]
	Parameter INIT_testerfsm bound to: 5'b00000 
	Parameter ADD1_testerfsm bound to: 5'b00001 
	Parameter ADD2_testerfsm bound to: 5'b00010 
	Parameter SUB1_testerfsm bound to: 5'b00011 
	Parameter SUB2_testerfsm bound to: 5'b00100 
	Parameter MUL1_testerfsm bound to: 5'b00101 
	Parameter MUL2_testerfsm bound to: 5'b00110 
	Parameter AND_testerfsm bound to: 5'b00111 
	Parameter OR_testerfsm bound to: 5'b01000 
	Parameter XOR_testerfsm bound to: 5'b01001 
	Parameter A_testerfsm bound to: 5'b01010 
	Parameter SHL1_testerfsm bound to: 5'b01011 
	Parameter SHL2_testerfsm bound to: 5'b01100 
	Parameter SHR1_testerfsm bound to: 5'b01101 
	Parameter SHR2_testerfsm bound to: 5'b01110 
	Parameter SRA1_testerfsm bound to: 5'b01111 
	Parameter CMPEQ_testerfsm bound to: 5'b10000 
	Parameter CMPLT_testerfsm bound to: 5'b10001 
	Parameter CMPLE_testerfsm bound to: 5'b10010 
	Parameter INC1_testerfsm bound to: 5'b10011 
	Parameter INC2_testerfsm bound to: 5'b10100 
	Parameter DEC_testerfsm bound to: 5'b10101 
	Parameter NAND_testerfsm bound to: 5'b10110 
	Parameter NOR_testerfsm bound to: 5'b10111 
	Parameter XNOR_testerfsm bound to: 5'b11000 
	Parameter B_testerfsm bound to: 5'b11001 
	Parameter END_testerfsm bound to: 5'b11010 
INFO: [Synth 8-6157] synthesizing module 'counter_8' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (15#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'pausing_counter_9' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/pausing_counter_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'rca_five_18' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/rca_five_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rca_five_18' (16#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/rca_five_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pausing_counter_9' (17#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/pausing_counter_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_10' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_10' (18#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'tester_rom_11' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/tester_rom_11.v:7]
	Parameter TESTADD bound to: 120'b111111111111111110000000000000000000000001111111111111110010100000000000000000000000000000010000000010000000000000010001 
	Parameter TESTSUB bound to: 120'b100000000000000001111111111111110000000100000000000000010010111111111111111111111111111111110000000100000000000000000100 
	Parameter TESTMUL bound to: 120'b111111111111111100000010000000000000001011111110000000000000000000000000000011111111111111110000001000000000000000000001 
	Parameter TESTBOOL bound to: 240'b010101010101010100010001000100010001101001010101010101010000111111111111111101010101010101010001011010101010101010100000111111111111111100000000000000000001111011111111111111110001111111111111111111111111111111110001100011111111111111110001 
	Parameter TESTSHIFT bound to: 300'b111111111111111100000000000111110010001111111111111111110001111111111111111111111111111111110010000100000000000000010100111111111111111100000000000111110010000100000000000000010001111111111111111111111111111111110010000010000000000000000001111111111111111100000000000011110010000010000000000000000000 
	Parameter TESTCOMP bound to: 180'b010101010101010101010101010101010011011100000000000000010100010101010101010101010101010101010011010100000000000000000100010101010101010101010101010101010011001100000000000000010100 
	Parameter TESTINCR bound to: 180'b000000000000000111111111111111110100000100000000000000000100011111111111111111111111111111110100000000010000000000000011000000000000000011111111111111110100000000000000000000010000 
	Parameter TESTBOOL2 bound to: 240'b000000000000000111111111111111110001010100000000000000010000010101010101010110101010101010100001100100000000000000000011000000000000000001010101010101010001000110101010101010100001111111110000000001010101010101010001011110101010111111110001 
	Parameter TESTS bound to: 1560'b000000000000000111111111111111110001010100000000000000010000010101010101010110101010101010100001100100000000000000000011000000000000000001010101010101010001000110101010101010100001111111110000000001010101010101010001011110101010111111110001000000000000000111111111111111110100000100000000000000000100011111111111111111111111111111110100000000010000000000000011000000000000000011111111111111110100000000000000000000010000010101010101010101010101010101010011011100000000000000010100010101010101010101010101010101010011010100000000000000000100010101010101010101010101010101010011001100000000000000010100111111111111111100000000000111110010001111111111111111110001111111111111111111111111111111110010000100000000000000010100111111111111111100000000000111110010000100000000000000010001111111111111111111111111111111110010000010000000000000000001111111111111111100000000000011110010000010000000000000000000010101010101010100010001000100010001101001010101010101010000111111111111111101010101010101010001011010101010101010100000111111111111111100000000000000000001111011111111111111110001111111111111111111111111111111110001100011111111111111110001111111111111111100000010000000000000001011111110000000000000000000000000000011111111111111110000001000000000000000000001100000000000000001111111111111110000000100000000000000010010111111111111111111111111111111110000000100000000000000000100111111111111111110000000000000000000000001111111111111110010100000000000000000000000000000010000000010000000000000010001000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'tester_rom_11' (19#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/tester_rom_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/tester_4.v:120]
INFO: [Synth 8-6155] done synthesizing module 'tester_4' (20#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/tester_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'automanual_1' (21#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/automanual_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (22#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (23#1) [/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.238 ; gain = 0.000 ; free physical = 52029 ; free virtual = 58744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.238 ; gain = 0.000 ; free physical = 51993 ; free virtual = 58707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.238 ; gain = 0.000 ; free physical = 51993 ; free virtual = 58707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2324.238 ; gain = 0.000 ; free physical = 51985 ; free virtual = 58699
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ian/Documents/50002-1D-ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/ian/Documents/50002-1D-ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ian/Documents/50002-1D-ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ian/Documents/50002-1D-ALU/work/constraint/io.xdc]
Finished Parsing XDC File [/home/ian/Documents/50002-1D-ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ian/Documents/50002-1D-ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tools/alchitry/library/components/au.xdc]
Finished Parsing XDC File [/tools/alchitry/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.270 ; gain = 0.000 ; free physical = 51872 ; free virtual = 58606
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.270 ; gain = 0.000 ; free physical = 51872 ; free virtual = 58606
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52612 ; free virtual = 59315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52612 ; free virtual = 59315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52612 ; free virtual = 59315
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_alufsm_q_reg' in module 'alu_control_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             IDLE_alufsm |                            00001 |                              000
             SETA_alufsm |                            00010 |                              001
             SETB_alufsm |                            00100 |                              010
         SETALUFN_alufsm |                            01000 |                              011
           OUTPUT_alufsm |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_alufsm_q_reg' using encoding 'one-hot' in module 'alu_control_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52597 ; free virtual = 59300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 277   
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 30    
	   4 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 5     
	  28 Input   16 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	  28 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 26    
	  28 Input    5 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  28 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 97    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 4     
	  28 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52522 ; free virtual = 59241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52416 ; free virtual = 59140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52415 ; free virtual = 59140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52412 ; free virtual = 59137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52394 ; free virtual = 59123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52394 ; free virtual = 59123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52397 ; free virtual = 59126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52397 ; free virtual = 59126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52397 ; free virtual = 59126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52397 ; free virtual = 59126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |   119|
|5     |LUT3   |   172|
|6     |LUT4   |    54|
|7     |LUT5   |   171|
|8     |LUT6   |   499|
|9     |MUXF7  |    25|
|10    |FDRE   |    80|
|11    |FDSE   |    10|
|12    |IBUF   |    22|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52397 ; free virtual = 59126
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2388.270 ; gain = 0.000 ; free physical = 52453 ; free virtual = 59182
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2388.270 ; gain = 64.031 ; free physical = 52453 ; free virtual = 59182
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.270 ; gain = 0.000 ; free physical = 52534 ; free virtual = 59267
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.270 ; gain = 0.000 ; free physical = 52476 ; free virtual = 59211
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 2388.270 ; gain = 105.906 ; free physical = 52617 ; free virtual = 59351
INFO: [Common 17-1381] The checkpoint '/home/ian/Documents/50002-1D-ALU/work/vivado/50002-1D-ALU/50002-1D-ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 18:21:50 2022...
