\hypertarget{classv8_1_1internal_1_1_assembler}{}\section{v8\+:\+:internal\+:\+:Assembler Class Reference}
\label{classv8_1_1internal_1_1_assembler}\index{v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}}
Inheritance diagram for v8\+:\+:internal\+:\+:Assembler\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=12.000000cm]{classv8_1_1internal_1_1_assembler}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classv8_1_1internal_1_1_assembler_1_1_block_constant_pool_entry_sharing_scope}{Block\+Constant\+Pool\+Entry\+Sharing\+Scope}
\item 
class \hyperlink{classv8_1_1internal_1_1_assembler_1_1_block_const_pool_scope}{Block\+Const\+Pool\+Scope}
\item 
class \hyperlink{classv8_1_1internal_1_1_assembler_1_1_block_grow_buffer_scope}{Block\+Grow\+Buffer\+Scope}
\item 
class \hyperlink{classv8_1_1internal_1_1_assembler_1_1_block_pools_scope}{Block\+Pools\+Scope}
\item 
class \hyperlink{classv8_1_1internal_1_1_assembler_1_1_block_trampoline_pool_scope}{Block\+Trampoline\+Pool\+Scope}
\item 
class \hyperlink{classv8_1_1internal_1_1_assembler_1_1_far_branch_info}{Far\+Branch\+Info}
\item 
class \hyperlink{classv8_1_1internal_1_1_assembler_1_1_trampoline}{Trampoline}
\end{DoxyCompactItemize}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum {\bfseries Nop\+Marker\+Types} \{ \\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+O\+D\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}{}\label{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}

\item 
enum {\bfseries Nop\+Marker\+Types} \{ \\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+O\+D\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}{}\label{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}

\item 
enum {\bfseries Offset\+Size} \+: int \{ \\*
{\bfseries k\+Offset26} = 26, 
\\*
{\bfseries k\+Offset21} = 21, 
\\*
{\bfseries k\+Offset16} = 16, 
\\*
{\bfseries k\+Offset26} = 26, 
\\*
{\bfseries k\+Offset21} = 21, 
\\*
{\bfseries k\+Offset16} = 16
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a88ee17230fdb6906138ce027be88c5b4}{}\label{classv8_1_1internal_1_1_assembler_a88ee17230fdb6906138ce027be88c5b4}

\item 
enum {\bfseries Nop\+Marker\+Types} \{ \\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+O\+D\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}{}\label{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}

\item 
enum {\bfseries Offset\+Size} \+: int \{ \\*
{\bfseries k\+Offset26} = 26, 
\\*
{\bfseries k\+Offset21} = 21, 
\\*
{\bfseries k\+Offset16} = 16, 
\\*
{\bfseries k\+Offset26} = 26, 
\\*
{\bfseries k\+Offset21} = 21, 
\\*
{\bfseries k\+Offset16} = 16
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a88ee17230fdb6906138ce027be88c5b4}{}\label{classv8_1_1internal_1_1_assembler_a88ee17230fdb6906138ce027be88c5b4}

\item 
enum {\bfseries Nop\+Marker\+Types} \{ \\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+O\+D\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}{}\label{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}

\item 
enum {\bfseries Nop\+Marker\+Types} \{ \\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+O\+D\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}{}\label{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}

\item 
enum {\bfseries F\+I\+D\+B\+R\+A\+\_\+\+M\+A\+S\+K3} \{ \\*
{\bfseries F\+I\+D\+B\+R\+A\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+R\+O\+U\+N\+D\+I\+N\+G\+\_\+\+M\+O\+DE} = 0, 
\\*
{\bfseries F\+I\+D\+B\+R\+A\+\_\+\+R\+O\+U\+N\+D\+\_\+\+T\+O\+\_\+\+N\+E\+A\+R\+E\+S\+T\+\_\+\+A\+W\+A\+Y\+\_\+\+F\+R\+O\+M\+\_\+0} = 1, 
\\*
{\bfseries F\+I\+D\+B\+R\+A\+\_\+\+R\+O\+U\+N\+D\+\_\+\+T\+O\+W\+A\+R\+D\+\_\+0} = 5, 
\\*
{\bfseries F\+I\+D\+B\+R\+A\+\_\+\+R\+O\+U\+N\+D\+\_\+\+T\+O\+W\+A\+R\+D\+\_\+\+P\+O\+S\+\_\+\+I\+NF} = 6, 
\\*
{\bfseries F\+I\+D\+B\+R\+A\+\_\+\+R\+O\+U\+N\+D\+\_\+\+T\+O\+W\+A\+R\+D\+\_\+\+N\+E\+G\+\_\+\+I\+NF} = 7
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a0292cd85567ba4bb330c9cc7d3ec7760}{}\label{classv8_1_1internal_1_1_assembler_a0292cd85567ba4bb330c9cc7d3ec7760}

\item 
enum {\bfseries Nop\+Marker\+Types} \{ \\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+O\+D\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+N\+O\+P\+\_\+\+M\+A\+R\+K\+ER} = A\+D\+R\+\_\+\+F\+A\+R\+\_\+\+N\+OP, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+M\+A\+R\+K\+E\+R\+\_\+\+N\+OP} = 6, 
\\*
{\bfseries C\+O\+D\+E\+\_\+\+A\+G\+E\+\_\+\+S\+E\+Q\+U\+E\+N\+C\+E\+\_\+\+N\+OP}, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED, 
\\*
{\bfseries N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP} = 0, 
\\*
{\bfseries G\+R\+O\+U\+P\+\_\+\+E\+N\+D\+I\+N\+G\+\_\+\+N\+OP}, 
\\*
{\bfseries D\+E\+B\+U\+G\+\_\+\+B\+R\+E\+A\+K\+\_\+\+N\+OP}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+XT}, 
\\*
{\bfseries P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+E\+D\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+D\+O\+N\+T\+\_\+\+D\+E\+L\+E\+TE}, 
\\*
{\bfseries L\+A\+S\+T\+\_\+\+C\+O\+D\+E\+\_\+\+M\+A\+R\+K\+ER}, 
\\*
{\bfseries F\+I\+R\+S\+T\+\_\+\+I\+C\+\_\+\+M\+A\+R\+K\+ER} = P\+R\+O\+P\+E\+R\+T\+Y\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+I\+N\+L\+I\+N\+ED
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}{}\label{classv8_1_1internal_1_1_assembler_a5db8ed89c9040e4804b2008a81aeee8d}

\item 
enum {\bfseries S\+I\+M\+D\+Prefix} \{ \\*
{\bfseries k\+None} = 0x0, 
\\*
{\bfseries k66} = 0x1, 
\\*
{\bfseries k\+F3} = 0x2, 
\\*
{\bfseries k\+F2} = 0x3, 
\\*
{\bfseries k\+None} = 0x0, 
\\*
{\bfseries k66} = 0x1, 
\\*
{\bfseries k\+F3} = 0x2, 
\\*
{\bfseries k\+F2} = 0x3
 \}\hypertarget{classv8_1_1internal_1_1_assembler_ad9779bf1791e7eb87afecab756b586dc}{}\label{classv8_1_1internal_1_1_assembler_ad9779bf1791e7eb87afecab756b586dc}

\item 
enum {\bfseries Vector\+Length} \{ \\*
{\bfseries k\+L128} = 0x0, 
\\*
{\bfseries k\+L256} = 0x4, 
\\*
{\bfseries k\+L\+IG} = k\+L128, 
\\*
{\bfseries k\+LZ} = k\+L128, 
\\*
{\bfseries k\+L128} = 0x0, 
\\*
{\bfseries k\+L256} = 0x4, 
\\*
{\bfseries k\+L\+IG} = k\+L128, 
\\*
{\bfseries k\+LZ} = k\+L128
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5be56802321fdfebf990785c1b78c4ff}{}\label{classv8_1_1internal_1_1_assembler_a5be56802321fdfebf990785c1b78c4ff}

\item 
enum {\bfseries VexW} \{ \\*
{\bfseries k\+W0} = 0x0, 
\\*
{\bfseries k\+W1} = 0x80, 
\\*
{\bfseries k\+W\+IG} = k\+W0, 
\\*
{\bfseries k\+W0} = 0x0, 
\\*
{\bfseries k\+W1} = 0x80, 
\\*
{\bfseries k\+W\+IG} = k\+W0
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a08640e023aa1a5e912803a55b644e5f6}{}\label{classv8_1_1internal_1_1_assembler_a08640e023aa1a5e912803a55b644e5f6}

\item 
enum {\bfseries Leading\+Opcode} \{ \\*
{\bfseries k0F} = 0x1, 
\\*
{\bfseries k0\+F38} = 0x2, 
\\*
{\bfseries k0\+F3A} = 0x3, 
\\*
{\bfseries k0F} = 0x1, 
\\*
{\bfseries k0\+F38} = 0x2, 
\\*
{\bfseries k0\+F3A} = 0x3
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a856153c7ce5561ddc4d91cde26853c67}{}\label{classv8_1_1internal_1_1_assembler_a856153c7ce5561ddc4d91cde26853c67}

\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
int {\bfseries branch\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a2d1577b0e7020e378433d5ff8f11f353}{}\label{classv8_1_1internal_1_1_assembler_a2d1577b0e7020e378433d5ff8f11f353}

\item 
{\bfseries I\+N\+L\+I\+NE} (static bool is\+\_\+constant\+\_\+pool\+\_\+load(Address pc))\hypertarget{classv8_1_1internal_1_1_assembler_a3a060a10551c6ddf3a715a7fbce34f33}{}\label{classv8_1_1internal_1_1_assembler_a3a060a10551c6ddf3a715a7fbce34f33}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address constant\+\_\+pool\+\_\+entry\+\_\+address(Address pc,                                                                                                                                                                                                       Address constant\+\_\+pool))\hypertarget{classv8_1_1internal_1_1_assembler_ae66de7a4380699aed394074a1ffc664f}{}\label{classv8_1_1internal_1_1_assembler_ae66de7a4380699aed394074a1ffc664f}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, Address constant\+\_\+pool))\hypertarget{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}{}\label{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}{}\label{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code))\hypertarget{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}{}\label{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}{}\label{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+from\+\_\+return\+\_\+address(Address pc))\hypertarget{classv8_1_1internal_1_1_assembler_aa9fcc43aff69fe2274b1ffa0c548a304}{}\label{classv8_1_1internal_1_1_assembler_aa9fcc43aff69fe2274b1ffa0c548a304}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address return\+\_\+address\+\_\+from\+\_\+call\+\_\+start(Address pc))\hypertarget{classv8_1_1internal_1_1_assembler_a7444a0b671a9119dcb7f14d57b04ea58}{}\label{classv8_1_1internal_1_1_assembler_a7444a0b671a9119dcb7f14d57b04ea58}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries b} (int branch\+\_\+offset, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a9f57b8b3f106879423b48e33946626fc}{}\label{classv8_1_1internal_1_1_assembler_a9f57b8b3f106879423b48e33946626fc}

\item 
void {\bfseries bl} (int branch\+\_\+offset, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a8c89d5f45f7519fc98aec5c43866653b}{}\label{classv8_1_1internal_1_1_assembler_a8c89d5f45f7519fc98aec5c43866653b}

\item 
void {\bfseries blx} (int branch\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_a96851700c744c110df89bf0e59a96cf9}{}\label{classv8_1_1internal_1_1_assembler_a96851700c744c110df89bf0e59a96cf9}

\item 
void {\bfseries blx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} target, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a6cf2846d3e2d63d9fb28362d1571e7a6}{}\label{classv8_1_1internal_1_1_assembler_a6cf2846d3e2d63d9fb28362d1571e7a6}

\item 
void {\bfseries bx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} target, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ae42283ba0e79957222e805b59f3c138b}{}\label{classv8_1_1internal_1_1_assembler_ae42283ba0e79957222e805b59f3c138b}

\item 
void {\bfseries b} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a1193c77f1f36dda0e75496273facf0fe}{}\label{classv8_1_1internal_1_1_assembler_a1193c77f1f36dda0e75496273facf0fe}

\item 
void {\bfseries b} (Condition cond, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a7bdd11a96fd7a0a516b789a6bfdd4c68}{}\label{classv8_1_1internal_1_1_assembler_a7bdd11a96fd7a0a516b789a6bfdd4c68}

\item 
void {\bfseries bl} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a5b36729b7a5a10168bfc07e2b3ec0623}{}\label{classv8_1_1internal_1_1_assembler_a5b36729b7a5a10168bfc07e2b3ec0623}

\item 
void {\bfseries bl} (Condition cond, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a499d2c5fea6c9fed3cdcb3e07bda03db}{}\label{classv8_1_1internal_1_1_assembler_a499d2c5fea6c9fed3cdcb3e07bda03db}

\item 
void {\bfseries blx} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a496c1051cac8a6d0318d76b1d9ec2db1}{}\label{classv8_1_1internal_1_1_assembler_a496c1051cac8a6d0318d76b1d9ec2db1}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a1824a7c23f6ecfd2bc8aaf29febb2774}{}\label{classv8_1_1internal_1_1_assembler_a1824a7c23f6ecfd2bc8aaf29febb2774}

\item 
void {\bfseries eor} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a9ebb4b5cc6a0a9cdf7f7794d4b261881}{}\label{classv8_1_1internal_1_1_assembler_a9ebb4b5cc6a0a9cdf7f7794d4b261881}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a84389c769b34bcc18ad7691afe2ae392}{}\label{classv8_1_1internal_1_1_assembler_a84389c769b34bcc18ad7691afe2ae392}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a4f9b35057455e5fdc4e8b06315715558}{}\label{classv8_1_1internal_1_1_assembler_a4f9b35057455e5fdc4e8b06315715558}

\item 
void {\bfseries rsb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a053f62ae687bf0ab542a10d4facb9926}{}\label{classv8_1_1internal_1_1_assembler_a053f62ae687bf0ab542a10d4facb9926}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a4b9a88ea4a7a7474f53ec8bd8e90a61e}{}\label{classv8_1_1internal_1_1_assembler_a4b9a88ea4a7a7474f53ec8bd8e90a61e}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_af55ed252e2fecf9e8ef15d9bb643bf5c}{}\label{classv8_1_1internal_1_1_assembler_af55ed252e2fecf9e8ef15d9bb643bf5c}

\item 
void {\bfseries adc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a4110cdcd4b9ec4942fdb9e96be0e5fdb}{}\label{classv8_1_1internal_1_1_assembler_a4110cdcd4b9ec4942fdb9e96be0e5fdb}

\item 
void {\bfseries sbc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a2e140847a0b0c738c2b7a7fef0866373}{}\label{classv8_1_1internal_1_1_assembler_a2e140847a0b0c738c2b7a7fef0866373}

\item 
void {\bfseries rsc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a5d39a77a86b1b07949fe64f96e7c5c1a}{}\label{classv8_1_1internal_1_1_assembler_a5d39a77a86b1b07949fe64f96e7c5c1a}

\item 
void {\bfseries tst} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_acb2f52f6e9b145dc3c444622db2e8c8b}{}\label{classv8_1_1internal_1_1_assembler_acb2f52f6e9b145dc3c444622db2e8c8b}

\item 
void {\bfseries tst} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ad77b14301b195eaf5e2d817aab2a042b}{}\label{classv8_1_1internal_1_1_assembler_ad77b14301b195eaf5e2d817aab2a042b}

\item 
void {\bfseries teq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a4ead9ea524335ac12779adaf3a900454}{}\label{classv8_1_1internal_1_1_assembler_a4ead9ea524335ac12779adaf3a900454}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a5c0bd3c5f44605a45d782083351e8613}{}\label{classv8_1_1internal_1_1_assembler_a5c0bd3c5f44605a45d782083351e8613}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a0cad4d0843b43a49f149f13c02b33e7b}{}\label{classv8_1_1internal_1_1_assembler_a0cad4d0843b43a49f149f13c02b33e7b}

\item 
void {\bfseries cmp\+\_\+raw\+\_\+immediate} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, int raw\+\_\+immediate, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a24a09520a9703dd62832cb5965f1078a}{}\label{classv8_1_1internal_1_1_assembler_a24a09520a9703dd62832cb5965f1078a}

\item 
void {\bfseries cmn} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_af2ed0171e2a59b4205f18a4406f49066}{}\label{classv8_1_1internal_1_1_assembler_af2ed0171e2a59b4205f18a4406f49066}

\item 
void {\bfseries orr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ac654e5d1c81ee37df4b008186e804323}{}\label{classv8_1_1internal_1_1_assembler_ac654e5d1c81ee37df4b008186e804323}

\item 
void {\bfseries orr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aaedde211b16db089f910342b6ba66439}{}\label{classv8_1_1internal_1_1_assembler_aaedde211b16db089f910342b6ba66439}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa17b46ac0339c0b8d0dd73ad272869a2}{}\label{classv8_1_1internal_1_1_assembler_aa17b46ac0339c0b8d0dd73ad272869a2}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a60891b0383651961c6cbd1cea917214e}{}\label{classv8_1_1internal_1_1_assembler_a60891b0383651961c6cbd1cea917214e}

\item 
void {\bfseries mov\+\_\+label\+\_\+offset} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a21f147fbdc1fb9018ef6a852bebae49c}{}\label{classv8_1_1internal_1_1_assembler_a21f147fbdc1fb9018ef6a852bebae49c}

\item 
void {\bfseries movw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, uint32\+\_\+t immediate, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a86331d765cf988aad017c24f2e09c436}{}\label{classv8_1_1internal_1_1_assembler_a86331d765cf988aad017c24f2e09c436}

\item 
void {\bfseries movt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, uint32\+\_\+t immediate, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ac61dde803b01e1e2690cbb236ce17846}{}\label{classv8_1_1internal_1_1_assembler_ac61dde803b01e1e2690cbb236ce17846}

\item 
void {\bfseries bic} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ad2aa164899ac3d95235da52d8fece517}{}\label{classv8_1_1internal_1_1_assembler_ad2aa164899ac3d95235da52d8fece517}

\item 
void {\bfseries mvn} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa107f7c6c62f28430b55cccb691a395f}{}\label{classv8_1_1internal_1_1_assembler_aa107f7c6c62f28430b55cccb691a395f}

\item 
void {\bfseries asr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_af8a696c00b4ca891352a6299d820d4b6}{}\label{classv8_1_1internal_1_1_assembler_af8a696c00b4ca891352a6299d820d4b6}

\item 
void {\bfseries lsl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a985b40fc0acd872e0a665656c89bfc72}{}\label{classv8_1_1internal_1_1_assembler_a985b40fc0acd872e0a665656c89bfc72}

\item 
void {\bfseries lsr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a655b5f06e6a1cd0e8de321b61c0d4c81}{}\label{classv8_1_1internal_1_1_assembler_a655b5f06e6a1cd0e8de321b61c0d4c81}

\item 
void {\bfseries mla} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, \hyperlink{structv8_1_1internal_1_1_register}{Register} srcA, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a9dafbe9b50bef43583b8b1df4cb44c00}{}\label{classv8_1_1internal_1_1_assembler_a9dafbe9b50bef43583b8b1df4cb44c00}

\item 
void {\bfseries mls} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, \hyperlink{structv8_1_1internal_1_1_register}{Register} srcA, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a2895c4dfdb0d393802370abe4198eaf0}{}\label{classv8_1_1internal_1_1_assembler_a2895c4dfdb0d393802370abe4198eaf0}

\item 
void {\bfseries sdiv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aba3060c518bf4a1e5f0ed61efc6b176c}{}\label{classv8_1_1internal_1_1_assembler_aba3060c518bf4a1e5f0ed61efc6b176c}

\item 
void {\bfseries udiv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a87dc623638e325f53cef323212b9440a}{}\label{classv8_1_1internal_1_1_assembler_a87dc623638e325f53cef323212b9440a}

\item 
void {\bfseries mul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a40026923db9c28231ea8f052f9d8065b}{}\label{classv8_1_1internal_1_1_assembler_a40026923db9c28231ea8f052f9d8065b}

\item 
void {\bfseries smmla} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, \hyperlink{structv8_1_1internal_1_1_register}{Register} srcA, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a38d1d99817f10369239b8df8fd853c1f}{}\label{classv8_1_1internal_1_1_assembler_a38d1d99817f10369239b8df8fd853c1f}

\item 
void {\bfseries smmul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ac81354a156d08d3b759d18f8faa5d6c1}{}\label{classv8_1_1internal_1_1_assembler_ac81354a156d08d3b759d18f8faa5d6c1}

\item 
void {\bfseries smlal} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dstL, \hyperlink{structv8_1_1internal_1_1_register}{Register} dstH, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7556303f757c560bdcdfd3df4e582c32}{}\label{classv8_1_1internal_1_1_assembler_a7556303f757c560bdcdfd3df4e582c32}

\item 
void {\bfseries smull} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dstL, \hyperlink{structv8_1_1internal_1_1_register}{Register} dstH, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a29c9fda577b5255f962e69d81a8ccbc0}{}\label{classv8_1_1internal_1_1_assembler_a29c9fda577b5255f962e69d81a8ccbc0}

\item 
void {\bfseries umlal} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dstL, \hyperlink{structv8_1_1internal_1_1_register}{Register} dstH, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a0de4ae0727d62e9e169bd6e2ffe88358}{}\label{classv8_1_1internal_1_1_assembler_a0de4ae0727d62e9e169bd6e2ffe88358}

\item 
void {\bfseries umull} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dstL, \hyperlink{structv8_1_1internal_1_1_register}{Register} dstH, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, S\+Bit s=Leave\+CC, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_abdbafa6c004324727b595f35035e4b0b}{}\label{classv8_1_1internal_1_1_assembler_abdbafa6c004324727b595f35035e4b0b}

\item 
void {\bfseries clz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7f8aa4ca640b5fb2a9f153603e119097}{}\label{classv8_1_1internal_1_1_assembler_a7f8aa4ca640b5fb2a9f153603e119097}

\item 
void {\bfseries usat} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int satpos, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a158f134efb371c806d40e82b0a869eff}{}\label{classv8_1_1internal_1_1_assembler_a158f134efb371c806d40e82b0a869eff}

\item 
void {\bfseries ubfx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int lsb, int width, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa6871537e6d2b2628c0b9292672f6db8}{}\label{classv8_1_1internal_1_1_assembler_aa6871537e6d2b2628c0b9292672f6db8}

\item 
void {\bfseries sbfx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int lsb, int width, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a4fa5819fc29db83887955e703f64b850}{}\label{classv8_1_1internal_1_1_assembler_a4fa5819fc29db83887955e703f64b850}

\item 
void {\bfseries bfc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int lsb, int width, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_af52ffc251e306bd12a3e72eda2932963}{}\label{classv8_1_1internal_1_1_assembler_af52ffc251e306bd12a3e72eda2932963}

\item 
void {\bfseries bfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int lsb, int width, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a21c23f729a0fc14fa6ed9134e9e16698}{}\label{classv8_1_1internal_1_1_assembler_a21c23f729a0fc14fa6ed9134e9e16698}

\item 
void {\bfseries pkhbt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a8e52783c085d7609668194ec4baed61e}{}\label{classv8_1_1internal_1_1_assembler_a8e52783c085d7609668194ec4baed61e}

\item 
void {\bfseries pkhtb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a08b53299c1818a33262c9a4e3550bcdd}{}\label{classv8_1_1internal_1_1_assembler_a08b53299c1818a33262c9a4e3550bcdd}

\item 
void {\bfseries sxtb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a386e8b89937ad2f6fc78edd4fab9a125}{}\label{classv8_1_1internal_1_1_assembler_a386e8b89937ad2f6fc78edd4fab9a125}

\item 
void {\bfseries sxtab} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aea8b33f6656c88dc511c42282105d4b7}{}\label{classv8_1_1internal_1_1_assembler_aea8b33f6656c88dc511c42282105d4b7}

\item 
void {\bfseries sxth} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a60aca901a555d156f1c53175689b1721}{}\label{classv8_1_1internal_1_1_assembler_a60aca901a555d156f1c53175689b1721}

\item 
void {\bfseries sxtah} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a6621cf92c74dbc53b519171435d0fb4e}{}\label{classv8_1_1internal_1_1_assembler_a6621cf92c74dbc53b519171435d0fb4e}

\item 
void {\bfseries uxtb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a03dcd83001a74f699c20c3cb3fda3b54}{}\label{classv8_1_1internal_1_1_assembler_a03dcd83001a74f699c20c3cb3fda3b54}

\item 
void {\bfseries uxtab} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a4dec40a304b0722f79e62ceea140eec5}{}\label{classv8_1_1internal_1_1_assembler_a4dec40a304b0722f79e62ceea140eec5}

\item 
void {\bfseries uxtb16} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a895d1283afcedf0103dc4d8bb15b2b65}{}\label{classv8_1_1internal_1_1_assembler_a895d1283afcedf0103dc4d8bb15b2b65}

\item 
void {\bfseries uxth} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa0597901e1fd50d8ab5d40bf89e4d9c9}{}\label{classv8_1_1internal_1_1_assembler_aa0597901e1fd50d8ab5d40bf89e4d9c9}

\item 
void {\bfseries uxtah} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, int rotate=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ab9bd880991111fb50e22b1e516e2a546}{}\label{classv8_1_1internal_1_1_assembler_ab9bd880991111fb50e22b1e516e2a546}

\item 
void {\bfseries rbit} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7cd94edfc42a90189d0fd702708e7195}{}\label{classv8_1_1internal_1_1_assembler_a7cd94edfc42a90189d0fd702708e7195}

\item 
void {\bfseries mrs} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, S\+Register s, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa99e7f347800e347bbe543499db492d6}{}\label{classv8_1_1internal_1_1_assembler_aa99e7f347800e347bbe543499db492d6}

\item 
void {\bfseries msr} (S\+Register\+Field\+Mask fields, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a538ecc3b67c4af91c79aca55398d18f1}{}\label{classv8_1_1internal_1_1_assembler_a538ecc3b67c4af91c79aca55398d18f1}

\item 
void {\bfseries ldr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ad286d152dadb6011abc9426043e7631f}{}\label{classv8_1_1internal_1_1_assembler_ad286d152dadb6011abc9426043e7631f}

\item 
void {\bfseries str} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7979dc4c0d02b3d25dac7d51bede028a}{}\label{classv8_1_1internal_1_1_assembler_a7979dc4c0d02b3d25dac7d51bede028a}

\item 
void {\bfseries ldrb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a9a3a1db97c06c66b29562610879d948d}{}\label{classv8_1_1internal_1_1_assembler_a9a3a1db97c06c66b29562610879d948d}

\item 
void {\bfseries strb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a960b1fb05568b4085c3eee09d220084d}{}\label{classv8_1_1internal_1_1_assembler_a960b1fb05568b4085c3eee09d220084d}

\item 
void {\bfseries ldrh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7c5495a93d9141370c031e9a464a4d57}{}\label{classv8_1_1internal_1_1_assembler_a7c5495a93d9141370c031e9a464a4d57}

\item 
void {\bfseries strh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa5f465a7b19331bef371661f058cae6f}{}\label{classv8_1_1internal_1_1_assembler_aa5f465a7b19331bef371661f058cae6f}

\item 
void {\bfseries ldrsb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a747070a8e91c3425be396530771f7b8a}{}\label{classv8_1_1internal_1_1_assembler_a747070a8e91c3425be396530771f7b8a}

\item 
void {\bfseries ldrsh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a6f519d43552d85e68e40383be21de8b1}{}\label{classv8_1_1internal_1_1_assembler_a6f519d43552d85e68e40383be21de8b1}

\item 
void {\bfseries ldrd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a105a9100205043c7fbe94dc6b33d3dbe}{}\label{classv8_1_1internal_1_1_assembler_a105a9100205043c7fbe94dc6b33d3dbe}

\item 
void {\bfseries strd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7f3f1dda312c6cc31ed1cf25d1f35b2d}{}\label{classv8_1_1internal_1_1_assembler_a7f3f1dda312c6cc31ed1cf25d1f35b2d}

\item 
void {\bfseries pld} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&address)\hypertarget{classv8_1_1internal_1_1_assembler_acdfa389daab74c5b577ef79f997b4aa5}{}\label{classv8_1_1internal_1_1_assembler_acdfa389daab74c5b577ef79f997b4aa5}

\item 
void {\bfseries ldm} (Block\+Addr\+Mode am, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, Reg\+List dst, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ac6cd5061e8d0ab9d21f7092547ca0a4d}{}\label{classv8_1_1internal_1_1_assembler_ac6cd5061e8d0ab9d21f7092547ca0a4d}

\item 
void {\bfseries stm} (Block\+Addr\+Mode am, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, Reg\+List src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a31f4730000cce7255d4daa261c2322a1}{}\label{classv8_1_1internal_1_1_assembler_a31f4730000cce7255d4daa261c2322a1}

\item 
void {\bfseries stop} (const char $\ast$msg, Condition cond=al, int32\+\_\+t code=k\+Default\+Stop\+Code)\hypertarget{classv8_1_1internal_1_1_assembler_aa85054d788c722d6e2929684a2e47d5f}{}\label{classv8_1_1internal_1_1_assembler_aa85054d788c722d6e2929684a2e47d5f}

\item 
void {\bfseries bkpt} (uint32\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_add2f0c701f621d043283b395b7396c3a}{}\label{classv8_1_1internal_1_1_assembler_add2f0c701f621d043283b395b7396c3a}

\item 
void {\bfseries svc} (uint32\+\_\+t imm24, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa3b7104f79ebd19a5e460ab5075db61b}{}\label{classv8_1_1internal_1_1_assembler_aa3b7104f79ebd19a5e460ab5075db61b}

\item 
void {\bfseries dmb} (Barrier\+Option option)\hypertarget{classv8_1_1internal_1_1_assembler_a83de9eaae3068ad732c19da00183a5a7}{}\label{classv8_1_1internal_1_1_assembler_a83de9eaae3068ad732c19da00183a5a7}

\item 
void {\bfseries dsb} (Barrier\+Option option)\hypertarget{classv8_1_1internal_1_1_assembler_aa993b1eab50004d17300fc7c74065804}{}\label{classv8_1_1internal_1_1_assembler_aa993b1eab50004d17300fc7c74065804}

\item 
void {\bfseries isb} (Barrier\+Option option)\hypertarget{classv8_1_1internal_1_1_assembler_aa3db90dda40976c4703eb75041520edf}{}\label{classv8_1_1internal_1_1_assembler_aa3db90dda40976c4703eb75041520edf}

\item 
void {\bfseries cdp} (Coprocessor coproc, int opcode\+\_\+1, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crd, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crn, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crm, int opcode\+\_\+2, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a23e535897d90729d3dcb5f2a1abab03e}{}\label{classv8_1_1internal_1_1_assembler_a23e535897d90729d3dcb5f2a1abab03e}

\item 
void {\bfseries cdp2} (Coprocessor coproc, int opcode\+\_\+1, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crd, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crn, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crm, int opcode\+\_\+2)\hypertarget{classv8_1_1internal_1_1_assembler_ade96376b38527c7719570375f5d5389c}{}\label{classv8_1_1internal_1_1_assembler_ade96376b38527c7719570375f5d5389c}

\item 
void {\bfseries mcr} (Coprocessor coproc, int opcode\+\_\+1, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crn, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crm, int opcode\+\_\+2=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a2a9551b59ea79f9c5755db9053afa04c}{}\label{classv8_1_1internal_1_1_assembler_a2a9551b59ea79f9c5755db9053afa04c}

\item 
void {\bfseries mcr2} (Coprocessor coproc, int opcode\+\_\+1, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crn, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crm, int opcode\+\_\+2=0)\hypertarget{classv8_1_1internal_1_1_assembler_ad71f919003c76c94e88d9f3d4ca1ca1c}{}\label{classv8_1_1internal_1_1_assembler_ad71f919003c76c94e88d9f3d4ca1ca1c}

\item 
void {\bfseries mrc} (Coprocessor coproc, int opcode\+\_\+1, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crn, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crm, int opcode\+\_\+2=0, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a2e08a8994486c6019a82e47e92ed8ad0}{}\label{classv8_1_1internal_1_1_assembler_a2e08a8994486c6019a82e47e92ed8ad0}

\item 
void {\bfseries mrc2} (Coprocessor coproc, int opcode\+\_\+1, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crn, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crm, int opcode\+\_\+2=0)\hypertarget{classv8_1_1internal_1_1_assembler_a804f3d27e5879ed8b2d0c2c96c1efc91}{}\label{classv8_1_1internal_1_1_assembler_a804f3d27e5879ed8b2d0c2c96c1efc91}

\item 
void {\bfseries ldc} (Coprocessor coproc, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, L\+Flag l=Short, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aacf5ba5b92bab556d2a1fb38b10c4e57}{}\label{classv8_1_1internal_1_1_assembler_aacf5ba5b92bab556d2a1fb38b10c4e57}

\item 
void {\bfseries ldc} (Coprocessor coproc, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crd, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, int option, L\+Flag l=Short, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aea1c0bc236999f84bba7d8d44cba5876}{}\label{classv8_1_1internal_1_1_assembler_aea1c0bc236999f84bba7d8d44cba5876}

\item 
void {\bfseries ldc2} (Coprocessor coproc, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, L\+Flag l=Short)\hypertarget{classv8_1_1internal_1_1_assembler_a25e705692e521798b33c7d1222a1210c}{}\label{classv8_1_1internal_1_1_assembler_a25e705692e521798b33c7d1222a1210c}

\item 
void {\bfseries ldc2} (Coprocessor coproc, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crd, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, int option, L\+Flag l=Short)\hypertarget{classv8_1_1internal_1_1_assembler_a8334643cbbb2d1c2052d04c3e68388ef}{}\label{classv8_1_1internal_1_1_assembler_a8334643cbbb2d1c2052d04c3e68388ef}

\item 
void {\bfseries vldr} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_register}{Register} base, int offset, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_af0d58c82b1ce4a5c4db4fe8f151c56aa}{}\label{classv8_1_1internal_1_1_assembler_af0d58c82b1ce4a5c4db4fe8f151c56aa}

\item 
void {\bfseries vldr} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a4a7d7660c706c4456c70f77968b0772b}{}\label{classv8_1_1internal_1_1_assembler_a4a7d7660c706c4456c70f77968b0772b}

\item 
void {\bfseries vldr} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_register}{Register} base, int offset, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_afd7447896110309e6f6d6ece1c2bdfaa}{}\label{classv8_1_1internal_1_1_assembler_afd7447896110309e6f6d6ece1c2bdfaa}

\item 
void {\bfseries vldr} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a18de5337500fefec84ac18113e82ac05}{}\label{classv8_1_1internal_1_1_assembler_a18de5337500fefec84ac18113e82ac05}

\item 
void {\bfseries vstr} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const \hyperlink{structv8_1_1internal_1_1_register}{Register} base, int offset, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ac960086f93786b7cf09f0e2a2e4923d4}{}\label{classv8_1_1internal_1_1_assembler_ac960086f93786b7cf09f0e2a2e4923d4}

\item 
void {\bfseries vstr} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a9290b0cbc8931cb03efc3773ff69a2df}{}\label{classv8_1_1internal_1_1_assembler_a9290b0cbc8931cb03efc3773ff69a2df}

\item 
void {\bfseries vstr} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const \hyperlink{structv8_1_1internal_1_1_register}{Register} base, int offset, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a05f3e7b1a4cc12e283c65629e5a15c9c}{}\label{classv8_1_1internal_1_1_assembler_a05f3e7b1a4cc12e283c65629e5a15c9c}

\item 
void {\bfseries vstr} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a3c401f4b3f23de3759e0abaa36ed0372}{}\label{classv8_1_1internal_1_1_assembler_a3c401f4b3f23de3759e0abaa36ed0372}

\item 
void {\bfseries vldm} (Block\+Addr\+Mode am, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} first, \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} last, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a1e5342e36f1a13cc9419579e884a3168}{}\label{classv8_1_1internal_1_1_assembler_a1e5342e36f1a13cc9419579e884a3168}

\item 
void {\bfseries vstm} (Block\+Addr\+Mode am, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} first, \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} last, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7a42feb585df52eb3ab306331eee069f}{}\label{classv8_1_1internal_1_1_assembler_a7a42feb585df52eb3ab306331eee069f}

\item 
void {\bfseries vldm} (Block\+Addr\+Mode am, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} first, \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} last, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a50c885853f6223997a292c28bb8a46cb}{}\label{classv8_1_1internal_1_1_assembler_a50c885853f6223997a292c28bb8a46cb}

\item 
void {\bfseries vstm} (Block\+Addr\+Mode am, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} first, \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} last, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa72ef53597b84ce31ab5f3da7e166224}{}\label{classv8_1_1internal_1_1_assembler_aa72ef53597b84ce31ab5f3da7e166224}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, float imm)\hypertarget{classv8_1_1internal_1_1_assembler_aa34481a1dff70d9fbdc5c6578384b916}{}\label{classv8_1_1internal_1_1_assembler_aa34481a1dff70d9fbdc5c6578384b916}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, double imm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} scratch=no\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a9d94139abf6c9a5b94b04b9c016629fc}{}\label{classv8_1_1internal_1_1_assembler_a9d94139abf6c9a5b94b04b9c016629fc}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ae309d16f76d429d6510cf8aeb6d235a6}{}\label{classv8_1_1internal_1_1_assembler_ae309d16f76d429d6510cf8aeb6d235a6}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a8487e6e2a0f72f0cebdef81f39a39ec9}{}\label{classv8_1_1internal_1_1_assembler_a8487e6e2a0f72f0cebdef81f39a39ec9}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_vmov_index}{Vmov\+Index} index, const \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a9b717e276da1e00f52ed60710e63067b}{}\label{classv8_1_1internal_1_1_assembler_a9b717e276da1e00f52ed60710e63067b}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{structv8_1_1internal_1_1_vmov_index}{Vmov\+Index} index, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a6ab0c10860fc88b8dc658daace5cc164}{}\label{classv8_1_1internal_1_1_assembler_a6ab0c10860fc88b8dc658daace5cc164}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a8bac55ecbf51800b825f0898f0df9f71}{}\label{classv8_1_1internal_1_1_assembler_a8bac55ecbf51800b825f0898f0df9f71}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, const \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_adb84c0ec86098b7258a173aa547af41e}{}\label{classv8_1_1internal_1_1_assembler_adb84c0ec86098b7258a173aa547af41e}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ac9d08d4f8bbc49743a63525894c861be}{}\label{classv8_1_1internal_1_1_assembler_ac9d08d4f8bbc49743a63525894c861be}

\item 
void {\bfseries vmov} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ac742ac2e76a7049743e538a1384b6476}{}\label{classv8_1_1internal_1_1_assembler_ac742ac2e76a7049743e538a1384b6476}

\item 
void {\bfseries vcvt\+\_\+f64\+\_\+s32} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a55a49e1a6ea9ac1def9220a03bf15a14}{}\label{classv8_1_1internal_1_1_assembler_a55a49e1a6ea9ac1def9220a03bf15a14}

\item 
void {\bfseries vcvt\+\_\+f32\+\_\+s32} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_acb82e28058dd6607a8b525b827805bc3}{}\label{classv8_1_1internal_1_1_assembler_acb82e28058dd6607a8b525b827805bc3}

\item 
void {\bfseries vcvt\+\_\+f64\+\_\+u32} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aae66c57cee21dc92c4e2aeacbe7a9e81}{}\label{classv8_1_1internal_1_1_assembler_aae66c57cee21dc92c4e2aeacbe7a9e81}

\item 
void {\bfseries vcvt\+\_\+f32\+\_\+u32} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a372d6ba3f2b4649b5edde8cc25858356}{}\label{classv8_1_1internal_1_1_assembler_a372d6ba3f2b4649b5edde8cc25858356}

\item 
void {\bfseries vcvt\+\_\+s32\+\_\+f32} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_abf5ac81c5f5c7bed06f61a55412a6f01}{}\label{classv8_1_1internal_1_1_assembler_abf5ac81c5f5c7bed06f61a55412a6f01}

\item 
void {\bfseries vcvt\+\_\+u32\+\_\+f32} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a83bde87823422c03a5816c436809a89a}{}\label{classv8_1_1internal_1_1_assembler_a83bde87823422c03a5816c436809a89a}

\item 
void {\bfseries vcvt\+\_\+s32\+\_\+f64} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aba7424029cf2d61415329b8fb0013083}{}\label{classv8_1_1internal_1_1_assembler_aba7424029cf2d61415329b8fb0013083}

\item 
void {\bfseries vcvt\+\_\+u32\+\_\+f64} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a0f0814a725db88f57e1d82033201d334}{}\label{classv8_1_1internal_1_1_assembler_a0f0814a725db88f57e1d82033201d334}

\item 
void {\bfseries vcvt\+\_\+f64\+\_\+f32} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a77431fb40802f8a9e4c1acf6e38c9418}{}\label{classv8_1_1internal_1_1_assembler_a77431fb40802f8a9e4c1acf6e38c9418}

\item 
void {\bfseries vcvt\+\_\+f32\+\_\+f64} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, V\+F\+P\+Conversion\+Mode mode=k\+Default\+Round\+To\+Zero, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a9aafcf520d5b6d5ba41137a8496a246a}{}\label{classv8_1_1internal_1_1_assembler_a9aafcf520d5b6d5ba41137a8496a246a}

\item 
void {\bfseries vcvt\+\_\+f64\+\_\+s32} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, int fraction\+\_\+bits, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a6fd6e2fc0da32cfd2777aa7316b99934}{}\label{classv8_1_1internal_1_1_assembler_a6fd6e2fc0da32cfd2777aa7316b99934}

\item 
void {\bfseries vmrs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a0d176327ef97d8dac0c022e69d66529c}{}\label{classv8_1_1internal_1_1_assembler_a0d176327ef97d8dac0c022e69d66529c}

\item 
void {\bfseries vmsr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a32e926bc70a3007afa36f10e71eb6d6f}{}\label{classv8_1_1internal_1_1_assembler_a32e926bc70a3007afa36f10e71eb6d6f}

\item 
void {\bfseries vneg} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a19d24e47c06aaafe1718e7e72b9829a8}{}\label{classv8_1_1internal_1_1_assembler_a19d24e47c06aaafe1718e7e72b9829a8}

\item 
void {\bfseries vneg} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7135a5985a31fe4b7791fb00bc98486d}{}\label{classv8_1_1internal_1_1_assembler_a7135a5985a31fe4b7791fb00bc98486d}

\item 
void {\bfseries vabs} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa0dd38b09a3015d8980789a8506cd0e6}{}\label{classv8_1_1internal_1_1_assembler_aa0dd38b09a3015d8980789a8506cd0e6}

\item 
void {\bfseries vabs} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aba3604db6ce6f68d9ccf04e3f8cee4bb}{}\label{classv8_1_1internal_1_1_assembler_aba3604db6ce6f68d9ccf04e3f8cee4bb}

\item 
void {\bfseries vadd} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_add23ddbba384e5be21e64d8a03f6e134}{}\label{classv8_1_1internal_1_1_assembler_add23ddbba384e5be21e64d8a03f6e134}

\item 
void {\bfseries vadd} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a21cff386aa612db2309ab23451ee499c}{}\label{classv8_1_1internal_1_1_assembler_a21cff386aa612db2309ab23451ee499c}

\item 
void {\bfseries vsub} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aca200997859599764ffc27ebd78a5e9c}{}\label{classv8_1_1internal_1_1_assembler_aca200997859599764ffc27ebd78a5e9c}

\item 
void {\bfseries vsub} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ab1b7fc59e2a271c79327004639e37c19}{}\label{classv8_1_1internal_1_1_assembler_ab1b7fc59e2a271c79327004639e37c19}

\item 
void {\bfseries vmul} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ad582047817be6a9122cc453fb2f75183}{}\label{classv8_1_1internal_1_1_assembler_ad582047817be6a9122cc453fb2f75183}

\item 
void {\bfseries vmul} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7ead96523357cfe34d3b970c98410fc3}{}\label{classv8_1_1internal_1_1_assembler_a7ead96523357cfe34d3b970c98410fc3}

\item 
void {\bfseries vmla} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a65708094211d167be2e09a50852a901d}{}\label{classv8_1_1internal_1_1_assembler_a65708094211d167be2e09a50852a901d}

\item 
void {\bfseries vmla} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a82e83c2cc8638a392bfa18c886442160}{}\label{classv8_1_1internal_1_1_assembler_a82e83c2cc8638a392bfa18c886442160}

\item 
void {\bfseries vmls} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a59099cf4aa1d126b09ede38b6fbed2ad}{}\label{classv8_1_1internal_1_1_assembler_a59099cf4aa1d126b09ede38b6fbed2ad}

\item 
void {\bfseries vmls} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a323b0c1c3766c79a80c15143ea376532}{}\label{classv8_1_1internal_1_1_assembler_a323b0c1c3766c79a80c15143ea376532}

\item 
void {\bfseries vdiv} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aa320274c2af9f10578ead841140a51c6}{}\label{classv8_1_1internal_1_1_assembler_aa320274c2af9f10578ead841140a51c6}

\item 
void {\bfseries vdiv} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a34433ed3ce9f97b1bcb2109cdb5489c5}{}\label{classv8_1_1internal_1_1_assembler_a34433ed3ce9f97b1bcb2109cdb5489c5}

\item 
void {\bfseries vcmp} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_aade8163be1954da9faaaea73f84b2028}{}\label{classv8_1_1internal_1_1_assembler_aade8163be1954da9faaaea73f84b2028}

\item 
void {\bfseries vcmp} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ae82be5116d9de5105ad241faf3231f7e}{}\label{classv8_1_1internal_1_1_assembler_ae82be5116d9de5105ad241faf3231f7e}

\item 
void {\bfseries vcmp} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const double src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a003b39d3e1adfdefb6f11825a2d1310b}{}\label{classv8_1_1internal_1_1_assembler_a003b39d3e1adfdefb6f11825a2d1310b}

\item 
void {\bfseries vcmp} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const float src2, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_ae2a1797902521db9909161f17dd97036}{}\label{classv8_1_1internal_1_1_assembler_ae2a1797902521db9909161f17dd97036}

\item 
void {\bfseries vsel} (const Condition cond, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab76c1a2b130051374442cd8ad886278f}{}\label{classv8_1_1internal_1_1_assembler_ab76c1a2b130051374442cd8ad886278f}

\item 
void {\bfseries vsel} (const Condition cond, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src1, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a73a6128f429c224ce48a54d693027b07}{}\label{classv8_1_1internal_1_1_assembler_a73a6128f429c224ce48a54d693027b07}

\item 
void {\bfseries vsqrt} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a533b7946fd1848476c1660aae18f8564}{}\label{classv8_1_1internal_1_1_assembler_a533b7946fd1848476c1660aae18f8564}

\item 
void {\bfseries vsqrt} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7498d113670d75d2f6e34024b16d5ce4}{}\label{classv8_1_1internal_1_1_assembler_a7498d113670d75d2f6e34024b16d5ce4}

\item 
void {\bfseries vrinta} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2b5a3a4f76b52181072c565afbb92e64}{}\label{classv8_1_1internal_1_1_assembler_a2b5a3a4f76b52181072c565afbb92e64}

\item 
void {\bfseries vrinta} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a86cbb5bb8b11f3faf2a0ef710fe1de41}{}\label{classv8_1_1internal_1_1_assembler_a86cbb5bb8b11f3faf2a0ef710fe1de41}

\item 
void {\bfseries vrintn} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8775d628c7323afe5fe70ebf3172cdfb}{}\label{classv8_1_1internal_1_1_assembler_a8775d628c7323afe5fe70ebf3172cdfb}

\item 
void {\bfseries vrintn} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae8e8a7f56217cec0aa2315b2aa059773}{}\label{classv8_1_1internal_1_1_assembler_ae8e8a7f56217cec0aa2315b2aa059773}

\item 
void {\bfseries vrintm} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ab759e631395dda9471a8d404c32cd6e7}{}\label{classv8_1_1internal_1_1_assembler_ab759e631395dda9471a8d404c32cd6e7}

\item 
void {\bfseries vrintm} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a482510c9669e47126e5535dc031c7b9e}{}\label{classv8_1_1internal_1_1_assembler_a482510c9669e47126e5535dc031c7b9e}

\item 
void {\bfseries vrintp} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa82f12623447d722f13b468802408206}{}\label{classv8_1_1internal_1_1_assembler_aa82f12623447d722f13b468802408206}

\item 
void {\bfseries vrintp} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0c4e4b8d7fbe0f688c7a823f89017a3c}{}\label{classv8_1_1internal_1_1_assembler_a0c4e4b8d7fbe0f688c7a823f89017a3c}

\item 
void {\bfseries vrintz} (const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a8fcfc7c191974405438e1297f1ae365c}{}\label{classv8_1_1internal_1_1_assembler_a8fcfc7c191974405438e1297f1ae365c}

\item 
void {\bfseries vrintz} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, const \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, const Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a35237c91457cffb04fb489dca005747a}{}\label{classv8_1_1internal_1_1_assembler_a35237c91457cffb04fb489dca005747a}

\item 
void {\bfseries vld1} (Neon\+Size size, const Neon\+List\+Operand \&dst, const Neon\+Mem\+Operand \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a8dca4f6683badbe5ace825d9e3982f20}{}\label{classv8_1_1internal_1_1_assembler_a8dca4f6683badbe5ace825d9e3982f20}

\item 
void {\bfseries vst1} (Neon\+Size size, const Neon\+List\+Operand \&src, const Neon\+Mem\+Operand \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ae4511c0101dfa9181b04cf83f44e4d0b}{}\label{classv8_1_1internal_1_1_assembler_ae4511c0101dfa9181b04cf83f44e4d0b}

\item 
void {\bfseries vmovl} (Neon\+Data\+Type dt, \hyperlink{structv8_1_1internal_1_1_qw_neon_register}{Qw\+Neon\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0d27fd8ddc7ad27db369f95f9ba7a787}{}\label{classv8_1_1internal_1_1_assembler_a0d27fd8ddc7ad27db369f95f9ba7a787}

\item 
void {\bfseries nop} (int type=0)\hypertarget{classv8_1_1internal_1_1_assembler_ada10c470b3c0c01c6937a0f9d2187254}{}\label{classv8_1_1internal_1_1_assembler_ada10c470b3c0c01c6937a0f9d2187254}

\item 
void {\bfseries push} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a439f1c62a8692e54ed680b7b9372f468}{}\label{classv8_1_1internal_1_1_assembler_a439f1c62a8692e54ed680b7b9372f468}

\item 
void {\bfseries pop} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a7665c665f0b7113e17283c111d7f0462}{}\label{classv8_1_1internal_1_1_assembler_a7665c665f0b7113e17283c111d7f0462}

\item 
void {\bfseries pop} ()\hypertarget{classv8_1_1internal_1_1_assembler_a87d3924b36821b5c4740c25128fe8cf9}{}\label{classv8_1_1internal_1_1_assembler_a87d3924b36821b5c4740c25128fe8cf9}

\item 
void {\bfseries vpush} (\hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} src, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a65b65238bd6723179f34146add5635e4}{}\label{classv8_1_1internal_1_1_assembler_a65b65238bd6723179f34146add5635e4}

\item 
void {\bfseries vpop} (\hyperlink{structv8_1_1internal_1_1_double_register}{Dw\+Vfp\+Register} dst, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_a76f465370014bd9c6704a7af5963dd67}{}\label{classv8_1_1internal_1_1_assembler_a76f465370014bd9c6704a7af5963dd67}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aa838f372b67324e035a4cf9dd024ad1d}{}\label{classv8_1_1internal_1_1_assembler_aa838f372b67324e035a4cf9dd024ad1d}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
int {\bfseries Instructions\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}{}\label{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}

\item 
bool {\bfseries Immediate\+Fits\+Addr\+Mode2\+Instruction} (int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a48603bf9626178302949247583ebca78}{}\label{classv8_1_1internal_1_1_assembler_a48603bf9626178302949247583ebca78}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Set\+Recorded\+Ast\+Id} (\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id)\hypertarget{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}{}\label{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}

\item 
\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} {\bfseries Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}{}\label{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}

\item 
void {\bfseries Clear\+Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}{}\label{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries Record\+Const\+Pool} (int size)\hypertarget{classv8_1_1internal_1_1_assembler_a1f9a5a8ab6004349179f1f03bf26d1dd}{}\label{classv8_1_1internal_1_1_assembler_a1f9a5a8ab6004349179f1f03bf26d1dd}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
void {\bfseries emit\+\_\+code\+\_\+stub\+\_\+address} (\hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$stub)\hypertarget{classv8_1_1internal_1_1_assembler_acfcd93b139c1e6ca8f0d9e54d2db28f4}{}\label{classv8_1_1internal_1_1_assembler_acfcd93b139c1e6ca8f0d9e54d2db28f4}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
Instr {\bfseries instr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}{}\label{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}

\item 
void {\bfseries instr\+\_\+at\+\_\+put} (int pos, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}{}\label{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}

\item 
void {\bfseries Block\+Const\+Pool\+For} (int instructions)\hypertarget{classv8_1_1internal_1_1_assembler_a5ccdb69d294315bf7c83b486d535478f}{}\label{classv8_1_1internal_1_1_assembler_a5ccdb69d294315bf7c83b486d535478f}

\item 
void {\bfseries Check\+Const\+Pool} (bool force\+\_\+emit, bool require\+\_\+jump)\hypertarget{classv8_1_1internal_1_1_assembler_a4bdd0c29c89a98a7c4f8efea036d9d32}{}\label{classv8_1_1internal_1_1_assembler_a4bdd0c29c89a98a7c4f8efea036d9d32}

\item 
void {\bfseries Maybe\+Check\+Const\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a269bef86eebfae574702deda66ace868}{}\label{classv8_1_1internal_1_1_assembler_a269bef86eebfae574702deda66ace868}

\item 
int {\bfseries Emit\+Embedded\+Constant\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_af5c4e67627be2f9e280d7bbacb8f0fdb}{}\label{classv8_1_1internal_1_1_assembler_af5c4e67627be2f9e280d7bbacb8f0fdb}

\item 
bool {\bfseries Constant\+Pool\+Access\+Is\+In\+Overflow} () const \hypertarget{classv8_1_1internal_1_1_assembler_ae0c78b2983c2c1266b782e444064df02}{}\label{classv8_1_1internal_1_1_assembler_ae0c78b2983c2c1266b782e444064df02}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$arg\+\_\+isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_a6b3ea1be567b10be25d151713bb67d65}{}\label{classv8_1_1internal_1_1_assembler_a6b3ea1be567b10be25d151713bb67d65}

\item 
virtual void {\bfseries Aborted\+Code\+Generation} ()\hypertarget{classv8_1_1internal_1_1_assembler_acd02e59b8ad6dfe34b3b4f22b4240c25}{}\label{classv8_1_1internal_1_1_assembler_acd02e59b8ad6dfe34b3b4f22b4240c25}

\item 
void {\bfseries Reset} ()\hypertarget{classv8_1_1internal_1_1_assembler_a09c8f03e11358cf37fe3b8e31666c678}{}\label{classv8_1_1internal_1_1_assembler_a09c8f03e11358cf37fe3b8e31666c678}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Unreachable} ()\hypertarget{classv8_1_1internal_1_1_assembler_a70b86c9c70916ce6abde5a16856e93d3}{}\label{classv8_1_1internal_1_1_assembler_a70b86c9c70916ce6abde5a16856e93d3}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a3a92b0dcb098ca12b969a0ea191be696}{}\label{classv8_1_1internal_1_1_assembler_a3a92b0dcb098ca12b969a0ea191be696}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
uint64\+\_\+t {\bfseries Size\+Of\+Generated\+Code} () const \hypertarget{classv8_1_1internal_1_1_assembler_a12daf28f5f93e335228e1776ba40b735}{}\label{classv8_1_1internal_1_1_assembler_a12daf28f5f93e335228e1776ba40b735}

\item 
uint64\+\_\+t {\bfseries Size\+Of\+Code\+Generated\+Since} (const \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a2fe88b4906f7ed93ee44e371a9fa9f98}{}\label{classv8_1_1internal_1_1_assembler_a2fe88b4906f7ed93ee44e371a9fa9f98}

\item 
void {\bfseries Assert\+Size\+Of\+Code\+Generated\+Since} (const \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label, ptrdiff\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a54524593f442e4e829a4ad63460fd988}{}\label{classv8_1_1internal_1_1_assembler_a54524593f442e4e829a4ad63460fd988}

\item 
uint64\+\_\+t {\bfseries Instructions\+Generated\+Since} (const \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a058e160e3b678430deeb8bda77c149ff}{}\label{classv8_1_1internal_1_1_assembler_a058e160e3b678430deeb8bda77c149ff}

\item 
void {\bfseries Start\+Block\+Const\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5291c3f9a74d0c595d5e2b51fb542dc3}{}\label{classv8_1_1internal_1_1_assembler_a5291c3f9a74d0c595d5e2b51fb542dc3}

\item 
void {\bfseries End\+Block\+Const\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3c9b01d11b78e2b60228b31df2fa2060}{}\label{classv8_1_1internal_1_1_assembler_a3c9b01d11b78e2b60228b31df2fa2060}

\item 
bool {\bfseries is\+\_\+const\+\_\+pool\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_ad5b3c4b92026bd5f6326852772cbc20e}{}\label{classv8_1_1internal_1_1_assembler_ad5b3c4b92026bd5f6326852772cbc20e}

\item 
void {\bfseries Emit\+Pool\+Guard} ()\hypertarget{classv8_1_1internal_1_1_assembler_a33f2fd69e2fcaa863583f0e9f1ab6394}{}\label{classv8_1_1internal_1_1_assembler_a33f2fd69e2fcaa863583f0e9f1ab6394}

\item 
void {\bfseries Start\+Block\+Veneer\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5c0c8ec8e5acc2035eacd9c1ebb6f746}{}\label{classv8_1_1internal_1_1_assembler_a5c0c8ec8e5acc2035eacd9c1ebb6f746}

\item 
void {\bfseries End\+Block\+Veneer\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a438d3525689de3a6f07189ed6eaf118a}{}\label{classv8_1_1internal_1_1_assembler_a438d3525689de3a6f07189ed6eaf118a}

\item 
bool {\bfseries is\+\_\+veneer\+\_\+pool\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_aa80ff5c592888102d4662355b2000926}{}\label{classv8_1_1internal_1_1_assembler_aa80ff5c592888102d4662355b2000926}

\item 
void {\bfseries Start\+Block\+Pools} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5be1481bc2907eba19b6130280717f39}{}\label{classv8_1_1internal_1_1_assembler_a5be1481bc2907eba19b6130280717f39}

\item 
void {\bfseries End\+Block\+Pools} ()\hypertarget{classv8_1_1internal_1_1_assembler_a7f5f5259a6a28bcde53164b948d1c787}{}\label{classv8_1_1internal_1_1_assembler_a7f5f5259a6a28bcde53164b948d1c787}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
int {\bfseries buffer\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}{}\label{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Record\+Const\+Pool} (int size)\hypertarget{classv8_1_1internal_1_1_assembler_a1f9a5a8ab6004349179f1f03bf26d1dd}{}\label{classv8_1_1internal_1_1_assembler_a1f9a5a8ab6004349179f1f03bf26d1dd}

\item 
void {\bfseries br} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&xn)\hypertarget{classv8_1_1internal_1_1_assembler_a2aa6b479f85589df3083ee45afaf4c20}{}\label{classv8_1_1internal_1_1_assembler_a2aa6b479f85589df3083ee45afaf4c20}

\item 
void {\bfseries blr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&xn)\hypertarget{classv8_1_1internal_1_1_assembler_accf7cd6df28f5162c854d64db319a164}{}\label{classv8_1_1internal_1_1_assembler_accf7cd6df28f5162c854d64db319a164}

\item 
void {\bfseries ret} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&xn=lr)\hypertarget{classv8_1_1internal_1_1_assembler_af08fb699a2b60ee1feb4864cfa3eceac}{}\label{classv8_1_1internal_1_1_assembler_af08fb699a2b60ee1feb4864cfa3eceac}

\item 
void {\bfseries b} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af94abf7321400b6d30842c83e826bcef}{}\label{classv8_1_1internal_1_1_assembler_af94abf7321400b6d30842c83e826bcef}

\item 
void {\bfseries b} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a4fbc91f824fc56204d9ca35aa69cd5b1}{}\label{classv8_1_1internal_1_1_assembler_a4fbc91f824fc56204d9ca35aa69cd5b1}

\item 
void {\bfseries b} (int imm26)\hypertarget{classv8_1_1internal_1_1_assembler_a20f33da39b862e75d1b56b9f64fb96ba}{}\label{classv8_1_1internal_1_1_assembler_a20f33da39b862e75d1b56b9f64fb96ba}

\item 
void {\bfseries b} (int imm19, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_aad320237d1ebdae3290718e249c2110f}{}\label{classv8_1_1internal_1_1_assembler_aad320237d1ebdae3290718e249c2110f}

\item 
void {\bfseries bl} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a90608ebe3c7f67b450cfad41978e7643}{}\label{classv8_1_1internal_1_1_assembler_a90608ebe3c7f67b450cfad41978e7643}

\item 
void {\bfseries bl} (int imm26)\hypertarget{classv8_1_1internal_1_1_assembler_a1f88300b91b47bf3119c8d234bb7e6c4}{}\label{classv8_1_1internal_1_1_assembler_a1f88300b91b47bf3119c8d234bb7e6c4}

\item 
void {\bfseries cbz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_ae3b9ead0f11cfffe9c7f1579b0d9fca0}{}\label{classv8_1_1internal_1_1_assembler_ae3b9ead0f11cfffe9c7f1579b0d9fca0}

\item 
void {\bfseries cbz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, int imm19)\hypertarget{classv8_1_1internal_1_1_assembler_ae0f47dca8736180e85935154fc988634}{}\label{classv8_1_1internal_1_1_assembler_ae0f47dca8736180e85935154fc988634}

\item 
void {\bfseries cbnz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_add605d9aaf5a41471cd12e76ecc82993}{}\label{classv8_1_1internal_1_1_assembler_add605d9aaf5a41471cd12e76ecc82993}

\item 
void {\bfseries cbnz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, int imm19)\hypertarget{classv8_1_1internal_1_1_assembler_aaea53990addf702be688ceb0a77e4e84}{}\label{classv8_1_1internal_1_1_assembler_aaea53990addf702be688ceb0a77e4e84}

\item 
void {\bfseries tbz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, unsigned bit\+\_\+pos, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a545aef606d763282b425c595c75fb3ca}{}\label{classv8_1_1internal_1_1_assembler_a545aef606d763282b425c595c75fb3ca}

\item 
void {\bfseries tbz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, unsigned bit\+\_\+pos, int imm14)\hypertarget{classv8_1_1internal_1_1_assembler_aa787f29665b2b13ecad6070839330051}{}\label{classv8_1_1internal_1_1_assembler_aa787f29665b2b13ecad6070839330051}

\item 
void {\bfseries tbnz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, unsigned bit\+\_\+pos, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_ab19ed22c0efe8329ecb8305912eb27d6}{}\label{classv8_1_1internal_1_1_assembler_ab19ed22c0efe8329ecb8305912eb27d6}

\item 
void {\bfseries tbnz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, unsigned bit\+\_\+pos, int imm14)\hypertarget{classv8_1_1internal_1_1_assembler_ad27e8c75c0c7d35bdbcd1617197fa58c}{}\label{classv8_1_1internal_1_1_assembler_ad27e8c75c0c7d35bdbcd1617197fa58c}

\item 
void {\bfseries adr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a922dcebf3408fda0f569741a19da9fb2}{}\label{classv8_1_1internal_1_1_assembler_a922dcebf3408fda0f569741a19da9fb2}

\item 
void {\bfseries adr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, int imm21)\hypertarget{classv8_1_1internal_1_1_assembler_a95aa0d126ae57b033dea444469e098c1}{}\label{classv8_1_1internal_1_1_assembler_a95aa0d126ae57b033dea444469e098c1}

\item 
void {\bfseries add} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a71a7ff611ce00e38b698844a167a6227}{}\label{classv8_1_1internal_1_1_assembler_a71a7ff611ce00e38b698844a167a6227}

\item 
void {\bfseries adds} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_abba704a124b31ce56b9eb948bec6fdc0}{}\label{classv8_1_1internal_1_1_assembler_abba704a124b31ce56b9eb948bec6fdc0}

\item 
void {\bfseries cmn} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a2f15737d5ad27ea041fdfdc2fe87e214}{}\label{classv8_1_1internal_1_1_assembler_a2f15737d5ad27ea041fdfdc2fe87e214}

\item 
void {\bfseries sub} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_aa0cfa3e480ac919e552d0058e0689bd8}{}\label{classv8_1_1internal_1_1_assembler_aa0cfa3e480ac919e552d0058e0689bd8}

\item 
void {\bfseries subs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a431bc8578c0b5dfe73bb56075ef7b559}{}\label{classv8_1_1internal_1_1_assembler_a431bc8578c0b5dfe73bb56075ef7b559}

\item 
void {\bfseries cmp} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a5ff79b74cabb96c029e922db59b3705a}{}\label{classv8_1_1internal_1_1_assembler_a5ff79b74cabb96c029e922db59b3705a}

\item 
void {\bfseries neg} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a53ba427a3d97f1a9cc2456efc9d3a642}{}\label{classv8_1_1internal_1_1_assembler_a53ba427a3d97f1a9cc2456efc9d3a642}

\item 
void {\bfseries negs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_adb61cd792b6d0d6e8ed5333f74c38cf0}{}\label{classv8_1_1internal_1_1_assembler_adb61cd792b6d0d6e8ed5333f74c38cf0}

\item 
void {\bfseries adc} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a6ebd028664c5fd8fa3b82633440ea1b9}{}\label{classv8_1_1internal_1_1_assembler_a6ebd028664c5fd8fa3b82633440ea1b9}

\item 
void {\bfseries adcs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a288e2e7d5ea1a015b5d653115369c154}{}\label{classv8_1_1internal_1_1_assembler_a288e2e7d5ea1a015b5d653115369c154}

\item 
void {\bfseries sbc} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_af13b5f5bd3bc889304d736eb581f0a14}{}\label{classv8_1_1internal_1_1_assembler_af13b5f5bd3bc889304d736eb581f0a14}

\item 
void {\bfseries sbcs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a039a7f0140626609a4a570a327082eb5}{}\label{classv8_1_1internal_1_1_assembler_a039a7f0140626609a4a570a327082eb5}

\item 
void {\bfseries ngc} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a4cbefb9a485fcc89e6a1b2a27c53def5}{}\label{classv8_1_1internal_1_1_assembler_a4cbefb9a485fcc89e6a1b2a27c53def5}

\item 
void {\bfseries ngcs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a1a7ec62e036da917442b2720007c1316}{}\label{classv8_1_1internal_1_1_assembler_a1a7ec62e036da917442b2720007c1316}

\item 
void {\bfseries and\+\_\+} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_aa83edbf7705b16c8eb6777f5d3343183}{}\label{classv8_1_1internal_1_1_assembler_aa83edbf7705b16c8eb6777f5d3343183}

\item 
void {\bfseries ands} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a2776b165859987262d8bda3d01fe1df8}{}\label{classv8_1_1internal_1_1_assembler_a2776b165859987262d8bda3d01fe1df8}

\item 
void {\bfseries tst} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_aa4ede8fa0105a52896c2500ed14a25ab}{}\label{classv8_1_1internal_1_1_assembler_aa4ede8fa0105a52896c2500ed14a25ab}

\item 
void {\bfseries bic} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_ac50dddf2f23960d335cbd8d8dfb0518a}{}\label{classv8_1_1internal_1_1_assembler_ac50dddf2f23960d335cbd8d8dfb0518a}

\item 
void {\bfseries bics} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_aa79df3b7f395f65993eba949303dd479}{}\label{classv8_1_1internal_1_1_assembler_aa79df3b7f395f65993eba949303dd479}

\item 
void {\bfseries orr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a9b0fbc0b0b03c27e54c499b3208c4eaa}{}\label{classv8_1_1internal_1_1_assembler_a9b0fbc0b0b03c27e54c499b3208c4eaa}

\item 
void {\bfseries orn} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_ac43ad8db6e95f6507a70c8d61e7030ab}{}\label{classv8_1_1internal_1_1_assembler_ac43ad8db6e95f6507a70c8d61e7030ab}

\item 
void {\bfseries eor} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a20e78d219c279d4d3ef632c58b747a92}{}\label{classv8_1_1internal_1_1_assembler_a20e78d219c279d4d3ef632c58b747a92}

\item 
void {\bfseries eon} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_aa9866ac8c69b12d3ca5749669fcfa8ee}{}\label{classv8_1_1internal_1_1_assembler_aa9866ac8c69b12d3ca5749669fcfa8ee}

\item 
void {\bfseries lslv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a5d84d498fb5dbed3dbaee108b327a057}{}\label{classv8_1_1internal_1_1_assembler_a5d84d498fb5dbed3dbaee108b327a057}

\item 
void {\bfseries lsrv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_afe2a4509c33a3c69696b3c03037f4193}{}\label{classv8_1_1internal_1_1_assembler_afe2a4509c33a3c69696b3c03037f4193}

\item 
void {\bfseries asrv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a46749086d82e93ab385c4bafbdc3fe1b}{}\label{classv8_1_1internal_1_1_assembler_a46749086d82e93ab385c4bafbdc3fe1b}

\item 
void {\bfseries rorv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a7a3e1c5810efa73f9cc3096b230bcfd3}{}\label{classv8_1_1internal_1_1_assembler_a7a3e1c5810efa73f9cc3096b230bcfd3}

\item 
void {\bfseries bfm} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int immr, int imms)\hypertarget{classv8_1_1internal_1_1_assembler_a5d44c030297fa6958687d40880f904f9}{}\label{classv8_1_1internal_1_1_assembler_a5d44c030297fa6958687d40880f904f9}

\item 
void {\bfseries sbfm} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int immr, int imms)\hypertarget{classv8_1_1internal_1_1_assembler_ac0c2b024c08241198fc30a63aaabda23}{}\label{classv8_1_1internal_1_1_assembler_ac0c2b024c08241198fc30a63aaabda23}

\item 
void {\bfseries ubfm} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int immr, int imms)\hypertarget{classv8_1_1internal_1_1_assembler_ab8a7ac2f56cc575a7a900af13a4898fa}{}\label{classv8_1_1internal_1_1_assembler_ab8a7ac2f56cc575a7a900af13a4898fa}

\item 
void {\bfseries bfi} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int lsb, int width)\hypertarget{classv8_1_1internal_1_1_assembler_af293bd5d16cf687eec2bf0c4981e353b}{}\label{classv8_1_1internal_1_1_assembler_af293bd5d16cf687eec2bf0c4981e353b}

\item 
void {\bfseries bfxil} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int lsb, int width)\hypertarget{classv8_1_1internal_1_1_assembler_a9ffbfcf6a827ca8ec6a59e2d5e32e263}{}\label{classv8_1_1internal_1_1_assembler_a9ffbfcf6a827ca8ec6a59e2d5e32e263}

\item 
void {\bfseries asr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int shift)\hypertarget{classv8_1_1internal_1_1_assembler_af02345f18b3f7541220518cb16c83c2b}{}\label{classv8_1_1internal_1_1_assembler_af02345f18b3f7541220518cb16c83c2b}

\item 
void {\bfseries sbfiz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int lsb, int width)\hypertarget{classv8_1_1internal_1_1_assembler_a32d3ba5f6b908581ca9106ba47ada908}{}\label{classv8_1_1internal_1_1_assembler_a32d3ba5f6b908581ca9106ba47ada908}

\item 
void {\bfseries sbfx} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int lsb, int width)\hypertarget{classv8_1_1internal_1_1_assembler_a44beca4a0ff89a7cd5f9651a5625ec56}{}\label{classv8_1_1internal_1_1_assembler_a44beca4a0ff89a7cd5f9651a5625ec56}

\item 
void {\bfseries sxtb} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_aee206c23803011242d036853cfa857d0}{}\label{classv8_1_1internal_1_1_assembler_aee206c23803011242d036853cfa857d0}

\item 
void {\bfseries sxth} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a5288565704d8aee5c2e21eabc5116177}{}\label{classv8_1_1internal_1_1_assembler_a5288565704d8aee5c2e21eabc5116177}

\item 
void {\bfseries sxtw} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a354377c26175e84c9b478dcc49ad4ab7}{}\label{classv8_1_1internal_1_1_assembler_a354377c26175e84c9b478dcc49ad4ab7}

\item 
void {\bfseries lsl} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int shift)\hypertarget{classv8_1_1internal_1_1_assembler_aaedee434775ed684da5629251c571600}{}\label{classv8_1_1internal_1_1_assembler_aaedee434775ed684da5629251c571600}

\item 
void {\bfseries lsr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int shift)\hypertarget{classv8_1_1internal_1_1_assembler_a0196d2d2a2fb44e4f178cb03a4c16997}{}\label{classv8_1_1internal_1_1_assembler_a0196d2d2a2fb44e4f178cb03a4c16997}

\item 
void {\bfseries ubfiz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int lsb, int width)\hypertarget{classv8_1_1internal_1_1_assembler_a9e41f73befee0b12a00551f3059bf1b8}{}\label{classv8_1_1internal_1_1_assembler_a9e41f73befee0b12a00551f3059bf1b8}

\item 
void {\bfseries ubfx} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, int lsb, int width)\hypertarget{classv8_1_1internal_1_1_assembler_a7ba0004c350928700b099d2f0004c282}{}\label{classv8_1_1internal_1_1_assembler_a7ba0004c350928700b099d2f0004c282}

\item 
void {\bfseries uxtb} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a00a9931fd6263eb45d31a9dd71226450}{}\label{classv8_1_1internal_1_1_assembler_a00a9931fd6263eb45d31a9dd71226450}

\item 
void {\bfseries uxth} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a45289ce280cfe5a2a2ffd5022a4715c4}{}\label{classv8_1_1internal_1_1_assembler_a45289ce280cfe5a2a2ffd5022a4715c4}

\item 
void {\bfseries uxtw} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_ae96637343a51e93abc43fc9f40c1ee61}{}\label{classv8_1_1internal_1_1_assembler_ae96637343a51e93abc43fc9f40c1ee61}

\item 
void {\bfseries extr} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, int lsb)\hypertarget{classv8_1_1internal_1_1_assembler_a7ffbefe80413aa8b325e2b746c8c872c}{}\label{classv8_1_1internal_1_1_assembler_a7ffbefe80413aa8b325e2b746c8c872c}

\item 
void {\bfseries csel} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_aa1832c042b9b19a761b3d818195d81ef}{}\label{classv8_1_1internal_1_1_assembler_aa1832c042b9b19a761b3d818195d81ef}

\item 
void {\bfseries csinc} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a27e542f0d78205552847fce176b783b3}{}\label{classv8_1_1internal_1_1_assembler_a27e542f0d78205552847fce176b783b3}

\item 
void {\bfseries csinv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_afcf4823dab03d69a1e65bf3b2b917f39}{}\label{classv8_1_1internal_1_1_assembler_afcf4823dab03d69a1e65bf3b2b917f39}

\item 
void {\bfseries csneg} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_afd3c650ad3a6ce29994f9766d07adf67}{}\label{classv8_1_1internal_1_1_assembler_afd3c650ad3a6ce29994f9766d07adf67}

\item 
void {\bfseries cset} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a07e9f79696cf02cc90e01b7c131c840f}{}\label{classv8_1_1internal_1_1_assembler_a07e9f79696cf02cc90e01b7c131c840f}

\item 
void {\bfseries csetm} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a1477763b86f491fa18e31f4b6468ca2a}{}\label{classv8_1_1internal_1_1_assembler_a1477763b86f491fa18e31f4b6468ca2a}

\item 
void {\bfseries cinc} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a9cb08a42af14051d8aecbc8a5b11945c}{}\label{classv8_1_1internal_1_1_assembler_a9cb08a42af14051d8aecbc8a5b11945c}

\item 
void {\bfseries cinv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_ac55932ef611abf45e1f6c3edaa03da4e}{}\label{classv8_1_1internal_1_1_assembler_ac55932ef611abf45e1f6c3edaa03da4e}

\item 
void {\bfseries cneg} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a6d9fdad28da9e872c4dcdd8878d06172}{}\label{classv8_1_1internal_1_1_assembler_a6d9fdad28da9e872c4dcdd8878d06172}

\item 
void {\bfseries ror} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rs, unsigned shift)\hypertarget{classv8_1_1internal_1_1_assembler_a4a1506f78d2b38cbfb509ee7aeb9f9d7}{}\label{classv8_1_1internal_1_1_assembler_a4a1506f78d2b38cbfb509ee7aeb9f9d7}

\item 
void {\bfseries ccmn} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Status\+Flags nzcv, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a3c797fedf6bd7dd1a8a48e5eaaa31fac}{}\label{classv8_1_1internal_1_1_assembler_a3c797fedf6bd7dd1a8a48e5eaaa31fac}

\item 
void {\bfseries ccmp} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Status\+Flags nzcv, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_ab1f85d0d854f5d24f5214c6575d3fe2d}{}\label{classv8_1_1internal_1_1_assembler_ab1f85d0d854f5d24f5214c6575d3fe2d}

\item 
void {\bfseries mul} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a08eefb0df13e85f5b45896f3abac6e8e}{}\label{classv8_1_1internal_1_1_assembler_a08eefb0df13e85f5b45896f3abac6e8e}

\item 
void {\bfseries madd} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&ra)\hypertarget{classv8_1_1internal_1_1_assembler_a4d6baf3fabfacc7efd3cafcfa730403b}{}\label{classv8_1_1internal_1_1_assembler_a4d6baf3fabfacc7efd3cafcfa730403b}

\item 
void {\bfseries mneg} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a3679e26bd3e849be2dfab368709c5ad8}{}\label{classv8_1_1internal_1_1_assembler_a3679e26bd3e849be2dfab368709c5ad8}

\item 
void {\bfseries msub} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&ra)\hypertarget{classv8_1_1internal_1_1_assembler_a6bae704aafc0acfe530dcdaa78c69ab5}{}\label{classv8_1_1internal_1_1_assembler_a6bae704aafc0acfe530dcdaa78c69ab5}

\item 
void {\bfseries smull} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a219b78a4f68b6be5e2bf55c320ec75fa}{}\label{classv8_1_1internal_1_1_assembler_a219b78a4f68b6be5e2bf55c320ec75fa}

\item 
void {\bfseries smulh} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a9e5160b495c31284c593dfb567c248d8}{}\label{classv8_1_1internal_1_1_assembler_a9e5160b495c31284c593dfb567c248d8}

\item 
void {\bfseries smaddl} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&ra)\hypertarget{classv8_1_1internal_1_1_assembler_a7ca2f7e49d895a590086d8da1b4fbd92}{}\label{classv8_1_1internal_1_1_assembler_a7ca2f7e49d895a590086d8da1b4fbd92}

\item 
void {\bfseries umaddl} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&ra)\hypertarget{classv8_1_1internal_1_1_assembler_a07f32a3e0919f7e5f2d96b79a759a6a7}{}\label{classv8_1_1internal_1_1_assembler_a07f32a3e0919f7e5f2d96b79a759a6a7}

\item 
void {\bfseries smsubl} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&ra)\hypertarget{classv8_1_1internal_1_1_assembler_a8848d30d36b06d93f8555b8d516bcb8f}{}\label{classv8_1_1internal_1_1_assembler_a8848d30d36b06d93f8555b8d516bcb8f}

\item 
void {\bfseries umsubl} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&ra)\hypertarget{classv8_1_1internal_1_1_assembler_af0c5e09d66aa4c22af72270c7b528a10}{}\label{classv8_1_1internal_1_1_assembler_af0c5e09d66aa4c22af72270c7b528a10}

\item 
void {\bfseries sdiv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_aec4aef81f589792c5416dbcaeae79dd4}{}\label{classv8_1_1internal_1_1_assembler_aec4aef81f589792c5416dbcaeae79dd4}

\item 
void {\bfseries udiv} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a3e2ef5b8be888aefad99b4e0c4b8148f}{}\label{classv8_1_1internal_1_1_assembler_a3e2ef5b8be888aefad99b4e0c4b8148f}

\item 
void {\bfseries rbit} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a1bff0302ef17805bf4b9a531b7fcf93c}{}\label{classv8_1_1internal_1_1_assembler_a1bff0302ef17805bf4b9a531b7fcf93c}

\item 
void {\bfseries rev16} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_ab2925776ddab1c0dfa1020b7fa2de416}{}\label{classv8_1_1internal_1_1_assembler_ab2925776ddab1c0dfa1020b7fa2de416}

\item 
void {\bfseries rev32} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a03e8d6418d67f0998509bda284ede60e}{}\label{classv8_1_1internal_1_1_assembler_a03e8d6418d67f0998509bda284ede60e}

\item 
void {\bfseries rev} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_aef93bcf2461a17cea7158b6fe723fb46}{}\label{classv8_1_1internal_1_1_assembler_aef93bcf2461a17cea7158b6fe723fb46}

\item 
void {\bfseries clz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_aeb2f97011103b8a0b055a2b53cd0f5ed}{}\label{classv8_1_1internal_1_1_assembler_aeb2f97011103b8a0b055a2b53cd0f5ed}

\item 
void {\bfseries cls} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a74ce8c06f91ebde79831c2482d1a71d7}{}\label{classv8_1_1internal_1_1_assembler_a74ce8c06f91ebde79831c2482d1a71d7}

\item 
void {\bfseries ldr} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af6fe064be9edbbfca2364deb8e9aa447}{}\label{classv8_1_1internal_1_1_assembler_af6fe064be9edbbfca2364deb8e9aa447}

\item 
void {\bfseries str} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a2dc48e582518ef2ebc1258beb47ee480}{}\label{classv8_1_1internal_1_1_assembler_a2dc48e582518ef2ebc1258beb47ee480}

\item 
void {\bfseries ldrsw} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a5576098b7ce8423e94236e6ef711a5a6}{}\label{classv8_1_1internal_1_1_assembler_a5576098b7ce8423e94236e6ef711a5a6}

\item 
void {\bfseries ldrb} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a71cc326b7c2a3f4a4efb13feb7d67c2b}{}\label{classv8_1_1internal_1_1_assembler_a71cc326b7c2a3f4a4efb13feb7d67c2b}

\item 
void {\bfseries strb} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a6403551bc4764eaf36ff68e8b50c40df}{}\label{classv8_1_1internal_1_1_assembler_a6403551bc4764eaf36ff68e8b50c40df}

\item 
void {\bfseries ldrsb} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a726495ce67068e634c896599ac523544}{}\label{classv8_1_1internal_1_1_assembler_a726495ce67068e634c896599ac523544}

\item 
void {\bfseries ldrh} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af61b0644185e11fe580c3d582a40cb26}{}\label{classv8_1_1internal_1_1_assembler_af61b0644185e11fe580c3d582a40cb26}

\item 
void {\bfseries strh} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a33f931ece5e6c4100fa034bc5a0099c0}{}\label{classv8_1_1internal_1_1_assembler_a33f931ece5e6c4100fa034bc5a0099c0}

\item 
void {\bfseries ldrsh} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa68e3f29bfb83efc809320ba6443c228}{}\label{classv8_1_1internal_1_1_assembler_aa68e3f29bfb83efc809320ba6443c228}

\item 
void {\bfseries ldp} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a85dd3f6263d88e3f66dad454d57520b7}{}\label{classv8_1_1internal_1_1_assembler_a85dd3f6263d88e3f66dad454d57520b7}

\item 
void {\bfseries stp} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ad589621c98129f03454904baacf2486e}{}\label{classv8_1_1internal_1_1_assembler_ad589621c98129f03454904baacf2486e}

\item 
void {\bfseries ldpsw} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aff687408be7f5641a7d6b160da62b9da}{}\label{classv8_1_1internal_1_1_assembler_aff687408be7f5641a7d6b160da62b9da}

\item 
void {\bfseries ldr\+\_\+pcrel} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, int imm19)\hypertarget{classv8_1_1internal_1_1_assembler_a488b52329ead011e37a2f4f889f9cbed}{}\label{classv8_1_1internal_1_1_assembler_a488b52329ead011e37a2f4f889f9cbed}

\item 
void {\bfseries ldr} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_aa91a0785e29562777a9632a58761c59e}{}\label{classv8_1_1internal_1_1_assembler_aa91a0785e29562777a9632a58761c59e}

\item 
void {\bfseries movk} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, uint64\+\_\+t imm, int shift=-\/1)\hypertarget{classv8_1_1internal_1_1_assembler_ac03d711da402696c441a69dded412a24}{}\label{classv8_1_1internal_1_1_assembler_ac03d711da402696c441a69dded412a24}

\item 
void {\bfseries movn} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, uint64\+\_\+t imm, int shift=-\/1)\hypertarget{classv8_1_1internal_1_1_assembler_a1c921527cd459d926e2e0b77005fc2e3}{}\label{classv8_1_1internal_1_1_assembler_a1c921527cd459d926e2e0b77005fc2e3}

\item 
void {\bfseries movz} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, uint64\+\_\+t imm, int shift=-\/1)\hypertarget{classv8_1_1internal_1_1_assembler_aaab74b58f722a091bd1af7dfb22c27bc}{}\label{classv8_1_1internal_1_1_assembler_aaab74b58f722a091bd1af7dfb22c27bc}

\item 
void {\bfseries brk} (int code)\hypertarget{classv8_1_1internal_1_1_assembler_abb645f903fc8be59e8029ccc8588118c}{}\label{classv8_1_1internal_1_1_assembler_abb645f903fc8be59e8029ccc8588118c}

\item 
void {\bfseries hlt} (int code)\hypertarget{classv8_1_1internal_1_1_assembler_a54f36d839dacf202e941ddf736fc1b55}{}\label{classv8_1_1internal_1_1_assembler_a54f36d839dacf202e941ddf736fc1b55}

\item 
void {\bfseries mov} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn)\hypertarget{classv8_1_1internal_1_1_assembler_a60230e2a31c7c35690c23bb94982228c}{}\label{classv8_1_1internal_1_1_assembler_a60230e2a31c7c35690c23bb94982228c}

\item 
void {\bfseries mvn} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a369017219860d7e219642e28d614cd85}{}\label{classv8_1_1internal_1_1_assembler_a369017219860d7e219642e28d614cd85}

\item 
void {\bfseries mrs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt, System\+Register sysreg)\hypertarget{classv8_1_1internal_1_1_assembler_aed1a8fc61a52ac536c8e8f7eb9c66e54}{}\label{classv8_1_1internal_1_1_assembler_aed1a8fc61a52ac536c8e8f7eb9c66e54}

\item 
void {\bfseries msr} (System\+Register sysreg, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rt)\hypertarget{classv8_1_1internal_1_1_assembler_a64e93c28f6e649a83dd35cdefd8a1f35}{}\label{classv8_1_1internal_1_1_assembler_a64e93c28f6e649a83dd35cdefd8a1f35}

\item 
void {\bfseries hint} (System\+Hint code)\hypertarget{classv8_1_1internal_1_1_assembler_a1df6eb4c333a5c96da8a076df7ef6e94}{}\label{classv8_1_1internal_1_1_assembler_a1df6eb4c333a5c96da8a076df7ef6e94}

\item 
void {\bfseries dmb} (Barrier\+Domain domain, Barrier\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a72f89730bcfb5042e2a1a607bb8be42b}{}\label{classv8_1_1internal_1_1_assembler_a72f89730bcfb5042e2a1a607bb8be42b}

\item 
void {\bfseries dsb} (Barrier\+Domain domain, Barrier\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a6dcad14ced1a692b4c5692a97be843cb}{}\label{classv8_1_1internal_1_1_assembler_a6dcad14ced1a692b4c5692a97be843cb}

\item 
void {\bfseries isb} ()\hypertarget{classv8_1_1internal_1_1_assembler_a58c5a3a00e0d9ef1a9073dc285336922}{}\label{classv8_1_1internal_1_1_assembler_a58c5a3a00e0d9ef1a9073dc285336922}

\item 
void {\bfseries nop} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}{}\label{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}

\item 
void {\bfseries nop} (Nop\+Marker\+Types n)\hypertarget{classv8_1_1internal_1_1_assembler_ad093f9dbe389ca8c8ea6dbcb4b25c374}{}\label{classv8_1_1internal_1_1_assembler_ad093f9dbe389ca8c8ea6dbcb4b25c374}

\item 
void {\bfseries fmov} (\hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} fd, double imm)\hypertarget{classv8_1_1internal_1_1_assembler_a09e6ac11d53768b5506c5b43db7f1130}{}\label{classv8_1_1internal_1_1_assembler_a09e6ac11d53768b5506c5b43db7f1130}

\item 
void {\bfseries fmov} (\hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} fd, float imm)\hypertarget{classv8_1_1internal_1_1_assembler_a0fe7ee41a9d0b13b2b017c5504166c45}{}\label{classv8_1_1internal_1_1_assembler_a0fe7ee41a9d0b13b2b017c5504166c45}

\item 
void {\bfseries fmov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} fn)\hypertarget{classv8_1_1internal_1_1_assembler_aeb1994799ba27b166ea39e7d2905464e}{}\label{classv8_1_1internal_1_1_assembler_aeb1994799ba27b166ea39e7d2905464e}

\item 
void {\bfseries fmov} (\hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} fd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rn)\hypertarget{classv8_1_1internal_1_1_assembler_a7745a52324581afe4c271ed268e74507}{}\label{classv8_1_1internal_1_1_assembler_a7745a52324581afe4c271ed268e74507}

\item 
void {\bfseries fmov} (\hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} fd, \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} fn)\hypertarget{classv8_1_1internal_1_1_assembler_a28ec7f5911b4ceccad4424aab637d669}{}\label{classv8_1_1internal_1_1_assembler_a28ec7f5911b4ceccad4424aab637d669}

\item 
void {\bfseries fadd} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_a6ba84a7792fe89bd0b9464e5b7ea18f4}{}\label{classv8_1_1internal_1_1_assembler_a6ba84a7792fe89bd0b9464e5b7ea18f4}

\item 
void {\bfseries fsub} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_acf03e75fcb543fd4d4b211986b4be8d8}{}\label{classv8_1_1internal_1_1_assembler_acf03e75fcb543fd4d4b211986b4be8d8}

\item 
void {\bfseries fmul} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_aa07301df817d8d5f4b1843bae1218ddf}{}\label{classv8_1_1internal_1_1_assembler_aa07301df817d8d5f4b1843bae1218ddf}

\item 
void {\bfseries fmadd} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fa)\hypertarget{classv8_1_1internal_1_1_assembler_ad313e9281e704681e75a07dda20d8749}{}\label{classv8_1_1internal_1_1_assembler_ad313e9281e704681e75a07dda20d8749}

\item 
void {\bfseries fmsub} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fa)\hypertarget{classv8_1_1internal_1_1_assembler_ae4511f93f0d86332543ed26a1b4faa6b}{}\label{classv8_1_1internal_1_1_assembler_ae4511f93f0d86332543ed26a1b4faa6b}

\item 
void {\bfseries fnmadd} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fa)\hypertarget{classv8_1_1internal_1_1_assembler_aa205a497b6e916e816469a3b132d0cf1}{}\label{classv8_1_1internal_1_1_assembler_aa205a497b6e916e816469a3b132d0cf1}

\item 
void {\bfseries fnmsub} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fa)\hypertarget{classv8_1_1internal_1_1_assembler_a1ff85d2040e953b87f41e5727709c902}{}\label{classv8_1_1internal_1_1_assembler_a1ff85d2040e953b87f41e5727709c902}

\item 
void {\bfseries fdiv} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_a58d6761b588829346a38160bb74bdc54}{}\label{classv8_1_1internal_1_1_assembler_a58d6761b588829346a38160bb74bdc54}

\item 
void {\bfseries fmax} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_a35a233059e20049301fd1d0e997ad4e4}{}\label{classv8_1_1internal_1_1_assembler_a35a233059e20049301fd1d0e997ad4e4}

\item 
void {\bfseries fmin} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_a6cb96aa7bc968f074fd6004f3e5eafda}{}\label{classv8_1_1internal_1_1_assembler_a6cb96aa7bc968f074fd6004f3e5eafda}

\item 
void {\bfseries fmaxnm} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_a7f0944dd7763e6970330f6a5e28f9c41}{}\label{classv8_1_1internal_1_1_assembler_a7f0944dd7763e6970330f6a5e28f9c41}

\item 
void {\bfseries fminnm} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_a22b1d2377a33cda4d6d5fca4d4e10bcb}{}\label{classv8_1_1internal_1_1_assembler_a22b1d2377a33cda4d6d5fca4d4e10bcb}

\item 
void {\bfseries fabs} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a0200955ff32d8ea0ec52f7829afb522c}{}\label{classv8_1_1internal_1_1_assembler_a0200955ff32d8ea0ec52f7829afb522c}

\item 
void {\bfseries fneg} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a907eca1bb7e68947229aa78a344e9d6b}{}\label{classv8_1_1internal_1_1_assembler_a907eca1bb7e68947229aa78a344e9d6b}

\item 
void {\bfseries fsqrt} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a7a5e135c148df2e92e451d6bb77d290b}{}\label{classv8_1_1internal_1_1_assembler_a7a5e135c148df2e92e451d6bb77d290b}

\item 
void {\bfseries frinta} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a58567c01b67a0c6d194117706fb851b9}{}\label{classv8_1_1internal_1_1_assembler_a58567c01b67a0c6d194117706fb851b9}

\item 
void {\bfseries frintm} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_ac2035ca1146d36fcc12ded048ce4035b}{}\label{classv8_1_1internal_1_1_assembler_ac2035ca1146d36fcc12ded048ce4035b}

\item 
void {\bfseries frintn} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a1c0da4bad5e93a2609425b9987d21d25}{}\label{classv8_1_1internal_1_1_assembler_a1c0da4bad5e93a2609425b9987d21d25}

\item 
void {\bfseries frintp} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_af85d327122cf72c7a437262570395663}{}\label{classv8_1_1internal_1_1_assembler_af85d327122cf72c7a437262570395663}

\item 
void {\bfseries frintz} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a91aab0334064a39acc39ec89b198d3ef}{}\label{classv8_1_1internal_1_1_assembler_a91aab0334064a39acc39ec89b198d3ef}

\item 
void {\bfseries fcmp} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm)\hypertarget{classv8_1_1internal_1_1_assembler_a2fbf51f9a7336e4421e0d0efcbd5ba63}{}\label{classv8_1_1internal_1_1_assembler_a2fbf51f9a7336e4421e0d0efcbd5ba63}

\item 
void {\bfseries fcmp} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, double value)\hypertarget{classv8_1_1internal_1_1_assembler_ad5c9f50fc448823b87aa3ef09c4d214c}{}\label{classv8_1_1internal_1_1_assembler_ad5c9f50fc448823b87aa3ef09c4d214c}

\item 
void {\bfseries fccmp} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, Status\+Flags nzcv, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_ae968cfad411a5cf12638fda7c4dbbdf2}{}\label{classv8_1_1internal_1_1_assembler_ae968cfad411a5cf12638fda7c4dbbdf2}

\item 
void {\bfseries fcsel} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a74b01e473a3e4f8564dc9f11afd5bfd4}{}\label{classv8_1_1internal_1_1_assembler_a74b01e473a3e4f8564dc9f11afd5bfd4}

\item 
void {\bfseries F\+P\+Convert\+To\+Int} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, F\+P\+Integer\+Convert\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a9821fff53c49c80037b3b3809771f656}{}\label{classv8_1_1internal_1_1_assembler_a9821fff53c49c80037b3b3809771f656}

\item 
void {\bfseries fcvt} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_ab697ad236179acc4c8064e513a8f3e1c}{}\label{classv8_1_1internal_1_1_assembler_ab697ad236179acc4c8064e513a8f3e1c}

\item 
void {\bfseries fcvtau} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_acb63dc28771895c78042815f1937ffe6}{}\label{classv8_1_1internal_1_1_assembler_acb63dc28771895c78042815f1937ffe6}

\item 
void {\bfseries fcvtas} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_adcd035e8f1177295d6565dca24523d4b}{}\label{classv8_1_1internal_1_1_assembler_adcd035e8f1177295d6565dca24523d4b}

\item 
void {\bfseries fcvtmu} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a133313ea9c66b42b2efb43891b65710a}{}\label{classv8_1_1internal_1_1_assembler_a133313ea9c66b42b2efb43891b65710a}

\item 
void {\bfseries fcvtms} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a08caf3268c96731394af293cb03aeacd}{}\label{classv8_1_1internal_1_1_assembler_a08caf3268c96731394af293cb03aeacd}

\item 
void {\bfseries fcvtnu} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a4b0ca61cfbd6039138ed8e12eac7002b}{}\label{classv8_1_1internal_1_1_assembler_a4b0ca61cfbd6039138ed8e12eac7002b}

\item 
void {\bfseries fcvtns} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a72684fd5ee87d8307a16b1ba7cd82bbe}{}\label{classv8_1_1internal_1_1_assembler_a72684fd5ee87d8307a16b1ba7cd82bbe}

\item 
void {\bfseries fcvtzu} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a337a282153b98d8f42d32e5f79e2a4c6}{}\label{classv8_1_1internal_1_1_assembler_a337a282153b98d8f42d32e5f79e2a4c6}

\item 
void {\bfseries fcvtzs} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn)\hypertarget{classv8_1_1internal_1_1_assembler_a594fad48136f1773cc5e30f0a2c69fb8}{}\label{classv8_1_1internal_1_1_assembler_a594fad48136f1773cc5e30f0a2c69fb8}

\item 
void {\bfseries scvtf} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, unsigned fbits=0)\hypertarget{classv8_1_1internal_1_1_assembler_a83dbbe0a6d0fd0fd7b757c2154e94626}{}\label{classv8_1_1internal_1_1_assembler_a83dbbe0a6d0fd0fd7b757c2154e94626}

\item 
void {\bfseries ucvtf} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, unsigned fbits=0)\hypertarget{classv8_1_1internal_1_1_assembler_aa883d07923f190e6398790ee9a034f1b}{}\label{classv8_1_1internal_1_1_assembler_aa883d07923f190e6398790ee9a034f1b}

\item 
void {\bfseries dci} (Instr raw\+\_\+inst)\hypertarget{classv8_1_1internal_1_1_assembler_a385f3ff80b37ecaac12c28838e98da71}{}\label{classv8_1_1internal_1_1_assembler_a385f3ff80b37ecaac12c28838e98da71}

\item 
void {\bfseries dc8} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_af816f19e46da3db5d39366a701928d7d}{}\label{classv8_1_1internal_1_1_assembler_af816f19e46da3db5d39366a701928d7d}

\item 
void {\bfseries dc32} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a73d0218f1ecc2a79aa17445851992dbe}{}\label{classv8_1_1internal_1_1_assembler_a73d0218f1ecc2a79aa17445851992dbe}

\item 
void {\bfseries dc64} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a907ecc8210c322e47a127b871946d01a}{}\label{classv8_1_1internal_1_1_assembler_a907ecc8210c322e47a127b871946d01a}

\item 
void {\bfseries dcptr} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a76e6f3c8acaca9f70dda13d764218471}{}\label{classv8_1_1internal_1_1_assembler_a76e6f3c8acaca9f70dda13d764218471}

\item 
void {\bfseries Emit\+String\+Data} (const char $\ast$string)\hypertarget{classv8_1_1internal_1_1_assembler_aca0618578b117c0d1fddf5435da49f2b}{}\label{classv8_1_1internal_1_1_assembler_aca0618578b117c0d1fddf5435da49f2b}

\item 
void {\bfseries debug} (const char $\ast$message, uint32\+\_\+t code, Instr params=B\+R\+E\+AK)\hypertarget{classv8_1_1internal_1_1_assembler_aee325cf15860b524604cfacdfa3b73e9}{}\label{classv8_1_1internal_1_1_assembler_aee325cf15860b524604cfacdfa3b73e9}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
bool {\bfseries Is\+Const\+Pool\+Empty} () const \hypertarget{classv8_1_1internal_1_1_assembler_abea66c6688d8d12b2a175293be2f97d0}{}\label{classv8_1_1internal_1_1_assembler_abea66c6688d8d12b2a175293be2f97d0}

\item 
\hyperlink{classv8_1_1internal_1_1_instruction}{Instruction} $\ast$ {\bfseries pc} () const \hypertarget{classv8_1_1internal_1_1_assembler_a27984083a529e8a29122347a286e49b4}{}\label{classv8_1_1internal_1_1_assembler_a27984083a529e8a29122347a286e49b4}

\item 
\hyperlink{classv8_1_1internal_1_1_instruction}{Instruction} $\ast$ {\bfseries Instruction\+At} (ptrdiff\+\_\+t offset) const \hypertarget{classv8_1_1internal_1_1_assembler_afc6f53f72721edf4a3dc763d4b1460c9}{}\label{classv8_1_1internal_1_1_assembler_afc6f53f72721edf4a3dc763d4b1460c9}

\item 
ptrdiff\+\_\+t {\bfseries Instruction\+Offset} (\hyperlink{classv8_1_1internal_1_1_instruction}{Instruction} $\ast$instr) const \hypertarget{classv8_1_1internal_1_1_assembler_ac517e79cd9c88309c93d76f0d17e4a5c}{}\label{classv8_1_1internal_1_1_assembler_ac517e79cd9c88309c93d76f0d17e4a5c}

\item 
void {\bfseries Check\+Const\+Pool} (bool force\+\_\+emit, bool require\+\_\+jump)\hypertarget{classv8_1_1internal_1_1_assembler_a4bdd0c29c89a98a7c4f8efea036d9d32}{}\label{classv8_1_1internal_1_1_assembler_a4bdd0c29c89a98a7c4f8efea036d9d32}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\item 
bool {\bfseries Should\+Emit\+Veneer} (int max\+\_\+reachable\+\_\+pc, int margin=k\+Veneer\+Distance\+Margin)\hypertarget{classv8_1_1internal_1_1_assembler_afd8270739533ebab1c2632c26565222b}{}\label{classv8_1_1internal_1_1_assembler_afd8270739533ebab1c2632c26565222b}

\item 
bool {\bfseries Should\+Emit\+Veneers} (int margin=k\+Veneer\+Distance\+Margin)\hypertarget{classv8_1_1internal_1_1_assembler_a760fd400e57d56712f7b7ce25eba08f5}{}\label{classv8_1_1internal_1_1_assembler_a760fd400e57d56712f7b7ce25eba08f5}

\item 
void {\bfseries Record\+Veneer\+Pool} (int location\+\_\+offset, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a3113bafa9263b31864fa790d00de63d8}{}\label{classv8_1_1internal_1_1_assembler_a3113bafa9263b31864fa790d00de63d8}

\item 
void {\bfseries Emit\+Veneers} (bool force\+\_\+emit, bool need\+\_\+protection, int margin=k\+Veneer\+Distance\+Margin)\hypertarget{classv8_1_1internal_1_1_assembler_a8dc7aee04fc9a90a782d8eff15329009}{}\label{classv8_1_1internal_1_1_assembler_a8dc7aee04fc9a90a782d8eff15329009}

\item 
void {\bfseries Emit\+Veneers\+Guard} ()\hypertarget{classv8_1_1internal_1_1_assembler_ad0a851d7954267994b7d03536ce1514e}{}\label{classv8_1_1internal_1_1_assembler_ad0a851d7954267994b7d03536ce1514e}

\item 
void {\bfseries Check\+Veneer\+Pool} (bool force\+\_\+emit, bool require\+\_\+jump, int margin=k\+Veneer\+Distance\+Margin)\hypertarget{classv8_1_1internal_1_1_assembler_ac45410ac8f3114fedbd44778bff9fd5d}{}\label{classv8_1_1internal_1_1_assembler_ac45410ac8f3114fedbd44778bff9fd5d}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Nop} (int bytes=1)\hypertarget{classv8_1_1internal_1_1_assembler_a0cd44d7f2f541dff88959201994ddef1}{}\label{classv8_1_1internal_1_1_assembler_a0cd44d7f2f541dff88959201994ddef1}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries pushad} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6011855a69b8522d4388a9d644754888}{}\label{classv8_1_1internal_1_1_assembler_a6011855a69b8522d4388a9d644754888}

\item 
void {\bfseries popad} ()\hypertarget{classv8_1_1internal_1_1_assembler_af346f1a40eebc381c43462b929dbc78e}{}\label{classv8_1_1internal_1_1_assembler_af346f1a40eebc381c43462b929dbc78e}

\item 
void {\bfseries pushfd} ()\hypertarget{classv8_1_1internal_1_1_assembler_a8e3bb165442c587587265e7586dd5c40}{}\label{classv8_1_1internal_1_1_assembler_a8e3bb165442c587587265e7586dd5c40}

\item 
void {\bfseries popfd} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6ab057345f64c437f4a502feec702133}{}\label{classv8_1_1internal_1_1_assembler_a6ab057345f64c437f4a502feec702133}

\item 
void {\bfseries push} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_ac657a9492a9f0230c3f87f0b49d43857}{}\label{classv8_1_1internal_1_1_assembler_ac657a9492a9f0230c3f87f0b49d43857}

\item 
void {\bfseries push\+\_\+imm32} (int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_add33e45e76d89be0851e6917fa346535}{}\label{classv8_1_1internal_1_1_assembler_add33e45e76d89be0851e6917fa346535}

\item 
void {\bfseries push} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7c65e095866bb252142abf940c7956dc}{}\label{classv8_1_1internal_1_1_assembler_a7c65e095866bb252142abf940c7956dc}

\item 
void {\bfseries push} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_afe437f9b15d387809f72c881fde48ad3}{}\label{classv8_1_1internal_1_1_assembler_afe437f9b15d387809f72c881fde48ad3}

\item 
void {\bfseries pop} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a6346789a32569c4c56b8987bf5bc925f}{}\label{classv8_1_1internal_1_1_assembler_a6346789a32569c4c56b8987bf5bc925f}

\item 
void {\bfseries pop} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a4286a1ca231d7b71b60b21136da39e4a}{}\label{classv8_1_1internal_1_1_assembler_a4286a1ca231d7b71b60b21136da39e4a}

\item 
void {\bfseries enter} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&size)\hypertarget{classv8_1_1internal_1_1_assembler_a214fedee8c5b102aea5277aeb9356193}{}\label{classv8_1_1internal_1_1_assembler_a214fedee8c5b102aea5277aeb9356193}

\item 
void {\bfseries leave} ()\hypertarget{classv8_1_1internal_1_1_assembler_a1e18ca548367ae9834fd94ce658d49d0}{}\label{classv8_1_1internal_1_1_assembler_a1e18ca548367ae9834fd94ce658d49d0}

\item 
void {\bfseries mov\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a74c22e2805af6e7371b40eb2f31e3bea}{}\label{classv8_1_1internal_1_1_assembler_a74c22e2805af6e7371b40eb2f31e3bea}

\item 
void {\bfseries mov\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a685b054836ed92ddbea684faa79935fd}{}\label{classv8_1_1internal_1_1_assembler_a685b054836ed92ddbea684faa79935fd}

\item 
void {\bfseries mov\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a3b053e7b2608471fa2e1532eae905de9}{}\label{classv8_1_1internal_1_1_assembler_a3b053e7b2608471fa2e1532eae905de9}

\item 
void {\bfseries mov\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int8\+\_\+t src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d41ea6fbe368d3598d8f293ca088ba3}{}\label{classv8_1_1internal_1_1_assembler_a9d41ea6fbe368d3598d8f293ca088ba3}

\item 
void {\bfseries mov\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a20c98c11314ca951acdb519a754d6606}{}\label{classv8_1_1internal_1_1_assembler_a20c98c11314ca951acdb519a754d6606}

\item 
void {\bfseries mov\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad104634447b544fadcae9e64f43139cb}{}\label{classv8_1_1internal_1_1_assembler_ad104634447b544fadcae9e64f43139cb}

\item 
void {\bfseries mov\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aef2b7c0246d5d386757a964a9fd3c57d}{}\label{classv8_1_1internal_1_1_assembler_aef2b7c0246d5d386757a964a9fd3c57d}

\item 
void {\bfseries mov\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int16\+\_\+t src)\hypertarget{classv8_1_1internal_1_1_assembler_ae3a7e5b9ac0b98cdaad8f4184b92fe23}{}\label{classv8_1_1internal_1_1_assembler_ae3a7e5b9ac0b98cdaad8f4184b92fe23}

\item 
void {\bfseries mov\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a067958ceeb51c2ba4883c7a73230e8ec}{}\label{classv8_1_1internal_1_1_assembler_a067958ceeb51c2ba4883c7a73230e8ec}

\item 
void {\bfseries mov\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac6805e718e39839bf661c8c1e8f95547}{}\label{classv8_1_1internal_1_1_assembler_ac6805e718e39839bf661c8c1e8f95547}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_aeb0adbf2a736a5e660bb76abf3cf995b}{}\label{classv8_1_1internal_1_1_assembler_aeb0adbf2a736a5e660bb76abf3cf995b}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a8684b25bf7e819f18110e6aff626aaa7}{}\label{classv8_1_1internal_1_1_assembler_a8684b25bf7e819f18110e6aff626aaa7}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a15f2f587fc29df39f80b7a2fd2ed1d00}{}\label{classv8_1_1internal_1_1_assembler_a15f2f587fc29df39f80b7a2fd2ed1d00}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a73e32bca96264f2eba8128f4e965847a}{}\label{classv8_1_1internal_1_1_assembler_a73e32bca96264f2eba8128f4e965847a}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aebb6962a8a42995bffc81481ae42466e}{}\label{classv8_1_1internal_1_1_assembler_aebb6962a8a42995bffc81481ae42466e}

\item 
void {\bfseries mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a835da9209f0ff68ca0b106957bf7c04a}{}\label{classv8_1_1internal_1_1_assembler_a835da9209f0ff68ca0b106957bf7c04a}

\item 
void {\bfseries mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_ab9b1d69cfe63f6dc04c540cb6a5e8bf3}{}\label{classv8_1_1internal_1_1_assembler_ab9b1d69cfe63f6dc04c540cb6a5e8bf3}

\item 
void {\bfseries mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae023a2634727c29120bacb3f567b3bf6}{}\label{classv8_1_1internal_1_1_assembler_ae023a2634727c29120bacb3f567b3bf6}

\item 
void {\bfseries movsx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad3ffa2974b2052a5aab01765f11f0655}{}\label{classv8_1_1internal_1_1_assembler_ad3ffa2974b2052a5aab01765f11f0655}

\item 
void {\bfseries movsx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a73658a17935c014098ec54b4ae320d92}{}\label{classv8_1_1internal_1_1_assembler_a73658a17935c014098ec54b4ae320d92}

\item 
void {\bfseries movsx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d15d2c27f5cfa1e779125dddb3baa1c}{}\label{classv8_1_1internal_1_1_assembler_a9d15d2c27f5cfa1e779125dddb3baa1c}

\item 
void {\bfseries movsx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a03a32934234a54f7b044a0256259d27e}{}\label{classv8_1_1internal_1_1_assembler_a03a32934234a54f7b044a0256259d27e}

\item 
void {\bfseries movzx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a85d5c80bc11276553a6a44ff9c76259b}{}\label{classv8_1_1internal_1_1_assembler_a85d5c80bc11276553a6a44ff9c76259b}

\item 
void {\bfseries movzx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae97fbd6d9f7648ed6e1b70e8e3df38a3}{}\label{classv8_1_1internal_1_1_assembler_ae97fbd6d9f7648ed6e1b70e8e3df38a3}

\item 
void {\bfseries movzx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a822bad22ddf0df8eac0f253f7e896da8}{}\label{classv8_1_1internal_1_1_assembler_a822bad22ddf0df8eac0f253f7e896da8}

\item 
void {\bfseries movzx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ac89dea107d231d69f27f646c638329b1}{}\label{classv8_1_1internal_1_1_assembler_ac89dea107d231d69f27f646c638329b1}

\item 
void {\bfseries cmov} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a046d280c408f381831a44cedaac4814c}{}\label{classv8_1_1internal_1_1_assembler_a046d280c408f381831a44cedaac4814c}

\item 
void {\bfseries cmov} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a2053fdd83d53f75654da200cc42bb546}{}\label{classv8_1_1internal_1_1_assembler_a2053fdd83d53f75654da200cc42bb546}

\item 
void {\bfseries cld} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2a180d791ee7780f6ef35e9e5ea9722a}{}\label{classv8_1_1internal_1_1_assembler_a2a180d791ee7780f6ef35e9e5ea9722a}

\item 
void {\bfseries rep\+\_\+movs} ()\hypertarget{classv8_1_1internal_1_1_assembler_acc41e98031393f563a1a8bfad4c96526}{}\label{classv8_1_1internal_1_1_assembler_acc41e98031393f563a1a8bfad4c96526}

\item 
void {\bfseries rep\+\_\+stos} ()\hypertarget{classv8_1_1internal_1_1_assembler_ac4f5023827156674b739f06f9ca7e203}{}\label{classv8_1_1internal_1_1_assembler_ac4f5023827156674b739f06f9ca7e203}

\item 
void {\bfseries stos} ()\hypertarget{classv8_1_1internal_1_1_assembler_a845d1ac323b3fccfce1af512c9a5106e}{}\label{classv8_1_1internal_1_1_assembler_a845d1ac323b3fccfce1af512c9a5106e}

\item 
void {\bfseries xchg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d6da7bec1f33ebe86d67c612710861b}{}\label{classv8_1_1internal_1_1_assembler_a9d6da7bec1f33ebe86d67c612710861b}

\item 
void {\bfseries xchg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_abe0671e4f41ac589fd1a856950c4a38d}{}\label{classv8_1_1internal_1_1_assembler_abe0671e4f41ac589fd1a856950c4a38d}

\item 
void {\bfseries xchg\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ab996053b8b7e7db6494df871259a7b3e}{}\label{classv8_1_1internal_1_1_assembler_ab996053b8b7e7db6494df871259a7b3e}

\item 
void {\bfseries xchg\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a669bd9d4406216196796b914033af87d}{}\label{classv8_1_1internal_1_1_assembler_a669bd9d4406216196796b914033af87d}

\item 
void {\bfseries adc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a0f95dd97361c1c58dea0bef09b9bac92}{}\label{classv8_1_1internal_1_1_assembler_a0f95dd97361c1c58dea0bef09b9bac92}

\item 
void {\bfseries adc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a283816165f9bf66e53700b61030ece6b}{}\label{classv8_1_1internal_1_1_assembler_a283816165f9bf66e53700b61030ece6b}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a73aea98733d027df1fa6ec1794e49615}{}\label{classv8_1_1internal_1_1_assembler_a73aea98733d027df1fa6ec1794e49615}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a24b7631943549e765afa53da8c14d70f}{}\label{classv8_1_1internal_1_1_assembler_a24b7631943549e765afa53da8c14d70f}

\item 
void {\bfseries add} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a47ea150643899fdfa9a361c4c2489ea8}{}\label{classv8_1_1internal_1_1_assembler_a47ea150643899fdfa9a361c4c2489ea8}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a5894a6cb451fadd77681cc81b967df50}{}\label{classv8_1_1internal_1_1_assembler_a5894a6cb451fadd77681cc81b967df50}

\item 
void {\bfseries add} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_aeb213214c1828e11c60c5052c67af270}{}\label{classv8_1_1internal_1_1_assembler_aeb213214c1828e11c60c5052c67af270}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a4d42006f54846db46e7213e433ddf71d}{}\label{classv8_1_1internal_1_1_assembler_a4d42006f54846db46e7213e433ddf71d}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a19e3050eb2e2c5d5d7b931f8ab1cbc02}{}\label{classv8_1_1internal_1_1_assembler_a19e3050eb2e2c5d5d7b931f8ab1cbc02}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a93921afd0bee2ca3c55a6d7c2011070a}{}\label{classv8_1_1internal_1_1_assembler_a93921afd0bee2ca3c55a6d7c2011070a}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aba10236771fa714d8d80ba448d3976cf}{}\label{classv8_1_1internal_1_1_assembler_aba10236771fa714d8d80ba448d3976cf}

\item 
void {\bfseries and\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5c6b1955562a1c684c48118e2de948f5}{}\label{classv8_1_1internal_1_1_assembler_a5c6b1955562a1c684c48118e2de948f5}

\item 
void {\bfseries and\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a0a1fa971ff823ce7df9851e7331ca571}{}\label{classv8_1_1internal_1_1_assembler_a0a1fa971ff823ce7df9851e7331ca571}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_aa685ed8e2d54f130e250607a51745949}{}\label{classv8_1_1internal_1_1_assembler_aa685ed8e2d54f130e250607a51745949}

\item 
void {\bfseries cmpb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a429060bc5ea5b85334deadb319fd2ff2}{}\label{classv8_1_1internal_1_1_assembler_a429060bc5ea5b85334deadb319fd2ff2}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ad12e134fe190a8b8271ebda9da9161ad}{}\label{classv8_1_1internal_1_1_assembler_ad12e134fe190a8b8271ebda9da9161ad}

\item 
void {\bfseries cmpb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_ac7b9d07dfd3061d156b809ee57a2ef51}{}\label{classv8_1_1internal_1_1_assembler_ac7b9d07dfd3061d156b809ee57a2ef51}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0e7c02e5abbbd2dff64bf0b6d1cba4e6}{}\label{classv8_1_1internal_1_1_assembler_a0e7c02e5abbbd2dff64bf0b6d1cba4e6}

\item 
void {\bfseries cmpb\+\_\+al} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ab344ba36544fb343a3f146e3a6842a15}{}\label{classv8_1_1internal_1_1_assembler_ab344ba36544fb343a3f146e3a6842a15}

\item 
void {\bfseries cmpw\+\_\+ax} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a3dc7d1f681769b1138ef9b414af14c66}{}\label{classv8_1_1internal_1_1_assembler_a3dc7d1f681769b1138ef9b414af14c66}

\item 
void {\bfseries cmpw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a28e4c2a7ff20e9d687852e9ae3ce7de4}{}\label{classv8_1_1internal_1_1_assembler_a28e4c2a7ff20e9d687852e9ae3ce7de4}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0dd66aafce5979fa8ce93ddd90f49ef3}{}\label{classv8_1_1internal_1_1_assembler_a0dd66aafce5979fa8ce93ddd90f49ef3}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa6798775504fa2f96e807f978ab7aa63}{}\label{classv8_1_1internal_1_1_assembler_aa6798775504fa2f96e807f978ab7aa63}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7831506851c513df7050a1f1ef47be7d}{}\label{classv8_1_1internal_1_1_assembler_a7831506851c513df7050a1f1ef47be7d}

\item 
void {\bfseries cmpw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8c0db7f39d7c1a3fbd8fe6df9005d712}{}\label{classv8_1_1internal_1_1_assembler_a8c0db7f39d7c1a3fbd8fe6df9005d712}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a8443c40e751174fb563ba7564d9cb3ca}{}\label{classv8_1_1internal_1_1_assembler_a8443c40e751174fb563ba7564d9cb3ca}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a8cccd8c54e94c1b6efbfda226b90f4c5}{}\label{classv8_1_1internal_1_1_assembler_a8cccd8c54e94c1b6efbfda226b90f4c5}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg0, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg1)\hypertarget{classv8_1_1internal_1_1_assembler_ad40455fcbec9fa824798ccf13f5771ae}{}\label{classv8_1_1internal_1_1_assembler_ad40455fcbec9fa824798ccf13f5771ae}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ae752be15f42372d76b09676c61606c55}{}\label{classv8_1_1internal_1_1_assembler_ae752be15f42372d76b09676c61606c55}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a91cbaa8f2f34e64c824800b095a78435}{}\label{classv8_1_1internal_1_1_assembler_a91cbaa8f2f34e64c824800b095a78435}

\item 
void {\bfseries cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_ade4bfd306ee0b89c9a6c56be87cd9a19}{}\label{classv8_1_1internal_1_1_assembler_ade4bfd306ee0b89c9a6c56be87cd9a19}

\item 
void {\bfseries cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a0431d0478568bdd591db6099410e63bf}{}\label{classv8_1_1internal_1_1_assembler_a0431d0478568bdd591db6099410e63bf}

\item 
void {\bfseries cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a6011646eb4f69fd5e92f097f86bfc04d}{}\label{classv8_1_1internal_1_1_assembler_a6011646eb4f69fd5e92f097f86bfc04d}

\item 
void {\bfseries dec\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_afd994a4413d3e8aef7545c0eddbd2d1a}{}\label{classv8_1_1internal_1_1_assembler_afd994a4413d3e8aef7545c0eddbd2d1a}

\item 
void {\bfseries dec\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a631ae0eb1c5377ddacd9848eaa82fdcf}{}\label{classv8_1_1internal_1_1_assembler_a631ae0eb1c5377ddacd9848eaa82fdcf}

\item 
void {\bfseries dec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a51e55609853b1513ecfeb366bf3a3705}{}\label{classv8_1_1internal_1_1_assembler_a51e55609853b1513ecfeb366bf3a3705}

\item 
void {\bfseries dec} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ae6f07f9a1352fcfe2639ca64565c3cef}{}\label{classv8_1_1internal_1_1_assembler_ae6f07f9a1352fcfe2639ca64565c3cef}

\item 
void {\bfseries cdq} ()\hypertarget{classv8_1_1internal_1_1_assembler_ae7c7de42a89195be33ab8d9dbe5b87da}{}\label{classv8_1_1internal_1_1_assembler_ae7c7de42a89195be33ab8d9dbe5b87da}

\item 
void {\bfseries idiv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4630a56556fa1ec98ead0389746272a4}{}\label{classv8_1_1internal_1_1_assembler_a4630a56556fa1ec98ead0389746272a4}

\item 
void {\bfseries idiv} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad3ad2f45ce81b514b9886534254da630}{}\label{classv8_1_1internal_1_1_assembler_ad3ad2f45ce81b514b9886534254da630}

\item 
void {\bfseries div} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3aaa5b50be7c2c92837e11314670d7a8}{}\label{classv8_1_1internal_1_1_assembler_a3aaa5b50be7c2c92837e11314670d7a8}

\item 
void {\bfseries div} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0f1659d6adbacaafc45e882e1bf7ce68}{}\label{classv8_1_1internal_1_1_assembler_a0f1659d6adbacaafc45e882e1bf7ce68}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae2ffdd55ada37de3088aa31cb5f69759}{}\label{classv8_1_1internal_1_1_assembler_ae2ffdd55ada37de3088aa31cb5f69759}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a92a0e7f4ec7cdc8f5952e9d84a4421e6}{}\label{classv8_1_1internal_1_1_assembler_a92a0e7f4ec7cdc8f5952e9d84a4421e6}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a189df3bfc681b7db942c4b17010434d0}{}\label{classv8_1_1internal_1_1_assembler_a189df3bfc681b7db942c4b17010434d0}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a2e066f2dcfdfbcace8146e1c09188b50}{}\label{classv8_1_1internal_1_1_assembler_a2e066f2dcfdfbcace8146e1c09188b50}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_ae7b3d8d990c1cd069cccd6725101e110}{}\label{classv8_1_1internal_1_1_assembler_ae7b3d8d990c1cd069cccd6725101e110}

\item 
void {\bfseries inc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a79e47532af4741eeeb8ca73d9926ba9c}{}\label{classv8_1_1internal_1_1_assembler_a79e47532af4741eeeb8ca73d9926ba9c}

\item 
void {\bfseries inc} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ab7837ff643139799c743dcf3c1087b87}{}\label{classv8_1_1internal_1_1_assembler_ab7837ff643139799c743dcf3c1087b87}

\item 
void {\bfseries lea} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4ca2cf9464a17d870367eed280bd74e6}{}\label{classv8_1_1internal_1_1_assembler_a4ca2cf9464a17d870367eed280bd74e6}

\item 
void {\bfseries mul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a42459be1f9bee7b0a1eedaee97432cf1}{}\label{classv8_1_1internal_1_1_assembler_a42459be1f9bee7b0a1eedaee97432cf1}

\item 
void {\bfseries neg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a01a516258d539e54f08c1e1547f72115}{}\label{classv8_1_1internal_1_1_assembler_a01a516258d539e54f08c1e1547f72115}

\item 
void {\bfseries neg} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ad37815b14778183e9d6453efa3f3b72f}{}\label{classv8_1_1internal_1_1_assembler_ad37815b14778183e9d6453efa3f3b72f}

\item 
void {\bfseries not\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a25fb5c512dd503062351303c97cb12b3}{}\label{classv8_1_1internal_1_1_assembler_a25fb5c512dd503062351303c97cb12b3}

\item 
void {\bfseries not\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_af288dfe428fc5010ab3b9f2607fb5e57}{}\label{classv8_1_1internal_1_1_assembler_af288dfe428fc5010ab3b9f2607fb5e57}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a7fe1cdb31e95023b429e2965164e851f}{}\label{classv8_1_1internal_1_1_assembler_a7fe1cdb31e95023b429e2965164e851f}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a130bb3be6bda9d77e20a9f199abbcbeb}{}\label{classv8_1_1internal_1_1_assembler_a130bb3be6bda9d77e20a9f199abbcbeb}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a5ee824d5117f3a915313070b8681018e}{}\label{classv8_1_1internal_1_1_assembler_a5ee824d5117f3a915313070b8681018e}

\item 
void {\bfseries or\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aee9e44e24da3c7b4e4c99effd2799c26}{}\label{classv8_1_1internal_1_1_assembler_aee9e44e24da3c7b4e4c99effd2799c26}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_ac36685bf136c2d786bff2d9a3864b31e}{}\label{classv8_1_1internal_1_1_assembler_ac36685bf136c2d786bff2d9a3864b31e}

\item 
void {\bfseries or\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a4b3e32942d479c670ab10abdfb231f29}{}\label{classv8_1_1internal_1_1_assembler_a4b3e32942d479c670ab10abdfb231f29}

\item 
void {\bfseries rcl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ac753391fef745f680a778d82b32a772c}{}\label{classv8_1_1internal_1_1_assembler_ac753391fef745f680a778d82b32a772c}

\item 
void {\bfseries rcr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a18a361b7c79a3b58996ab7e01711788e}{}\label{classv8_1_1internal_1_1_assembler_a18a361b7c79a3b58996ab7e01711788e}

\item 
void {\bfseries ror} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a487870ec39f99640d1043c16eb6e80d7}{}\label{classv8_1_1internal_1_1_assembler_a487870ec39f99640d1043c16eb6e80d7}

\item 
void {\bfseries ror} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ac4d9f9df5077428bc8cf0dd175976ae8}{}\label{classv8_1_1internal_1_1_assembler_ac4d9f9df5077428bc8cf0dd175976ae8}

\item 
void {\bfseries ror\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a17cbec45c64711820135bcc8876aa111}{}\label{classv8_1_1internal_1_1_assembler_a17cbec45c64711820135bcc8876aa111}

\item 
void {\bfseries ror\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a0e99c53d2573099f312b78850d32bc47}{}\label{classv8_1_1internal_1_1_assembler_a0e99c53d2573099f312b78850d32bc47}

\item 
void {\bfseries sar} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a27a015d38abe5ef8efa5c19c5f5cf58d}{}\label{classv8_1_1internal_1_1_assembler_a27a015d38abe5ef8efa5c19c5f5cf58d}

\item 
void {\bfseries sar} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a3fdfa69c4e64666b95aaa9cf357d3885}{}\label{classv8_1_1internal_1_1_assembler_a3fdfa69c4e64666b95aaa9cf357d3885}

\item 
void {\bfseries sar\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_ad8cd0f2af676afc58fa3214e6556791b}{}\label{classv8_1_1internal_1_1_assembler_ad8cd0f2af676afc58fa3214e6556791b}

\item 
void {\bfseries sar\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a032a22504ff01f523aab0147ae864f53}{}\label{classv8_1_1internal_1_1_assembler_a032a22504ff01f523aab0147ae864f53}

\item 
void {\bfseries sbb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4300e2b2fdd84c4d4485cbdba6898e4c}{}\label{classv8_1_1internal_1_1_assembler_a4300e2b2fdd84c4d4485cbdba6898e4c}

\item 
void {\bfseries shl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a683f613cca2a60bd61cc97a041a142b8}{}\label{classv8_1_1internal_1_1_assembler_a683f613cca2a60bd61cc97a041a142b8}

\item 
void {\bfseries shl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a66aa20746bf7ca2e1c074905ec5f0142}{}\label{classv8_1_1internal_1_1_assembler_a66aa20746bf7ca2e1c074905ec5f0142}

\item 
void {\bfseries shl\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a59014c82e77e9b0e7e05da4458390123}{}\label{classv8_1_1internal_1_1_assembler_a59014c82e77e9b0e7e05da4458390123}

\item 
void {\bfseries shl\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_af999e21e51c58e05b553de4307664d10}{}\label{classv8_1_1internal_1_1_assembler_af999e21e51c58e05b553de4307664d10}

\item 
void {\bfseries shld} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, uint8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_aef0e18e04dc5344e33a71e8f41135fb7}{}\label{classv8_1_1internal_1_1_assembler_aef0e18e04dc5344e33a71e8f41135fb7}

\item 
void {\bfseries shld\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a88ed420db692e51204edd6cde31bf216}{}\label{classv8_1_1internal_1_1_assembler_a88ed420db692e51204edd6cde31bf216}

\item 
void {\bfseries shr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a572fc3ad4e6db8122ffe5dbea774a19a}{}\label{classv8_1_1internal_1_1_assembler_a572fc3ad4e6db8122ffe5dbea774a19a}

\item 
void {\bfseries shr} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a67a1029b63265ac8b73de63133014bbf}{}\label{classv8_1_1internal_1_1_assembler_a67a1029b63265ac8b73de63133014bbf}

\item 
void {\bfseries shr\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_abfbfe1a9d42d6de437aedffaf7e17277}{}\label{classv8_1_1internal_1_1_assembler_abfbfe1a9d42d6de437aedffaf7e17277}

\item 
void {\bfseries shr\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a1595c6673024c68430cbb50edaa10c09}{}\label{classv8_1_1internal_1_1_assembler_a1595c6673024c68430cbb50edaa10c09}

\item 
void {\bfseries shrd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, uint8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_a6c19d785cfe1a96f0a31fd1ab1bb6341}{}\label{classv8_1_1internal_1_1_assembler_a6c19d785cfe1a96f0a31fd1ab1bb6341}

\item 
void {\bfseries shrd\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4ae55a7edb3c70313c2df755cf0e6e7c}{}\label{classv8_1_1internal_1_1_assembler_a4ae55a7edb3c70313c2df755cf0e6e7c}

\item 
void {\bfseries shrd\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_af997a4f009d64d2936047e3618956992}{}\label{classv8_1_1internal_1_1_assembler_af997a4f009d64d2936047e3618956992}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a1a7141069a9e9cad600a24abe4582ed3}{}\label{classv8_1_1internal_1_1_assembler_a1a7141069a9e9cad600a24abe4582ed3}

\item 
void {\bfseries sub} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a8975ae64190f7aaf720391a4450cbfc8}{}\label{classv8_1_1internal_1_1_assembler_a8975ae64190f7aaf720391a4450cbfc8}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a13102f704b22577f52649cf365dde1a4}{}\label{classv8_1_1internal_1_1_assembler_a13102f704b22577f52649cf365dde1a4}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d2ec43370e9724d62d6e54c36c072b4}{}\label{classv8_1_1internal_1_1_assembler_a9d2ec43370e9724d62d6e54c36c072b4}

\item 
void {\bfseries sub} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a147781004c3b37e64eff895af22cfe3d}{}\label{classv8_1_1internal_1_1_assembler_a147781004c3b37e64eff895af22cfe3d}

\item 
void {\bfseries test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a805a3d57d2bcb337670e0920d2e0243e}{}\label{classv8_1_1internal_1_1_assembler_a805a3d57d2bcb337670e0920d2e0243e}

\item 
void {\bfseries test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg0, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg1)\hypertarget{classv8_1_1internal_1_1_assembler_aa7e25dae172f6831bb15bad5a08709ff}{}\label{classv8_1_1internal_1_1_assembler_aa7e25dae172f6831bb15bad5a08709ff}

\item 
void {\bfseries test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a9a4f88f6f6eacf29a0e608dbfc32439d}{}\label{classv8_1_1internal_1_1_assembler_a9a4f88f6f6eacf29a0e608dbfc32439d}

\item 
void {\bfseries test} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a76401f998a1ac70a0ba402c42ffd08ec}{}\label{classv8_1_1internal_1_1_assembler_a76401f998a1ac70a0ba402c42ffd08ec}

\item 
void {\bfseries test} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a246c2dfc61c3d3c8e1b48e311d2ae3f4}{}\label{classv8_1_1internal_1_1_assembler_a246c2dfc61c3d3c8e1b48e311d2ae3f4}

\item 
void {\bfseries test\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a47aae336bded0b4a95951f2882d024a6}{}\label{classv8_1_1internal_1_1_assembler_a47aae336bded0b4a95951f2882d024a6}

\item 
void {\bfseries test\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_abd7054f5716df81aff83607720060d10}{}\label{classv8_1_1internal_1_1_assembler_abd7054f5716df81aff83607720060d10}

\item 
void {\bfseries test\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a7b31d083e9480305e5093f85969686c6}{}\label{classv8_1_1internal_1_1_assembler_a7b31d083e9480305e5093f85969686c6}

\item 
void {\bfseries test\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_ac633e3a95fed2f35ad3fbac11b63491e}{}\label{classv8_1_1internal_1_1_assembler_ac633e3a95fed2f35ad3fbac11b63491e}

\item 
void {\bfseries test\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a235a292785d2109ca6c12ed4d787ce3b}{}\label{classv8_1_1internal_1_1_assembler_a235a292785d2109ca6c12ed4d787ce3b}

\item 
void {\bfseries test\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a55101dc1f02249880303763cbdab6912}{}\label{classv8_1_1internal_1_1_assembler_a55101dc1f02249880303763cbdab6912}

\item 
void {\bfseries test\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm16)\hypertarget{classv8_1_1internal_1_1_assembler_a020416b0f2be23fb2331a258da5f862c}{}\label{classv8_1_1internal_1_1_assembler_a020416b0f2be23fb2331a258da5f862c}

\item 
void {\bfseries test\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm16)\hypertarget{classv8_1_1internal_1_1_assembler_a3e3c9d302974bb1f8b86cc04e974ac81}{}\label{classv8_1_1internal_1_1_assembler_a3e3c9d302974bb1f8b86cc04e974ac81}

\item 
void {\bfseries test\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a3c6061c218ffddb170930460f2ad4b7f}{}\label{classv8_1_1internal_1_1_assembler_a3c6061c218ffddb170930460f2ad4b7f}

\item 
void {\bfseries test\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aed5e8e32eb2acac86625e6abea4665db}{}\label{classv8_1_1internal_1_1_assembler_aed5e8e32eb2acac86625e6abea4665db}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a8727b7137dedddfdf9e347480e4fc9ae}{}\label{classv8_1_1internal_1_1_assembler_a8727b7137dedddfdf9e347480e4fc9ae}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae47822b82997353028b6345e979ee5f8}{}\label{classv8_1_1internal_1_1_assembler_ae47822b82997353028b6345e979ee5f8}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae02d9d2eb25cebc50f463a1d36a590e3}{}\label{classv8_1_1internal_1_1_assembler_ae02d9d2eb25cebc50f463a1d36a590e3}

\item 
void {\bfseries xor\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac669a970048504d50e0343326639e1f7}{}\label{classv8_1_1internal_1_1_assembler_ac669a970048504d50e0343326639e1f7}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_ad38328d58ee7a11db02e168111b8646d}{}\label{classv8_1_1internal_1_1_assembler_ad38328d58ee7a11db02e168111b8646d}

\item 
void {\bfseries xor\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a2fa4364785cb5d71f5ed0943e2a45d04}{}\label{classv8_1_1internal_1_1_assembler_a2fa4364785cb5d71f5ed0943e2a45d04}

\item 
void {\bfseries bt} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad0f990c1c0cc8f539cf8688fc7743986}{}\label{classv8_1_1internal_1_1_assembler_ad0f990c1c0cc8f539cf8688fc7743986}

\item 
void {\bfseries bts} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad535f55f453b6d3afa26da67874eed47}{}\label{classv8_1_1internal_1_1_assembler_ad535f55f453b6d3afa26da67874eed47}

\item 
void {\bfseries bts} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac21e7dfd003f7afa594225e0f27924f4}{}\label{classv8_1_1internal_1_1_assembler_ac21e7dfd003f7afa594225e0f27924f4}

\item 
void {\bfseries bsr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad1a8285d40e7c4a31f7bef3807605160}{}\label{classv8_1_1internal_1_1_assembler_ad1a8285d40e7c4a31f7bef3807605160}

\item 
void {\bfseries bsr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab613b5c43def0587dd7bdfa3ae489ee9}{}\label{classv8_1_1internal_1_1_assembler_ab613b5c43def0587dd7bdfa3ae489ee9}

\item 
void {\bfseries bsf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a92290704b6ab47c2c2bf970c5df632ef}{}\label{classv8_1_1internal_1_1_assembler_a92290704b6ab47c2c2bf970c5df632ef}

\item 
void {\bfseries bsf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_adf52ebaada63d8cbba4b9751345f3feb}{}\label{classv8_1_1internal_1_1_assembler_adf52ebaada63d8cbba4b9751345f3feb}

\item 
void {\bfseries hlt} ()\hypertarget{classv8_1_1internal_1_1_assembler_a03d55d7fa7b0032b98d1785eb03d2428}{}\label{classv8_1_1internal_1_1_assembler_a03d55d7fa7b0032b98d1785eb03d2428}

\item 
void {\bfseries int3} ()\hypertarget{classv8_1_1internal_1_1_assembler_a94eff9e97013eeccc14674636ec694c2}{}\label{classv8_1_1internal_1_1_assembler_a94eff9e97013eeccc14674636ec694c2}

\item 
void {\bfseries nop} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}{}\label{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}

\item 
void {\bfseries ret} (int imm16)\hypertarget{classv8_1_1internal_1_1_assembler_aa402a5ce156c93bf33530b05ebf2eeaa}{}\label{classv8_1_1internal_1_1_assembler_aa402a5ce156c93bf33530b05ebf2eeaa}

\item 
void {\bfseries ud2} ()\hypertarget{classv8_1_1internal_1_1_assembler_a31466a0dc2024601caa30f8f1ca175af}{}\label{classv8_1_1internal_1_1_assembler_a31466a0dc2024601caa30f8f1ca175af}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
void {\bfseries call} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a97ba373a143459972de87683bf49ed35}{}\label{classv8_1_1internal_1_1_assembler_a97ba373a143459972de87683bf49ed35}

\item 
void {\bfseries call} (byte $\ast$entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a8e83dc5e7d2044cee56cc9b7ed24b606}{}\label{classv8_1_1internal_1_1_assembler_a8e83dc5e7d2044cee56cc9b7ed24b606}

\item 
int {\bfseries Call\+Size} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a06581455b2dc8becb30c48de4fb259bd}{}\label{classv8_1_1internal_1_1_assembler_a06581455b2dc8becb30c48de4fb259bd}

\item 
void {\bfseries call} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a7fb4212a931a1c014b8e7304a6ff056a}{}\label{classv8_1_1internal_1_1_assembler_a7fb4212a931a1c014b8e7304a6ff056a}

\item 
void {\bfseries call} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ab609f61cc0958d3438a3c5f613fff1ac}{}\label{classv8_1_1internal_1_1_assembler_ab609f61cc0958d3438a3c5f613fff1ac}

\item 
int {\bfseries Call\+Size} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_ac82f7854e6663db2a02be08dadf48014}{}\label{classv8_1_1internal_1_1_assembler_ac82f7854e6663db2a02be08dadf48014}

\item 
void {\bfseries call} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_ace0e72f662581105041124002508163b}{}\label{classv8_1_1internal_1_1_assembler_ace0e72f662581105041124002508163b}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Label\+::\+Distance distance=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a963cffce4f07eed6dd03b01cfb080351}{}\label{classv8_1_1internal_1_1_assembler_a963cffce4f07eed6dd03b01cfb080351}

\item 
void {\bfseries jmp} (byte $\ast$entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a8471a0ff689c0320ad4512ab2cda609f}{}\label{classv8_1_1internal_1_1_assembler_a8471a0ff689c0320ad4512ab2cda609f}

\item 
void {\bfseries jmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a4f7bc99d0d10e333cbb33a7f81f92b8a}{}\label{classv8_1_1internal_1_1_assembler_a4f7bc99d0d10e333cbb33a7f81f92b8a}

\item 
void {\bfseries jmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a288e43f886ff26e52997969a02fd046e}{}\label{classv8_1_1internal_1_1_assembler_a288e43f886ff26e52997969a02fd046e}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a489e58dab39ad6ab541a19079b65631a}{}\label{classv8_1_1internal_1_1_assembler_a489e58dab39ad6ab541a19079b65631a}

\item 
void {\bfseries j} (Condition cc, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Label\+::\+Distance distance=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a3fcb6abaa15890cc6de145c3aa4719ee}{}\label{classv8_1_1internal_1_1_assembler_a3fcb6abaa15890cc6de145c3aa4719ee}

\item 
void {\bfseries j} (Condition cc, byte $\ast$entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a19b621dd4a421cf4bc234999f830741a}{}\label{classv8_1_1internal_1_1_assembler_a19b621dd4a421cf4bc234999f830741a}

\item 
void {\bfseries j} (Condition cc, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode=Reloc\+Info\+::\+C\+O\+D\+E\+\_\+\+T\+A\+R\+G\+ET)\hypertarget{classv8_1_1internal_1_1_assembler_ab6c171918fa9bed25138268ed0381554}{}\label{classv8_1_1internal_1_1_assembler_ab6c171918fa9bed25138268ed0381554}

\item 
void {\bfseries fld} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ae06d7401420627d17ffdd8bf027dc99e}{}\label{classv8_1_1internal_1_1_assembler_ae06d7401420627d17ffdd8bf027dc99e}

\item 
void {\bfseries fstp} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a9d4a0502b9501e60574a6ce177779e97}{}\label{classv8_1_1internal_1_1_assembler_a9d4a0502b9501e60574a6ce177779e97}

\item 
void {\bfseries fld1} ()\hypertarget{classv8_1_1internal_1_1_assembler_aa2e9e54e3f16c6e3a75b4619c884cd97}{}\label{classv8_1_1internal_1_1_assembler_aa2e9e54e3f16c6e3a75b4619c884cd97}

\item 
void {\bfseries fldz} ()\hypertarget{classv8_1_1internal_1_1_assembler_a517535d7927935382a34aa9277081193}{}\label{classv8_1_1internal_1_1_assembler_a517535d7927935382a34aa9277081193}

\item 
void {\bfseries fldpi} ()\hypertarget{classv8_1_1internal_1_1_assembler_acfb059cae45267079549d4751927b43a}{}\label{classv8_1_1internal_1_1_assembler_acfb059cae45267079549d4751927b43a}

\item 
void {\bfseries fldln2} ()\hypertarget{classv8_1_1internal_1_1_assembler_a77cdc0d0dc2d79480e62173c53a0d0da}{}\label{classv8_1_1internal_1_1_assembler_a77cdc0d0dc2d79480e62173c53a0d0da}

\item 
void {\bfseries fld\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a79e033e8c725a09a9443d3107cae91be}{}\label{classv8_1_1internal_1_1_assembler_a79e033e8c725a09a9443d3107cae91be}

\item 
void {\bfseries fld\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a6d89003932a7d061557b778fe2f63b63}{}\label{classv8_1_1internal_1_1_assembler_a6d89003932a7d061557b778fe2f63b63}

\item 
void {\bfseries fstp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_acd2721d65119809c42cab94e42420cd4}{}\label{classv8_1_1internal_1_1_assembler_acd2721d65119809c42cab94e42420cd4}

\item 
void {\bfseries fst\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a0c681106724095a3a7621d3b7a80ee87}{}\label{classv8_1_1internal_1_1_assembler_a0c681106724095a3a7621d3b7a80ee87}

\item 
void {\bfseries fstp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a8ee8e52eb7cd74bbe15bf1333e2d577d}{}\label{classv8_1_1internal_1_1_assembler_a8ee8e52eb7cd74bbe15bf1333e2d577d}

\item 
void {\bfseries fst\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a1a5d9f898a5e927a0799871ac4879b15}{}\label{classv8_1_1internal_1_1_assembler_a1a5d9f898a5e927a0799871ac4879b15}

\item 
void {\bfseries fild\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a33c40996c0dcca941181ff867f27ed6b}{}\label{classv8_1_1internal_1_1_assembler_a33c40996c0dcca941181ff867f27ed6b}

\item 
void {\bfseries fild\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ae6f104cfd01a88421639f0871ca460cf}{}\label{classv8_1_1internal_1_1_assembler_ae6f104cfd01a88421639f0871ca460cf}

\item 
void {\bfseries fist\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a7ae3f6309be0c31e09c0e32aab44cf67}{}\label{classv8_1_1internal_1_1_assembler_a7ae3f6309be0c31e09c0e32aab44cf67}

\item 
void {\bfseries fistp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ad092ba8bcb237555ad4e7ba54276ea6b}{}\label{classv8_1_1internal_1_1_assembler_ad092ba8bcb237555ad4e7ba54276ea6b}

\item 
void {\bfseries fistp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a879ae2f92eddc0fba1657280096c07dd}{}\label{classv8_1_1internal_1_1_assembler_a879ae2f92eddc0fba1657280096c07dd}

\item 
void {\bfseries fisttp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a7cf08bc36d746ea18dfda9b1725a93b5}{}\label{classv8_1_1internal_1_1_assembler_a7cf08bc36d746ea18dfda9b1725a93b5}

\item 
void {\bfseries fisttp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a23b32a004ea54d42fbb7f9bc1af1b387}{}\label{classv8_1_1internal_1_1_assembler_a23b32a004ea54d42fbb7f9bc1af1b387}

\item 
void {\bfseries fabs} ()\hypertarget{classv8_1_1internal_1_1_assembler_a9445257eee0950619ea0d2c8f635b780}{}\label{classv8_1_1internal_1_1_assembler_a9445257eee0950619ea0d2c8f635b780}

\item 
void {\bfseries fchs} ()\hypertarget{classv8_1_1internal_1_1_assembler_a9d4ba3649db75b6eabedceef5191e140}{}\label{classv8_1_1internal_1_1_assembler_a9d4ba3649db75b6eabedceef5191e140}

\item 
void {\bfseries fcos} ()\hypertarget{classv8_1_1internal_1_1_assembler_abfbc8e7b32a691968f604b1a2759eb07}{}\label{classv8_1_1internal_1_1_assembler_abfbc8e7b32a691968f604b1a2759eb07}

\item 
void {\bfseries fsin} ()\hypertarget{classv8_1_1internal_1_1_assembler_acd2b2f67919a540e1475f6f391af979c}{}\label{classv8_1_1internal_1_1_assembler_acd2b2f67919a540e1475f6f391af979c}

\item 
void {\bfseries fptan} ()\hypertarget{classv8_1_1internal_1_1_assembler_ac72db5ca7dcdc84529158b0b6dccc0a9}{}\label{classv8_1_1internal_1_1_assembler_ac72db5ca7dcdc84529158b0b6dccc0a9}

\item 
void {\bfseries fyl2x} ()\hypertarget{classv8_1_1internal_1_1_assembler_a50fe79d3cb8a177fdb5fb04f6c0c3a3e}{}\label{classv8_1_1internal_1_1_assembler_a50fe79d3cb8a177fdb5fb04f6c0c3a3e}

\item 
void {\bfseries f2xm1} ()\hypertarget{classv8_1_1internal_1_1_assembler_aae5ba14683315f69fd61a71d0bf727ad}{}\label{classv8_1_1internal_1_1_assembler_aae5ba14683315f69fd61a71d0bf727ad}

\item 
void {\bfseries fscale} ()\hypertarget{classv8_1_1internal_1_1_assembler_a48657a6e630b6e6119f3edb97ea4e781}{}\label{classv8_1_1internal_1_1_assembler_a48657a6e630b6e6119f3edb97ea4e781}

\item 
void {\bfseries fninit} ()\hypertarget{classv8_1_1internal_1_1_assembler_ad19647c87ffbec1a2fb7bcc2fa276ce3}{}\label{classv8_1_1internal_1_1_assembler_ad19647c87ffbec1a2fb7bcc2fa276ce3}

\item 
void {\bfseries fadd} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ad3568af65ef988ec5aa57e4d95a94c18}{}\label{classv8_1_1internal_1_1_assembler_ad3568af65ef988ec5aa57e4d95a94c18}

\item 
void {\bfseries fadd\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a0894d8923ad1a3adcab8fc9ff473dd58}{}\label{classv8_1_1internal_1_1_assembler_a0894d8923ad1a3adcab8fc9ff473dd58}

\item 
void {\bfseries fsub} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a028ff45b558142b350b6ddeaa61d12ba}{}\label{classv8_1_1internal_1_1_assembler_a028ff45b558142b350b6ddeaa61d12ba}

\item 
void {\bfseries fsub\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ace0abf701e521651ad0dd9342a52c21e}{}\label{classv8_1_1internal_1_1_assembler_ace0abf701e521651ad0dd9342a52c21e}

\item 
void {\bfseries fmul} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_af2111478828559dbfc949b23ed7de2c4}{}\label{classv8_1_1internal_1_1_assembler_af2111478828559dbfc949b23ed7de2c4}

\item 
void {\bfseries fmul\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_aec8853effcaeecfac635aff90b70c6da}{}\label{classv8_1_1internal_1_1_assembler_aec8853effcaeecfac635aff90b70c6da}

\item 
void {\bfseries fdiv} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ac2a8913197cdd5d94fe849074eb04584}{}\label{classv8_1_1internal_1_1_assembler_ac2a8913197cdd5d94fe849074eb04584}

\item 
void {\bfseries fdiv\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a3f137432c9f3bc85d5e75ca20f060bb7}{}\label{classv8_1_1internal_1_1_assembler_a3f137432c9f3bc85d5e75ca20f060bb7}

\item 
void {\bfseries fisub\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_aa9b17841429a1aa0208479a1b0fa1f56}{}\label{classv8_1_1internal_1_1_assembler_aa9b17841429a1aa0208479a1b0fa1f56}

\item 
void {\bfseries faddp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_ab401f753c48551c1417ba7c16e31b555}{}\label{classv8_1_1internal_1_1_assembler_ab401f753c48551c1417ba7c16e31b555}

\item 
void {\bfseries fsubp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a611b6e0f9518b27c04f01c02d9a583fd}{}\label{classv8_1_1internal_1_1_assembler_a611b6e0f9518b27c04f01c02d9a583fd}

\item 
void {\bfseries fsubrp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_aa63b4b809569a65057fe8dfd9f64bfd0}{}\label{classv8_1_1internal_1_1_assembler_aa63b4b809569a65057fe8dfd9f64bfd0}

\item 
void {\bfseries fmulp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a331c7e846fbd0d733c797c13d1e1fb64}{}\label{classv8_1_1internal_1_1_assembler_a331c7e846fbd0d733c797c13d1e1fb64}

\item 
void {\bfseries fdivp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a31958723593ee66a4659143ab0b41984}{}\label{classv8_1_1internal_1_1_assembler_a31958723593ee66a4659143ab0b41984}

\item 
void {\bfseries fprem} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2d436262a091973b42fbec9c49c2ebcc}{}\label{classv8_1_1internal_1_1_assembler_a2d436262a091973b42fbec9c49c2ebcc}

\item 
void {\bfseries fprem1} ()\hypertarget{classv8_1_1internal_1_1_assembler_afa58548087ce8269b192b4a40fdf1c84}{}\label{classv8_1_1internal_1_1_assembler_afa58548087ce8269b192b4a40fdf1c84}

\item 
void {\bfseries fxch} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a0b9a32ca67dd29b2ae61aaa525c4e43b}{}\label{classv8_1_1internal_1_1_assembler_a0b9a32ca67dd29b2ae61aaa525c4e43b}

\item 
void {\bfseries fincstp} ()\hypertarget{classv8_1_1internal_1_1_assembler_a400472af843c8e7908f2809cacaca448}{}\label{classv8_1_1internal_1_1_assembler_a400472af843c8e7908f2809cacaca448}

\item 
void {\bfseries ffree} (int i=0)\hypertarget{classv8_1_1internal_1_1_assembler_ae599c742ecbd67e536300bb0b0cc9cfc}{}\label{classv8_1_1internal_1_1_assembler_ae599c742ecbd67e536300bb0b0cc9cfc}

\item 
void {\bfseries ftst} ()\hypertarget{classv8_1_1internal_1_1_assembler_a22a4a19af43bccd2235a875bb6f4c2fb}{}\label{classv8_1_1internal_1_1_assembler_a22a4a19af43bccd2235a875bb6f4c2fb}

\item 
void {\bfseries fucomp} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a6cfe0f78db91d2a2a9169cda6b782ce3}{}\label{classv8_1_1internal_1_1_assembler_a6cfe0f78db91d2a2a9169cda6b782ce3}

\item 
void {\bfseries fucompp} ()\hypertarget{classv8_1_1internal_1_1_assembler_a16c252a2050ad428bb8a854af47c4f38}{}\label{classv8_1_1internal_1_1_assembler_a16c252a2050ad428bb8a854af47c4f38}

\item 
void {\bfseries fucomi} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a1463841b23c1d5e015becf802b662487}{}\label{classv8_1_1internal_1_1_assembler_a1463841b23c1d5e015becf802b662487}

\item 
void {\bfseries fucomip} ()\hypertarget{classv8_1_1internal_1_1_assembler_aebaef076afd02ad0ccf63c0755072b37}{}\label{classv8_1_1internal_1_1_assembler_aebaef076afd02ad0ccf63c0755072b37}

\item 
void {\bfseries fcompp} ()\hypertarget{classv8_1_1internal_1_1_assembler_af170273790610c0547f842b76f31cfbb}{}\label{classv8_1_1internal_1_1_assembler_af170273790610c0547f842b76f31cfbb}

\item 
void {\bfseries fnstsw\+\_\+ax} ()\hypertarget{classv8_1_1internal_1_1_assembler_aca858096aa9e8663aeb8562406322d7a}{}\label{classv8_1_1internal_1_1_assembler_aca858096aa9e8663aeb8562406322d7a}

\item 
void {\bfseries fwait} ()\hypertarget{classv8_1_1internal_1_1_assembler_a7f24bdd0f3c4a5dd1945e1724fa9d87f}{}\label{classv8_1_1internal_1_1_assembler_a7f24bdd0f3c4a5dd1945e1724fa9d87f}

\item 
void {\bfseries fnclex} ()\hypertarget{classv8_1_1internal_1_1_assembler_aaa31cded5fc292b95a84bcae9bb3f8ba}{}\label{classv8_1_1internal_1_1_assembler_aaa31cded5fc292b95a84bcae9bb3f8ba}

\item 
void {\bfseries frndint} ()\hypertarget{classv8_1_1internal_1_1_assembler_a0be3a071ce581fa739b660d2e154811d}{}\label{classv8_1_1internal_1_1_assembler_a0be3a071ce581fa739b660d2e154811d}

\item 
void {\bfseries sahf} ()\hypertarget{classv8_1_1internal_1_1_assembler_add0ff0735f0b90db8b1b09a27d0e1987}{}\label{classv8_1_1internal_1_1_assembler_add0ff0735f0b90db8b1b09a27d0e1987}

\item 
void {\bfseries setcc} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a6a027b1a3774606a66e03599f5e36ed2}{}\label{classv8_1_1internal_1_1_assembler_a6a027b1a3774606a66e03599f5e36ed2}

\item 
void {\bfseries cpuid} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5d19c2ef32093cfa2218a88c0bbe2ad5}{}\label{classv8_1_1internal_1_1_assembler_a5d19c2ef32093cfa2218a88c0bbe2ad5}

\item 
void {\bfseries addss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_af5e2bce6109a2e490baf7b0b76ec8fbf}{}\label{classv8_1_1internal_1_1_assembler_af5e2bce6109a2e490baf7b0b76ec8fbf}

\item 
void {\bfseries addss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa62b3123705b691bd01f46b9a0a467c2}{}\label{classv8_1_1internal_1_1_assembler_aa62b3123705b691bd01f46b9a0a467c2}

\item 
void {\bfseries subss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a1d91260fa1862d86cbd9bfd1c905067f}{}\label{classv8_1_1internal_1_1_assembler_a1d91260fa1862d86cbd9bfd1c905067f}

\item 
void {\bfseries subss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a007225b8cbb1ce865a0dac2952aa5de6}{}\label{classv8_1_1internal_1_1_assembler_a007225b8cbb1ce865a0dac2952aa5de6}

\item 
void {\bfseries mulss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3e82707597f05a6ccd9277ee3300a8ea}{}\label{classv8_1_1internal_1_1_assembler_a3e82707597f05a6ccd9277ee3300a8ea}

\item 
void {\bfseries mulss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad3eda746b2513b3f467c2bd9b58dcfc2}{}\label{classv8_1_1internal_1_1_assembler_ad3eda746b2513b3f467c2bd9b58dcfc2}

\item 
void {\bfseries divss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a078b2cf1af181d6b7953b578cfd3235b}{}\label{classv8_1_1internal_1_1_assembler_a078b2cf1af181d6b7953b578cfd3235b}

\item 
void {\bfseries divss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad29d278b2eca651978557ec7c34320aa}{}\label{classv8_1_1internal_1_1_assembler_ad29d278b2eca651978557ec7c34320aa}

\item 
void {\bfseries sqrtss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa56f1ae581d50bab81be4553eef9c381}{}\label{classv8_1_1internal_1_1_assembler_aa56f1ae581d50bab81be4553eef9c381}

\item 
void {\bfseries sqrtss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad1331f688481e6617e2e068907ecbe19}{}\label{classv8_1_1internal_1_1_assembler_ad1331f688481e6617e2e068907ecbe19}

\item 
void {\bfseries ucomiss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a1ac1ba7fa69f9235c3f67bfe2b2b58b8}{}\label{classv8_1_1internal_1_1_assembler_a1ac1ba7fa69f9235c3f67bfe2b2b58b8}

\item 
void {\bfseries ucomiss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a26791faf7119c56b3df5dbd98a92f7a4}{}\label{classv8_1_1internal_1_1_assembler_a26791faf7119c56b3df5dbd98a92f7a4}

\item 
void {\bfseries movaps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{}\label{classv8_1_1internal_1_1_assembler_a94565fef79d67e9d6cfc14b875cfe7f7}

\item 
void {\bfseries shufps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a074549d1e1553880e3a78af3bcf5c3d5}{}\label{classv8_1_1internal_1_1_assembler_a074549d1e1553880e3a78af3bcf5c3d5}

\item 
void {\bfseries maxss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2dc107ac39216193aad4eafbc15fd6b1}{}\label{classv8_1_1internal_1_1_assembler_a2dc107ac39216193aad4eafbc15fd6b1}

\item 
void {\bfseries maxss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a773cfe464dba5761382fcf00caea313c}{}\label{classv8_1_1internal_1_1_assembler_a773cfe464dba5761382fcf00caea313c}

\item 
void {\bfseries minss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aea12eb5b35eb847846dd53f579046996}{}\label{classv8_1_1internal_1_1_assembler_aea12eb5b35eb847846dd53f579046996}

\item 
void {\bfseries minss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4bb71da068990bdafab9259e99bdd800}{}\label{classv8_1_1internal_1_1_assembler_a4bb71da068990bdafab9259e99bdd800}

\item 
void {\bfseries andps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a3a1f2356aa35795a49f06542b6356936}{}\label{classv8_1_1internal_1_1_assembler_a3a1f2356aa35795a49f06542b6356936}

\item 
void {\bfseries andps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9133b788237d4d729bbbd4ad9e0f06d8}{}\label{classv8_1_1internal_1_1_assembler_a9133b788237d4d729bbbd4ad9e0f06d8}

\item 
void {\bfseries xorps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af92a501462db0e7d2df404b6710b74ea}{}\label{classv8_1_1internal_1_1_assembler_af92a501462db0e7d2df404b6710b74ea}

\item 
void {\bfseries xorps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5317b3bab5d6f90b813582109a30df5e}{}\label{classv8_1_1internal_1_1_assembler_a5317b3bab5d6f90b813582109a30df5e}

\item 
void {\bfseries orps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aff00e176df6c7adef1e7b21425c3b2a6}{}\label{classv8_1_1internal_1_1_assembler_aff00e176df6c7adef1e7b21425c3b2a6}

\item 
void {\bfseries orps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac875e4b876b0a3d04fda4ff5ab3a0da3}{}\label{classv8_1_1internal_1_1_assembler_ac875e4b876b0a3d04fda4ff5ab3a0da3}

\item 
void {\bfseries addps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aeff67f0e912fcf4e944038c1e6c81e39}{}\label{classv8_1_1internal_1_1_assembler_aeff67f0e912fcf4e944038c1e6c81e39}

\item 
void {\bfseries addps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae20a465782716021caf7b27ac3514177}{}\label{classv8_1_1internal_1_1_assembler_ae20a465782716021caf7b27ac3514177}

\item 
void {\bfseries subps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a1496d230d7068bda3101cfe25c141eb4}{}\label{classv8_1_1internal_1_1_assembler_a1496d230d7068bda3101cfe25c141eb4}

\item 
void {\bfseries subps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae599529f9c9a003c8bbbd92ddf849ccf}{}\label{classv8_1_1internal_1_1_assembler_ae599529f9c9a003c8bbbd92ddf849ccf}

\item 
void {\bfseries mulps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_acd2ac0c15853a37f24eb29aad8ad4123}{}\label{classv8_1_1internal_1_1_assembler_acd2ac0c15853a37f24eb29aad8ad4123}

\item 
void {\bfseries mulps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac9b6afa2f0bd70743381683cc2b21d37}{}\label{classv8_1_1internal_1_1_assembler_ac9b6afa2f0bd70743381683cc2b21d37}

\item 
void {\bfseries divps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d26ea05ea6e9764287ffddc6eb314fd}{}\label{classv8_1_1internal_1_1_assembler_a9d26ea05ea6e9764287ffddc6eb314fd}

\item 
void {\bfseries divps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa4f5fe97e88bad5984792183600d88bf}{}\label{classv8_1_1internal_1_1_assembler_aa4f5fe97e88bad5984792183600d88bf}

\item 
void {\bfseries cvttss2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a69a59073659236bdaba0b62d7ac2edd3}{}\label{classv8_1_1internal_1_1_assembler_a69a59073659236bdaba0b62d7ac2edd3}

\item 
void {\bfseries cvttss2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0fec69f909a1fc029f0376758477cf3c}{}\label{classv8_1_1internal_1_1_assembler_a0fec69f909a1fc029f0376758477cf3c}

\item 
void {\bfseries cvttsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a08f8b6402cf9546804a3cf9ed90b2458}{}\label{classv8_1_1internal_1_1_assembler_a08f8b6402cf9546804a3cf9ed90b2458}

\item 
void {\bfseries cvttsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9e76b7a1d4a82fda0125d732ed11ab8d}{}\label{classv8_1_1internal_1_1_assembler_a9e76b7a1d4a82fda0125d732ed11ab8d}

\item 
void {\bfseries cvtsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aae05fa35fd14c16c89d648d36f7652b3}{}\label{classv8_1_1internal_1_1_assembler_aae05fa35fd14c16c89d648d36f7652b3}

\item 
void {\bfseries cvtsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae65ca18639a12312357e5a92a2c181b9}{}\label{classv8_1_1internal_1_1_assembler_ae65ca18639a12312357e5a92a2c181b9}

\item 
void {\bfseries cvtsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a434605c8f65992adf3fb9f37940fe748}{}\label{classv8_1_1internal_1_1_assembler_a434605c8f65992adf3fb9f37940fe748}

\item 
void {\bfseries cvtsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a94bf320647f180f65ad63e8460e56b04}{}\label{classv8_1_1internal_1_1_assembler_a94bf320647f180f65ad63e8460e56b04}

\item 
void {\bfseries cvtsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_afb1a1d9f8e76e00846c2eb5e80d36ac3}{}\label{classv8_1_1internal_1_1_assembler_afb1a1d9f8e76e00846c2eb5e80d36ac3}

\item 
void {\bfseries cvtss2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a960a871efe63392c19674762dedd6427}{}\label{classv8_1_1internal_1_1_assembler_a960a871efe63392c19674762dedd6427}

\item 
void {\bfseries cvtss2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_afce8d9b7a8fdf8a676d3a9192f7eac6b}{}\label{classv8_1_1internal_1_1_assembler_afce8d9b7a8fdf8a676d3a9192f7eac6b}

\item 
void {\bfseries cvtsd2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a89fb5b9bc815e784ef37083b86342ec0}{}\label{classv8_1_1internal_1_1_assembler_a89fb5b9bc815e784ef37083b86342ec0}

\item 
void {\bfseries cvtsd2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_adb626bd4cb290b3336e180d519dcfbeb}{}\label{classv8_1_1internal_1_1_assembler_adb626bd4cb290b3336e180d519dcfbeb}

\item 
void {\bfseries addsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3cb116ef4d842096cc9f737d0f37ca64}{}\label{classv8_1_1internal_1_1_assembler_a3cb116ef4d842096cc9f737d0f37ca64}

\item 
void {\bfseries addsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa5c9b01733820642cfa94d0147333140}{}\label{classv8_1_1internal_1_1_assembler_aa5c9b01733820642cfa94d0147333140}

\item 
void {\bfseries subsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a09ca78c36ed5e00deb81666c5c135fc4}{}\label{classv8_1_1internal_1_1_assembler_a09ca78c36ed5e00deb81666c5c135fc4}

\item 
void {\bfseries subsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a8e1f58fd7157cb4c72bda64ccc9ed38c}{}\label{classv8_1_1internal_1_1_assembler_a8e1f58fd7157cb4c72bda64ccc9ed38c}

\item 
void {\bfseries mulsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac58ec0a4b0830b6f75382a1b2d1fc504}{}\label{classv8_1_1internal_1_1_assembler_ac58ec0a4b0830b6f75382a1b2d1fc504}

\item 
void {\bfseries mulsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a40cc53050165162d0a12d9ee8c39cf22}{}\label{classv8_1_1internal_1_1_assembler_a40cc53050165162d0a12d9ee8c39cf22}

\item 
void {\bfseries divsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a65ce02eff6b38c9bd87cf8ad0f270698}{}\label{classv8_1_1internal_1_1_assembler_a65ce02eff6b38c9bd87cf8ad0f270698}

\item 
void {\bfseries divsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4f6a657fa59b40a19e3248e63b92f7b8}{}\label{classv8_1_1internal_1_1_assembler_a4f6a657fa59b40a19e3248e63b92f7b8}

\item 
void {\bfseries xorpd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4e34136334214e415a3de27a42a4d9e8}{}\label{classv8_1_1internal_1_1_assembler_a4e34136334214e415a3de27a42a4d9e8}

\item 
void {\bfseries sqrtsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a30bd11e1fedfbef723746f88a1f08de3}{}\label{classv8_1_1internal_1_1_assembler_a30bd11e1fedfbef723746f88a1f08de3}

\item 
void {\bfseries sqrtsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a1f2ab320f19d12eb2082e1885e42068a}{}\label{classv8_1_1internal_1_1_assembler_a1f2ab320f19d12eb2082e1885e42068a}

\item 
void {\bfseries andpd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_abc2f49b0a6c26824fac797c3f3b7714d}{}\label{classv8_1_1internal_1_1_assembler_abc2f49b0a6c26824fac797c3f3b7714d}

\item 
void {\bfseries orpd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3116229d45c79257d4a2672c4cca11b1}{}\label{classv8_1_1internal_1_1_assembler_a3116229d45c79257d4a2672c4cca11b1}

\item 
void {\bfseries ucomisd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2dae7db81f7ac38bd5ee059e82348ce6}{}\label{classv8_1_1internal_1_1_assembler_a2dae7db81f7ac38bd5ee059e82348ce6}

\item 
void {\bfseries ucomisd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a588a0d9e17d0276c51d581b72e9b9a5f}{}\label{classv8_1_1internal_1_1_assembler_a588a0d9e17d0276c51d581b72e9b9a5f}

\item 
void {\bfseries roundss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, Rounding\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a237ced3844f97d3009cc66ebe4280db1}{}\label{classv8_1_1internal_1_1_assembler_a237ced3844f97d3009cc66ebe4280db1}

\item 
void {\bfseries roundsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, Rounding\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a8033380a5f62c7b91d054a546bbce0e8}{}\label{classv8_1_1internal_1_1_assembler_a8033380a5f62c7b91d054a546bbce0e8}

\item 
void {\bfseries movmskpd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad4ef2db3a4eaa00c682e82cf5d49f8df}{}\label{classv8_1_1internal_1_1_assembler_ad4ef2db3a4eaa00c682e82cf5d49f8df}

\item 
void {\bfseries movmskps} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a32c04e6a0fae798264b400f2fce1bb54}{}\label{classv8_1_1internal_1_1_assembler_a32c04e6a0fae798264b400f2fce1bb54}

\item 
void {\bfseries cmpltsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8c50a73190c851a693ed3fdc2c21e23c}{}\label{classv8_1_1internal_1_1_assembler_a8c50a73190c851a693ed3fdc2c21e23c}

\item 
void {\bfseries pcmpeqd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8c0cbd3adc70b989bcca483b30663c06}{}\label{classv8_1_1internal_1_1_assembler_a8c0cbd3adc70b989bcca483b30663c06}

\item 
void {\bfseries punpckldq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ab2bfb3361c4311e6f41b271afa4002e2}{}\label{classv8_1_1internal_1_1_assembler_ab2bfb3361c4311e6f41b271afa4002e2}

\item 
void {\bfseries punpckhdq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a01291a94fb77ae562d27c0b10805a3b4}{}\label{classv8_1_1internal_1_1_assembler_a01291a94fb77ae562d27c0b10805a3b4}

\item 
void {\bfseries maxsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4f1da0fac46dcb58560465dd0ddb7f56}{}\label{classv8_1_1internal_1_1_assembler_a4f1da0fac46dcb58560465dd0ddb7f56}

\item 
void {\bfseries maxsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af6681ac8bd8bd952834d40fa9005f767}{}\label{classv8_1_1internal_1_1_assembler_af6681ac8bd8bd952834d40fa9005f767}

\item 
void {\bfseries minsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aaed7a8571a3bf7723f96efe7228e5191}{}\label{classv8_1_1internal_1_1_assembler_aaed7a8571a3bf7723f96efe7228e5191}

\item 
void {\bfseries minsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab59ff25281ab0600bd924c59599a56a2}{}\label{classv8_1_1internal_1_1_assembler_ab59ff25281ab0600bd924c59599a56a2}

\item 
void {\bfseries movdqa} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a2980795b51d6495049ac988cf7af101b}{}\label{classv8_1_1internal_1_1_assembler_a2980795b51d6495049ac988cf7af101b}

\item 
void {\bfseries movdqa} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa0c31220c66b5f430758a8fb69b3c1d3}{}\label{classv8_1_1internal_1_1_assembler_aa0c31220c66b5f430758a8fb69b3c1d3}

\item 
void {\bfseries movdqu} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a15b04981509d91934037e8442f42bccf}{}\label{classv8_1_1internal_1_1_assembler_a15b04981509d91934037e8442f42bccf}

\item 
void {\bfseries movdqu} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_acbf08c9f489ce965b0a4bd2e3bcedcb4}{}\label{classv8_1_1internal_1_1_assembler_acbf08c9f489ce965b0a4bd2e3bcedcb4}

\item 
void {\bfseries movdq} (bool aligned, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a769304923b3c16209dde05df4ecc1da3}{}\label{classv8_1_1internal_1_1_assembler_a769304923b3c16209dde05df4ecc1da3}

\item 
void {\bfseries movd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a42a11e7070608c271a646e525acca6f3}{}\label{classv8_1_1internal_1_1_assembler_a42a11e7070608c271a646e525acca6f3}

\item 
void {\bfseries movd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa97dd88f17b31cbbefce9a7250df3afe}{}\label{classv8_1_1internal_1_1_assembler_aa97dd88f17b31cbbefce9a7250df3afe}

\item 
void {\bfseries movd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad79e470a63c840a7b3b5f23b29ed39d7}{}\label{classv8_1_1internal_1_1_assembler_ad79e470a63c840a7b3b5f23b29ed39d7}

\item 
void {\bfseries movd} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9b13483eba1755f8e7261a689d610862}{}\label{classv8_1_1internal_1_1_assembler_a9b13483eba1755f8e7261a689d610862}

\item 
void {\bfseries movsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a92d3af6bd1819068cda795fb62f8a827}{}\label{classv8_1_1internal_1_1_assembler_a92d3af6bd1819068cda795fb62f8a827}

\item 
void {\bfseries movsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a63d6ea0d269d4517422432c9c7d4383c}{}\label{classv8_1_1internal_1_1_assembler_a63d6ea0d269d4517422432c9c7d4383c}

\item 
void {\bfseries movsd} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a1e587624c47abd9c2dba6e44a8e2f4f9}{}\label{classv8_1_1internal_1_1_assembler_a1e587624c47abd9c2dba6e44a8e2f4f9}

\item 
void {\bfseries movss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa431e5998ad8de60c9aa0a1f4fb4a96e}{}\label{classv8_1_1internal_1_1_assembler_aa431e5998ad8de60c9aa0a1f4fb4a96e}

\item 
void {\bfseries movss} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a44ded5caa5d71fac17cc14b9bfd84b3d}{}\label{classv8_1_1internal_1_1_assembler_a44ded5caa5d71fac17cc14b9bfd84b3d}

\item 
void {\bfseries movss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a76f49056e4e75fad6b8f0ecc0bda98f1}{}\label{classv8_1_1internal_1_1_assembler_a76f49056e4e75fad6b8f0ecc0bda98f1}

\item 
void {\bfseries extractps} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a903836df6ae365597a273d11632b3cbf}{}\label{classv8_1_1internal_1_1_assembler_a903836df6ae365597a273d11632b3cbf}

\item 
void {\bfseries pand} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae908a4c4530a583c37be74aad913db31}{}\label{classv8_1_1internal_1_1_assembler_ae908a4c4530a583c37be74aad913db31}

\item 
void {\bfseries pxor} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a05b44a680c36a66c588760ba0edef546}{}\label{classv8_1_1internal_1_1_assembler_a05b44a680c36a66c588760ba0edef546}

\item 
void {\bfseries por} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa121d39cf22e38ed8d36688a04f172d7}{}\label{classv8_1_1internal_1_1_assembler_aa121d39cf22e38ed8d36688a04f172d7}

\item 
void {\bfseries ptest} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aace05d4cab7a53cbc6fad6f6648c531a}{}\label{classv8_1_1internal_1_1_assembler_aace05d4cab7a53cbc6fad6f6648c531a}

\item 
void {\bfseries pslld} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, int8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_a56d6a251774480a0a0707725f37c31cb}{}\label{classv8_1_1internal_1_1_assembler_a56d6a251774480a0a0707725f37c31cb}

\item 
void {\bfseries psrld} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, int8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_a26e27d9c381607c34f90df802e25c58a}{}\label{classv8_1_1internal_1_1_assembler_a26e27d9c381607c34f90df802e25c58a}

\item 
void {\bfseries psllq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, int8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_a67a68dd0fae6d60852ca162ec775ca11}{}\label{classv8_1_1internal_1_1_assembler_a67a68dd0fae6d60852ca162ec775ca11}

\item 
void {\bfseries psllq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a64927bba79c1c2c3051e67960e3fb1db}{}\label{classv8_1_1internal_1_1_assembler_a64927bba79c1c2c3051e67960e3fb1db}

\item 
void {\bfseries psrlq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, int8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_a74873d0bdcfe40e120d80c837dddf4eb}{}\label{classv8_1_1internal_1_1_assembler_a74873d0bdcfe40e120d80c837dddf4eb}

\item 
void {\bfseries psrlq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9f85e8da92c90f13680327bd49d0a301}{}\label{classv8_1_1internal_1_1_assembler_a9f85e8da92c90f13680327bd49d0a301}

\item 
void {\bfseries pshufd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, uint8\+\_\+t shuffle)\hypertarget{classv8_1_1internal_1_1_assembler_ae43523ae372616be56bb67fce7d29a61}{}\label{classv8_1_1internal_1_1_assembler_ae43523ae372616be56bb67fce7d29a61}

\item 
void {\bfseries pextrd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, int8\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_afa16b55c909181200950300f7b44a32f}{}\label{classv8_1_1internal_1_1_assembler_afa16b55c909181200950300f7b44a32f}

\item 
void {\bfseries pextrd} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, int8\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_abf27dac3f6a876582d667e198ea97ee3}{}\label{classv8_1_1internal_1_1_assembler_abf27dac3f6a876582d667e198ea97ee3}

\item 
void {\bfseries pinsrd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int8\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a2f157de98f34ab2878bb2521eedc03b5}{}\label{classv8_1_1internal_1_1_assembler_a2f157de98f34ab2878bb2521eedc03b5}

\item 
void {\bfseries pinsrd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int8\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a802a92fa50f0e908c621922b2b583e3d}{}\label{classv8_1_1internal_1_1_assembler_a802a92fa50f0e908c621922b2b583e3d}

\item 
void {\bfseries vfmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a819d9a030ee041a6b2882f9aacc2a6db}{}\label{classv8_1_1internal_1_1_assembler_a819d9a030ee041a6b2882f9aacc2a6db}

\item 
void {\bfseries vfmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a857d931b8f4e5cbcd52a95a4d9588b58}{}\label{classv8_1_1internal_1_1_assembler_a857d931b8f4e5cbcd52a95a4d9588b58}

\item 
void {\bfseries vfmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac56697c3f674333a4d9281aea70d72ed}{}\label{classv8_1_1internal_1_1_assembler_ac56697c3f674333a4d9281aea70d72ed}

\item 
void {\bfseries vfmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a206dbb9b1de362fd0a699286dbbf44a6}{}\label{classv8_1_1internal_1_1_assembler_a206dbb9b1de362fd0a699286dbbf44a6}

\item 
void {\bfseries vfmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad4d5aa2a1a0df1219dc9a40aef9bd588}{}\label{classv8_1_1internal_1_1_assembler_ad4d5aa2a1a0df1219dc9a40aef9bd588}

\item 
void {\bfseries vfmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7afb543c4213045a15c65b450568b47f}{}\label{classv8_1_1internal_1_1_assembler_a7afb543c4213045a15c65b450568b47f}

\item 
void {\bfseries vfmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad99de57ea9c91f25afd4e3639a457983}{}\label{classv8_1_1internal_1_1_assembler_ad99de57ea9c91f25afd4e3639a457983}

\item 
void {\bfseries vfmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4ac8cf901341c765d0788ede36c9299a}{}\label{classv8_1_1internal_1_1_assembler_a4ac8cf901341c765d0788ede36c9299a}

\item 
void {\bfseries vfmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a068d80569810d0713e4553256ffba764}{}\label{classv8_1_1internal_1_1_assembler_a068d80569810d0713e4553256ffba764}

\item 
void {\bfseries vfmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9b2687e0952cc1f9d45229f9922cd652}{}\label{classv8_1_1internal_1_1_assembler_a9b2687e0952cc1f9d45229f9922cd652}

\item 
void {\bfseries vfmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a75c6b9ad1661b0466e66e98449f91745}{}\label{classv8_1_1internal_1_1_assembler_a75c6b9ad1661b0466e66e98449f91745}

\item 
void {\bfseries vfmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a585f72b4c5f5c711a55dea8212fb2b55}{}\label{classv8_1_1internal_1_1_assembler_a585f72b4c5f5c711a55dea8212fb2b55}

\item 
void {\bfseries vfnmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_af221248f4110bb67074df20f104b4b17}{}\label{classv8_1_1internal_1_1_assembler_af221248f4110bb67074df20f104b4b17}

\item 
void {\bfseries vfnmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9425a56b826284ffe025f26f63e6dc2a}{}\label{classv8_1_1internal_1_1_assembler_a9425a56b826284ffe025f26f63e6dc2a}

\item 
void {\bfseries vfnmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4d377b2f947f536fd412695920af412a}{}\label{classv8_1_1internal_1_1_assembler_a4d377b2f947f536fd412695920af412a}

\item 
void {\bfseries vfnmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab68b76f23c352e584527b5c04a106e04}{}\label{classv8_1_1internal_1_1_assembler_ab68b76f23c352e584527b5c04a106e04}

\item 
void {\bfseries vfnmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab20c4524be39fb598a6dd24cb850a739}{}\label{classv8_1_1internal_1_1_assembler_ab20c4524be39fb598a6dd24cb850a739}

\item 
void {\bfseries vfnmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac7e96eec6aefa08a5d9369ce2c098876}{}\label{classv8_1_1internal_1_1_assembler_ac7e96eec6aefa08a5d9369ce2c098876}

\item 
void {\bfseries vfnmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5aee3ec33dcde6e632b309c3fb98f843}{}\label{classv8_1_1internal_1_1_assembler_a5aee3ec33dcde6e632b309c3fb98f843}

\item 
void {\bfseries vfnmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4be6ad7adec870eb8ee53f6feaa46ca4}{}\label{classv8_1_1internal_1_1_assembler_a4be6ad7adec870eb8ee53f6feaa46ca4}

\item 
void {\bfseries vfnmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_abe726d0adefac91b25ef24d5493d4836}{}\label{classv8_1_1internal_1_1_assembler_abe726d0adefac91b25ef24d5493d4836}

\item 
void {\bfseries vfnmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac6ff1dacf3b60a25707b10d468675831}{}\label{classv8_1_1internal_1_1_assembler_ac6ff1dacf3b60a25707b10d468675831}

\item 
void {\bfseries vfnmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a08a6dd07d8a468bbece4bafbc4b627a1}{}\label{classv8_1_1internal_1_1_assembler_a08a6dd07d8a468bbece4bafbc4b627a1}

\item 
void {\bfseries vfnmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a876b5e8524b8bc43a9b53c14b3e6ef32}{}\label{classv8_1_1internal_1_1_assembler_a876b5e8524b8bc43a9b53c14b3e6ef32}

\item 
void {\bfseries vfmasd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a285b6320848bed06f5b4e9808eaf2b60}{}\label{classv8_1_1internal_1_1_assembler_a285b6320848bed06f5b4e9808eaf2b60}

\item 
void {\bfseries vfmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac822ec222e95e4eb3b7993851e1c5416}{}\label{classv8_1_1internal_1_1_assembler_ac822ec222e95e4eb3b7993851e1c5416}

\item 
void {\bfseries vfmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a0d317a1b7323aea7edf83f503038f2b9}{}\label{classv8_1_1internal_1_1_assembler_a0d317a1b7323aea7edf83f503038f2b9}

\item 
void {\bfseries vfmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a3edfdc1e2a9636c1c6f0dda62b3041b3}{}\label{classv8_1_1internal_1_1_assembler_a3edfdc1e2a9636c1c6f0dda62b3041b3}

\item 
void {\bfseries vfmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a2a8521ab7d834f36ae0b99045d1ba432}{}\label{classv8_1_1internal_1_1_assembler_a2a8521ab7d834f36ae0b99045d1ba432}

\item 
void {\bfseries vfmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_afa922902262b8cb300043ada89ab9d64}{}\label{classv8_1_1internal_1_1_assembler_afa922902262b8cb300043ada89ab9d64}

\item 
void {\bfseries vfmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a338d87f3bc8c1e7d70efd1f42e9f6d75}{}\label{classv8_1_1internal_1_1_assembler_a338d87f3bc8c1e7d70efd1f42e9f6d75}

\item 
void {\bfseries vfmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a236902738c9d2ddac8fd3e4c4cd555c3}{}\label{classv8_1_1internal_1_1_assembler_a236902738c9d2ddac8fd3e4c4cd555c3}

\item 
void {\bfseries vfmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5bdb35b3facdb341e1a75453bb40d5f0}{}\label{classv8_1_1internal_1_1_assembler_a5bdb35b3facdb341e1a75453bb40d5f0}

\item 
void {\bfseries vfmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a45858543c1002ffd06a8e4e3d09061ac}{}\label{classv8_1_1internal_1_1_assembler_a45858543c1002ffd06a8e4e3d09061ac}

\item 
void {\bfseries vfmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_aacd67cbaf5b3cd05f7c47821480e590f}{}\label{classv8_1_1internal_1_1_assembler_aacd67cbaf5b3cd05f7c47821480e590f}

\item 
void {\bfseries vfmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9175ec5ee6b0ac9bde053ac5db6273e8}{}\label{classv8_1_1internal_1_1_assembler_a9175ec5ee6b0ac9bde053ac5db6273e8}

\item 
void {\bfseries vfmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a440fbba132dd04c14010d265324e9c06}{}\label{classv8_1_1internal_1_1_assembler_a440fbba132dd04c14010d265324e9c06}

\item 
void {\bfseries vfnmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_aedd2f5a8598a7f098d96c8149e89a285}{}\label{classv8_1_1internal_1_1_assembler_aedd2f5a8598a7f098d96c8149e89a285}

\item 
void {\bfseries vfnmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a81661615c4a1076e02497342495b3747}{}\label{classv8_1_1internal_1_1_assembler_a81661615c4a1076e02497342495b3747}

\item 
void {\bfseries vfnmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac759a439f9a6c16bc098c0eedfee3280}{}\label{classv8_1_1internal_1_1_assembler_ac759a439f9a6c16bc098c0eedfee3280}

\item 
void {\bfseries vfnmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad2597a51602665628f9eb670c0b06847}{}\label{classv8_1_1internal_1_1_assembler_ad2597a51602665628f9eb670c0b06847}

\item 
void {\bfseries vfnmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_aa2f896b094f79c7ca31a9ac35df157ff}{}\label{classv8_1_1internal_1_1_assembler_aa2f896b094f79c7ca31a9ac35df157ff}

\item 
void {\bfseries vfnmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a842b7ef3430720e4d8143e06f87ce27d}{}\label{classv8_1_1internal_1_1_assembler_a842b7ef3430720e4d8143e06f87ce27d}

\item 
void {\bfseries vfnmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_adbdf832fac5439fe0efcc760a8067388}{}\label{classv8_1_1internal_1_1_assembler_adbdf832fac5439fe0efcc760a8067388}

\item 
void {\bfseries vfnmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad3d1760e9a3b4eeebb475d4fb438fac3}{}\label{classv8_1_1internal_1_1_assembler_ad3d1760e9a3b4eeebb475d4fb438fac3}

\item 
void {\bfseries vfnmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_afea86e7349179901eeca99c549deef18}{}\label{classv8_1_1internal_1_1_assembler_afea86e7349179901eeca99c549deef18}

\item 
void {\bfseries vfnmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7fb892d232a9c7fa58329f8eb5dcdd90}{}\label{classv8_1_1internal_1_1_assembler_a7fb892d232a9c7fa58329f8eb5dcdd90}

\item 
void {\bfseries vfnmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a07b76c814362bdacfa15790527d4fe7f}{}\label{classv8_1_1internal_1_1_assembler_a07b76c814362bdacfa15790527d4fe7f}

\item 
void {\bfseries vfnmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a79712b26fda0945411d6f7c3b7de6220}{}\label{classv8_1_1internal_1_1_assembler_a79712b26fda0945411d6f7c3b7de6220}

\item 
void {\bfseries vfmass} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a05273f49bcbf6e1d7f9ceb1cb1158f6f}{}\label{classv8_1_1internal_1_1_assembler_a05273f49bcbf6e1d7f9ceb1cb1158f6f}

\item 
void {\bfseries vaddsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a25302fb257248fa1de5cb91157d60d6a}{}\label{classv8_1_1internal_1_1_assembler_a25302fb257248fa1de5cb91157d60d6a}

\item 
void {\bfseries vaddsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a674314e259869817ee633856b7309481}{}\label{classv8_1_1internal_1_1_assembler_a674314e259869817ee633856b7309481}

\item 
void {\bfseries vsubsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5c7aee1caadb447c7b36cfcfbe2e35ce}{}\label{classv8_1_1internal_1_1_assembler_a5c7aee1caadb447c7b36cfcfbe2e35ce}

\item 
void {\bfseries vsubsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab46361ea2ad95fd483f19deecb7b4c9b}{}\label{classv8_1_1internal_1_1_assembler_ab46361ea2ad95fd483f19deecb7b4c9b}

\item 
void {\bfseries vmulsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7e1ad6e5725f29242517bff9410ceb92}{}\label{classv8_1_1internal_1_1_assembler_a7e1ad6e5725f29242517bff9410ceb92}

\item 
void {\bfseries vmulsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_abeba61b7693ba38bef602494c6036f69}{}\label{classv8_1_1internal_1_1_assembler_abeba61b7693ba38bef602494c6036f69}

\item 
void {\bfseries vdivsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_af3db6cb5abc8f9c0b07ea089c6ac69b0}{}\label{classv8_1_1internal_1_1_assembler_af3db6cb5abc8f9c0b07ea089c6ac69b0}

\item 
void {\bfseries vdivsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_adadee84552752d988d6db57f3004e9c7}{}\label{classv8_1_1internal_1_1_assembler_adadee84552752d988d6db57f3004e9c7}

\item 
void {\bfseries vmaxsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7cbd91af9651324e9188257b9bb1a6eb}{}\label{classv8_1_1internal_1_1_assembler_a7cbd91af9651324e9188257b9bb1a6eb}

\item 
void {\bfseries vmaxsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_aa13c22fa98bd9394a062bf15ffde9794}{}\label{classv8_1_1internal_1_1_assembler_aa13c22fa98bd9394a062bf15ffde9794}

\item 
void {\bfseries vminsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_afeb7fed5f1aecc23a6b0714417ac67eb}{}\label{classv8_1_1internal_1_1_assembler_afeb7fed5f1aecc23a6b0714417ac67eb}

\item 
void {\bfseries vminsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a209b5ab6d95e09c15ee358867f425b4d}{}\label{classv8_1_1internal_1_1_assembler_a209b5ab6d95e09c15ee358867f425b4d}

\item 
void {\bfseries vsd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a108163af90f63986a5d07df627839b96}{}\label{classv8_1_1internal_1_1_assembler_a108163af90f63986a5d07df627839b96}

\item 
void {\bfseries vaddss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a3845ec5d58a4b483318de8f74521c3d0}{}\label{classv8_1_1internal_1_1_assembler_a3845ec5d58a4b483318de8f74521c3d0}

\item 
void {\bfseries vaddss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab438be21b1f9afd6fff022413a6ce4c1}{}\label{classv8_1_1internal_1_1_assembler_ab438be21b1f9afd6fff022413a6ce4c1}

\item 
void {\bfseries vsubss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a60211c269a98626e97c39857e60d36a5}{}\label{classv8_1_1internal_1_1_assembler_a60211c269a98626e97c39857e60d36a5}

\item 
void {\bfseries vsubss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7f3d0e626705367ea96f2074365ad844}{}\label{classv8_1_1internal_1_1_assembler_a7f3d0e626705367ea96f2074365ad844}

\item 
void {\bfseries vmulss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a45b2fecee56675175419595a3bb3da3c}{}\label{classv8_1_1internal_1_1_assembler_a45b2fecee56675175419595a3bb3da3c}

\item 
void {\bfseries vmulss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a422064766edbfe1805c90064a18c68b6}{}\label{classv8_1_1internal_1_1_assembler_a422064766edbfe1805c90064a18c68b6}

\item 
void {\bfseries vdivss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a68f760008846c53e09c27d88cea9b3d3}{}\label{classv8_1_1internal_1_1_assembler_a68f760008846c53e09c27d88cea9b3d3}

\item 
void {\bfseries vdivss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a233817ae5e72819bae23df2d621ccefc}{}\label{classv8_1_1internal_1_1_assembler_a233817ae5e72819bae23df2d621ccefc}

\item 
void {\bfseries vmaxss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a1aba4d093aadc9d8097171cc3bf9668c}{}\label{classv8_1_1internal_1_1_assembler_a1aba4d093aadc9d8097171cc3bf9668c}

\item 
void {\bfseries vmaxss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9763f4d5fe75e8682157c59a770d62eb}{}\label{classv8_1_1internal_1_1_assembler_a9763f4d5fe75e8682157c59a770d62eb}

\item 
void {\bfseries vminss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac76247a866691d97b5f753e76556d136}{}\label{classv8_1_1internal_1_1_assembler_ac76247a866691d97b5f753e76556d136}

\item 
void {\bfseries vminss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4c1638d5b07a987ac01cdef2ef73945e}{}\label{classv8_1_1internal_1_1_assembler_a4c1638d5b07a987ac01cdef2ef73945e}

\item 
void {\bfseries vss} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7d5c8345bc0c04fbc6715bee84d310c1}{}\label{classv8_1_1internal_1_1_assembler_a7d5c8345bc0c04fbc6715bee84d310c1}

\item 
void {\bfseries andn} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_aa83c3ebb1fd5695d185d0e5f78c42e6f}{}\label{classv8_1_1internal_1_1_assembler_aa83c3ebb1fd5695d185d0e5f78c42e6f}

\item 
void {\bfseries andn} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a147af9f80466356c719d2f5877b49d77}{}\label{classv8_1_1internal_1_1_assembler_a147af9f80466356c719d2f5877b49d77}

\item 
void {\bfseries bextr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a65e615658ad947526daf0d0b9fa88ad6}{}\label{classv8_1_1internal_1_1_assembler_a65e615658ad947526daf0d0b9fa88ad6}

\item 
void {\bfseries bextr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a21d8a97853cac760bd097a9a98289894}{}\label{classv8_1_1internal_1_1_assembler_a21d8a97853cac760bd097a9a98289894}

\item 
void {\bfseries blsi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae179cbcfd16810f5cba3e6645edc5c8b}{}\label{classv8_1_1internal_1_1_assembler_ae179cbcfd16810f5cba3e6645edc5c8b}

\item 
void {\bfseries blsi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4389d47c9b41cdbbdf13badc7667a50a}{}\label{classv8_1_1internal_1_1_assembler_a4389d47c9b41cdbbdf13badc7667a50a}

\item 
void {\bfseries blsmsk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2e82e90dfc356959e56c5c1908766932}{}\label{classv8_1_1internal_1_1_assembler_a2e82e90dfc356959e56c5c1908766932}

\item 
void {\bfseries blsmsk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a33fca76bd234d7e7ba3dcd83f27a8bc3}{}\label{classv8_1_1internal_1_1_assembler_a33fca76bd234d7e7ba3dcd83f27a8bc3}

\item 
void {\bfseries blsr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa1eee3bccaac5aceca5184c19076c736}{}\label{classv8_1_1internal_1_1_assembler_aa1eee3bccaac5aceca5184c19076c736}

\item 
void {\bfseries blsr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a10726ff77780932efa34c8060ea8e169}{}\label{classv8_1_1internal_1_1_assembler_a10726ff77780932efa34c8060ea8e169}

\item 
void {\bfseries tzcnt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aeee2d99d0fe9cf244f83338c66507d0b}{}\label{classv8_1_1internal_1_1_assembler_aeee2d99d0fe9cf244f83338c66507d0b}

\item 
void {\bfseries tzcnt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a46c1f1eb492a071dc57a791862f44107}{}\label{classv8_1_1internal_1_1_assembler_a46c1f1eb492a071dc57a791862f44107}

\item 
void {\bfseries lzcnt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a21ebe13b348b0ebec942fa9bc0beaf22}{}\label{classv8_1_1internal_1_1_assembler_a21ebe13b348b0ebec942fa9bc0beaf22}

\item 
void {\bfseries lzcnt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a814aaeafdb446f276630a64ffb67021c}{}\label{classv8_1_1internal_1_1_assembler_a814aaeafdb446f276630a64ffb67021c}

\item 
void {\bfseries popcnt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a109f0aeeb6920dec010acfa36c256241}{}\label{classv8_1_1internal_1_1_assembler_a109f0aeeb6920dec010acfa36c256241}

\item 
void {\bfseries popcnt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0e967afea86f674d39401f1122d6d7ad}{}\label{classv8_1_1internal_1_1_assembler_a0e967afea86f674d39401f1122d6d7ad}

\item 
void {\bfseries bzhi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a6bb6976a0bef259159c4f0a523caf292}{}\label{classv8_1_1internal_1_1_assembler_a6bb6976a0bef259159c4f0a523caf292}

\item 
void {\bfseries bzhi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_aa2c30bb95ddcdff1005a55cfc0e9027c}{}\label{classv8_1_1internal_1_1_assembler_aa2c30bb95ddcdff1005a55cfc0e9027c}

\item 
void {\bfseries mulx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0da31014eac5a52693ad87b488c97f03}{}\label{classv8_1_1internal_1_1_assembler_a0da31014eac5a52693ad87b488c97f03}

\item 
void {\bfseries mulx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0d6374d0618163e7a4fb82185cead76f}{}\label{classv8_1_1internal_1_1_assembler_a0d6374d0618163e7a4fb82185cead76f}

\item 
void {\bfseries pdep} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a83e28d6cde940856064d99b97b2c66e5}{}\label{classv8_1_1internal_1_1_assembler_a83e28d6cde940856064d99b97b2c66e5}

\item 
void {\bfseries pdep} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a123f416a6af416283d6b895fb863a25d}{}\label{classv8_1_1internal_1_1_assembler_a123f416a6af416283d6b895fb863a25d}

\item 
void {\bfseries pext} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a19989b2811888d57fe83e8005bb481cf}{}\label{classv8_1_1internal_1_1_assembler_a19989b2811888d57fe83e8005bb481cf}

\item 
void {\bfseries pext} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a3795a2f6a218c8ab1fd993510b21659d}{}\label{classv8_1_1internal_1_1_assembler_a3795a2f6a218c8ab1fd993510b21659d}

\item 
void {\bfseries sarx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a8efe1aead10ad1af032fbca8feb071af}{}\label{classv8_1_1internal_1_1_assembler_a8efe1aead10ad1af032fbca8feb071af}

\item 
void {\bfseries sarx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a36629ff7c9163ecd005d2edc0602abe3}{}\label{classv8_1_1internal_1_1_assembler_a36629ff7c9163ecd005d2edc0602abe3}

\item 
void {\bfseries shlx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_acbb1701aa7ce3d414fb4a2faa68499e1}{}\label{classv8_1_1internal_1_1_assembler_acbb1701aa7ce3d414fb4a2faa68499e1}

\item 
void {\bfseries shlx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a11724decf590f12ff15d3a7d3b266727}{}\label{classv8_1_1internal_1_1_assembler_a11724decf590f12ff15d3a7d3b266727}

\item 
void {\bfseries shrx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a00950faca2647c7e77cb89bfb6b0ef00}{}\label{classv8_1_1internal_1_1_assembler_a00950faca2647c7e77cb89bfb6b0ef00}

\item 
void {\bfseries shrx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7e6e85ca587651c842bf4fbe7185b075}{}\label{classv8_1_1internal_1_1_assembler_a7e6e85ca587651c842bf4fbe7185b075}

\item 
void {\bfseries rorx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a40ad6bed92f0fdb6153e2570931e7376}{}\label{classv8_1_1internal_1_1_assembler_a40ad6bed92f0fdb6153e2570931e7376}

\item 
void {\bfseries rorx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ac348f681261cf1be27b1c3bae2960cdc}{}\label{classv8_1_1internal_1_1_assembler_ac348f681261cf1be27b1c3bae2960cdc}

\item 
{\bfseries P\+A\+C\+K\+E\+D\+\_\+\+O\+P\+\_\+\+L\+I\+ST} (A\+V\+X\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+O\+P\+\_\+\+D\+E\+C\+L\+A\+RE)\hypertarget{classv8_1_1internal_1_1_assembler_a09865ba9e38ca99ee37dbad1d33dcaee}{}\label{classv8_1_1internal_1_1_assembler_a09865ba9e38ca99ee37dbad1d33dcaee}

\item 
void {\bfseries vps} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a00c754a45e3524c62d86207cd3d81484}{}\label{classv8_1_1internal_1_1_assembler_a00c754a45e3524c62d86207cd3d81484}

\item 
void {\bfseries vps} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a316cb39d8fe8f38b3fadc91bf5edb603}{}\label{classv8_1_1internal_1_1_assembler_a316cb39d8fe8f38b3fadc91bf5edb603}

\item 
void {\bfseries vpd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4ebde43cd123dbb4970e38de32dfed3d}{}\label{classv8_1_1internal_1_1_assembler_a4ebde43cd123dbb4970e38de32dfed3d}

\item 
void {\bfseries vpd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a676666f4dee91aa6969af78f01aeeae1}{}\label{classv8_1_1internal_1_1_assembler_a676666f4dee91aa6969af78f01aeeae1}

\item 
void {\bfseries prefetch} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int level)\hypertarget{classv8_1_1internal_1_1_assembler_ad35ac842becd98e154ad3d515788bedc}{}\label{classv8_1_1internal_1_1_assembler_ad35ac842becd98e154ad3d515788bedc}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
void {\bfseries dd} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}{}\label{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}

\item 
bool {\bfseries buffer\+\_\+overflow} () const \hypertarget{classv8_1_1internal_1_1_assembler_a54887689bdf6b893947bc59eb85880f7}{}\label{classv8_1_1internal_1_1_assembler_a54887689bdf6b893947bc59eb85880f7}

\item 
int {\bfseries available\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}{}\label{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
int {\bfseries relocation\+\_\+writer\+\_\+size} ()\hypertarget{classv8_1_1internal_1_1_assembler_a82bda6d2148604969108baeb572d1984}{}\label{classv8_1_1internal_1_1_assembler_a82bda6d2148604969108baeb572d1984}

\item 
byte {\bfseries byte\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a7b799ae1dd0f5c6c79e8f9f19d2136a8}{}\label{classv8_1_1internal_1_1_assembler_a7b799ae1dd0f5c6c79e8f9f19d2136a8}

\item 
void {\bfseries set\+\_\+byte\+\_\+at} (int pos, byte value)\hypertarget{classv8_1_1internal_1_1_assembler_ac210083314d45b8c87b8fa4f5979b18a}{}\label{classv8_1_1internal_1_1_assembler_ac210083314d45b8c87b8fa4f5979b18a}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
bool {\bfseries is\+\_\+near} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a1b9f67ddce1f7beca858d029331ddd2b}{}\label{classv8_1_1internal_1_1_assembler_a1b9f67ddce1f7beca858d029331ddd2b}

\item 
bool {\bfseries is\+\_\+near} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Offset\+Size bits)\hypertarget{classv8_1_1internal_1_1_assembler_a0ad60ee6d1a756e9279515ac7a19fb23}{}\label{classv8_1_1internal_1_1_assembler_a0ad60ee6d1a756e9279515ac7a19fb23}

\item 
bool {\bfseries is\+\_\+near\+\_\+branch} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ac6b2bd809f4a739f8285068a2a2cc1a6}{}\label{classv8_1_1internal_1_1_assembler_ac6b2bd809f4a739f8285068a2a2cc1a6}

\item 
bool {\bfseries is\+\_\+near\+\_\+pre\+\_\+r6} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ad389e92d408ee57d087aa524513b2bb0}{}\label{classv8_1_1internal_1_1_assembler_ad389e92d408ee57d087aa524513b2bb0}

\item 
bool {\bfseries is\+\_\+near\+\_\+r6} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a5e036b06b63f135ab816883312c27c01}{}\label{classv8_1_1internal_1_1_assembler_a5e036b06b63f135ab816883312c27c01}

\item 
int {\bfseries Branch\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ada491ae6acc1a4c87f1950d372f12f01}{}\label{classv8_1_1internal_1_1_assembler_ada491ae6acc1a4c87f1950d372f12f01}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset\+\_\+helper} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Offset\+Size bits)\hypertarget{classv8_1_1internal_1_1_assembler_aad7801b7b8006ca64d7cef98337650a4}{}\label{classv8_1_1internal_1_1_assembler_aad7801b7b8006ca64d7cef98337650a4}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_adba9524b2cf646b20def0cd5c873b00f}{}\label{classv8_1_1internal_1_1_assembler_adba9524b2cf646b20def0cd5c873b00f}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset21} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_af5484dcb3891d239c536250d052e57fa}{}\label{classv8_1_1internal_1_1_assembler_af5484dcb3891d239c536250d052e57fa}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset26} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a59e55bc863048fefbfc5be04136d0d49}{}\label{classv8_1_1internal_1_1_assembler_a59e55bc863048fefbfc5be04136d0d49}

\item 
int32\+\_\+t {\bfseries shifted\+\_\+branch\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a4d4548004251b96e399b99410c5d8731}{}\label{classv8_1_1internal_1_1_assembler_a4d4548004251b96e399b99410c5d8731}

\item 
int32\+\_\+t {\bfseries shifted\+\_\+branch\+\_\+offset21} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a7ad9c868d2561a9ccb3f826e7e859dc0}{}\label{classv8_1_1internal_1_1_assembler_a7ad9c868d2561a9ccb3f826e7e859dc0}

\item 
int32\+\_\+t {\bfseries shifted\+\_\+branch\+\_\+offset26} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a4749cd3eff1a6955cb600ec7eb9f308b}{}\label{classv8_1_1internal_1_1_assembler_a4749cd3eff1a6955cb600ec7eb9f308b}

\item 
uint32\+\_\+t {\bfseries jump\+\_\+address} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a96bf5a89f7d37c04214853484e1c8651}{}\label{classv8_1_1internal_1_1_assembler_a96bf5a89f7d37c04214853484e1c8651}

\item 
void {\bfseries label\+\_\+at\+\_\+put} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int at\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}{}\label{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, Address constant\+\_\+pool))\hypertarget{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}{}\label{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}{}\label{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code))\hypertarget{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}{}\label{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}{}\label{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries nop} (unsigned int type=0)\hypertarget{classv8_1_1internal_1_1_assembler_a4380f2abc3f49e51e21bf818f904ade4}{}\label{classv8_1_1internal_1_1_assembler_a4380f2abc3f49e51e21bf818f904ade4}

\item 
void {\bfseries b} (int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a6b28f843b4b12981dbe2b56aae080028}{}\label{classv8_1_1internal_1_1_assembler_a6b28f843b4b12981dbe2b56aae080028}

\item 
void {\bfseries b} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ae3c54fe4bc8c361fcbfcc2eaba788fe5}{}\label{classv8_1_1internal_1_1_assembler_ae3c54fe4bc8c361fcbfcc2eaba788fe5}

\item 
void {\bfseries bal} (int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a0089d4c8fc3ec02b14604728f75128d9}{}\label{classv8_1_1internal_1_1_assembler_a0089d4c8fc3ec02b14604728f75128d9}

\item 
void {\bfseries bal} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_adddf10deca6f4247491b91f83f87ccaf}{}\label{classv8_1_1internal_1_1_assembler_adddf10deca6f4247491b91f83f87ccaf}

\item 
void {\bfseries bc} (int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a732d4d2b94843c465c4f8fdcb5538620}{}\label{classv8_1_1internal_1_1_assembler_a732d4d2b94843c465c4f8fdcb5538620}

\item 
void {\bfseries bc} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a01214a6a2d6e1946185c1709ea6ea4e3}{}\label{classv8_1_1internal_1_1_assembler_a01214a6a2d6e1946185c1709ea6ea4e3}

\item 
void {\bfseries balc} (int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a4d52c0f03b77a5a3987e4cd90aedd454}{}\label{classv8_1_1internal_1_1_assembler_a4d52c0f03b77a5a3987e4cd90aedd454}

\item 
void {\bfseries balc} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a95ba0ffec1ee8b14ad2908ed83037fc0}{}\label{classv8_1_1internal_1_1_assembler_a95ba0ffec1ee8b14ad2908ed83037fc0}

\item 
void {\bfseries beq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ac1e47ac2ceb28ed5552ff9f4b166eab7}{}\label{classv8_1_1internal_1_1_assembler_ac1e47ac2ceb28ed5552ff9f4b166eab7}

\item 
void {\bfseries beq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ade55b6ce87a83a8f9c96420529c2f3f4}{}\label{classv8_1_1internal_1_1_assembler_ade55b6ce87a83a8f9c96420529c2f3f4}

\item 
void {\bfseries bgez} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a24f5796014525fa8d1c3548e7e15b9c3}{}\label{classv8_1_1internal_1_1_assembler_a24f5796014525fa8d1c3548e7e15b9c3}

\item 
void {\bfseries bgezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_afd2433743744eeb6f13f9b9f1be47609}{}\label{classv8_1_1internal_1_1_assembler_afd2433743744eeb6f13f9b9f1be47609}

\item 
void {\bfseries bgezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a157dbacda4018a2c7eaa4260efd76c9f}{}\label{classv8_1_1internal_1_1_assembler_a157dbacda4018a2c7eaa4260efd76c9f}

\item 
void {\bfseries bgeuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a16171ac91e9682ceee852dac12b20895}{}\label{classv8_1_1internal_1_1_assembler_a16171ac91e9682ceee852dac12b20895}

\item 
void {\bfseries bgeuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_af776bd0cc54ed9205b5ba6ef0ab7999d}{}\label{classv8_1_1internal_1_1_assembler_af776bd0cc54ed9205b5ba6ef0ab7999d}

\item 
void {\bfseries bgec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_acd7e476d0a2a41775906cca276edf2bf}{}\label{classv8_1_1internal_1_1_assembler_acd7e476d0a2a41775906cca276edf2bf}

\item 
void {\bfseries bgec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a79bdbce8318df0c3ed6d5e7df89ce49e}{}\label{classv8_1_1internal_1_1_assembler_a79bdbce8318df0c3ed6d5e7df89ce49e}

\item 
void {\bfseries bgezal} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a14aef973da7ed448ebb04160ed2e960c}{}\label{classv8_1_1internal_1_1_assembler_a14aef973da7ed448ebb04160ed2e960c}

\item 
void {\bfseries bgezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_abfa070b47b8ca66ebb62dc4522f13a8e}{}\label{classv8_1_1internal_1_1_assembler_abfa070b47b8ca66ebb62dc4522f13a8e}

\item 
void {\bfseries bgezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a7ea6cac08d74a5ac521d8a49418f7505}{}\label{classv8_1_1internal_1_1_assembler_a7ea6cac08d74a5ac521d8a49418f7505}

\item 
void {\bfseries bgezall} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_affbecdcc6df4cba83fa4635889e693e4}{}\label{classv8_1_1internal_1_1_assembler_affbecdcc6df4cba83fa4635889e693e4}

\item 
void {\bfseries bgezall} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a5079cd74c9b22e86e6918d6266b08828}{}\label{classv8_1_1internal_1_1_assembler_a5079cd74c9b22e86e6918d6266b08828}

\item 
void {\bfseries bgtz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_acc46e55d2cde95c4b2e85df43188f048}{}\label{classv8_1_1internal_1_1_assembler_acc46e55d2cde95c4b2e85df43188f048}

\item 
void {\bfseries bgtzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_af1d150ee91aaf3c6481097a1f76955c9}{}\label{classv8_1_1internal_1_1_assembler_af1d150ee91aaf3c6481097a1f76955c9}

\item 
void {\bfseries bgtzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aa590d1bc9d0160156a4ff3ce73dcc653}{}\label{classv8_1_1internal_1_1_assembler_aa590d1bc9d0160156a4ff3ce73dcc653}

\item 
void {\bfseries blez} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ab7e01e0cde6caebf8ff96ec4dd8b7f5f}{}\label{classv8_1_1internal_1_1_assembler_ab7e01e0cde6caebf8ff96ec4dd8b7f5f}

\item 
void {\bfseries blezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a528dae61fae6e4ffb1242e6a1d9ff4f4}{}\label{classv8_1_1internal_1_1_assembler_a528dae61fae6e4ffb1242e6a1d9ff4f4}

\item 
void {\bfseries blezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aed6ef5d779cc715ee7123c1f2c320de1}{}\label{classv8_1_1internal_1_1_assembler_aed6ef5d779cc715ee7123c1f2c320de1}

\item 
void {\bfseries bltz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a03073bfac653747e72bbb2934012bd04}{}\label{classv8_1_1internal_1_1_assembler_a03073bfac653747e72bbb2934012bd04}

\item 
void {\bfseries bltzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a69bfa9ff00fe0fae821fbbef9c6639f4}{}\label{classv8_1_1internal_1_1_assembler_a69bfa9ff00fe0fae821fbbef9c6639f4}

\item 
void {\bfseries bltzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_acb6b781ec63c10676401a74fc8f7aedb}{}\label{classv8_1_1internal_1_1_assembler_acb6b781ec63c10676401a74fc8f7aedb}

\item 
void {\bfseries bltuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a3671b6d2083a1dd9d84885ad2bb5b069}{}\label{classv8_1_1internal_1_1_assembler_a3671b6d2083a1dd9d84885ad2bb5b069}

\item 
void {\bfseries bltuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ac1ffc3ab579b703e13dd47947c7e79a9}{}\label{classv8_1_1internal_1_1_assembler_ac1ffc3ab579b703e13dd47947c7e79a9}

\item 
void {\bfseries bltc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a569d49358a06fc428c9879693a918336}{}\label{classv8_1_1internal_1_1_assembler_a569d49358a06fc428c9879693a918336}

\item 
void {\bfseries bltc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_acd96f83206a744e59b35010a707aca22}{}\label{classv8_1_1internal_1_1_assembler_acd96f83206a744e59b35010a707aca22}

\item 
void {\bfseries bltzal} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a995183fc24102684557d4ca4e4b7567f}{}\label{classv8_1_1internal_1_1_assembler_a995183fc24102684557d4ca4e4b7567f}

\item 
void {\bfseries blezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ad1cabb716c5b1980742da5118c8976c0}{}\label{classv8_1_1internal_1_1_assembler_ad1cabb716c5b1980742da5118c8976c0}

\item 
void {\bfseries blezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a8a982370e0a12018538dab13d519fff8}{}\label{classv8_1_1internal_1_1_assembler_a8a982370e0a12018538dab13d519fff8}

\item 
void {\bfseries bltzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ae94179ef71fba67ef53d287915963ff5}{}\label{classv8_1_1internal_1_1_assembler_ae94179ef71fba67ef53d287915963ff5}

\item 
void {\bfseries bltzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a34c4f98efb729f7f89ce98e0764c4577}{}\label{classv8_1_1internal_1_1_assembler_a34c4f98efb729f7f89ce98e0764c4577}

\item 
void {\bfseries bgtzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_afa1bd0c1b4562b1c5311370a49d1545d}{}\label{classv8_1_1internal_1_1_assembler_afa1bd0c1b4562b1c5311370a49d1545d}

\item 
void {\bfseries bgtzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a8ddf9ae8a6a6b713e635b3df3c536527}{}\label{classv8_1_1internal_1_1_assembler_a8ddf9ae8a6a6b713e635b3df3c536527}

\item 
void {\bfseries beqzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a211336c3b993c4702211ff22a0baceed}{}\label{classv8_1_1internal_1_1_assembler_a211336c3b993c4702211ff22a0baceed}

\item 
void {\bfseries beqzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a673f65646d154f83cfcda95deed6c9b8}{}\label{classv8_1_1internal_1_1_assembler_a673f65646d154f83cfcda95deed6c9b8}

\item 
void {\bfseries beqc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a00d1f11355eb850b4450f7fd76565ae7}{}\label{classv8_1_1internal_1_1_assembler_a00d1f11355eb850b4450f7fd76565ae7}

\item 
void {\bfseries beqc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a22b86d8a2624fa8b0299c34c5dfbe305}{}\label{classv8_1_1internal_1_1_assembler_a22b86d8a2624fa8b0299c34c5dfbe305}

\item 
void {\bfseries beqzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_aa5d532197c4672f121f9ad15f758f728}{}\label{classv8_1_1internal_1_1_assembler_aa5d532197c4672f121f9ad15f758f728}

\item 
void {\bfseries beqzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a4ed74355a800d6ae587a00385d3f52d9}{}\label{classv8_1_1internal_1_1_assembler_a4ed74355a800d6ae587a00385d3f52d9}

\item 
void {\bfseries bnezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a2fb55233714ea2c8b6b04583897d56ec}{}\label{classv8_1_1internal_1_1_assembler_a2fb55233714ea2c8b6b04583897d56ec}

\item 
void {\bfseries bnezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a1366620b8c7314cf42597044082b74a8}{}\label{classv8_1_1internal_1_1_assembler_a1366620b8c7314cf42597044082b74a8}

\item 
void {\bfseries bnec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a550dc3602ab1737231500b02390d5c89}{}\label{classv8_1_1internal_1_1_assembler_a550dc3602ab1737231500b02390d5c89}

\item 
void {\bfseries bnec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a38bb3cac1509f613e1175d480fe75def}{}\label{classv8_1_1internal_1_1_assembler_a38bb3cac1509f613e1175d480fe75def}

\item 
void {\bfseries bnezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ac8ba13893c0bfea9a23c0c68cf76884f}{}\label{classv8_1_1internal_1_1_assembler_ac8ba13893c0bfea9a23c0c68cf76884f}

\item 
void {\bfseries bnezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_adeb004a57119c9895aacab6208c38201}{}\label{classv8_1_1internal_1_1_assembler_adeb004a57119c9895aacab6208c38201}

\item 
void {\bfseries bne} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a5ecb7420e9cad971ddfb90321736d360}{}\label{classv8_1_1internal_1_1_assembler_a5ecb7420e9cad971ddfb90321736d360}

\item 
void {\bfseries bne} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aa96f15f168cf962df90eb92363d151d0}{}\label{classv8_1_1internal_1_1_assembler_aa96f15f168cf962df90eb92363d151d0}

\item 
void {\bfseries bovc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_aa76dc21db63a86791b4785c537b827f5}{}\label{classv8_1_1internal_1_1_assembler_aa76dc21db63a86791b4785c537b827f5}

\item 
void {\bfseries bovc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ac60b3940637b2dd0b4b60873358e5401}{}\label{classv8_1_1internal_1_1_assembler_ac60b3940637b2dd0b4b60873358e5401}

\item 
void {\bfseries bnvc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a574d9718ce5da0bfb7ef203feaca8f73}{}\label{classv8_1_1internal_1_1_assembler_a574d9718ce5da0bfb7ef203feaca8f73}

\item 
void {\bfseries bnvc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a3690084040f17cf5eedeb91d9252283c}{}\label{classv8_1_1internal_1_1_assembler_a3690084040f17cf5eedeb91d9252283c}

\item 
void {\bfseries j} (int32\+\_\+t target)\hypertarget{classv8_1_1internal_1_1_assembler_a2107422825f8905881507f34e3aee9ef}{}\label{classv8_1_1internal_1_1_assembler_a2107422825f8905881507f34e3aee9ef}

\item 
void {\bfseries jal} (int32\+\_\+t target)\hypertarget{classv8_1_1internal_1_1_assembler_acad3c6a59ac94b39ee9c2fcccaa69c80}{}\label{classv8_1_1internal_1_1_assembler_acad3c6a59ac94b39ee9c2fcccaa69c80}

\item 
void {\bfseries jalr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd=ra)\hypertarget{classv8_1_1internal_1_1_assembler_a2afad19958abfaa9dde7c130a4cdd911}{}\label{classv8_1_1internal_1_1_assembler_a2afad19958abfaa9dde7c130a4cdd911}

\item 
void {\bfseries jr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} target)\hypertarget{classv8_1_1internal_1_1_assembler_a23da3d4fc0f970f51d79fd14a366758f}{}\label{classv8_1_1internal_1_1_assembler_a23da3d4fc0f970f51d79fd14a366758f}

\item 
void {\bfseries jic} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a0edadeb17e26eda38a1a51e5a4afec87}{}\label{classv8_1_1internal_1_1_assembler_a0edadeb17e26eda38a1a51e5a4afec87}

\item 
void {\bfseries jialc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a2f609620c95813d9f56af2f97034fb42}{}\label{classv8_1_1internal_1_1_assembler_a2f609620c95813d9f56af2f97034fb42}

\item 
void {\bfseries addu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a16cc3ab94dc074a4ac45de61cbce4787}{}\label{classv8_1_1internal_1_1_assembler_a16cc3ab94dc074a4ac45de61cbce4787}

\item 
void {\bfseries subu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_afbb29f6b6036eae70f971585d76a03b4}{}\label{classv8_1_1internal_1_1_assembler_afbb29f6b6036eae70f971585d76a03b4}

\item 
void {\bfseries mult} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a9c3fdd901b4694812240af97523e1ed9}{}\label{classv8_1_1internal_1_1_assembler_a9c3fdd901b4694812240af97523e1ed9}

\item 
void {\bfseries multu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ae70c2724254ce10f05bb2f0b90bd58c4}{}\label{classv8_1_1internal_1_1_assembler_ae70c2724254ce10f05bb2f0b90bd58c4}

\item 
void {\bfseries div} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a4cfbe362e8f796ea8fd4657d7bcce5a1}{}\label{classv8_1_1internal_1_1_assembler_a4cfbe362e8f796ea8fd4657d7bcce5a1}

\item 
void {\bfseries divu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aec89b224e583ed563f6c7b0c129f1a80}{}\label{classv8_1_1internal_1_1_assembler_aec89b224e583ed563f6c7b0c129f1a80}

\item 
void {\bfseries div} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a80832f8fe66be8f76e6b1b60b8ffee0b}{}\label{classv8_1_1internal_1_1_assembler_a80832f8fe66be8f76e6b1b60b8ffee0b}

\item 
void {\bfseries divu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a36e9f78ead2736345bfc97917135d9c4}{}\label{classv8_1_1internal_1_1_assembler_a36e9f78ead2736345bfc97917135d9c4}

\item 
void {\bfseries mod} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aa8c80e629af97941d8dd5a48c5037607}{}\label{classv8_1_1internal_1_1_assembler_aa8c80e629af97941d8dd5a48c5037607}

\item 
void {\bfseries modu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a37953644cbf6f7a4ee30604a3fbedd1c}{}\label{classv8_1_1internal_1_1_assembler_a37953644cbf6f7a4ee30604a3fbedd1c}

\item 
void {\bfseries mul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a58773e468717979a14ffb75eec46cd4e}{}\label{classv8_1_1internal_1_1_assembler_a58773e468717979a14ffb75eec46cd4e}

\item 
void {\bfseries muh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a926f8b3feadb9f04b99811838f98d0d4}{}\label{classv8_1_1internal_1_1_assembler_a926f8b3feadb9f04b99811838f98d0d4}

\item 
void {\bfseries mulu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a3319d6d9492da4e2922f03b0ebdc0442}{}\label{classv8_1_1internal_1_1_assembler_a3319d6d9492da4e2922f03b0ebdc0442}

\item 
void {\bfseries muhu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ad2219ae8ccbbd41f9d860ac4252b5970}{}\label{classv8_1_1internal_1_1_assembler_ad2219ae8ccbbd41f9d860ac4252b5970}

\item 
void {\bfseries addiu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a73cda4412f5207f506e5f533d08f8b75}{}\label{classv8_1_1internal_1_1_assembler_a73cda4412f5207f506e5f533d08f8b75}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a94c72389b11882a33e04783fbd8dd03b}{}\label{classv8_1_1internal_1_1_assembler_a94c72389b11882a33e04783fbd8dd03b}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_abf2eed9f0dbd59148b72948cd755886b}{}\label{classv8_1_1internal_1_1_assembler_abf2eed9f0dbd59148b72948cd755886b}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_abe3ae8f6ffe6fcf03f495615a0e2cf71}{}\label{classv8_1_1internal_1_1_assembler_abe3ae8f6ffe6fcf03f495615a0e2cf71}

\item 
void {\bfseries nor} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aefafbeb1da35013c804598990caee496}{}\label{classv8_1_1internal_1_1_assembler_aefafbeb1da35013c804598990caee496}

\item 
void {\bfseries andi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a7a7c07c1d7c220b078c51d69ac023238}{}\label{classv8_1_1internal_1_1_assembler_a7a7c07c1d7c220b078c51d69ac023238}

\item 
void {\bfseries ori} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a7939aa5ba392e40164a31e2e0fecb0eb}{}\label{classv8_1_1internal_1_1_assembler_a7939aa5ba392e40164a31e2e0fecb0eb}

\item 
void {\bfseries xori} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a74b8778e4d298fefe08a97d7571f5d1e}{}\label{classv8_1_1internal_1_1_assembler_a74b8778e4d298fefe08a97d7571f5d1e}

\item 
void {\bfseries lui} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a8abd9e6c57f23ca66a35f39cbaf52eda}{}\label{classv8_1_1internal_1_1_assembler_a8abd9e6c57f23ca66a35f39cbaf52eda}

\item 
void {\bfseries aui} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_aebf8a1acc25932608d96821cc9236898}{}\label{classv8_1_1internal_1_1_assembler_aebf8a1acc25932608d96821cc9236898}

\item 
void {\bfseries sll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa, bool coming\+\_\+from\+\_\+nop=false)\hypertarget{classv8_1_1internal_1_1_assembler_aad4ec30caff9272722d37b4a6b184379}{}\label{classv8_1_1internal_1_1_assembler_aad4ec30caff9272722d37b4a6b184379}

\item 
void {\bfseries sllv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_af03c8d31fa9e42bf9515beba98ba5601}{}\label{classv8_1_1internal_1_1_assembler_af03c8d31fa9e42bf9515beba98ba5601}

\item 
void {\bfseries srl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_aa7738f8f53c2ed41930d535813954074}{}\label{classv8_1_1internal_1_1_assembler_aa7738f8f53c2ed41930d535813954074}

\item 
void {\bfseries srlv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_ab7fb887d94054d9983f52887c5e34e92}{}\label{classv8_1_1internal_1_1_assembler_ab7fb887d94054d9983f52887c5e34e92}

\item 
void {\bfseries sra} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_af8d4a7abced87151148d8e3b36fe1980}{}\label{classv8_1_1internal_1_1_assembler_af8d4a7abced87151148d8e3b36fe1980}

\item 
void {\bfseries srav} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_a8d8b383bc07cefb4c7caf848e9096df3}{}\label{classv8_1_1internal_1_1_assembler_a8d8b383bc07cefb4c7caf848e9096df3}

\item 
void {\bfseries rotr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a6116853e84550fcd5db5658b85b1dfbf}{}\label{classv8_1_1internal_1_1_assembler_a6116853e84550fcd5db5658b85b1dfbf}

\item 
void {\bfseries rotrv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_a7675792315f110d56c4917e3dab83115}{}\label{classv8_1_1internal_1_1_assembler_a7675792315f110d56c4917e3dab83115}

\item 
void {\bfseries lb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a2aeadcc80a724b877726324fcf72e8c5}{}\label{classv8_1_1internal_1_1_assembler_a2aeadcc80a724b877726324fcf72e8c5}

\item 
void {\bfseries lbu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a103363365b89b875bfe07fa0fc0505d8}{}\label{classv8_1_1internal_1_1_assembler_a103363365b89b875bfe07fa0fc0505d8}

\item 
void {\bfseries lh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a8b9b0df190295211cb63b5291898f637}{}\label{classv8_1_1internal_1_1_assembler_a8b9b0df190295211cb63b5291898f637}

\item 
void {\bfseries lhu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_aca61e5a27e3695c5187cd4a68656ea29}{}\label{classv8_1_1internal_1_1_assembler_aca61e5a27e3695c5187cd4a68656ea29}

\item 
void {\bfseries lw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a6554f0ec423b809737d560cf31fc11a0}{}\label{classv8_1_1internal_1_1_assembler_a6554f0ec423b809737d560cf31fc11a0}

\item 
void {\bfseries lwl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a0ed78bf9824af2940d9717ea2b4b97b8}{}\label{classv8_1_1internal_1_1_assembler_a0ed78bf9824af2940d9717ea2b4b97b8}

\item 
void {\bfseries lwr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a2407b6072a70093195d24997f6e186e6}{}\label{classv8_1_1internal_1_1_assembler_a2407b6072a70093195d24997f6e186e6}

\item 
void {\bfseries sb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a8593f3df5e5b2d54030d9135772ffd11}{}\label{classv8_1_1internal_1_1_assembler_a8593f3df5e5b2d54030d9135772ffd11}

\item 
void {\bfseries sh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_ae5da557860e5d8e59c3fb757919b26e7}{}\label{classv8_1_1internal_1_1_assembler_ae5da557860e5d8e59c3fb757919b26e7}

\item 
void {\bfseries sw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_acec20aa3cffa97d5384d593a939cce56}{}\label{classv8_1_1internal_1_1_assembler_acec20aa3cffa97d5384d593a939cce56}

\item 
void {\bfseries swl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a84c9f46dc46d539d441021b6ecce7e36}{}\label{classv8_1_1internal_1_1_assembler_a84c9f46dc46d539d441021b6ecce7e36}

\item 
void {\bfseries swr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_aef3c6c9086f734ea20ca43095885aa86}{}\label{classv8_1_1internal_1_1_assembler_aef3c6c9086f734ea20ca43095885aa86}

\item 
void {\bfseries addiupc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t imm19)\hypertarget{classv8_1_1internal_1_1_assembler_a7906ca405f008958c4ea1497d2223564}{}\label{classv8_1_1internal_1_1_assembler_a7906ca405f008958c4ea1497d2223564}

\item 
void {\bfseries lwpc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset19)\hypertarget{classv8_1_1internal_1_1_assembler_ae7c990efc68fa000416da4b75fd14d18}{}\label{classv8_1_1internal_1_1_assembler_ae7c990efc68fa000416da4b75fd14d18}

\item 
void {\bfseries auipc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_a431804f831cd2e98205b89b51470e293}{}\label{classv8_1_1internal_1_1_assembler_a431804f831cd2e98205b89b51470e293}

\item 
void {\bfseries aluipc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_af4c79ec55826980e119a398c60477ee7}{}\label{classv8_1_1internal_1_1_assembler_af4c79ec55826980e119a398c60477ee7}

\item 
void {\bfseries pref} (int32\+\_\+t hint, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a1e8348d12b7c4a055c2e9d789b31df27}{}\label{classv8_1_1internal_1_1_assembler_a1e8348d12b7c4a055c2e9d789b31df27}

\item 
void {\bfseries break\+\_\+} (uint32\+\_\+t code, bool break\+\_\+as\+\_\+stop=false)\hypertarget{classv8_1_1internal_1_1_assembler_a11fa438411c27ddf9537d197fdd4ae41}{}\label{classv8_1_1internal_1_1_assembler_a11fa438411c27ddf9537d197fdd4ae41}

\item 
void {\bfseries stop} (const char $\ast$msg, uint32\+\_\+t code=k\+Max\+Stop\+Code)\hypertarget{classv8_1_1internal_1_1_assembler_a2365d6fd5c4a09b868934a83a14f8211}{}\label{classv8_1_1internal_1_1_assembler_a2365d6fd5c4a09b868934a83a14f8211}

\item 
void {\bfseries tge} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_ace48a33841c457f4e7b193e40b2b5632}{}\label{classv8_1_1internal_1_1_assembler_ace48a33841c457f4e7b193e40b2b5632}

\item 
void {\bfseries tgeu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a2d42e4eaf7a86ad4675d96e48adf94d1}{}\label{classv8_1_1internal_1_1_assembler_a2d42e4eaf7a86ad4675d96e48adf94d1}

\item 
void {\bfseries tlt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a5bfb37a0202529ac53ad245bba36bcf6}{}\label{classv8_1_1internal_1_1_assembler_a5bfb37a0202529ac53ad245bba36bcf6}

\item 
void {\bfseries tltu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a2d3dcb8a4480ac5b66bdd0bf291a0a76}{}\label{classv8_1_1internal_1_1_assembler_a2d3dcb8a4480ac5b66bdd0bf291a0a76}

\item 
void {\bfseries teq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a59f3be8d7694e71b68a6a9ee9638c068}{}\label{classv8_1_1internal_1_1_assembler_a59f3be8d7694e71b68a6a9ee9638c068}

\item 
void {\bfseries tne} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_aca142021085e7b63307e78a70a4115da}{}\label{classv8_1_1internal_1_1_assembler_aca142021085e7b63307e78a70a4115da}

\item 
void {\bfseries sync} ()\hypertarget{classv8_1_1internal_1_1_assembler_af2c45dc8b2e6c740b489daf57be90f11}{}\label{classv8_1_1internal_1_1_assembler_af2c45dc8b2e6c740b489daf57be90f11}

\item 
void {\bfseries mfhi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a77a5ff75030f8968b086a3934f7994f0}{}\label{classv8_1_1internal_1_1_assembler_a77a5ff75030f8968b086a3934f7994f0}

\item 
void {\bfseries mflo} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a375132aa3c39bc56f2ed2a354e727152}{}\label{classv8_1_1internal_1_1_assembler_a375132aa3c39bc56f2ed2a354e727152}

\item 
void {\bfseries slt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a0eb46a1d369e7e8fa2cebe94cb6598bd}{}\label{classv8_1_1internal_1_1_assembler_a0eb46a1d369e7e8fa2cebe94cb6598bd}

\item 
void {\bfseries sltu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a790493bbd62e65367b4d1e9dbec0e5fb}{}\label{classv8_1_1internal_1_1_assembler_a790493bbd62e65367b4d1e9dbec0e5fb}

\item 
void {\bfseries slti} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a0da53f8945c6e2a196a3b8b08da26837}{}\label{classv8_1_1internal_1_1_assembler_a0da53f8945c6e2a196a3b8b08da26837}

\item 
void {\bfseries sltiu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a2bcd5718104112c4494652ecac26e042}{}\label{classv8_1_1internal_1_1_assembler_a2bcd5718104112c4494652ecac26e042}

\item 
void {\bfseries movz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a2b0e1b490bf28fbf433bb5f765817739}{}\label{classv8_1_1internal_1_1_assembler_a2b0e1b490bf28fbf433bb5f765817739}

\item 
void {\bfseries movn} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ad4b03d7be2d324039f133cfd7124b170}{}\label{classv8_1_1internal_1_1_assembler_ad4b03d7be2d324039f133cfd7124b170}

\item 
void {\bfseries movt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ab81a83055fe9874c7ca0e14d7e8f6ac1}{}\label{classv8_1_1internal_1_1_assembler_ab81a83055fe9874c7ca0e14d7e8f6ac1}

\item 
void {\bfseries movf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a1193c35d6739ea516a665ef1d091f741}{}\label{classv8_1_1internal_1_1_assembler_a1193c35d6739ea516a665ef1d091f741}

\item 
void {\bfseries sel} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ac41e73ea62f5c09c2187e5c90da6543c}{}\label{classv8_1_1internal_1_1_assembler_ac41e73ea62f5c09c2187e5c90da6543c}

\item 
void {\bfseries sel\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a64504c8766ac4937f2025968d6445dc7}{}\label{classv8_1_1internal_1_1_assembler_a64504c8766ac4937f2025968d6445dc7}

\item 
void {\bfseries sel\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ab0a16b1f7db80fc127ff5aba8a707679}{}\label{classv8_1_1internal_1_1_assembler_ab0a16b1f7db80fc127ff5aba8a707679}

\item 
void {\bfseries seleqz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_adf7fb6f3147acbffbfe198f3aafb3a6f}{}\label{classv8_1_1internal_1_1_assembler_adf7fb6f3147acbffbfe198f3aafb3a6f}

\item 
void {\bfseries seleqz} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a2940ed00955ac1827db057decf927905}{}\label{classv8_1_1internal_1_1_assembler_a2940ed00955ac1827db057decf927905}

\item 
void {\bfseries selnez} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aa055c90fe1957ac09fc35b83f657a5d8}{}\label{classv8_1_1internal_1_1_assembler_aa055c90fe1957ac09fc35b83f657a5d8}

\item 
void {\bfseries selnez} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a7882a45af438c22d7552c64de9c72646}{}\label{classv8_1_1internal_1_1_assembler_a7882a45af438c22d7552c64de9c72646}

\item 
void {\bfseries seleqz\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a6cc3ead851bb12aa1a737e05645f1f27}{}\label{classv8_1_1internal_1_1_assembler_a6cc3ead851bb12aa1a737e05645f1f27}

\item 
void {\bfseries seleqz\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_adda6c0fd331b6e555efb97ab5f4ea3df}{}\label{classv8_1_1internal_1_1_assembler_adda6c0fd331b6e555efb97ab5f4ea3df}

\item 
void {\bfseries selnez\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a77624ae3dbde4e53f743251429e0ff08}{}\label{classv8_1_1internal_1_1_assembler_a77624ae3dbde4e53f743251429e0ff08}

\item 
void {\bfseries selnez\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_abcc14d13a65d1f3eeb51c642915efa68}{}\label{classv8_1_1internal_1_1_assembler_abcc14d13a65d1f3eeb51c642915efa68}

\item 
void {\bfseries movz\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a15deca3d5523a4ef04898b432d1abe46}{}\label{classv8_1_1internal_1_1_assembler_a15deca3d5523a4ef04898b432d1abe46}

\item 
void {\bfseries movz\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a19cd17dd5a679d0c1726998f7e35e6af}{}\label{classv8_1_1internal_1_1_assembler_a19cd17dd5a679d0c1726998f7e35e6af}

\item 
void {\bfseries movt\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ada0460ab18432b593940d6126809ece8}{}\label{classv8_1_1internal_1_1_assembler_ada0460ab18432b593940d6126809ece8}

\item 
void {\bfseries movt\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ab881d2ebff737ec411ee4a2c3458e7ce}{}\label{classv8_1_1internal_1_1_assembler_ab881d2ebff737ec411ee4a2c3458e7ce}

\item 
void {\bfseries movf\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ab631c0f2ba15c54cac90b73722179249}{}\label{classv8_1_1internal_1_1_assembler_ab631c0f2ba15c54cac90b73722179249}

\item 
void {\bfseries movf\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_af0c6cbc2f314023b5a297b3b5301451b}{}\label{classv8_1_1internal_1_1_assembler_af0c6cbc2f314023b5a297b3b5301451b}

\item 
void {\bfseries movn\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aec776cbfad230f279ca58765a4ee06e3}{}\label{classv8_1_1internal_1_1_assembler_aec776cbfad230f279ca58765a4ee06e3}

\item 
void {\bfseries movn\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a22fed1c5828d2282d3bdf9e79c2be82f}{}\label{classv8_1_1internal_1_1_assembler_a22fed1c5828d2282d3bdf9e79c2be82f}

\item 
void {\bfseries clz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_aec8a843d322bc61d75c115fdecd4fe87}{}\label{classv8_1_1internal_1_1_assembler_aec8a843d322bc61d75c115fdecd4fe87}

\item 
void {\bfseries ins\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a8799088b6e9391aeffbe270c38d58842}{}\label{classv8_1_1internal_1_1_assembler_a8799088b6e9391aeffbe270c38d58842}

\item 
void {\bfseries ext\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a9ba8ee48cacee75721798c7cb1960539}{}\label{classv8_1_1internal_1_1_assembler_a9ba8ee48cacee75721798c7cb1960539}

\item 
void {\bfseries bitswap} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ae7d9cf7f1a18b80412c58f02b66c9fb2}{}\label{classv8_1_1internal_1_1_assembler_ae7d9cf7f1a18b80412c58f02b66c9fb2}

\item 
void {\bfseries align} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint8\+\_\+t bp)\hypertarget{classv8_1_1internal_1_1_assembler_a8e4aa033edab8b6b512ba211590e30e8}{}\label{classv8_1_1internal_1_1_assembler_a8e4aa033edab8b6b512ba211590e30e8}

\item 
void {\bfseries lwc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae3ad59071284b74aa9fdcd77e2a15921}{}\label{classv8_1_1internal_1_1_assembler_ae3ad59071284b74aa9fdcd77e2a15921}

\item 
void {\bfseries ldc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a986bb16d0c2297a2202971cdfec5ab30}{}\label{classv8_1_1internal_1_1_assembler_a986bb16d0c2297a2202971cdfec5ab30}

\item 
void {\bfseries swc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a2998c788c10d317cd6da1454e1d9645c}{}\label{classv8_1_1internal_1_1_assembler_a2998c788c10d317cd6da1454e1d9645c}

\item 
void {\bfseries sdc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a358bc190444f569d7a642a99e4dc9941}{}\label{classv8_1_1internal_1_1_assembler_a358bc190444f569d7a642a99e4dc9941}

\item 
void {\bfseries mtc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a628e94661e518d6c195d7998e0b75bf1}{}\label{classv8_1_1internal_1_1_assembler_a628e94661e518d6c195d7998e0b75bf1}

\item 
void {\bfseries mthc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ad52a131c5644be6cf6eef9cac754ef9f}{}\label{classv8_1_1internal_1_1_assembler_ad52a131c5644be6cf6eef9cac754ef9f}

\item 
void {\bfseries mfc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab222cd369e3c2773fc909fd6a3c971d6}{}\label{classv8_1_1internal_1_1_assembler_ab222cd369e3c2773fc909fd6a3c971d6}

\item 
void {\bfseries mfhc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a130eb9d81a11659d93cb180fdf9219d6}{}\label{classv8_1_1internal_1_1_assembler_a130eb9d81a11659d93cb180fdf9219d6}

\item 
void {\bfseries ctc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_f_p_u_control_register}{F\+P\+U\+Control\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a1f3e52ad4987f332faf02610a6e91467}{}\label{classv8_1_1internal_1_1_assembler_a1f3e52ad4987f332faf02610a6e91467}

\item 
void {\bfseries cfc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_f_p_u_control_register}{F\+P\+U\+Control\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_aa774948a12178be922e5d6c6b8cffe64}{}\label{classv8_1_1internal_1_1_assembler_aa774948a12178be922e5d6c6b8cffe64}

\item 
void {\bfseries add\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a81443fd7038f13f31edf968bc3b69b72}{}\label{classv8_1_1internal_1_1_assembler_a81443fd7038f13f31edf968bc3b69b72}

\item 
void {\bfseries add\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a0f0ebfda13f4fad9d984206715f04b04}{}\label{classv8_1_1internal_1_1_assembler_a0f0ebfda13f4fad9d984206715f04b04}

\item 
void {\bfseries sub\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a81402672115c9471fbcb861dd09628ca}{}\label{classv8_1_1internal_1_1_assembler_a81402672115c9471fbcb861dd09628ca}

\item 
void {\bfseries sub\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_af808bf933938efb2dc05cbbe56b0fcd8}{}\label{classv8_1_1internal_1_1_assembler_af808bf933938efb2dc05cbbe56b0fcd8}

\item 
void {\bfseries mul\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a3fcc26a9d72bbc508bf88c5f7b9ea6bb}{}\label{classv8_1_1internal_1_1_assembler_a3fcc26a9d72bbc508bf88c5f7b9ea6bb}

\item 
void {\bfseries mul\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_af6dcdef4797e5a3171338e869a2f17c9}{}\label{classv8_1_1internal_1_1_assembler_af6dcdef4797e5a3171338e869a2f17c9}

\item 
void {\bfseries madd\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fr, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a863e712d2f7d2da54805c246c54df4df}{}\label{classv8_1_1internal_1_1_assembler_a863e712d2f7d2da54805c246c54df4df}

\item 
void {\bfseries div\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_af35012ff76b33dcbf534c71c98be3045}{}\label{classv8_1_1internal_1_1_assembler_af35012ff76b33dcbf534c71c98be3045}

\item 
void {\bfseries div\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_abb9460fda3450e3aff701ac050f9a65b}{}\label{classv8_1_1internal_1_1_assembler_abb9460fda3450e3aff701ac050f9a65b}

\item 
void {\bfseries abs\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ae232a5a6cc140cbe4c471605f164bf09}{}\label{classv8_1_1internal_1_1_assembler_ae232a5a6cc140cbe4c471605f164bf09}

\item 
void {\bfseries abs\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a495b12f7b941ce7ebd85c8f8d60ee3c2}{}\label{classv8_1_1internal_1_1_assembler_a495b12f7b941ce7ebd85c8f8d60ee3c2}

\item 
void {\bfseries mov\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a371d4e58507ee2aea62620d367a26d1c}{}\label{classv8_1_1internal_1_1_assembler_a371d4e58507ee2aea62620d367a26d1c}

\item 
void {\bfseries mov\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a83e0a93866063e3c49008b4a74de838b}{}\label{classv8_1_1internal_1_1_assembler_a83e0a93866063e3c49008b4a74de838b}

\item 
void {\bfseries neg\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ac2276cb60705727e509025b9fcff04b4}{}\label{classv8_1_1internal_1_1_assembler_ac2276cb60705727e509025b9fcff04b4}

\item 
void {\bfseries neg\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a51cec01e8e96aa685fb6b729359aab40}{}\label{classv8_1_1internal_1_1_assembler_a51cec01e8e96aa685fb6b729359aab40}

\item 
void {\bfseries sqrt\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_af8156ae283462b03e9e803b6f5079c59}{}\label{classv8_1_1internal_1_1_assembler_af8156ae283462b03e9e803b6f5079c59}

\item 
void {\bfseries sqrt\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_adb0c335715c2a6438b2bb0511f859e16}{}\label{classv8_1_1internal_1_1_assembler_adb0c335715c2a6438b2bb0511f859e16}

\item 
void {\bfseries rsqrt\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_abb26a0dffe35dbf73970416e4c21c122}{}\label{classv8_1_1internal_1_1_assembler_abb26a0dffe35dbf73970416e4c21c122}

\item 
void {\bfseries rsqrt\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a805ff97e8a0ced12c30a57a6c3ea2acb}{}\label{classv8_1_1internal_1_1_assembler_a805ff97e8a0ced12c30a57a6c3ea2acb}

\item 
void {\bfseries recip\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_aaf3a1211131b61d8bdde31739e78beb4}{}\label{classv8_1_1internal_1_1_assembler_aaf3a1211131b61d8bdde31739e78beb4}

\item 
void {\bfseries recip\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a45d066ba436e5911ba72357244e69ebf}{}\label{classv8_1_1internal_1_1_assembler_a45d066ba436e5911ba72357244e69ebf}

\item 
void {\bfseries cvt\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ada3a3aab819ae512839cdde82ad3921c}{}\label{classv8_1_1internal_1_1_assembler_ada3a3aab819ae512839cdde82ad3921c}

\item 
void {\bfseries cvt\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a497ac88700aa76b140f657081546a158}{}\label{classv8_1_1internal_1_1_assembler_a497ac88700aa76b140f657081546a158}

\item 
void {\bfseries trunc\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a54b6f2e3e0731edf2433c530fae999f8}{}\label{classv8_1_1internal_1_1_assembler_a54b6f2e3e0731edf2433c530fae999f8}

\item 
void {\bfseries trunc\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a77b93454305741970de4b38e05d01cce}{}\label{classv8_1_1internal_1_1_assembler_a77b93454305741970de4b38e05d01cce}

\item 
void {\bfseries round\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a472697c820861bd91b84d4ec396debed}{}\label{classv8_1_1internal_1_1_assembler_a472697c820861bd91b84d4ec396debed}

\item 
void {\bfseries round\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab8204b1a6e8e28f0023e75b90730a7b6}{}\label{classv8_1_1internal_1_1_assembler_ab8204b1a6e8e28f0023e75b90730a7b6}

\item 
void {\bfseries floor\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a5aeea75294397207eb00ea7c268b1a21}{}\label{classv8_1_1internal_1_1_assembler_a5aeea75294397207eb00ea7c268b1a21}

\item 
void {\bfseries floor\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_af93773b5b1cdcbd74d02d0c9ba13c206}{}\label{classv8_1_1internal_1_1_assembler_af93773b5b1cdcbd74d02d0c9ba13c206}

\item 
void {\bfseries ceil\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a20524b5cf4d6aaf356efd810af52df68}{}\label{classv8_1_1internal_1_1_assembler_a20524b5cf4d6aaf356efd810af52df68}

\item 
void {\bfseries ceil\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_af24572f93c59adee620a8bd326a37d98}{}\label{classv8_1_1internal_1_1_assembler_af24572f93c59adee620a8bd326a37d98}

\item 
void {\bfseries rint\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a52b29998e1c3685457fd7b01535d88eb}{}\label{classv8_1_1internal_1_1_assembler_a52b29998e1c3685457fd7b01535d88eb}

\item 
void {\bfseries rint\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a37a56dd44f6037c11ca518c2e1103480}{}\label{classv8_1_1internal_1_1_assembler_a37a56dd44f6037c11ca518c2e1103480}

\item 
void {\bfseries rint} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a53e375abb85059225836536c1a8303b6}{}\label{classv8_1_1internal_1_1_assembler_a53e375abb85059225836536c1a8303b6}

\item 
void {\bfseries cvt\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a2a00cd111a438e3076425babfd68c97c}{}\label{classv8_1_1internal_1_1_assembler_a2a00cd111a438e3076425babfd68c97c}

\item 
void {\bfseries cvt\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a45ba3c018eeca325e7492c93c77058c0}{}\label{classv8_1_1internal_1_1_assembler_a45ba3c018eeca325e7492c93c77058c0}

\item 
void {\bfseries trunc\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a84ec912a4419b55bea1b226566304806}{}\label{classv8_1_1internal_1_1_assembler_a84ec912a4419b55bea1b226566304806}

\item 
void {\bfseries trunc\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a57516a7cad8800b348cdf2c0b42f7eb9}{}\label{classv8_1_1internal_1_1_assembler_a57516a7cad8800b348cdf2c0b42f7eb9}

\item 
void {\bfseries round\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab6af578b9a3a37473d1d9beda097646a}{}\label{classv8_1_1internal_1_1_assembler_ab6af578b9a3a37473d1d9beda097646a}

\item 
void {\bfseries round\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a161165bd57e50c44f716ce552bb8754a}{}\label{classv8_1_1internal_1_1_assembler_a161165bd57e50c44f716ce552bb8754a}

\item 
void {\bfseries floor\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a3c8d1c7ba2bff13727059b7090326715}{}\label{classv8_1_1internal_1_1_assembler_a3c8d1c7ba2bff13727059b7090326715}

\item 
void {\bfseries floor\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a687bf877e246e9dfd02409fd21c3bbdc}{}\label{classv8_1_1internal_1_1_assembler_a687bf877e246e9dfd02409fd21c3bbdc}

\item 
void {\bfseries ceil\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a707553fb29768c2337e902a3b01aa463}{}\label{classv8_1_1internal_1_1_assembler_a707553fb29768c2337e902a3b01aa463}

\item 
void {\bfseries ceil\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_adb329713c6e22b6fe8a71bb72a876a69}{}\label{classv8_1_1internal_1_1_assembler_adb329713c6e22b6fe8a71bb72a876a69}

\item 
void {\bfseries class\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a0e6254ca25386d5cadce2dcb9c5acee7}{}\label{classv8_1_1internal_1_1_assembler_a0e6254ca25386d5cadce2dcb9c5acee7}

\item 
void {\bfseries class\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a521eec7ab8bc57d78c01a0d8f2017a7e}{}\label{classv8_1_1internal_1_1_assembler_a521eec7ab8bc57d78c01a0d8f2017a7e}

\item 
void {\bfseries min} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ae6bf7a20ce6016724aa9c2b2181ab52d}{}\label{classv8_1_1internal_1_1_assembler_ae6bf7a20ce6016724aa9c2b2181ab52d}

\item 
void {\bfseries mina} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ad45f4a516d7a1f762567e6958bdc2ffb}{}\label{classv8_1_1internal_1_1_assembler_ad45f4a516d7a1f762567e6958bdc2ffb}

\item 
void {\bfseries max} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a8adfb5a61fbc613115d808467be7f03a}{}\label{classv8_1_1internal_1_1_assembler_a8adfb5a61fbc613115d808467be7f03a}

\item 
void {\bfseries maxa} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ab2316c10f9fea4efbe43748bde0dcd2a}{}\label{classv8_1_1internal_1_1_assembler_ab2316c10f9fea4efbe43748bde0dcd2a}

\item 
void {\bfseries min\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ac7f3fc41494c7c5ebdce486740c66a39}{}\label{classv8_1_1internal_1_1_assembler_ac7f3fc41494c7c5ebdce486740c66a39}

\item 
void {\bfseries min\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a3793b6cabcc801aa1fc2697c65b2cd76}{}\label{classv8_1_1internal_1_1_assembler_a3793b6cabcc801aa1fc2697c65b2cd76}

\item 
void {\bfseries max\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a91846e72f809ebe13db56c11d154e8f8}{}\label{classv8_1_1internal_1_1_assembler_a91846e72f809ebe13db56c11d154e8f8}

\item 
void {\bfseries max\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a792354c4568235c90365a724a162b65b}{}\label{classv8_1_1internal_1_1_assembler_a792354c4568235c90365a724a162b65b}

\item 
void {\bfseries mina\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a1b8113c4abe838d154ac376eaf82597e}{}\label{classv8_1_1internal_1_1_assembler_a1b8113c4abe838d154ac376eaf82597e}

\item 
void {\bfseries mina\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ae32551973d4023d6becc165a13c57639}{}\label{classv8_1_1internal_1_1_assembler_ae32551973d4023d6becc165a13c57639}

\item 
void {\bfseries maxa\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a2c129792701bd2805ebaf11ca09d6623}{}\label{classv8_1_1internal_1_1_assembler_a2c129792701bd2805ebaf11ca09d6623}

\item 
void {\bfseries maxa\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_aced3dea614e8a0967d1c07bc9eb85882}{}\label{classv8_1_1internal_1_1_assembler_aced3dea614e8a0967d1c07bc9eb85882}

\item 
void {\bfseries cvt\+\_\+s\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a14c2209395136c96f830ea1c877f419d}{}\label{classv8_1_1internal_1_1_assembler_a14c2209395136c96f830ea1c877f419d}

\item 
void {\bfseries cvt\+\_\+s\+\_\+l} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_abfeb8d74ba593e272286b0645724282b}{}\label{classv8_1_1internal_1_1_assembler_abfeb8d74ba593e272286b0645724282b}

\item 
void {\bfseries cvt\+\_\+s\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab37f30cbdbc620b6e23ce3b03ac02d64}{}\label{classv8_1_1internal_1_1_assembler_ab37f30cbdbc620b6e23ce3b03ac02d64}

\item 
void {\bfseries cvt\+\_\+d\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a47f7b9dd4a1b89c3efb17db65f6a250a}{}\label{classv8_1_1internal_1_1_assembler_a47f7b9dd4a1b89c3efb17db65f6a250a}

\item 
void {\bfseries cvt\+\_\+d\+\_\+l} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab08e4c3b8bc1ca21450162334b37ef3d}{}\label{classv8_1_1internal_1_1_assembler_ab08e4c3b8bc1ca21450162334b37ef3d}

\item 
void {\bfseries cvt\+\_\+d\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a47629c7de92f8b288db8ae8b2f7cfe3a}{}\label{classv8_1_1internal_1_1_assembler_a47629c7de92f8b288db8ae8b2f7cfe3a}

\item 
void {\bfseries cmp} (F\+P\+U\+Condition cond, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a2614b068c46b7e4e30fcbeb128d3076b}{}\label{classv8_1_1internal_1_1_assembler_a2614b068c46b7e4e30fcbeb128d3076b}

\item 
void {\bfseries cmp\+\_\+s} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a8835dd732ce375ef4dc36aab25c47b44}{}\label{classv8_1_1internal_1_1_assembler_a8835dd732ce375ef4dc36aab25c47b44}

\item 
void {\bfseries cmp\+\_\+d} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ac05b3897502089425fc88b151d9b9ec3}{}\label{classv8_1_1internal_1_1_assembler_ac05b3897502089425fc88b151d9b9ec3}

\item 
void {\bfseries bc1eqz} (int16\+\_\+t offset, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a31d26eaac1da1944694551e66fc85458}{}\label{classv8_1_1internal_1_1_assembler_a31d26eaac1da1944694551e66fc85458}

\item 
void {\bfseries bc1eqz} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a5ba243228cc2383e37e7dbc0394aec14}{}\label{classv8_1_1internal_1_1_assembler_a5ba243228cc2383e37e7dbc0394aec14}

\item 
void {\bfseries bc1nez} (int16\+\_\+t offset, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a31bc5491fcc64966b3c39c0a5f185910}{}\label{classv8_1_1internal_1_1_assembler_a31bc5491fcc64966b3c39c0a5f185910}

\item 
void {\bfseries bc1nez} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_aa0a265bf62fc48caf8816d3afa8a88bc}{}\label{classv8_1_1internal_1_1_assembler_aa0a265bf62fc48caf8816d3afa8a88bc}

\item 
void {\bfseries c} (F\+P\+U\+Condition cond, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a3f46a86b4798ee83224618639854a4ca}{}\label{classv8_1_1internal_1_1_assembler_a3f46a86b4798ee83224618639854a4ca}

\item 
void {\bfseries c\+\_\+s} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a41b495a950f2d196c897ee248c71aa4e}{}\label{classv8_1_1internal_1_1_assembler_a41b495a950f2d196c897ee248c71aa4e}

\item 
void {\bfseries c\+\_\+d} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ad6a6bc761d9dc163030962e83974665d}{}\label{classv8_1_1internal_1_1_assembler_ad6a6bc761d9dc163030962e83974665d}

\item 
void {\bfseries bc1f} (int16\+\_\+t offset, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a2e58a19af8461136aaad782edbd75b0b}{}\label{classv8_1_1internal_1_1_assembler_a2e58a19af8461136aaad782edbd75b0b}

\item 
void {\bfseries bc1f} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_af36add8a5946a221eb93b2461cecb584}{}\label{classv8_1_1internal_1_1_assembler_af36add8a5946a221eb93b2461cecb584}

\item 
void {\bfseries bc1t} (int16\+\_\+t offset, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a44bdba422ecf25d4d3fbc456cf8f2ea0}{}\label{classv8_1_1internal_1_1_assembler_a44bdba422ecf25d4d3fbc456cf8f2ea0}

\item 
void {\bfseries bc1t} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a3dac6fb27e4d6f79d8664b284754d799}{}\label{classv8_1_1internal_1_1_assembler_a3dac6fb27e4d6f79d8664b284754d799}

\item 
void {\bfseries fcmp} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} src1, const double src2, F\+P\+U\+Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a34767a3958666738a52eda3400baf95d}{}\label{classv8_1_1internal_1_1_assembler_a34767a3958666738a52eda3400baf95d}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
int {\bfseries Instructions\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}{}\label{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Set\+Recorded\+Ast\+Id} (\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id)\hypertarget{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}{}\label{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}

\item 
\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} {\bfseries Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}{}\label{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}

\item 
void {\bfseries Clear\+Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}{}\label{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
void {\bfseries dd} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}{}\label{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
void {\bfseries Block\+Trampoline\+Pool\+For} (int instructions)\hypertarget{classv8_1_1internal_1_1_assembler_a931dd9f1fe38ab728968056f885ef2e4}{}\label{classv8_1_1internal_1_1_assembler_a931dd9f1fe38ab728968056f885ef2e4}

\item 
bool {\bfseries overflow} () const \hypertarget{classv8_1_1internal_1_1_assembler_a9f1ffba1a7d494ae0a59161ece0719ae}{}\label{classv8_1_1internal_1_1_assembler_a9f1ffba1a7d494ae0a59161ece0719ae}

\item 
int {\bfseries available\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}{}\label{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}

\item 
Instr {\bfseries instr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}{}\label{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}

\item 
void {\bfseries instr\+\_\+at\+\_\+put} (int pos, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}{}\label{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}

\item 
void {\bfseries Check\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a175629df54920cc956f9718fbdfbf3cc}{}\label{classv8_1_1internal_1_1_assembler_a175629df54920cc956f9718fbdfbf3cc}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\item 
bool {\bfseries Is\+Prev\+Instr\+Compact\+Branch} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6f4e185f95bfb3f095f2e4cb889706fe}{}\label{classv8_1_1internal_1_1_assembler_a6f4e185f95bfb3f095f2e4cb889706fe}

\item 
int {\bfseries Unbound\+Labels\+Count} ()\hypertarget{classv8_1_1internal_1_1_assembler_a08a9a7c6e1854c9aa8b2bd532cda48b0}{}\label{classv8_1_1internal_1_1_assembler_a08a9a7c6e1854c9aa8b2bd532cda48b0}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
bool {\bfseries is\+\_\+near} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a1b9f67ddce1f7beca858d029331ddd2b}{}\label{classv8_1_1internal_1_1_assembler_a1b9f67ddce1f7beca858d029331ddd2b}

\item 
bool {\bfseries is\+\_\+near} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Offset\+Size bits)\hypertarget{classv8_1_1internal_1_1_assembler_a0ad60ee6d1a756e9279515ac7a19fb23}{}\label{classv8_1_1internal_1_1_assembler_a0ad60ee6d1a756e9279515ac7a19fb23}

\item 
bool {\bfseries is\+\_\+near\+\_\+branch} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ac6b2bd809f4a739f8285068a2a2cc1a6}{}\label{classv8_1_1internal_1_1_assembler_ac6b2bd809f4a739f8285068a2a2cc1a6}

\item 
bool {\bfseries is\+\_\+near\+\_\+pre\+\_\+r6} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ad389e92d408ee57d087aa524513b2bb0}{}\label{classv8_1_1internal_1_1_assembler_ad389e92d408ee57d087aa524513b2bb0}

\item 
bool {\bfseries is\+\_\+near\+\_\+r6} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a5e036b06b63f135ab816883312c27c01}{}\label{classv8_1_1internal_1_1_assembler_a5e036b06b63f135ab816883312c27c01}

\item 
int {\bfseries Branch\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ada491ae6acc1a4c87f1950d372f12f01}{}\label{classv8_1_1internal_1_1_assembler_ada491ae6acc1a4c87f1950d372f12f01}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset\+\_\+helper} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Offset\+Size bits)\hypertarget{classv8_1_1internal_1_1_assembler_aad7801b7b8006ca64d7cef98337650a4}{}\label{classv8_1_1internal_1_1_assembler_aad7801b7b8006ca64d7cef98337650a4}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_adba9524b2cf646b20def0cd5c873b00f}{}\label{classv8_1_1internal_1_1_assembler_adba9524b2cf646b20def0cd5c873b00f}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset21} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_af5484dcb3891d239c536250d052e57fa}{}\label{classv8_1_1internal_1_1_assembler_af5484dcb3891d239c536250d052e57fa}

\item 
int32\+\_\+t {\bfseries branch\+\_\+offset26} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a59e55bc863048fefbfc5be04136d0d49}{}\label{classv8_1_1internal_1_1_assembler_a59e55bc863048fefbfc5be04136d0d49}

\item 
int32\+\_\+t {\bfseries shifted\+\_\+branch\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a4d4548004251b96e399b99410c5d8731}{}\label{classv8_1_1internal_1_1_assembler_a4d4548004251b96e399b99410c5d8731}

\item 
int32\+\_\+t {\bfseries shifted\+\_\+branch\+\_\+offset21} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a7ad9c868d2561a9ccb3f826e7e859dc0}{}\label{classv8_1_1internal_1_1_assembler_a7ad9c868d2561a9ccb3f826e7e859dc0}

\item 
int32\+\_\+t {\bfseries shifted\+\_\+branch\+\_\+offset26} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a4749cd3eff1a6955cb600ec7eb9f308b}{}\label{classv8_1_1internal_1_1_assembler_a4749cd3eff1a6955cb600ec7eb9f308b}

\item 
uint64\+\_\+t {\bfseries jump\+\_\+address} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ab8d156bea409d32e806f41e5ef96a053}{}\label{classv8_1_1internal_1_1_assembler_ab8d156bea409d32e806f41e5ef96a053}

\item 
uint64\+\_\+t {\bfseries jump\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a89aac3ae9bd823271d1fed0b5bbc9b34}{}\label{classv8_1_1internal_1_1_assembler_a89aac3ae9bd823271d1fed0b5bbc9b34}

\item 
void {\bfseries label\+\_\+at\+\_\+put} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int at\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}{}\label{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, Address constant\+\_\+pool))\hypertarget{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}{}\label{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}{}\label{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code))\hypertarget{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}{}\label{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}{}\label{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries nop} (unsigned int type=0)\hypertarget{classv8_1_1internal_1_1_assembler_a4380f2abc3f49e51e21bf818f904ade4}{}\label{classv8_1_1internal_1_1_assembler_a4380f2abc3f49e51e21bf818f904ade4}

\item 
void {\bfseries b} (int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a6b28f843b4b12981dbe2b56aae080028}{}\label{classv8_1_1internal_1_1_assembler_a6b28f843b4b12981dbe2b56aae080028}

\item 
void {\bfseries b} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ae3c54fe4bc8c361fcbfcc2eaba788fe5}{}\label{classv8_1_1internal_1_1_assembler_ae3c54fe4bc8c361fcbfcc2eaba788fe5}

\item 
void {\bfseries bal} (int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a0089d4c8fc3ec02b14604728f75128d9}{}\label{classv8_1_1internal_1_1_assembler_a0089d4c8fc3ec02b14604728f75128d9}

\item 
void {\bfseries bal} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_adddf10deca6f4247491b91f83f87ccaf}{}\label{classv8_1_1internal_1_1_assembler_adddf10deca6f4247491b91f83f87ccaf}

\item 
void {\bfseries bc} (int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a732d4d2b94843c465c4f8fdcb5538620}{}\label{classv8_1_1internal_1_1_assembler_a732d4d2b94843c465c4f8fdcb5538620}

\item 
void {\bfseries bc} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a01214a6a2d6e1946185c1709ea6ea4e3}{}\label{classv8_1_1internal_1_1_assembler_a01214a6a2d6e1946185c1709ea6ea4e3}

\item 
void {\bfseries balc} (int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a4d52c0f03b77a5a3987e4cd90aedd454}{}\label{classv8_1_1internal_1_1_assembler_a4d52c0f03b77a5a3987e4cd90aedd454}

\item 
void {\bfseries balc} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a95ba0ffec1ee8b14ad2908ed83037fc0}{}\label{classv8_1_1internal_1_1_assembler_a95ba0ffec1ee8b14ad2908ed83037fc0}

\item 
void {\bfseries beq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ac1e47ac2ceb28ed5552ff9f4b166eab7}{}\label{classv8_1_1internal_1_1_assembler_ac1e47ac2ceb28ed5552ff9f4b166eab7}

\item 
void {\bfseries beq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ade55b6ce87a83a8f9c96420529c2f3f4}{}\label{classv8_1_1internal_1_1_assembler_ade55b6ce87a83a8f9c96420529c2f3f4}

\item 
void {\bfseries bgez} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a24f5796014525fa8d1c3548e7e15b9c3}{}\label{classv8_1_1internal_1_1_assembler_a24f5796014525fa8d1c3548e7e15b9c3}

\item 
void {\bfseries bgezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_afd2433743744eeb6f13f9b9f1be47609}{}\label{classv8_1_1internal_1_1_assembler_afd2433743744eeb6f13f9b9f1be47609}

\item 
void {\bfseries bgezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a157dbacda4018a2c7eaa4260efd76c9f}{}\label{classv8_1_1internal_1_1_assembler_a157dbacda4018a2c7eaa4260efd76c9f}

\item 
void {\bfseries bgeuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a16171ac91e9682ceee852dac12b20895}{}\label{classv8_1_1internal_1_1_assembler_a16171ac91e9682ceee852dac12b20895}

\item 
void {\bfseries bgeuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_af776bd0cc54ed9205b5ba6ef0ab7999d}{}\label{classv8_1_1internal_1_1_assembler_af776bd0cc54ed9205b5ba6ef0ab7999d}

\item 
void {\bfseries bgec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_acd7e476d0a2a41775906cca276edf2bf}{}\label{classv8_1_1internal_1_1_assembler_acd7e476d0a2a41775906cca276edf2bf}

\item 
void {\bfseries bgec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a79bdbce8318df0c3ed6d5e7df89ce49e}{}\label{classv8_1_1internal_1_1_assembler_a79bdbce8318df0c3ed6d5e7df89ce49e}

\item 
void {\bfseries bgezal} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a14aef973da7ed448ebb04160ed2e960c}{}\label{classv8_1_1internal_1_1_assembler_a14aef973da7ed448ebb04160ed2e960c}

\item 
void {\bfseries bgezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_abfa070b47b8ca66ebb62dc4522f13a8e}{}\label{classv8_1_1internal_1_1_assembler_abfa070b47b8ca66ebb62dc4522f13a8e}

\item 
void {\bfseries bgezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a7ea6cac08d74a5ac521d8a49418f7505}{}\label{classv8_1_1internal_1_1_assembler_a7ea6cac08d74a5ac521d8a49418f7505}

\item 
void {\bfseries bgezall} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_affbecdcc6df4cba83fa4635889e693e4}{}\label{classv8_1_1internal_1_1_assembler_affbecdcc6df4cba83fa4635889e693e4}

\item 
void {\bfseries bgezall} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a5079cd74c9b22e86e6918d6266b08828}{}\label{classv8_1_1internal_1_1_assembler_a5079cd74c9b22e86e6918d6266b08828}

\item 
void {\bfseries bgtz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_acc46e55d2cde95c4b2e85df43188f048}{}\label{classv8_1_1internal_1_1_assembler_acc46e55d2cde95c4b2e85df43188f048}

\item 
void {\bfseries bgtzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_af1d150ee91aaf3c6481097a1f76955c9}{}\label{classv8_1_1internal_1_1_assembler_af1d150ee91aaf3c6481097a1f76955c9}

\item 
void {\bfseries bgtzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aa590d1bc9d0160156a4ff3ce73dcc653}{}\label{classv8_1_1internal_1_1_assembler_aa590d1bc9d0160156a4ff3ce73dcc653}

\item 
void {\bfseries blez} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ab7e01e0cde6caebf8ff96ec4dd8b7f5f}{}\label{classv8_1_1internal_1_1_assembler_ab7e01e0cde6caebf8ff96ec4dd8b7f5f}

\item 
void {\bfseries blezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a528dae61fae6e4ffb1242e6a1d9ff4f4}{}\label{classv8_1_1internal_1_1_assembler_a528dae61fae6e4ffb1242e6a1d9ff4f4}

\item 
void {\bfseries blezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aed6ef5d779cc715ee7123c1f2c320de1}{}\label{classv8_1_1internal_1_1_assembler_aed6ef5d779cc715ee7123c1f2c320de1}

\item 
void {\bfseries bltz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a03073bfac653747e72bbb2934012bd04}{}\label{classv8_1_1internal_1_1_assembler_a03073bfac653747e72bbb2934012bd04}

\item 
void {\bfseries bltzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a69bfa9ff00fe0fae821fbbef9c6639f4}{}\label{classv8_1_1internal_1_1_assembler_a69bfa9ff00fe0fae821fbbef9c6639f4}

\item 
void {\bfseries bltzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_acb6b781ec63c10676401a74fc8f7aedb}{}\label{classv8_1_1internal_1_1_assembler_acb6b781ec63c10676401a74fc8f7aedb}

\item 
void {\bfseries bltuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a3671b6d2083a1dd9d84885ad2bb5b069}{}\label{classv8_1_1internal_1_1_assembler_a3671b6d2083a1dd9d84885ad2bb5b069}

\item 
void {\bfseries bltuc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ac1ffc3ab579b703e13dd47947c7e79a9}{}\label{classv8_1_1internal_1_1_assembler_ac1ffc3ab579b703e13dd47947c7e79a9}

\item 
void {\bfseries bltc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a569d49358a06fc428c9879693a918336}{}\label{classv8_1_1internal_1_1_assembler_a569d49358a06fc428c9879693a918336}

\item 
void {\bfseries bltc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_acd96f83206a744e59b35010a707aca22}{}\label{classv8_1_1internal_1_1_assembler_acd96f83206a744e59b35010a707aca22}

\item 
void {\bfseries bltzal} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a995183fc24102684557d4ca4e4b7567f}{}\label{classv8_1_1internal_1_1_assembler_a995183fc24102684557d4ca4e4b7567f}

\item 
void {\bfseries blezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ad1cabb716c5b1980742da5118c8976c0}{}\label{classv8_1_1internal_1_1_assembler_ad1cabb716c5b1980742da5118c8976c0}

\item 
void {\bfseries blezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a8a982370e0a12018538dab13d519fff8}{}\label{classv8_1_1internal_1_1_assembler_a8a982370e0a12018538dab13d519fff8}

\item 
void {\bfseries bltzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ae94179ef71fba67ef53d287915963ff5}{}\label{classv8_1_1internal_1_1_assembler_ae94179ef71fba67ef53d287915963ff5}

\item 
void {\bfseries bltzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a34c4f98efb729f7f89ce98e0764c4577}{}\label{classv8_1_1internal_1_1_assembler_a34c4f98efb729f7f89ce98e0764c4577}

\item 
void {\bfseries bgtzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_afa1bd0c1b4562b1c5311370a49d1545d}{}\label{classv8_1_1internal_1_1_assembler_afa1bd0c1b4562b1c5311370a49d1545d}

\item 
void {\bfseries bgtzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a8ddf9ae8a6a6b713e635b3df3c536527}{}\label{classv8_1_1internal_1_1_assembler_a8ddf9ae8a6a6b713e635b3df3c536527}

\item 
void {\bfseries beqzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a211336c3b993c4702211ff22a0baceed}{}\label{classv8_1_1internal_1_1_assembler_a211336c3b993c4702211ff22a0baceed}

\item 
void {\bfseries beqzalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a673f65646d154f83cfcda95deed6c9b8}{}\label{classv8_1_1internal_1_1_assembler_a673f65646d154f83cfcda95deed6c9b8}

\item 
void {\bfseries beqc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a00d1f11355eb850b4450f7fd76565ae7}{}\label{classv8_1_1internal_1_1_assembler_a00d1f11355eb850b4450f7fd76565ae7}

\item 
void {\bfseries beqc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a22b86d8a2624fa8b0299c34c5dfbe305}{}\label{classv8_1_1internal_1_1_assembler_a22b86d8a2624fa8b0299c34c5dfbe305}

\item 
void {\bfseries beqzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_aa5d532197c4672f121f9ad15f758f728}{}\label{classv8_1_1internal_1_1_assembler_aa5d532197c4672f121f9ad15f758f728}

\item 
void {\bfseries beqzc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a4ed74355a800d6ae587a00385d3f52d9}{}\label{classv8_1_1internal_1_1_assembler_a4ed74355a800d6ae587a00385d3f52d9}

\item 
void {\bfseries bnezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a2fb55233714ea2c8b6b04583897d56ec}{}\label{classv8_1_1internal_1_1_assembler_a2fb55233714ea2c8b6b04583897d56ec}

\item 
void {\bfseries bnezalc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a1366620b8c7314cf42597044082b74a8}{}\label{classv8_1_1internal_1_1_assembler_a1366620b8c7314cf42597044082b74a8}

\item 
void {\bfseries bnec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a550dc3602ab1737231500b02390d5c89}{}\label{classv8_1_1internal_1_1_assembler_a550dc3602ab1737231500b02390d5c89}

\item 
void {\bfseries bnec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a38bb3cac1509f613e1175d480fe75def}{}\label{classv8_1_1internal_1_1_assembler_a38bb3cac1509f613e1175d480fe75def}

\item 
void {\bfseries bnezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int32\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_ac8ba13893c0bfea9a23c0c68cf76884f}{}\label{classv8_1_1internal_1_1_assembler_ac8ba13893c0bfea9a23c0c68cf76884f}

\item 
void {\bfseries bnezc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_adeb004a57119c9895aacab6208c38201}{}\label{classv8_1_1internal_1_1_assembler_adeb004a57119c9895aacab6208c38201}

\item 
void {\bfseries bne} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a5ecb7420e9cad971ddfb90321736d360}{}\label{classv8_1_1internal_1_1_assembler_a5ecb7420e9cad971ddfb90321736d360}

\item 
void {\bfseries bne} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aa96f15f168cf962df90eb92363d151d0}{}\label{classv8_1_1internal_1_1_assembler_aa96f15f168cf962df90eb92363d151d0}

\item 
void {\bfseries bovc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_aa76dc21db63a86791b4785c537b827f5}{}\label{classv8_1_1internal_1_1_assembler_aa76dc21db63a86791b4785c537b827f5}

\item 
void {\bfseries bovc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_ac60b3940637b2dd0b4b60873358e5401}{}\label{classv8_1_1internal_1_1_assembler_ac60b3940637b2dd0b4b60873358e5401}

\item 
void {\bfseries bnvc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a574d9718ce5da0bfb7ef203feaca8f73}{}\label{classv8_1_1internal_1_1_assembler_a574d9718ce5da0bfb7ef203feaca8f73}

\item 
void {\bfseries bnvc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a3690084040f17cf5eedeb91d9252283c}{}\label{classv8_1_1internal_1_1_assembler_a3690084040f17cf5eedeb91d9252283c}

\item 
void {\bfseries j} (int64\+\_\+t target)\hypertarget{classv8_1_1internal_1_1_assembler_ac3b3152af66521d499e65880eb2263d9}{}\label{classv8_1_1internal_1_1_assembler_ac3b3152af66521d499e65880eb2263d9}

\item 
void {\bfseries jal} (int64\+\_\+t target)\hypertarget{classv8_1_1internal_1_1_assembler_a670e173c1f6f65c90ccf01cb86b3c5ba}{}\label{classv8_1_1internal_1_1_assembler_a670e173c1f6f65c90ccf01cb86b3c5ba}

\item 
void {\bfseries j} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$target)\hypertarget{classv8_1_1internal_1_1_assembler_a4ec774f8508572aef3729475767e9e0d}{}\label{classv8_1_1internal_1_1_assembler_a4ec774f8508572aef3729475767e9e0d}

\item 
void {\bfseries jal} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$target)\hypertarget{classv8_1_1internal_1_1_assembler_ae2801d1d08d95bb240f2e38054437e59}{}\label{classv8_1_1internal_1_1_assembler_ae2801d1d08d95bb240f2e38054437e59}

\item 
void {\bfseries jalr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd=ra)\hypertarget{classv8_1_1internal_1_1_assembler_a2afad19958abfaa9dde7c130a4cdd911}{}\label{classv8_1_1internal_1_1_assembler_a2afad19958abfaa9dde7c130a4cdd911}

\item 
void {\bfseries jr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} target)\hypertarget{classv8_1_1internal_1_1_assembler_a23da3d4fc0f970f51d79fd14a366758f}{}\label{classv8_1_1internal_1_1_assembler_a23da3d4fc0f970f51d79fd14a366758f}

\item 
void {\bfseries jic} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a0edadeb17e26eda38a1a51e5a4afec87}{}\label{classv8_1_1internal_1_1_assembler_a0edadeb17e26eda38a1a51e5a4afec87}

\item 
void {\bfseries jialc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a2f609620c95813d9f56af2f97034fb42}{}\label{classv8_1_1internal_1_1_assembler_a2f609620c95813d9f56af2f97034fb42}

\item 
void {\bfseries addu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a16cc3ab94dc074a4ac45de61cbce4787}{}\label{classv8_1_1internal_1_1_assembler_a16cc3ab94dc074a4ac45de61cbce4787}

\item 
void {\bfseries subu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_afbb29f6b6036eae70f971585d76a03b4}{}\label{classv8_1_1internal_1_1_assembler_afbb29f6b6036eae70f971585d76a03b4}

\item 
void {\bfseries div} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a4cfbe362e8f796ea8fd4657d7bcce5a1}{}\label{classv8_1_1internal_1_1_assembler_a4cfbe362e8f796ea8fd4657d7bcce5a1}

\item 
void {\bfseries divu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aec89b224e583ed563f6c7b0c129f1a80}{}\label{classv8_1_1internal_1_1_assembler_aec89b224e583ed563f6c7b0c129f1a80}

\item 
void {\bfseries ddiv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ab453e51a88583563170b27d92ee64fdc}{}\label{classv8_1_1internal_1_1_assembler_ab453e51a88583563170b27d92ee64fdc}

\item 
void {\bfseries ddivu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a37c8233f30baad97d90bff73098db3c5}{}\label{classv8_1_1internal_1_1_assembler_a37c8233f30baad97d90bff73098db3c5}

\item 
void {\bfseries div} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a80832f8fe66be8f76e6b1b60b8ffee0b}{}\label{classv8_1_1internal_1_1_assembler_a80832f8fe66be8f76e6b1b60b8ffee0b}

\item 
void {\bfseries divu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a36e9f78ead2736345bfc97917135d9c4}{}\label{classv8_1_1internal_1_1_assembler_a36e9f78ead2736345bfc97917135d9c4}

\item 
void {\bfseries ddiv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a7e7c88fa649bc615810adfc6e199ee26}{}\label{classv8_1_1internal_1_1_assembler_a7e7c88fa649bc615810adfc6e199ee26}

\item 
void {\bfseries ddivu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ae96be5c88e760ae30c70e6e33b3a5bf9}{}\label{classv8_1_1internal_1_1_assembler_ae96be5c88e760ae30c70e6e33b3a5bf9}

\item 
void {\bfseries mod} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aa8c80e629af97941d8dd5a48c5037607}{}\label{classv8_1_1internal_1_1_assembler_aa8c80e629af97941d8dd5a48c5037607}

\item 
void {\bfseries modu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a37953644cbf6f7a4ee30604a3fbedd1c}{}\label{classv8_1_1internal_1_1_assembler_a37953644cbf6f7a4ee30604a3fbedd1c}

\item 
void {\bfseries dmod} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a141d3e7c1e9a66f3fe42e8ee0a1b175b}{}\label{classv8_1_1internal_1_1_assembler_a141d3e7c1e9a66f3fe42e8ee0a1b175b}

\item 
void {\bfseries dmodu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a664c2dc6c05f241aba2f66d215b56d72}{}\label{classv8_1_1internal_1_1_assembler_a664c2dc6c05f241aba2f66d215b56d72}

\item 
void {\bfseries mul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a58773e468717979a14ffb75eec46cd4e}{}\label{classv8_1_1internal_1_1_assembler_a58773e468717979a14ffb75eec46cd4e}

\item 
void {\bfseries muh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a926f8b3feadb9f04b99811838f98d0d4}{}\label{classv8_1_1internal_1_1_assembler_a926f8b3feadb9f04b99811838f98d0d4}

\item 
void {\bfseries mulu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a3319d6d9492da4e2922f03b0ebdc0442}{}\label{classv8_1_1internal_1_1_assembler_a3319d6d9492da4e2922f03b0ebdc0442}

\item 
void {\bfseries muhu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ad2219ae8ccbbd41f9d860ac4252b5970}{}\label{classv8_1_1internal_1_1_assembler_ad2219ae8ccbbd41f9d860ac4252b5970}

\item 
void {\bfseries mult} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a9c3fdd901b4694812240af97523e1ed9}{}\label{classv8_1_1internal_1_1_assembler_a9c3fdd901b4694812240af97523e1ed9}

\item 
void {\bfseries multu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ae70c2724254ce10f05bb2f0b90bd58c4}{}\label{classv8_1_1internal_1_1_assembler_ae70c2724254ce10f05bb2f0b90bd58c4}

\item 
void {\bfseries dmul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a61d12c423db5d83897450f2277c2e00c}{}\label{classv8_1_1internal_1_1_assembler_a61d12c423db5d83897450f2277c2e00c}

\item 
void {\bfseries dmuh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a5c5355b579d284dfaf859b7f95c5488d}{}\label{classv8_1_1internal_1_1_assembler_a5c5355b579d284dfaf859b7f95c5488d}

\item 
void {\bfseries dmulu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ae28aa447e76af3fe9011c947a93ee04d}{}\label{classv8_1_1internal_1_1_assembler_ae28aa447e76af3fe9011c947a93ee04d}

\item 
void {\bfseries dmuhu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a04488c274b24084a43dc5b3d92755d62}{}\label{classv8_1_1internal_1_1_assembler_a04488c274b24084a43dc5b3d92755d62}

\item 
void {\bfseries daddu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ae2f509c9252a2adeb548404e82e800f5}{}\label{classv8_1_1internal_1_1_assembler_ae2f509c9252a2adeb548404e82e800f5}

\item 
void {\bfseries dsubu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a01f52cf4fe8d91858ed7529b230ef4b2}{}\label{classv8_1_1internal_1_1_assembler_a01f52cf4fe8d91858ed7529b230ef4b2}

\item 
void {\bfseries dmult} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a1e8f4f51d21efc00f4464d5929192df6}{}\label{classv8_1_1internal_1_1_assembler_a1e8f4f51d21efc00f4464d5929192df6}

\item 
void {\bfseries dmultu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a7f270126777ab633fe7855fd60c9a3ce}{}\label{classv8_1_1internal_1_1_assembler_a7f270126777ab633fe7855fd60c9a3ce}

\item 
void {\bfseries addiu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a73cda4412f5207f506e5f533d08f8b75}{}\label{classv8_1_1internal_1_1_assembler_a73cda4412f5207f506e5f533d08f8b75}

\item 
void {\bfseries daddiu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a8757a96bbfea7e0b3a08f12b47aa829b}{}\label{classv8_1_1internal_1_1_assembler_a8757a96bbfea7e0b3a08f12b47aa829b}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a94c72389b11882a33e04783fbd8dd03b}{}\label{classv8_1_1internal_1_1_assembler_a94c72389b11882a33e04783fbd8dd03b}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_abf2eed9f0dbd59148b72948cd755886b}{}\label{classv8_1_1internal_1_1_assembler_abf2eed9f0dbd59148b72948cd755886b}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_abe3ae8f6ffe6fcf03f495615a0e2cf71}{}\label{classv8_1_1internal_1_1_assembler_abe3ae8f6ffe6fcf03f495615a0e2cf71}

\item 
void {\bfseries nor} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aefafbeb1da35013c804598990caee496}{}\label{classv8_1_1internal_1_1_assembler_aefafbeb1da35013c804598990caee496}

\item 
void {\bfseries andi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a7a7c07c1d7c220b078c51d69ac023238}{}\label{classv8_1_1internal_1_1_assembler_a7a7c07c1d7c220b078c51d69ac023238}

\item 
void {\bfseries ori} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a7939aa5ba392e40164a31e2e0fecb0eb}{}\label{classv8_1_1internal_1_1_assembler_a7939aa5ba392e40164a31e2e0fecb0eb}

\item 
void {\bfseries xori} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a74b8778e4d298fefe08a97d7571f5d1e}{}\label{classv8_1_1internal_1_1_assembler_a74b8778e4d298fefe08a97d7571f5d1e}

\item 
void {\bfseries lui} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a8abd9e6c57f23ca66a35f39cbaf52eda}{}\label{classv8_1_1internal_1_1_assembler_a8abd9e6c57f23ca66a35f39cbaf52eda}

\item 
void {\bfseries aui} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_adbf8ac3fb629e966ce726b51aef86491}{}\label{classv8_1_1internal_1_1_assembler_adbf8ac3fb629e966ce726b51aef86491}

\item 
void {\bfseries daui} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a51a8b43fc3750e952db41c8ee90926df}{}\label{classv8_1_1internal_1_1_assembler_a51a8b43fc3750e952db41c8ee90926df}

\item 
void {\bfseries dahi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_ae1f3608fc2458a2f8cd4b45fd709d279}{}\label{classv8_1_1internal_1_1_assembler_ae1f3608fc2458a2f8cd4b45fd709d279}

\item 
void {\bfseries dati} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a1060a1da69096c79f45fc66ddb418d49}{}\label{classv8_1_1internal_1_1_assembler_a1060a1da69096c79f45fc66ddb418d49}

\item 
void {\bfseries sll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa, bool coming\+\_\+from\+\_\+nop=false)\hypertarget{classv8_1_1internal_1_1_assembler_aad4ec30caff9272722d37b4a6b184379}{}\label{classv8_1_1internal_1_1_assembler_aad4ec30caff9272722d37b4a6b184379}

\item 
void {\bfseries sllv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_af03c8d31fa9e42bf9515beba98ba5601}{}\label{classv8_1_1internal_1_1_assembler_af03c8d31fa9e42bf9515beba98ba5601}

\item 
void {\bfseries srl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_aa7738f8f53c2ed41930d535813954074}{}\label{classv8_1_1internal_1_1_assembler_aa7738f8f53c2ed41930d535813954074}

\item 
void {\bfseries srlv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_ab7fb887d94054d9983f52887c5e34e92}{}\label{classv8_1_1internal_1_1_assembler_ab7fb887d94054d9983f52887c5e34e92}

\item 
void {\bfseries sra} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_af8d4a7abced87151148d8e3b36fe1980}{}\label{classv8_1_1internal_1_1_assembler_af8d4a7abced87151148d8e3b36fe1980}

\item 
void {\bfseries srav} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_a8d8b383bc07cefb4c7caf848e9096df3}{}\label{classv8_1_1internal_1_1_assembler_a8d8b383bc07cefb4c7caf848e9096df3}

\item 
void {\bfseries rotr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a6116853e84550fcd5db5658b85b1dfbf}{}\label{classv8_1_1internal_1_1_assembler_a6116853e84550fcd5db5658b85b1dfbf}

\item 
void {\bfseries rotrv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_a7675792315f110d56c4917e3dab83115}{}\label{classv8_1_1internal_1_1_assembler_a7675792315f110d56c4917e3dab83115}

\item 
void {\bfseries dsll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_af48020f44f1d7ff49d4b39ef18123109}{}\label{classv8_1_1internal_1_1_assembler_af48020f44f1d7ff49d4b39ef18123109}

\item 
void {\bfseries dsllv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_aee4f41450edd0bf590aad034b7ca219b}{}\label{classv8_1_1internal_1_1_assembler_aee4f41450edd0bf590aad034b7ca219b}

\item 
void {\bfseries dsrl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a5a7c7c3f81af9c4a5f479519a8d30ca9}{}\label{classv8_1_1internal_1_1_assembler_a5a7c7c3f81af9c4a5f479519a8d30ca9}

\item 
void {\bfseries dsrlv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_a9f8bc549b229d128e8abc64e3e149ffe}{}\label{classv8_1_1internal_1_1_assembler_a9f8bc549b229d128e8abc64e3e149ffe}

\item 
void {\bfseries drotr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_afba0e90f370c2bfe2c2145ac493ab87d}{}\label{classv8_1_1internal_1_1_assembler_afba0e90f370c2bfe2c2145ac493ab87d}

\item 
void {\bfseries drotr32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_aef6a9807ffe99d9a3faa6aec846330aa}{}\label{classv8_1_1internal_1_1_assembler_aef6a9807ffe99d9a3faa6aec846330aa}

\item 
void {\bfseries drotrv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_ad003ad27e13639b3719ac4043797bd87}{}\label{classv8_1_1internal_1_1_assembler_ad003ad27e13639b3719ac4043797bd87}

\item 
void {\bfseries dsra} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a18c3947fdc6b3fe7134f338407967ad8}{}\label{classv8_1_1internal_1_1_assembler_a18c3947fdc6b3fe7134f338407967ad8}

\item 
void {\bfseries dsrav} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_aafe1de9708ef2acf3e520066cae16451}{}\label{classv8_1_1internal_1_1_assembler_aafe1de9708ef2acf3e520066cae16451}

\item 
void {\bfseries dsll32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_af6bc51e36849de5bde6e0cb79ffa7aef}{}\label{classv8_1_1internal_1_1_assembler_af6bc51e36849de5bde6e0cb79ffa7aef}

\item 
void {\bfseries dsrl32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a692f740bb6014c5d389b82318264d633}{}\label{classv8_1_1internal_1_1_assembler_a692f740bb6014c5d389b82318264d633}

\item 
void {\bfseries dsra32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a6b656ecf7bb730cc78c0bda16ec19481}{}\label{classv8_1_1internal_1_1_assembler_a6b656ecf7bb730cc78c0bda16ec19481}

\item 
void {\bfseries lb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a2aeadcc80a724b877726324fcf72e8c5}{}\label{classv8_1_1internal_1_1_assembler_a2aeadcc80a724b877726324fcf72e8c5}

\item 
void {\bfseries lbu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a103363365b89b875bfe07fa0fc0505d8}{}\label{classv8_1_1internal_1_1_assembler_a103363365b89b875bfe07fa0fc0505d8}

\item 
void {\bfseries lh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a8b9b0df190295211cb63b5291898f637}{}\label{classv8_1_1internal_1_1_assembler_a8b9b0df190295211cb63b5291898f637}

\item 
void {\bfseries lhu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_aca61e5a27e3695c5187cd4a68656ea29}{}\label{classv8_1_1internal_1_1_assembler_aca61e5a27e3695c5187cd4a68656ea29}

\item 
void {\bfseries lw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a6554f0ec423b809737d560cf31fc11a0}{}\label{classv8_1_1internal_1_1_assembler_a6554f0ec423b809737d560cf31fc11a0}

\item 
void {\bfseries lwu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_aa3e2488533d49c86fd1d82ad0eb621b3}{}\label{classv8_1_1internal_1_1_assembler_aa3e2488533d49c86fd1d82ad0eb621b3}

\item 
void {\bfseries lwl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a0ed78bf9824af2940d9717ea2b4b97b8}{}\label{classv8_1_1internal_1_1_assembler_a0ed78bf9824af2940d9717ea2b4b97b8}

\item 
void {\bfseries lwr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a2407b6072a70093195d24997f6e186e6}{}\label{classv8_1_1internal_1_1_assembler_a2407b6072a70093195d24997f6e186e6}

\item 
void {\bfseries sb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a8593f3df5e5b2d54030d9135772ffd11}{}\label{classv8_1_1internal_1_1_assembler_a8593f3df5e5b2d54030d9135772ffd11}

\item 
void {\bfseries sh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_ae5da557860e5d8e59c3fb757919b26e7}{}\label{classv8_1_1internal_1_1_assembler_ae5da557860e5d8e59c3fb757919b26e7}

\item 
void {\bfseries sw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_acec20aa3cffa97d5384d593a939cce56}{}\label{classv8_1_1internal_1_1_assembler_acec20aa3cffa97d5384d593a939cce56}

\item 
void {\bfseries swl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a84c9f46dc46d539d441021b6ecce7e36}{}\label{classv8_1_1internal_1_1_assembler_a84c9f46dc46d539d441021b6ecce7e36}

\item 
void {\bfseries swr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_aef3c6c9086f734ea20ca43095885aa86}{}\label{classv8_1_1internal_1_1_assembler_aef3c6c9086f734ea20ca43095885aa86}

\item 
void {\bfseries ldl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_ad1d151f8014f63a2f561245a10fce9d1}{}\label{classv8_1_1internal_1_1_assembler_ad1d151f8014f63a2f561245a10fce9d1}

\item 
void {\bfseries ldr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a7d6ba0e4d7c68b99a1648938919244ad}{}\label{classv8_1_1internal_1_1_assembler_a7d6ba0e4d7c68b99a1648938919244ad}

\item 
void {\bfseries sdl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a9765e59c3c6738b687643d80ab271c2a}{}\label{classv8_1_1internal_1_1_assembler_a9765e59c3c6738b687643d80ab271c2a}

\item 
void {\bfseries sdr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a3b84723fd06b712fa7cd8966a46a3034}{}\label{classv8_1_1internal_1_1_assembler_a3b84723fd06b712fa7cd8966a46a3034}

\item 
void {\bfseries ld} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a042b66c8ef0173b3a2e6b934a1696b97}{}\label{classv8_1_1internal_1_1_assembler_a042b66c8ef0173b3a2e6b934a1696b97}

\item 
void {\bfseries sd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a05e9f50130b0f6d6ffd215a73985cfc2}{}\label{classv8_1_1internal_1_1_assembler_a05e9f50130b0f6d6ffd215a73985cfc2}

\item 
void {\bfseries addiupc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t imm19)\hypertarget{classv8_1_1internal_1_1_assembler_a7906ca405f008958c4ea1497d2223564}{}\label{classv8_1_1internal_1_1_assembler_a7906ca405f008958c4ea1497d2223564}

\item 
void {\bfseries lwpc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset19)\hypertarget{classv8_1_1internal_1_1_assembler_ae7c990efc68fa000416da4b75fd14d18}{}\label{classv8_1_1internal_1_1_assembler_ae7c990efc68fa000416da4b75fd14d18}

\item 
void {\bfseries lwupc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset19)\hypertarget{classv8_1_1internal_1_1_assembler_a6bc4cc0ab2fda85d34d9662eb552663e}{}\label{classv8_1_1internal_1_1_assembler_a6bc4cc0ab2fda85d34d9662eb552663e}

\item 
void {\bfseries ldpc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset18)\hypertarget{classv8_1_1internal_1_1_assembler_accf82b1ccd90e293ebe0a29f3bbe5491}{}\label{classv8_1_1internal_1_1_assembler_accf82b1ccd90e293ebe0a29f3bbe5491}

\item 
void {\bfseries auipc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_a431804f831cd2e98205b89b51470e293}{}\label{classv8_1_1internal_1_1_assembler_a431804f831cd2e98205b89b51470e293}

\item 
void {\bfseries aluipc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int16\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_af4c79ec55826980e119a398c60477ee7}{}\label{classv8_1_1internal_1_1_assembler_af4c79ec55826980e119a398c60477ee7}

\item 
void {\bfseries pref} (int32\+\_\+t hint, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&rs)\hypertarget{classv8_1_1internal_1_1_assembler_a1e8348d12b7c4a055c2e9d789b31df27}{}\label{classv8_1_1internal_1_1_assembler_a1e8348d12b7c4a055c2e9d789b31df27}

\item 
void {\bfseries break\+\_\+} (uint32\+\_\+t code, bool break\+\_\+as\+\_\+stop=false)\hypertarget{classv8_1_1internal_1_1_assembler_a11fa438411c27ddf9537d197fdd4ae41}{}\label{classv8_1_1internal_1_1_assembler_a11fa438411c27ddf9537d197fdd4ae41}

\item 
void {\bfseries stop} (const char $\ast$msg, uint32\+\_\+t code=k\+Max\+Stop\+Code)\hypertarget{classv8_1_1internal_1_1_assembler_a2365d6fd5c4a09b868934a83a14f8211}{}\label{classv8_1_1internal_1_1_assembler_a2365d6fd5c4a09b868934a83a14f8211}

\item 
void {\bfseries tge} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_ace48a33841c457f4e7b193e40b2b5632}{}\label{classv8_1_1internal_1_1_assembler_ace48a33841c457f4e7b193e40b2b5632}

\item 
void {\bfseries tgeu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a2d42e4eaf7a86ad4675d96e48adf94d1}{}\label{classv8_1_1internal_1_1_assembler_a2d42e4eaf7a86ad4675d96e48adf94d1}

\item 
void {\bfseries tlt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a5bfb37a0202529ac53ad245bba36bcf6}{}\label{classv8_1_1internal_1_1_assembler_a5bfb37a0202529ac53ad245bba36bcf6}

\item 
void {\bfseries tltu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a2d3dcb8a4480ac5b66bdd0bf291a0a76}{}\label{classv8_1_1internal_1_1_assembler_a2d3dcb8a4480ac5b66bdd0bf291a0a76}

\item 
void {\bfseries teq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_a59f3be8d7694e71b68a6a9ee9638c068}{}\label{classv8_1_1internal_1_1_assembler_a59f3be8d7694e71b68a6a9ee9638c068}

\item 
void {\bfseries tne} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t code)\hypertarget{classv8_1_1internal_1_1_assembler_aca142021085e7b63307e78a70a4115da}{}\label{classv8_1_1internal_1_1_assembler_aca142021085e7b63307e78a70a4115da}

\item 
void {\bfseries sync} ()\hypertarget{classv8_1_1internal_1_1_assembler_af2c45dc8b2e6c740b489daf57be90f11}{}\label{classv8_1_1internal_1_1_assembler_af2c45dc8b2e6c740b489daf57be90f11}

\item 
void {\bfseries mfhi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a77a5ff75030f8968b086a3934f7994f0}{}\label{classv8_1_1internal_1_1_assembler_a77a5ff75030f8968b086a3934f7994f0}

\item 
void {\bfseries mflo} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a375132aa3c39bc56f2ed2a354e727152}{}\label{classv8_1_1internal_1_1_assembler_a375132aa3c39bc56f2ed2a354e727152}

\item 
void {\bfseries slt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a0eb46a1d369e7e8fa2cebe94cb6598bd}{}\label{classv8_1_1internal_1_1_assembler_a0eb46a1d369e7e8fa2cebe94cb6598bd}

\item 
void {\bfseries sltu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a790493bbd62e65367b4d1e9dbec0e5fb}{}\label{classv8_1_1internal_1_1_assembler_a790493bbd62e65367b4d1e9dbec0e5fb}

\item 
void {\bfseries slti} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a0da53f8945c6e2a196a3b8b08da26837}{}\label{classv8_1_1internal_1_1_assembler_a0da53f8945c6e2a196a3b8b08da26837}

\item 
void {\bfseries sltiu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t j)\hypertarget{classv8_1_1internal_1_1_assembler_a2bcd5718104112c4494652ecac26e042}{}\label{classv8_1_1internal_1_1_assembler_a2bcd5718104112c4494652ecac26e042}

\item 
void {\bfseries movz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a2b0e1b490bf28fbf433bb5f765817739}{}\label{classv8_1_1internal_1_1_assembler_a2b0e1b490bf28fbf433bb5f765817739}

\item 
void {\bfseries movn} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ad4b03d7be2d324039f133cfd7124b170}{}\label{classv8_1_1internal_1_1_assembler_ad4b03d7be2d324039f133cfd7124b170}

\item 
void {\bfseries movt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ab81a83055fe9874c7ca0e14d7e8f6ac1}{}\label{classv8_1_1internal_1_1_assembler_ab81a83055fe9874c7ca0e14d7e8f6ac1}

\item 
void {\bfseries movf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a1193c35d6739ea516a665ef1d091f741}{}\label{classv8_1_1internal_1_1_assembler_a1193c35d6739ea516a665ef1d091f741}

\item 
void {\bfseries sel} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ac41e73ea62f5c09c2187e5c90da6543c}{}\label{classv8_1_1internal_1_1_assembler_ac41e73ea62f5c09c2187e5c90da6543c}

\item 
void {\bfseries sel\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a64504c8766ac4937f2025968d6445dc7}{}\label{classv8_1_1internal_1_1_assembler_a64504c8766ac4937f2025968d6445dc7}

\item 
void {\bfseries sel\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ab0a16b1f7db80fc127ff5aba8a707679}{}\label{classv8_1_1internal_1_1_assembler_ab0a16b1f7db80fc127ff5aba8a707679}

\item 
void {\bfseries seleqz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_adf7fb6f3147acbffbfe198f3aafb3a6f}{}\label{classv8_1_1internal_1_1_assembler_adf7fb6f3147acbffbfe198f3aafb3a6f}

\item 
void {\bfseries seleqz} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a2940ed00955ac1827db057decf927905}{}\label{classv8_1_1internal_1_1_assembler_a2940ed00955ac1827db057decf927905}

\item 
void {\bfseries selnez} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a7b3d11ebd6f3d328c19438dbeb4d9ee1}{}\label{classv8_1_1internal_1_1_assembler_a7b3d11ebd6f3d328c19438dbeb4d9ee1}

\item 
void {\bfseries selnez} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a7882a45af438c22d7552c64de9c72646}{}\label{classv8_1_1internal_1_1_assembler_a7882a45af438c22d7552c64de9c72646}

\item 
void {\bfseries seleqz\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a6cc3ead851bb12aa1a737e05645f1f27}{}\label{classv8_1_1internal_1_1_assembler_a6cc3ead851bb12aa1a737e05645f1f27}

\item 
void {\bfseries seleqz\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_adda6c0fd331b6e555efb97ab5f4ea3df}{}\label{classv8_1_1internal_1_1_assembler_adda6c0fd331b6e555efb97ab5f4ea3df}

\item 
void {\bfseries selnez\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a77624ae3dbde4e53f743251429e0ff08}{}\label{classv8_1_1internal_1_1_assembler_a77624ae3dbde4e53f743251429e0ff08}

\item 
void {\bfseries selnez\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_abcc14d13a65d1f3eeb51c642915efa68}{}\label{classv8_1_1internal_1_1_assembler_abcc14d13a65d1f3eeb51c642915efa68}

\item 
void {\bfseries movz\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a15deca3d5523a4ef04898b432d1abe46}{}\label{classv8_1_1internal_1_1_assembler_a15deca3d5523a4ef04898b432d1abe46}

\item 
void {\bfseries movz\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a19cd17dd5a679d0c1726998f7e35e6af}{}\label{classv8_1_1internal_1_1_assembler_a19cd17dd5a679d0c1726998f7e35e6af}

\item 
void {\bfseries movt\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ada0460ab18432b593940d6126809ece8}{}\label{classv8_1_1internal_1_1_assembler_ada0460ab18432b593940d6126809ece8}

\item 
void {\bfseries movt\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ab881d2ebff737ec411ee4a2c3458e7ce}{}\label{classv8_1_1internal_1_1_assembler_ab881d2ebff737ec411ee4a2c3458e7ce}

\item 
void {\bfseries movf\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ab631c0f2ba15c54cac90b73722179249}{}\label{classv8_1_1internal_1_1_assembler_ab631c0f2ba15c54cac90b73722179249}

\item 
void {\bfseries movf\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_af0c6cbc2f314023b5a297b3b5301451b}{}\label{classv8_1_1internal_1_1_assembler_af0c6cbc2f314023b5a297b3b5301451b}

\item 
void {\bfseries movn\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_aec776cbfad230f279ca58765a4ee06e3}{}\label{classv8_1_1internal_1_1_assembler_aec776cbfad230f279ca58765a4ee06e3}

\item 
void {\bfseries movn\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a22fed1c5828d2282d3bdf9e79c2be82f}{}\label{classv8_1_1internal_1_1_assembler_a22fed1c5828d2282d3bdf9e79c2be82f}

\item 
void {\bfseries clz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_aec8a843d322bc61d75c115fdecd4fe87}{}\label{classv8_1_1internal_1_1_assembler_aec8a843d322bc61d75c115fdecd4fe87}

\item 
void {\bfseries dclz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs)\hypertarget{classv8_1_1internal_1_1_assembler_ab362f81eae300041e7cea496265c0561}{}\label{classv8_1_1internal_1_1_assembler_ab362f81eae300041e7cea496265c0561}

\item 
void {\bfseries ins\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a8799088b6e9391aeffbe270c38d58842}{}\label{classv8_1_1internal_1_1_assembler_a8799088b6e9391aeffbe270c38d58842}

\item 
void {\bfseries ext\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a9ba8ee48cacee75721798c7cb1960539}{}\label{classv8_1_1internal_1_1_assembler_a9ba8ee48cacee75721798c7cb1960539}

\item 
void {\bfseries dext\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a8c5018f747750f74e46a0a3ac16c91b4}{}\label{classv8_1_1internal_1_1_assembler_a8c5018f747750f74e46a0a3ac16c91b4}

\item 
void {\bfseries dextm} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a08245d74e2b8e3cfc0f23fa5255c2236}{}\label{classv8_1_1internal_1_1_assembler_a08245d74e2b8e3cfc0f23fa5255c2236}

\item 
void {\bfseries dextu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_a438347d6d33a59991abe1b029aa93f11}{}\label{classv8_1_1internal_1_1_assembler_a438347d6d33a59991abe1b029aa93f11}

\item 
void {\bfseries dins\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint16\+\_\+t pos, uint16\+\_\+t size)\hypertarget{classv8_1_1internal_1_1_assembler_aee5a0999d1d741c20cc0955cb422b351}{}\label{classv8_1_1internal_1_1_assembler_aee5a0999d1d741c20cc0955cb422b351}

\item 
void {\bfseries bitswap} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_ae7d9cf7f1a18b80412c58f02b66c9fb2}{}\label{classv8_1_1internal_1_1_assembler_ae7d9cf7f1a18b80412c58f02b66c9fb2}

\item 
void {\bfseries dbitswap} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a302ee95283f6574e2349ff2ac47574b1}{}\label{classv8_1_1internal_1_1_assembler_a302ee95283f6574e2349ff2ac47574b1}

\item 
void {\bfseries align} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint8\+\_\+t bp)\hypertarget{classv8_1_1internal_1_1_assembler_a8e4aa033edab8b6b512ba211590e30e8}{}\label{classv8_1_1internal_1_1_assembler_a8e4aa033edab8b6b512ba211590e30e8}

\item 
void {\bfseries dalign} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint8\+\_\+t bp)\hypertarget{classv8_1_1internal_1_1_assembler_a391e914a882e5a5e9b54b7c49bea29b2}{}\label{classv8_1_1internal_1_1_assembler_a391e914a882e5a5e9b54b7c49bea29b2}

\item 
void {\bfseries lwc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae3ad59071284b74aa9fdcd77e2a15921}{}\label{classv8_1_1internal_1_1_assembler_ae3ad59071284b74aa9fdcd77e2a15921}

\item 
void {\bfseries ldc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a986bb16d0c2297a2202971cdfec5ab30}{}\label{classv8_1_1internal_1_1_assembler_a986bb16d0c2297a2202971cdfec5ab30}

\item 
void {\bfseries swc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a2998c788c10d317cd6da1454e1d9645c}{}\label{classv8_1_1internal_1_1_assembler_a2998c788c10d317cd6da1454e1d9645c}

\item 
void {\bfseries sdc1} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a358bc190444f569d7a642a99e4dc9941}{}\label{classv8_1_1internal_1_1_assembler_a358bc190444f569d7a642a99e4dc9941}

\item 
void {\bfseries mtc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a628e94661e518d6c195d7998e0b75bf1}{}\label{classv8_1_1internal_1_1_assembler_a628e94661e518d6c195d7998e0b75bf1}

\item 
void {\bfseries mthc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ad52a131c5644be6cf6eef9cac754ef9f}{}\label{classv8_1_1internal_1_1_assembler_ad52a131c5644be6cf6eef9cac754ef9f}

\item 
void {\bfseries dmtc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ac718750dfe648883ae6454cbd4d35b4c}{}\label{classv8_1_1internal_1_1_assembler_ac718750dfe648883ae6454cbd4d35b4c}

\item 
void {\bfseries mfc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab222cd369e3c2773fc909fd6a3c971d6}{}\label{classv8_1_1internal_1_1_assembler_ab222cd369e3c2773fc909fd6a3c971d6}

\item 
void {\bfseries mfhc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a130eb9d81a11659d93cb180fdf9219d6}{}\label{classv8_1_1internal_1_1_assembler_a130eb9d81a11659d93cb180fdf9219d6}

\item 
void {\bfseries dmfc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_af711e86d5ba8d7915d49e896de92da88}{}\label{classv8_1_1internal_1_1_assembler_af711e86d5ba8d7915d49e896de92da88}

\item 
void {\bfseries ctc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_f_p_u_control_register}{F\+P\+U\+Control\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a1f3e52ad4987f332faf02610a6e91467}{}\label{classv8_1_1internal_1_1_assembler_a1f3e52ad4987f332faf02610a6e91467}

\item 
void {\bfseries cfc1} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_f_p_u_control_register}{F\+P\+U\+Control\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_aa774948a12178be922e5d6c6b8cffe64}{}\label{classv8_1_1internal_1_1_assembler_aa774948a12178be922e5d6c6b8cffe64}

\item 
void {\bfseries add\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a81443fd7038f13f31edf968bc3b69b72}{}\label{classv8_1_1internal_1_1_assembler_a81443fd7038f13f31edf968bc3b69b72}

\item 
void {\bfseries add\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a0f0ebfda13f4fad9d984206715f04b04}{}\label{classv8_1_1internal_1_1_assembler_a0f0ebfda13f4fad9d984206715f04b04}

\item 
void {\bfseries sub\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a81402672115c9471fbcb861dd09628ca}{}\label{classv8_1_1internal_1_1_assembler_a81402672115c9471fbcb861dd09628ca}

\item 
void {\bfseries sub\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_af808bf933938efb2dc05cbbe56b0fcd8}{}\label{classv8_1_1internal_1_1_assembler_af808bf933938efb2dc05cbbe56b0fcd8}

\item 
void {\bfseries mul\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a3fcc26a9d72bbc508bf88c5f7b9ea6bb}{}\label{classv8_1_1internal_1_1_assembler_a3fcc26a9d72bbc508bf88c5f7b9ea6bb}

\item 
void {\bfseries mul\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_af6dcdef4797e5a3171338e869a2f17c9}{}\label{classv8_1_1internal_1_1_assembler_af6dcdef4797e5a3171338e869a2f17c9}

\item 
void {\bfseries madd\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fr, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a863e712d2f7d2da54805c246c54df4df}{}\label{classv8_1_1internal_1_1_assembler_a863e712d2f7d2da54805c246c54df4df}

\item 
void {\bfseries div\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_af35012ff76b33dcbf534c71c98be3045}{}\label{classv8_1_1internal_1_1_assembler_af35012ff76b33dcbf534c71c98be3045}

\item 
void {\bfseries div\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_abb9460fda3450e3aff701ac050f9a65b}{}\label{classv8_1_1internal_1_1_assembler_abb9460fda3450e3aff701ac050f9a65b}

\item 
void {\bfseries abs\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ae232a5a6cc140cbe4c471605f164bf09}{}\label{classv8_1_1internal_1_1_assembler_ae232a5a6cc140cbe4c471605f164bf09}

\item 
void {\bfseries abs\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a495b12f7b941ce7ebd85c8f8d60ee3c2}{}\label{classv8_1_1internal_1_1_assembler_a495b12f7b941ce7ebd85c8f8d60ee3c2}

\item 
void {\bfseries mov\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a371d4e58507ee2aea62620d367a26d1c}{}\label{classv8_1_1internal_1_1_assembler_a371d4e58507ee2aea62620d367a26d1c}

\item 
void {\bfseries mov\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a83e0a93866063e3c49008b4a74de838b}{}\label{classv8_1_1internal_1_1_assembler_a83e0a93866063e3c49008b4a74de838b}

\item 
void {\bfseries neg\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ac2276cb60705727e509025b9fcff04b4}{}\label{classv8_1_1internal_1_1_assembler_ac2276cb60705727e509025b9fcff04b4}

\item 
void {\bfseries neg\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a51cec01e8e96aa685fb6b729359aab40}{}\label{classv8_1_1internal_1_1_assembler_a51cec01e8e96aa685fb6b729359aab40}

\item 
void {\bfseries sqrt\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_af8156ae283462b03e9e803b6f5079c59}{}\label{classv8_1_1internal_1_1_assembler_af8156ae283462b03e9e803b6f5079c59}

\item 
void {\bfseries sqrt\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_adb0c335715c2a6438b2bb0511f859e16}{}\label{classv8_1_1internal_1_1_assembler_adb0c335715c2a6438b2bb0511f859e16}

\item 
void {\bfseries rsqrt\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_abb26a0dffe35dbf73970416e4c21c122}{}\label{classv8_1_1internal_1_1_assembler_abb26a0dffe35dbf73970416e4c21c122}

\item 
void {\bfseries rsqrt\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a805ff97e8a0ced12c30a57a6c3ea2acb}{}\label{classv8_1_1internal_1_1_assembler_a805ff97e8a0ced12c30a57a6c3ea2acb}

\item 
void {\bfseries recip\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_aaf3a1211131b61d8bdde31739e78beb4}{}\label{classv8_1_1internal_1_1_assembler_aaf3a1211131b61d8bdde31739e78beb4}

\item 
void {\bfseries recip\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a45d066ba436e5911ba72357244e69ebf}{}\label{classv8_1_1internal_1_1_assembler_a45d066ba436e5911ba72357244e69ebf}

\item 
void {\bfseries cvt\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ada3a3aab819ae512839cdde82ad3921c}{}\label{classv8_1_1internal_1_1_assembler_ada3a3aab819ae512839cdde82ad3921c}

\item 
void {\bfseries cvt\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a497ac88700aa76b140f657081546a158}{}\label{classv8_1_1internal_1_1_assembler_a497ac88700aa76b140f657081546a158}

\item 
void {\bfseries trunc\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a54b6f2e3e0731edf2433c530fae999f8}{}\label{classv8_1_1internal_1_1_assembler_a54b6f2e3e0731edf2433c530fae999f8}

\item 
void {\bfseries trunc\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a77b93454305741970de4b38e05d01cce}{}\label{classv8_1_1internal_1_1_assembler_a77b93454305741970de4b38e05d01cce}

\item 
void {\bfseries round\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a472697c820861bd91b84d4ec396debed}{}\label{classv8_1_1internal_1_1_assembler_a472697c820861bd91b84d4ec396debed}

\item 
void {\bfseries round\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab8204b1a6e8e28f0023e75b90730a7b6}{}\label{classv8_1_1internal_1_1_assembler_ab8204b1a6e8e28f0023e75b90730a7b6}

\item 
void {\bfseries floor\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a5aeea75294397207eb00ea7c268b1a21}{}\label{classv8_1_1internal_1_1_assembler_a5aeea75294397207eb00ea7c268b1a21}

\item 
void {\bfseries floor\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_af93773b5b1cdcbd74d02d0c9ba13c206}{}\label{classv8_1_1internal_1_1_assembler_af93773b5b1cdcbd74d02d0c9ba13c206}

\item 
void {\bfseries ceil\+\_\+w\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a20524b5cf4d6aaf356efd810af52df68}{}\label{classv8_1_1internal_1_1_assembler_a20524b5cf4d6aaf356efd810af52df68}

\item 
void {\bfseries ceil\+\_\+w\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_af24572f93c59adee620a8bd326a37d98}{}\label{classv8_1_1internal_1_1_assembler_af24572f93c59adee620a8bd326a37d98}

\item 
void {\bfseries rint\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a52b29998e1c3685457fd7b01535d88eb}{}\label{classv8_1_1internal_1_1_assembler_a52b29998e1c3685457fd7b01535d88eb}

\item 
void {\bfseries rint\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a37a56dd44f6037c11ca518c2e1103480}{}\label{classv8_1_1internal_1_1_assembler_a37a56dd44f6037c11ca518c2e1103480}

\item 
void {\bfseries rint} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a53e375abb85059225836536c1a8303b6}{}\label{classv8_1_1internal_1_1_assembler_a53e375abb85059225836536c1a8303b6}

\item 
void {\bfseries cvt\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a2a00cd111a438e3076425babfd68c97c}{}\label{classv8_1_1internal_1_1_assembler_a2a00cd111a438e3076425babfd68c97c}

\item 
void {\bfseries cvt\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a45ba3c018eeca325e7492c93c77058c0}{}\label{classv8_1_1internal_1_1_assembler_a45ba3c018eeca325e7492c93c77058c0}

\item 
void {\bfseries trunc\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a84ec912a4419b55bea1b226566304806}{}\label{classv8_1_1internal_1_1_assembler_a84ec912a4419b55bea1b226566304806}

\item 
void {\bfseries trunc\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a57516a7cad8800b348cdf2c0b42f7eb9}{}\label{classv8_1_1internal_1_1_assembler_a57516a7cad8800b348cdf2c0b42f7eb9}

\item 
void {\bfseries round\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab6af578b9a3a37473d1d9beda097646a}{}\label{classv8_1_1internal_1_1_assembler_ab6af578b9a3a37473d1d9beda097646a}

\item 
void {\bfseries round\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a161165bd57e50c44f716ce552bb8754a}{}\label{classv8_1_1internal_1_1_assembler_a161165bd57e50c44f716ce552bb8754a}

\item 
void {\bfseries floor\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a3c8d1c7ba2bff13727059b7090326715}{}\label{classv8_1_1internal_1_1_assembler_a3c8d1c7ba2bff13727059b7090326715}

\item 
void {\bfseries floor\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a687bf877e246e9dfd02409fd21c3bbdc}{}\label{classv8_1_1internal_1_1_assembler_a687bf877e246e9dfd02409fd21c3bbdc}

\item 
void {\bfseries ceil\+\_\+l\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a707553fb29768c2337e902a3b01aa463}{}\label{classv8_1_1internal_1_1_assembler_a707553fb29768c2337e902a3b01aa463}

\item 
void {\bfseries ceil\+\_\+l\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_adb329713c6e22b6fe8a71bb72a876a69}{}\label{classv8_1_1internal_1_1_assembler_adb329713c6e22b6fe8a71bb72a876a69}

\item 
void {\bfseries class\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a0e6254ca25386d5cadce2dcb9c5acee7}{}\label{classv8_1_1internal_1_1_assembler_a0e6254ca25386d5cadce2dcb9c5acee7}

\item 
void {\bfseries class\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a521eec7ab8bc57d78c01a0d8f2017a7e}{}\label{classv8_1_1internal_1_1_assembler_a521eec7ab8bc57d78c01a0d8f2017a7e}

\item 
void {\bfseries min} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ae6bf7a20ce6016724aa9c2b2181ab52d}{}\label{classv8_1_1internal_1_1_assembler_ae6bf7a20ce6016724aa9c2b2181ab52d}

\item 
void {\bfseries mina} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ad45f4a516d7a1f762567e6958bdc2ffb}{}\label{classv8_1_1internal_1_1_assembler_ad45f4a516d7a1f762567e6958bdc2ffb}

\item 
void {\bfseries max} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a8adfb5a61fbc613115d808467be7f03a}{}\label{classv8_1_1internal_1_1_assembler_a8adfb5a61fbc613115d808467be7f03a}

\item 
void {\bfseries maxa} (Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ab2316c10f9fea4efbe43748bde0dcd2a}{}\label{classv8_1_1internal_1_1_assembler_ab2316c10f9fea4efbe43748bde0dcd2a}

\item 
void {\bfseries min\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ac7f3fc41494c7c5ebdce486740c66a39}{}\label{classv8_1_1internal_1_1_assembler_ac7f3fc41494c7c5ebdce486740c66a39}

\item 
void {\bfseries min\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a3793b6cabcc801aa1fc2697c65b2cd76}{}\label{classv8_1_1internal_1_1_assembler_a3793b6cabcc801aa1fc2697c65b2cd76}

\item 
void {\bfseries max\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a91846e72f809ebe13db56c11d154e8f8}{}\label{classv8_1_1internal_1_1_assembler_a91846e72f809ebe13db56c11d154e8f8}

\item 
void {\bfseries max\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a792354c4568235c90365a724a162b65b}{}\label{classv8_1_1internal_1_1_assembler_a792354c4568235c90365a724a162b65b}

\item 
void {\bfseries mina\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a1b8113c4abe838d154ac376eaf82597e}{}\label{classv8_1_1internal_1_1_assembler_a1b8113c4abe838d154ac376eaf82597e}

\item 
void {\bfseries mina\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ae32551973d4023d6becc165a13c57639}{}\label{classv8_1_1internal_1_1_assembler_ae32551973d4023d6becc165a13c57639}

\item 
void {\bfseries maxa\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a2c129792701bd2805ebaf11ca09d6623}{}\label{classv8_1_1internal_1_1_assembler_a2c129792701bd2805ebaf11ca09d6623}

\item 
void {\bfseries maxa\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_aced3dea614e8a0967d1c07bc9eb85882}{}\label{classv8_1_1internal_1_1_assembler_aced3dea614e8a0967d1c07bc9eb85882}

\item 
void {\bfseries cvt\+\_\+s\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a14c2209395136c96f830ea1c877f419d}{}\label{classv8_1_1internal_1_1_assembler_a14c2209395136c96f830ea1c877f419d}

\item 
void {\bfseries cvt\+\_\+s\+\_\+l} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_abfeb8d74ba593e272286b0645724282b}{}\label{classv8_1_1internal_1_1_assembler_abfeb8d74ba593e272286b0645724282b}

\item 
void {\bfseries cvt\+\_\+s\+\_\+d} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab37f30cbdbc620b6e23ce3b03ac02d64}{}\label{classv8_1_1internal_1_1_assembler_ab37f30cbdbc620b6e23ce3b03ac02d64}

\item 
void {\bfseries cvt\+\_\+d\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a47f7b9dd4a1b89c3efb17db65f6a250a}{}\label{classv8_1_1internal_1_1_assembler_a47f7b9dd4a1b89c3efb17db65f6a250a}

\item 
void {\bfseries cvt\+\_\+d\+\_\+l} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_ab08e4c3b8bc1ca21450162334b37ef3d}{}\label{classv8_1_1internal_1_1_assembler_ab08e4c3b8bc1ca21450162334b37ef3d}

\item 
void {\bfseries cvt\+\_\+d\+\_\+s} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a47629c7de92f8b288db8ae8b2f7cfe3a}{}\label{classv8_1_1internal_1_1_assembler_a47629c7de92f8b288db8ae8b2f7cfe3a}

\item 
void {\bfseries cmp} (F\+P\+U\+Condition cond, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs)\hypertarget{classv8_1_1internal_1_1_assembler_a2614b068c46b7e4e30fcbeb128d3076b}{}\label{classv8_1_1internal_1_1_assembler_a2614b068c46b7e4e30fcbeb128d3076b}

\item 
void {\bfseries cmp\+\_\+s} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a8835dd732ce375ef4dc36aab25c47b44}{}\label{classv8_1_1internal_1_1_assembler_a8835dd732ce375ef4dc36aab25c47b44}

\item 
void {\bfseries cmp\+\_\+d} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_ac05b3897502089425fc88b151d9b9ec3}{}\label{classv8_1_1internal_1_1_assembler_ac05b3897502089425fc88b151d9b9ec3}

\item 
void {\bfseries bc1eqz} (int16\+\_\+t offset, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a31d26eaac1da1944694551e66fc85458}{}\label{classv8_1_1internal_1_1_assembler_a31d26eaac1da1944694551e66fc85458}

\item 
void {\bfseries bc1eqz} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a5ba243228cc2383e37e7dbc0394aec14}{}\label{classv8_1_1internal_1_1_assembler_a5ba243228cc2383e37e7dbc0394aec14}

\item 
void {\bfseries bc1nez} (int16\+\_\+t offset, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_a31bc5491fcc64966b3c39c0a5f185910}{}\label{classv8_1_1internal_1_1_assembler_a31bc5491fcc64966b3c39c0a5f185910}

\item 
void {\bfseries bc1nez} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft)\hypertarget{classv8_1_1internal_1_1_assembler_aa0a265bf62fc48caf8816d3afa8a88bc}{}\label{classv8_1_1internal_1_1_assembler_aa0a265bf62fc48caf8816d3afa8a88bc}

\item 
void {\bfseries c} (F\+P\+U\+Condition cond, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a3f46a86b4798ee83224618639854a4ca}{}\label{classv8_1_1internal_1_1_assembler_a3f46a86b4798ee83224618639854a4ca}

\item 
void {\bfseries c\+\_\+s} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a41b495a950f2d196c897ee248c71aa4e}{}\label{classv8_1_1internal_1_1_assembler_a41b495a950f2d196c897ee248c71aa4e}

\item 
void {\bfseries c\+\_\+d} (F\+P\+U\+Condition cond, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_ad6a6bc761d9dc163030962e83974665d}{}\label{classv8_1_1internal_1_1_assembler_ad6a6bc761d9dc163030962e83974665d}

\item 
void {\bfseries bc1f} (int16\+\_\+t offset, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a2e58a19af8461136aaad782edbd75b0b}{}\label{classv8_1_1internal_1_1_assembler_a2e58a19af8461136aaad782edbd75b0b}

\item 
void {\bfseries bc1f} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_af36add8a5946a221eb93b2461cecb584}{}\label{classv8_1_1internal_1_1_assembler_af36add8a5946a221eb93b2461cecb584}

\item 
void {\bfseries bc1t} (int16\+\_\+t offset, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a44bdba422ecf25d4d3fbc456cf8f2ea0}{}\label{classv8_1_1internal_1_1_assembler_a44bdba422ecf25d4d3fbc456cf8f2ea0}

\item 
void {\bfseries bc1t} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, uint16\+\_\+t cc=0)\hypertarget{classv8_1_1internal_1_1_assembler_a3dac6fb27e4d6f79d8664b284754d799}{}\label{classv8_1_1internal_1_1_assembler_a3dac6fb27e4d6f79d8664b284754d799}

\item 
void {\bfseries fcmp} (\hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} src1, const double src2, F\+P\+U\+Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a34767a3958666738a52eda3400baf95d}{}\label{classv8_1_1internal_1_1_assembler_a34767a3958666738a52eda3400baf95d}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
int {\bfseries Instructions\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}{}\label{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Set\+Recorded\+Ast\+Id} (\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id)\hypertarget{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}{}\label{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}

\item 
\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} {\bfseries Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}{}\label{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}

\item 
void {\bfseries Clear\+Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}{}\label{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
void {\bfseries dd} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}{}\label{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
void {\bfseries Block\+Trampoline\+Pool\+For} (int instructions)\hypertarget{classv8_1_1internal_1_1_assembler_a931dd9f1fe38ab728968056f885ef2e4}{}\label{classv8_1_1internal_1_1_assembler_a931dd9f1fe38ab728968056f885ef2e4}

\item 
bool {\bfseries overflow} () const \hypertarget{classv8_1_1internal_1_1_assembler_a9f1ffba1a7d494ae0a59161ece0719ae}{}\label{classv8_1_1internal_1_1_assembler_a9f1ffba1a7d494ae0a59161ece0719ae}

\item 
intptr\+\_\+t {\bfseries available\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_ac9e248f8b119bdb254ea43d7f47f8d07}{}\label{classv8_1_1internal_1_1_assembler_ac9e248f8b119bdb254ea43d7f47f8d07}

\item 
Instr {\bfseries instr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}{}\label{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}

\item 
void {\bfseries instr\+\_\+at\+\_\+put} (int pos, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}{}\label{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}

\item 
void {\bfseries Check\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a175629df54920cc956f9718fbdfbf3cc}{}\label{classv8_1_1internal_1_1_assembler_a175629df54920cc956f9718fbdfbf3cc}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\item 
bool {\bfseries Is\+Prev\+Instr\+Compact\+Branch} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6f4e185f95bfb3f095f2e4cb889706fe}{}\label{classv8_1_1internal_1_1_assembler_a6f4e185f95bfb3f095f2e4cb889706fe}

\item 
int {\bfseries Unbound\+Labels\+Count} ()\hypertarget{classv8_1_1internal_1_1_assembler_a08a9a7c6e1854c9aa8b2bd532cda48b0}{}\label{classv8_1_1internal_1_1_assembler_a08a9a7c6e1854c9aa8b2bd532cda48b0}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
int {\bfseries link} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aeb6ed09f4bd8452661f8e9f05fe68fdb}{}\label{classv8_1_1internal_1_1_assembler_aeb6ed09f4bd8452661f8e9f05fe68fdb}

\item 
bool {\bfseries is\+\_\+near} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a1cde9eccbae4bb3c9900bf2e1e0d99a2}{}\label{classv8_1_1internal_1_1_assembler_a1cde9eccbae4bb3c9900bf2e1e0d99a2}

\item 
int {\bfseries branch\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a2d1577b0e7020e378433d5ff8f11f353}{}\label{classv8_1_1internal_1_1_assembler_a2d1577b0e7020e378433d5ff8f11f353}

\item 
void {\bfseries label\+\_\+at\+\_\+put} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int at\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}{}\label{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static bool Is\+Constant\+Pool\+Load\+Start(               Address pc, Constant\+Pool\+Entry\+::\+Access $\ast$access=nullptr))\hypertarget{classv8_1_1internal_1_1_assembler_a456a3e97a7c06e25481684fba3e2dc35}{}\label{classv8_1_1internal_1_1_assembler_a456a3e97a7c06e25481684fba3e2dc35}

\item 
{\bfseries I\+N\+L\+I\+NE} (static bool Is\+Constant\+Pool\+Load\+End(               Address pc, Constant\+Pool\+Entry\+::\+Access $\ast$access=nullptr))\hypertarget{classv8_1_1internal_1_1_assembler_aa117da676861a2410aec8f3bd8d0d862}{}\label{classv8_1_1internal_1_1_assembler_aa117da676861a2410aec8f3bd8d0d862}

\item 
{\bfseries I\+N\+L\+I\+NE} (static int Get\+Constant\+Pool\+Offset(Address pc,                                                                                                                                                               Constant\+Pool\+Entry\+::\+Access access,                                                                                                                                                               Constant\+Pool\+Entry\+::\+Type type))\hypertarget{classv8_1_1internal_1_1_assembler_ad4636feb847e811108a71b9487a113f1}{}\label{classv8_1_1internal_1_1_assembler_ad4636feb847e811108a71b9487a113f1}

\item 
{\bfseries I\+N\+L\+I\+NE} (void Patch\+Constant\+Pool\+Access\+Instruction(               int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access,               Constant\+Pool\+Entry\+::\+Type type))\hypertarget{classv8_1_1internal_1_1_assembler_a9ba97e43e901a4152c871669f93d56ba}{}\label{classv8_1_1internal_1_1_assembler_a9ba97e43e901a4152c871669f93d56ba}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+constant\+\_\+pool\+\_\+address\+\_\+at(               Address pc, Address constant\+\_\+pool, Constant\+Pool\+Entry\+::\+Access access,               Constant\+Pool\+Entry\+::\+Type type))\hypertarget{classv8_1_1internal_1_1_assembler_a65cd086c9759407338e1fc47ab317840}{}\label{classv8_1_1internal_1_1_assembler_a65cd086c9759407338e1fc47ab317840}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, Address constant\+\_\+pool))\hypertarget{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}{}\label{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}{}\label{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code))\hypertarget{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}{}\label{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}{}\label{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address return\+\_\+address\+\_\+from\+\_\+call\+\_\+start(Address pc))\hypertarget{classv8_1_1internal_1_1_assembler_a7444a0b671a9119dcb7f14d57b04ea58}{}\label{classv8_1_1internal_1_1_assembler_a7444a0b671a9119dcb7f14d57b04ea58}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries bclr} (B\+Ofield bo, int condition\+\_\+bit, L\+K\+Bit lk)\hypertarget{classv8_1_1internal_1_1_assembler_ad6ab3d7d7b891bfea1638ddff98e8df7}{}\label{classv8_1_1internal_1_1_assembler_ad6ab3d7d7b891bfea1638ddff98e8df7}

\item 
void {\bfseries blr} ()\hypertarget{classv8_1_1internal_1_1_assembler_aa29bd63c381d9a44dce3839ed8b4db2e}{}\label{classv8_1_1internal_1_1_assembler_aa29bd63c381d9a44dce3839ed8b4db2e}

\item 
void {\bfseries bc} (int branch\+\_\+offset, B\+Ofield bo, int condition\+\_\+bit, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a3f8945577d9c4c6cdf9c9b9d2a051c05}{}\label{classv8_1_1internal_1_1_assembler_a3f8945577d9c4c6cdf9c9b9d2a051c05}

\item 
void {\bfseries b} (int branch\+\_\+offset, L\+K\+Bit lk)\hypertarget{classv8_1_1internal_1_1_assembler_a03b63f0f5e91e8f14986cc34afc74435}{}\label{classv8_1_1internal_1_1_assembler_a03b63f0f5e91e8f14986cc34afc74435}

\item 
void {\bfseries bcctr} (B\+Ofield bo, int condition\+\_\+bit, L\+K\+Bit lk)\hypertarget{classv8_1_1internal_1_1_assembler_abba848092f92770c1106101f91c67a67}{}\label{classv8_1_1internal_1_1_assembler_abba848092f92770c1106101f91c67a67}

\item 
void {\bfseries bctr} ()\hypertarget{classv8_1_1internal_1_1_assembler_a78454d4748fde6a1e0dc8751e686f095}{}\label{classv8_1_1internal_1_1_assembler_a78454d4748fde6a1e0dc8751e686f095}

\item 
void {\bfseries bctrl} ()\hypertarget{classv8_1_1internal_1_1_assembler_a1325a2566d9c863aa2dca652035515e7}{}\label{classv8_1_1internal_1_1_assembler_a1325a2566d9c863aa2dca652035515e7}

\item 
void {\bfseries b} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a99747a9bb6f2d610fca83628dfcf24a8}{}\label{classv8_1_1internal_1_1_assembler_a99747a9bb6f2d610fca83628dfcf24a8}

\item 
\hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} {\bfseries cmpi\+\_\+optimization} (\hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr)\hypertarget{classv8_1_1internal_1_1_assembler_ae0ed1f695802f25595854d44d9151c9c}{}\label{classv8_1_1internal_1_1_assembler_ae0ed1f695802f25595854d44d9151c9c}

\item 
void {\bfseries bc\+\_\+short} (Condition cond, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a2507b3bfd2a33d7c589e3820f8071025}{}\label{classv8_1_1internal_1_1_assembler_a2507b3bfd2a33d7c589e3820f8071025}

\item 
void {\bfseries bclr} (Condition cond, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_afbefcb710022630350bab73e622c109b}{}\label{classv8_1_1internal_1_1_assembler_afbefcb710022630350bab73e622c109b}

\item 
void {\bfseries isel} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb, int cb)\hypertarget{classv8_1_1internal_1_1_assembler_a4794e7b9eed594af6c6ff4b775737eee}{}\label{classv8_1_1internal_1_1_assembler_a4794e7b9eed594af6c6ff4b775737eee}

\item 
void {\bfseries isel} (Condition cond, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_ae43139598ea4b8a11ec27715429b925b}{}\label{classv8_1_1internal_1_1_assembler_ae43139598ea4b8a11ec27715429b925b}

\item 
void {\bfseries b} (Condition cond, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a855a5cfe6342c476d1e8f405180309fe}{}\label{classv8_1_1internal_1_1_assembler_a855a5cfe6342c476d1e8f405180309fe}

\item 
void {\bfseries bne} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a8e09da963a2b97cf9033e42e7b8a4fb9}{}\label{classv8_1_1internal_1_1_assembler_a8e09da963a2b97cf9033e42e7b8a4fb9}

\item 
void {\bfseries beq} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a6a317c2d55e8a46a5798c5242044a700}{}\label{classv8_1_1internal_1_1_assembler_a6a317c2d55e8a46a5798c5242044a700}

\item 
void {\bfseries blt} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a35173cdfe4c5ca3d385af26828e106c3}{}\label{classv8_1_1internal_1_1_assembler_a35173cdfe4c5ca3d385af26828e106c3}

\item 
void {\bfseries bge} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_adbcfc4f28496cacb4a922fff72d46233}{}\label{classv8_1_1internal_1_1_assembler_adbcfc4f28496cacb4a922fff72d46233}

\item 
void {\bfseries ble} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_acfbe3621794f17a8e6748833b43bc712}{}\label{classv8_1_1internal_1_1_assembler_acfbe3621794f17a8e6748833b43bc712}

\item 
void {\bfseries bgt} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a0a1bcdc26cf5416bf3efdeba07a23e27}{}\label{classv8_1_1internal_1_1_assembler_a0a1bcdc26cf5416bf3efdeba07a23e27}

\item 
void {\bfseries bunordered} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a626be8a0112632d4dbc0bb51e240cffe}{}\label{classv8_1_1internal_1_1_assembler_a626be8a0112632d4dbc0bb51e240cffe}

\item 
void {\bfseries bordered} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_a8e375630a7b1611c1e4b6864f6233a8b}{}\label{classv8_1_1internal_1_1_assembler_a8e375630a7b1611c1e4b6864f6233a8b}

\item 
void {\bfseries boverflow} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr0, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_aecfc57034243402ac0feb20227c16407}{}\label{classv8_1_1internal_1_1_assembler_aecfc57034243402ac0feb20227c16407}

\item 
void {\bfseries bnooverflow} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr0, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_ae5aae72598209737a33f8d9378c585ef}{}\label{classv8_1_1internal_1_1_assembler_ae5aae72598209737a33f8d9378c585ef}

\item 
void {\bfseries bdnz} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, L\+K\+Bit lk=Leave\+LK)\hypertarget{classv8_1_1internal_1_1_assembler_afac7184d96193f4183527d74e8dbe5dd}{}\label{classv8_1_1internal_1_1_assembler_afac7184d96193f4183527d74e8dbe5dd}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit s=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a52e06032f3e8b9e8110d14fb88ae05b4}{}\label{classv8_1_1internal_1_1_assembler_a52e06032f3e8b9e8110d14fb88ae05b4}

\item 
void {\bfseries subc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit s=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a3b609208238d6df9b70ed85b92ed39da}{}\label{classv8_1_1internal_1_1_assembler_a3b609208238d6df9b70ed85b92ed39da}

\item 
void {\bfseries sube} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit s=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ad8734313930c9d2b7de372dc61386ee6}{}\label{classv8_1_1internal_1_1_assembler_ad8734313930c9d2b7de372dc61386ee6}

\item 
void {\bfseries subfic} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_ab1105a6fbcefd757a79108f377fa58e7}{}\label{classv8_1_1internal_1_1_assembler_ab1105a6fbcefd757a79108f377fa58e7}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit s=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a6747547cebf9b467e7748858cdad7d52}{}\label{classv8_1_1internal_1_1_assembler_a6747547cebf9b467e7748858cdad7d52}

\item 
void {\bfseries addc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit o=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a9a981213985999508225d830b38fefe8}{}\label{classv8_1_1internal_1_1_assembler_a9a981213985999508225d830b38fefe8}

\item 
void {\bfseries adde} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit o=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_afdf153b0210215b12c10dd4a4845c380}{}\label{classv8_1_1internal_1_1_assembler_afdf153b0210215b12c10dd4a4845c380}

\item 
void {\bfseries addze} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, O\+E\+Bit o=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a13eeda8f8ed1f4cb1c36e3f484974dd6}{}\label{classv8_1_1internal_1_1_assembler_a13eeda8f8ed1f4cb1c36e3f484974dd6}

\item 
void {\bfseries mullw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit o=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aea5778342a16d8dfaa3c50616e1916b0}{}\label{classv8_1_1internal_1_1_assembler_aea5778342a16d8dfaa3c50616e1916b0}

\item 
void {\bfseries mulhw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a2f900c2e10b056bcc6eeca06a9357946}{}\label{classv8_1_1internal_1_1_assembler_a2f900c2e10b056bcc6eeca06a9357946}

\item 
void {\bfseries mulhwu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_acf28d82ce7a24bbba0d8c4fc90940b11}{}\label{classv8_1_1internal_1_1_assembler_acf28d82ce7a24bbba0d8c4fc90940b11}

\item 
void {\bfseries divw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit o=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a12b699d5c04c453bef38022ec8149dda}{}\label{classv8_1_1internal_1_1_assembler_a12b699d5c04c453bef38022ec8149dda}

\item 
void {\bfseries divwu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit o=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a08a5a19e4043e407f7a457461d49deb2}{}\label{classv8_1_1internal_1_1_assembler_a08a5a19e4043e407f7a457461d49deb2}

\item 
void {\bfseries addi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a0fd17bfdb2653d03face99a4af4e17d4}{}\label{classv8_1_1internal_1_1_assembler_a0fd17bfdb2653d03face99a4af4e17d4}

\item 
void {\bfseries addis} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a643213cd1a3526cebf7ef98c3a569598}{}\label{classv8_1_1internal_1_1_assembler_a643213cd1a3526cebf7ef98c3a569598}

\item 
void {\bfseries addic} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a6a1279ff0c1317ca2ff07109c0fc56d2}{}\label{classv8_1_1internal_1_1_assembler_a6a1279ff0c1317ca2ff07109c0fc56d2}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a82129b4535f30e5a0b9ffe51ed8cd90b}{}\label{classv8_1_1internal_1_1_assembler_a82129b4535f30e5a0b9ffe51ed8cd90b}

\item 
void {\bfseries andc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_af5258e9539a5f3ad3f044c36662e48bc}{}\label{classv8_1_1internal_1_1_assembler_af5258e9539a5f3ad3f044c36662e48bc}

\item 
void {\bfseries andi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a084436aeb4294947147e57a21710dca9}{}\label{classv8_1_1internal_1_1_assembler_a084436aeb4294947147e57a21710dca9}

\item 
void {\bfseries andis} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a06f7878e8ab3f0233d2b2f0c7c290312}{}\label{classv8_1_1internal_1_1_assembler_a06f7878e8ab3f0233d2b2f0c7c290312}

\item 
void {\bfseries nor} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ab0bb7d0e9f8da502b55dd69467b85549}{}\label{classv8_1_1internal_1_1_assembler_ab0bb7d0e9f8da502b55dd69467b85549}

\item 
void {\bfseries notx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a3515a73f4cb25d1aa761fc4cb26f18b7}{}\label{classv8_1_1internal_1_1_assembler_a3515a73f4cb25d1aa761fc4cb26f18b7}

\item 
void {\bfseries ori} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a5d41b67aa35b2b42e100df4bc81380a0}{}\label{classv8_1_1internal_1_1_assembler_a5d41b67aa35b2b42e100df4bc81380a0}

\item 
void {\bfseries oris} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_ab59176f0dbccf691a00c7d9774a7a950}{}\label{classv8_1_1internal_1_1_assembler_ab59176f0dbccf691a00c7d9774a7a950}

\item 
void {\bfseries orx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a729c44b369975b75e7f266de3bc2dcf0}{}\label{classv8_1_1internal_1_1_assembler_a729c44b369975b75e7f266de3bc2dcf0}

\item 
void {\bfseries orc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a154e8ce58b70db73c9dee1352b53e853}{}\label{classv8_1_1internal_1_1_assembler_a154e8ce58b70db73c9dee1352b53e853}

\item 
void {\bfseries xori} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a599791980a4ea583d2c9930106d8dbe3}{}\label{classv8_1_1internal_1_1_assembler_a599791980a4ea583d2c9930106d8dbe3}

\item 
void {\bfseries xoris} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_aa36210a8f263e79bfae783cec7738762}{}\label{classv8_1_1internal_1_1_assembler_aa36210a8f263e79bfae783cec7738762}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ab36dc472bb32db8bd0c8932066393902}{}\label{classv8_1_1internal_1_1_assembler_ab36dc472bb32db8bd0c8932066393902}

\item 
void {\bfseries cmpi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a3c29cc975e8bd9477cf17f60c41a734d}{}\label{classv8_1_1internal_1_1_assembler_a3c29cc975e8bd9477cf17f60c41a734d}

\item 
void {\bfseries cmpli} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a6ebb19048d09bdedea95f7a7cf22df34}{}\label{classv8_1_1internal_1_1_assembler_a6ebb19048d09bdedea95f7a7cf22df34}

\item 
void {\bfseries cmpwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a9b24b3ad4cf7b970a60bfa368c4223d0}{}\label{classv8_1_1internal_1_1_assembler_a9b24b3ad4cf7b970a60bfa368c4223d0}

\item 
void {\bfseries cmplwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a8636427e743af4a3cb819a8126adb710}{}\label{classv8_1_1internal_1_1_assembler_a8636427e743af4a3cb819a8126adb710}

\item 
void {\bfseries li} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_acd5db711f0f3b41cfa3b8bb02dc4b5ae}{}\label{classv8_1_1internal_1_1_assembler_acd5db711f0f3b41cfa3b8bb02dc4b5ae}

\item 
void {\bfseries lis} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a1d708b203b56f053a16409e87d645c45}{}\label{classv8_1_1internal_1_1_assembler_a1d708b203b56f053a16409e87d645c45}

\item 
void {\bfseries mr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a27b533d9399d84d5c8ceee681d633880}{}\label{classv8_1_1internal_1_1_assembler_a27b533d9399d84d5c8ceee681d633880}

\item 
void {\bfseries lbz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad62ea9958257f7a9eb86f4e0297c517f}{}\label{classv8_1_1internal_1_1_assembler_ad62ea9958257f7a9eb86f4e0297c517f}

\item 
void {\bfseries lbzx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a27fb6c3de67ae5a84a79f3ff05513635}{}\label{classv8_1_1internal_1_1_assembler_a27fb6c3de67ae5a84a79f3ff05513635}

\item 
void {\bfseries lbzux} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9a705aeb4655fd1e26c842ea142e2346}{}\label{classv8_1_1internal_1_1_assembler_a9a705aeb4655fd1e26c842ea142e2346}

\item 
void {\bfseries lhz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4e82907280e285cd56362d9ec105ecb6}{}\label{classv8_1_1internal_1_1_assembler_a4e82907280e285cd56362d9ec105ecb6}

\item 
void {\bfseries lhzx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_abd33cdccce2f75a63011cc27761e84aa}{}\label{classv8_1_1internal_1_1_assembler_abd33cdccce2f75a63011cc27761e84aa}

\item 
void {\bfseries lhzux} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a407e4d596a5150c9cdbefa1615a78cce}{}\label{classv8_1_1internal_1_1_assembler_a407e4d596a5150c9cdbefa1615a78cce}

\item 
void {\bfseries lha} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9adaf6acec9612e4e98ac1ce87f748f9}{}\label{classv8_1_1internal_1_1_assembler_a9adaf6acec9612e4e98ac1ce87f748f9}

\item 
void {\bfseries lhax} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a691091a56d68d50c4d960ba54a949b38}{}\label{classv8_1_1internal_1_1_assembler_a691091a56d68d50c4d960ba54a949b38}

\item 
void {\bfseries lwz} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a95bef13c7c195c5cd09a4d7be1d2a4c4}{}\label{classv8_1_1internal_1_1_assembler_a95bef13c7c195c5cd09a4d7be1d2a4c4}

\item 
void {\bfseries lwzu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9899761bcdcbfa8ba06367c3f1d9200e}{}\label{classv8_1_1internal_1_1_assembler_a9899761bcdcbfa8ba06367c3f1d9200e}

\item 
void {\bfseries lwzx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a32f9a80831d4134201e9fdcf0c6040d3}{}\label{classv8_1_1internal_1_1_assembler_a32f9a80831d4134201e9fdcf0c6040d3}

\item 
void {\bfseries lwzux} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a3792d3932c00ffe2eacc07220c094da4}{}\label{classv8_1_1internal_1_1_assembler_a3792d3932c00ffe2eacc07220c094da4}

\item 
void {\bfseries lwa} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a6d5d051139ab699ac81f8a70ae31a111}{}\label{classv8_1_1internal_1_1_assembler_a6d5d051139ab699ac81f8a70ae31a111}

\item 
void {\bfseries lwax} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a327589ef05cda0ae425fb11b3356a62a}{}\label{classv8_1_1internal_1_1_assembler_a327589ef05cda0ae425fb11b3356a62a}

\item 
void {\bfseries stb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0830464f031a10c6eea188903558b796}{}\label{classv8_1_1internal_1_1_assembler_a0830464f031a10c6eea188903558b796}

\item 
void {\bfseries stbx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0f84eff5f640efe7ff49daa238976888}{}\label{classv8_1_1internal_1_1_assembler_a0f84eff5f640efe7ff49daa238976888}

\item 
void {\bfseries stbux} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a79056a913d682135fb9b052ebaddb830}{}\label{classv8_1_1internal_1_1_assembler_a79056a913d682135fb9b052ebaddb830}

\item 
void {\bfseries sth} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae8a3957f9c0679c7c2cac9f97ab38a73}{}\label{classv8_1_1internal_1_1_assembler_ae8a3957f9c0679c7c2cac9f97ab38a73}

\item 
void {\bfseries sthx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a95a9c5beb6f229ae5606cc28aaa7a643}{}\label{classv8_1_1internal_1_1_assembler_a95a9c5beb6f229ae5606cc28aaa7a643}

\item 
void {\bfseries sthux} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a25e0d49fc295a0064543ff1435a62d1f}{}\label{classv8_1_1internal_1_1_assembler_a25e0d49fc295a0064543ff1435a62d1f}

\item 
void {\bfseries stw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae262ab7dc76896943c5ec05a3e47ab1b}{}\label{classv8_1_1internal_1_1_assembler_ae262ab7dc76896943c5ec05a3e47ab1b}

\item 
void {\bfseries stwu} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab885ae74f51a60014575ec428cc552b2}{}\label{classv8_1_1internal_1_1_assembler_ab885ae74f51a60014575ec428cc552b2}

\item 
void {\bfseries stwx} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aef2b97151dfeeba34474a91060a5aa25}{}\label{classv8_1_1internal_1_1_assembler_aef2b97151dfeeba34474a91060a5aa25}

\item 
void {\bfseries stwux} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a1b48f4cbe1bc5264e13d7214e001a4af}{}\label{classv8_1_1internal_1_1_assembler_a1b48f4cbe1bc5264e13d7214e001a4af}

\item 
void {\bfseries extsb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_abafdafeb61ad383fb5ad88a7779e7080}{}\label{classv8_1_1internal_1_1_assembler_abafdafeb61ad383fb5ad88a7779e7080}

\item 
void {\bfseries extsh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a87df651c6faf89663d58bcf9a0c2400b}{}\label{classv8_1_1internal_1_1_assembler_a87df651c6faf89663d58bcf9a0c2400b}

\item 
void {\bfseries extsw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a99000524434031e277a2378da3dc7fb7}{}\label{classv8_1_1internal_1_1_assembler_a99000524434031e277a2378da3dc7fb7}

\item 
void {\bfseries neg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, O\+E\+Bit o=Leave\+OE, R\+C\+Bit c=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aef915a351b76f4d778e1533eb99b950a}{}\label{classv8_1_1internal_1_1_assembler_aef915a351b76f4d778e1533eb99b950a}

\item 
void {\bfseries rlwinm} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int sh, int mb, int me, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_abb479d70ed3ee543bc2b73eebe4b85b0}{}\label{classv8_1_1internal_1_1_assembler_abb479d70ed3ee543bc2b73eebe4b85b0}

\item 
void {\bfseries rlwimi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int sh, int mb, int me, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a87c2b2397f34405df7da6dde22cb01be}{}\label{classv8_1_1internal_1_1_assembler_a87c2b2397f34405df7da6dde22cb01be}

\item 
void {\bfseries rlwnm} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb, int mb, int me, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a53974666467b195e7f86fd8c791d87e7}{}\label{classv8_1_1internal_1_1_assembler_a53974666467b195e7f86fd8c791d87e7}

\item 
void {\bfseries slwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&val, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aff8b8e814fb6f4b5e5a49a1c77f4d927}{}\label{classv8_1_1internal_1_1_assembler_aff8b8e814fb6f4b5e5a49a1c77f4d927}

\item 
void {\bfseries srwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&val, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a660d92bc3ecb4e0a70a8ceff4d31e833}{}\label{classv8_1_1internal_1_1_assembler_a660d92bc3ecb4e0a70a8ceff4d31e833}

\item 
void {\bfseries clrrwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&val, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aae1b529123f8ecf2454106af45d4da18}{}\label{classv8_1_1internal_1_1_assembler_aae1b529123f8ecf2454106af45d4da18}

\item 
void {\bfseries clrlwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&val, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a4bad75bec4be6751cc7e96d3c9df0e73}{}\label{classv8_1_1internal_1_1_assembler_a4bad75bec4be6751cc7e96d3c9df0e73}

\item 
void {\bfseries srawi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int sh, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a395f7a426c9e9b1b86e81cf5d898d32b}{}\label{classv8_1_1internal_1_1_assembler_a395f7a426c9e9b1b86e81cf5d898d32b}

\item 
void {\bfseries srw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_acb1f79980f517c728fc9552f93da82ac}{}\label{classv8_1_1internal_1_1_assembler_acb1f79980f517c728fc9552f93da82ac}

\item 
void {\bfseries slw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a1bd1434cdc4bd8e5efeab1e180994885}{}\label{classv8_1_1internal_1_1_assembler_a1bd1434cdc4bd8e5efeab1e180994885}

\item 
void {\bfseries sraw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a598f713f50200490a4ffe8d2edd16f54}{}\label{classv8_1_1internal_1_1_assembler_a598f713f50200490a4ffe8d2edd16f54}

\item 
void {\bfseries rotlw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a08e16bc066dd74b030b4d620452bb98d}{}\label{classv8_1_1internal_1_1_assembler_a08e16bc066dd74b030b4d620452bb98d}

\item 
void {\bfseries rotlwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int sh, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ae19934c4ba33cae0fb67670655d56c33}{}\label{classv8_1_1internal_1_1_assembler_ae19934c4ba33cae0fb67670655d56c33}

\item 
void {\bfseries rotrwi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int sh, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a81e5aff5e07fae5ae0cc1c3982aa96c9}{}\label{classv8_1_1internal_1_1_assembler_a81e5aff5e07fae5ae0cc1c3982aa96c9}

\item 
void {\bfseries cntlzw\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a21c3efd1306450540b2ddd33077624a3}{}\label{classv8_1_1internal_1_1_assembler_a21c3efd1306450540b2ddd33077624a3}

\item 
void {\bfseries popcntw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a75a5701a87d7eaa4a05b7676b8a6ab70}{}\label{classv8_1_1internal_1_1_assembler_a75a5701a87d7eaa4a05b7676b8a6ab70}

\item 
void {\bfseries subi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ae7ed1cdcfcafbc135d5fa205a3e3eb4e}{}\label{classv8_1_1internal_1_1_assembler_ae7ed1cdcfcafbc135d5fa205a3e3eb4e}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a94c68ae59fb895693dbfcedffe829779}{}\label{classv8_1_1internal_1_1_assembler_a94c68ae59fb895693dbfcedffe829779}

\item 
void {\bfseries cmpl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a819145c5173e0141b778f76c77887c9a}{}\label{classv8_1_1internal_1_1_assembler_a819145c5173e0141b778f76c77887c9a}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a3e24b4d00a33a355f17e8e22d3c8d21b}{}\label{classv8_1_1internal_1_1_assembler_a3e24b4d00a33a355f17e8e22d3c8d21b}

\item 
void {\bfseries cmplw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a4282c5c54efd2079eb5ba072d881ddff}{}\label{classv8_1_1internal_1_1_assembler_a4282c5c54efd2079eb5ba072d881ddff}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a73e32bca96264f2eba8128f4e965847a}{}\label{classv8_1_1internal_1_1_assembler_a73e32bca96264f2eba8128f4e965847a}

\item 
void {\bfseries bitwise\+\_\+mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, intptr\+\_\+t value)\hypertarget{classv8_1_1internal_1_1_assembler_ada0db5c15683b27539e9d021098ce7de}{}\label{classv8_1_1internal_1_1_assembler_ada0db5c15683b27539e9d021098ce7de}

\item 
void {\bfseries bitwise\+\_\+mov32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t value)\hypertarget{classv8_1_1internal_1_1_assembler_acc803b54abddad86ae688b282e6e2434}{}\label{classv8_1_1internal_1_1_assembler_acc803b54abddad86ae688b282e6e2434}

\item 
void {\bfseries bitwise\+\_\+add32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int32\+\_\+t value)\hypertarget{classv8_1_1internal_1_1_assembler_a56ecf58749798adab789449dc7806ec3}{}\label{classv8_1_1internal_1_1_assembler_a56ecf58749798adab789449dc7806ec3}

\item 
void {\bfseries mov\+\_\+label\+\_\+offset} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a21f147fbdc1fb9018ef6a852bebae49c}{}\label{classv8_1_1internal_1_1_assembler_a21f147fbdc1fb9018ef6a852bebae49c}

\item 
void {\bfseries add\+\_\+label\+\_\+offset} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} base, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label, int delta=0)\hypertarget{classv8_1_1internal_1_1_assembler_a98c05058896a4a87fab87b70f424c872}{}\label{classv8_1_1internal_1_1_assembler_a98c05058896a4a87fab87b70f424c872}

\item 
void {\bfseries mov\+\_\+label\+\_\+addr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_ab0b6f1e5de08f4c921563087805a2c7b}{}\label{classv8_1_1internal_1_1_assembler_ab0b6f1e5de08f4c921563087805a2c7b}

\item 
void {\bfseries emit\+\_\+label\+\_\+addr} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a35141950b190032d65c2165b8467cad7}{}\label{classv8_1_1internal_1_1_assembler_a35141950b190032d65c2165b8467cad7}

\item 
void {\bfseries mul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2, O\+E\+Bit s=Leave\+OE, R\+C\+Bit r=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a63d0cfd7423dc15648984aa408f4bbca}{}\label{classv8_1_1internal_1_1_assembler_a63d0cfd7423dc15648984aa408f4bbca}

\item 
void {\bfseries crxor} (int bt, int ba, int bb)\hypertarget{classv8_1_1internal_1_1_assembler_a61b2124617f148dd09402fa023f75ad8}{}\label{classv8_1_1internal_1_1_assembler_a61b2124617f148dd09402fa023f75ad8}

\item 
void {\bfseries crclr} (int bt)\hypertarget{classv8_1_1internal_1_1_assembler_a7ad405979eb1a778faa379987e3c4bf0}{}\label{classv8_1_1internal_1_1_assembler_a7ad405979eb1a778faa379987e3c4bf0}

\item 
void {\bfseries creqv} (int bt, int ba, int bb)\hypertarget{classv8_1_1internal_1_1_assembler_a614b3cba5190d7ff0f1e5a28d3c7193c}{}\label{classv8_1_1internal_1_1_assembler_a614b3cba5190d7ff0f1e5a28d3c7193c}

\item 
void {\bfseries crset} (int bt)\hypertarget{classv8_1_1internal_1_1_assembler_a4e38689d69a04a0d7ecaebf190024c4a}{}\label{classv8_1_1internal_1_1_assembler_a4e38689d69a04a0d7ecaebf190024c4a}

\item 
void {\bfseries mflr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a31840e20cde8663127b0b54b4d2df548}{}\label{classv8_1_1internal_1_1_assembler_a31840e20cde8663127b0b54b4d2df548}

\item 
void {\bfseries mtlr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7bfc0b93cb14ce50b74605d6d04562ae}{}\label{classv8_1_1internal_1_1_assembler_a7bfc0b93cb14ce50b74605d6d04562ae}

\item 
void {\bfseries mtctr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a384265c06197c63c82d81a282faade15}{}\label{classv8_1_1internal_1_1_assembler_a384265c06197c63c82d81a282faade15}

\item 
void {\bfseries mtxer} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_acf3019b0e8ab72a1591c8c1193f43dc4}{}\label{classv8_1_1internal_1_1_assembler_acf3019b0e8ab72a1591c8c1193f43dc4}

\item 
void {\bfseries mcrfs} (\hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr, F\+P\+S\+C\+R\+Bit bit)\hypertarget{classv8_1_1internal_1_1_assembler_a8965dde3586637e658e475c625fd83d9}{}\label{classv8_1_1internal_1_1_assembler_a8965dde3586637e658e475c625fd83d9}

\item 
void {\bfseries mfcr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a5d5cffe85d37a61c9329bd53b6b0d274}{}\label{classv8_1_1internal_1_1_assembler_a5d5cffe85d37a61c9329bd53b6b0d274}

\item 
void {\bfseries function\+\_\+descriptor} ()\hypertarget{classv8_1_1internal_1_1_assembler_a82b9d1b5fb420e9358842f223d4d7603}{}\label{classv8_1_1internal_1_1_assembler_a82b9d1b5fb420e9358842f223d4d7603}

\item 
void {\bfseries stop} (const char $\ast$msg, Condition cond=al, int32\+\_\+t code=k\+Default\+Stop\+Code, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_ade9c145fb883fe6ed240e5f549b27ba0}{}\label{classv8_1_1internal_1_1_assembler_ade9c145fb883fe6ed240e5f549b27ba0}

\item 
void {\bfseries bkpt} (uint32\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_add2f0c701f621d043283b395b7396c3a}{}\label{classv8_1_1internal_1_1_assembler_add2f0c701f621d043283b395b7396c3a}

\item 
void {\bfseries dcbf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb)\hypertarget{classv8_1_1internal_1_1_assembler_a8cb3138c5568b32d5b50294d80fe318e}{}\label{classv8_1_1internal_1_1_assembler_a8cb3138c5568b32d5b50294d80fe318e}

\item 
void {\bfseries sync} ()\hypertarget{classv8_1_1internal_1_1_assembler_af2c45dc8b2e6c740b489daf57be90f11}{}\label{classv8_1_1internal_1_1_assembler_af2c45dc8b2e6c740b489daf57be90f11}

\item 
void {\bfseries lwsync} ()\hypertarget{classv8_1_1internal_1_1_assembler_a64f5251f66f6ac095fef8809a46bf273}{}\label{classv8_1_1internal_1_1_assembler_a64f5251f66f6ac095fef8809a46bf273}

\item 
void {\bfseries icbi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb)\hypertarget{classv8_1_1internal_1_1_assembler_a1b98e69b995b40e1d7184e6a2b6688f7}{}\label{classv8_1_1internal_1_1_assembler_a1b98e69b995b40e1d7184e6a2b6688f7}

\item 
void {\bfseries isync} ()\hypertarget{classv8_1_1internal_1_1_assembler_af115f59e7fe51fb57e96e4d2a37d4067}{}\label{classv8_1_1internal_1_1_assembler_af115f59e7fe51fb57e96e4d2a37d4067}

\item 
void {\bfseries lfd} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a8450245a25b0fc1ca20b2ff4495844f3}{}\label{classv8_1_1internal_1_1_assembler_a8450245a25b0fc1ca20b2ff4495844f3}

\item 
void {\bfseries lfdu} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae65a5203d3442ff7d723c7e50377d4e2}{}\label{classv8_1_1internal_1_1_assembler_ae65a5203d3442ff7d723c7e50377d4e2}

\item 
void {\bfseries lfdx} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af8874708d277cbccad3b49edcb230163}{}\label{classv8_1_1internal_1_1_assembler_af8874708d277cbccad3b49edcb230163}

\item 
void {\bfseries lfdux} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a221b4888e685a757cf6d521cf1b01141}{}\label{classv8_1_1internal_1_1_assembler_a221b4888e685a757cf6d521cf1b01141}

\item 
void {\bfseries lfs} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d19affd9270f561686fb4f6b8b23522}{}\label{classv8_1_1internal_1_1_assembler_a9d19affd9270f561686fb4f6b8b23522}

\item 
void {\bfseries lfsu} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a16bdde4bcdb9522647a6701da6169176}{}\label{classv8_1_1internal_1_1_assembler_a16bdde4bcdb9522647a6701da6169176}

\item 
void {\bfseries lfsx} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a343d7887e1b7c89821caf4c3f5393388}{}\label{classv8_1_1internal_1_1_assembler_a343d7887e1b7c89821caf4c3f5393388}

\item 
void {\bfseries lfsux} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a2f82b5184002ffaaf3d3df6da8ae2d14}{}\label{classv8_1_1internal_1_1_assembler_a2f82b5184002ffaaf3d3df6da8ae2d14}

\item 
void {\bfseries stfd} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a8f6bf120c29cee173360361e87c5afa0}{}\label{classv8_1_1internal_1_1_assembler_a8f6bf120c29cee173360361e87c5afa0}

\item 
void {\bfseries stfdu} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aeaff9dd5ff5e3410abcde98cea55f2f9}{}\label{classv8_1_1internal_1_1_assembler_aeaff9dd5ff5e3410abcde98cea55f2f9}

\item 
void {\bfseries stfdx} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a228360f4024c4105f3f68968274f934e}{}\label{classv8_1_1internal_1_1_assembler_a228360f4024c4105f3f68968274f934e}

\item 
void {\bfseries stfdux} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a6392b334385b05fbc94f7e1803785492}{}\label{classv8_1_1internal_1_1_assembler_a6392b334385b05fbc94f7e1803785492}

\item 
void {\bfseries stfs} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae261a3388f947818ac51e2b3d33d296e}{}\label{classv8_1_1internal_1_1_assembler_ae261a3388f947818ac51e2b3d33d296e}

\item 
void {\bfseries stfsu} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a1b632e982fefcc7045d80de12dbc14df}{}\label{classv8_1_1internal_1_1_assembler_a1b632e982fefcc7045d80de12dbc14df}

\item 
void {\bfseries stfsx} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aec4c093326a67344b7d52688089595e3}{}\label{classv8_1_1internal_1_1_assembler_aec4c093326a67344b7d52688089595e3}

\item 
void {\bfseries stfsux} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frs, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa089d644c2664744fdcca54db6d7a263}{}\label{classv8_1_1internal_1_1_assembler_aa089d644c2664744fdcca54db6d7a263}

\item 
void {\bfseries fadd} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ab9ac2e4b9772734c550e69a0766a34cd}{}\label{classv8_1_1internal_1_1_assembler_ab9ac2e4b9772734c550e69a0766a34cd}

\item 
void {\bfseries fsub} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a5dccf61de3ba525c7c4510bf00e08445}{}\label{classv8_1_1internal_1_1_assembler_a5dccf61de3ba525c7c4510bf00e08445}

\item 
void {\bfseries fdiv} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a32183c00f661aa70eb74986b8a512269}{}\label{classv8_1_1internal_1_1_assembler_a32183c00f661aa70eb74986b8a512269}

\item 
void {\bfseries fmul} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frc, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a22b1bbd25934e8d912d01c7b229ac5c9}{}\label{classv8_1_1internal_1_1_assembler_a22b1bbd25934e8d912d01c7b229ac5c9}

\item 
void {\bfseries fcmpu} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_a58dda78bedb6ada3efc0b5be413cf096}{}\label{classv8_1_1internal_1_1_assembler_a58dda78bedb6ada3efc0b5be413cf096}

\item 
void {\bfseries fmr} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_abe0b63a1eeefd7128237c1bbb88b752c}{}\label{classv8_1_1internal_1_1_assembler_abe0b63a1eeefd7128237c1bbb88b752c}

\item 
void {\bfseries fctiwz} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb)\hypertarget{classv8_1_1internal_1_1_assembler_a8bfb07f59457eab2ffaa0fb26b396503}{}\label{classv8_1_1internal_1_1_assembler_a8bfb07f59457eab2ffaa0fb26b396503}

\item 
void {\bfseries fctiw} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb)\hypertarget{classv8_1_1internal_1_1_assembler_af53e00c7bd96e84386eea60be5e2ed0d}{}\label{classv8_1_1internal_1_1_assembler_af53e00c7bd96e84386eea60be5e2ed0d}

\item 
void {\bfseries frin} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a38d052f880ea39d29cd6b5316a9aa069}{}\label{classv8_1_1internal_1_1_assembler_a38d052f880ea39d29cd6b5316a9aa069}

\item 
void {\bfseries friz} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a96dfd84e25905e61be3a0ce87aebb8dd}{}\label{classv8_1_1internal_1_1_assembler_a96dfd84e25905e61be3a0ce87aebb8dd}

\item 
void {\bfseries frip} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a2513bbd399eb6d43209c4950a5f998a5}{}\label{classv8_1_1internal_1_1_assembler_a2513bbd399eb6d43209c4950a5f998a5}

\item 
void {\bfseries frim} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ab205842be297b9683881437fba91bd87}{}\label{classv8_1_1internal_1_1_assembler_ab205842be297b9683881437fba91bd87}

\item 
void {\bfseries frsp} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a4e7302275162e1a8e3976f2b125991ae}{}\label{classv8_1_1internal_1_1_assembler_a4e7302275162e1a8e3976f2b125991ae}

\item 
void {\bfseries fcfid} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aa3370a8139158578480fcc9235efca33}{}\label{classv8_1_1internal_1_1_assembler_aa3370a8139158578480fcc9235efca33}

\item 
void {\bfseries fcfidu} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a7d71a242873f1f44af739ce71907fe7c}{}\label{classv8_1_1internal_1_1_assembler_a7d71a242873f1f44af739ce71907fe7c}

\item 
void {\bfseries fcfidus} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ae9955ebb01d272d5247b91aa1489d8d5}{}\label{classv8_1_1internal_1_1_assembler_ae9955ebb01d272d5247b91aa1489d8d5}

\item 
void {\bfseries fcfids} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aad6a5ff9a3a8bfb38ccbe4a24d2f4b97}{}\label{classv8_1_1internal_1_1_assembler_aad6a5ff9a3a8bfb38ccbe4a24d2f4b97}

\item 
void {\bfseries fctid} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a37ebc267928195b5db43ff21b1b1e42b}{}\label{classv8_1_1internal_1_1_assembler_a37ebc267928195b5db43ff21b1b1e42b}

\item 
void {\bfseries fctidz} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aa27ee074aa4b99ae2fe3b4afc614393a}{}\label{classv8_1_1internal_1_1_assembler_aa27ee074aa4b99ae2fe3b4afc614393a}

\item 
void {\bfseries fctidu} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a1e78fc0aeb6cd072993b0df18cf979cb}{}\label{classv8_1_1internal_1_1_assembler_a1e78fc0aeb6cd072993b0df18cf979cb}

\item 
void {\bfseries fctiduz} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a397c3ddcc06fd0450e5a8fa3547395ba}{}\label{classv8_1_1internal_1_1_assembler_a397c3ddcc06fd0450e5a8fa3547395ba}

\item 
void {\bfseries fsel} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frc, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aafb4fa219ac269ff7871d47e262ae2dd}{}\label{classv8_1_1internal_1_1_assembler_aafb4fa219ac269ff7871d47e262ae2dd}

\item 
void {\bfseries fneg} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a661a7c74666ac0d953db306b4b5316fa}{}\label{classv8_1_1internal_1_1_assembler_a661a7c74666ac0d953db306b4b5316fa}

\item 
void {\bfseries mtfsb0} (F\+P\+S\+C\+R\+Bit bit, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a156134e93c2d8264d76d6bf138432423}{}\label{classv8_1_1internal_1_1_assembler_a156134e93c2d8264d76d6bf138432423}

\item 
void {\bfseries mtfsb1} (F\+P\+S\+C\+R\+Bit bit, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_af464d0398c5b53d049901e7f4afeb798}{}\label{classv8_1_1internal_1_1_assembler_af464d0398c5b53d049901e7f4afeb798}

\item 
void {\bfseries mtfsfi} (int bf, int immediate, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aed817c73e655251f023c9a70e70351d4}{}\label{classv8_1_1internal_1_1_assembler_aed817c73e655251f023c9a70e70351d4}

\item 
void {\bfseries mffs} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aa732c14b3b0eeaa89cfbae5a4f446722}{}\label{classv8_1_1internal_1_1_assembler_aa732c14b3b0eeaa89cfbae5a4f446722}

\item 
void {\bfseries mtfsf} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, bool L=1, int F\+LM=0, bool W=0, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a91844c3dba0795a7152f09a2bca66626}{}\label{classv8_1_1internal_1_1_assembler_a91844c3dba0795a7152f09a2bca66626}

\item 
void {\bfseries fsqrt} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aefc6779b134e76903ef379fcd63af686}{}\label{classv8_1_1internal_1_1_assembler_aefc6779b134e76903ef379fcd63af686}

\item 
void {\bfseries fabs} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_aae6b1b8c910c7ac2ca0d673a67a937a3}{}\label{classv8_1_1internal_1_1_assembler_aae6b1b8c910c7ac2ca0d673a67a937a3}

\item 
void {\bfseries fmadd} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frc, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_ac0f39307a9bd2e734358d408d4936f87}{}\label{classv8_1_1internal_1_1_assembler_ac0f39307a9bd2e734358d408d4936f87}

\item 
void {\bfseries fmsub} (const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frc, const \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit rc=Leave\+RC)\hypertarget{classv8_1_1internal_1_1_assembler_a43fb136af45b48cd36b41d5451e5b9da}{}\label{classv8_1_1internal_1_1_assembler_a43fb136af45b48cd36b41d5451e5b9da}

\item 
void {\bfseries nop} (int type=0)\hypertarget{classv8_1_1internal_1_1_assembler_ada10c470b3c0c01c6937a0f9d2187254}{}\label{classv8_1_1internal_1_1_assembler_ada10c470b3c0c01c6937a0f9d2187254}

\item 
void {\bfseries push} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7c65e095866bb252142abf940c7956dc}{}\label{classv8_1_1internal_1_1_assembler_a7c65e095866bb252142abf940c7956dc}

\item 
void {\bfseries pop} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a6346789a32569c4c56b8987bf5bc925f}{}\label{classv8_1_1internal_1_1_assembler_a6346789a32569c4c56b8987bf5bc925f}

\item 
void {\bfseries pop} ()\hypertarget{classv8_1_1internal_1_1_assembler_a87d3924b36821b5c4740c25128fe8cf9}{}\label{classv8_1_1internal_1_1_assembler_a87d3924b36821b5c4740c25128fe8cf9}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aa838f372b67324e035a4cf9dd024ad1d}{}\label{classv8_1_1internal_1_1_assembler_aa838f372b67324e035a4cf9dd024ad1d}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
int {\bfseries Instructions\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}{}\label{classv8_1_1internal_1_1_assembler_a485d8e02c03c16917fb5ce95cb01cea6}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Set\+Recorded\+Ast\+Id} (\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id)\hypertarget{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}{}\label{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}

\item 
\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} {\bfseries Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}{}\label{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}

\item 
void {\bfseries Clear\+Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}{}\label{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
Instr {\bfseries instr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}{}\label{classv8_1_1internal_1_1_assembler_ab3bc777adf20192ef78f4027a29916f2}

\item 
void {\bfseries instr\+\_\+at\+\_\+put} (int pos, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}{}\label{classv8_1_1internal_1_1_assembler_a4ead50de2501c5051e9d30b70f976b12}

\item 
void {\bfseries Block\+Trampoline\+Pool\+For} (int instructions)\hypertarget{classv8_1_1internal_1_1_assembler_a931dd9f1fe38ab728968056f885ef2e4}{}\label{classv8_1_1internal_1_1_assembler_a931dd9f1fe38ab728968056f885ef2e4}

\item 
void {\bfseries Check\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a175629df54920cc956f9718fbdfbf3cc}{}\label{classv8_1_1internal_1_1_assembler_a175629df54920cc956f9718fbdfbf3cc}

\item 
int {\bfseries instructions\+\_\+required\+\_\+for\+\_\+mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src) const \hypertarget{classv8_1_1internal_1_1_assembler_a4f3673c03275eb767df539d85dce143c}{}\label{classv8_1_1internal_1_1_assembler_a4f3673c03275eb767df539d85dce143c}

\item 
bool {\bfseries use\+\_\+constant\+\_\+pool\+\_\+for\+\_\+mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, bool can\+Optimize) const \hypertarget{classv8_1_1internal_1_1_assembler_a4683ad97f7b9abdcc9410f731965e311}{}\label{classv8_1_1internal_1_1_assembler_a4683ad97f7b9abdcc9410f731965e311}

\item 
void {\bfseries Ensure\+Space\+For} (int space\+\_\+needed)\hypertarget{classv8_1_1internal_1_1_assembler_a93b1291f72314c24bc16936309ae8ec2}{}\label{classv8_1_1internal_1_1_assembler_a93b1291f72314c24bc16936309ae8ec2}

\item 
int {\bfseries Emit\+Constant\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a036cc066f9b8397b06c94c45d5ef27f4}{}\label{classv8_1_1internal_1_1_assembler_a036cc066f9b8397b06c94c45d5ef27f4}

\item 
bool {\bfseries Constant\+Pool\+Access\+Is\+In\+Overflow} () const \hypertarget{classv8_1_1internal_1_1_assembler_ae0c78b2983c2c1266b782e444064df02}{}\label{classv8_1_1internal_1_1_assembler_ae0c78b2983c2c1266b782e444064df02}

\item 
\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$ {\bfseries Constant\+Pool\+Position} ()\hypertarget{classv8_1_1internal_1_1_assembler_a20648198eea4f5b0111123f51824f765}{}\label{classv8_1_1internal_1_1_assembler_a20648198eea4f5b0111123f51824f765}

\item 
void {\bfseries Emit\+Relocations} ()\hypertarget{classv8_1_1internal_1_1_assembler_a1c9ff423c1b8425dfbec29e387c33e3d}{}\label{classv8_1_1internal_1_1_assembler_a1c9ff423c1b8425dfbec29e387c33e3d}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
int {\bfseries link} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_aeb6ed09f4bd8452661f8e9f05fe68fdb}{}\label{classv8_1_1internal_1_1_assembler_aeb6ed09f4bd8452661f8e9f05fe68fdb}

\item 
bool {\bfseries is\+\_\+near} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a1cde9eccbae4bb3c9900bf2e1e0d99a2}{}\label{classv8_1_1internal_1_1_assembler_a1cde9eccbae4bb3c9900bf2e1e0d99a2}

\item 
int {\bfseries branch\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a2d1577b0e7020e378433d5ff8f11f353}{}\label{classv8_1_1internal_1_1_assembler_a2d1577b0e7020e378433d5ff8f11f353}

\item 
void {\bfseries label\+\_\+at\+\_\+put} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int at\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}{}\label{classv8_1_1internal_1_1_assembler_a14173b85205e472fadc8bb2cc16506f5}

\item 
void {\bfseries load\+\_\+label\+\_\+offset} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a5c0616a85f4902b13150e65b40c5ebab}{}\label{classv8_1_1internal_1_1_assembler_a5c0616a85f4902b13150e65b40c5ebab}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, Address constant\+\_\+pool))\hypertarget{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}{}\label{classv8_1_1internal_1_1_assembler_aa074610df29134ae937a984db8281858}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}{}\label{classv8_1_1internal_1_1_assembler_aef754d770cc2b5121320d628d1bf2e35}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address target\+\_\+address\+\_\+at(Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code))\hypertarget{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}{}\label{classv8_1_1internal_1_1_assembler_a7b68bf8cd8201a63d670acacddc6a4e5}

\item 
{\bfseries I\+N\+L\+I\+NE} (static void set\+\_\+target\+\_\+address\+\_\+at(               \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target,               I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED))\hypertarget{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}{}\label{classv8_1_1internal_1_1_assembler_a1644ac113060821776682ae70584e84b}

\item 
{\bfseries I\+N\+L\+I\+NE} (static Address return\+\_\+address\+\_\+from\+\_\+call\+\_\+start(Address pc))\hypertarget{classv8_1_1internal_1_1_assembler_a7444a0b671a9119dcb7f14d57b04ea58}{}\label{classv8_1_1internal_1_1_assembler_a7444a0b671a9119dcb7f14d57b04ea58}

\item 
\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ {\bfseries code\+\_\+target\+\_\+object\+\_\+handle\+\_\+at} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aa86d0476c55e986f90b0085c61603baa}{}\label{classv8_1_1internal_1_1_assembler_aa86d0476c55e986f90b0085c61603baa}

\item 
void {\bfseries b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l)\hypertarget{classv8_1_1internal_1_1_assembler_a67cb75c21520ace01c669f8b7d410979}{}\label{classv8_1_1internal_1_1_assembler_a67cb75c21520ace01c669f8b7d410979}

\item 
void {\bfseries branch\+On\+Cond} (Condition c, int branch\+\_\+offset, bool is\+\_\+bound=false)\hypertarget{classv8_1_1internal_1_1_assembler_a982c3bb049961e73580bd0eef748c66a}{}\label{classv8_1_1internal_1_1_assembler_a982c3bb049961e73580bd0eef748c66a}

\item 
void {\bfseries b} (Condition cond, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a48a0786dbb7233e3888986a07cbe51c2}{}\label{classv8_1_1internal_1_1_assembler_a48a0786dbb7233e3888986a07cbe51c2}

\item 
void {\bfseries bc\+\_\+short} (Condition cond, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_adbf6d3d110bfb664ec12b79d3165ac8b}{}\label{classv8_1_1internal_1_1_assembler_adbf6d3d110bfb664ec12b79d3165ac8b}

\item 
void {\bfseries beq} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a840c43431e1d823e32d825b9c7710b95}{}\label{classv8_1_1internal_1_1_assembler_a840c43431e1d823e32d825b9c7710b95}

\item 
void {\bfseries bne} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_ad1aa7b16ffef66e6dd2895afc3b7d638}{}\label{classv8_1_1internal_1_1_assembler_ad1aa7b16ffef66e6dd2895afc3b7d638}

\item 
void {\bfseries blt} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_ae1f49e54513527ee7b2a2bf2ac4b99e3}{}\label{classv8_1_1internal_1_1_assembler_ae1f49e54513527ee7b2a2bf2ac4b99e3}

\item 
void {\bfseries ble} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a194187452dc037f19837d5075a747ac5}{}\label{classv8_1_1internal_1_1_assembler_a194187452dc037f19837d5075a747ac5}

\item 
void {\bfseries bgt} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_ab7993972a792cb47fe633b165a8a427d}{}\label{classv8_1_1internal_1_1_assembler_ab7993972a792cb47fe633b165a8a427d}

\item 
void {\bfseries bge} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_ac86b6d516b42b816004dd4ce594680bd}{}\label{classv8_1_1internal_1_1_assembler_ac86b6d516b42b816004dd4ce594680bd}

\item 
void {\bfseries b} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a515d09aedc50e94d31eeb5a95e781146}{}\label{classv8_1_1internal_1_1_assembler_a515d09aedc50e94d31eeb5a95e781146}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a8e3b82183da4e40426816c5ee2642efb}{}\label{classv8_1_1internal_1_1_assembler_a8e3b82183da4e40426816c5ee2642efb}

\item 
void {\bfseries bunordered} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a591e2944015bb314f67c55c5c6370f04}{}\label{classv8_1_1internal_1_1_assembler_a591e2944015bb314f67c55c5c6370f04}

\item 
void {\bfseries bordered} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l, Label\+::\+Distance dist=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_acabd83982093a6a6e99d2e6c568f80b0}{}\label{classv8_1_1internal_1_1_assembler_acabd83982093a6a6e99d2e6c568f80b0}

\item 
void {\bfseries b} (Condition cond, \hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_a130b8ed0eb8c6901da392a22a70e62a8}{}\label{classv8_1_1internal_1_1_assembler_a130b8ed0eb8c6901da392a22a70e62a8}

\item 
void {\bfseries beq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_ad941e71bc90a1ae72ad5980812832bf8}{}\label{classv8_1_1internal_1_1_assembler_ad941e71bc90a1ae72ad5980812832bf8}

\item 
void {\bfseries bne} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_a692615f5842f724327c74857998e074d}{}\label{classv8_1_1internal_1_1_assembler_a692615f5842f724327c74857998e074d}

\item 
void {\bfseries blt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_a7e7af306e8d41fd553d9c818987e9c52}{}\label{classv8_1_1internal_1_1_assembler_a7e7af306e8d41fd553d9c818987e9c52}

\item 
void {\bfseries ble} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_aa994c03997e2bbe92a87b8907a9e2253}{}\label{classv8_1_1internal_1_1_assembler_aa994c03997e2bbe92a87b8907a9e2253}

\item 
void {\bfseries bgt} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_aca71537a1d4786e93f41861302c71861}{}\label{classv8_1_1internal_1_1_assembler_aca71537a1d4786e93f41861302c71861}

\item 
void {\bfseries bge} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_a14ec416cac6820fe590493d05254c53a}{}\label{classv8_1_1internal_1_1_assembler_a14ec416cac6820fe590493d05254c53a}

\item 
void {\bfseries b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_ac4ccc9b0a889d1bed95ff0215d35ae6b}{}\label{classv8_1_1internal_1_1_assembler_ac4ccc9b0a889d1bed95ff0215d35ae6b}

\item 
void {\bfseries jmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_a7da904bfb638d3e310946ba185ca3a10}{}\label{classv8_1_1internal_1_1_assembler_a7da904bfb638d3e310946ba185ca3a10}

\item 
void {\bfseries bunordered} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_af9cee24aef10fbd5a09ef1c71f023ef3}{}\label{classv8_1_1internal_1_1_assembler_af9cee24aef10fbd5a09ef1c71f023ef3}

\item 
void {\bfseries bordered} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r)\hypertarget{classv8_1_1internal_1_1_assembler_a9faada4344ddb4a214d87e52fb60b746}{}\label{classv8_1_1internal_1_1_assembler_a9faada4344ddb4a214d87e52fb60b746}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries breakpoint} (bool do\+\_\+print)\hypertarget{classv8_1_1internal_1_1_assembler_a99e5fe9f80b1d9cf4f2f2aec14676ac2}{}\label{classv8_1_1internal_1_1_assembler_a99e5fe9f80b1d9cf4f2f2aec14676ac2}

\item 
void {\bfseries call} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ target, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_a5d011e2413cd68543be31221df681e70}{}\label{classv8_1_1internal_1_1_assembler_a5d011e2413cd68543be31221df681e70}

\item 
void {\bfseries jump} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ target, Reloc\+Info\+::\+Mode rmode, Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a4ae1c96ed32f349f01abd2994a244c09}{}\label{classv8_1_1internal_1_1_assembler_a4ae1c96ed32f349f01abd2994a244c09}

\item 
{\bfseries R\+X\+\_\+\+F\+O\+RM} (bc)\hypertarget{classv8_1_1internal_1_1_assembler_ab299c3b04b190e3b105483d1c20338be}{}\label{classv8_1_1internal_1_1_assembler_ab299c3b04b190e3b105483d1c20338be}

\item 
{\bfseries R\+R\+\_\+\+F\+O\+RM} (bctr)\hypertarget{classv8_1_1internal_1_1_assembler_a0e51ee82a80dca28d66f9b8e781bbc4f}{}\label{classv8_1_1internal_1_1_assembler_a0e51ee82a80dca28d66f9b8e781bbc4f}

\item 
{\bfseries R\+X\+\_\+\+F\+O\+RM} (cd)\hypertarget{classv8_1_1internal_1_1_assembler_a5d286fe4b59f2bc39b8c9624aedf480f}{}\label{classv8_1_1internal_1_1_assembler_a5d286fe4b59f2bc39b8c9624aedf480f}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (cdr)\hypertarget{classv8_1_1internal_1_1_assembler_a19687f1b1def0f6dc033a1caeddddebb}{}\label{classv8_1_1internal_1_1_assembler_a19687f1b1def0f6dc033a1caeddddebb}

\item 
{\bfseries R\+X\+E\+\_\+\+F\+O\+RM} (cdb)\hypertarget{classv8_1_1internal_1_1_assembler_a343e8724d5a9b03332e835c8085fb69b}{}\label{classv8_1_1internal_1_1_assembler_a343e8724d5a9b03332e835c8085fb69b}

\item 
{\bfseries R\+X\+E\+\_\+\+F\+O\+RM} (ceb)\hypertarget{classv8_1_1internal_1_1_assembler_a1af5b18ac95d68ba6f94ce8e45c00348}{}\label{classv8_1_1internal_1_1_assembler_a1af5b18ac95d68ba6f94ce8e45c00348}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (cefbr)\hypertarget{classv8_1_1internal_1_1_assembler_a896eb409e55f3dd98296f04d99554c90}{}\label{classv8_1_1internal_1_1_assembler_a896eb409e55f3dd98296f04d99554c90}

\item 
{\bfseries R\+X\+E\+\_\+\+F\+O\+RM} (ddb)\hypertarget{classv8_1_1internal_1_1_assembler_a7655edfa1c65211aa0dd62977ac83f67}{}\label{classv8_1_1internal_1_1_assembler_a7655edfa1c65211aa0dd62977ac83f67}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (ddbr)\hypertarget{classv8_1_1internal_1_1_assembler_a4b67cdf216d59dd4fbde53fc9fc40f45}{}\label{classv8_1_1internal_1_1_assembler_a4b67cdf216d59dd4fbde53fc9fc40f45}

\item 
{\bfseries S\+S1\+\_\+\+F\+O\+RM} (ed)\hypertarget{classv8_1_1internal_1_1_assembler_a8bb0416d10b891bc0a607614eafc3ee0}{}\label{classv8_1_1internal_1_1_assembler_a8bb0416d10b891bc0a607614eafc3ee0}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (epair)\hypertarget{classv8_1_1internal_1_1_assembler_ab35b022c036816b50fb2d91139b548bd}{}\label{classv8_1_1internal_1_1_assembler_ab35b022c036816b50fb2d91139b548bd}

\item 
{\bfseries R\+X\+\_\+\+F\+O\+RM} (ex)\hypertarget{classv8_1_1internal_1_1_assembler_a1fd1008f0e2a814d724acfe87792f27c}{}\label{classv8_1_1internal_1_1_assembler_a1fd1008f0e2a814d724acfe87792f27c}

\item 
{\bfseries R\+R\+F2\+\_\+\+F\+O\+RM} (fidbr)\hypertarget{classv8_1_1internal_1_1_assembler_a6c181c1851677058f2b336d89a67468d}{}\label{classv8_1_1internal_1_1_assembler_a6c181c1851677058f2b336d89a67468d}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (flogr)\hypertarget{classv8_1_1internal_1_1_assembler_aa1d1e038e0dc333cac3ab7b44bff897e}{}\label{classv8_1_1internal_1_1_assembler_aa1d1e038e0dc333cac3ab7b44bff897e}

\item 
{\bfseries R\+X\+\_\+\+F\+O\+RM} (ic\+\_\+z)\hypertarget{classv8_1_1internal_1_1_assembler_a7e95ec1d4af275db52165cbd806c8edb}{}\label{classv8_1_1internal_1_1_assembler_a7e95ec1d4af275db52165cbd806c8edb}

\item 
{\bfseries R\+X\+Y\+\_\+\+F\+O\+RM} (icy)\hypertarget{classv8_1_1internal_1_1_assembler_ad28129795ff4f450b4b0a972737b827a}{}\label{classv8_1_1internal_1_1_assembler_ad28129795ff4f450b4b0a972737b827a}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (iihf)\hypertarget{classv8_1_1internal_1_1_assembler_afc79298aa0784c78020f51c02947aeb6}{}\label{classv8_1_1internal_1_1_assembler_afc79298aa0784c78020f51c02947aeb6}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (iihh)\hypertarget{classv8_1_1internal_1_1_assembler_aeea4674e4b69742529946f02c60a1918}{}\label{classv8_1_1internal_1_1_assembler_aeea4674e4b69742529946f02c60a1918}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (iihl)\hypertarget{classv8_1_1internal_1_1_assembler_a82b2408c91726bf53407a53bc48efb57}{}\label{classv8_1_1internal_1_1_assembler_a82b2408c91726bf53407a53bc48efb57}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (iilf)\hypertarget{classv8_1_1internal_1_1_assembler_a2e60c8382d4f3159e2f3e65c4927e23f}{}\label{classv8_1_1internal_1_1_assembler_a2e60c8382d4f3159e2f3e65c4927e23f}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (iilh)\hypertarget{classv8_1_1internal_1_1_assembler_a3b7cf9c4a227fd210e08b15cb71504b3}{}\label{classv8_1_1internal_1_1_assembler_a3b7cf9c4a227fd210e08b15cb71504b3}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (iill)\hypertarget{classv8_1_1internal_1_1_assembler_a879093eee9ab1970bb486afe2cab0e44}{}\label{classv8_1_1internal_1_1_assembler_a879093eee9ab1970bb486afe2cab0e44}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (lcgr)\hypertarget{classv8_1_1internal_1_1_assembler_a5acdb944f3e8614b77fa6ca68dc9cd4f}{}\label{classv8_1_1internal_1_1_assembler_a5acdb944f3e8614b77fa6ca68dc9cd4f}

\item 
{\bfseries R\+R\+\_\+\+F\+O\+RM} (lcr)\hypertarget{classv8_1_1internal_1_1_assembler_a722ceee211635b7c0fcf5c93d8f847f4}{}\label{classv8_1_1internal_1_1_assembler_a722ceee211635b7c0fcf5c93d8f847f4}

\item 
{\bfseries R\+X\+\_\+\+F\+O\+RM} (le\+\_\+z)\hypertarget{classv8_1_1internal_1_1_assembler_a45820264881b5a7fed53816abfd02f79}{}\label{classv8_1_1internal_1_1_assembler_a45820264881b5a7fed53816abfd02f79}

\item 
{\bfseries R\+X\+Y\+\_\+\+F\+O\+RM} (ley)\hypertarget{classv8_1_1internal_1_1_assembler_acf1a43be7e39e87e3c43a2f13b07dce0}{}\label{classv8_1_1internal_1_1_assembler_acf1a43be7e39e87e3c43a2f13b07dce0}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (llihf)\hypertarget{classv8_1_1internal_1_1_assembler_a15bf66bd59c9777c08ab23f0059882ce}{}\label{classv8_1_1internal_1_1_assembler_a15bf66bd59c9777c08ab23f0059882ce}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (llilf)\hypertarget{classv8_1_1internal_1_1_assembler_afaa1485203084291feb0b5fd172ecf28}{}\label{classv8_1_1internal_1_1_assembler_afaa1485203084291feb0b5fd172ecf28}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (lngr)\hypertarget{classv8_1_1internal_1_1_assembler_a0ac7d1bdf922e79d2e9af165e2a3c504}{}\label{classv8_1_1internal_1_1_assembler_a0ac7d1bdf922e79d2e9af165e2a3c504}

\item 
{\bfseries R\+R\+\_\+\+F\+O\+RM} (lnr)\hypertarget{classv8_1_1internal_1_1_assembler_a976164fe338e8328d1dbf7c6d5729812}{}\label{classv8_1_1internal_1_1_assembler_a976164fe338e8328d1dbf7c6d5729812}

\item 
{\bfseries R\+S\+Y1\+\_\+\+F\+O\+RM} (loc)\hypertarget{classv8_1_1internal_1_1_assembler_a56f61333bceda082afc2646330786eb4}{}\label{classv8_1_1internal_1_1_assembler_a56f61333bceda082afc2646330786eb4}

\item 
{\bfseries R\+X\+Y\+\_\+\+F\+O\+RM} (lrv)\hypertarget{classv8_1_1internal_1_1_assembler_a058484f97a84b59dc8843ed86e0478f4}{}\label{classv8_1_1internal_1_1_assembler_a058484f97a84b59dc8843ed86e0478f4}

\item 
{\bfseries R\+X\+Y\+\_\+\+F\+O\+RM} (lrvh)\hypertarget{classv8_1_1internal_1_1_assembler_a3b224b1dd4c7824e5fadbb23b89f6a42}{}\label{classv8_1_1internal_1_1_assembler_a3b224b1dd4c7824e5fadbb23b89f6a42}

\item 
{\bfseries R\+X\+E\+\_\+\+F\+O\+RM} (mdb)\hypertarget{classv8_1_1internal_1_1_assembler_ac11f9c08d166cb87699e02a89cc9ea9a}{}\label{classv8_1_1internal_1_1_assembler_ac11f9c08d166cb87699e02a89cc9ea9a}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (mdbr)\hypertarget{classv8_1_1internal_1_1_assembler_aeecb6d3eeb673706c232f96307d4545d}{}\label{classv8_1_1internal_1_1_assembler_aeecb6d3eeb673706c232f96307d4545d}

\item 
{\bfseries S\+S4\+\_\+\+F\+O\+RM} (mvck)\hypertarget{classv8_1_1internal_1_1_assembler_ac002d231c92821ece355170ea0b09b2d}{}\label{classv8_1_1internal_1_1_assembler_ac002d231c92821ece355170ea0b09b2d}

\item 
{\bfseries S\+S\+F\+\_\+\+F\+O\+RM} (mvcos)\hypertarget{classv8_1_1internal_1_1_assembler_ab7e503ceded562ed0cfbc27efd519c4f}{}\label{classv8_1_1internal_1_1_assembler_ab7e503ceded562ed0cfbc27efd519c4f}

\item 
{\bfseries S\+S4\+\_\+\+F\+O\+RM} (mvcs)\hypertarget{classv8_1_1internal_1_1_assembler_a7f139f0372de80a2d9125191fe12cc96}{}\label{classv8_1_1internal_1_1_assembler_a7f139f0372de80a2d9125191fe12cc96}

\item 
{\bfseries S\+S1\+\_\+\+F\+O\+RM} (mvn)\hypertarget{classv8_1_1internal_1_1_assembler_aca7bf31938878d7f76ed55af5c77eb8f}{}\label{classv8_1_1internal_1_1_assembler_aca7bf31938878d7f76ed55af5c77eb8f}

\item 
{\bfseries S\+S1\+\_\+\+F\+O\+RM} (nc)\hypertarget{classv8_1_1internal_1_1_assembler_aa445b7a8cf67bed5a6f803cb6bd397b0}{}\label{classv8_1_1internal_1_1_assembler_aa445b7a8cf67bed5a6f803cb6bd397b0}

\item 
{\bfseries S\+I\+\_\+\+F\+O\+RM} (ni)\hypertarget{classv8_1_1internal_1_1_assembler_a0a2ff640bb4689d213475b861a8696ff}{}\label{classv8_1_1internal_1_1_assembler_a0a2ff640bb4689d213475b861a8696ff}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (nihf)\hypertarget{classv8_1_1internal_1_1_assembler_a4dfa33a8a1af01a6fd502d4400d12a0c}{}\label{classv8_1_1internal_1_1_assembler_a4dfa33a8a1af01a6fd502d4400d12a0c}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (nilf)\hypertarget{classv8_1_1internal_1_1_assembler_a2cce6d392319121c975fa59a57295829}{}\label{classv8_1_1internal_1_1_assembler_a2cce6d392319121c975fa59a57295829}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (nilh)\hypertarget{classv8_1_1internal_1_1_assembler_aa0a2d0b5f595405b1738bc94aab9acc7}{}\label{classv8_1_1internal_1_1_assembler_aa0a2d0b5f595405b1738bc94aab9acc7}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (nill)\hypertarget{classv8_1_1internal_1_1_assembler_a9216b3dcf12be9da43600bdc9a7ab4a3}{}\label{classv8_1_1internal_1_1_assembler_a9216b3dcf12be9da43600bdc9a7ab4a3}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (oihf)\hypertarget{classv8_1_1internal_1_1_assembler_ab7ae632b3238e8664dbd87d1dd2872e0}{}\label{classv8_1_1internal_1_1_assembler_ab7ae632b3238e8664dbd87d1dd2872e0}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (oilf)\hypertarget{classv8_1_1internal_1_1_assembler_a604a2a0fc5a5b86fc6aed51e296f17da}{}\label{classv8_1_1internal_1_1_assembler_a604a2a0fc5a5b86fc6aed51e296f17da}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (oill)\hypertarget{classv8_1_1internal_1_1_assembler_a67c545c56bc44c7bf0fe088f452ac914}{}\label{classv8_1_1internal_1_1_assembler_a67c545c56bc44c7bf0fe088f452ac914}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (popcnt)\hypertarget{classv8_1_1internal_1_1_assembler_abdd5ff5a489f3554ec7d32135571ba26}{}\label{classv8_1_1internal_1_1_assembler_abdd5ff5a489f3554ec7d32135571ba26}

\item 
{\bfseries R\+X\+E\+\_\+\+F\+O\+RM} (sdb)\hypertarget{classv8_1_1internal_1_1_assembler_a2f3e6f22a640b322938294beffc8925e}{}\label{classv8_1_1internal_1_1_assembler_a2f3e6f22a640b322938294beffc8925e}

\item 
{\bfseries R\+R\+E\+\_\+\+F\+O\+RM} (sdbr)\hypertarget{classv8_1_1internal_1_1_assembler_a35dad7b356e7f615f01ce9a3ca2d6aee}{}\label{classv8_1_1internal_1_1_assembler_a35dad7b356e7f615f01ce9a3ca2d6aee}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (slfi)\hypertarget{classv8_1_1internal_1_1_assembler_a3d60d7bfd11ec0809a0a625d45daa0ce}{}\label{classv8_1_1internal_1_1_assembler_a3d60d7bfd11ec0809a0a625d45daa0ce}

\item 
{\bfseries R\+X\+Y\+\_\+\+F\+O\+RM} (slgf)\hypertarget{classv8_1_1internal_1_1_assembler_a2f15c840bd95820bba3004f8f2344b03}{}\label{classv8_1_1internal_1_1_assembler_a2f15c840bd95820bba3004f8f2344b03}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (slgfi)\hypertarget{classv8_1_1internal_1_1_assembler_af8dc79a44c2069f1325312e70bc66891}{}\label{classv8_1_1internal_1_1_assembler_af8dc79a44c2069f1325312e70bc66891}

\item 
{\bfseries R\+S1\+\_\+\+F\+O\+RM} (srdl)\hypertarget{classv8_1_1internal_1_1_assembler_a2c9a501629a16024930fd246e00f9ca4}{}\label{classv8_1_1internal_1_1_assembler_a2c9a501629a16024930fd246e00f9ca4}

\item 
{\bfseries R\+X\+\_\+\+F\+O\+RM} (ste)\hypertarget{classv8_1_1internal_1_1_assembler_aad151efbfcccec0a60159666236e4d97}{}\label{classv8_1_1internal_1_1_assembler_aad151efbfcccec0a60159666236e4d97}

\item 
{\bfseries R\+X\+Y\+\_\+\+F\+O\+RM} (stey)\hypertarget{classv8_1_1internal_1_1_assembler_ab87a4ba35bee175b7f4c7a490bb42375}{}\label{classv8_1_1internal_1_1_assembler_ab87a4ba35bee175b7f4c7a490bb42375}

\item 
{\bfseries R\+X\+Y\+\_\+\+F\+O\+RM} (strv)\hypertarget{classv8_1_1internal_1_1_assembler_a5ad15422dd605f936daf682386fa5d06}{}\label{classv8_1_1internal_1_1_assembler_a5ad15422dd605f936daf682386fa5d06}

\item 
{\bfseries R\+I1\+\_\+\+F\+O\+RM} (tmll)\hypertarget{classv8_1_1internal_1_1_assembler_adaeb4354cc3999d6c634548b41e2e028}{}\label{classv8_1_1internal_1_1_assembler_adaeb4354cc3999d6c634548b41e2e028}

\item 
{\bfseries S\+S1\+\_\+\+F\+O\+RM} (tr)\hypertarget{classv8_1_1internal_1_1_assembler_a884d9594d738559a77525642da358f47}{}\label{classv8_1_1internal_1_1_assembler_a884d9594d738559a77525642da358f47}

\item 
{\bfseries S\+\_\+\+F\+O\+RM} (ts)\hypertarget{classv8_1_1internal_1_1_assembler_ad0693b1680735391fda7cd508e9c6c2b}{}\label{classv8_1_1internal_1_1_assembler_ad0693b1680735391fda7cd508e9c6c2b}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (xihf)\hypertarget{classv8_1_1internal_1_1_assembler_a9e4b5cc2765dbb7571bb0ea16d885fad}{}\label{classv8_1_1internal_1_1_assembler_a9e4b5cc2765dbb7571bb0ea16d885fad}

\item 
{\bfseries R\+I\+L1\+\_\+\+F\+O\+RM} (xilf)\hypertarget{classv8_1_1internal_1_1_assembler_a9794bf1676904172850870f5a98fc606}{}\label{classv8_1_1internal_1_1_assembler_a9794bf1676904172850870f5a98fc606}

\item 
void {\bfseries la} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7514151cbe774e84b4eaf99da74e6659}{}\label{classv8_1_1internal_1_1_assembler_a7514151cbe774e84b4eaf99da74e6659}

\item 
void {\bfseries lay} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6376f7c2322eae9969d2297405c69979}{}\label{classv8_1_1internal_1_1_assembler_a6376f7c2322eae9969d2297405c69979}

\item 
void {\bfseries larl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ac8264d891c9ebc461b2c62d05bcdaa0b}{}\label{classv8_1_1internal_1_1_assembler_ac8264d891c9ebc461b2c62d05bcdaa0b}

\item 
void {\bfseries larl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$l)\hypertarget{classv8_1_1internal_1_1_assembler_a890ab1ee4d2a930b12baa04759127d30}{}\label{classv8_1_1internal_1_1_assembler_a890ab1ee4d2a930b12baa04759127d30}

\item 
void {\bfseries lb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad9dca86ca821f3d747bc2be81818a37e}{}\label{classv8_1_1internal_1_1_assembler_ad9dca86ca821f3d747bc2be81818a37e}

\item 
void {\bfseries lbr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a5ef69d10f4552ebd18e8dee92c8c4bab}{}\label{classv8_1_1internal_1_1_assembler_a5ef69d10f4552ebd18e8dee92c8c4bab}

\item 
void {\bfseries lgb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a42e24d16e94db9f61e6af878c07952d9}{}\label{classv8_1_1internal_1_1_assembler_a42e24d16e94db9f61e6af878c07952d9}

\item 
void {\bfseries lgbr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ac70ab78a76de1155804cfadc608f2d35}{}\label{classv8_1_1internal_1_1_assembler_ac70ab78a76de1155804cfadc608f2d35}

\item 
void {\bfseries lh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4575d1589c5bcf5cfa95adce4ec271b6}{}\label{classv8_1_1internal_1_1_assembler_a4575d1589c5bcf5cfa95adce4ec271b6}

\item 
void {\bfseries lhy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ac99c3f617e7945e5ed606d368abe03cb}{}\label{classv8_1_1internal_1_1_assembler_ac99c3f617e7945e5ed606d368abe03cb}

\item 
void {\bfseries lhr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_abea4e4edd52afbdc03ddece97e215d6a}{}\label{classv8_1_1internal_1_1_assembler_abea4e4edd52afbdc03ddece97e215d6a}

\item 
void {\bfseries lgh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a81e20917dfc98e1234ec230487806077}{}\label{classv8_1_1internal_1_1_assembler_a81e20917dfc98e1234ec230487806077}

\item 
void {\bfseries lghr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ab388962a8e400a2fc5e9bfb62f18bc58}{}\label{classv8_1_1internal_1_1_assembler_ab388962a8e400a2fc5e9bfb62f18bc58}

\item 
void {\bfseries l} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_afe39d9cded047c7a473bf8a67e7a1a78}{}\label{classv8_1_1internal_1_1_assembler_afe39d9cded047c7a473bf8a67e7a1a78}

\item 
void {\bfseries ly} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a61f972cad37ec7479f721cf4d22ddcf5}{}\label{classv8_1_1internal_1_1_assembler_a61f972cad37ec7479f721cf4d22ddcf5}

\item 
void {\bfseries lr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a49e7eda80e577faa8d5d000f945224db}{}\label{classv8_1_1internal_1_1_assembler_a49e7eda80e577faa8d5d000f945224db}

\item 
void {\bfseries lg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4a740c8bb74dc6de12c486599e948e35}{}\label{classv8_1_1internal_1_1_assembler_a4a740c8bb74dc6de12c486599e948e35}

\item 
void {\bfseries lgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ac276c87c4bb61fe2575ac77c710bb3f3}{}\label{classv8_1_1internal_1_1_assembler_ac276c87c4bb61fe2575ac77c710bb3f3}

\item 
void {\bfseries lgf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a11c03f72378cf1c1fd73e943a47bf040}{}\label{classv8_1_1internal_1_1_assembler_a11c03f72378cf1c1fd73e943a47bf040}

\item 
void {\bfseries lgfr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a010561e418116e88601076883b73a149}{}\label{classv8_1_1internal_1_1_assembler_a010561e418116e88601076883b73a149}

\item 
void {\bfseries lhi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a760ed5e851196b52283480e70f836ad4}{}\label{classv8_1_1internal_1_1_assembler_a760ed5e851196b52283480e70f836ad4}

\item 
void {\bfseries lghi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a1f90f16fbd60085f6ccbb393255ad456}{}\label{classv8_1_1internal_1_1_assembler_a1f90f16fbd60085f6ccbb393255ad456}

\item 
void {\bfseries lt\+\_\+z} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a87a5742cef30f1241c1a3a8adf6f8b21}{}\label{classv8_1_1internal_1_1_assembler_a87a5742cef30f1241c1a3a8adf6f8b21}

\item 
void {\bfseries ltg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ac3df2cf3938e43d80114f5ddd93e9382}{}\label{classv8_1_1internal_1_1_assembler_ac3df2cf3938e43d80114f5ddd93e9382}

\item 
void {\bfseries ltr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ab58adfe375a342713aa2e2183fdd2347}{}\label{classv8_1_1internal_1_1_assembler_ab58adfe375a342713aa2e2183fdd2347}

\item 
void {\bfseries ltgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_af52e082784d7a8634412d166da91d3c2}{}\label{classv8_1_1internal_1_1_assembler_af52e082784d7a8634412d166da91d3c2}

\item 
void {\bfseries ltgfr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aa8e8c8ae45c92828350bce6c37561262}{}\label{classv8_1_1internal_1_1_assembler_aa8e8c8ae45c92828350bce6c37561262}

\item 
void {\bfseries llc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af9e0e118e62c21d327679f3a4bb04c2b}{}\label{classv8_1_1internal_1_1_assembler_af9e0e118e62c21d327679f3a4bb04c2b}

\item 
void {\bfseries llgc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa0eba5cc65991c871229b756c9dc94f0}{}\label{classv8_1_1internal_1_1_assembler_aa0eba5cc65991c871229b756c9dc94f0}

\item 
void {\bfseries llgf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0208aa28724546be1c9ac3a8f6d51356}{}\label{classv8_1_1internal_1_1_assembler_a0208aa28724546be1c9ac3a8f6d51356}

\item 
void {\bfseries llgfr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a905e66d11c2631d5b07b9c052b155000}{}\label{classv8_1_1internal_1_1_assembler_a905e66d11c2631d5b07b9c052b155000}

\item 
void {\bfseries llh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a7635ed5e3f34d1d2865ea6c9eb070fed}{}\label{classv8_1_1internal_1_1_assembler_a7635ed5e3f34d1d2865ea6c9eb070fed}

\item 
void {\bfseries llgh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af8a0112e45062b3574af8bc1ec5bf65e}{}\label{classv8_1_1internal_1_1_assembler_af8a0112e45062b3574af8bc1ec5bf65e}

\item 
void {\bfseries llhr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a9c31aa6cee2ae45363e5a21f2d01a8e7}{}\label{classv8_1_1internal_1_1_assembler_a9c31aa6cee2ae45363e5a21f2d01a8e7}

\item 
void {\bfseries llghr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a829270dace606263b94dc58eb2c76f48}{}\label{classv8_1_1internal_1_1_assembler_a829270dace606263b94dc58eb2c76f48}

\item 
void {\bfseries lm} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad759157529ee2896c894dd4ad3cf4f7a}{}\label{classv8_1_1internal_1_1_assembler_ad759157529ee2896c894dd4ad3cf4f7a}

\item 
void {\bfseries lmy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a6e3d27f74a48d8947a60d101ed33bcd9}{}\label{classv8_1_1internal_1_1_assembler_a6e3d27f74a48d8947a60d101ed33bcd9}

\item 
void {\bfseries lmg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_afc3a185770481f97b94a30c868defc5b}{}\label{classv8_1_1internal_1_1_assembler_afc3a185770481f97b94a30c868defc5b}

\item 
void {\bfseries st} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa64725b77d3003a0bd5c54c7a1602ca1}{}\label{classv8_1_1internal_1_1_assembler_aa64725b77d3003a0bd5c54c7a1602ca1}

\item 
void {\bfseries stc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a2759ee26ef7bcb696cf9a7d6f8eb2e88}{}\label{classv8_1_1internal_1_1_assembler_a2759ee26ef7bcb696cf9a7d6f8eb2e88}

\item 
void {\bfseries stcy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_afcc3d8ea50a85d8658eaed76750cfdd1}{}\label{classv8_1_1internal_1_1_assembler_afcc3d8ea50a85d8658eaed76750cfdd1}

\item 
void {\bfseries stg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ac3fb0b267b1dab96497099f612cf603f}{}\label{classv8_1_1internal_1_1_assembler_ac3fb0b267b1dab96497099f612cf603f}

\item 
void {\bfseries sth} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0e7364dbe56fc673e6d7de989614441c}{}\label{classv8_1_1internal_1_1_assembler_a0e7364dbe56fc673e6d7de989614441c}

\item 
void {\bfseries sthy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab1adda55d3e19023b396018ee9cff116}{}\label{classv8_1_1internal_1_1_assembler_ab1adda55d3e19023b396018ee9cff116}

\item 
void {\bfseries sty} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad02322d4dadc68154b3230bead961323}{}\label{classv8_1_1internal_1_1_assembler_ad02322d4dadc68154b3230bead961323}

\item 
void {\bfseries stm} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa0d24dc5ce8a58084e1a605c9bcfeb01}{}\label{classv8_1_1internal_1_1_assembler_aa0d24dc5ce8a58084e1a605c9bcfeb01}

\item 
void {\bfseries stmy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a520bb2c12a11d9dc83d692eead61f27c}{}\label{classv8_1_1internal_1_1_assembler_a520bb2c12a11d9dc83d692eead61f27c}

\item 
void {\bfseries stmg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a2e8b9cceb13395a7334b09aaffee127d}{}\label{classv8_1_1internal_1_1_assembler_a2e8b9cceb13395a7334b09aaffee127d}

\item 
void {\bfseries c} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7604bb177d968057fe086f369f79af53}{}\label{classv8_1_1internal_1_1_assembler_a7604bb177d968057fe086f369f79af53}

\item 
void {\bfseries cy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_abbef0d5e9451b370ce52c39f68ca20b0}{}\label{classv8_1_1internal_1_1_assembler_abbef0d5e9451b370ce52c39f68ca20b0}

\item 
void {\bfseries cr\+\_\+z} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ac733a501c13ddfb174d351df9504478a}{}\label{classv8_1_1internal_1_1_assembler_ac733a501c13ddfb174d351df9504478a}

\item 
void {\bfseries cg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a72ab453f4ddb9e72814f0d62102d91ec}{}\label{classv8_1_1internal_1_1_assembler_a72ab453f4ddb9e72814f0d62102d91ec}

\item 
void {\bfseries cgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_af72da227a8383361e8835d512b23841d}{}\label{classv8_1_1internal_1_1_assembler_af72da227a8383361e8835d512b23841d}

\item 
void {\bfseries ch} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_af09bc4df356222994c2e4081b6106779}{}\label{classv8_1_1internal_1_1_assembler_af09bc4df356222994c2e4081b6106779}

\item 
void {\bfseries chy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ac9ca77713551b9177f67e0db97ad7e3e}{}\label{classv8_1_1internal_1_1_assembler_ac9ca77713551b9177f67e0db97ad7e3e}

\item 
void {\bfseries chi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a88f2287c59b2ed38821ab6e37da09fe7}{}\label{classv8_1_1internal_1_1_assembler_a88f2287c59b2ed38821ab6e37da09fe7}

\item 
void {\bfseries cghi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a031ea65dfd8c1db6edec040856831893}{}\label{classv8_1_1internal_1_1_assembler_a031ea65dfd8c1db6edec040856831893}

\item 
void {\bfseries cfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6134fc021e1b01dac9325c39589b11cd}{}\label{classv8_1_1internal_1_1_assembler_a6134fc021e1b01dac9325c39589b11cd}

\item 
void {\bfseries cgfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a26b747c16d1e3d4ba5cf860741a7a597}{}\label{classv8_1_1internal_1_1_assembler_a26b747c16d1e3d4ba5cf860741a7a597}

\item 
void {\bfseries cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7eeac09a258562e944a36fc2f2558ccf}{}\label{classv8_1_1internal_1_1_assembler_a7eeac09a258562e944a36fc2f2558ccf}

\item 
void {\bfseries cly} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a07c8bf926fc119b54eee3fe7c7993ec2}{}\label{classv8_1_1internal_1_1_assembler_a07c8bf926fc119b54eee3fe7c7993ec2}

\item 
void {\bfseries clr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a17ee8943d8427fd1ed4f0736efd2ef43}{}\label{classv8_1_1internal_1_1_assembler_a17ee8943d8427fd1ed4f0736efd2ef43}

\item 
void {\bfseries clg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ac9d709e245c3458d060710aa2a7c56e6}{}\label{classv8_1_1internal_1_1_assembler_ac9d709e245c3458d060710aa2a7c56e6}

\item 
void {\bfseries clgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a62376b64bce076d0ebabb4116826f875}{}\label{classv8_1_1internal_1_1_assembler_a62376b64bce076d0ebabb4116826f875}

\item 
void {\bfseries clfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_acf3a0d5f843857cd099fbc652d2f3ed6}{}\label{classv8_1_1internal_1_1_assembler_acf3a0d5f843857cd099fbc652d2f3ed6}

\item 
void {\bfseries clgfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a5d2a04e7ed303ce2dcd2bfca5f2d63c7}{}\label{classv8_1_1internal_1_1_assembler_a5d2a04e7ed303ce2dcd2bfca5f2d63c7}

\item 
void {\bfseries cli} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&mem, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_ae3ab02baee9f12982069475a2386e7e5}{}\label{classv8_1_1internal_1_1_assembler_ae3ab02baee9f12982069475a2386e7e5}

\item 
void {\bfseries cliy} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&mem, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_afba916111b7c2f3985ce045db20c4bb1}{}\label{classv8_1_1internal_1_1_assembler_afba916111b7c2f3985ce045db20c4bb1}

\item 
void {\bfseries clc} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd2, Length length)\hypertarget{classv8_1_1internal_1_1_assembler_a5bd669b79de637389ad33cce7628684e}{}\label{classv8_1_1internal_1_1_assembler_a5bd669b79de637389ad33cce7628684e}

\item 
void {\bfseries tm} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&mem, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a475a6787b3cb71f532ea3267011b17a9}{}\label{classv8_1_1internal_1_1_assembler_a475a6787b3cb71f532ea3267011b17a9}

\item 
void {\bfseries tmy} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&mem, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a5192201e5efccc161400dd829403df8e}{}\label{classv8_1_1internal_1_1_assembler_a5192201e5efccc161400dd829403df8e}

\item 
void {\bfseries rll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ad330fda9ac004d620fd3d63678097177}{}\label{classv8_1_1internal_1_1_assembler_ad330fda9ac004d620fd3d63678097177}

\item 
void {\bfseries rll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7c1a50bca19f4def181e5d5233a68caf}{}\label{classv8_1_1internal_1_1_assembler_a7c1a50bca19f4def181e5d5233a68caf}

\item 
void {\bfseries rll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a2581c2f742e3d9497b86b475aa94db82}{}\label{classv8_1_1internal_1_1_assembler_a2581c2f742e3d9497b86b475aa94db82}

\item 
void {\bfseries rllg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6fce144b348313d1115d34aa0b3a3751}{}\label{classv8_1_1internal_1_1_assembler_a6fce144b348313d1115d34aa0b3a3751}

\item 
void {\bfseries rllg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a96370750560d9b899ba37f82d11867db}{}\label{classv8_1_1internal_1_1_assembler_a96370750560d9b899ba37f82d11867db}

\item 
void {\bfseries rllg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aa644a7da2002d3fa72a20574416bcf72}{}\label{classv8_1_1internal_1_1_assembler_aa644a7da2002d3fa72a20574416bcf72}

\item 
void {\bfseries sll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ad1183f2ff7547e1f024209cf898d73c1}{}\label{classv8_1_1internal_1_1_assembler_ad1183f2ff7547e1f024209cf898d73c1}

\item 
void {\bfseries sll} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a58f359ec3ce3962657bf36055498629c}{}\label{classv8_1_1internal_1_1_assembler_a58f359ec3ce3962657bf36055498629c}

\item 
void {\bfseries sllk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a3d0ad1b2577aba10582ad8d53cb6adaf}{}\label{classv8_1_1internal_1_1_assembler_a3d0ad1b2577aba10582ad8d53cb6adaf}

\item 
void {\bfseries sllk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ae79d2c15bc3213ac49d1cbfea508c4b4}{}\label{classv8_1_1internal_1_1_assembler_ae79d2c15bc3213ac49d1cbfea508c4b4}

\item 
void {\bfseries srl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a5206088b50a8cc82da942956e086dbf5}{}\label{classv8_1_1internal_1_1_assembler_a5206088b50a8cc82da942956e086dbf5}

\item 
void {\bfseries srl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a4dc4c89d97dbfdde2f3fab74568374c3}{}\label{classv8_1_1internal_1_1_assembler_a4dc4c89d97dbfdde2f3fab74568374c3}

\item 
void {\bfseries srlk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a9c7cf9058f2d2896862c117abd2ccebf}{}\label{classv8_1_1internal_1_1_assembler_a9c7cf9058f2d2896862c117abd2ccebf}

\item 
void {\bfseries srlk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ad372f683209fb86e421eb6b247481a45}{}\label{classv8_1_1internal_1_1_assembler_ad372f683209fb86e421eb6b247481a45}

\item 
void {\bfseries sra} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a06e5cf1b5ec450bd63d54116b2c09433}{}\label{classv8_1_1internal_1_1_assembler_a06e5cf1b5ec450bd63d54116b2c09433}

\item 
void {\bfseries sra} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a57f49b05d38f086498af62923f52e806}{}\label{classv8_1_1internal_1_1_assembler_a57f49b05d38f086498af62923f52e806}

\item 
void {\bfseries srak} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ac3c294c3abc478ee2e03a342aad4f486}{}\label{classv8_1_1internal_1_1_assembler_ac3c294c3abc478ee2e03a342aad4f486}

\item 
void {\bfseries srak} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7bb5e7215b48ea9ff368204242c27a12}{}\label{classv8_1_1internal_1_1_assembler_a7bb5e7215b48ea9ff368204242c27a12}

\item 
void {\bfseries sla} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a96bcfc261491de15d6298e96684e4ff1}{}\label{classv8_1_1internal_1_1_assembler_a96bcfc261491de15d6298e96684e4ff1}

\item 
void {\bfseries sla} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a0d6cb6b301e80abca57a3a91c432c144}{}\label{classv8_1_1internal_1_1_assembler_a0d6cb6b301e80abca57a3a91c432c144}

\item 
void {\bfseries slak} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a8c19778401eff330f74a3e48ab78613d}{}\label{classv8_1_1internal_1_1_assembler_a8c19778401eff330f74a3e48ab78613d}

\item 
void {\bfseries slak} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a1e35b8d2e2c5c03b94ca553ffc362644}{}\label{classv8_1_1internal_1_1_assembler_a1e35b8d2e2c5c03b94ca553ffc362644}

\item 
void {\bfseries sllg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ab08ec1807108f7c6f8b076436cd6a737}{}\label{classv8_1_1internal_1_1_assembler_ab08ec1807108f7c6f8b076436cd6a737}

\item 
void {\bfseries sllg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a8634681e229b18b2a23334f5344417b4}{}\label{classv8_1_1internal_1_1_assembler_a8634681e229b18b2a23334f5344417b4}

\item 
void {\bfseries srlg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a0c1a18beccd568486c2d09951462ca40}{}\label{classv8_1_1internal_1_1_assembler_a0c1a18beccd568486c2d09951462ca40}

\item 
void {\bfseries srlg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a5694bf334d258c220bdb6a6248dc489a}{}\label{classv8_1_1internal_1_1_assembler_a5694bf334d258c220bdb6a6248dc489a}

\item 
void {\bfseries srag} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_af98118037bed603b96250baed78cc48d}{}\label{classv8_1_1internal_1_1_assembler_af98118037bed603b96250baed78cc48d}

\item 
void {\bfseries srag} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a20ab55e73389608658365549593acf06}{}\label{classv8_1_1internal_1_1_assembler_a20ab55e73389608658365549593acf06}

\item 
void {\bfseries srda} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a4dde36f422790bf381ca075360efa31a}{}\label{classv8_1_1internal_1_1_assembler_a4dde36f422790bf381ca075360efa31a}

\item 
void {\bfseries srdl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a1590fe998a86df411318dfcb7f1f36ea}{}\label{classv8_1_1internal_1_1_assembler_a1590fe998a86df411318dfcb7f1f36ea}

\item 
void {\bfseries slag} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a9260c1f99da271f806adaf6208d9a173}{}\label{classv8_1_1internal_1_1_assembler_a9260c1f99da271f806adaf6208d9a173}

\item 
void {\bfseries slag} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{structv8_1_1internal_1_1_register}{Register} opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6fc1485fbc78b2e0fcad027f8afa2bd0}{}\label{classv8_1_1internal_1_1_assembler_a6fc1485fbc78b2e0fcad027f8afa2bd0}

\item 
void {\bfseries sldl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a11b252bbe0b23494fceb8ec3eeb25a4e}{}\label{classv8_1_1internal_1_1_assembler_a11b252bbe0b23494fceb8ec3eeb25a4e}

\item 
void {\bfseries srdl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aad039e61415db309ade4f3c2df393664}{}\label{classv8_1_1internal_1_1_assembler_aad039e61415db309ade4f3c2df393664}

\item 
void {\bfseries srda} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a9d605fc9072e8fe309d894e34ad33a90}{}\label{classv8_1_1internal_1_1_assembler_a9d605fc9072e8fe309d894e34ad33a90}

\item 
void {\bfseries risbg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&start\+Bit, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&end\+Bit, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&shift\+Amt, bool zero\+Bits=true)\hypertarget{classv8_1_1internal_1_1_assembler_ae33e8f2fd58135a072bf07689ed8bed1}{}\label{classv8_1_1internal_1_1_assembler_ae33e8f2fd58135a072bf07689ed8bed1}

\item 
void {\bfseries risbgn} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&start\+Bit, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&end\+Bit, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&shift\+Amt, bool zero\+Bits=true)\hypertarget{classv8_1_1internal_1_1_assembler_a19a1278321aaa240c0a063228d85a117}{}\label{classv8_1_1internal_1_1_assembler_a19a1278321aaa240c0a063228d85a117}

\item 
void {\bfseries mvc} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd2, uint32\+\_\+t length)\hypertarget{classv8_1_1internal_1_1_assembler_a34c850256c80359af2744b244f0e5103}{}\label{classv8_1_1internal_1_1_assembler_a34c850256c80359af2744b244f0e5103}

\item 
void {\bfseries basr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a2a784ceacf7b50f0feceabc408a5f04e}{}\label{classv8_1_1internal_1_1_assembler_a2a784ceacf7b50f0feceabc408a5f04e}

\item 
void {\bfseries bcr} (Condition m, \hyperlink{structv8_1_1internal_1_1_register}{Register} target)\hypertarget{classv8_1_1internal_1_1_assembler_a25cfac0790a3539a8e04953db0ac1208}{}\label{classv8_1_1internal_1_1_assembler_a25cfac0790a3539a8e04953db0ac1208}

\item 
void {\bfseries bct} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a9bae0fc548b256f6b87602bfb8f0d735}{}\label{classv8_1_1internal_1_1_assembler_a9bae0fc548b256f6b87602bfb8f0d735}

\item 
void {\bfseries bctg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a1e6a2d799b7b5471fe46a9407359691f}{}\label{classv8_1_1internal_1_1_assembler_a1e6a2d799b7b5471fe46a9407359691f}

\item 
void {\bfseries bras} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a4c7c45dc1d24da17011e4ff9450028ae}{}\label{classv8_1_1internal_1_1_assembler_a4c7c45dc1d24da17011e4ff9450028ae}

\item 
void {\bfseries brasl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aa973dec6053795e3fe89375ad4cec5d0}{}\label{classv8_1_1internal_1_1_assembler_aa973dec6053795e3fe89375ad4cec5d0}

\item 
void {\bfseries brc} (Condition c, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a9db2dad65331e1945a427e7025d3af68}{}\label{classv8_1_1internal_1_1_assembler_a9db2dad65331e1945a427e7025d3af68}

\item 
void {\bfseries brcl} (Condition m, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd, bool is\+Code\+Target=false)\hypertarget{classv8_1_1internal_1_1_assembler_a7bfca6017571ffff18eb869c0365e78b}{}\label{classv8_1_1internal_1_1_assembler_a7bfca6017571ffff18eb869c0365e78b}

\item 
void {\bfseries brct} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a817f70a5f7e922ec47531fa0dc90ee12}{}\label{classv8_1_1internal_1_1_assembler_a817f70a5f7e922ec47531fa0dc90ee12}

\item 
void {\bfseries brctg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a1dc58a2b060f0ab3754451c55e340209}{}\label{classv8_1_1internal_1_1_assembler_a1dc58a2b060f0ab3754451c55e340209}

\item 
void {\bfseries a} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a49e04ee2e222bb7bd76dec72894a7478}{}\label{classv8_1_1internal_1_1_assembler_a49e04ee2e222bb7bd76dec72894a7478}

\item 
void {\bfseries ay} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_afd13a9aa59a2d1ace354288ff96f541e}{}\label{classv8_1_1internal_1_1_assembler_afd13a9aa59a2d1ace354288ff96f541e}

\item 
void {\bfseries afi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a3f35326d33b8719fa5a6949db1e2f41d}{}\label{classv8_1_1internal_1_1_assembler_a3f35326d33b8719fa5a6949db1e2f41d}

\item 
void {\bfseries ah} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a5875f1e6aaaf6637e9427e5e358d6d48}{}\label{classv8_1_1internal_1_1_assembler_a5875f1e6aaaf6637e9427e5e358d6d48}

\item 
void {\bfseries ahy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6bdb098d93694fc4000e762ce38074c1}{}\label{classv8_1_1internal_1_1_assembler_a6bdb098d93694fc4000e762ce38074c1}

\item 
void {\bfseries ahi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a8ed6b2b0831938ad29ea020c1458d3bc}{}\label{classv8_1_1internal_1_1_assembler_a8ed6b2b0831938ad29ea020c1458d3bc}

\item 
void {\bfseries ahik} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a14d464eed50a97ad022999c4cc8c8822}{}\label{classv8_1_1internal_1_1_assembler_a14d464eed50a97ad022999c4cc8c8822}

\item 
void {\bfseries ar} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a46883c74cd47404abe4d75c1b0fdf27e}{}\label{classv8_1_1internal_1_1_assembler_a46883c74cd47404abe4d75c1b0fdf27e}

\item 
void {\bfseries ark} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a7918ca6afd543990abde5b64038eceaf}{}\label{classv8_1_1internal_1_1_assembler_a7918ca6afd543990abde5b64038eceaf}

\item 
void {\bfseries asi} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&)\hypertarget{classv8_1_1internal_1_1_assembler_a8ca62fe03577c4f58def4fe51b4fd2b1}{}\label{classv8_1_1internal_1_1_assembler_a8ca62fe03577c4f58def4fe51b4fd2b1}

\item 
void {\bfseries ag} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a0207ee345f6998285119cd54d5c56195}{}\label{classv8_1_1internal_1_1_assembler_a0207ee345f6998285119cd54d5c56195}

\item 
void {\bfseries agf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a642ef7b0a35fc42388ad867997336916}{}\label{classv8_1_1internal_1_1_assembler_a642ef7b0a35fc42388ad867997336916}

\item 
void {\bfseries agfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_af14831e6fc7a6e57a8206e144fe06ac3}{}\label{classv8_1_1internal_1_1_assembler_af14831e6fc7a6e57a8206e144fe06ac3}

\item 
void {\bfseries agfr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a51cd3789c3203c0e1974d2046fd4109b}{}\label{classv8_1_1internal_1_1_assembler_a51cd3789c3203c0e1974d2046fd4109b}

\item 
void {\bfseries aghi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ad5c7e8151d5e9b54732d43443ff80e26}{}\label{classv8_1_1internal_1_1_assembler_ad5c7e8151d5e9b54732d43443ff80e26}

\item 
void {\bfseries aghik} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a55633157e250b3229c79a41b037e3f8c}{}\label{classv8_1_1internal_1_1_assembler_a55633157e250b3229c79a41b037e3f8c}

\item 
void {\bfseries agr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ac47e02c838b524a9e4dd24d1a854ef79}{}\label{classv8_1_1internal_1_1_assembler_ac47e02c838b524a9e4dd24d1a854ef79}

\item 
void {\bfseries agrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a37e7bf9db0d145271f8a78bec7dd179a}{}\label{classv8_1_1internal_1_1_assembler_a37e7bf9db0d145271f8a78bec7dd179a}

\item 
void {\bfseries agsi} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&)\hypertarget{classv8_1_1internal_1_1_assembler_a20eaefa4da6f81ee233ad8f43a911948}{}\label{classv8_1_1internal_1_1_assembler_a20eaefa4da6f81ee233ad8f43a911948}

\item 
void {\bfseries al\+\_\+z} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6d7e4ee1dae366bad6a275780ea6a66f}{}\label{classv8_1_1internal_1_1_assembler_a6d7e4ee1dae366bad6a275780ea6a66f}

\item 
void {\bfseries aly} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ac4eb9a18e9962dda5c715bbfdc4ca26c}{}\label{classv8_1_1internal_1_1_assembler_ac4eb9a18e9962dda5c715bbfdc4ca26c}

\item 
void {\bfseries alfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ade2b9b4a8cc3eca76d668c85b120cd0a}{}\label{classv8_1_1internal_1_1_assembler_ade2b9b4a8cc3eca76d668c85b120cd0a}

\item 
void {\bfseries alr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a48a52adce868a5b8b1948cc69571e953}{}\label{classv8_1_1internal_1_1_assembler_a48a52adce868a5b8b1948cc69571e953}

\item 
void {\bfseries alcr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a8460a15e838cdf5285a5f218609d97ea}{}\label{classv8_1_1internal_1_1_assembler_a8460a15e838cdf5285a5f218609d97ea}

\item 
void {\bfseries alrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a61c6e58a91fd99ae72aebd8913297b69}{}\label{classv8_1_1internal_1_1_assembler_a61c6e58a91fd99ae72aebd8913297b69}

\item 
void {\bfseries alg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ab8fb795c98dbd8612802f79ce3ac6071}{}\label{classv8_1_1internal_1_1_assembler_ab8fb795c98dbd8612802f79ce3ac6071}

\item 
void {\bfseries algfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a2df6f5f91b9a68c5dd6c26a54aa4e309}{}\label{classv8_1_1internal_1_1_assembler_a2df6f5f91b9a68c5dd6c26a54aa4e309}

\item 
void {\bfseries algr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ae8551da35dc110c438ef8a4a8c70da6f}{}\label{classv8_1_1internal_1_1_assembler_ae8551da35dc110c438ef8a4a8c70da6f}

\item 
void {\bfseries algrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_ac202208d8c1ffa094997f3a48f91b300}{}\label{classv8_1_1internal_1_1_assembler_ac202208d8c1ffa094997f3a48f91b300}

\item 
void {\bfseries s} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a805aee88f5f2b6e7a7832805b5ac55e4}{}\label{classv8_1_1internal_1_1_assembler_a805aee88f5f2b6e7a7832805b5ac55e4}

\item 
void {\bfseries sy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a006a27d4e6f8ed442b8acea54c53053c}{}\label{classv8_1_1internal_1_1_assembler_a006a27d4e6f8ed442b8acea54c53053c}

\item 
void {\bfseries sh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a8ddcd0efa31ee6579e4f06d019da9aa2}{}\label{classv8_1_1internal_1_1_assembler_a8ddcd0efa31ee6579e4f06d019da9aa2}

\item 
void {\bfseries shy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a3b5678e62c1afebd0eeae45b14fbae31}{}\label{classv8_1_1internal_1_1_assembler_a3b5678e62c1afebd0eeae45b14fbae31}

\item 
void {\bfseries sr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a0fc4ab0ce251d0196a60f58fab1297fb}{}\label{classv8_1_1internal_1_1_assembler_a0fc4ab0ce251d0196a60f58fab1297fb}

\item 
void {\bfseries srk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_adb007c81d14d54a822a582e119165304}{}\label{classv8_1_1internal_1_1_assembler_adb007c81d14d54a822a582e119165304}

\item 
void {\bfseries sg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aa33713fc08110cd41fdbc0b036ea40be}{}\label{classv8_1_1internal_1_1_assembler_aa33713fc08110cd41fdbc0b036ea40be}

\item 
void {\bfseries sgf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a74e05e51e5aa3df10f6ff3d2082de0e6}{}\label{classv8_1_1internal_1_1_assembler_a74e05e51e5aa3df10f6ff3d2082de0e6}

\item 
void {\bfseries sgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a8e158c1b56b3ea30a5e3828cf982cb3e}{}\label{classv8_1_1internal_1_1_assembler_a8e158c1b56b3ea30a5e3828cf982cb3e}

\item 
void {\bfseries sgfr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a2cb01cad93c26e648b2ff469a11836ae}{}\label{classv8_1_1internal_1_1_assembler_a2cb01cad93c26e648b2ff469a11836ae}

\item 
void {\bfseries sgrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_af0c0c213b8ca4812455760a375a2b2e8}{}\label{classv8_1_1internal_1_1_assembler_af0c0c213b8ca4812455760a375a2b2e8}

\item 
void {\bfseries sl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ac22f813ff8d5fa0d80628ac1a900cebe}{}\label{classv8_1_1internal_1_1_assembler_ac22f813ff8d5fa0d80628ac1a900cebe}

\item 
void {\bfseries sly} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a44766aa976a502124adc3d08c921c0fe}{}\label{classv8_1_1internal_1_1_assembler_a44766aa976a502124adc3d08c921c0fe}

\item 
void {\bfseries slr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a3c5ba4441eade9360ae56e0cee387d88}{}\label{classv8_1_1internal_1_1_assembler_a3c5ba4441eade9360ae56e0cee387d88}

\item 
void {\bfseries slrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_adbc11ea6b14c243f2af5862e0e711561}{}\label{classv8_1_1internal_1_1_assembler_adbc11ea6b14c243f2af5862e0e711561}

\item 
void {\bfseries slbr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ab29f6882237c08d932b2acd3c9e80c95}{}\label{classv8_1_1internal_1_1_assembler_ab29f6882237c08d932b2acd3c9e80c95}

\item 
void {\bfseries slg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6beae5f17f049da93aa8ae0b18d40df8}{}\label{classv8_1_1internal_1_1_assembler_a6beae5f17f049da93aa8ae0b18d40df8}

\item 
void {\bfseries slgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aedbb8538a885cd3e5462d0a71eb87152}{}\label{classv8_1_1internal_1_1_assembler_aedbb8538a885cd3e5462d0a71eb87152}

\item 
void {\bfseries slgrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_aa9dd68897fd0e0434c9fbb42154abd85}{}\label{classv8_1_1internal_1_1_assembler_aa9dd68897fd0e0434c9fbb42154abd85}

\item 
void {\bfseries m} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a86cceacd9c04958956f20106792b8f5a}{}\label{classv8_1_1internal_1_1_assembler_a86cceacd9c04958956f20106792b8f5a}

\item 
void {\bfseries mr\+\_\+z} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ad8b475811c0f21d22c2b7785ff90285d}{}\label{classv8_1_1internal_1_1_assembler_ad8b475811c0f21d22c2b7785ff90285d}

\item 
void {\bfseries ml} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_afd87629396ef8d211769169b246f6f4a}{}\label{classv8_1_1internal_1_1_assembler_afd87629396ef8d211769169b246f6f4a}

\item 
void {\bfseries mlr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ab211e47f709060804e3181b2d7cd5d10}{}\label{classv8_1_1internal_1_1_assembler_ab211e47f709060804e3181b2d7cd5d10}

\item 
void {\bfseries ms} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a0f7c565207efa974280d9faed62cbe21}{}\label{classv8_1_1internal_1_1_assembler_a0f7c565207efa974280d9faed62cbe21}

\item 
void {\bfseries msy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a66b53b85fa92aff46f80d2ce81797d42}{}\label{classv8_1_1internal_1_1_assembler_a66b53b85fa92aff46f80d2ce81797d42}

\item 
void {\bfseries msfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a44500b8b49afc03739dd17fb14e7d398}{}\label{classv8_1_1internal_1_1_assembler_a44500b8b49afc03739dd17fb14e7d398}

\item 
void {\bfseries msr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a99b851d844bf39024d38dfe7643673c3}{}\label{classv8_1_1internal_1_1_assembler_a99b851d844bf39024d38dfe7643673c3}

\item 
void {\bfseries mh} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a1d92a99a6ecc900ee70b0dac0e7d61ab}{}\label{classv8_1_1internal_1_1_assembler_a1d92a99a6ecc900ee70b0dac0e7d61ab}

\item 
void {\bfseries mhy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a9b65f0213661286e9a085f4c2ce54a30}{}\label{classv8_1_1internal_1_1_assembler_a9b65f0213661286e9a085f4c2ce54a30}

\item 
void {\bfseries mhi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a01d3567d87c31e0d2b7f61aa3b498b4e}{}\label{classv8_1_1internal_1_1_assembler_a01d3567d87c31e0d2b7f61aa3b498b4e}

\item 
void {\bfseries mlg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a8f26bac1c68edfb40c6ae578bddcc4a1}{}\label{classv8_1_1internal_1_1_assembler_a8f26bac1c68edfb40c6ae578bddcc4a1}

\item 
void {\bfseries mlgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a6d8f5a206cb2d2852f3b6cfbe92ee554}{}\label{classv8_1_1internal_1_1_assembler_a6d8f5a206cb2d2852f3b6cfbe92ee554}

\item 
void {\bfseries mghi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a47fe90997f82c5f93f23b0a33b170c59}{}\label{classv8_1_1internal_1_1_assembler_a47fe90997f82c5f93f23b0a33b170c59}

\item 
void {\bfseries msgfi} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7c962d433b3e0346f2ae3104112c5567}{}\label{classv8_1_1internal_1_1_assembler_a7c962d433b3e0346f2ae3104112c5567}

\item 
void {\bfseries msg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aecef7184a413aa20a05b17a68cf275fd}{}\label{classv8_1_1internal_1_1_assembler_aecef7184a413aa20a05b17a68cf275fd}

\item 
void {\bfseries msgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a47ce4056c9ef830fdb09910d320b4728}{}\label{classv8_1_1internal_1_1_assembler_a47ce4056c9ef830fdb09910d320b4728}

\item 
void {\bfseries d} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a5cfdbc11ff2278d57970f0634f7be3d9}{}\label{classv8_1_1internal_1_1_assembler_a5cfdbc11ff2278d57970f0634f7be3d9}

\item 
void {\bfseries dr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aa9c5cc917208b8062afb0de005afbfbb}{}\label{classv8_1_1internal_1_1_assembler_aa9c5cc917208b8062afb0de005afbfbb}

\item 
void {\bfseries dl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a765c3f1fcba7733a4f06bdc5474bf863}{}\label{classv8_1_1internal_1_1_assembler_a765c3f1fcba7733a4f06bdc5474bf863}

\item 
void {\bfseries dlr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aa7f3c9e72577a62132114d056cafe52f}{}\label{classv8_1_1internal_1_1_assembler_aa7f3c9e72577a62132114d056cafe52f}

\item 
void {\bfseries dlgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aef7cbc37cf6463559e20f3f7c1a9989a}{}\label{classv8_1_1internal_1_1_assembler_aef7cbc37cf6463559e20f3f7c1a9989a}

\item 
void {\bfseries dsgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_af575de0a7cdfcca8f03d885a8bbb3ffd}{}\label{classv8_1_1internal_1_1_assembler_af575de0a7cdfcca8f03d885a8bbb3ffd}

\item 
void {\bfseries n} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ad80ac185283cf242cae6d7db31acefe2}{}\label{classv8_1_1internal_1_1_assembler_ad80ac185283cf242cae6d7db31acefe2}

\item 
void {\bfseries ny} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ac479a98b540c49a2172cc365da667959}{}\label{classv8_1_1internal_1_1_assembler_ac479a98b540c49a2172cc365da667959}

\item 
void {\bfseries nr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ae314f5da6a4f884f8f534073c35310ad}{}\label{classv8_1_1internal_1_1_assembler_ae314f5da6a4f884f8f534073c35310ad}

\item 
void {\bfseries nrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a219f13e09d873deac5bfdeab3cfbf394}{}\label{classv8_1_1internal_1_1_assembler_a219f13e09d873deac5bfdeab3cfbf394}

\item 
void {\bfseries ng} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a4ed34a8123df92da42a9f56cf44ce5a5}{}\label{classv8_1_1internal_1_1_assembler_a4ed34a8123df92da42a9f56cf44ce5a5}

\item 
void {\bfseries ngr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aa546e96b2f550d19c12109154ddf0445}{}\label{classv8_1_1internal_1_1_assembler_aa546e96b2f550d19c12109154ddf0445}

\item 
void {\bfseries ngrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a61267c1666de94385ad9164b306c3026}{}\label{classv8_1_1internal_1_1_assembler_a61267c1666de94385ad9164b306c3026}

\item 
void {\bfseries o} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a31ac37a07fa51e24c21d530cd6b50f9d}{}\label{classv8_1_1internal_1_1_assembler_a31ac37a07fa51e24c21d530cd6b50f9d}

\item 
void {\bfseries oy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aa1dc1ff15cab91f8315171b9e3aa1b79}{}\label{classv8_1_1internal_1_1_assembler_aa1dc1ff15cab91f8315171b9e3aa1b79}

\item 
void {\bfseries or\+\_\+z} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ab048aa23d1d2f8aca64096b7a789fdc8}{}\label{classv8_1_1internal_1_1_assembler_ab048aa23d1d2f8aca64096b7a789fdc8}

\item 
void {\bfseries ork} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a492bc18852196a667c35cc72a062d968}{}\label{classv8_1_1internal_1_1_assembler_a492bc18852196a667c35cc72a062d968}

\item 
void {\bfseries og} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a813bff800f9d8b9d59d77a0be3106268}{}\label{classv8_1_1internal_1_1_assembler_a813bff800f9d8b9d59d77a0be3106268}

\item 
void {\bfseries ogr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a6e9ddeeae1e1766848981518dd031c3f}{}\label{classv8_1_1internal_1_1_assembler_a6e9ddeeae1e1766848981518dd031c3f}

\item 
void {\bfseries ogrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a34684f7fd1c212ff04a71dc6411e9bea}{}\label{classv8_1_1internal_1_1_assembler_a34684f7fd1c212ff04a71dc6411e9bea}

\item 
void {\bfseries x} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ad1e14aabf1d39eae45c21b5a5ed4af10}{}\label{classv8_1_1internal_1_1_assembler_ad1e14aabf1d39eae45c21b5a5ed4af10}

\item 
void {\bfseries xy} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_ae8f22b3b6d2febdde5828070c5748ce4}{}\label{classv8_1_1internal_1_1_assembler_ae8f22b3b6d2febdde5828070c5748ce4}

\item 
void {\bfseries xr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_af1f4a760b51315ba60c7006d8b363d9d}{}\label{classv8_1_1internal_1_1_assembler_af1f4a760b51315ba60c7006d8b363d9d}

\item 
void {\bfseries xrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a017cfb744820078c59c5df27cf79d552}{}\label{classv8_1_1internal_1_1_assembler_a017cfb744820078c59c5df27cf79d552}

\item 
void {\bfseries xg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a319fde2b586b562ab0f276d2acab870a}{}\label{classv8_1_1internal_1_1_assembler_a319fde2b586b562ab0f276d2acab870a}

\item 
void {\bfseries xgr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a48fcb96218f4163bc6c6d1e9343af2c9}{}\label{classv8_1_1internal_1_1_assembler_a48fcb96218f4163bc6c6d1e9343af2c9}

\item 
void {\bfseries xgrk} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a18a7133f0659745387c914bc64bf5b35}{}\label{classv8_1_1internal_1_1_assembler_a18a7133f0659745387c914bc64bf5b35}

\item 
void {\bfseries xc} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd2, Length length)\hypertarget{classv8_1_1internal_1_1_assembler_a13c490361a76828b42cf94679aaf9b31}{}\label{classv8_1_1internal_1_1_assembler_a13c490361a76828b42cf94679aaf9b31}

\item 
void {\bfseries lgdr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} f2)\hypertarget{classv8_1_1internal_1_1_assembler_ac74e87765b2fdda22f2dc95201e918c1}{}\label{classv8_1_1internal_1_1_assembler_ac74e87765b2fdda22f2dc95201e918c1}

\item 
void {\bfseries ldgr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} f1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_adfc567b974b6fc2356dd5555e8a4f3be}{}\label{classv8_1_1internal_1_1_assembler_adfc567b974b6fc2356dd5555e8a4f3be}

\item 
void {\bfseries ld} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a817fc7641e8d51c75a798d278da80be6}{}\label{classv8_1_1internal_1_1_assembler_a817fc7641e8d51c75a798d278da80be6}

\item 
void {\bfseries ldy} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a4c0796756dfe192ee7ffa81a3d1f9e4d}{}\label{classv8_1_1internal_1_1_assembler_a4c0796756dfe192ee7ffa81a3d1f9e4d}

\item 
void {\bfseries le\+\_\+z} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a36b8ffe318ed9b70eeb1b8ba7a5665cb}{}\label{classv8_1_1internal_1_1_assembler_a36b8ffe318ed9b70eeb1b8ba7a5665cb}

\item 
void {\bfseries ley} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a0f0c5e0ea03f3dec9ead62f31b4c9c34}{}\label{classv8_1_1internal_1_1_assembler_a0f0c5e0ea03f3dec9ead62f31b4c9c34}

\item 
void {\bfseries ldr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aacd2846e291b14024dd484264cdf63d8}{}\label{classv8_1_1internal_1_1_assembler_aacd2846e291b14024dd484264cdf63d8}

\item 
void {\bfseries ltdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a021784b7edf472b8b372283ae91715ef}{}\label{classv8_1_1internal_1_1_assembler_a021784b7edf472b8b372283ae91715ef}

\item 
void {\bfseries ltebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ac7ecebba27a519bae465f2362c235703}{}\label{classv8_1_1internal_1_1_assembler_ac7ecebba27a519bae465f2362c235703}

\item 
void {\bfseries std} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a251244e03a145b5d47bcb138de6a0b30}{}\label{classv8_1_1internal_1_1_assembler_a251244e03a145b5d47bcb138de6a0b30}

\item 
void {\bfseries stdy} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a9ffdd1d6911e573fcbf91e86f0490bbf}{}\label{classv8_1_1internal_1_1_assembler_a9ffdd1d6911e573fcbf91e86f0490bbf}

\item 
void {\bfseries ste} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aff76f5ad3d9c20a55412bcefea47bd5e}{}\label{classv8_1_1internal_1_1_assembler_aff76f5ad3d9c20a55412bcefea47bd5e}

\item 
void {\bfseries stey} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_aa9094a8ff6b02eca34dbe87e1284f670}{}\label{classv8_1_1internal_1_1_assembler_aa9094a8ff6b02eca34dbe87e1284f670}

\item 
void {\bfseries ledbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aaca6ba57a175353d1ca5259c69686ce2}{}\label{classv8_1_1internal_1_1_assembler_aaca6ba57a175353d1ca5259c69686ce2}

\item 
void {\bfseries ldebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a9b07eeb72c3af858f2be9d8b42577095}{}\label{classv8_1_1internal_1_1_assembler_a9b07eeb72c3af858f2be9d8b42577095}

\item 
void {\bfseries lpebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ad8b6adb6c36708147ebbaf0ac37e97f7}{}\label{classv8_1_1internal_1_1_assembler_ad8b6adb6c36708147ebbaf0ac37e97f7}

\item 
void {\bfseries lpdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ac439278514858073bc1035d9394c2373}{}\label{classv8_1_1internal_1_1_assembler_ac439278514858073bc1035d9394c2373}

\item 
void {\bfseries cdlfbr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_a54bf51278e1df0486a2c0bcb936c75ec}{}\label{classv8_1_1internal_1_1_assembler_a54bf51278e1df0486a2c0bcb936c75ec}

\item 
void {\bfseries cdlgbr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_aca376d29987c703a20a32c361ab3513f}{}\label{classv8_1_1internal_1_1_assembler_aca376d29987c703a20a32c361ab3513f}

\item 
void {\bfseries celgbr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_ad7f90894afd916276b7397bd30b438a4}{}\label{classv8_1_1internal_1_1_assembler_ad7f90894afd916276b7397bd30b438a4}

\item 
void {\bfseries celfbr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_a17a0e9bbfbc94ab31883c353d9c36713}{}\label{classv8_1_1internal_1_1_assembler_a17a0e9bbfbc94ab31883c353d9c36713}

\item 
void {\bfseries clfdbr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_a0ff31ef24541b4311cb2bc95efb7d305}{}\label{classv8_1_1internal_1_1_assembler_a0ff31ef24541b4311cb2bc95efb7d305}

\item 
void {\bfseries clfebr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_a6b6c8e65430068c11944b5b0c7df6995}{}\label{classv8_1_1internal_1_1_assembler_a6b6c8e65430068c11944b5b0c7df6995}

\item 
void {\bfseries clgdbr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_a311b9fda43abed44c99b73fcf033410f}{}\label{classv8_1_1internal_1_1_assembler_a311b9fda43abed44c99b73fcf033410f}

\item 
void {\bfseries clgebr} (Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_aa127b95164a9079eac1c548c5d905097}{}\label{classv8_1_1internal_1_1_assembler_aa127b95164a9079eac1c548c5d905097}

\item 
void {\bfseries cfdbr} (Condition m, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_af8b104a224123f3abd9a2be5485768f6}{}\label{classv8_1_1internal_1_1_assembler_af8b104a224123f3abd9a2be5485768f6}

\item 
void {\bfseries cdfbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_a8e3055e56297123f87e2465d87acc712}{}\label{classv8_1_1internal_1_1_assembler_a8e3055e56297123f87e2465d87acc712}

\item 
void {\bfseries cgebr} (Condition m, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_ae01ae84330ef112e6549a540463cc4f0}{}\label{classv8_1_1internal_1_1_assembler_ae01ae84330ef112e6549a540463cc4f0}

\item 
void {\bfseries cgdbr} (Condition m, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_a56ff985d48636468d226d9c1bdc6e718}{}\label{classv8_1_1internal_1_1_assembler_a56ff985d48636468d226d9c1bdc6e718}

\item 
void {\bfseries cegbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_ab7d24ed4d516dd8a912d9f4db6370db0}{}\label{classv8_1_1internal_1_1_assembler_ab7d24ed4d516dd8a912d9f4db6370db0}

\item 
void {\bfseries cdgbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_aa3bcdcfd072fbe2fb3cdea01e89ad65f}{}\label{classv8_1_1internal_1_1_assembler_aa3bcdcfd072fbe2fb3cdea01e89ad65f}

\item 
void {\bfseries cfebr} (Condition m3, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_afccc978fbcdd627a9ad0b55af64dc8c4}{}\label{classv8_1_1internal_1_1_assembler_afccc978fbcdd627a9ad0b55af64dc8c4}

\item 
void {\bfseries cefbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} flt\+Reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} fix\+Reg)\hypertarget{classv8_1_1internal_1_1_assembler_aeb67613a496b74243249882b35fc0fe7}{}\label{classv8_1_1internal_1_1_assembler_aeb67613a496b74243249882b35fc0fe7}

\item 
void {\bfseries cebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a1c3f29fa791627c78befe31b28e392a4}{}\label{classv8_1_1internal_1_1_assembler_a1c3f29fa791627c78befe31b28e392a4}

\item 
void {\bfseries cdb} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7a6fe2791d64c6ed9b0f968da68b6f63}{}\label{classv8_1_1internal_1_1_assembler_a7a6fe2791d64c6ed9b0f968da68b6f63}

\item 
void {\bfseries cdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a7f896a33fd2ea83d22308c3633719426}{}\label{classv8_1_1internal_1_1_assembler_a7f896a33fd2ea83d22308c3633719426}

\item 
void {\bfseries aebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ad7b36dedea61e93ff2f1e48a857d2591}{}\label{classv8_1_1internal_1_1_assembler_ad7b36dedea61e93ff2f1e48a857d2591}

\item 
void {\bfseries adb} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a6ffea8e2927cef62d2ad3b77f130a824}{}\label{classv8_1_1internal_1_1_assembler_a6ffea8e2927cef62d2ad3b77f130a824}

\item 
void {\bfseries adbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_afaad21304e865e1be7bcc404ea6cbeae}{}\label{classv8_1_1internal_1_1_assembler_afaad21304e865e1be7bcc404ea6cbeae}

\item 
void {\bfseries lzdr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1)\hypertarget{classv8_1_1internal_1_1_assembler_a48b559c789b15dbefb65bc6a3c2530db}{}\label{classv8_1_1internal_1_1_assembler_a48b559c789b15dbefb65bc6a3c2530db}

\item 
void {\bfseries sebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a310bb4495b976c1b6a219a31bce8e759}{}\label{classv8_1_1internal_1_1_assembler_a310bb4495b976c1b6a219a31bce8e759}

\item 
void {\bfseries sdb} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a83032cfef5a52e177572ef3c9a4ab165}{}\label{classv8_1_1internal_1_1_assembler_a83032cfef5a52e177572ef3c9a4ab165}

\item 
void {\bfseries sdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_ae2dd3c4a8adbe672cb1f30b92b0f5e91}{}\label{classv8_1_1internal_1_1_assembler_ae2dd3c4a8adbe672cb1f30b92b0f5e91}

\item 
void {\bfseries meebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a2782d8c2f41e339c487673cdfb12b141}{}\label{classv8_1_1internal_1_1_assembler_a2782d8c2f41e339c487673cdfb12b141}

\item 
void {\bfseries mdb} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a4ba58ada02896152d0e7a1a237f452ae}{}\label{classv8_1_1internal_1_1_assembler_a4ba58ada02896152d0e7a1a237f452ae}

\item 
void {\bfseries mdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_af83bd55591e416cd0d90fd00bb53c65f}{}\label{classv8_1_1internal_1_1_assembler_af83bd55591e416cd0d90fd00bb53c65f}

\item 
void {\bfseries debr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a90f03e6476b20cca7a95291be6b4c20f}{}\label{classv8_1_1internal_1_1_assembler_a90f03e6476b20cca7a95291be6b4c20f}

\item 
void {\bfseries ddb} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a0052a1d4ea0d4353b95b1b085201ae29}{}\label{classv8_1_1internal_1_1_assembler_a0052a1d4ea0d4353b95b1b085201ae29}

\item 
void {\bfseries ddbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a3e74395193a843a5d858aa6acb46ebdb}{}\label{classv8_1_1internal_1_1_assembler_a3e74395193a843a5d858aa6acb46ebdb}

\item 
void {\bfseries madbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a4251b9b398136ed1b453aa0944f7220c}{}\label{classv8_1_1internal_1_1_assembler_a4251b9b398136ed1b453aa0944f7220c}

\item 
void {\bfseries msdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a4092c860634dfe96d65824064e506fd3}{}\label{classv8_1_1internal_1_1_assembler_a4092c860634dfe96d65824064e506fd3}

\item 
void {\bfseries sqebr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_af2befc2557ee8f3b295cdd6e918a22f6}{}\label{classv8_1_1internal_1_1_assembler_af2befc2557ee8f3b295cdd6e918a22f6}

\item 
void {\bfseries sqdb} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_a7c5fc72b1daa960f282b9770877c4956}{}\label{classv8_1_1internal_1_1_assembler_a7c5fc72b1daa960f282b9770877c4956}

\item 
void {\bfseries sqdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a82c07580fa012dc4ea0545f0f451fc1c}{}\label{classv8_1_1internal_1_1_assembler_a82c07580fa012dc4ea0545f0f451fc1c}

\item 
void {\bfseries lcdbr} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a40bbdb270aa9b24a49198d752f616464}{}\label{classv8_1_1internal_1_1_assembler_a40bbdb270aa9b24a49198d752f616464}

\item 
void {\bfseries ldeb} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd)\hypertarget{classv8_1_1internal_1_1_assembler_add26b56cf64043ed18f040da897ad7bc}{}\label{classv8_1_1internal_1_1_assembler_add26b56cf64043ed18f040da897ad7bc}

\item 
void {\bfseries fiebra} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} d1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} d2, F\+I\+D\+B\+R\+A\+\_\+\+M\+A\+S\+K3 m3)\hypertarget{classv8_1_1internal_1_1_assembler_a34b91bf810615958acf7fe7d1ef205c6}{}\label{classv8_1_1internal_1_1_assembler_a34b91bf810615958acf7fe7d1ef205c6}

\item 
void {\bfseries fidbra} (\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} d1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} d2, F\+I\+D\+B\+R\+A\+\_\+\+M\+A\+S\+K3 m3)\hypertarget{classv8_1_1internal_1_1_assembler_a207c362eabfaa4fd3ce140b048115d6b}{}\label{classv8_1_1internal_1_1_assembler_a207c362eabfaa4fd3ce140b048115d6b}

\item 
void {\bfseries mvhi} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a99df202935a6ff8d66dda936c1401e40}{}\label{classv8_1_1internal_1_1_assembler_a99df202935a6ff8d66dda936c1401e40}

\item 
void {\bfseries mvghi} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&opnd1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_adebda3358125cbae76ebdada3ad9baf3}{}\label{classv8_1_1internal_1_1_assembler_adebda3358125cbae76ebdada3ad9baf3}

\item 
void {\bfseries stop} (const char $\ast$msg, Condition cond=al, int32\+\_\+t code=k\+Default\+Stop\+Code, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} cr=cr7)\hypertarget{classv8_1_1internal_1_1_assembler_ade9c145fb883fe6ed240e5f549b27ba0}{}\label{classv8_1_1internal_1_1_assembler_ade9c145fb883fe6ed240e5f549b27ba0}

\item 
void {\bfseries bkpt} (uint32\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_add2f0c701f621d043283b395b7396c3a}{}\label{classv8_1_1internal_1_1_assembler_add2f0c701f621d043283b395b7396c3a}

\item 
void {\bfseries nop} (int type=0)\hypertarget{classv8_1_1internal_1_1_assembler_ada10c470b3c0c01c6937a0f9d2187254}{}\label{classv8_1_1internal_1_1_assembler_ada10c470b3c0c01c6937a0f9d2187254}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Set\+Recorded\+Ast\+Id} (\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id)\hypertarget{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}{}\label{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}

\item 
\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} {\bfseries Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}{}\label{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}

\item 
void {\bfseries Clear\+Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}{}\label{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\item 
Six\+Byte\+Instr {\bfseries instr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a02854dc8515a0b064fe677837e50876b}{}\label{classv8_1_1internal_1_1_assembler_a02854dc8515a0b064fe677837e50876b}

\item 
{\footnotesize template$<$typename T $>$ }\\void {\bfseries instr\+\_\+at\+\_\+put} (int pos, T instr)\hypertarget{classv8_1_1internal_1_1_assembler_aaeae1f22e414aa25229f6052d403a42d}{}\label{classv8_1_1internal_1_1_assembler_aaeae1f22e414aa25229f6052d403a42d}

\item 
int32\+\_\+t {\bfseries instr\+\_\+length\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_ad5282cbf80a5443d62a9a508f6baca2d}{}\label{classv8_1_1internal_1_1_assembler_ad5282cbf80a5443d62a9a508f6baca2d}

\item 
void {\bfseries Ensure\+Space\+For} (int space\+\_\+needed)\hypertarget{classv8_1_1internal_1_1_assembler_a93b1291f72314c24bc16936309ae8ec2}{}\label{classv8_1_1internal_1_1_assembler_a93b1291f72314c24bc16936309ae8ec2}

\item 
void {\bfseries Emit\+Relocations} ()\hypertarget{classv8_1_1internal_1_1_assembler_a1c9ff423c1b8425dfbec29e387c33e3d}{}\label{classv8_1_1internal_1_1_assembler_a1c9ff423c1b8425dfbec29e387c33e3d}

\item 
void {\bfseries emit\+\_\+label\+\_\+addr} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a35141950b190032d65c2165b8467cad7}{}\label{classv8_1_1internal_1_1_assembler_a35141950b190032d65c2165b8467cad7}

\item 
byte $\ast$ {\bfseries buffer\+\_\+pos} () const \hypertarget{classv8_1_1internal_1_1_assembler_adff8d81d8ab9ee32961b07402c23414d}{}\label{classv8_1_1internal_1_1_assembler_adff8d81d8ab9ee32961b07402c23414d}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ {\bfseries code\+\_\+target\+\_\+object\+\_\+handle\+\_\+at} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aef3bc6d11d8e6998150db05cab2daf8d}{}\label{classv8_1_1internal_1_1_assembler_aef3bc6d11d8e6998150db05cab2daf8d}

\item 
Address {\bfseries runtime\+\_\+entry\+\_\+at} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_a1b29672ee0a50f9768e8783757d177ce}{}\label{classv8_1_1internal_1_1_assembler_a1b29672ee0a50f9768e8783757d177ce}

\item 
{\bfseries S\+T\+A\+T\+I\+C\+\_\+\+A\+S\+S\+E\+RT} (k\+Pointer\+Size==k\+Int64\+Size$\vert$$\vert$k\+Pointer\+Size==k\+Int32\+Size)\hypertarget{classv8_1_1internal_1_1_assembler_acbceefd1d24691386d0cdb508f431420}{}\label{classv8_1_1internal_1_1_assembler_acbceefd1d24691386d0cdb508f431420}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Nop} (int bytes=1)\hypertarget{classv8_1_1internal_1_1_assembler_a0cd44d7f2f541dff88959201994ddef1}{}\label{classv8_1_1internal_1_1_assembler_a0cd44d7f2f541dff88959201994ddef1}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries pushfq} ()\hypertarget{classv8_1_1internal_1_1_assembler_afad4328b0bbc9a5385176a2cab3e29c0}{}\label{classv8_1_1internal_1_1_assembler_afad4328b0bbc9a5385176a2cab3e29c0}

\item 
void {\bfseries popfq} ()\hypertarget{classv8_1_1internal_1_1_assembler_a7510000c035ade97694e96bfab68e30c}{}\label{classv8_1_1internal_1_1_assembler_a7510000c035ade97694e96bfab68e30c}

\item 
void {\bfseries pushq} (\hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} value)\hypertarget{classv8_1_1internal_1_1_assembler_a6af5438f6630662677a88c26623945d6}{}\label{classv8_1_1internal_1_1_assembler_a6af5438f6630662677a88c26623945d6}

\item 
void {\bfseries pushq\+\_\+imm32} (int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a937c76dd4bc9dc33a4aa2c93eaa77ef4}{}\label{classv8_1_1internal_1_1_assembler_a937c76dd4bc9dc33a4aa2c93eaa77ef4}

\item 
void {\bfseries pushq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a324a5747b8d4dcfac8e0180df05963e3}{}\label{classv8_1_1internal_1_1_assembler_a324a5747b8d4dcfac8e0180df05963e3}

\item 
void {\bfseries pushq} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aac17abf55ebb57cc9c5c1c094b551b6e}{}\label{classv8_1_1internal_1_1_assembler_aac17abf55ebb57cc9c5c1c094b551b6e}

\item 
void {\bfseries popq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_ac0b71a208d4c0e15dd2e86bf90e608e2}{}\label{classv8_1_1internal_1_1_assembler_ac0b71a208d4c0e15dd2e86bf90e608e2}

\item 
void {\bfseries popq} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a054de8085bd7a2506946cba005f32dbb}{}\label{classv8_1_1internal_1_1_assembler_a054de8085bd7a2506946cba005f32dbb}

\item 
void {\bfseries enter} (\hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} size)\hypertarget{classv8_1_1internal_1_1_assembler_ac95fd9ba06a4cf0f6917d2d8e6aabf70}{}\label{classv8_1_1internal_1_1_assembler_ac95fd9ba06a4cf0f6917d2d8e6aabf70}

\item 
void {\bfseries leave} ()\hypertarget{classv8_1_1internal_1_1_assembler_a1e18ca548367ae9834fd94ce658d49d0}{}\label{classv8_1_1internal_1_1_assembler_a1e18ca548367ae9834fd94ce658d49d0}

\item 
void {\bfseries movb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a824729a1f86d8f75f00cf68d54205cd7}{}\label{classv8_1_1internal_1_1_assembler_a824729a1f86d8f75f00cf68d54205cd7}

\item 
void {\bfseries movb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm)\hypertarget{classv8_1_1internal_1_1_assembler_a154c674adca4a4dc93a51b880b2af583}{}\label{classv8_1_1internal_1_1_assembler_a154c674adca4a4dc93a51b880b2af583}

\item 
void {\bfseries movb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a70b063e8318462f62ffa342e8a4363c6}{}\label{classv8_1_1internal_1_1_assembler_a70b063e8318462f62ffa342e8a4363c6}

\item 
void {\bfseries movb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm)\hypertarget{classv8_1_1internal_1_1_assembler_aa9de7534335ef2c30662323d86f2f46a}{}\label{classv8_1_1internal_1_1_assembler_aa9de7534335ef2c30662323d86f2f46a}

\item 
void {\bfseries movw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a94621035356c126f87a0ca6600073931}{}\label{classv8_1_1internal_1_1_assembler_a94621035356c126f87a0ca6600073931}

\item 
void {\bfseries movw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a393115f1725a2fe2a89af59684c74059}{}\label{classv8_1_1internal_1_1_assembler_a393115f1725a2fe2a89af59684c74059}

\item 
void {\bfseries movw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm)\hypertarget{classv8_1_1internal_1_1_assembler_afd9f9d361d00a20a3b0e1b27647096bd}{}\label{classv8_1_1internal_1_1_assembler_afd9f9d361d00a20a3b0e1b27647096bd}

\item 
void {\bfseries movl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$src)\hypertarget{classv8_1_1internal_1_1_assembler_aeae4b2251d59bc13f0d1f2be0b839b96}{}\label{classv8_1_1internal_1_1_assembler_aeae4b2251d59bc13f0d1f2be0b839b96}

\item 
void {\bfseries movp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, void $\ast$ptr, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a50d031aa4e1c74940a945bfab99c6561}{}\label{classv8_1_1internal_1_1_assembler_a50d031aa4e1c74940a945bfab99c6561}

\item 
void {\bfseries movq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int64\+\_\+t value, Reloc\+Info\+::\+Mode rmode=Reloc\+Info\+::\+N\+O\+N\+E64)\hypertarget{classv8_1_1internal_1_1_assembler_ac6afa189578c60e6a3a4d838d3d681e7}{}\label{classv8_1_1internal_1_1_assembler_ac6afa189578c60e6a3a4d838d3d681e7}

\item 
void {\bfseries movq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint64\+\_\+t value, Reloc\+Info\+::\+Mode rmode=Reloc\+Info\+::\+N\+O\+N\+E64)\hypertarget{classv8_1_1internal_1_1_assembler_ac7c7e149932fe2c7460d27ddc8bcb4d1}{}\label{classv8_1_1internal_1_1_assembler_ac7c7e149932fe2c7460d27ddc8bcb4d1}

\item 
void {\bfseries movsxbl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a98674504ee531501a290661731de2461}{}\label{classv8_1_1internal_1_1_assembler_a98674504ee531501a290661731de2461}

\item 
void {\bfseries movsxbl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_abb9b1225817fd88a9776870dc85bdd35}{}\label{classv8_1_1internal_1_1_assembler_abb9b1225817fd88a9776870dc85bdd35}

\item 
void {\bfseries movsxbq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a80e20b6d25900c9d96e25ab182f74fa8}{}\label{classv8_1_1internal_1_1_assembler_a80e20b6d25900c9d96e25ab182f74fa8}

\item 
void {\bfseries movsxwl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7b09787170a82cb659575123e63d0ca8}{}\label{classv8_1_1internal_1_1_assembler_a7b09787170a82cb659575123e63d0ca8}

\item 
void {\bfseries movsxwl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a707f5b5772137b2825166feef074c8dc}{}\label{classv8_1_1internal_1_1_assembler_a707f5b5772137b2825166feef074c8dc}

\item 
void {\bfseries movsxwq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4bc006da708552394055d386e78212f8}{}\label{classv8_1_1internal_1_1_assembler_a4bc006da708552394055d386e78212f8}

\item 
void {\bfseries movsxlq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_adb0cc858f36aa28e59cead2011fe2703}{}\label{classv8_1_1internal_1_1_assembler_adb0cc858f36aa28e59cead2011fe2703}

\item 
void {\bfseries movsxlq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a20929267b07c552cafa396a8341fa3a4}{}\label{classv8_1_1internal_1_1_assembler_a20929267b07c552cafa396a8341fa3a4}

\item 
void {\bfseries repmovsb} ()\hypertarget{classv8_1_1internal_1_1_assembler_a715fa7db8f41ddd8d8f09af2e872f638}{}\label{classv8_1_1internal_1_1_assembler_a715fa7db8f41ddd8d8f09af2e872f638}

\item 
void {\bfseries repmovsw} ()\hypertarget{classv8_1_1internal_1_1_assembler_ac63e52448c5796ec2afc37ef08e91f6b}{}\label{classv8_1_1internal_1_1_assembler_ac63e52448c5796ec2afc37ef08e91f6b}

\item 
void {\bfseries repmovsp} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3de2745096ea83e40082e23ad86cb0ad}{}\label{classv8_1_1internal_1_1_assembler_a3de2745096ea83e40082e23ad86cb0ad}

\item 
void {\bfseries repmovsl} ()\hypertarget{classv8_1_1internal_1_1_assembler_afec522711822739e972c434c315151ab}{}\label{classv8_1_1internal_1_1_assembler_afec522711822739e972c434c315151ab}

\item 
void {\bfseries repmovsq} ()\hypertarget{classv8_1_1internal_1_1_assembler_a97e2272bada9493c311cfddcd032a779}{}\label{classv8_1_1internal_1_1_assembler_a97e2272bada9493c311cfddcd032a779}

\item 
void {\bfseries load\+\_\+rax} (void $\ast$ptr, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a95c655c49c867c98d688ec29bd2af1ee}{}\label{classv8_1_1internal_1_1_assembler_a95c655c49c867c98d688ec29bd2af1ee}

\item 
void {\bfseries load\+\_\+rax} (External\+Reference ext)\hypertarget{classv8_1_1internal_1_1_assembler_a71004cbdab5ec31b1342438f29dd24f4}{}\label{classv8_1_1internal_1_1_assembler_a71004cbdab5ec31b1342438f29dd24f4}

\item 
void {\bfseries cmovq} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a48be8b2c272411690c42ad5611440935}{}\label{classv8_1_1internal_1_1_assembler_a48be8b2c272411690c42ad5611440935}

\item 
void {\bfseries cmovq} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a08f5f0be304044722fb9f21529bf679b}{}\label{classv8_1_1internal_1_1_assembler_a08f5f0be304044722fb9f21529bf679b}

\item 
void {\bfseries cmovl} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa1fb1f91f20db08b73ee230d265aa4f3}{}\label{classv8_1_1internal_1_1_assembler_aa1fb1f91f20db08b73ee230d265aa4f3}

\item 
void {\bfseries cmovl} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a8a730dd52996f75b207560f11dedddc6}{}\label{classv8_1_1internal_1_1_assembler_a8a730dd52996f75b207560f11dedddc6}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7372496538f7161be3f9c2bc89b0f304}{}\label{classv8_1_1internal_1_1_assembler_a7372496538f7161be3f9c2bc89b0f304}

\item 
void {\bfseries cmpb\+\_\+al} (\hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a28e01c464a00bc7a4e1ca2ec3b86aa73}{}\label{classv8_1_1internal_1_1_assembler_a28e01c464a00bc7a4e1ca2ec3b86aa73}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0e7c02e5abbbd2dff64bf0b6d1cba4e6}{}\label{classv8_1_1internal_1_1_assembler_a0e7c02e5abbbd2dff64bf0b6d1cba4e6}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a787d9279277312de8fb14487a6ddcbd9}{}\label{classv8_1_1internal_1_1_assembler_a787d9279277312de8fb14487a6ddcbd9}

\item 
void {\bfseries cmpb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac50699420ffe8e53d76b1273e767236a}{}\label{classv8_1_1internal_1_1_assembler_ac50699420ffe8e53d76b1273e767236a}

\item 
void {\bfseries cmpb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac77e1464a26243302144055d5c61d394}{}\label{classv8_1_1internal_1_1_assembler_ac77e1464a26243302144055d5c61d394}

\item 
void {\bfseries cmpw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a28e4c2a7ff20e9d687852e9ae3ce7de4}{}\label{classv8_1_1internal_1_1_assembler_a28e4c2a7ff20e9d687852e9ae3ce7de4}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0dd66aafce5979fa8ce93ddd90f49ef3}{}\label{classv8_1_1internal_1_1_assembler_a0dd66aafce5979fa8ce93ddd90f49ef3}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa6798775504fa2f96e807f978ab7aa63}{}\label{classv8_1_1internal_1_1_assembler_aa6798775504fa2f96e807f978ab7aa63}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7831506851c513df7050a1f1ef47be7d}{}\label{classv8_1_1internal_1_1_assembler_a7831506851c513df7050a1f1ef47be7d}

\item 
void {\bfseries cmpw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8c0db7f39d7c1a3fbd8fe6df9005d712}{}\label{classv8_1_1internal_1_1_assembler_a8c0db7f39d7c1a3fbd8fe6df9005d712}

\item 
void {\bfseries testb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a625c4fc45c569fde3867aa4ac7118d6e}{}\label{classv8_1_1internal_1_1_assembler_a625c4fc45c569fde3867aa4ac7118d6e}

\item 
void {\bfseries testw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_afe9c0350fcb373706686418d3a0171c5}{}\label{classv8_1_1internal_1_1_assembler_afe9c0350fcb373706686418d3a0171c5}

\item 
void {\bfseries andb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9f6c5feee8a3f555549136d27ea10de1}{}\label{classv8_1_1internal_1_1_assembler_a9f6c5feee8a3f555549136d27ea10de1}

\item 
void {\bfseries decb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a2f8e40cc1fc4d54832659fa3ea68bb54}{}\label{classv8_1_1internal_1_1_assembler_a2f8e40cc1fc4d54832659fa3ea68bb54}

\item 
void {\bfseries decb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_addded2d9eeaaa3bc5665744d35633d43}{}\label{classv8_1_1internal_1_1_assembler_addded2d9eeaaa3bc5665744d35633d43}

\item 
void {\bfseries xchgb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a50935fe99608775e75bb5e31bca21103}{}\label{classv8_1_1internal_1_1_assembler_a50935fe99608775e75bb5e31bca21103}

\item 
void {\bfseries xchgw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a4efe33f5cd4c7fb62c5b9c4af11b5160}{}\label{classv8_1_1internal_1_1_assembler_a4efe33f5cd4c7fb62c5b9c4af11b5160}

\item 
void {\bfseries cqo} ()\hypertarget{classv8_1_1internal_1_1_assembler_a81dab916185166794d23e84653181b9b}{}\label{classv8_1_1internal_1_1_assembler_a81dab916185166794d23e84653181b9b}

\item 
void {\bfseries cdq} ()\hypertarget{classv8_1_1internal_1_1_assembler_ae7c7de42a89195be33ab8d9dbe5b87da}{}\label{classv8_1_1internal_1_1_assembler_ae7c7de42a89195be33ab8d9dbe5b87da}

\item 
void {\bfseries mull} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aae35e85e23804a45abe457b0660df66b}{}\label{classv8_1_1internal_1_1_assembler_aae35e85e23804a45abe457b0660df66b}

\item 
void {\bfseries mull} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af6d366dcfcd371ef52b813e9a47987c2}{}\label{classv8_1_1internal_1_1_assembler_af6d366dcfcd371ef52b813e9a47987c2}

\item 
void {\bfseries mulq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8ab19f58d2d6e997acc7573839f9b8b4}{}\label{classv8_1_1internal_1_1_assembler_a8ab19f58d2d6e997acc7573839f9b8b4}

\item 
void {\bfseries shld} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa23721ddea03cadb9a7c81c9c803ed05}{}\label{classv8_1_1internal_1_1_assembler_aa23721ddea03cadb9a7c81c9c803ed05}

\item 
void {\bfseries shrd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a097dfea069082da5bbc608168b45b591}{}\label{classv8_1_1internal_1_1_assembler_a097dfea069082da5bbc608168b45b591}

\item 
void {\bfseries store\+\_\+rax} (void $\ast$dst, Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a4d69ba59462853554543a1d87c8bd9d6}{}\label{classv8_1_1internal_1_1_assembler_a4d69ba59462853554543a1d87c8bd9d6}

\item 
void {\bfseries store\+\_\+rax} (External\+Reference ref)\hypertarget{classv8_1_1internal_1_1_assembler_a04ef0c5517bff123467aedb8eff1101d}{}\label{classv8_1_1internal_1_1_assembler_a04ef0c5517bff123467aedb8eff1101d}

\item 
void {\bfseries subb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a787f66f1b85a85f181f058f623a38a29}{}\label{classv8_1_1internal_1_1_assembler_a787f66f1b85a85f181f058f623a38a29}

\item 
void {\bfseries testb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a39f01b1ff7ae1edeeb5839b75f1dc9df}{}\label{classv8_1_1internal_1_1_assembler_a39f01b1ff7ae1edeeb5839b75f1dc9df}

\item 
void {\bfseries testb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} mask)\hypertarget{classv8_1_1internal_1_1_assembler_a47f04f0b9da694251a36a70caf4a12b5}{}\label{classv8_1_1internal_1_1_assembler_a47f04f0b9da694251a36a70caf4a12b5}

\item 
void {\bfseries testb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} mask)\hypertarget{classv8_1_1internal_1_1_assembler_a06bd9351fbfe4e3ae6e3f70ac1f1d83b}{}\label{classv8_1_1internal_1_1_assembler_a06bd9351fbfe4e3ae6e3f70ac1f1d83b}

\item 
void {\bfseries testb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a6957c7cef39d3de2747272485f1f7de9}{}\label{classv8_1_1internal_1_1_assembler_a6957c7cef39d3de2747272485f1f7de9}

\item 
void {\bfseries testw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aeaf327e828002e97771fd6b74d0c5028}{}\label{classv8_1_1internal_1_1_assembler_aeaf327e828002e97771fd6b74d0c5028}

\item 
void {\bfseries testw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} mask)\hypertarget{classv8_1_1internal_1_1_assembler_a26d73cf87ea0bd979dbae75c85d7fa2a}{}\label{classv8_1_1internal_1_1_assembler_a26d73cf87ea0bd979dbae75c85d7fa2a}

\item 
void {\bfseries testw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} mask)\hypertarget{classv8_1_1internal_1_1_assembler_a78c7b5146f3fb2d8c12a2ab68b750d11}{}\label{classv8_1_1internal_1_1_assembler_a78c7b5146f3fb2d8c12a2ab68b750d11}

\item 
void {\bfseries testw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_ac8837703657fc3d01146b8ff0859a6d4}{}\label{classv8_1_1internal_1_1_assembler_ac8837703657fc3d01146b8ff0859a6d4}

\item 
void {\bfseries bt} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad0f990c1c0cc8f539cf8688fc7743986}{}\label{classv8_1_1internal_1_1_assembler_ad0f990c1c0cc8f539cf8688fc7743986}

\item 
void {\bfseries bts} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac21e7dfd003f7afa594225e0f27924f4}{}\label{classv8_1_1internal_1_1_assembler_ac21e7dfd003f7afa594225e0f27924f4}

\item 
void {\bfseries bsrq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a58c6c32c6e915ca2f50ce9ed8228efb0}{}\label{classv8_1_1internal_1_1_assembler_a58c6c32c6e915ca2f50ce9ed8228efb0}

\item 
void {\bfseries bsrq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_adbbce3101ff19e8f4de724cfb735914f}{}\label{classv8_1_1internal_1_1_assembler_adbbce3101ff19e8f4de724cfb735914f}

\item 
void {\bfseries bsrl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_abfda64556bfb000faab7e6615142338d}{}\label{classv8_1_1internal_1_1_assembler_abfda64556bfb000faab7e6615142338d}

\item 
void {\bfseries bsrl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a2ca7c03ef93d6fa8e208060da23eb768}{}\label{classv8_1_1internal_1_1_assembler_a2ca7c03ef93d6fa8e208060da23eb768}

\item 
void {\bfseries bsfq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a46b94673b936e8b792bd007b02588928}{}\label{classv8_1_1internal_1_1_assembler_a46b94673b936e8b792bd007b02588928}

\item 
void {\bfseries bsfq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a823b934626338aa1de4d1a331f71ccd7}{}\label{classv8_1_1internal_1_1_assembler_a823b934626338aa1de4d1a331f71ccd7}

\item 
void {\bfseries bsfl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aece23cd690aa2592b7b7cb6c141daf5c}{}\label{classv8_1_1internal_1_1_assembler_aece23cd690aa2592b7b7cb6c141daf5c}

\item 
void {\bfseries bsfl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad07ce5b95c53ae652a8bce74b641b667}{}\label{classv8_1_1internal_1_1_assembler_ad07ce5b95c53ae652a8bce74b641b667}

\item 
void {\bfseries clc} ()\hypertarget{classv8_1_1internal_1_1_assembler_a94583561fcd16b346b3ef73841ef12f3}{}\label{classv8_1_1internal_1_1_assembler_a94583561fcd16b346b3ef73841ef12f3}

\item 
void {\bfseries cld} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2a180d791ee7780f6ef35e9e5ea9722a}{}\label{classv8_1_1internal_1_1_assembler_a2a180d791ee7780f6ef35e9e5ea9722a}

\item 
void {\bfseries cpuid} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5d19c2ef32093cfa2218a88c0bbe2ad5}{}\label{classv8_1_1internal_1_1_assembler_a5d19c2ef32093cfa2218a88c0bbe2ad5}

\item 
void {\bfseries hlt} ()\hypertarget{classv8_1_1internal_1_1_assembler_a03d55d7fa7b0032b98d1785eb03d2428}{}\label{classv8_1_1internal_1_1_assembler_a03d55d7fa7b0032b98d1785eb03d2428}

\item 
void {\bfseries int3} ()\hypertarget{classv8_1_1internal_1_1_assembler_a94eff9e97013eeccc14674636ec694c2}{}\label{classv8_1_1internal_1_1_assembler_a94eff9e97013eeccc14674636ec694c2}

\item 
void {\bfseries nop} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}{}\label{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}

\item 
void {\bfseries ret} (int imm16)\hypertarget{classv8_1_1internal_1_1_assembler_aa402a5ce156c93bf33530b05ebf2eeaa}{}\label{classv8_1_1internal_1_1_assembler_aa402a5ce156c93bf33530b05ebf2eeaa}

\item 
void {\bfseries ud2} ()\hypertarget{classv8_1_1internal_1_1_assembler_a31466a0dc2024601caa30f8f1ca175af}{}\label{classv8_1_1internal_1_1_assembler_a31466a0dc2024601caa30f8f1ca175af}

\item 
void {\bfseries setcc} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a6a027b1a3774606a66e03599f5e36ed2}{}\label{classv8_1_1internal_1_1_assembler_a6a027b1a3774606a66e03599f5e36ed2}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
void {\bfseries call} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a97ba373a143459972de87683bf49ed35}{}\label{classv8_1_1internal_1_1_assembler_a97ba373a143459972de87683bf49ed35}

\item 
void {\bfseries call} (Address entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a0c595056c64c6177fab27c84a20290b2}{}\label{classv8_1_1internal_1_1_assembler_a0c595056c64c6177fab27c84a20290b2}

\item 
void {\bfseries call} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ target, Reloc\+Info\+::\+Mode rmode=Reloc\+Info\+::\+C\+O\+D\+E\+\_\+\+T\+A\+R\+G\+ET, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_adf671f854d0e8814f928b78b822f38b3}{}\label{classv8_1_1internal_1_1_assembler_adf671f854d0e8814f928b78b822f38b3}

\item 
void {\bfseries call} (Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a625afffc0a39ca5937dbe0800f294386}{}\label{classv8_1_1internal_1_1_assembler_a625afffc0a39ca5937dbe0800f294386}

\item 
void {\bfseries call} (\hyperlink{structv8_1_1internal_1_1_register}{Register} adr)\hypertarget{classv8_1_1internal_1_1_assembler_a5d6269179cbd2de9b575ff5a8078f35a}{}\label{classv8_1_1internal_1_1_assembler_a5d6269179cbd2de9b575ff5a8078f35a}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Label\+::\+Distance distance=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a963cffce4f07eed6dd03b01cfb080351}{}\label{classv8_1_1internal_1_1_assembler_a963cffce4f07eed6dd03b01cfb080351}

\item 
void {\bfseries jmp} (Address entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a2aaeca49d4ab77a2b06c2f8d898783d7}{}\label{classv8_1_1internal_1_1_assembler_a2aaeca49d4ab77a2b06c2f8d898783d7}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ target, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a73c3d872ebfb738dcfd1836504c9122d}{}\label{classv8_1_1internal_1_1_assembler_a73c3d872ebfb738dcfd1836504c9122d}

\item 
void {\bfseries jmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} adr)\hypertarget{classv8_1_1internal_1_1_assembler_a1c5d570abb2bb8ee1b4b27cdc39462fc}{}\label{classv8_1_1internal_1_1_assembler_a1c5d570abb2bb8ee1b4b27cdc39462fc}

\item 
void {\bfseries jmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae9f44ab1b6a06f4629e5f13e6b2266b6}{}\label{classv8_1_1internal_1_1_assembler_ae9f44ab1b6a06f4629e5f13e6b2266b6}

\item 
void {\bfseries j} (Condition cc, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Label\+::\+Distance distance=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a3fcb6abaa15890cc6de145c3aa4719ee}{}\label{classv8_1_1internal_1_1_assembler_a3fcb6abaa15890cc6de145c3aa4719ee}

\item 
void {\bfseries j} (Condition cc, Address entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a3b26ce5d934ad07b2bf177b18e230f32}{}\label{classv8_1_1internal_1_1_assembler_a3b26ce5d934ad07b2bf177b18e230f32}

\item 
void {\bfseries j} (Condition cc, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ target, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a842466b3f36a5b882fc41187a4ebd308}{}\label{classv8_1_1internal_1_1_assembler_a842466b3f36a5b882fc41187a4ebd308}

\item 
void {\bfseries fld} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ae06d7401420627d17ffdd8bf027dc99e}{}\label{classv8_1_1internal_1_1_assembler_ae06d7401420627d17ffdd8bf027dc99e}

\item 
void {\bfseries fld1} ()\hypertarget{classv8_1_1internal_1_1_assembler_aa2e9e54e3f16c6e3a75b4619c884cd97}{}\label{classv8_1_1internal_1_1_assembler_aa2e9e54e3f16c6e3a75b4619c884cd97}

\item 
void {\bfseries fldz} ()\hypertarget{classv8_1_1internal_1_1_assembler_a517535d7927935382a34aa9277081193}{}\label{classv8_1_1internal_1_1_assembler_a517535d7927935382a34aa9277081193}

\item 
void {\bfseries fldpi} ()\hypertarget{classv8_1_1internal_1_1_assembler_acfb059cae45267079549d4751927b43a}{}\label{classv8_1_1internal_1_1_assembler_acfb059cae45267079549d4751927b43a}

\item 
void {\bfseries fldln2} ()\hypertarget{classv8_1_1internal_1_1_assembler_a77cdc0d0dc2d79480e62173c53a0d0da}{}\label{classv8_1_1internal_1_1_assembler_a77cdc0d0dc2d79480e62173c53a0d0da}

\item 
void {\bfseries fld\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a79e033e8c725a09a9443d3107cae91be}{}\label{classv8_1_1internal_1_1_assembler_a79e033e8c725a09a9443d3107cae91be}

\item 
void {\bfseries fld\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a6d89003932a7d061557b778fe2f63b63}{}\label{classv8_1_1internal_1_1_assembler_a6d89003932a7d061557b778fe2f63b63}

\item 
void {\bfseries fstp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_acd2721d65119809c42cab94e42420cd4}{}\label{classv8_1_1internal_1_1_assembler_acd2721d65119809c42cab94e42420cd4}

\item 
void {\bfseries fstp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a8ee8e52eb7cd74bbe15bf1333e2d577d}{}\label{classv8_1_1internal_1_1_assembler_a8ee8e52eb7cd74bbe15bf1333e2d577d}

\item 
void {\bfseries fstp} (int index)\hypertarget{classv8_1_1internal_1_1_assembler_a3f5f6dfe86c80919cf07198891a92109}{}\label{classv8_1_1internal_1_1_assembler_a3f5f6dfe86c80919cf07198891a92109}

\item 
void {\bfseries fild\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a33c40996c0dcca941181ff867f27ed6b}{}\label{classv8_1_1internal_1_1_assembler_a33c40996c0dcca941181ff867f27ed6b}

\item 
void {\bfseries fild\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ae6f104cfd01a88421639f0871ca460cf}{}\label{classv8_1_1internal_1_1_assembler_ae6f104cfd01a88421639f0871ca460cf}

\item 
void {\bfseries fist\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a7ae3f6309be0c31e09c0e32aab44cf67}{}\label{classv8_1_1internal_1_1_assembler_a7ae3f6309be0c31e09c0e32aab44cf67}

\item 
void {\bfseries fistp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ad092ba8bcb237555ad4e7ba54276ea6b}{}\label{classv8_1_1internal_1_1_assembler_ad092ba8bcb237555ad4e7ba54276ea6b}

\item 
void {\bfseries fistp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a879ae2f92eddc0fba1657280096c07dd}{}\label{classv8_1_1internal_1_1_assembler_a879ae2f92eddc0fba1657280096c07dd}

\item 
void {\bfseries fisttp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a7cf08bc36d746ea18dfda9b1725a93b5}{}\label{classv8_1_1internal_1_1_assembler_a7cf08bc36d746ea18dfda9b1725a93b5}

\item 
void {\bfseries fisttp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a23b32a004ea54d42fbb7f9bc1af1b387}{}\label{classv8_1_1internal_1_1_assembler_a23b32a004ea54d42fbb7f9bc1af1b387}

\item 
void {\bfseries fabs} ()\hypertarget{classv8_1_1internal_1_1_assembler_a9445257eee0950619ea0d2c8f635b780}{}\label{classv8_1_1internal_1_1_assembler_a9445257eee0950619ea0d2c8f635b780}

\item 
void {\bfseries fchs} ()\hypertarget{classv8_1_1internal_1_1_assembler_a9d4ba3649db75b6eabedceef5191e140}{}\label{classv8_1_1internal_1_1_assembler_a9d4ba3649db75b6eabedceef5191e140}

\item 
void {\bfseries fadd} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ad3568af65ef988ec5aa57e4d95a94c18}{}\label{classv8_1_1internal_1_1_assembler_ad3568af65ef988ec5aa57e4d95a94c18}

\item 
void {\bfseries fsub} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a028ff45b558142b350b6ddeaa61d12ba}{}\label{classv8_1_1internal_1_1_assembler_a028ff45b558142b350b6ddeaa61d12ba}

\item 
void {\bfseries fmul} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_af2111478828559dbfc949b23ed7de2c4}{}\label{classv8_1_1internal_1_1_assembler_af2111478828559dbfc949b23ed7de2c4}

\item 
void {\bfseries fdiv} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ac2a8913197cdd5d94fe849074eb04584}{}\label{classv8_1_1internal_1_1_assembler_ac2a8913197cdd5d94fe849074eb04584}

\item 
void {\bfseries fisub\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_aa9b17841429a1aa0208479a1b0fa1f56}{}\label{classv8_1_1internal_1_1_assembler_aa9b17841429a1aa0208479a1b0fa1f56}

\item 
void {\bfseries faddp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_ab401f753c48551c1417ba7c16e31b555}{}\label{classv8_1_1internal_1_1_assembler_ab401f753c48551c1417ba7c16e31b555}

\item 
void {\bfseries fsubp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a611b6e0f9518b27c04f01c02d9a583fd}{}\label{classv8_1_1internal_1_1_assembler_a611b6e0f9518b27c04f01c02d9a583fd}

\item 
void {\bfseries fsubrp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_aa63b4b809569a65057fe8dfd9f64bfd0}{}\label{classv8_1_1internal_1_1_assembler_aa63b4b809569a65057fe8dfd9f64bfd0}

\item 
void {\bfseries fmulp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a331c7e846fbd0d733c797c13d1e1fb64}{}\label{classv8_1_1internal_1_1_assembler_a331c7e846fbd0d733c797c13d1e1fb64}

\item 
void {\bfseries fdivp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a31958723593ee66a4659143ab0b41984}{}\label{classv8_1_1internal_1_1_assembler_a31958723593ee66a4659143ab0b41984}

\item 
void {\bfseries fprem} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2d436262a091973b42fbec9c49c2ebcc}{}\label{classv8_1_1internal_1_1_assembler_a2d436262a091973b42fbec9c49c2ebcc}

\item 
void {\bfseries fprem1} ()\hypertarget{classv8_1_1internal_1_1_assembler_afa58548087ce8269b192b4a40fdf1c84}{}\label{classv8_1_1internal_1_1_assembler_afa58548087ce8269b192b4a40fdf1c84}

\item 
void {\bfseries fxch} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a0b9a32ca67dd29b2ae61aaa525c4e43b}{}\label{classv8_1_1internal_1_1_assembler_a0b9a32ca67dd29b2ae61aaa525c4e43b}

\item 
void {\bfseries fincstp} ()\hypertarget{classv8_1_1internal_1_1_assembler_a400472af843c8e7908f2809cacaca448}{}\label{classv8_1_1internal_1_1_assembler_a400472af843c8e7908f2809cacaca448}

\item 
void {\bfseries ffree} (int i=0)\hypertarget{classv8_1_1internal_1_1_assembler_ae599c742ecbd67e536300bb0b0cc9cfc}{}\label{classv8_1_1internal_1_1_assembler_ae599c742ecbd67e536300bb0b0cc9cfc}

\item 
void {\bfseries ftst} ()\hypertarget{classv8_1_1internal_1_1_assembler_a22a4a19af43bccd2235a875bb6f4c2fb}{}\label{classv8_1_1internal_1_1_assembler_a22a4a19af43bccd2235a875bb6f4c2fb}

\item 
void {\bfseries fucomp} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a6cfe0f78db91d2a2a9169cda6b782ce3}{}\label{classv8_1_1internal_1_1_assembler_a6cfe0f78db91d2a2a9169cda6b782ce3}

\item 
void {\bfseries fucompp} ()\hypertarget{classv8_1_1internal_1_1_assembler_a16c252a2050ad428bb8a854af47c4f38}{}\label{classv8_1_1internal_1_1_assembler_a16c252a2050ad428bb8a854af47c4f38}

\item 
void {\bfseries fucomi} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a1463841b23c1d5e015becf802b662487}{}\label{classv8_1_1internal_1_1_assembler_a1463841b23c1d5e015becf802b662487}

\item 
void {\bfseries fucomip} ()\hypertarget{classv8_1_1internal_1_1_assembler_aebaef076afd02ad0ccf63c0755072b37}{}\label{classv8_1_1internal_1_1_assembler_aebaef076afd02ad0ccf63c0755072b37}

\item 
void {\bfseries fcompp} ()\hypertarget{classv8_1_1internal_1_1_assembler_af170273790610c0547f842b76f31cfbb}{}\label{classv8_1_1internal_1_1_assembler_af170273790610c0547f842b76f31cfbb}

\item 
void {\bfseries fnstsw\+\_\+ax} ()\hypertarget{classv8_1_1internal_1_1_assembler_aca858096aa9e8663aeb8562406322d7a}{}\label{classv8_1_1internal_1_1_assembler_aca858096aa9e8663aeb8562406322d7a}

\item 
void {\bfseries fwait} ()\hypertarget{classv8_1_1internal_1_1_assembler_a7f24bdd0f3c4a5dd1945e1724fa9d87f}{}\label{classv8_1_1internal_1_1_assembler_a7f24bdd0f3c4a5dd1945e1724fa9d87f}

\item 
void {\bfseries fnclex} ()\hypertarget{classv8_1_1internal_1_1_assembler_aaa31cded5fc292b95a84bcae9bb3f8ba}{}\label{classv8_1_1internal_1_1_assembler_aaa31cded5fc292b95a84bcae9bb3f8ba}

\item 
void {\bfseries fsin} ()\hypertarget{classv8_1_1internal_1_1_assembler_acd2b2f67919a540e1475f6f391af979c}{}\label{classv8_1_1internal_1_1_assembler_acd2b2f67919a540e1475f6f391af979c}

\item 
void {\bfseries fcos} ()\hypertarget{classv8_1_1internal_1_1_assembler_abfbc8e7b32a691968f604b1a2759eb07}{}\label{classv8_1_1internal_1_1_assembler_abfbc8e7b32a691968f604b1a2759eb07}

\item 
void {\bfseries fptan} ()\hypertarget{classv8_1_1internal_1_1_assembler_ac72db5ca7dcdc84529158b0b6dccc0a9}{}\label{classv8_1_1internal_1_1_assembler_ac72db5ca7dcdc84529158b0b6dccc0a9}

\item 
void {\bfseries fyl2x} ()\hypertarget{classv8_1_1internal_1_1_assembler_a50fe79d3cb8a177fdb5fb04f6c0c3a3e}{}\label{classv8_1_1internal_1_1_assembler_a50fe79d3cb8a177fdb5fb04f6c0c3a3e}

\item 
void {\bfseries f2xm1} ()\hypertarget{classv8_1_1internal_1_1_assembler_aae5ba14683315f69fd61a71d0bf727ad}{}\label{classv8_1_1internal_1_1_assembler_aae5ba14683315f69fd61a71d0bf727ad}

\item 
void {\bfseries fscale} ()\hypertarget{classv8_1_1internal_1_1_assembler_a48657a6e630b6e6119f3edb97ea4e781}{}\label{classv8_1_1internal_1_1_assembler_a48657a6e630b6e6119f3edb97ea4e781}

\item 
void {\bfseries fninit} ()\hypertarget{classv8_1_1internal_1_1_assembler_ad19647c87ffbec1a2fb7bcc2fa276ce3}{}\label{classv8_1_1internal_1_1_assembler_ad19647c87ffbec1a2fb7bcc2fa276ce3}

\item 
void {\bfseries frndint} ()\hypertarget{classv8_1_1internal_1_1_assembler_a0be3a071ce581fa739b660d2e154811d}{}\label{classv8_1_1internal_1_1_assembler_a0be3a071ce581fa739b660d2e154811d}

\item 
void {\bfseries sahf} ()\hypertarget{classv8_1_1internal_1_1_assembler_add0ff0735f0b90db8b1b09a27d0e1987}{}\label{classv8_1_1internal_1_1_assembler_add0ff0735f0b90db8b1b09a27d0e1987}

\item 
void {\bfseries addss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_af5e2bce6109a2e490baf7b0b76ec8fbf}{}\label{classv8_1_1internal_1_1_assembler_af5e2bce6109a2e490baf7b0b76ec8fbf}

\item 
void {\bfseries addss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa62b3123705b691bd01f46b9a0a467c2}{}\label{classv8_1_1internal_1_1_assembler_aa62b3123705b691bd01f46b9a0a467c2}

\item 
void {\bfseries subss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a1d91260fa1862d86cbd9bfd1c905067f}{}\label{classv8_1_1internal_1_1_assembler_a1d91260fa1862d86cbd9bfd1c905067f}

\item 
void {\bfseries subss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a007225b8cbb1ce865a0dac2952aa5de6}{}\label{classv8_1_1internal_1_1_assembler_a007225b8cbb1ce865a0dac2952aa5de6}

\item 
void {\bfseries mulss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3e82707597f05a6ccd9277ee3300a8ea}{}\label{classv8_1_1internal_1_1_assembler_a3e82707597f05a6ccd9277ee3300a8ea}

\item 
void {\bfseries mulss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad3eda746b2513b3f467c2bd9b58dcfc2}{}\label{classv8_1_1internal_1_1_assembler_ad3eda746b2513b3f467c2bd9b58dcfc2}

\item 
void {\bfseries divss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a078b2cf1af181d6b7953b578cfd3235b}{}\label{classv8_1_1internal_1_1_assembler_a078b2cf1af181d6b7953b578cfd3235b}

\item 
void {\bfseries divss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad29d278b2eca651978557ec7c34320aa}{}\label{classv8_1_1internal_1_1_assembler_ad29d278b2eca651978557ec7c34320aa}

\item 
void {\bfseries maxss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2dc107ac39216193aad4eafbc15fd6b1}{}\label{classv8_1_1internal_1_1_assembler_a2dc107ac39216193aad4eafbc15fd6b1}

\item 
void {\bfseries maxss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a773cfe464dba5761382fcf00caea313c}{}\label{classv8_1_1internal_1_1_assembler_a773cfe464dba5761382fcf00caea313c}

\item 
void {\bfseries minss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aea12eb5b35eb847846dd53f579046996}{}\label{classv8_1_1internal_1_1_assembler_aea12eb5b35eb847846dd53f579046996}

\item 
void {\bfseries minss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4bb71da068990bdafab9259e99bdd800}{}\label{classv8_1_1internal_1_1_assembler_a4bb71da068990bdafab9259e99bdd800}

\item 
void {\bfseries sqrtss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa56f1ae581d50bab81be4553eef9c381}{}\label{classv8_1_1internal_1_1_assembler_aa56f1ae581d50bab81be4553eef9c381}

\item 
void {\bfseries sqrtss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad1331f688481e6617e2e068907ecbe19}{}\label{classv8_1_1internal_1_1_assembler_ad1331f688481e6617e2e068907ecbe19}

\item 
void {\bfseries ucomiss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a1ac1ba7fa69f9235c3f67bfe2b2b58b8}{}\label{classv8_1_1internal_1_1_assembler_a1ac1ba7fa69f9235c3f67bfe2b2b58b8}

\item 
void {\bfseries ucomiss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a26791faf7119c56b3df5dbd98a92f7a4}{}\label{classv8_1_1internal_1_1_assembler_a26791faf7119c56b3df5dbd98a92f7a4}

\item 
void {\bfseries movaps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{}\label{classv8_1_1internal_1_1_assembler_a94565fef79d67e9d6cfc14b875cfe7f7}

\item 
void {\bfseries movss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a76f49056e4e75fad6b8f0ecc0bda98f1}{}\label{classv8_1_1internal_1_1_assembler_a76f49056e4e75fad6b8f0ecc0bda98f1}

\item 
void {\bfseries movss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa431e5998ad8de60c9aa0a1f4fb4a96e}{}\label{classv8_1_1internal_1_1_assembler_aa431e5998ad8de60c9aa0a1f4fb4a96e}

\item 
void {\bfseries movss} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a44ded5caa5d71fac17cc14b9bfd84b3d}{}\label{classv8_1_1internal_1_1_assembler_a44ded5caa5d71fac17cc14b9bfd84b3d}

\item 
void {\bfseries shufps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a074549d1e1553880e3a78af3bcf5c3d5}{}\label{classv8_1_1internal_1_1_assembler_a074549d1e1553880e3a78af3bcf5c3d5}

\item 
void {\bfseries cvttss2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a69a59073659236bdaba0b62d7ac2edd3}{}\label{classv8_1_1internal_1_1_assembler_a69a59073659236bdaba0b62d7ac2edd3}

\item 
void {\bfseries cvttss2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0fec69f909a1fc029f0376758477cf3c}{}\label{classv8_1_1internal_1_1_assembler_a0fec69f909a1fc029f0376758477cf3c}

\item 
void {\bfseries cvtlsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_adea9c9c3faed5b59d066835381ab6eed}{}\label{classv8_1_1internal_1_1_assembler_adea9c9c3faed5b59d066835381ab6eed}

\item 
void {\bfseries cvtlsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2e8dee1e860a8e7c487a146dddecaee4}{}\label{classv8_1_1internal_1_1_assembler_a2e8dee1e860a8e7c487a146dddecaee4}

\item 
void {\bfseries andps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9133b788237d4d729bbbd4ad9e0f06d8}{}\label{classv8_1_1internal_1_1_assembler_a9133b788237d4d729bbbd4ad9e0f06d8}

\item 
void {\bfseries andps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a3a1f2356aa35795a49f06542b6356936}{}\label{classv8_1_1internal_1_1_assembler_a3a1f2356aa35795a49f06542b6356936}

\item 
void {\bfseries orps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac875e4b876b0a3d04fda4ff5ab3a0da3}{}\label{classv8_1_1internal_1_1_assembler_ac875e4b876b0a3d04fda4ff5ab3a0da3}

\item 
void {\bfseries orps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aff00e176df6c7adef1e7b21425c3b2a6}{}\label{classv8_1_1internal_1_1_assembler_aff00e176df6c7adef1e7b21425c3b2a6}

\item 
void {\bfseries xorps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5317b3bab5d6f90b813582109a30df5e}{}\label{classv8_1_1internal_1_1_assembler_a5317b3bab5d6f90b813582109a30df5e}

\item 
void {\bfseries xorps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af92a501462db0e7d2df404b6710b74ea}{}\label{classv8_1_1internal_1_1_assembler_af92a501462db0e7d2df404b6710b74ea}

\item 
void {\bfseries addps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae20a465782716021caf7b27ac3514177}{}\label{classv8_1_1internal_1_1_assembler_ae20a465782716021caf7b27ac3514177}

\item 
void {\bfseries addps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aeff67f0e912fcf4e944038c1e6c81e39}{}\label{classv8_1_1internal_1_1_assembler_aeff67f0e912fcf4e944038c1e6c81e39}

\item 
void {\bfseries subps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae599529f9c9a003c8bbbd92ddf849ccf}{}\label{classv8_1_1internal_1_1_assembler_ae599529f9c9a003c8bbbd92ddf849ccf}

\item 
void {\bfseries subps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a1496d230d7068bda3101cfe25c141eb4}{}\label{classv8_1_1internal_1_1_assembler_a1496d230d7068bda3101cfe25c141eb4}

\item 
void {\bfseries mulps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac9b6afa2f0bd70743381683cc2b21d37}{}\label{classv8_1_1internal_1_1_assembler_ac9b6afa2f0bd70743381683cc2b21d37}

\item 
void {\bfseries mulps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_acd2ac0c15853a37f24eb29aad8ad4123}{}\label{classv8_1_1internal_1_1_assembler_acd2ac0c15853a37f24eb29aad8ad4123}

\item 
void {\bfseries divps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa4f5fe97e88bad5984792183600d88bf}{}\label{classv8_1_1internal_1_1_assembler_aa4f5fe97e88bad5984792183600d88bf}

\item 
void {\bfseries divps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d26ea05ea6e9764287ffddc6eb314fd}{}\label{classv8_1_1internal_1_1_assembler_a9d26ea05ea6e9764287ffddc6eb314fd}

\item 
void {\bfseries movmskps} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a32c04e6a0fae798264b400f2fce1bb54}{}\label{classv8_1_1internal_1_1_assembler_a32c04e6a0fae798264b400f2fce1bb54}

\item 
void {\bfseries movd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a42a11e7070608c271a646e525acca6f3}{}\label{classv8_1_1internal_1_1_assembler_a42a11e7070608c271a646e525acca6f3}

\item 
void {\bfseries movd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa97dd88f17b31cbbefce9a7250df3afe}{}\label{classv8_1_1internal_1_1_assembler_aa97dd88f17b31cbbefce9a7250df3afe}

\item 
void {\bfseries movd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad79e470a63c840a7b3b5f23b29ed39d7}{}\label{classv8_1_1internal_1_1_assembler_ad79e470a63c840a7b3b5f23b29ed39d7}

\item 
void {\bfseries movq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad315224ead76b241a4a951edda1aa332}{}\label{classv8_1_1internal_1_1_assembler_ad315224ead76b241a4a951edda1aa332}

\item 
void {\bfseries movq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a279193ec5068fd3eca6a00e088085e80}{}\label{classv8_1_1internal_1_1_assembler_a279193ec5068fd3eca6a00e088085e80}

\item 
void {\bfseries movq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_af11e8615a57519c65f4c97def427b2f1}{}\label{classv8_1_1internal_1_1_assembler_af11e8615a57519c65f4c97def427b2f1}

\item 
void {\bfseries movsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a92d3af6bd1819068cda795fb62f8a827}{}\label{classv8_1_1internal_1_1_assembler_a92d3af6bd1819068cda795fb62f8a827}

\item 
void {\bfseries movsd} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a1e587624c47abd9c2dba6e44a8e2f4f9}{}\label{classv8_1_1internal_1_1_assembler_a1e587624c47abd9c2dba6e44a8e2f4f9}

\item 
void {\bfseries movsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a63d6ea0d269d4517422432c9c7d4383c}{}\label{classv8_1_1internal_1_1_assembler_a63d6ea0d269d4517422432c9c7d4383c}

\item 
void {\bfseries movdqa} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aa0c31220c66b5f430758a8fb69b3c1d3}{}\label{classv8_1_1internal_1_1_assembler_aa0c31220c66b5f430758a8fb69b3c1d3}

\item 
void {\bfseries movdqa} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a2980795b51d6495049ac988cf7af101b}{}\label{classv8_1_1internal_1_1_assembler_a2980795b51d6495049ac988cf7af101b}

\item 
void {\bfseries movdqu} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_acbf08c9f489ce965b0a4bd2e3bcedcb4}{}\label{classv8_1_1internal_1_1_assembler_acbf08c9f489ce965b0a4bd2e3bcedcb4}

\item 
void {\bfseries movdqu} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a15b04981509d91934037e8442f42bccf}{}\label{classv8_1_1internal_1_1_assembler_a15b04981509d91934037e8442f42bccf}

\item 
void {\bfseries movapd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0f84f202783a5b9257eb22e9d8b6e146}{}\label{classv8_1_1internal_1_1_assembler_a0f84f202783a5b9257eb22e9d8b6e146}

\item 
void {\bfseries psllq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a139942733cff5f63a77dc6df3544164b}{}\label{classv8_1_1internal_1_1_assembler_a139942733cff5f63a77dc6df3544164b}

\item 
void {\bfseries psrlq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a208bf34fbf66395546ad16364f4763c2}{}\label{classv8_1_1internal_1_1_assembler_a208bf34fbf66395546ad16364f4763c2}

\item 
void {\bfseries pslld} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_accbe9154f4fbd707970a28b5aacf9a70}{}\label{classv8_1_1internal_1_1_assembler_accbe9154f4fbd707970a28b5aacf9a70}

\item 
void {\bfseries psrld} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a1d77bbac0335ee3fb32e1e949e208dfd}{}\label{classv8_1_1internal_1_1_assembler_a1d77bbac0335ee3fb32e1e949e208dfd}

\item 
void {\bfseries cvttsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a08f8b6402cf9546804a3cf9ed90b2458}{}\label{classv8_1_1internal_1_1_assembler_a08f8b6402cf9546804a3cf9ed90b2458}

\item 
void {\bfseries cvttsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9e76b7a1d4a82fda0125d732ed11ab8d}{}\label{classv8_1_1internal_1_1_assembler_a9e76b7a1d4a82fda0125d732ed11ab8d}

\item 
void {\bfseries cvttss2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_abcef69bdc4b5220a99accfae88abf2cb}{}\label{classv8_1_1internal_1_1_assembler_abcef69bdc4b5220a99accfae88abf2cb}

\item 
void {\bfseries cvttss2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a5699dc7ffeda548092f59e1240970513}{}\label{classv8_1_1internal_1_1_assembler_a5699dc7ffeda548092f59e1240970513}

\item 
void {\bfseries cvttsd2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac8cf7540ce5d0a3511397f593d822b46}{}\label{classv8_1_1internal_1_1_assembler_ac8cf7540ce5d0a3511397f593d822b46}

\item 
void {\bfseries cvttsd2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a451f25d11ad9cf5d08c2b8cd01b745e2}{}\label{classv8_1_1internal_1_1_assembler_a451f25d11ad9cf5d08c2b8cd01b745e2}

\item 
void {\bfseries cvtlsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad105ab0c412925e37239613efb120c26}{}\label{classv8_1_1internal_1_1_assembler_ad105ab0c412925e37239613efb120c26}

\item 
void {\bfseries cvtlsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a17588d739d9870222c37cf1437956ebd}{}\label{classv8_1_1internal_1_1_assembler_a17588d739d9870222c37cf1437956ebd}

\item 
void {\bfseries cvtqsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a45d8c8ee633c7db9eb2761627a269841}{}\label{classv8_1_1internal_1_1_assembler_a45d8c8ee633c7db9eb2761627a269841}

\item 
void {\bfseries cvtqsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9fd48d7bdfc65558d845fd232751d97f}{}\label{classv8_1_1internal_1_1_assembler_a9fd48d7bdfc65558d845fd232751d97f}

\item 
void {\bfseries cvtqsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad4068f4de4adcaed469e90cc52389694}{}\label{classv8_1_1internal_1_1_assembler_ad4068f4de4adcaed469e90cc52389694}

\item 
void {\bfseries cvtqsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5d883a21d604cbaa62ee9415e6817c0e}{}\label{classv8_1_1internal_1_1_assembler_a5d883a21d604cbaa62ee9415e6817c0e}

\item 
void {\bfseries cvtss2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_afce8d9b7a8fdf8a676d3a9192f7eac6b}{}\label{classv8_1_1internal_1_1_assembler_afce8d9b7a8fdf8a676d3a9192f7eac6b}

\item 
void {\bfseries cvtss2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a960a871efe63392c19674762dedd6427}{}\label{classv8_1_1internal_1_1_assembler_a960a871efe63392c19674762dedd6427}

\item 
void {\bfseries cvtsd2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_adb626bd4cb290b3336e180d519dcfbeb}{}\label{classv8_1_1internal_1_1_assembler_adb626bd4cb290b3336e180d519dcfbeb}

\item 
void {\bfseries cvtsd2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a89fb5b9bc815e784ef37083b86342ec0}{}\label{classv8_1_1internal_1_1_assembler_a89fb5b9bc815e784ef37083b86342ec0}

\item 
void {\bfseries cvtsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aae05fa35fd14c16c89d648d36f7652b3}{}\label{classv8_1_1internal_1_1_assembler_aae05fa35fd14c16c89d648d36f7652b3}

\item 
void {\bfseries cvtsd2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac153869f28deb3b21ac6bb88e9363a51}{}\label{classv8_1_1internal_1_1_assembler_ac153869f28deb3b21ac6bb88e9363a51}

\item 
void {\bfseries addsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3cb116ef4d842096cc9f737d0f37ca64}{}\label{classv8_1_1internal_1_1_assembler_a3cb116ef4d842096cc9f737d0f37ca64}

\item 
void {\bfseries addsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa5c9b01733820642cfa94d0147333140}{}\label{classv8_1_1internal_1_1_assembler_aa5c9b01733820642cfa94d0147333140}

\item 
void {\bfseries subsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a09ca78c36ed5e00deb81666c5c135fc4}{}\label{classv8_1_1internal_1_1_assembler_a09ca78c36ed5e00deb81666c5c135fc4}

\item 
void {\bfseries subsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a8e1f58fd7157cb4c72bda64ccc9ed38c}{}\label{classv8_1_1internal_1_1_assembler_a8e1f58fd7157cb4c72bda64ccc9ed38c}

\item 
void {\bfseries mulsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac58ec0a4b0830b6f75382a1b2d1fc504}{}\label{classv8_1_1internal_1_1_assembler_ac58ec0a4b0830b6f75382a1b2d1fc504}

\item 
void {\bfseries mulsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a40cc53050165162d0a12d9ee8c39cf22}{}\label{classv8_1_1internal_1_1_assembler_a40cc53050165162d0a12d9ee8c39cf22}

\item 
void {\bfseries divsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a65ce02eff6b38c9bd87cf8ad0f270698}{}\label{classv8_1_1internal_1_1_assembler_a65ce02eff6b38c9bd87cf8ad0f270698}

\item 
void {\bfseries divsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4f6a657fa59b40a19e3248e63b92f7b8}{}\label{classv8_1_1internal_1_1_assembler_a4f6a657fa59b40a19e3248e63b92f7b8}

\item 
void {\bfseries maxsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4f1da0fac46dcb58560465dd0ddb7f56}{}\label{classv8_1_1internal_1_1_assembler_a4f1da0fac46dcb58560465dd0ddb7f56}

\item 
void {\bfseries maxsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af6681ac8bd8bd952834d40fa9005f767}{}\label{classv8_1_1internal_1_1_assembler_af6681ac8bd8bd952834d40fa9005f767}

\item 
void {\bfseries minsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aaed7a8571a3bf7723f96efe7228e5191}{}\label{classv8_1_1internal_1_1_assembler_aaed7a8571a3bf7723f96efe7228e5191}

\item 
void {\bfseries minsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab59ff25281ab0600bd924c59599a56a2}{}\label{classv8_1_1internal_1_1_assembler_ab59ff25281ab0600bd924c59599a56a2}

\item 
void {\bfseries andpd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_abc2f49b0a6c26824fac797c3f3b7714d}{}\label{classv8_1_1internal_1_1_assembler_abc2f49b0a6c26824fac797c3f3b7714d}

\item 
void {\bfseries orpd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3116229d45c79257d4a2672c4cca11b1}{}\label{classv8_1_1internal_1_1_assembler_a3116229d45c79257d4a2672c4cca11b1}

\item 
void {\bfseries xorpd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4e34136334214e415a3de27a42a4d9e8}{}\label{classv8_1_1internal_1_1_assembler_a4e34136334214e415a3de27a42a4d9e8}

\item 
void {\bfseries sqrtsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a30bd11e1fedfbef723746f88a1f08de3}{}\label{classv8_1_1internal_1_1_assembler_a30bd11e1fedfbef723746f88a1f08de3}

\item 
void {\bfseries sqrtsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a1f2ab320f19d12eb2082e1885e42068a}{}\label{classv8_1_1internal_1_1_assembler_a1f2ab320f19d12eb2082e1885e42068a}

\item 
void {\bfseries ucomisd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2dae7db81f7ac38bd5ee059e82348ce6}{}\label{classv8_1_1internal_1_1_assembler_a2dae7db81f7ac38bd5ee059e82348ce6}

\item 
void {\bfseries ucomisd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a588a0d9e17d0276c51d581b72e9b9a5f}{}\label{classv8_1_1internal_1_1_assembler_a588a0d9e17d0276c51d581b72e9b9a5f}

\item 
void {\bfseries cmpltsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8c50a73190c851a693ed3fdc2c21e23c}{}\label{classv8_1_1internal_1_1_assembler_a8c50a73190c851a693ed3fdc2c21e23c}

\item 
void {\bfseries pcmpeqd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8c0cbd3adc70b989bcca483b30663c06}{}\label{classv8_1_1internal_1_1_assembler_a8c0cbd3adc70b989bcca483b30663c06}

\item 
void {\bfseries movmskpd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad4ef2db3a4eaa00c682e82cf5d49f8df}{}\label{classv8_1_1internal_1_1_assembler_ad4ef2db3a4eaa00c682e82cf5d49f8df}

\item 
void {\bfseries punpckldq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ab2bfb3361c4311e6f41b271afa4002e2}{}\label{classv8_1_1internal_1_1_assembler_ab2bfb3361c4311e6f41b271afa4002e2}

\item 
void {\bfseries punpckhdq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a01291a94fb77ae562d27c0b10805a3b4}{}\label{classv8_1_1internal_1_1_assembler_a01291a94fb77ae562d27c0b10805a3b4}

\item 
void {\bfseries extractps} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a903836df6ae365597a273d11632b3cbf}{}\label{classv8_1_1internal_1_1_assembler_a903836df6ae365597a273d11632b3cbf}

\item 
void {\bfseries pextrd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, int8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a6bca26532f7680554d7d23ccfcabf8d5}{}\label{classv8_1_1internal_1_1_assembler_a6bca26532f7680554d7d23ccfcabf8d5}

\item 
void {\bfseries pinsrd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_aef25d41ffb031f8ddb52022df4113b95}{}\label{classv8_1_1internal_1_1_assembler_aef25d41ffb031f8ddb52022df4113b95}

\item 
void {\bfseries pinsrd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a2abe7845d5942a8ad2bffe0a443decd2}{}\label{classv8_1_1internal_1_1_assembler_a2abe7845d5942a8ad2bffe0a443decd2}

\item 
void {\bfseries roundss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, Rounding\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a237ced3844f97d3009cc66ebe4280db1}{}\label{classv8_1_1internal_1_1_assembler_a237ced3844f97d3009cc66ebe4280db1}

\item 
void {\bfseries roundsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, Rounding\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a8033380a5f62c7b91d054a546bbce0e8}{}\label{classv8_1_1internal_1_1_assembler_a8033380a5f62c7b91d054a546bbce0e8}

\item 
void {\bfseries vfmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a819d9a030ee041a6b2882f9aacc2a6db}{}\label{classv8_1_1internal_1_1_assembler_a819d9a030ee041a6b2882f9aacc2a6db}

\item 
void {\bfseries vfmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a857d931b8f4e5cbcd52a95a4d9588b58}{}\label{classv8_1_1internal_1_1_assembler_a857d931b8f4e5cbcd52a95a4d9588b58}

\item 
void {\bfseries vfmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac56697c3f674333a4d9281aea70d72ed}{}\label{classv8_1_1internal_1_1_assembler_ac56697c3f674333a4d9281aea70d72ed}

\item 
void {\bfseries vfmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a206dbb9b1de362fd0a699286dbbf44a6}{}\label{classv8_1_1internal_1_1_assembler_a206dbb9b1de362fd0a699286dbbf44a6}

\item 
void {\bfseries vfmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad4d5aa2a1a0df1219dc9a40aef9bd588}{}\label{classv8_1_1internal_1_1_assembler_ad4d5aa2a1a0df1219dc9a40aef9bd588}

\item 
void {\bfseries vfmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7afb543c4213045a15c65b450568b47f}{}\label{classv8_1_1internal_1_1_assembler_a7afb543c4213045a15c65b450568b47f}

\item 
void {\bfseries vfmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad99de57ea9c91f25afd4e3639a457983}{}\label{classv8_1_1internal_1_1_assembler_ad99de57ea9c91f25afd4e3639a457983}

\item 
void {\bfseries vfmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4ac8cf901341c765d0788ede36c9299a}{}\label{classv8_1_1internal_1_1_assembler_a4ac8cf901341c765d0788ede36c9299a}

\item 
void {\bfseries vfmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a068d80569810d0713e4553256ffba764}{}\label{classv8_1_1internal_1_1_assembler_a068d80569810d0713e4553256ffba764}

\item 
void {\bfseries vfmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9b2687e0952cc1f9d45229f9922cd652}{}\label{classv8_1_1internal_1_1_assembler_a9b2687e0952cc1f9d45229f9922cd652}

\item 
void {\bfseries vfmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a75c6b9ad1661b0466e66e98449f91745}{}\label{classv8_1_1internal_1_1_assembler_a75c6b9ad1661b0466e66e98449f91745}

\item 
void {\bfseries vfmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a585f72b4c5f5c711a55dea8212fb2b55}{}\label{classv8_1_1internal_1_1_assembler_a585f72b4c5f5c711a55dea8212fb2b55}

\item 
void {\bfseries vfnmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_af221248f4110bb67074df20f104b4b17}{}\label{classv8_1_1internal_1_1_assembler_af221248f4110bb67074df20f104b4b17}

\item 
void {\bfseries vfnmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9425a56b826284ffe025f26f63e6dc2a}{}\label{classv8_1_1internal_1_1_assembler_a9425a56b826284ffe025f26f63e6dc2a}

\item 
void {\bfseries vfnmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4d377b2f947f536fd412695920af412a}{}\label{classv8_1_1internal_1_1_assembler_a4d377b2f947f536fd412695920af412a}

\item 
void {\bfseries vfnmadd132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab68b76f23c352e584527b5c04a106e04}{}\label{classv8_1_1internal_1_1_assembler_ab68b76f23c352e584527b5c04a106e04}

\item 
void {\bfseries vfnmadd213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab20c4524be39fb598a6dd24cb850a739}{}\label{classv8_1_1internal_1_1_assembler_ab20c4524be39fb598a6dd24cb850a739}

\item 
void {\bfseries vfnmadd231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac7e96eec6aefa08a5d9369ce2c098876}{}\label{classv8_1_1internal_1_1_assembler_ac7e96eec6aefa08a5d9369ce2c098876}

\item 
void {\bfseries vfnmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5aee3ec33dcde6e632b309c3fb98f843}{}\label{classv8_1_1internal_1_1_assembler_a5aee3ec33dcde6e632b309c3fb98f843}

\item 
void {\bfseries vfnmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4be6ad7adec870eb8ee53f6feaa46ca4}{}\label{classv8_1_1internal_1_1_assembler_a4be6ad7adec870eb8ee53f6feaa46ca4}

\item 
void {\bfseries vfnmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_abe726d0adefac91b25ef24d5493d4836}{}\label{classv8_1_1internal_1_1_assembler_abe726d0adefac91b25ef24d5493d4836}

\item 
void {\bfseries vfnmsub132sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac6ff1dacf3b60a25707b10d468675831}{}\label{classv8_1_1internal_1_1_assembler_ac6ff1dacf3b60a25707b10d468675831}

\item 
void {\bfseries vfnmsub213sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a08a6dd07d8a468bbece4bafbc4b627a1}{}\label{classv8_1_1internal_1_1_assembler_a08a6dd07d8a468bbece4bafbc4b627a1}

\item 
void {\bfseries vfnmsub231sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a876b5e8524b8bc43a9b53c14b3e6ef32}{}\label{classv8_1_1internal_1_1_assembler_a876b5e8524b8bc43a9b53c14b3e6ef32}

\item 
void {\bfseries vfmasd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a41ac52ce0dad430f2d3ed38e7a93f147}{}\label{classv8_1_1internal_1_1_assembler_a41ac52ce0dad430f2d3ed38e7a93f147}

\item 
void {\bfseries vfmasd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a285b6320848bed06f5b4e9808eaf2b60}{}\label{classv8_1_1internal_1_1_assembler_a285b6320848bed06f5b4e9808eaf2b60}

\item 
void {\bfseries vfmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac822ec222e95e4eb3b7993851e1c5416}{}\label{classv8_1_1internal_1_1_assembler_ac822ec222e95e4eb3b7993851e1c5416}

\item 
void {\bfseries vfmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a0d317a1b7323aea7edf83f503038f2b9}{}\label{classv8_1_1internal_1_1_assembler_a0d317a1b7323aea7edf83f503038f2b9}

\item 
void {\bfseries vfmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a3edfdc1e2a9636c1c6f0dda62b3041b3}{}\label{classv8_1_1internal_1_1_assembler_a3edfdc1e2a9636c1c6f0dda62b3041b3}

\item 
void {\bfseries vfmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a2a8521ab7d834f36ae0b99045d1ba432}{}\label{classv8_1_1internal_1_1_assembler_a2a8521ab7d834f36ae0b99045d1ba432}

\item 
void {\bfseries vfmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_afa922902262b8cb300043ada89ab9d64}{}\label{classv8_1_1internal_1_1_assembler_afa922902262b8cb300043ada89ab9d64}

\item 
void {\bfseries vfmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a338d87f3bc8c1e7d70efd1f42e9f6d75}{}\label{classv8_1_1internal_1_1_assembler_a338d87f3bc8c1e7d70efd1f42e9f6d75}

\item 
void {\bfseries vfmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a236902738c9d2ddac8fd3e4c4cd555c3}{}\label{classv8_1_1internal_1_1_assembler_a236902738c9d2ddac8fd3e4c4cd555c3}

\item 
void {\bfseries vfmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5bdb35b3facdb341e1a75453bb40d5f0}{}\label{classv8_1_1internal_1_1_assembler_a5bdb35b3facdb341e1a75453bb40d5f0}

\item 
void {\bfseries vfmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a45858543c1002ffd06a8e4e3d09061ac}{}\label{classv8_1_1internal_1_1_assembler_a45858543c1002ffd06a8e4e3d09061ac}

\item 
void {\bfseries vfmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_aacd67cbaf5b3cd05f7c47821480e590f}{}\label{classv8_1_1internal_1_1_assembler_aacd67cbaf5b3cd05f7c47821480e590f}

\item 
void {\bfseries vfmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9175ec5ee6b0ac9bde053ac5db6273e8}{}\label{classv8_1_1internal_1_1_assembler_a9175ec5ee6b0ac9bde053ac5db6273e8}

\item 
void {\bfseries vfmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a440fbba132dd04c14010d265324e9c06}{}\label{classv8_1_1internal_1_1_assembler_a440fbba132dd04c14010d265324e9c06}

\item 
void {\bfseries vfnmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_aedd2f5a8598a7f098d96c8149e89a285}{}\label{classv8_1_1internal_1_1_assembler_aedd2f5a8598a7f098d96c8149e89a285}

\item 
void {\bfseries vfnmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a81661615c4a1076e02497342495b3747}{}\label{classv8_1_1internal_1_1_assembler_a81661615c4a1076e02497342495b3747}

\item 
void {\bfseries vfnmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac759a439f9a6c16bc098c0eedfee3280}{}\label{classv8_1_1internal_1_1_assembler_ac759a439f9a6c16bc098c0eedfee3280}

\item 
void {\bfseries vfnmadd132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad2597a51602665628f9eb670c0b06847}{}\label{classv8_1_1internal_1_1_assembler_ad2597a51602665628f9eb670c0b06847}

\item 
void {\bfseries vfnmadd213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_aa2f896b094f79c7ca31a9ac35df157ff}{}\label{classv8_1_1internal_1_1_assembler_aa2f896b094f79c7ca31a9ac35df157ff}

\item 
void {\bfseries vfnmadd231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a842b7ef3430720e4d8143e06f87ce27d}{}\label{classv8_1_1internal_1_1_assembler_a842b7ef3430720e4d8143e06f87ce27d}

\item 
void {\bfseries vfnmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_adbdf832fac5439fe0efcc760a8067388}{}\label{classv8_1_1internal_1_1_assembler_adbdf832fac5439fe0efcc760a8067388}

\item 
void {\bfseries vfnmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad3d1760e9a3b4eeebb475d4fb438fac3}{}\label{classv8_1_1internal_1_1_assembler_ad3d1760e9a3b4eeebb475d4fb438fac3}

\item 
void {\bfseries vfnmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_afea86e7349179901eeca99c549deef18}{}\label{classv8_1_1internal_1_1_assembler_afea86e7349179901eeca99c549deef18}

\item 
void {\bfseries vfnmsub132ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7fb892d232a9c7fa58329f8eb5dcdd90}{}\label{classv8_1_1internal_1_1_assembler_a7fb892d232a9c7fa58329f8eb5dcdd90}

\item 
void {\bfseries vfnmsub213ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a07b76c814362bdacfa15790527d4fe7f}{}\label{classv8_1_1internal_1_1_assembler_a07b76c814362bdacfa15790527d4fe7f}

\item 
void {\bfseries vfnmsub231ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a79712b26fda0945411d6f7c3b7de6220}{}\label{classv8_1_1internal_1_1_assembler_a79712b26fda0945411d6f7c3b7de6220}

\item 
void {\bfseries vfmass} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ad2b7598eee0a2421d465648444a7dd01}{}\label{classv8_1_1internal_1_1_assembler_ad2b7598eee0a2421d465648444a7dd01}

\item 
void {\bfseries vfmass} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a05273f49bcbf6e1d7f9ceb1cb1158f6f}{}\label{classv8_1_1internal_1_1_assembler_a05273f49bcbf6e1d7f9ceb1cb1158f6f}

\item 
void {\bfseries vmovd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a22d204fee3df666388ad26a974077537}{}\label{classv8_1_1internal_1_1_assembler_a22d204fee3df666388ad26a974077537}

\item 
void {\bfseries vmovd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a7bc3beb94101490e331c087bab1ca219}{}\label{classv8_1_1internal_1_1_assembler_a7bc3beb94101490e331c087bab1ca219}

\item 
void {\bfseries vmovd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a87104d8a7140b6ccbbeebe22866bbac0}{}\label{classv8_1_1internal_1_1_assembler_a87104d8a7140b6ccbbeebe22866bbac0}

\item 
void {\bfseries vmovq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a259faa22f6d961342a45e30188502592}{}\label{classv8_1_1internal_1_1_assembler_a259faa22f6d961342a45e30188502592}

\item 
void {\bfseries vmovq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a5123294207593a2f4368911ecbba7e16}{}\label{classv8_1_1internal_1_1_assembler_a5123294207593a2f4368911ecbba7e16}

\item 
void {\bfseries vmovq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae2c0b4dc669c13bdf1b81a8ca8f47c97}{}\label{classv8_1_1internal_1_1_assembler_ae2c0b4dc669c13bdf1b81a8ca8f47c97}

\item 
void {\bfseries vmovsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_aafbf517a61dbfa521334a3675f503e35}{}\label{classv8_1_1internal_1_1_assembler_aafbf517a61dbfa521334a3675f503e35}

\item 
void {\bfseries vmovsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a7c86c25f68e154a15e2b32af34aa25b0}{}\label{classv8_1_1internal_1_1_assembler_a7c86c25f68e154a15e2b32af34aa25b0}

\item 
void {\bfseries vmovsd} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5ee88f48a03c10d1bd80f883d8d61801}{}\label{classv8_1_1internal_1_1_assembler_a5ee88f48a03c10d1bd80f883d8d61801}

\item 
{\bfseries A\+V\+X\+\_\+\+S\+P\+\_\+3} (vsqrt, 0x51)\hypertarget{classv8_1_1internal_1_1_assembler_a72caa87be385d9d39d03197637cd312a}{}\label{classv8_1_1internal_1_1_assembler_a72caa87be385d9d39d03197637cd312a}

\item 
{\bfseries A\+V\+X\+\_\+\+S\+P\+\_\+3} (vadd, 0x58)\hypertarget{classv8_1_1internal_1_1_assembler_a29fe02311aaf65cc3fd70cf04be2e651}{}\label{classv8_1_1internal_1_1_assembler_a29fe02311aaf65cc3fd70cf04be2e651}

\item 
{\bfseries A\+V\+X\+\_\+\+S\+P\+\_\+3} (vsub, 0x5c)\hypertarget{classv8_1_1internal_1_1_assembler_a1bfd15613d36565c885aa110fecc0765}{}\label{classv8_1_1internal_1_1_assembler_a1bfd15613d36565c885aa110fecc0765}

\item 
{\bfseries A\+V\+X\+\_\+\+S\+P\+\_\+3} (vmul, 0x59)\hypertarget{classv8_1_1internal_1_1_assembler_a6f3698ffce3f671c57295e7bbd3576f1}{}\label{classv8_1_1internal_1_1_assembler_a6f3698ffce3f671c57295e7bbd3576f1}

\item 
{\bfseries A\+V\+X\+\_\+\+S\+P\+\_\+3} (vdiv, 0x5e)\hypertarget{classv8_1_1internal_1_1_assembler_ad4ea9fe8678a677b3700ae7be2861faf}{}\label{classv8_1_1internal_1_1_assembler_ad4ea9fe8678a677b3700ae7be2861faf}

\item 
{\bfseries A\+V\+X\+\_\+\+S\+P\+\_\+3} (vmin, 0x5d)\hypertarget{classv8_1_1internal_1_1_assembler_a5ca8725fe82035d642277c83f3d112f0}{}\label{classv8_1_1internal_1_1_assembler_a5ca8725fe82035d642277c83f3d112f0}

\item 
{\bfseries A\+V\+X\+\_\+\+S\+P\+\_\+3} (vmax, 0x5f)\hypertarget{classv8_1_1internal_1_1_assembler_a8ae8539a8eed4bac2d369ca71934b4de}{}\label{classv8_1_1internal_1_1_assembler_a8ae8539a8eed4bac2d369ca71934b4de}

\item 
{\bfseries A\+V\+X\+\_\+\+P\+\_\+3} (vand, 0x54)\hypertarget{classv8_1_1internal_1_1_assembler_aaa351f77552cc26a35e709fb4db85aab}{}\label{classv8_1_1internal_1_1_assembler_aaa351f77552cc26a35e709fb4db85aab}

\item 
{\bfseries A\+V\+X\+\_\+\+P\+\_\+3} (vor, 0x56)\hypertarget{classv8_1_1internal_1_1_assembler_a195d2b50ae547753ddbd75e104b4f261}{}\label{classv8_1_1internal_1_1_assembler_a195d2b50ae547753ddbd75e104b4f261}

\item 
{\bfseries A\+V\+X\+\_\+\+P\+\_\+3} (vxor, 0x57)\hypertarget{classv8_1_1internal_1_1_assembler_ae354d7e313d52520aeff292d239b9803}{}\label{classv8_1_1internal_1_1_assembler_ae354d7e313d52520aeff292d239b9803}

\item 
{\bfseries A\+V\+X\+\_\+3} (vpcmpeqd, 0x76, vpd)\hypertarget{classv8_1_1internal_1_1_assembler_a7f4fbcd655579799b02f3af50e075d37}{}\label{classv8_1_1internal_1_1_assembler_a7f4fbcd655579799b02f3af50e075d37}

\item 
{\bfseries A\+V\+X\+\_\+3} (vcvtsd2ss, 0x5a, vsd)\hypertarget{classv8_1_1internal_1_1_assembler_a8630af5cdfb506065862bff5baab7864}{}\label{classv8_1_1internal_1_1_assembler_a8630af5cdfb506065862bff5baab7864}

\item 
void {\bfseries vpsrlq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_add24d4667f80ea09e17e3bdf3bf89daf}{}\label{classv8_1_1internal_1_1_assembler_add24d4667f80ea09e17e3bdf3bf89daf}

\item 
void {\bfseries vpsllq} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a1e8d035ef614302fa650a091aaaf247e}{}\label{classv8_1_1internal_1_1_assembler_a1e8d035ef614302fa650a091aaaf247e}

\item 
void {\bfseries vcvtss2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a34aa47566078497d121011701d850820}{}\label{classv8_1_1internal_1_1_assembler_a34aa47566078497d121011701d850820}

\item 
void {\bfseries vcvtss2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9266725ef323d9e29ee35ae8e38e5055}{}\label{classv8_1_1internal_1_1_assembler_a9266725ef323d9e29ee35ae8e38e5055}

\item 
void {\bfseries vcvtlsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a786335b9986ea0b7b2648d5a9d3058fc}{}\label{classv8_1_1internal_1_1_assembler_a786335b9986ea0b7b2648d5a9d3058fc}

\item 
void {\bfseries vcvtlsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a0b500bebba21dc4922add26346618b01}{}\label{classv8_1_1internal_1_1_assembler_a0b500bebba21dc4922add26346618b01}

\item 
void {\bfseries vcvtlsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a945cd78ddfd61f42f477cf7bae999363}{}\label{classv8_1_1internal_1_1_assembler_a945cd78ddfd61f42f477cf7bae999363}

\item 
void {\bfseries vcvtlsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a46856bef4ea8a165e4380a0e1feb2672}{}\label{classv8_1_1internal_1_1_assembler_a46856bef4ea8a165e4380a0e1feb2672}

\item 
void {\bfseries vcvtqsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a48ccf8f06ebd41ad723b0cfadb5451b8}{}\label{classv8_1_1internal_1_1_assembler_a48ccf8f06ebd41ad723b0cfadb5451b8}

\item 
void {\bfseries vcvtqsi2ss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_afecd903a3c866393db2510ef474b5e79}{}\label{classv8_1_1internal_1_1_assembler_afecd903a3c866393db2510ef474b5e79}

\item 
void {\bfseries vcvtqsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a32ec9ec37485b899ffe6e8fd79823a05}{}\label{classv8_1_1internal_1_1_assembler_a32ec9ec37485b899ffe6e8fd79823a05}

\item 
void {\bfseries vcvtqsi2sd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7ed2806f9080d4785a47b51a723290ac}{}\label{classv8_1_1internal_1_1_assembler_a7ed2806f9080d4785a47b51a723290ac}

\item 
void {\bfseries vcvttss2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a650c9a8b168eeb8659dba27f93f4f5f5}{}\label{classv8_1_1internal_1_1_assembler_a650c9a8b168eeb8659dba27f93f4f5f5}

\item 
void {\bfseries vcvttss2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_adb0db901bb626c9c1cd99ff5df15222b}{}\label{classv8_1_1internal_1_1_assembler_adb0db901bb626c9c1cd99ff5df15222b}

\item 
void {\bfseries vcvttsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a52398893b5802fc3f6acd4320dbc3f1a}{}\label{classv8_1_1internal_1_1_assembler_a52398893b5802fc3f6acd4320dbc3f1a}

\item 
void {\bfseries vcvttsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a93a7438c79b6c38ea0cd1676cf318ecb}{}\label{classv8_1_1internal_1_1_assembler_a93a7438c79b6c38ea0cd1676cf318ecb}

\item 
void {\bfseries vcvttss2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a42dd9eae5e84bb0b2b0d0de96ca524d8}{}\label{classv8_1_1internal_1_1_assembler_a42dd9eae5e84bb0b2b0d0de96ca524d8}

\item 
void {\bfseries vcvttss2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ade91983e9e6ed08f2d737fc896be0dec}{}\label{classv8_1_1internal_1_1_assembler_ade91983e9e6ed08f2d737fc896be0dec}

\item 
void {\bfseries vcvttsd2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac9d242a696aa91b16995a4fb64dc3e5e}{}\label{classv8_1_1internal_1_1_assembler_ac9d242a696aa91b16995a4fb64dc3e5e}

\item 
void {\bfseries vcvttsd2siq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a1a3dfe9c94350f79c8cc4544d82b4f36}{}\label{classv8_1_1internal_1_1_assembler_a1a3dfe9c94350f79c8cc4544d82b4f36}

\item 
void {\bfseries vcvtsd2si} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5e4cf16e9a03920bd84f05ab5ac5698a}{}\label{classv8_1_1internal_1_1_assembler_a5e4cf16e9a03920bd84f05ab5ac5698a}

\item 
void {\bfseries vucomisd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a70ef1b12f5cffa5e619b21491cee94cd}{}\label{classv8_1_1internal_1_1_assembler_a70ef1b12f5cffa5e619b21491cee94cd}

\item 
void {\bfseries vucomisd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a445047d64016d5c2e44ac33b8d6f77bb}{}\label{classv8_1_1internal_1_1_assembler_a445047d64016d5c2e44ac33b8d6f77bb}

\item 
void {\bfseries vroundss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2, Rounding\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a7d1e26ece2e52b0f7f0a9537d532b23b}{}\label{classv8_1_1internal_1_1_assembler_a7d1e26ece2e52b0f7f0a9537d532b23b}

\item 
void {\bfseries vroundsd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2, Rounding\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a1de2daf7d67fdfd4b6ce74c7a06d471a}{}\label{classv8_1_1internal_1_1_assembler_a1de2daf7d67fdfd4b6ce74c7a06d471a}

\item 
void {\bfseries vsd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a15cc6b9d5da7b3ef943090a910ae6bb6}{}\label{classv8_1_1internal_1_1_assembler_a15cc6b9d5da7b3ef943090a910ae6bb6}

\item 
void {\bfseries vsd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a108163af90f63986a5d07df627839b96}{}\label{classv8_1_1internal_1_1_assembler_a108163af90f63986a5d07df627839b96}

\item 
void {\bfseries vsd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_af9d7877af9d632e2b85c3176aa301342}{}\label{classv8_1_1internal_1_1_assembler_af9d7877af9d632e2b85c3176aa301342}

\item 
void {\bfseries vsd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_a627bd10c0c3aac816f14f0dd3d60306e}{}\label{classv8_1_1internal_1_1_assembler_a627bd10c0c3aac816f14f0dd3d60306e}

\item 
void {\bfseries vmovss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a1ce3ed16ab957b2aecc39d98905977fe}{}\label{classv8_1_1internal_1_1_assembler_a1ce3ed16ab957b2aecc39d98905977fe}

\item 
void {\bfseries vmovss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a331adffa7340759c2782aa23526b5420}{}\label{classv8_1_1internal_1_1_assembler_a331adffa7340759c2782aa23526b5420}

\item 
void {\bfseries vmovss} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9b3c0071b918682859a9d7d30b33054a}{}\label{classv8_1_1internal_1_1_assembler_a9b3c0071b918682859a9d7d30b33054a}

\item 
void {\bfseries vucomiss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a843882c5f2c820f21c1eb47937365b6a}{}\label{classv8_1_1internal_1_1_assembler_a843882c5f2c820f21c1eb47937365b6a}

\item 
void {\bfseries vucomiss} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a10fece42efefea8094f03564b2ea4ffc}{}\label{classv8_1_1internal_1_1_assembler_a10fece42efefea8094f03564b2ea4ffc}

\item 
void {\bfseries vss} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab62e435dd42aa01ee1ca49b5c771a4db}{}\label{classv8_1_1internal_1_1_assembler_ab62e435dd42aa01ee1ca49b5c771a4db}

\item 
void {\bfseries vss} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7d5c8345bc0c04fbc6715bee84d310c1}{}\label{classv8_1_1internal_1_1_assembler_a7d5c8345bc0c04fbc6715bee84d310c1}

\item 
void {\bfseries vmovaps} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac476a68ebb6e2b9f960a42a5f8ae9a3b}{}\label{classv8_1_1internal_1_1_assembler_ac476a68ebb6e2b9f960a42a5f8ae9a3b}

\item 
void {\bfseries vmovapd} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5e3a74a1688823a4a62f3b3d820d28b7}{}\label{classv8_1_1internal_1_1_assembler_a5e3a74a1688823a4a62f3b3d820d28b7}

\item 
void {\bfseries vmovmskpd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad0eaba38a2c6edb0bddd5b43dde98a4f}{}\label{classv8_1_1internal_1_1_assembler_ad0eaba38a2c6edb0bddd5b43dde98a4f}

\item 
void {\bfseries vps} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a00c754a45e3524c62d86207cd3d81484}{}\label{classv8_1_1internal_1_1_assembler_a00c754a45e3524c62d86207cd3d81484}

\item 
void {\bfseries vps} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a316cb39d8fe8f38b3fadc91bf5edb603}{}\label{classv8_1_1internal_1_1_assembler_a316cb39d8fe8f38b3fadc91bf5edb603}

\item 
void {\bfseries vpd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4ebde43cd123dbb4970e38de32dfed3d}{}\label{classv8_1_1internal_1_1_assembler_a4ebde43cd123dbb4970e38de32dfed3d}

\item 
void {\bfseries vpd} (byte op, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a676666f4dee91aa6969af78f01aeeae1}{}\label{classv8_1_1internal_1_1_assembler_a676666f4dee91aa6969af78f01aeeae1}

\item 
void {\bfseries andnq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5e89e939f9ba8407df13a5dfe01e2470}{}\label{classv8_1_1internal_1_1_assembler_a5e89e939f9ba8407df13a5dfe01e2470}

\item 
void {\bfseries andnq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac0a90f8a888e45baa46699614cd4287b}{}\label{classv8_1_1internal_1_1_assembler_ac0a90f8a888e45baa46699614cd4287b}

\item 
void {\bfseries andnl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_add6c97f32c1029a95a64fe7b0b066f44}{}\label{classv8_1_1internal_1_1_assembler_add6c97f32c1029a95a64fe7b0b066f44}

\item 
void {\bfseries andnl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a729ca7f47bdef3f307949f78d57dc01b}{}\label{classv8_1_1internal_1_1_assembler_a729ca7f47bdef3f307949f78d57dc01b}

\item 
void {\bfseries bextrq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a71ec54aeb36434d6c159f241043328a9}{}\label{classv8_1_1internal_1_1_assembler_a71ec54aeb36434d6c159f241043328a9}

\item 
void {\bfseries bextrq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ac972b69dae54f553bb18193d5b5c3da7}{}\label{classv8_1_1internal_1_1_assembler_ac972b69dae54f553bb18193d5b5c3da7}

\item 
void {\bfseries bextrl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a4594e5303d53de40581cacccf75c0b1e}{}\label{classv8_1_1internal_1_1_assembler_a4594e5303d53de40581cacccf75c0b1e}

\item 
void {\bfseries bextrl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a01aaf06c5ad2262f046898f006282a03}{}\label{classv8_1_1internal_1_1_assembler_a01aaf06c5ad2262f046898f006282a03}

\item 
void {\bfseries blsiq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a60e5debfba25fcc22b4f4a1314f9d3ba}{}\label{classv8_1_1internal_1_1_assembler_a60e5debfba25fcc22b4f4a1314f9d3ba}

\item 
void {\bfseries blsiq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae821a52c474ae5398d1235a3533ab956}{}\label{classv8_1_1internal_1_1_assembler_ae821a52c474ae5398d1235a3533ab956}

\item 
void {\bfseries blsil} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a790e492e2311e79a491f28752476985b}{}\label{classv8_1_1internal_1_1_assembler_a790e492e2311e79a491f28752476985b}

\item 
void {\bfseries blsil} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a7805aae71e9c4a12b074709ad0ac00cf}{}\label{classv8_1_1internal_1_1_assembler_a7805aae71e9c4a12b074709ad0ac00cf}

\item 
void {\bfseries blsmskq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a03ecfa9ca0935372a53e1de6a9d845d2}{}\label{classv8_1_1internal_1_1_assembler_a03ecfa9ca0935372a53e1de6a9d845d2}

\item 
void {\bfseries blsmskq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab90e3adf37238e3c9136270d76afa678}{}\label{classv8_1_1internal_1_1_assembler_ab90e3adf37238e3c9136270d76afa678}

\item 
void {\bfseries blsmskl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a6dd4d079960f159646780bd20f8bec0b}{}\label{classv8_1_1internal_1_1_assembler_a6dd4d079960f159646780bd20f8bec0b}

\item 
void {\bfseries blsmskl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a59a60cb2adcc153ad65b899461746b64}{}\label{classv8_1_1internal_1_1_assembler_a59a60cb2adcc153ad65b899461746b64}

\item 
void {\bfseries blsrq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a62370383fb26ddda0e9c495c5bee389c}{}\label{classv8_1_1internal_1_1_assembler_a62370383fb26ddda0e9c495c5bee389c}

\item 
void {\bfseries blsrq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4d739bd1fe01d29120647c72985dfa7f}{}\label{classv8_1_1internal_1_1_assembler_a4d739bd1fe01d29120647c72985dfa7f}

\item 
void {\bfseries blsrl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9e32991e44ae6823fca06906bafac59d}{}\label{classv8_1_1internal_1_1_assembler_a9e32991e44ae6823fca06906bafac59d}

\item 
void {\bfseries blsrl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a020a36cd10d7b1a041f66105394ba5a6}{}\label{classv8_1_1internal_1_1_assembler_a020a36cd10d7b1a041f66105394ba5a6}

\item 
void {\bfseries tzcntq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aaaa1aff32dd0f35b753eab5305df6f94}{}\label{classv8_1_1internal_1_1_assembler_aaaa1aff32dd0f35b753eab5305df6f94}

\item 
void {\bfseries tzcntq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab617782dd1f7c6f3c2f1f7c3f2cb532a}{}\label{classv8_1_1internal_1_1_assembler_ab617782dd1f7c6f3c2f1f7c3f2cb532a}

\item 
void {\bfseries tzcntl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5b87aba17413df4348029d390d737e9c}{}\label{classv8_1_1internal_1_1_assembler_a5b87aba17413df4348029d390d737e9c}

\item 
void {\bfseries tzcntl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a7b4a6f08c4c82633acc7f3836147bb02}{}\label{classv8_1_1internal_1_1_assembler_a7b4a6f08c4c82633acc7f3836147bb02}

\item 
void {\bfseries lzcntq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_abe158af5674be92b91e027f508edaf0d}{}\label{classv8_1_1internal_1_1_assembler_abe158af5674be92b91e027f508edaf0d}

\item 
void {\bfseries lzcntq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af6efab6a2822c320141afcc8b670c6cd}{}\label{classv8_1_1internal_1_1_assembler_af6efab6a2822c320141afcc8b670c6cd}

\item 
void {\bfseries lzcntl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aab192b20aaceac7907dd00c9dfa0a8bb}{}\label{classv8_1_1internal_1_1_assembler_aab192b20aaceac7907dd00c9dfa0a8bb}

\item 
void {\bfseries lzcntl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a09df3e2424f8416cc68fb6964a5f5754}{}\label{classv8_1_1internal_1_1_assembler_a09df3e2424f8416cc68fb6964a5f5754}

\item 
void {\bfseries popcntq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad5854fdee5438fb205b4e6c063e8927b}{}\label{classv8_1_1internal_1_1_assembler_ad5854fdee5438fb205b4e6c063e8927b}

\item 
void {\bfseries popcntq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a503e525717518ffac9cc063acb62f768}{}\label{classv8_1_1internal_1_1_assembler_a503e525717518ffac9cc063acb62f768}

\item 
void {\bfseries popcntl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3910791b721b40d487257bc6a38b2189}{}\label{classv8_1_1internal_1_1_assembler_a3910791b721b40d487257bc6a38b2189}

\item 
void {\bfseries popcntl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9a7995052a1f47ac378d1777ae58a583}{}\label{classv8_1_1internal_1_1_assembler_a9a7995052a1f47ac378d1777ae58a583}

\item 
void {\bfseries bzhiq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a318d9cafc10a41b09904b5ea5fa1800d}{}\label{classv8_1_1internal_1_1_assembler_a318d9cafc10a41b09904b5ea5fa1800d}

\item 
void {\bfseries bzhiq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9f6c4941bc25699af90b643c7a6a02bb}{}\label{classv8_1_1internal_1_1_assembler_a9f6c4941bc25699af90b643c7a6a02bb}

\item 
void {\bfseries bzhil} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_afa207b9bbc61910d1d38a140d490f305}{}\label{classv8_1_1internal_1_1_assembler_afa207b9bbc61910d1d38a140d490f305}

\item 
void {\bfseries bzhil} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a48cba1ede9694e6f6edbf80e27a805f6}{}\label{classv8_1_1internal_1_1_assembler_a48cba1ede9694e6f6edbf80e27a805f6}

\item 
void {\bfseries mulxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3389415df15e228a9533aff3cd85a2ce}{}\label{classv8_1_1internal_1_1_assembler_a3389415df15e228a9533aff3cd85a2ce}

\item 
void {\bfseries mulxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_af0a1405d247a5bef7c86b1915029db70}{}\label{classv8_1_1internal_1_1_assembler_af0a1405d247a5bef7c86b1915029db70}

\item 
void {\bfseries mulxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac30eed9b57db24f88be6cca0354f51a4}{}\label{classv8_1_1internal_1_1_assembler_ac30eed9b57db24f88be6cca0354f51a4}

\item 
void {\bfseries mulxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst1, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a86389ba297df467481eee65d304a3637}{}\label{classv8_1_1internal_1_1_assembler_a86389ba297df467481eee65d304a3637}

\item 
void {\bfseries pdepq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a1a1d61e88f2de7e4809a57d7f5829247}{}\label{classv8_1_1internal_1_1_assembler_a1a1d61e88f2de7e4809a57d7f5829247}

\item 
void {\bfseries pdepq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_af43ccd74965b995c44a589f6f9bc9a60}{}\label{classv8_1_1internal_1_1_assembler_af43ccd74965b995c44a589f6f9bc9a60}

\item 
void {\bfseries pdepl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7f97d4a06581edfc75784cb90d4b3b3b}{}\label{classv8_1_1internal_1_1_assembler_a7f97d4a06581edfc75784cb90d4b3b3b}

\item 
void {\bfseries pdepl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a621b0b398f990b77d7ac28e9ed12f256}{}\label{classv8_1_1internal_1_1_assembler_a621b0b398f990b77d7ac28e9ed12f256}

\item 
void {\bfseries pextq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a19b9c09dd52413336b1145ea2dcc817b}{}\label{classv8_1_1internal_1_1_assembler_a19b9c09dd52413336b1145ea2dcc817b}

\item 
void {\bfseries pextq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a9c59127cc6af21b5b3f82afb3fa6648d}{}\label{classv8_1_1internal_1_1_assembler_a9c59127cc6af21b5b3f82afb3fa6648d}

\item 
void {\bfseries pextl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_ab9ada9758ec145b53828822c513aca8a}{}\label{classv8_1_1internal_1_1_assembler_ab9ada9758ec145b53828822c513aca8a}

\item 
void {\bfseries pextl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src2)\hypertarget{classv8_1_1internal_1_1_assembler_a27e2d1f1b01357b1fa2bfe54be16ca01}{}\label{classv8_1_1internal_1_1_assembler_a27e2d1f1b01357b1fa2bfe54be16ca01}

\item 
void {\bfseries sarxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5663e388647654f36ecea6afb4fc59f7}{}\label{classv8_1_1internal_1_1_assembler_a5663e388647654f36ecea6afb4fc59f7}

\item 
void {\bfseries sarxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a3f1357fc1d0a2a1c0985955146114a6a}{}\label{classv8_1_1internal_1_1_assembler_a3f1357fc1d0a2a1c0985955146114a6a}

\item 
void {\bfseries sarxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5e3873814f3a2088309f2e9bd8c20373}{}\label{classv8_1_1internal_1_1_assembler_a5e3873814f3a2088309f2e9bd8c20373}

\item 
void {\bfseries sarxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a3035ab2824093dfe7ecc3fcb12684b9e}{}\label{classv8_1_1internal_1_1_assembler_a3035ab2824093dfe7ecc3fcb12684b9e}

\item 
void {\bfseries shlxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_aefebf77b834e5bab5d642a1b58194594}{}\label{classv8_1_1internal_1_1_assembler_aefebf77b834e5bab5d642a1b58194594}

\item 
void {\bfseries shlxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a98a18aebc88c1d1a4584f13f934dedd0}{}\label{classv8_1_1internal_1_1_assembler_a98a18aebc88c1d1a4584f13f934dedd0}

\item 
void {\bfseries shlxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a1ac1c7131b3c8681abe1d2a09c444df6}{}\label{classv8_1_1internal_1_1_assembler_a1ac1c7131b3c8681abe1d2a09c444df6}

\item 
void {\bfseries shlxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a7f502b79d30982be81919fe2dec1e247}{}\label{classv8_1_1internal_1_1_assembler_a7f502b79d30982be81919fe2dec1e247}

\item 
void {\bfseries shrxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a5b21072f890258f01d780b08096edab1}{}\label{classv8_1_1internal_1_1_assembler_a5b21072f890258f01d780b08096edab1}

\item 
void {\bfseries shrxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a69ba1fd35f6cce11b7edce1e3bc32ea9}{}\label{classv8_1_1internal_1_1_assembler_a69ba1fd35f6cce11b7edce1e3bc32ea9}

\item 
void {\bfseries shrxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_a00211d4e4e54c457543d591506e735e7}{}\label{classv8_1_1internal_1_1_assembler_a00211d4e4e54c457543d591506e735e7}

\item 
void {\bfseries shrxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src1, \hyperlink{structv8_1_1internal_1_1_register}{Register} src2)\hypertarget{classv8_1_1internal_1_1_assembler_abea73af4b187d74f467568ac98de0a64}{}\label{classv8_1_1internal_1_1_assembler_abea73af4b187d74f467568ac98de0a64}

\item 
void {\bfseries rorxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a9c6f37487c28652a5124764a4c343b22}{}\label{classv8_1_1internal_1_1_assembler_a9c6f37487c28652a5124764a4c343b22}

\item 
void {\bfseries rorxq} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a31aa7ea068868e2b4c6cc22ab554cfbf}{}\label{classv8_1_1internal_1_1_assembler_a31aa7ea068868e2b4c6cc22ab554cfbf}

\item 
void {\bfseries rorxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a78a81f0ca634445603829f96ab0ca7e4}{}\label{classv8_1_1internal_1_1_assembler_a78a81f0ca634445603829f96ab0ca7e4}

\item 
void {\bfseries rorxl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, byte imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ad937244547b6a07b85ddf910d1d4ee84}{}\label{classv8_1_1internal_1_1_assembler_ad937244547b6a07b85ddf910d1d4ee84}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
void {\bfseries dq} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a9d3afa6c1cddd590d2d6cc7a83e5ab6d}{}\label{classv8_1_1internal_1_1_assembler_a9d3afa6c1cddd590d2d6cc7a83e5ab6d}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
bool {\bfseries buffer\+\_\+overflow} () const \hypertarget{classv8_1_1internal_1_1_assembler_a54887689bdf6b893947bc59eb85880f7}{}\label{classv8_1_1internal_1_1_assembler_a54887689bdf6b893947bc59eb85880f7}

\item 
int {\bfseries available\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}{}\label{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}

\item 
byte {\bfseries byte\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a7b799ae1dd0f5c6c79e8f9f19d2136a8}{}\label{classv8_1_1internal_1_1_assembler_a7b799ae1dd0f5c6c79e8f9f19d2136a8}

\item 
void {\bfseries set\+\_\+byte\+\_\+at} (int pos, byte value)\hypertarget{classv8_1_1internal_1_1_assembler_ac210083314d45b8c87b8fa4f5979b18a}{}\label{classv8_1_1internal_1_1_assembler_ac210083314d45b8c87b8fa4f5979b18a}

\item 
{\bfseries Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, void $\ast$buffer, int buffer\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}{}\label{classv8_1_1internal_1_1_assembler_aea7deb612f8e4d18da3d1d62791501f3}

\item 
void {\bfseries Get\+Code} (\hyperlink{structv8_1_1internal_1_1_code_desc}{Code\+Desc} $\ast$desc)\hypertarget{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}{}\label{classv8_1_1internal_1_1_assembler_a47754d28efa9bfad89dd68deb1f40314}

\item 
void {\bfseries Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}{}\label{classv8_1_1internal_1_1_assembler_ac9a921b9bd7e2d63a502ad3da99e5ea3}

\item 
void {\bfseries Data\+Align} (int m)\hypertarget{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}{}\label{classv8_1_1internal_1_1_assembler_adc0761fb7a35099b48dd7a81d02eed90}

\item 
void {\bfseries Nop} (int bytes=1)\hypertarget{classv8_1_1internal_1_1_assembler_a0cd44d7f2f541dff88959201994ddef1}{}\label{classv8_1_1internal_1_1_assembler_a0cd44d7f2f541dff88959201994ddef1}

\item 
void {\bfseries Code\+Target\+Align} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}{}\label{classv8_1_1internal_1_1_assembler_a5ab98f2e09e16354320b348a47a776f8}

\item 
void {\bfseries pushad} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6011855a69b8522d4388a9d644754888}{}\label{classv8_1_1internal_1_1_assembler_a6011855a69b8522d4388a9d644754888}

\item 
void {\bfseries popad} ()\hypertarget{classv8_1_1internal_1_1_assembler_af346f1a40eebc381c43462b929dbc78e}{}\label{classv8_1_1internal_1_1_assembler_af346f1a40eebc381c43462b929dbc78e}

\item 
void {\bfseries pushfd} ()\hypertarget{classv8_1_1internal_1_1_assembler_a8e3bb165442c587587265e7586dd5c40}{}\label{classv8_1_1internal_1_1_assembler_a8e3bb165442c587587265e7586dd5c40}

\item 
void {\bfseries popfd} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6ab057345f64c437f4a502feec702133}{}\label{classv8_1_1internal_1_1_assembler_a6ab057345f64c437f4a502feec702133}

\item 
void {\bfseries push} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_ac657a9492a9f0230c3f87f0b49d43857}{}\label{classv8_1_1internal_1_1_assembler_ac657a9492a9f0230c3f87f0b49d43857}

\item 
void {\bfseries push\+\_\+imm32} (int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_add33e45e76d89be0851e6917fa346535}{}\label{classv8_1_1internal_1_1_assembler_add33e45e76d89be0851e6917fa346535}

\item 
void {\bfseries push} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7c65e095866bb252142abf940c7956dc}{}\label{classv8_1_1internal_1_1_assembler_a7c65e095866bb252142abf940c7956dc}

\item 
void {\bfseries push} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_afe437f9b15d387809f72c881fde48ad3}{}\label{classv8_1_1internal_1_1_assembler_afe437f9b15d387809f72c881fde48ad3}

\item 
void {\bfseries pop} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a6346789a32569c4c56b8987bf5bc925f}{}\label{classv8_1_1internal_1_1_assembler_a6346789a32569c4c56b8987bf5bc925f}

\item 
void {\bfseries pop} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a4286a1ca231d7b71b60b21136da39e4a}{}\label{classv8_1_1internal_1_1_assembler_a4286a1ca231d7b71b60b21136da39e4a}

\item 
void {\bfseries enter} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&size)\hypertarget{classv8_1_1internal_1_1_assembler_a214fedee8c5b102aea5277aeb9356193}{}\label{classv8_1_1internal_1_1_assembler_a214fedee8c5b102aea5277aeb9356193}

\item 
void {\bfseries leave} ()\hypertarget{classv8_1_1internal_1_1_assembler_a1e18ca548367ae9834fd94ce658d49d0}{}\label{classv8_1_1internal_1_1_assembler_a1e18ca548367ae9834fd94ce658d49d0}

\item 
void {\bfseries mov\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a74c22e2805af6e7371b40eb2f31e3bea}{}\label{classv8_1_1internal_1_1_assembler_a74c22e2805af6e7371b40eb2f31e3bea}

\item 
void {\bfseries mov\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a685b054836ed92ddbea684faa79935fd}{}\label{classv8_1_1internal_1_1_assembler_a685b054836ed92ddbea684faa79935fd}

\item 
void {\bfseries mov\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a3b053e7b2608471fa2e1532eae905de9}{}\label{classv8_1_1internal_1_1_assembler_a3b053e7b2608471fa2e1532eae905de9}

\item 
void {\bfseries mov\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a8f030254ded32904755ae7974bb9d275}{}\label{classv8_1_1internal_1_1_assembler_a8f030254ded32904755ae7974bb9d275}

\item 
void {\bfseries mov\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a20c98c11314ca951acdb519a754d6606}{}\label{classv8_1_1internal_1_1_assembler_a20c98c11314ca951acdb519a754d6606}

\item 
void {\bfseries mov\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad104634447b544fadcae9e64f43139cb}{}\label{classv8_1_1internal_1_1_assembler_ad104634447b544fadcae9e64f43139cb}

\item 
void {\bfseries mov\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aef2b7c0246d5d386757a964a9fd3c57d}{}\label{classv8_1_1internal_1_1_assembler_aef2b7c0246d5d386757a964a9fd3c57d}

\item 
void {\bfseries mov\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac6805e718e39839bf661c8c1e8f95547}{}\label{classv8_1_1internal_1_1_assembler_ac6805e718e39839bf661c8c1e8f95547}

\item 
void {\bfseries mov\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int16\+\_\+t imm16)\hypertarget{classv8_1_1internal_1_1_assembler_ab2202e1b20c9f178541863071f3091c5}{}\label{classv8_1_1internal_1_1_assembler_ab2202e1b20c9f178541863071f3091c5}

\item 
void {\bfseries mov\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a067958ceeb51c2ba4883c7a73230e8ec}{}\label{classv8_1_1internal_1_1_assembler_a067958ceeb51c2ba4883c7a73230e8ec}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_aeb0adbf2a736a5e660bb76abf3cf995b}{}\label{classv8_1_1internal_1_1_assembler_aeb0adbf2a736a5e660bb76abf3cf995b}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a8684b25bf7e819f18110e6aff626aaa7}{}\label{classv8_1_1internal_1_1_assembler_a8684b25bf7e819f18110e6aff626aaa7}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a15f2f587fc29df39f80b7a2fd2ed1d00}{}\label{classv8_1_1internal_1_1_assembler_a15f2f587fc29df39f80b7a2fd2ed1d00}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a73e32bca96264f2eba8128f4e965847a}{}\label{classv8_1_1internal_1_1_assembler_a73e32bca96264f2eba8128f4e965847a}

\item 
void {\bfseries mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aebb6962a8a42995bffc81481ae42466e}{}\label{classv8_1_1internal_1_1_assembler_aebb6962a8a42995bffc81481ae42466e}

\item 
void {\bfseries mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a835da9209f0ff68ca0b106957bf7c04a}{}\label{classv8_1_1internal_1_1_assembler_a835da9209f0ff68ca0b106957bf7c04a}

\item 
void {\bfseries mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_ab9b1d69cfe63f6dc04c540cb6a5e8bf3}{}\label{classv8_1_1internal_1_1_assembler_ab9b1d69cfe63f6dc04c540cb6a5e8bf3}

\item 
void {\bfseries mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae023a2634727c29120bacb3f567b3bf6}{}\label{classv8_1_1internal_1_1_assembler_ae023a2634727c29120bacb3f567b3bf6}

\item 
void {\bfseries movsx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad3ffa2974b2052a5aab01765f11f0655}{}\label{classv8_1_1internal_1_1_assembler_ad3ffa2974b2052a5aab01765f11f0655}

\item 
void {\bfseries movsx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a73658a17935c014098ec54b4ae320d92}{}\label{classv8_1_1internal_1_1_assembler_a73658a17935c014098ec54b4ae320d92}

\item 
void {\bfseries movsx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d15d2c27f5cfa1e779125dddb3baa1c}{}\label{classv8_1_1internal_1_1_assembler_a9d15d2c27f5cfa1e779125dddb3baa1c}

\item 
void {\bfseries movsx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a03a32934234a54f7b044a0256259d27e}{}\label{classv8_1_1internal_1_1_assembler_a03a32934234a54f7b044a0256259d27e}

\item 
void {\bfseries movzx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a85d5c80bc11276553a6a44ff9c76259b}{}\label{classv8_1_1internal_1_1_assembler_a85d5c80bc11276553a6a44ff9c76259b}

\item 
void {\bfseries movzx\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae97fbd6d9f7648ed6e1b70e8e3df38a3}{}\label{classv8_1_1internal_1_1_assembler_ae97fbd6d9f7648ed6e1b70e8e3df38a3}

\item 
void {\bfseries movzx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a822bad22ddf0df8eac0f253f7e896da8}{}\label{classv8_1_1internal_1_1_assembler_a822bad22ddf0df8eac0f253f7e896da8}

\item 
void {\bfseries movzx\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ac89dea107d231d69f27f646c638329b1}{}\label{classv8_1_1internal_1_1_assembler_ac89dea107d231d69f27f646c638329b1}

\item 
void {\bfseries cld} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2a180d791ee7780f6ef35e9e5ea9722a}{}\label{classv8_1_1internal_1_1_assembler_a2a180d791ee7780f6ef35e9e5ea9722a}

\item 
void {\bfseries rep\+\_\+movs} ()\hypertarget{classv8_1_1internal_1_1_assembler_acc41e98031393f563a1a8bfad4c96526}{}\label{classv8_1_1internal_1_1_assembler_acc41e98031393f563a1a8bfad4c96526}

\item 
void {\bfseries rep\+\_\+stos} ()\hypertarget{classv8_1_1internal_1_1_assembler_ac4f5023827156674b739f06f9ca7e203}{}\label{classv8_1_1internal_1_1_assembler_ac4f5023827156674b739f06f9ca7e203}

\item 
void {\bfseries stos} ()\hypertarget{classv8_1_1internal_1_1_assembler_a845d1ac323b3fccfce1af512c9a5106e}{}\label{classv8_1_1internal_1_1_assembler_a845d1ac323b3fccfce1af512c9a5106e}

\item 
void {\bfseries xchg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d6da7bec1f33ebe86d67c612710861b}{}\label{classv8_1_1internal_1_1_assembler_a9d6da7bec1f33ebe86d67c612710861b}

\item 
void {\bfseries xchg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_abe0671e4f41ac589fd1a856950c4a38d}{}\label{classv8_1_1internal_1_1_assembler_abe0671e4f41ac589fd1a856950c4a38d}

\item 
void {\bfseries xchg\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ab996053b8b7e7db6494df871259a7b3e}{}\label{classv8_1_1internal_1_1_assembler_ab996053b8b7e7db6494df871259a7b3e}

\item 
void {\bfseries xchg\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a669bd9d4406216196796b914033af87d}{}\label{classv8_1_1internal_1_1_assembler_a669bd9d4406216196796b914033af87d}

\item 
void {\bfseries adc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a0f95dd97361c1c58dea0bef09b9bac92}{}\label{classv8_1_1internal_1_1_assembler_a0f95dd97361c1c58dea0bef09b9bac92}

\item 
void {\bfseries adc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a283816165f9bf66e53700b61030ece6b}{}\label{classv8_1_1internal_1_1_assembler_a283816165f9bf66e53700b61030ece6b}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a73aea98733d027df1fa6ec1794e49615}{}\label{classv8_1_1internal_1_1_assembler_a73aea98733d027df1fa6ec1794e49615}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a24b7631943549e765afa53da8c14d70f}{}\label{classv8_1_1internal_1_1_assembler_a24b7631943549e765afa53da8c14d70f}

\item 
void {\bfseries add} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a47ea150643899fdfa9a361c4c2489ea8}{}\label{classv8_1_1internal_1_1_assembler_a47ea150643899fdfa9a361c4c2489ea8}

\item 
void {\bfseries add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a5894a6cb451fadd77681cc81b967df50}{}\label{classv8_1_1internal_1_1_assembler_a5894a6cb451fadd77681cc81b967df50}

\item 
void {\bfseries add} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_aeb213214c1828e11c60c5052c67af270}{}\label{classv8_1_1internal_1_1_assembler_aeb213214c1828e11c60c5052c67af270}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a4d42006f54846db46e7213e433ddf71d}{}\label{classv8_1_1internal_1_1_assembler_a4d42006f54846db46e7213e433ddf71d}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a19e3050eb2e2c5d5d7b931f8ab1cbc02}{}\label{classv8_1_1internal_1_1_assembler_a19e3050eb2e2c5d5d7b931f8ab1cbc02}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a93921afd0bee2ca3c55a6d7c2011070a}{}\label{classv8_1_1internal_1_1_assembler_a93921afd0bee2ca3c55a6d7c2011070a}

\item 
void {\bfseries and\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aba10236771fa714d8d80ba448d3976cf}{}\label{classv8_1_1internal_1_1_assembler_aba10236771fa714d8d80ba448d3976cf}

\item 
void {\bfseries and\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a5c6b1955562a1c684c48118e2de948f5}{}\label{classv8_1_1internal_1_1_assembler_a5c6b1955562a1c684c48118e2de948f5}

\item 
void {\bfseries and\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a0a1fa971ff823ce7df9851e7331ca571}{}\label{classv8_1_1internal_1_1_assembler_a0a1fa971ff823ce7df9851e7331ca571}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_aa685ed8e2d54f130e250607a51745949}{}\label{classv8_1_1internal_1_1_assembler_aa685ed8e2d54f130e250607a51745949}

\item 
void {\bfseries cmpb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a429060bc5ea5b85334deadb319fd2ff2}{}\label{classv8_1_1internal_1_1_assembler_a429060bc5ea5b85334deadb319fd2ff2}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ad12e134fe190a8b8271ebda9da9161ad}{}\label{classv8_1_1internal_1_1_assembler_ad12e134fe190a8b8271ebda9da9161ad}

\item 
void {\bfseries cmpb} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_ac7b9d07dfd3061d156b809ee57a2ef51}{}\label{classv8_1_1internal_1_1_assembler_ac7b9d07dfd3061d156b809ee57a2ef51}

\item 
void {\bfseries cmpb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0e7c02e5abbbd2dff64bf0b6d1cba4e6}{}\label{classv8_1_1internal_1_1_assembler_a0e7c02e5abbbd2dff64bf0b6d1cba4e6}

\item 
void {\bfseries cmpb\+\_\+al} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ab344ba36544fb343a3f146e3a6842a15}{}\label{classv8_1_1internal_1_1_assembler_ab344ba36544fb343a3f146e3a6842a15}

\item 
void {\bfseries cmpw\+\_\+ax} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a3dc7d1f681769b1138ef9b414af14c66}{}\label{classv8_1_1internal_1_1_assembler_a3dc7d1f681769b1138ef9b414af14c66}

\item 
void {\bfseries cmpw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a28e4c2a7ff20e9d687852e9ae3ce7de4}{}\label{classv8_1_1internal_1_1_assembler_a28e4c2a7ff20e9d687852e9ae3ce7de4}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a0dd66aafce5979fa8ce93ddd90f49ef3}{}\label{classv8_1_1internal_1_1_assembler_a0dd66aafce5979fa8ce93ddd90f49ef3}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_aa6798775504fa2f96e807f978ab7aa63}{}\label{classv8_1_1internal_1_1_assembler_aa6798775504fa2f96e807f978ab7aa63}

\item 
void {\bfseries cmpw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a7831506851c513df7050a1f1ef47be7d}{}\label{classv8_1_1internal_1_1_assembler_a7831506851c513df7050a1f1ef47be7d}

\item 
void {\bfseries cmpw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a8c0db7f39d7c1a3fbd8fe6df9005d712}{}\label{classv8_1_1internal_1_1_assembler_a8c0db7f39d7c1a3fbd8fe6df9005d712}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a8443c40e751174fb563ba7564d9cb3ca}{}\label{classv8_1_1internal_1_1_assembler_a8443c40e751174fb563ba7564d9cb3ca}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a8cccd8c54e94c1b6efbfda226b90f4c5}{}\label{classv8_1_1internal_1_1_assembler_a8cccd8c54e94c1b6efbfda226b90f4c5}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg0, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg1)\hypertarget{classv8_1_1internal_1_1_assembler_ad40455fcbec9fa824798ccf13f5771ae}{}\label{classv8_1_1internal_1_1_assembler_ad40455fcbec9fa824798ccf13f5771ae}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ae752be15f42372d76b09676c61606c55}{}\label{classv8_1_1internal_1_1_assembler_ae752be15f42372d76b09676c61606c55}

\item 
void {\bfseries cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a91cbaa8f2f34e64c824800b095a78435}{}\label{classv8_1_1internal_1_1_assembler_a91cbaa8f2f34e64c824800b095a78435}

\item 
void {\bfseries cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_ade4bfd306ee0b89c9a6c56be87cd9a19}{}\label{classv8_1_1internal_1_1_assembler_ade4bfd306ee0b89c9a6c56be87cd9a19}

\item 
void {\bfseries cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a0431d0478568bdd591db6099410e63bf}{}\label{classv8_1_1internal_1_1_assembler_a0431d0478568bdd591db6099410e63bf}

\item 
void {\bfseries cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a6011646eb4f69fd5e92f097f86bfc04d}{}\label{classv8_1_1internal_1_1_assembler_a6011646eb4f69fd5e92f097f86bfc04d}

\item 
void {\bfseries dec\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_afd994a4413d3e8aef7545c0eddbd2d1a}{}\label{classv8_1_1internal_1_1_assembler_afd994a4413d3e8aef7545c0eddbd2d1a}

\item 
void {\bfseries dec\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a631ae0eb1c5377ddacd9848eaa82fdcf}{}\label{classv8_1_1internal_1_1_assembler_a631ae0eb1c5377ddacd9848eaa82fdcf}

\item 
void {\bfseries dec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a51e55609853b1513ecfeb366bf3a3705}{}\label{classv8_1_1internal_1_1_assembler_a51e55609853b1513ecfeb366bf3a3705}

\item 
void {\bfseries dec} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ae6f07f9a1352fcfe2639ca64565c3cef}{}\label{classv8_1_1internal_1_1_assembler_ae6f07f9a1352fcfe2639ca64565c3cef}

\item 
void {\bfseries cdq} ()\hypertarget{classv8_1_1internal_1_1_assembler_ae7c7de42a89195be33ab8d9dbe5b87da}{}\label{classv8_1_1internal_1_1_assembler_ae7c7de42a89195be33ab8d9dbe5b87da}

\item 
void {\bfseries idiv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4630a56556fa1ec98ead0389746272a4}{}\label{classv8_1_1internal_1_1_assembler_a4630a56556fa1ec98ead0389746272a4}

\item 
void {\bfseries idiv} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ad3ad2f45ce81b514b9886534254da630}{}\label{classv8_1_1internal_1_1_assembler_ad3ad2f45ce81b514b9886534254da630}

\item 
void {\bfseries div} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a3aaa5b50be7c2c92837e11314670d7a8}{}\label{classv8_1_1internal_1_1_assembler_a3aaa5b50be7c2c92837e11314670d7a8}

\item 
void {\bfseries div} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a0f1659d6adbacaafc45e882e1bf7ce68}{}\label{classv8_1_1internal_1_1_assembler_a0f1659d6adbacaafc45e882e1bf7ce68}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae2ffdd55ada37de3088aa31cb5f69759}{}\label{classv8_1_1internal_1_1_assembler_ae2ffdd55ada37de3088aa31cb5f69759}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a92a0e7f4ec7cdc8f5952e9d84a4421e6}{}\label{classv8_1_1internal_1_1_assembler_a92a0e7f4ec7cdc8f5952e9d84a4421e6}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a189df3bfc681b7db942c4b17010434d0}{}\label{classv8_1_1internal_1_1_assembler_a189df3bfc681b7db942c4b17010434d0}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a2e066f2dcfdfbcace8146e1c09188b50}{}\label{classv8_1_1internal_1_1_assembler_a2e066f2dcfdfbcace8146e1c09188b50}

\item 
void {\bfseries imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_ae7b3d8d990c1cd069cccd6725101e110}{}\label{classv8_1_1internal_1_1_assembler_ae7b3d8d990c1cd069cccd6725101e110}

\item 
void {\bfseries inc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a79e47532af4741eeeb8ca73d9926ba9c}{}\label{classv8_1_1internal_1_1_assembler_a79e47532af4741eeeb8ca73d9926ba9c}

\item 
void {\bfseries inc} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ab7837ff643139799c743dcf3c1087b87}{}\label{classv8_1_1internal_1_1_assembler_ab7837ff643139799c743dcf3c1087b87}

\item 
void {\bfseries lea} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4ca2cf9464a17d870367eed280bd74e6}{}\label{classv8_1_1internal_1_1_assembler_a4ca2cf9464a17d870367eed280bd74e6}

\item 
void {\bfseries mul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a42459be1f9bee7b0a1eedaee97432cf1}{}\label{classv8_1_1internal_1_1_assembler_a42459be1f9bee7b0a1eedaee97432cf1}

\item 
void {\bfseries neg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a01a516258d539e54f08c1e1547f72115}{}\label{classv8_1_1internal_1_1_assembler_a01a516258d539e54f08c1e1547f72115}

\item 
void {\bfseries neg} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_ad37815b14778183e9d6453efa3f3b72f}{}\label{classv8_1_1internal_1_1_assembler_ad37815b14778183e9d6453efa3f3b72f}

\item 
void {\bfseries not\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a25fb5c512dd503062351303c97cb12b3}{}\label{classv8_1_1internal_1_1_assembler_a25fb5c512dd503062351303c97cb12b3}

\item 
void {\bfseries not\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_af288dfe428fc5010ab3b9f2607fb5e57}{}\label{classv8_1_1internal_1_1_assembler_af288dfe428fc5010ab3b9f2607fb5e57}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a7fe1cdb31e95023b429e2965164e851f}{}\label{classv8_1_1internal_1_1_assembler_a7fe1cdb31e95023b429e2965164e851f}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a130bb3be6bda9d77e20a9f199abbcbeb}{}\label{classv8_1_1internal_1_1_assembler_a130bb3be6bda9d77e20a9f199abbcbeb}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a5ee824d5117f3a915313070b8681018e}{}\label{classv8_1_1internal_1_1_assembler_a5ee824d5117f3a915313070b8681018e}

\item 
void {\bfseries or\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aee9e44e24da3c7b4e4c99effd2799c26}{}\label{classv8_1_1internal_1_1_assembler_aee9e44e24da3c7b4e4c99effd2799c26}

\item 
void {\bfseries or\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_ac36685bf136c2d786bff2d9a3864b31e}{}\label{classv8_1_1internal_1_1_assembler_ac36685bf136c2d786bff2d9a3864b31e}

\item 
void {\bfseries or\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a4b3e32942d479c670ab10abdfb231f29}{}\label{classv8_1_1internal_1_1_assembler_a4b3e32942d479c670ab10abdfb231f29}

\item 
void {\bfseries rcl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ac753391fef745f680a778d82b32a772c}{}\label{classv8_1_1internal_1_1_assembler_ac753391fef745f680a778d82b32a772c}

\item 
void {\bfseries rcr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a18a361b7c79a3b58996ab7e01711788e}{}\label{classv8_1_1internal_1_1_assembler_a18a361b7c79a3b58996ab7e01711788e}

\item 
void {\bfseries ror} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a487870ec39f99640d1043c16eb6e80d7}{}\label{classv8_1_1internal_1_1_assembler_a487870ec39f99640d1043c16eb6e80d7}

\item 
void {\bfseries ror} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ac4d9f9df5077428bc8cf0dd175976ae8}{}\label{classv8_1_1internal_1_1_assembler_ac4d9f9df5077428bc8cf0dd175976ae8}

\item 
void {\bfseries ror\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a17cbec45c64711820135bcc8876aa111}{}\label{classv8_1_1internal_1_1_assembler_a17cbec45c64711820135bcc8876aa111}

\item 
void {\bfseries ror\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a0e99c53d2573099f312b78850d32bc47}{}\label{classv8_1_1internal_1_1_assembler_a0e99c53d2573099f312b78850d32bc47}

\item 
void {\bfseries sar} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a27a015d38abe5ef8efa5c19c5f5cf58d}{}\label{classv8_1_1internal_1_1_assembler_a27a015d38abe5ef8efa5c19c5f5cf58d}

\item 
void {\bfseries sar} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a3fdfa69c4e64666b95aaa9cf357d3885}{}\label{classv8_1_1internal_1_1_assembler_a3fdfa69c4e64666b95aaa9cf357d3885}

\item 
void {\bfseries sar\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_ad8cd0f2af676afc58fa3214e6556791b}{}\label{classv8_1_1internal_1_1_assembler_ad8cd0f2af676afc58fa3214e6556791b}

\item 
void {\bfseries sar\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a032a22504ff01f523aab0147ae864f53}{}\label{classv8_1_1internal_1_1_assembler_a032a22504ff01f523aab0147ae864f53}

\item 
void {\bfseries sbb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a4300e2b2fdd84c4d4485cbdba6898e4c}{}\label{classv8_1_1internal_1_1_assembler_a4300e2b2fdd84c4d4485cbdba6898e4c}

\item 
void {\bfseries shl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a683f613cca2a60bd61cc97a041a142b8}{}\label{classv8_1_1internal_1_1_assembler_a683f613cca2a60bd61cc97a041a142b8}

\item 
void {\bfseries shl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a66aa20746bf7ca2e1c074905ec5f0142}{}\label{classv8_1_1internal_1_1_assembler_a66aa20746bf7ca2e1c074905ec5f0142}

\item 
void {\bfseries shl\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_a59014c82e77e9b0e7e05da4458390123}{}\label{classv8_1_1internal_1_1_assembler_a59014c82e77e9b0e7e05da4458390123}

\item 
void {\bfseries shl\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_af999e21e51c58e05b553de4307664d10}{}\label{classv8_1_1internal_1_1_assembler_af999e21e51c58e05b553de4307664d10}

\item 
void {\bfseries shld} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, uint8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_aef0e18e04dc5344e33a71e8f41135fb7}{}\label{classv8_1_1internal_1_1_assembler_aef0e18e04dc5344e33a71e8f41135fb7}

\item 
void {\bfseries shld\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a88ed420db692e51204edd6cde31bf216}{}\label{classv8_1_1internal_1_1_assembler_a88ed420db692e51204edd6cde31bf216}

\item 
void {\bfseries shr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a572fc3ad4e6db8122ffe5dbea774a19a}{}\label{classv8_1_1internal_1_1_assembler_a572fc3ad4e6db8122ffe5dbea774a19a}

\item 
void {\bfseries shr} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, uint8\+\_\+t imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a67a1029b63265ac8b73de63133014bbf}{}\label{classv8_1_1internal_1_1_assembler_a67a1029b63265ac8b73de63133014bbf}

\item 
void {\bfseries shr\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst)\hypertarget{classv8_1_1internal_1_1_assembler_abfbfe1a9d42d6de437aedffaf7e17277}{}\label{classv8_1_1internal_1_1_assembler_abfbfe1a9d42d6de437aedffaf7e17277}

\item 
void {\bfseries shr\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst)\hypertarget{classv8_1_1internal_1_1_assembler_a1595c6673024c68430cbb50edaa10c09}{}\label{classv8_1_1internal_1_1_assembler_a1595c6673024c68430cbb50edaa10c09}

\item 
void {\bfseries shrd} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, uint8\+\_\+t shift)\hypertarget{classv8_1_1internal_1_1_assembler_a6c19d785cfe1a96f0a31fd1ab1bb6341}{}\label{classv8_1_1internal_1_1_assembler_a6c19d785cfe1a96f0a31fd1ab1bb6341}

\item 
void {\bfseries shrd\+\_\+cl} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a4ae55a7edb3c70313c2df755cf0e6e7c}{}\label{classv8_1_1internal_1_1_assembler_a4ae55a7edb3c70313c2df755cf0e6e7c}

\item 
void {\bfseries shrd\+\_\+cl} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_af997a4f009d64d2936047e3618956992}{}\label{classv8_1_1internal_1_1_assembler_af997a4f009d64d2936047e3618956992}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a1a7141069a9e9cad600a24abe4582ed3}{}\label{classv8_1_1internal_1_1_assembler_a1a7141069a9e9cad600a24abe4582ed3}

\item 
void {\bfseries sub} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a8975ae64190f7aaf720391a4450cbfc8}{}\label{classv8_1_1internal_1_1_assembler_a8975ae64190f7aaf720391a4450cbfc8}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a13102f704b22577f52649cf365dde1a4}{}\label{classv8_1_1internal_1_1_assembler_a13102f704b22577f52649cf365dde1a4}

\item 
void {\bfseries sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_a9d2ec43370e9724d62d6e54c36c072b4}{}\label{classv8_1_1internal_1_1_assembler_a9d2ec43370e9724d62d6e54c36c072b4}

\item 
void {\bfseries sub} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a147781004c3b37e64eff895af22cfe3d}{}\label{classv8_1_1internal_1_1_assembler_a147781004c3b37e64eff895af22cfe3d}

\item 
void {\bfseries test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a805a3d57d2bcb337670e0920d2e0243e}{}\label{classv8_1_1internal_1_1_assembler_a805a3d57d2bcb337670e0920d2e0243e}

\item 
void {\bfseries test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg0, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg1)\hypertarget{classv8_1_1internal_1_1_assembler_aa7e25dae172f6831bb15bad5a08709ff}{}\label{classv8_1_1internal_1_1_assembler_aa7e25dae172f6831bb15bad5a08709ff}

\item 
void {\bfseries test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a9a4f88f6f6eacf29a0e608dbfc32439d}{}\label{classv8_1_1internal_1_1_assembler_a9a4f88f6f6eacf29a0e608dbfc32439d}

\item 
void {\bfseries test} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_a76401f998a1ac70a0ba402c42ffd08ec}{}\label{classv8_1_1internal_1_1_assembler_a76401f998a1ac70a0ba402c42ffd08ec}

\item 
void {\bfseries test} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a246c2dfc61c3d3c8e1b48e311d2ae3f4}{}\label{classv8_1_1internal_1_1_assembler_a246c2dfc61c3d3c8e1b48e311d2ae3f4}

\item 
void {\bfseries test\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a47aae336bded0b4a95951f2882d024a6}{}\label{classv8_1_1internal_1_1_assembler_a47aae336bded0b4a95951f2882d024a6}

\item 
void {\bfseries test\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_abd7054f5716df81aff83607720060d10}{}\label{classv8_1_1internal_1_1_assembler_abd7054f5716df81aff83607720060d10}

\item 
void {\bfseries test\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm8)\hypertarget{classv8_1_1internal_1_1_assembler_a7b31d083e9480305e5093f85969686c6}{}\label{classv8_1_1internal_1_1_assembler_a7b31d083e9480305e5093f85969686c6}

\item 
void {\bfseries test\+\_\+b} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_ac633e3a95fed2f35ad3fbac11b63491e}{}\label{classv8_1_1internal_1_1_assembler_ac633e3a95fed2f35ad3fbac11b63491e}

\item 
void {\bfseries test\+\_\+b} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a235a292785d2109ca6c12ed4d787ce3b}{}\label{classv8_1_1internal_1_1_assembler_a235a292785d2109ca6c12ed4d787ce3b}

\item 
void {\bfseries test\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a55101dc1f02249880303763cbdab6912}{}\label{classv8_1_1internal_1_1_assembler_a55101dc1f02249880303763cbdab6912}

\item 
void {\bfseries test\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm16)\hypertarget{classv8_1_1internal_1_1_assembler_a020416b0f2be23fb2331a258da5f862c}{}\label{classv8_1_1internal_1_1_assembler_a020416b0f2be23fb2331a258da5f862c}

\item 
void {\bfseries test\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm16)\hypertarget{classv8_1_1internal_1_1_assembler_a3e3c9d302974bb1f8b86cc04e974ac81}{}\label{classv8_1_1internal_1_1_assembler_a3e3c9d302974bb1f8b86cc04e974ac81}

\item 
void {\bfseries test\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a3c6061c218ffddb170930460f2ad4b7f}{}\label{classv8_1_1internal_1_1_assembler_a3c6061c218ffddb170930460f2ad4b7f}

\item 
void {\bfseries test\+\_\+w} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_aed5e8e32eb2acac86625e6abea4665db}{}\label{classv8_1_1internal_1_1_assembler_aed5e8e32eb2acac86625e6abea4665db}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_a8727b7137dedddfdf9e347480e4fc9ae}{}\label{classv8_1_1internal_1_1_assembler_a8727b7137dedddfdf9e347480e4fc9ae}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ae47822b82997353028b6345e979ee5f8}{}\label{classv8_1_1internal_1_1_assembler_ae47822b82997353028b6345e979ee5f8}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ae02d9d2eb25cebc50f463a1d36a590e3}{}\label{classv8_1_1internal_1_1_assembler_ae02d9d2eb25cebc50f463a1d36a590e3}

\item 
void {\bfseries xor\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac669a970048504d50e0343326639e1f7}{}\label{classv8_1_1internal_1_1_assembler_ac669a970048504d50e0343326639e1f7}

\item 
void {\bfseries xor\+\_\+} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&imm)\hypertarget{classv8_1_1internal_1_1_assembler_ad38328d58ee7a11db02e168111b8646d}{}\label{classv8_1_1internal_1_1_assembler_ad38328d58ee7a11db02e168111b8646d}

\item 
void {\bfseries xor\+\_\+} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a2fa4364785cb5d71f5ed0943e2a45d04}{}\label{classv8_1_1internal_1_1_assembler_a2fa4364785cb5d71f5ed0943e2a45d04}

\item 
void {\bfseries bt} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad0f990c1c0cc8f539cf8688fc7743986}{}\label{classv8_1_1internal_1_1_assembler_ad0f990c1c0cc8f539cf8688fc7743986}

\item 
void {\bfseries bts} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad535f55f453b6d3afa26da67874eed47}{}\label{classv8_1_1internal_1_1_assembler_ad535f55f453b6d3afa26da67874eed47}

\item 
void {\bfseries bts} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ac21e7dfd003f7afa594225e0f27924f4}{}\label{classv8_1_1internal_1_1_assembler_ac21e7dfd003f7afa594225e0f27924f4}

\item 
void {\bfseries bsr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad1a8285d40e7c4a31f7bef3807605160}{}\label{classv8_1_1internal_1_1_assembler_ad1a8285d40e7c4a31f7bef3807605160}

\item 
void {\bfseries bsr} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ab613b5c43def0587dd7bdfa3ae489ee9}{}\label{classv8_1_1internal_1_1_assembler_ab613b5c43def0587dd7bdfa3ae489ee9}

\item 
void {\bfseries bsf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a92290704b6ab47c2c2bf970c5df632ef}{}\label{classv8_1_1internal_1_1_assembler_a92290704b6ab47c2c2bf970c5df632ef}

\item 
void {\bfseries bsf} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_adf52ebaada63d8cbba4b9751345f3feb}{}\label{classv8_1_1internal_1_1_assembler_adf52ebaada63d8cbba4b9751345f3feb}

\item 
void {\bfseries hlt} ()\hypertarget{classv8_1_1internal_1_1_assembler_a03d55d7fa7b0032b98d1785eb03d2428}{}\label{classv8_1_1internal_1_1_assembler_a03d55d7fa7b0032b98d1785eb03d2428}

\item 
void {\bfseries int3} ()\hypertarget{classv8_1_1internal_1_1_assembler_a94eff9e97013eeccc14674636ec694c2}{}\label{classv8_1_1internal_1_1_assembler_a94eff9e97013eeccc14674636ec694c2}

\item 
void {\bfseries nop} ()\hypertarget{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}{}\label{classv8_1_1internal_1_1_assembler_a6bd5a524af1cd68d708bf8819acb69ff}

\item 
void {\bfseries ret} (int imm16)\hypertarget{classv8_1_1internal_1_1_assembler_aa402a5ce156c93bf33530b05ebf2eeaa}{}\label{classv8_1_1internal_1_1_assembler_aa402a5ce156c93bf33530b05ebf2eeaa}

\item 
void {\bfseries ud2} ()\hypertarget{classv8_1_1internal_1_1_assembler_a31466a0dc2024601caa30f8f1ca175af}{}\label{classv8_1_1internal_1_1_assembler_a31466a0dc2024601caa30f8f1ca175af}

\item 
void {\bfseries bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}{}\label{classv8_1_1internal_1_1_assembler_a94b6e449bfdecb7917c909a37ff2ff85}

\item 
void {\bfseries call} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a97ba373a143459972de87683bf49ed35}{}\label{classv8_1_1internal_1_1_assembler_a97ba373a143459972de87683bf49ed35}

\item 
void {\bfseries call} (byte $\ast$entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a8e83dc5e7d2044cee56cc9b7ed24b606}{}\label{classv8_1_1internal_1_1_assembler_a8e83dc5e7d2044cee56cc9b7ed24b606}

\item 
int {\bfseries Call\+Size} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a06581455b2dc8becb30c48de4fb259bd}{}\label{classv8_1_1internal_1_1_assembler_a06581455b2dc8becb30c48de4fb259bd}

\item 
void {\bfseries call} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a7fb4212a931a1c014b8e7304a6ff056a}{}\label{classv8_1_1internal_1_1_assembler_a7fb4212a931a1c014b8e7304a6ff056a}

\item 
void {\bfseries call} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ab609f61cc0958d3438a3c5f613fff1ac}{}\label{classv8_1_1internal_1_1_assembler_ab609f61cc0958d3438a3c5f613fff1ac}

\item 
int {\bfseries Call\+Size} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_ac82f7854e6663db2a02be08dadf48014}{}\label{classv8_1_1internal_1_1_assembler_ac82f7854e6663db2a02be08dadf48014}

\item 
void {\bfseries call} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_ace0e72f662581105041124002508163b}{}\label{classv8_1_1internal_1_1_assembler_ace0e72f662581105041124002508163b}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Label\+::\+Distance distance=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a963cffce4f07eed6dd03b01cfb080351}{}\label{classv8_1_1internal_1_1_assembler_a963cffce4f07eed6dd03b01cfb080351}

\item 
void {\bfseries jmp} (byte $\ast$entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a8471a0ff689c0320ad4512ab2cda609f}{}\label{classv8_1_1internal_1_1_assembler_a8471a0ff689c0320ad4512ab2cda609f}

\item 
void {\bfseries jmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a4f7bc99d0d10e333cbb33a7f81f92b8a}{}\label{classv8_1_1internal_1_1_assembler_a4f7bc99d0d10e333cbb33a7f81f92b8a}

\item 
void {\bfseries jmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a288e43f886ff26e52997969a02fd046e}{}\label{classv8_1_1internal_1_1_assembler_a288e43f886ff26e52997969a02fd046e}

\item 
void {\bfseries jmp} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a489e58dab39ad6ab541a19079b65631a}{}\label{classv8_1_1internal_1_1_assembler_a489e58dab39ad6ab541a19079b65631a}

\item 
void {\bfseries j} (Condition cc, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Label\+::\+Distance distance=Label\+::k\+Far)\hypertarget{classv8_1_1internal_1_1_assembler_a3fcb6abaa15890cc6de145c3aa4719ee}{}\label{classv8_1_1internal_1_1_assembler_a3fcb6abaa15890cc6de145c3aa4719ee}

\item 
void {\bfseries j} (Condition cc, byte $\ast$entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a19b621dd4a421cf4bc234999f830741a}{}\label{classv8_1_1internal_1_1_assembler_a19b621dd4a421cf4bc234999f830741a}

\item 
void {\bfseries j} (Condition cc, \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode=Reloc\+Info\+::\+C\+O\+D\+E\+\_\+\+T\+A\+R\+G\+ET)\hypertarget{classv8_1_1internal_1_1_assembler_ab6c171918fa9bed25138268ed0381554}{}\label{classv8_1_1internal_1_1_assembler_ab6c171918fa9bed25138268ed0381554}

\item 
void {\bfseries fld} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ae06d7401420627d17ffdd8bf027dc99e}{}\label{classv8_1_1internal_1_1_assembler_ae06d7401420627d17ffdd8bf027dc99e}

\item 
void {\bfseries fstp} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a9d4a0502b9501e60574a6ce177779e97}{}\label{classv8_1_1internal_1_1_assembler_a9d4a0502b9501e60574a6ce177779e97}

\item 
void {\bfseries fld1} ()\hypertarget{classv8_1_1internal_1_1_assembler_aa2e9e54e3f16c6e3a75b4619c884cd97}{}\label{classv8_1_1internal_1_1_assembler_aa2e9e54e3f16c6e3a75b4619c884cd97}

\item 
void {\bfseries fldz} ()\hypertarget{classv8_1_1internal_1_1_assembler_a517535d7927935382a34aa9277081193}{}\label{classv8_1_1internal_1_1_assembler_a517535d7927935382a34aa9277081193}

\item 
void {\bfseries fldpi} ()\hypertarget{classv8_1_1internal_1_1_assembler_acfb059cae45267079549d4751927b43a}{}\label{classv8_1_1internal_1_1_assembler_acfb059cae45267079549d4751927b43a}

\item 
void {\bfseries fldln2} ()\hypertarget{classv8_1_1internal_1_1_assembler_a77cdc0d0dc2d79480e62173c53a0d0da}{}\label{classv8_1_1internal_1_1_assembler_a77cdc0d0dc2d79480e62173c53a0d0da}

\item 
void {\bfseries fld\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a79e033e8c725a09a9443d3107cae91be}{}\label{classv8_1_1internal_1_1_assembler_a79e033e8c725a09a9443d3107cae91be}

\item 
void {\bfseries fld\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a6d89003932a7d061557b778fe2f63b63}{}\label{classv8_1_1internal_1_1_assembler_a6d89003932a7d061557b778fe2f63b63}

\item 
void {\bfseries fstp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_acd2721d65119809c42cab94e42420cd4}{}\label{classv8_1_1internal_1_1_assembler_acd2721d65119809c42cab94e42420cd4}

\item 
void {\bfseries fst\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a0c681106724095a3a7621d3b7a80ee87}{}\label{classv8_1_1internal_1_1_assembler_a0c681106724095a3a7621d3b7a80ee87}

\item 
void {\bfseries fstp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a8ee8e52eb7cd74bbe15bf1333e2d577d}{}\label{classv8_1_1internal_1_1_assembler_a8ee8e52eb7cd74bbe15bf1333e2d577d}

\item 
void {\bfseries fst\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a1a5d9f898a5e927a0799871ac4879b15}{}\label{classv8_1_1internal_1_1_assembler_a1a5d9f898a5e927a0799871ac4879b15}

\item 
void {\bfseries fild\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a33c40996c0dcca941181ff867f27ed6b}{}\label{classv8_1_1internal_1_1_assembler_a33c40996c0dcca941181ff867f27ed6b}

\item 
void {\bfseries fild\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ae6f104cfd01a88421639f0871ca460cf}{}\label{classv8_1_1internal_1_1_assembler_ae6f104cfd01a88421639f0871ca460cf}

\item 
void {\bfseries fist\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a7ae3f6309be0c31e09c0e32aab44cf67}{}\label{classv8_1_1internal_1_1_assembler_a7ae3f6309be0c31e09c0e32aab44cf67}

\item 
void {\bfseries fistp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ad092ba8bcb237555ad4e7ba54276ea6b}{}\label{classv8_1_1internal_1_1_assembler_ad092ba8bcb237555ad4e7ba54276ea6b}

\item 
void {\bfseries fistp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a879ae2f92eddc0fba1657280096c07dd}{}\label{classv8_1_1internal_1_1_assembler_a879ae2f92eddc0fba1657280096c07dd}

\item 
void {\bfseries fisttp\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a7cf08bc36d746ea18dfda9b1725a93b5}{}\label{classv8_1_1internal_1_1_assembler_a7cf08bc36d746ea18dfda9b1725a93b5}

\item 
void {\bfseries fisttp\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a23b32a004ea54d42fbb7f9bc1af1b387}{}\label{classv8_1_1internal_1_1_assembler_a23b32a004ea54d42fbb7f9bc1af1b387}

\item 
void {\bfseries fabs} ()\hypertarget{classv8_1_1internal_1_1_assembler_a9445257eee0950619ea0d2c8f635b780}{}\label{classv8_1_1internal_1_1_assembler_a9445257eee0950619ea0d2c8f635b780}

\item 
void {\bfseries fchs} ()\hypertarget{classv8_1_1internal_1_1_assembler_a9d4ba3649db75b6eabedceef5191e140}{}\label{classv8_1_1internal_1_1_assembler_a9d4ba3649db75b6eabedceef5191e140}

\item 
void {\bfseries fsqrt} ()\hypertarget{classv8_1_1internal_1_1_assembler_adc0c997ecf153f664aeb2cc03eb2da0b}{}\label{classv8_1_1internal_1_1_assembler_adc0c997ecf153f664aeb2cc03eb2da0b}

\item 
void {\bfseries fcos} ()\hypertarget{classv8_1_1internal_1_1_assembler_abfbc8e7b32a691968f604b1a2759eb07}{}\label{classv8_1_1internal_1_1_assembler_abfbc8e7b32a691968f604b1a2759eb07}

\item 
void {\bfseries fsin} ()\hypertarget{classv8_1_1internal_1_1_assembler_acd2b2f67919a540e1475f6f391af979c}{}\label{classv8_1_1internal_1_1_assembler_acd2b2f67919a540e1475f6f391af979c}

\item 
void {\bfseries fptan} ()\hypertarget{classv8_1_1internal_1_1_assembler_ac72db5ca7dcdc84529158b0b6dccc0a9}{}\label{classv8_1_1internal_1_1_assembler_ac72db5ca7dcdc84529158b0b6dccc0a9}

\item 
void {\bfseries fyl2x} ()\hypertarget{classv8_1_1internal_1_1_assembler_a50fe79d3cb8a177fdb5fb04f6c0c3a3e}{}\label{classv8_1_1internal_1_1_assembler_a50fe79d3cb8a177fdb5fb04f6c0c3a3e}

\item 
void {\bfseries f2xm1} ()\hypertarget{classv8_1_1internal_1_1_assembler_aae5ba14683315f69fd61a71d0bf727ad}{}\label{classv8_1_1internal_1_1_assembler_aae5ba14683315f69fd61a71d0bf727ad}

\item 
void {\bfseries fscale} ()\hypertarget{classv8_1_1internal_1_1_assembler_a48657a6e630b6e6119f3edb97ea4e781}{}\label{classv8_1_1internal_1_1_assembler_a48657a6e630b6e6119f3edb97ea4e781}

\item 
void {\bfseries fninit} ()\hypertarget{classv8_1_1internal_1_1_assembler_ad19647c87ffbec1a2fb7bcc2fa276ce3}{}\label{classv8_1_1internal_1_1_assembler_ad19647c87ffbec1a2fb7bcc2fa276ce3}

\item 
void {\bfseries fadd} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ad3568af65ef988ec5aa57e4d95a94c18}{}\label{classv8_1_1internal_1_1_assembler_ad3568af65ef988ec5aa57e4d95a94c18}

\item 
void {\bfseries fadd\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a0894d8923ad1a3adcab8fc9ff473dd58}{}\label{classv8_1_1internal_1_1_assembler_a0894d8923ad1a3adcab8fc9ff473dd58}

\item 
void {\bfseries fadd\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a0ae31844e10f7db7429b6a9c93f74a76}{}\label{classv8_1_1internal_1_1_assembler_a0ae31844e10f7db7429b6a9c93f74a76}

\item 
void {\bfseries fsub} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a028ff45b558142b350b6ddeaa61d12ba}{}\label{classv8_1_1internal_1_1_assembler_a028ff45b558142b350b6ddeaa61d12ba}

\item 
void {\bfseries fsub\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ace0abf701e521651ad0dd9342a52c21e}{}\label{classv8_1_1internal_1_1_assembler_ace0abf701e521651ad0dd9342a52c21e}

\item 
void {\bfseries fsub\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ae594946cf459beae6f6d7dee6b29ffbc}{}\label{classv8_1_1internal_1_1_assembler_ae594946cf459beae6f6d7dee6b29ffbc}

\item 
void {\bfseries fsubr\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a9c3390e5d8ef85487ac5a55d1d9f9f29}{}\label{classv8_1_1internal_1_1_assembler_a9c3390e5d8ef85487ac5a55d1d9f9f29}

\item 
void {\bfseries fmul} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_af2111478828559dbfc949b23ed7de2c4}{}\label{classv8_1_1internal_1_1_assembler_af2111478828559dbfc949b23ed7de2c4}

\item 
void {\bfseries fmul\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a35b48c67994e407f5c880aaaa0ab6904}{}\label{classv8_1_1internal_1_1_assembler_a35b48c67994e407f5c880aaaa0ab6904}

\item 
void {\bfseries fmul\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_aec8853effcaeecfac635aff90b70c6da}{}\label{classv8_1_1internal_1_1_assembler_aec8853effcaeecfac635aff90b70c6da}

\item 
void {\bfseries fdiv} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_ac2a8913197cdd5d94fe849074eb04584}{}\label{classv8_1_1internal_1_1_assembler_ac2a8913197cdd5d94fe849074eb04584}

\item 
void {\bfseries fdiv\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a9d70fb769649f5201a8f9ce5efe6234e}{}\label{classv8_1_1internal_1_1_assembler_a9d70fb769649f5201a8f9ce5efe6234e}

\item 
void {\bfseries fdivr\+\_\+d} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_ac6de8dd377fa64a7801441cbbbf5dcb2}{}\label{classv8_1_1internal_1_1_assembler_ac6de8dd377fa64a7801441cbbbf5dcb2}

\item 
void {\bfseries fdiv\+\_\+i} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a3f137432c9f3bc85d5e75ca20f060bb7}{}\label{classv8_1_1internal_1_1_assembler_a3f137432c9f3bc85d5e75ca20f060bb7}

\item 
void {\bfseries fisub\+\_\+s} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_aa9b17841429a1aa0208479a1b0fa1f56}{}\label{classv8_1_1internal_1_1_assembler_aa9b17841429a1aa0208479a1b0fa1f56}

\item 
void {\bfseries faddp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_ab401f753c48551c1417ba7c16e31b555}{}\label{classv8_1_1internal_1_1_assembler_ab401f753c48551c1417ba7c16e31b555}

\item 
void {\bfseries fsubp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a611b6e0f9518b27c04f01c02d9a583fd}{}\label{classv8_1_1internal_1_1_assembler_a611b6e0f9518b27c04f01c02d9a583fd}

\item 
void {\bfseries fsubr} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a89e5ce96cf6ee380c4046771ed486312}{}\label{classv8_1_1internal_1_1_assembler_a89e5ce96cf6ee380c4046771ed486312}

\item 
void {\bfseries fsubrp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_aa63b4b809569a65057fe8dfd9f64bfd0}{}\label{classv8_1_1internal_1_1_assembler_aa63b4b809569a65057fe8dfd9f64bfd0}

\item 
void {\bfseries fmulp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a331c7e846fbd0d733c797c13d1e1fb64}{}\label{classv8_1_1internal_1_1_assembler_a331c7e846fbd0d733c797c13d1e1fb64}

\item 
void {\bfseries fdivp} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a31958723593ee66a4659143ab0b41984}{}\label{classv8_1_1internal_1_1_assembler_a31958723593ee66a4659143ab0b41984}

\item 
void {\bfseries fprem} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2d436262a091973b42fbec9c49c2ebcc}{}\label{classv8_1_1internal_1_1_assembler_a2d436262a091973b42fbec9c49c2ebcc}

\item 
void {\bfseries fprem1} ()\hypertarget{classv8_1_1internal_1_1_assembler_afa58548087ce8269b192b4a40fdf1c84}{}\label{classv8_1_1internal_1_1_assembler_afa58548087ce8269b192b4a40fdf1c84}

\item 
void {\bfseries fxch} (int i=1)\hypertarget{classv8_1_1internal_1_1_assembler_a0b9a32ca67dd29b2ae61aaa525c4e43b}{}\label{classv8_1_1internal_1_1_assembler_a0b9a32ca67dd29b2ae61aaa525c4e43b}

\item 
void {\bfseries fincstp} ()\hypertarget{classv8_1_1internal_1_1_assembler_a400472af843c8e7908f2809cacaca448}{}\label{classv8_1_1internal_1_1_assembler_a400472af843c8e7908f2809cacaca448}

\item 
void {\bfseries ffree} (int i=0)\hypertarget{classv8_1_1internal_1_1_assembler_ae599c742ecbd67e536300bb0b0cc9cfc}{}\label{classv8_1_1internal_1_1_assembler_ae599c742ecbd67e536300bb0b0cc9cfc}

\item 
void {\bfseries ftst} ()\hypertarget{classv8_1_1internal_1_1_assembler_a22a4a19af43bccd2235a875bb6f4c2fb}{}\label{classv8_1_1internal_1_1_assembler_a22a4a19af43bccd2235a875bb6f4c2fb}

\item 
void {\bfseries fxam} ()\hypertarget{classv8_1_1internal_1_1_assembler_aeeec0332e5d1ad4c954d8bb3fb7ddf46}{}\label{classv8_1_1internal_1_1_assembler_aeeec0332e5d1ad4c954d8bb3fb7ddf46}

\item 
void {\bfseries fucomp} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a6cfe0f78db91d2a2a9169cda6b782ce3}{}\label{classv8_1_1internal_1_1_assembler_a6cfe0f78db91d2a2a9169cda6b782ce3}

\item 
void {\bfseries fucompp} ()\hypertarget{classv8_1_1internal_1_1_assembler_a16c252a2050ad428bb8a854af47c4f38}{}\label{classv8_1_1internal_1_1_assembler_a16c252a2050ad428bb8a854af47c4f38}

\item 
void {\bfseries fucomi} (int i)\hypertarget{classv8_1_1internal_1_1_assembler_a1463841b23c1d5e015becf802b662487}{}\label{classv8_1_1internal_1_1_assembler_a1463841b23c1d5e015becf802b662487}

\item 
void {\bfseries fucomip} ()\hypertarget{classv8_1_1internal_1_1_assembler_aebaef076afd02ad0ccf63c0755072b37}{}\label{classv8_1_1internal_1_1_assembler_aebaef076afd02ad0ccf63c0755072b37}

\item 
void {\bfseries fcompp} ()\hypertarget{classv8_1_1internal_1_1_assembler_af170273790610c0547f842b76f31cfbb}{}\label{classv8_1_1internal_1_1_assembler_af170273790610c0547f842b76f31cfbb}

\item 
void {\bfseries fnstsw\+\_\+ax} ()\hypertarget{classv8_1_1internal_1_1_assembler_aca858096aa9e8663aeb8562406322d7a}{}\label{classv8_1_1internal_1_1_assembler_aca858096aa9e8663aeb8562406322d7a}

\item 
void {\bfseries fldcw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a4d0a1450e483cbe71e987f579b67a30c}{}\label{classv8_1_1internal_1_1_assembler_a4d0a1450e483cbe71e987f579b67a30c}

\item 
void {\bfseries fnstcw} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a1e5fc7767685e1993f77ca8f39481755}{}\label{classv8_1_1internal_1_1_assembler_a1e5fc7767685e1993f77ca8f39481755}

\item 
void {\bfseries fwait} ()\hypertarget{classv8_1_1internal_1_1_assembler_a7f24bdd0f3c4a5dd1945e1724fa9d87f}{}\label{classv8_1_1internal_1_1_assembler_a7f24bdd0f3c4a5dd1945e1724fa9d87f}

\item 
void {\bfseries fnclex} ()\hypertarget{classv8_1_1internal_1_1_assembler_aaa31cded5fc292b95a84bcae9bb3f8ba}{}\label{classv8_1_1internal_1_1_assembler_aaa31cded5fc292b95a84bcae9bb3f8ba}

\item 
void {\bfseries fnsave} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a4494ee85a2b1d091d3d1e962a92c9111}{}\label{classv8_1_1internal_1_1_assembler_a4494ee85a2b1d091d3d1e962a92c9111}

\item 
void {\bfseries frstor} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a9f6a4800c253a8f21a97df5167b5d91a}{}\label{classv8_1_1internal_1_1_assembler_a9f6a4800c253a8f21a97df5167b5d91a}

\item 
void {\bfseries frndint} ()\hypertarget{classv8_1_1internal_1_1_assembler_a0be3a071ce581fa739b660d2e154811d}{}\label{classv8_1_1internal_1_1_assembler_a0be3a071ce581fa739b660d2e154811d}

\item 
void {\bfseries sahf} ()\hypertarget{classv8_1_1internal_1_1_assembler_add0ff0735f0b90db8b1b09a27d0e1987}{}\label{classv8_1_1internal_1_1_assembler_add0ff0735f0b90db8b1b09a27d0e1987}

\item 
void {\bfseries setcc} (Condition cc, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg)\hypertarget{classv8_1_1internal_1_1_assembler_a6a027b1a3774606a66e03599f5e36ed2}{}\label{classv8_1_1internal_1_1_assembler_a6a027b1a3774606a66e03599f5e36ed2}

\item 
void {\bfseries cpuid} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5d19c2ef32093cfa2218a88c0bbe2ad5}{}\label{classv8_1_1internal_1_1_assembler_a5d19c2ef32093cfa2218a88c0bbe2ad5}

\item 
int {\bfseries Size\+Of\+Code\+Generated\+Since} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}{}\label{classv8_1_1internal_1_1_assembler_af083ee4f7384bab4d5aba824189469c8}

\item 
void {\bfseries Record\+Generator\+Continuation} ()\hypertarget{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}{}\label{classv8_1_1internal_1_1_assembler_a86b24aa99ab3aab2aac51fa6a4682e1e}

\item 
void {\bfseries Record\+Debug\+Break\+Slot} (Reloc\+Info\+::\+Mode mode)\hypertarget{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}{}\label{classv8_1_1internal_1_1_assembler_a180bbd75f57c4dce3e2d094af8f4e734}

\item 
void {\bfseries Record\+Comment} (const char $\ast$msg)\hypertarget{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}{}\label{classv8_1_1internal_1_1_assembler_a9094f3deddec376f1ea5316a817c4abe}

\item 
void {\bfseries Record\+Deopt\+Reason} (const int reason, int raw\+\_\+position)\hypertarget{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}{}\label{classv8_1_1internal_1_1_assembler_a6bee332ec5b3fb0ab07fca447a1ae0eb}

\item 
void {\bfseries db} (uint8\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}{}\label{classv8_1_1internal_1_1_assembler_a4910f409bee5fa9bbf932c8789c25fc0}

\item 
void {\bfseries dd} (uint32\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}{}\label{classv8_1_1internal_1_1_assembler_add7b2edc7a6551fbf8b354d73d3549d5}

\item 
void {\bfseries dq} (uint64\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}{}\label{classv8_1_1internal_1_1_assembler_aaa388a83b8ad63d7d7e74b81c290dcb2}

\item 
void {\bfseries dp} (uintptr\+\_\+t data)\hypertarget{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}{}\label{classv8_1_1internal_1_1_assembler_aca457123eb98790256a0e716e3109e1c}

\item 
void {\bfseries dd} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}{}\label{classv8_1_1internal_1_1_assembler_a9dd6792fdd303233225ceebd47f07203}

\item 
bool {\bfseries buffer\+\_\+overflow} () const \hypertarget{classv8_1_1internal_1_1_assembler_a54887689bdf6b893947bc59eb85880f7}{}\label{classv8_1_1internal_1_1_assembler_a54887689bdf6b893947bc59eb85880f7}

\item 
int {\bfseries available\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}{}\label{classv8_1_1internal_1_1_assembler_a06be68a0a4a1b09b90feaf8f29d1ba80}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} $\ast$ {\bfseries positions\+\_\+recorder} ()\hypertarget{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}{}\label{classv8_1_1internal_1_1_assembler_abc8eb253b53a50206413e0d1bd24da2b}

\item 
int {\bfseries relocation\+\_\+writer\+\_\+size} ()\hypertarget{classv8_1_1internal_1_1_assembler_a82bda6d2148604969108baeb572d1984}{}\label{classv8_1_1internal_1_1_assembler_a82bda6d2148604969108baeb572d1984}

\item 
byte {\bfseries byte\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a7b799ae1dd0f5c6c79e8f9f19d2136a8}{}\label{classv8_1_1internal_1_1_assembler_a7b799ae1dd0f5c6c79e8f9f19d2136a8}

\item 
void {\bfseries set\+\_\+byte\+\_\+at} (int pos, byte value)\hypertarget{classv8_1_1internal_1_1_assembler_ac210083314d45b8c87b8fa4f5979b18a}{}\label{classv8_1_1internal_1_1_assembler_ac210083314d45b8c87b8fa4f5979b18a}

\item 
void {\bfseries Patch\+Constant\+Pool\+Access\+Instruction} (int pc\+\_\+offset, int offset, Constant\+Pool\+Entry\+::\+Access access, Constant\+Pool\+Entry\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}{}\label{classv8_1_1internal_1_1_assembler_a25d398cde6ee3461144ced6202c0d947}

\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address constant\+\_\+pool\+\_\+entry, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a9cc761ac1e2663babf40ab41d42b81c5}{}\label{classv8_1_1internal_1_1_assembler_a9cc761ac1e2663babf40ab41d42b81c5}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_a9ba75d18f3e5cf31f36289efa265ba3a}{}\label{classv8_1_1internal_1_1_assembler_a9ba75d18f3e5cf31f36289efa265ba3a}

\item 
static bool {\bfseries Immediate\+Fits\+Addr\+Mode1\+Instruction} (int32\+\_\+t imm32)\hypertarget{classv8_1_1internal_1_1_assembler_ace09f667196a0a3ba5c3be13d1f9bf27}{}\label{classv8_1_1internal_1_1_assembler_ace09f667196a0a3ba5c3be13d1f9bf27}

\item 
static Instr {\bfseries instr\+\_\+at} (byte $\ast$pc)\hypertarget{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}{}\label{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}

\item 
static void {\bfseries instr\+\_\+at\+\_\+put} (byte $\ast$pc, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}{}\label{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}

\item 
static Condition {\bfseries Get\+Condition} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ad5aa90329d9d1f1e498f03f43aa62cc3}{}\label{classv8_1_1internal_1_1_assembler_ad5aa90329d9d1f1e498f03f43aa62cc3}

\item 
static bool {\bfseries Is\+Branch} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}{}\label{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}

\item 
static int {\bfseries Get\+Branch\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_adda175b66f2f0c1915ea8d59fe5c0b84}{}\label{classv8_1_1internal_1_1_assembler_adda175b66f2f0c1915ea8d59fe5c0b84}

\item 
static bool {\bfseries Is\+Ldr\+Register\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aec5f0f96c960d91f682d79cbaa3d3005}{}\label{classv8_1_1internal_1_1_assembler_aec5f0f96c960d91f682d79cbaa3d3005}

\item 
static bool {\bfseries Is\+Vldr\+D\+Register\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a9f75e000df6f250cf5c09f3e871956b5}{}\label{classv8_1_1internal_1_1_assembler_a9f75e000df6f250cf5c09f3e871956b5}

\item 
static Instr {\bfseries Get\+Consant\+Pool\+Load\+Pattern} ()\hypertarget{classv8_1_1internal_1_1_assembler_a572f2a39b632f340f3ffd479c0e29ff5}{}\label{classv8_1_1internal_1_1_assembler_a572f2a39b632f340f3ffd479c0e29ff5}

\item 
static Instr {\bfseries Get\+Consant\+Pool\+Load\+Mask} ()\hypertarget{classv8_1_1internal_1_1_assembler_a31f2cb9de7c18983138668d610f8ad11}{}\label{classv8_1_1internal_1_1_assembler_a31f2cb9de7c18983138668d610f8ad11}

\item 
static bool {\bfseries Is\+Ldr\+Pp\+Reg\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac374f9a1c853ec64c0b3204efc2c5aae}{}\label{classv8_1_1internal_1_1_assembler_ac374f9a1c853ec64c0b3204efc2c5aae}

\item 
static Instr {\bfseries Get\+Ldr\+Pp\+Reg\+Offset\+Pattern} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab2ff1ae2a3ecd54ca19ea5a8525ac104}{}\label{classv8_1_1internal_1_1_assembler_ab2ff1ae2a3ecd54ca19ea5a8525ac104}

\item 
static bool {\bfseries Is\+Ldr\+Pp\+Immediate\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ada21cf96f7f3a45666070c994d167f36}{}\label{classv8_1_1internal_1_1_assembler_ada21cf96f7f3a45666070c994d167f36}

\item 
static bool {\bfseries Is\+Vldr\+D\+Pp\+Immediate\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3d6e4980bcde1b4b59a63828f6fac889}{}\label{classv8_1_1internal_1_1_assembler_a3d6e4980bcde1b4b59a63828f6fac889}

\item 
static int {\bfseries Get\+Ldr\+Register\+Immediate\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aef8c00038e26e809c6f18a36a3d980c1}{}\label{classv8_1_1internal_1_1_assembler_aef8c00038e26e809c6f18a36a3d980c1}

\item 
static int {\bfseries Get\+Vldr\+D\+Register\+Immediate\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ab1231437b32997d4d5ef78011a8b9d72}{}\label{classv8_1_1internal_1_1_assembler_ab1231437b32997d4d5ef78011a8b9d72}

\item 
static Instr {\bfseries Set\+Ldr\+Register\+Immediate\+Offset} (Instr instr, int offset)\hypertarget{classv8_1_1internal_1_1_assembler_a2b6e0a1e2c53c10f13171d648f7c446b}{}\label{classv8_1_1internal_1_1_assembler_a2b6e0a1e2c53c10f13171d648f7c446b}

\item 
static Instr {\bfseries Set\+Vldr\+D\+Register\+Immediate\+Offset} (Instr instr, int offset)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3481066ebc05a40fca99b8f5958eb0}{}\label{classv8_1_1internal_1_1_assembler_a4a3481066ebc05a40fca99b8f5958eb0}

\item 
static bool {\bfseries Is\+Str\+Register\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2fd1faf0b2f6a0cf550a1dd5037ea41f}{}\label{classv8_1_1internal_1_1_assembler_a2fd1faf0b2f6a0cf550a1dd5037ea41f}

\item 
static Instr {\bfseries Set\+Str\+Register\+Immediate\+Offset} (Instr instr, int offset)\hypertarget{classv8_1_1internal_1_1_assembler_a6a9ddb60093f3aa9fa14e8112af52da4}{}\label{classv8_1_1internal_1_1_assembler_a6a9ddb60093f3aa9fa14e8112af52da4}

\item 
static bool {\bfseries Is\+Add\+Register\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ae518209328aea9916fd95316949cfa85}{}\label{classv8_1_1internal_1_1_assembler_ae518209328aea9916fd95316949cfa85}

\item 
static Instr {\bfseries Set\+Add\+Register\+Immediate\+Offset} (Instr instr, int offset)\hypertarget{classv8_1_1internal_1_1_assembler_a5a68d9ce6649b31ac24f1948d2432642}{}\label{classv8_1_1internal_1_1_assembler_a5a68d9ce6649b31ac24f1948d2432642}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rd} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8af714059c04887cf21cdcaf7392a082}{}\label{classv8_1_1internal_1_1_assembler_a8af714059c04887cf21cdcaf7392a082}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rn} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a6cc6c88efd5da81de404942e9f3c5efe}{}\label{classv8_1_1internal_1_1_assembler_a6cc6c88efd5da81de404942e9f3c5efe}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rm} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a7fcd547f23349cd3837ab85985c87c35}{}\label{classv8_1_1internal_1_1_assembler_a7fcd547f23349cd3837ab85985c87c35}

\item 
static bool {\bfseries Is\+Push} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1488d6ccb3e3b3cfe12a987e010e6d71}{}\label{classv8_1_1internal_1_1_assembler_a1488d6ccb3e3b3cfe12a987e010e6d71}

\item 
static bool {\bfseries Is\+Pop} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2d2cfe00d0527482a35cad055d14342b}{}\label{classv8_1_1internal_1_1_assembler_a2d2cfe00d0527482a35cad055d14342b}

\item 
static bool {\bfseries Is\+Str\+Reg\+Fp\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a6e0b964cbff48f87b6878c0e5d14baff}{}\label{classv8_1_1internal_1_1_assembler_a6e0b964cbff48f87b6878c0e5d14baff}

\item 
static bool {\bfseries Is\+Ldr\+Reg\+Fp\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a164f95101ab2d4d52b91856f40bdbe2e}{}\label{classv8_1_1internal_1_1_assembler_a164f95101ab2d4d52b91856f40bdbe2e}

\item 
static bool {\bfseries Is\+Str\+Reg\+Fp\+Neg\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aeb102991a0fe6add457510ff3af655c4}{}\label{classv8_1_1internal_1_1_assembler_aeb102991a0fe6add457510ff3af655c4}

\item 
static bool {\bfseries Is\+Ldr\+Reg\+Fp\+Neg\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_af38cb205016cb8c9059b2e1eb6cfe45c}{}\label{classv8_1_1internal_1_1_assembler_af38cb205016cb8c9059b2e1eb6cfe45c}

\item 
static bool {\bfseries Is\+Ldr\+Pc\+Immediate\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac948fea5fb853a002dddbea633e61536}{}\label{classv8_1_1internal_1_1_assembler_ac948fea5fb853a002dddbea633e61536}

\item 
static bool {\bfseries Is\+Vldr\+D\+Pc\+Immediate\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a6b04d1b83af0d6d2ae818c3d8fbf4759}{}\label{classv8_1_1internal_1_1_assembler_a6b04d1b83af0d6d2ae818c3d8fbf4759}

\item 
static bool {\bfseries Is\+Blx\+Reg} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_adab84853f1aa6fe059a40f8ee78031cb}{}\label{classv8_1_1internal_1_1_assembler_adab84853f1aa6fe059a40f8ee78031cb}

\item 
static bool {\bfseries Is\+Blx\+Ip} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ad6b6222bd32b068284d177d787acf568}{}\label{classv8_1_1internal_1_1_assembler_ad6b6222bd32b068284d177d787acf568}

\item 
static bool {\bfseries Is\+Tst\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a47e1bf1c284af8c92eda455a50e9e527}{}\label{classv8_1_1internal_1_1_assembler_a47e1bf1c284af8c92eda455a50e9e527}

\item 
static bool {\bfseries Is\+Cmp\+Register} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1c94690cd551ca1912742a1393f039d5}{}\label{classv8_1_1internal_1_1_assembler_a1c94690cd551ca1912742a1393f039d5}

\item 
static bool {\bfseries Is\+Cmp\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3bfe4733b9a24a40205559bad0274507}{}\label{classv8_1_1internal_1_1_assembler_a3bfe4733b9a24a40205559bad0274507}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Cmp\+Immediate\+Register} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a95f71d6bf17cf87f67dc5b4c4b33965a}{}\label{classv8_1_1internal_1_1_assembler_a95f71d6bf17cf87f67dc5b4c4b33965a}

\item 
static int {\bfseries Get\+Cmp\+Immediate\+Raw\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2034e58f2b241fda22c86bbf22f31a63}{}\label{classv8_1_1internal_1_1_assembler_a2034e58f2b241fda22c86bbf22f31a63}

\item 
static bool {\bfseries Is\+Nop} (Instr instr, int type=N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP)\hypertarget{classv8_1_1internal_1_1_assembler_a47edc31e0975a4f8fc2f607d64de6acb}{}\label{classv8_1_1internal_1_1_assembler_a47edc31e0975a4f8fc2f607d64de6acb}

\item 
static bool {\bfseries Is\+Mov\+Immed} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a680508a50522dd2efe4384b4b47aff36}{}\label{classv8_1_1internal_1_1_assembler_a680508a50522dd2efe4384b4b47aff36}

\item 
static bool {\bfseries Is\+Orr\+Immed} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aaee7192ce9db758506f9076af0b9ef64}{}\label{classv8_1_1internal_1_1_assembler_aaee7192ce9db758506f9076af0b9ef64}

\item 
static bool {\bfseries Is\+MovT} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a978e1b978d8e27ef69a7518e52c1a8f2}{}\label{classv8_1_1internal_1_1_assembler_a978e1b978d8e27ef69a7518e52c1a8f2}

\item 
static Instr {\bfseries Get\+Mov\+T\+Pattern} ()\hypertarget{classv8_1_1internal_1_1_assembler_af3f759b068690adb2adf3475a3b5cb78}{}\label{classv8_1_1internal_1_1_assembler_af3f759b068690adb2adf3475a3b5cb78}

\item 
static bool {\bfseries Is\+MovW} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8dfd4e61f777f5613c84604f1d5d6f34}{}\label{classv8_1_1internal_1_1_assembler_a8dfd4e61f777f5613c84604f1d5d6f34}

\item 
static Instr {\bfseries Get\+Mov\+W\+Pattern} ()\hypertarget{classv8_1_1internal_1_1_assembler_a80c5922b4e586c02dcffd8754834f40e}{}\label{classv8_1_1internal_1_1_assembler_a80c5922b4e586c02dcffd8754834f40e}

\item 
static Instr {\bfseries Encode\+Movw\+Immediate} (uint32\+\_\+t immediate)\hypertarget{classv8_1_1internal_1_1_assembler_a788ddbd92b1a3015b970ef0dd5214e5b}{}\label{classv8_1_1internal_1_1_assembler_a788ddbd92b1a3015b970ef0dd5214e5b}

\item 
static Instr {\bfseries Patch\+Movw\+Immediate} (Instr instruction, uint32\+\_\+t immediate)\hypertarget{classv8_1_1internal_1_1_assembler_ae4e37c983266c53a4379e91763167089}{}\label{classv8_1_1internal_1_1_assembler_ae4e37c983266c53a4379e91763167089}

\item 
static int {\bfseries Decode\+Shift\+Imm} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_abc51ed4b54d49a0892cbca6e5ad8f66d}{}\label{classv8_1_1internal_1_1_assembler_abc51ed4b54d49a0892cbca6e5ad8f66d}

\item 
static Instr {\bfseries Patch\+Shift\+Imm} (Instr instr, int immed)\hypertarget{classv8_1_1internal_1_1_assembler_a85b891171a3363d3128b81d83352c43a}{}\label{classv8_1_1internal_1_1_assembler_a85b891171a3363d3128b81d83352c43a}

\item 
static Address {\bfseries target\+\_\+pointer\+\_\+address\+\_\+at} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_a9d4ddd1f9baac35719830186f91dc1b4}{}\label{classv8_1_1internal_1_1_assembler_a9d4ddd1f9baac35719830186f91dc1b4}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, Address constant\+\_\+pool)\hypertarget{classv8_1_1internal_1_1_assembler_aef6034ee39ac5c1316aacb592b00acd5}{}\label{classv8_1_1internal_1_1_assembler_aef6034ee39ac5c1316aacb592b00acd5}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_a23999f177a46aa02cbd1cf726bd05112}{}\label{classv8_1_1internal_1_1_assembler_a23999f177a46aa02cbd1cf726bd05112}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code)\hypertarget{classv8_1_1internal_1_1_assembler_adb0f7c0487981fa00d538ffbe01f21d8}{}\label{classv8_1_1internal_1_1_assembler_adb0f7c0487981fa00d538ffbe01f21d8}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_a94a03fa65dac1ef5f930082e28208669}{}\label{classv8_1_1internal_1_1_assembler_a94a03fa65dac1ef5f930082e28208669}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aa22acbce34aa36fe7cc84ecb7649b077}{}\label{classv8_1_1internal_1_1_assembler_aa22acbce34aa36fe7cc84ecb7649b077}

\item 
static Address {\bfseries return\+\_\+address\+\_\+from\+\_\+call\+\_\+start} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_ab1bbc3ce7c4b36faa9c6b12c93acafb7}{}\label{classv8_1_1internal_1_1_assembler_ab1bbc3ce7c4b36faa9c6b12c93acafb7}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address constant\+\_\+pool\+\_\+entry, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a154f117ebabd865552d43b8834183229}{}\label{classv8_1_1internal_1_1_assembler_a154f117ebabd865552d43b8834183229}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static bool {\bfseries Is\+Constant\+Pool\+At} (\hyperlink{classv8_1_1internal_1_1_instruction}{Instruction} $\ast$instr)\hypertarget{classv8_1_1internal_1_1_assembler_a329b7c84b82048c8fe9d00d9694644b6}{}\label{classv8_1_1internal_1_1_assembler_a329b7c84b82048c8fe9d00d9694644b6}

\item 
static int {\bfseries Constant\+Pool\+Size\+At} (\hyperlink{classv8_1_1internal_1_1_instruction}{Instruction} $\ast$instr)\hypertarget{classv8_1_1internal_1_1_assembler_afb8df5121cf86a774046df761bd1a032}{}\label{classv8_1_1internal_1_1_assembler_afb8df5121cf86a774046df761bd1a032}

\item 
static Instr {\bfseries Rd} (\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a350c27fb4c57b2657ea6083f8bd243dd}{}\label{classv8_1_1internal_1_1_assembler_a350c27fb4c57b2657ea6083f8bd243dd}

\item 
static Instr {\bfseries Rn} (\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} rn)\hypertarget{classv8_1_1internal_1_1_assembler_ac35593736d5394c6855070374f9ab677}{}\label{classv8_1_1internal_1_1_assembler_ac35593736d5394c6855070374f9ab677}

\item 
static Instr {\bfseries Rm} (\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} rm)\hypertarget{classv8_1_1internal_1_1_assembler_a34091dd675bb26bb47f48bb403e98ef6}{}\label{classv8_1_1internal_1_1_assembler_a34091dd675bb26bb47f48bb403e98ef6}

\item 
static Instr {\bfseries Ra} (\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} ra)\hypertarget{classv8_1_1internal_1_1_assembler_a1f5c27afc9c41d0c63f045d9319a96f6}{}\label{classv8_1_1internal_1_1_assembler_a1f5c27afc9c41d0c63f045d9319a96f6}

\item 
static Instr {\bfseries Rt} (\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} rt)\hypertarget{classv8_1_1internal_1_1_assembler_a572127b107a1a872a3f31177b7c986ac}{}\label{classv8_1_1internal_1_1_assembler_a572127b107a1a872a3f31177b7c986ac}

\item 
static Instr {\bfseries Rt2} (\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} rt2)\hypertarget{classv8_1_1internal_1_1_assembler_a795a25a6549f5878fcf8e77ad093bddd}{}\label{classv8_1_1internal_1_1_assembler_a795a25a6549f5878fcf8e77ad093bddd}

\item 
static Instr {\bfseries Rd\+SP} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a0b46c92a9c6a2c6d32a72dd651486308}{}\label{classv8_1_1internal_1_1_assembler_a0b46c92a9c6a2c6d32a72dd651486308}

\item 
static Instr {\bfseries Rn\+SP} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rn)\hypertarget{classv8_1_1internal_1_1_assembler_a03edaa182604081bc64491ca1d54ca64}{}\label{classv8_1_1internal_1_1_assembler_a03edaa182604081bc64491ca1d54ca64}

\item 
static Instr {\bfseries Flags} (Flags\+Update S)\hypertarget{classv8_1_1internal_1_1_assembler_a007508ff9aec91db9683669f6d11f19c}{}\label{classv8_1_1internal_1_1_assembler_a007508ff9aec91db9683669f6d11f19c}

\item 
static Instr {\bfseries Cond} (Condition cond)\hypertarget{classv8_1_1internal_1_1_assembler_a33d84ed5bffec19dd25526b5fffcedf4}{}\label{classv8_1_1internal_1_1_assembler_a33d84ed5bffec19dd25526b5fffcedf4}

\item 
static Instr {\bfseries Imm\+P\+C\+Rel\+Address} (int imm21)\hypertarget{classv8_1_1internal_1_1_assembler_a247df1575b6c4bf1e1fd3eec57404267}{}\label{classv8_1_1internal_1_1_assembler_a247df1575b6c4bf1e1fd3eec57404267}

\item 
static Instr {\bfseries Imm\+Uncond\+Branch} (int imm26)\hypertarget{classv8_1_1internal_1_1_assembler_add0d93e6ec4dfbd3bb863f3c483165b2}{}\label{classv8_1_1internal_1_1_assembler_add0d93e6ec4dfbd3bb863f3c483165b2}

\item 
static Instr {\bfseries Imm\+Cond\+Branch} (int imm19)\hypertarget{classv8_1_1internal_1_1_assembler_aa80ee2f7b137dabd34115766596972f7}{}\label{classv8_1_1internal_1_1_assembler_aa80ee2f7b137dabd34115766596972f7}

\item 
static Instr {\bfseries Imm\+Cmp\+Branch} (int imm19)\hypertarget{classv8_1_1internal_1_1_assembler_a1cb8f04b99947762b5f89adb8eedbb6a}{}\label{classv8_1_1internal_1_1_assembler_a1cb8f04b99947762b5f89adb8eedbb6a}

\item 
static Instr {\bfseries Imm\+Test\+Branch} (int imm14)\hypertarget{classv8_1_1internal_1_1_assembler_a0810ce053bc67ba5ea8b044cd2302891}{}\label{classv8_1_1internal_1_1_assembler_a0810ce053bc67ba5ea8b044cd2302891}

\item 
static Instr {\bfseries Imm\+Test\+Branch\+Bit} (unsigned bit\+\_\+pos)\hypertarget{classv8_1_1internal_1_1_assembler_af56c05749497f8c7ee8e0fb02a707465}{}\label{classv8_1_1internal_1_1_assembler_af56c05749497f8c7ee8e0fb02a707465}

\item 
static Instr {\bfseries SF} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd)\hypertarget{classv8_1_1internal_1_1_assembler_a03d4d52e98fbbf1015c333356f441205}{}\label{classv8_1_1internal_1_1_assembler_a03d4d52e98fbbf1015c333356f441205}

\item 
static Instr {\bfseries Imm\+Add\+Sub} (int imm)\hypertarget{classv8_1_1internal_1_1_assembler_a2c184a0e8e2eeb7fa9ac76e8c6f902b7}{}\label{classv8_1_1internal_1_1_assembler_a2c184a0e8e2eeb7fa9ac76e8c6f902b7}

\item 
static Instr {\bfseries ImmS} (unsigned imms, unsigned reg\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_a9688620a74d585192f5d4fb4cd80b932}{}\label{classv8_1_1internal_1_1_assembler_a9688620a74d585192f5d4fb4cd80b932}

\item 
static Instr {\bfseries ImmR} (unsigned immr, unsigned reg\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_a07d4068ad7ffa5d9af8a23d280f17c76}{}\label{classv8_1_1internal_1_1_assembler_a07d4068ad7ffa5d9af8a23d280f17c76}

\item 
static Instr {\bfseries Imm\+Set\+Bits} (unsigned imms, unsigned reg\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_a648fe95f8c22582f523c327b9c3fa598}{}\label{classv8_1_1internal_1_1_assembler_a648fe95f8c22582f523c327b9c3fa598}

\item 
static Instr {\bfseries Imm\+Rotate} (unsigned immr, unsigned reg\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_a9688e953922caa2b36fdae8329b5afa2}{}\label{classv8_1_1internal_1_1_assembler_a9688e953922caa2b36fdae8329b5afa2}

\item 
static Instr {\bfseries Imm\+L\+Literal} (int imm19)\hypertarget{classv8_1_1internal_1_1_assembler_a5248696953f1ff892c3cedeb463dfb2f}{}\label{classv8_1_1internal_1_1_assembler_a5248696953f1ff892c3cedeb463dfb2f}

\item 
static Instr {\bfseries BitN} (unsigned bitn, unsigned reg\+\_\+size)\hypertarget{classv8_1_1internal_1_1_assembler_aab44b1701dea6f90ba867ef31a1bb290}{}\label{classv8_1_1internal_1_1_assembler_aab44b1701dea6f90ba867ef31a1bb290}

\item 
static Instr {\bfseries Shift\+DP} (Shift shift)\hypertarget{classv8_1_1internal_1_1_assembler_a973b1b3994077b58b1fab68c54573216}{}\label{classv8_1_1internal_1_1_assembler_a973b1b3994077b58b1fab68c54573216}

\item 
static Instr {\bfseries Imm\+D\+P\+Shift} (unsigned amount)\hypertarget{classv8_1_1internal_1_1_assembler_a67a914af445120789c02de2ffd5e9db6}{}\label{classv8_1_1internal_1_1_assembler_a67a914af445120789c02de2ffd5e9db6}

\item 
static Instr {\bfseries Extend\+Mode} (Extend extend)\hypertarget{classv8_1_1internal_1_1_assembler_a879ca6ad8e6b06c5d0e7593eb4fc17d9}{}\label{classv8_1_1internal_1_1_assembler_a879ca6ad8e6b06c5d0e7593eb4fc17d9}

\item 
static Instr {\bfseries Imm\+Extend\+Shift} (unsigned left\+\_\+shift)\hypertarget{classv8_1_1internal_1_1_assembler_a375512d98dabbc9aab4defb618f8dd39}{}\label{classv8_1_1internal_1_1_assembler_a375512d98dabbc9aab4defb618f8dd39}

\item 
static Instr {\bfseries Imm\+Cond\+Cmp} (unsigned imm)\hypertarget{classv8_1_1internal_1_1_assembler_a0f7d58f2ac9ba59c029f6ec43e95d334}{}\label{classv8_1_1internal_1_1_assembler_a0f7d58f2ac9ba59c029f6ec43e95d334}

\item 
static Instr {\bfseries Nzcv} (Status\+Flags nzcv)\hypertarget{classv8_1_1internal_1_1_assembler_a1d3442a530006ced2228cb796fdcd895}{}\label{classv8_1_1internal_1_1_assembler_a1d3442a530006ced2228cb796fdcd895}

\item 
static bool {\bfseries Is\+Imm\+Add\+Sub} (int64\+\_\+t immediate)\hypertarget{classv8_1_1internal_1_1_assembler_a664606fb5d0628042ad0394b5a20ca63}{}\label{classv8_1_1internal_1_1_assembler_a664606fb5d0628042ad0394b5a20ca63}

\item 
static bool {\bfseries Is\+Imm\+Logical} (uint64\+\_\+t value, unsigned width, unsigned $\ast$n, unsigned $\ast$imm\+\_\+s, unsigned $\ast$imm\+\_\+r)\hypertarget{classv8_1_1internal_1_1_assembler_ae170be28dbed93c968a0bc6a7c1a4dbf}{}\label{classv8_1_1internal_1_1_assembler_ae170be28dbed93c968a0bc6a7c1a4dbf}

\item 
static Instr {\bfseries Imm\+L\+S\+Unsigned} (int imm12)\hypertarget{classv8_1_1internal_1_1_assembler_aed3d5c4c3f04e4b246e3671c590ff71c}{}\label{classv8_1_1internal_1_1_assembler_aed3d5c4c3f04e4b246e3671c590ff71c}

\item 
static Instr {\bfseries Imm\+LS} (int imm9)\hypertarget{classv8_1_1internal_1_1_assembler_a60addbc02b301e89abe7fee1e12a6ccd}{}\label{classv8_1_1internal_1_1_assembler_a60addbc02b301e89abe7fee1e12a6ccd}

\item 
static Instr {\bfseries Imm\+L\+S\+Pair} (int imm7, L\+S\+Data\+Size size)\hypertarget{classv8_1_1internal_1_1_assembler_a1d6c8f984ee4daab90120d93a2a7abf8}{}\label{classv8_1_1internal_1_1_assembler_a1d6c8f984ee4daab90120d93a2a7abf8}

\item 
static Instr {\bfseries Imm\+Shift\+LS} (unsigned shift\+\_\+amount)\hypertarget{classv8_1_1internal_1_1_assembler_a5a1f6665198d253b447c182637fafefa}{}\label{classv8_1_1internal_1_1_assembler_a5a1f6665198d253b447c182637fafefa}

\item 
static Instr {\bfseries Imm\+Exception} (int imm16)\hypertarget{classv8_1_1internal_1_1_assembler_a24b07f49631d6a6bd690dc0d15126cd4}{}\label{classv8_1_1internal_1_1_assembler_a24b07f49631d6a6bd690dc0d15126cd4}

\item 
static Instr {\bfseries Imm\+System\+Register} (int imm15)\hypertarget{classv8_1_1internal_1_1_assembler_a5c7be378b5970dcede349e766cd5f29d}{}\label{classv8_1_1internal_1_1_assembler_a5c7be378b5970dcede349e766cd5f29d}

\item 
static Instr {\bfseries Imm\+Hint} (int imm7)\hypertarget{classv8_1_1internal_1_1_assembler_ab9bfeb8b404055743b595097dbcdf78a}{}\label{classv8_1_1internal_1_1_assembler_ab9bfeb8b404055743b595097dbcdf78a}

\item 
static Instr {\bfseries Imm\+Barrier\+Domain} (int imm2)\hypertarget{classv8_1_1internal_1_1_assembler_af6324676d8c0e365f4ada761064a834d}{}\label{classv8_1_1internal_1_1_assembler_af6324676d8c0e365f4ada761064a834d}

\item 
static Instr {\bfseries Imm\+Barrier\+Type} (int imm2)\hypertarget{classv8_1_1internal_1_1_assembler_a7aa7ab218824731b3449250bff6b77c8}{}\label{classv8_1_1internal_1_1_assembler_a7aa7ab218824731b3449250bff6b77c8}

\item 
static L\+S\+Data\+Size {\bfseries Calc\+L\+S\+Data\+Size} (Load\+Store\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a99a27e1ff963d12b70043c182b6161ce}{}\label{classv8_1_1internal_1_1_assembler_a99a27e1ff963d12b70043c182b6161ce}

\item 
static bool {\bfseries Is\+Imm\+L\+S\+Unscaled} (int64\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_afcf525118bd9e1a4acbc17e627904378}{}\label{classv8_1_1internal_1_1_assembler_afcf525118bd9e1a4acbc17e627904378}

\item 
static bool {\bfseries Is\+Imm\+L\+S\+Scaled} (int64\+\_\+t offset, L\+S\+Data\+Size size)\hypertarget{classv8_1_1internal_1_1_assembler_a7db8aca5cb2a6cba56538a58633c82ce}{}\label{classv8_1_1internal_1_1_assembler_a7db8aca5cb2a6cba56538a58633c82ce}

\item 
static bool {\bfseries Is\+Imm\+L\+Literal} (int64\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_aab08ab7f4fa5a80fbed06694648a90cd}{}\label{classv8_1_1internal_1_1_assembler_aab08ab7f4fa5a80fbed06694648a90cd}

\item 
static Instr {\bfseries Imm\+Move\+Wide} (int imm)\hypertarget{classv8_1_1internal_1_1_assembler_a7ce29a416993889c8cb050f132772e9f}{}\label{classv8_1_1internal_1_1_assembler_a7ce29a416993889c8cb050f132772e9f}

\item 
static Instr {\bfseries Shift\+Move\+Wide} (int shift)\hypertarget{classv8_1_1internal_1_1_assembler_a9d66fe23a2c564727975da2e39cc2950}{}\label{classv8_1_1internal_1_1_assembler_a9d66fe23a2c564727975da2e39cc2950}

\item 
static Instr {\bfseries Imm\+F\+P32} (float imm)\hypertarget{classv8_1_1internal_1_1_assembler_a154138a586d1c469c1087f720b0590bb}{}\label{classv8_1_1internal_1_1_assembler_a154138a586d1c469c1087f720b0590bb}

\item 
static Instr {\bfseries Imm\+F\+P64} (double imm)\hypertarget{classv8_1_1internal_1_1_assembler_a708ead5255f19eb3d6db9a02ea248ad4}{}\label{classv8_1_1internal_1_1_assembler_a708ead5255f19eb3d6db9a02ea248ad4}

\item 
static Instr {\bfseries F\+P\+Scale} (unsigned scale)\hypertarget{classv8_1_1internal_1_1_assembler_ad60c63aceb135158683d6633fa672966}{}\label{classv8_1_1internal_1_1_assembler_ad60c63aceb135158683d6633fa672966}

\item 
static Instr {\bfseries F\+P\+Type} (\hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} fd)\hypertarget{classv8_1_1internal_1_1_assembler_a71d3bf369bbdfb1cc3c0ebe4fcb6b595}{}\label{classv8_1_1internal_1_1_assembler_a71d3bf369bbdfb1cc3c0ebe4fcb6b595}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, Address constant\+\_\+pool)\hypertarget{classv8_1_1internal_1_1_assembler_a7a5853bb4160cca5c84dcbfb1b1163d2}{}\label{classv8_1_1internal_1_1_assembler_a7a5853bb4160cca5c84dcbfb1b1163d2}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_ac29ed47042682a42d121c16483ca7f45}{}\label{classv8_1_1internal_1_1_assembler_ac29ed47042682a42d121c16483ca7f45}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code)\hypertarget{classv8_1_1internal_1_1_assembler_a02cb2cf014c9b2a094e0c0d396182944}{}\label{classv8_1_1internal_1_1_assembler_a02cb2cf014c9b2a094e0c0d396182944}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_adbc42fd215e8f9f9753310dcc4515b21}{}\label{classv8_1_1internal_1_1_assembler_adbc42fd215e8f9f9753310dcc4515b21}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}{}\label{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address instruction\+\_\+payload, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}{}\label{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static bool {\bfseries Is\+Nop} (Address addr)\hypertarget{classv8_1_1internal_1_1_assembler_aab6f1218c65119d5a445a6c722cdebca}{}\label{classv8_1_1internal_1_1_assembler_aab6f1218c65119d5a445a6c722cdebca}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_a3fc3739932fe3a2b0ce1dd35716b4976}{}\label{classv8_1_1internal_1_1_assembler_a3fc3739932fe3a2b0ce1dd35716b4976}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_a0e569a5edbcd5147be04fc541ca45bf2}{}\label{classv8_1_1internal_1_1_assembler_a0e569a5edbcd5147be04fc541ca45bf2}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}{}\label{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}

\item 
static void {\bfseries Quiet\+NaN} (\hyperlink{classv8_1_1internal_1_1_heap_object}{Heap\+Object} $\ast$nan)\hypertarget{classv8_1_1internal_1_1_assembler_a3243f93f20ebc03d48e72bb6046fad03}{}\label{classv8_1_1internal_1_1_assembler_a3243f93f20ebc03d48e72bb6046fad03}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address instruction\+\_\+payload, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}{}\label{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static int {\bfseries Relocate\+Internal\+Reference} (Reloc\+Info\+::\+Mode rmode, byte $\ast$pc, intptr\+\_\+t pc\+\_\+delta)\hypertarget{classv8_1_1internal_1_1_assembler_ad2d16e63502fb4d72a9f3860e83d75dd}{}\label{classv8_1_1internal_1_1_assembler_ad2d16e63502fb4d72a9f3860e83d75dd}

\item 
static Instr {\bfseries instr\+\_\+at} (byte $\ast$pc)\hypertarget{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}{}\label{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}

\item 
static void {\bfseries instr\+\_\+at\+\_\+put} (byte $\ast$pc, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}{}\label{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}

\item 
static bool {\bfseries Is\+Branch} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}{}\label{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}

\item 
static bool {\bfseries Is\+Bc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a480c77c30931b2119ea38e5838795c17}{}\label{classv8_1_1internal_1_1_assembler_a480c77c30931b2119ea38e5838795c17}

\item 
static bool {\bfseries Is\+Bzc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a237a68e298ac1bf3f5a4b66bcb97d01d}{}\label{classv8_1_1internal_1_1_assembler_a237a68e298ac1bf3f5a4b66bcb97d01d}

\item 
static bool {\bfseries Is\+Beq} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aefc1131a807e8bb3b0b06f5979e330ba}{}\label{classv8_1_1internal_1_1_assembler_aefc1131a807e8bb3b0b06f5979e330ba}

\item 
static bool {\bfseries Is\+Bne} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2c6bcaca94099588ce8a01c6e8dae0d6}{}\label{classv8_1_1internal_1_1_assembler_a2c6bcaca94099588ce8a01c6e8dae0d6}

\item 
static bool {\bfseries Is\+Beqzc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8cb8e07c9b783f8f2e10f468f9027a88}{}\label{classv8_1_1internal_1_1_assembler_a8cb8e07c9b783f8f2e10f468f9027a88}

\item 
static bool {\bfseries Is\+Bnezc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a76c4c5ae5763ff5f7ae50c5ba4c5b5bf}{}\label{classv8_1_1internal_1_1_assembler_a76c4c5ae5763ff5f7ae50c5ba4c5b5bf}

\item 
static bool {\bfseries Is\+Beqc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac73816aeebcb0a0b54ba20f21ebee362}{}\label{classv8_1_1internal_1_1_assembler_ac73816aeebcb0a0b54ba20f21ebee362}

\item 
static bool {\bfseries Is\+Bnec} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a0a8ac15c7f12b7d81ef11bfa0f89655e}{}\label{classv8_1_1internal_1_1_assembler_a0a8ac15c7f12b7d81ef11bfa0f89655e}

\item 
static bool {\bfseries Is\+Jic\+Or\+Jialc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a931024ac68d0826ba9d53b5f6c05ff6c}{}\label{classv8_1_1internal_1_1_assembler_a931024ac68d0826ba9d53b5f6c05ff6c}

\item 
static bool {\bfseries Is\+Jump} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a14e09a3d932bb49c3c27c6f123420e06}{}\label{classv8_1_1internal_1_1_assembler_a14e09a3d932bb49c3c27c6f123420e06}

\item 
static bool {\bfseries IsJ} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a11a18a59ab8f635e5cdb89fddfb04528}{}\label{classv8_1_1internal_1_1_assembler_a11a18a59ab8f635e5cdb89fddfb04528}

\item 
static bool {\bfseries Is\+Lui} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a697f88a8894676fd9a96beafe29fa7f0}{}\label{classv8_1_1internal_1_1_assembler_a697f88a8894676fd9a96beafe29fa7f0}

\item 
static bool {\bfseries Is\+Ori} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4d8cac0648a2220281529d6c55c5754e}{}\label{classv8_1_1internal_1_1_assembler_a4d8cac0648a2220281529d6c55c5754e}

\item 
static bool {\bfseries Is\+Jal} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_af32c46a28accd5b8e37bd996d3627d2c}{}\label{classv8_1_1internal_1_1_assembler_af32c46a28accd5b8e37bd996d3627d2c}

\item 
static bool {\bfseries Is\+Jr} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a635178a9786b9e33102e256e7629fd52}{}\label{classv8_1_1internal_1_1_assembler_a635178a9786b9e33102e256e7629fd52}

\item 
static bool {\bfseries Is\+Jalr} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a42e139396ef2f66c32683e2d7054fdd6}{}\label{classv8_1_1internal_1_1_assembler_a42e139396ef2f66c32683e2d7054fdd6}

\item 
static bool {\bfseries Is\+Nop} (Instr instr, unsigned int type)\hypertarget{classv8_1_1internal_1_1_assembler_af71bfe4809934b010ab9d7b555a4dd8f}{}\label{classv8_1_1internal_1_1_assembler_af71bfe4809934b010ab9d7b555a4dd8f}

\item 
static bool {\bfseries Is\+Pop} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2d2cfe00d0527482a35cad055d14342b}{}\label{classv8_1_1internal_1_1_assembler_a2d2cfe00d0527482a35cad055d14342b}

\item 
static bool {\bfseries Is\+Push} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1488d6ccb3e3b3cfe12a987e010e6d71}{}\label{classv8_1_1internal_1_1_assembler_a1488d6ccb3e3b3cfe12a987e010e6d71}

\item 
static bool {\bfseries Is\+Lw\+Reg\+Fp\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_af009c0d315358134e9786440a248931b}{}\label{classv8_1_1internal_1_1_assembler_af009c0d315358134e9786440a248931b}

\item 
static bool {\bfseries Is\+Sw\+Reg\+Fp\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3220f7e9ec51819a81b9d748be582260}{}\label{classv8_1_1internal_1_1_assembler_a3220f7e9ec51819a81b9d748be582260}

\item 
static bool {\bfseries Is\+Lw\+Reg\+Fp\+Neg\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aefe083fddfda87f3707c93f7c3118524}{}\label{classv8_1_1internal_1_1_assembler_aefe083fddfda87f3707c93f7c3118524}

\item 
static bool {\bfseries Is\+Sw\+Reg\+Fp\+Neg\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_af0a0d4e2e1bd5eb54ef982c6516fedc7}{}\label{classv8_1_1internal_1_1_assembler_af0a0d4e2e1bd5eb54ef982c6516fedc7}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rt\+Reg} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_abdb1df6b89e9404e50af48bcfb379efb}{}\label{classv8_1_1internal_1_1_assembler_abdb1df6b89e9404e50af48bcfb379efb}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rs\+Reg} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a884336a7f8d5d4a5ca25a6d1f2178fcd}{}\label{classv8_1_1internal_1_1_assembler_a884336a7f8d5d4a5ca25a6d1f2178fcd}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rd\+Reg} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a751d76b99f511cc4597a681203898652}{}\label{classv8_1_1internal_1_1_assembler_a751d76b99f511cc4597a681203898652}

\item 
static uint32\+\_\+t {\bfseries Get\+Rt} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a74ebff70eeb56241313e11fd565473a9}{}\label{classv8_1_1internal_1_1_assembler_a74ebff70eeb56241313e11fd565473a9}

\item 
static uint32\+\_\+t {\bfseries Get\+Rt\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a166ccd1b160e43510bbb304ac404c6c3}{}\label{classv8_1_1internal_1_1_assembler_a166ccd1b160e43510bbb304ac404c6c3}

\item 
static uint32\+\_\+t {\bfseries Get\+Rs} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8789b4430e106fbf4641a2f5b05aea1a}{}\label{classv8_1_1internal_1_1_assembler_a8789b4430e106fbf4641a2f5b05aea1a}

\item 
static uint32\+\_\+t {\bfseries Get\+Rs\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a5a93c68e58f3e6359776310e34e3845b}{}\label{classv8_1_1internal_1_1_assembler_a5a93c68e58f3e6359776310e34e3845b}

\item 
static uint32\+\_\+t {\bfseries Get\+Rd} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a9d25da8924ab6d07813f96e70406bea1}{}\label{classv8_1_1internal_1_1_assembler_a9d25da8924ab6d07813f96e70406bea1}

\item 
static uint32\+\_\+t {\bfseries Get\+Rd\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a7270643a3cc0b13b40c9812a9fac6afc}{}\label{classv8_1_1internal_1_1_assembler_a7270643a3cc0b13b40c9812a9fac6afc}

\item 
static uint32\+\_\+t {\bfseries Get\+Sa} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4daadb3f73d101cfaab07162e768b67c}{}\label{classv8_1_1internal_1_1_assembler_a4daadb3f73d101cfaab07162e768b67c}

\item 
static uint32\+\_\+t {\bfseries Get\+Sa\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a9caa057f715280cf0fb7f5a8b48da595}{}\label{classv8_1_1internal_1_1_assembler_a9caa057f715280cf0fb7f5a8b48da595}

\item 
static uint32\+\_\+t {\bfseries Get\+Opcode\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a29052b8491d202b674be8f16d5404519}{}\label{classv8_1_1internal_1_1_assembler_a29052b8491d202b674be8f16d5404519}

\item 
static uint32\+\_\+t {\bfseries Get\+Function} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a41dd1ba1f6a855b26b7e1a761b075638}{}\label{classv8_1_1internal_1_1_assembler_a41dd1ba1f6a855b26b7e1a761b075638}

\item 
static uint32\+\_\+t {\bfseries Get\+Function\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a39dc763ea991d344a8e6fe44550570af}{}\label{classv8_1_1internal_1_1_assembler_a39dc763ea991d344a8e6fe44550570af}

\item 
static uint32\+\_\+t {\bfseries Get\+Immediate16} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ad4cef273fa7b05a3e569efd7a47fce51}{}\label{classv8_1_1internal_1_1_assembler_ad4cef273fa7b05a3e569efd7a47fce51}

\item 
static uint32\+\_\+t {\bfseries Get\+Label\+Const} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a5626ae8c9c963570b210ecf537d69a6d}{}\label{classv8_1_1internal_1_1_assembler_a5626ae8c9c963570b210ecf537d69a6d}

\item 
static int32\+\_\+t {\bfseries Get\+Branch\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a757346db1afcde39c9ea5bf7beef3881}{}\label{classv8_1_1internal_1_1_assembler_a757346db1afcde39c9ea5bf7beef3881}

\item 
static bool {\bfseries Is\+Lw} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1e862ce2e11365e82b7cf6cba29d5571}{}\label{classv8_1_1internal_1_1_assembler_a1e862ce2e11365e82b7cf6cba29d5571}

\item 
static int16\+\_\+t {\bfseries Get\+Lw\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a95cb028a8545b4207316c9f8bb1ffe36}{}\label{classv8_1_1internal_1_1_assembler_a95cb028a8545b4207316c9f8bb1ffe36}

\item 
static int16\+\_\+t {\bfseries Get\+Jic\+Or\+Jialc\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a0517c11ac27c46d70dbaf91a9d829fe4}{}\label{classv8_1_1internal_1_1_assembler_a0517c11ac27c46d70dbaf91a9d829fe4}

\item 
static int16\+\_\+t {\bfseries Get\+Lui\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac31d9463f97b5fcc013ae26ee01cb860}{}\label{classv8_1_1internal_1_1_assembler_ac31d9463f97b5fcc013ae26ee01cb860}

\item 
static Instr {\bfseries Set\+Lw\+Offset} (Instr instr, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a9dfb4b57f35e0b916bb904b256934cea}{}\label{classv8_1_1internal_1_1_assembler_a9dfb4b57f35e0b916bb904b256934cea}

\item 
static bool {\bfseries Is\+Sw} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac0e7213c2f20744067ebdd37f9edc815}{}\label{classv8_1_1internal_1_1_assembler_ac0e7213c2f20744067ebdd37f9edc815}

\item 
static Instr {\bfseries Set\+Sw\+Offset} (Instr instr, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a5e3dbca9258925732f02f7ba4c5efb7e}{}\label{classv8_1_1internal_1_1_assembler_a5e3dbca9258925732f02f7ba4c5efb7e}

\item 
static bool {\bfseries Is\+Add\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a79feb16d6d45ebd9807a0e11188ff67b}{}\label{classv8_1_1internal_1_1_assembler_a79feb16d6d45ebd9807a0e11188ff67b}

\item 
static Instr {\bfseries Set\+Add\+Immediate\+Offset} (Instr instr, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a998b7efd1ec5670f55128c49963bd5ed}{}\label{classv8_1_1internal_1_1_assembler_a998b7efd1ec5670f55128c49963bd5ed}

\item 
static uint32\+\_\+t {\bfseries Create\+Target\+Address} (Instr instr\+\_\+lui, Instr instr\+\_\+jic)\hypertarget{classv8_1_1internal_1_1_assembler_a23d8214b67bd1f53fcad3e7072e3ff39}{}\label{classv8_1_1internal_1_1_assembler_a23d8214b67bd1f53fcad3e7072e3ff39}

\item 
static void {\bfseries Unpack\+Target\+Address} (uint32\+\_\+t address, int16\+\_\+t \&lui\+\_\+offset, int16\+\_\+t \&jic\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_a2726ba2abd8541a085dff8d78df01323}{}\label{classv8_1_1internal_1_1_assembler_a2726ba2abd8541a085dff8d78df01323}

\item 
static void {\bfseries Unpack\+Target\+Address\+Unsigned} (uint32\+\_\+t address, uint32\+\_\+t \&lui\+\_\+offset, uint32\+\_\+t \&jic\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_a16243408bd0526c7e874c7c2f40629de}{}\label{classv8_1_1internal_1_1_assembler_a16243408bd0526c7e874c7c2f40629de}

\item 
static bool {\bfseries Is\+And\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ae160be8cd383ec76a8c5688f8df5126e}{}\label{classv8_1_1internal_1_1_assembler_ae160be8cd383ec76a8c5688f8df5126e}

\item 
static bool {\bfseries Is\+Emitted\+Constant} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ab240a0b9b72e230d19c02d83694b91d6}{}\label{classv8_1_1internal_1_1_assembler_ab240a0b9b72e230d19c02d83694b91d6}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_a3fc3739932fe3a2b0ce1dd35716b4976}{}\label{classv8_1_1internal_1_1_assembler_a3fc3739932fe3a2b0ce1dd35716b4976}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_a0e569a5edbcd5147be04fc541ca45bf2}{}\label{classv8_1_1internal_1_1_assembler_a0e569a5edbcd5147be04fc541ca45bf2}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}{}\label{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}

\item 
static void {\bfseries Jump\+Label\+To\+Jump\+Register} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_ad7015fbd7b02b8c2443054592d733884}{}\label{classv8_1_1internal_1_1_assembler_ad7015fbd7b02b8c2443054592d733884}

\item 
static void {\bfseries Quiet\+NaN} (\hyperlink{classv8_1_1internal_1_1_heap_object}{Heap\+Object} $\ast$nan)\hypertarget{classv8_1_1internal_1_1_assembler_a3243f93f20ebc03d48e72bb6046fad03}{}\label{classv8_1_1internal_1_1_assembler_a3243f93f20ebc03d48e72bb6046fad03}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address instruction\+\_\+payload, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}{}\label{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static int {\bfseries Relocate\+Internal\+Reference} (Reloc\+Info\+::\+Mode rmode, byte $\ast$pc, intptr\+\_\+t pc\+\_\+delta)\hypertarget{classv8_1_1internal_1_1_assembler_ad2d16e63502fb4d72a9f3860e83d75dd}{}\label{classv8_1_1internal_1_1_assembler_ad2d16e63502fb4d72a9f3860e83d75dd}

\item 
static Instr {\bfseries instr\+\_\+at} (byte $\ast$pc)\hypertarget{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}{}\label{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}

\item 
static void {\bfseries instr\+\_\+at\+\_\+put} (byte $\ast$pc, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}{}\label{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}

\item 
static bool {\bfseries Is\+Branch} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}{}\label{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}

\item 
static bool {\bfseries Is\+Bc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a480c77c30931b2119ea38e5838795c17}{}\label{classv8_1_1internal_1_1_assembler_a480c77c30931b2119ea38e5838795c17}

\item 
static bool {\bfseries Is\+Bzc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a237a68e298ac1bf3f5a4b66bcb97d01d}{}\label{classv8_1_1internal_1_1_assembler_a237a68e298ac1bf3f5a4b66bcb97d01d}

\item 
static bool {\bfseries Is\+Beq} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aefc1131a807e8bb3b0b06f5979e330ba}{}\label{classv8_1_1internal_1_1_assembler_aefc1131a807e8bb3b0b06f5979e330ba}

\item 
static bool {\bfseries Is\+Bne} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2c6bcaca94099588ce8a01c6e8dae0d6}{}\label{classv8_1_1internal_1_1_assembler_a2c6bcaca94099588ce8a01c6e8dae0d6}

\item 
static bool {\bfseries Is\+Beqzc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8cb8e07c9b783f8f2e10f468f9027a88}{}\label{classv8_1_1internal_1_1_assembler_a8cb8e07c9b783f8f2e10f468f9027a88}

\item 
static bool {\bfseries Is\+Bnezc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a76c4c5ae5763ff5f7ae50c5ba4c5b5bf}{}\label{classv8_1_1internal_1_1_assembler_a76c4c5ae5763ff5f7ae50c5ba4c5b5bf}

\item 
static bool {\bfseries Is\+Beqc} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac73816aeebcb0a0b54ba20f21ebee362}{}\label{classv8_1_1internal_1_1_assembler_ac73816aeebcb0a0b54ba20f21ebee362}

\item 
static bool {\bfseries Is\+Bnec} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a0a8ac15c7f12b7d81ef11bfa0f89655e}{}\label{classv8_1_1internal_1_1_assembler_a0a8ac15c7f12b7d81ef11bfa0f89655e}

\item 
static bool {\bfseries Is\+Jump} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a14e09a3d932bb49c3c27c6f123420e06}{}\label{classv8_1_1internal_1_1_assembler_a14e09a3d932bb49c3c27c6f123420e06}

\item 
static bool {\bfseries IsJ} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a11a18a59ab8f635e5cdb89fddfb04528}{}\label{classv8_1_1internal_1_1_assembler_a11a18a59ab8f635e5cdb89fddfb04528}

\item 
static bool {\bfseries Is\+Lui} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a697f88a8894676fd9a96beafe29fa7f0}{}\label{classv8_1_1internal_1_1_assembler_a697f88a8894676fd9a96beafe29fa7f0}

\item 
static bool {\bfseries Is\+Ori} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4d8cac0648a2220281529d6c55c5754e}{}\label{classv8_1_1internal_1_1_assembler_a4d8cac0648a2220281529d6c55c5754e}

\item 
static bool {\bfseries Is\+Jal} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_af32c46a28accd5b8e37bd996d3627d2c}{}\label{classv8_1_1internal_1_1_assembler_af32c46a28accd5b8e37bd996d3627d2c}

\item 
static bool {\bfseries Is\+Jr} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a635178a9786b9e33102e256e7629fd52}{}\label{classv8_1_1internal_1_1_assembler_a635178a9786b9e33102e256e7629fd52}

\item 
static bool {\bfseries Is\+Jalr} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a42e139396ef2f66c32683e2d7054fdd6}{}\label{classv8_1_1internal_1_1_assembler_a42e139396ef2f66c32683e2d7054fdd6}

\item 
static bool {\bfseries Is\+Nop} (Instr instr, unsigned int type)\hypertarget{classv8_1_1internal_1_1_assembler_af71bfe4809934b010ab9d7b555a4dd8f}{}\label{classv8_1_1internal_1_1_assembler_af71bfe4809934b010ab9d7b555a4dd8f}

\item 
static bool {\bfseries Is\+Pop} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2d2cfe00d0527482a35cad055d14342b}{}\label{classv8_1_1internal_1_1_assembler_a2d2cfe00d0527482a35cad055d14342b}

\item 
static bool {\bfseries Is\+Push} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1488d6ccb3e3b3cfe12a987e010e6d71}{}\label{classv8_1_1internal_1_1_assembler_a1488d6ccb3e3b3cfe12a987e010e6d71}

\item 
static bool {\bfseries Is\+Lw\+Reg\+Fp\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_af009c0d315358134e9786440a248931b}{}\label{classv8_1_1internal_1_1_assembler_af009c0d315358134e9786440a248931b}

\item 
static bool {\bfseries Is\+Sw\+Reg\+Fp\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3220f7e9ec51819a81b9d748be582260}{}\label{classv8_1_1internal_1_1_assembler_a3220f7e9ec51819a81b9d748be582260}

\item 
static bool {\bfseries Is\+Lw\+Reg\+Fp\+Neg\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aefe083fddfda87f3707c93f7c3118524}{}\label{classv8_1_1internal_1_1_assembler_aefe083fddfda87f3707c93f7c3118524}

\item 
static bool {\bfseries Is\+Sw\+Reg\+Fp\+Neg\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_af0a0d4e2e1bd5eb54ef982c6516fedc7}{}\label{classv8_1_1internal_1_1_assembler_af0a0d4e2e1bd5eb54ef982c6516fedc7}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rt\+Reg} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_abdb1df6b89e9404e50af48bcfb379efb}{}\label{classv8_1_1internal_1_1_assembler_abdb1df6b89e9404e50af48bcfb379efb}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rs\+Reg} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a884336a7f8d5d4a5ca25a6d1f2178fcd}{}\label{classv8_1_1internal_1_1_assembler_a884336a7f8d5d4a5ca25a6d1f2178fcd}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Rd\+Reg} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a751d76b99f511cc4597a681203898652}{}\label{classv8_1_1internal_1_1_assembler_a751d76b99f511cc4597a681203898652}

\item 
static uint32\+\_\+t {\bfseries Get\+Rt} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a74ebff70eeb56241313e11fd565473a9}{}\label{classv8_1_1internal_1_1_assembler_a74ebff70eeb56241313e11fd565473a9}

\item 
static uint32\+\_\+t {\bfseries Get\+Rt\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a166ccd1b160e43510bbb304ac404c6c3}{}\label{classv8_1_1internal_1_1_assembler_a166ccd1b160e43510bbb304ac404c6c3}

\item 
static uint32\+\_\+t {\bfseries Get\+Rs} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8789b4430e106fbf4641a2f5b05aea1a}{}\label{classv8_1_1internal_1_1_assembler_a8789b4430e106fbf4641a2f5b05aea1a}

\item 
static uint32\+\_\+t {\bfseries Get\+Rs\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a5a93c68e58f3e6359776310e34e3845b}{}\label{classv8_1_1internal_1_1_assembler_a5a93c68e58f3e6359776310e34e3845b}

\item 
static uint32\+\_\+t {\bfseries Get\+Rd} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a9d25da8924ab6d07813f96e70406bea1}{}\label{classv8_1_1internal_1_1_assembler_a9d25da8924ab6d07813f96e70406bea1}

\item 
static uint32\+\_\+t {\bfseries Get\+Rd\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a7270643a3cc0b13b40c9812a9fac6afc}{}\label{classv8_1_1internal_1_1_assembler_a7270643a3cc0b13b40c9812a9fac6afc}

\item 
static uint32\+\_\+t {\bfseries Get\+Sa} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4daadb3f73d101cfaab07162e768b67c}{}\label{classv8_1_1internal_1_1_assembler_a4daadb3f73d101cfaab07162e768b67c}

\item 
static uint32\+\_\+t {\bfseries Get\+Sa\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a9caa057f715280cf0fb7f5a8b48da595}{}\label{classv8_1_1internal_1_1_assembler_a9caa057f715280cf0fb7f5a8b48da595}

\item 
static uint32\+\_\+t {\bfseries Get\+Opcode\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a29052b8491d202b674be8f16d5404519}{}\label{classv8_1_1internal_1_1_assembler_a29052b8491d202b674be8f16d5404519}

\item 
static uint32\+\_\+t {\bfseries Get\+Function} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a41dd1ba1f6a855b26b7e1a761b075638}{}\label{classv8_1_1internal_1_1_assembler_a41dd1ba1f6a855b26b7e1a761b075638}

\item 
static uint32\+\_\+t {\bfseries Get\+Function\+Field} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a39dc763ea991d344a8e6fe44550570af}{}\label{classv8_1_1internal_1_1_assembler_a39dc763ea991d344a8e6fe44550570af}

\item 
static uint32\+\_\+t {\bfseries Get\+Immediate16} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ad4cef273fa7b05a3e569efd7a47fce51}{}\label{classv8_1_1internal_1_1_assembler_ad4cef273fa7b05a3e569efd7a47fce51}

\item 
static uint32\+\_\+t {\bfseries Get\+Label\+Const} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a5626ae8c9c963570b210ecf537d69a6d}{}\label{classv8_1_1internal_1_1_assembler_a5626ae8c9c963570b210ecf537d69a6d}

\item 
static int32\+\_\+t {\bfseries Get\+Branch\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a757346db1afcde39c9ea5bf7beef3881}{}\label{classv8_1_1internal_1_1_assembler_a757346db1afcde39c9ea5bf7beef3881}

\item 
static bool {\bfseries Is\+Lw} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1e862ce2e11365e82b7cf6cba29d5571}{}\label{classv8_1_1internal_1_1_assembler_a1e862ce2e11365e82b7cf6cba29d5571}

\item 
static int16\+\_\+t {\bfseries Get\+Lw\+Offset} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a95cb028a8545b4207316c9f8bb1ffe36}{}\label{classv8_1_1internal_1_1_assembler_a95cb028a8545b4207316c9f8bb1ffe36}

\item 
static Instr {\bfseries Set\+Lw\+Offset} (Instr instr, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a9dfb4b57f35e0b916bb904b256934cea}{}\label{classv8_1_1internal_1_1_assembler_a9dfb4b57f35e0b916bb904b256934cea}

\item 
static bool {\bfseries Is\+Sw} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac0e7213c2f20744067ebdd37f9edc815}{}\label{classv8_1_1internal_1_1_assembler_ac0e7213c2f20744067ebdd37f9edc815}

\item 
static Instr {\bfseries Set\+Sw\+Offset} (Instr instr, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a5e3dbca9258925732f02f7ba4c5efb7e}{}\label{classv8_1_1internal_1_1_assembler_a5e3dbca9258925732f02f7ba4c5efb7e}

\item 
static bool {\bfseries Is\+Add\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a79feb16d6d45ebd9807a0e11188ff67b}{}\label{classv8_1_1internal_1_1_assembler_a79feb16d6d45ebd9807a0e11188ff67b}

\item 
static Instr {\bfseries Set\+Add\+Immediate\+Offset} (Instr instr, int16\+\_\+t offset)\hypertarget{classv8_1_1internal_1_1_assembler_a998b7efd1ec5670f55128c49963bd5ed}{}\label{classv8_1_1internal_1_1_assembler_a998b7efd1ec5670f55128c49963bd5ed}

\item 
static bool {\bfseries Is\+And\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ae160be8cd383ec76a8c5688f8df5126e}{}\label{classv8_1_1internal_1_1_assembler_ae160be8cd383ec76a8c5688f8df5126e}

\item 
static bool {\bfseries Is\+Emitted\+Constant} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ab240a0b9b72e230d19c02d83694b91d6}{}\label{classv8_1_1internal_1_1_assembler_ab240a0b9b72e230d19c02d83694b91d6}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}{}\label{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address instruction\+\_\+payload, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}{}\label{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static int {\bfseries encode\+\_\+crbit} (const \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} \&cr, enum C\+R\+Bit crbit)\hypertarget{classv8_1_1internal_1_1_assembler_ab09d4334d3ac2b4e0378da6db12665b0}{}\label{classv8_1_1internal_1_1_assembler_ab09d4334d3ac2b4e0378da6db12665b0}

\item 
static Instr {\bfseries instr\+\_\+at} (byte $\ast$pc)\hypertarget{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}{}\label{classv8_1_1internal_1_1_assembler_a78442044ab76e3e2256d7e9a8e394718}

\item 
static void {\bfseries instr\+\_\+at\+\_\+put} (byte $\ast$pc, Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}{}\label{classv8_1_1internal_1_1_assembler_a3c92b7156c6df1a76bc2c32bb9860bd2}

\item 
static Condition {\bfseries Get\+Condition} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ad5aa90329d9d1f1e498f03f43aa62cc3}{}\label{classv8_1_1internal_1_1_assembler_ad5aa90329d9d1f1e498f03f43aa62cc3}

\item 
static bool {\bfseries Is\+Lis} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a79fa89ede5c09e3c22db848c20b27922}{}\label{classv8_1_1internal_1_1_assembler_a79fa89ede5c09e3c22db848c20b27922}

\item 
static bool {\bfseries Is\+Li} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_acf261500cef693a0f81f49c16257ac2f}{}\label{classv8_1_1internal_1_1_assembler_acf261500cef693a0f81f49c16257ac2f}

\item 
static bool {\bfseries Is\+Addic} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2a3b62726b2b0364f5377e3915f27692}{}\label{classv8_1_1internal_1_1_assembler_a2a3b62726b2b0364f5377e3915f27692}

\item 
static bool {\bfseries Is\+Ori} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a4d8cac0648a2220281529d6c55c5754e}{}\label{classv8_1_1internal_1_1_assembler_a4d8cac0648a2220281529d6c55c5754e}

\item 
static bool {\bfseries Is\+Branch} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}{}\label{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+RA} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_acb9dd6c7196ec3f10243ea1c4b22ff36}{}\label{classv8_1_1internal_1_1_assembler_acb9dd6c7196ec3f10243ea1c4b22ff36}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+RB} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ac5e7e18ba4c1ce4c8430228a287d4a2e}{}\label{classv8_1_1internal_1_1_assembler_ac5e7e18ba4c1ce4c8430228a287d4a2e}

\item 
static bool {\bfseries Is32\+Bit\+Load\+Into\+R12} (Instr instr1, Instr instr2)\hypertarget{classv8_1_1internal_1_1_assembler_adf501faa9dcc58792c740515425df19a}{}\label{classv8_1_1internal_1_1_assembler_adf501faa9dcc58792c740515425df19a}

\item 
static bool {\bfseries Is\+Cmp\+Register} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1c94690cd551ca1912742a1393f039d5}{}\label{classv8_1_1internal_1_1_assembler_a1c94690cd551ca1912742a1393f039d5}

\item 
static bool {\bfseries Is\+Cmp\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3bfe4733b9a24a40205559bad0274507}{}\label{classv8_1_1internal_1_1_assembler_a3bfe4733b9a24a40205559bad0274507}

\item 
static bool {\bfseries Is\+Rlwinm} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_aad64af7a1dd32bbe60e235202a49bf71}{}\label{classv8_1_1internal_1_1_assembler_aad64af7a1dd32bbe60e235202a49bf71}

\item 
static bool {\bfseries Is\+Andi} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a5c1930ebeba15e4cb8b9d88cff602fa6}{}\label{classv8_1_1internal_1_1_assembler_a5c1930ebeba15e4cb8b9d88cff602fa6}

\item 
static bool {\bfseries Is\+Cr\+Set} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a5711a127751989b51247b00f2a74a147}{}\label{classv8_1_1internal_1_1_assembler_a5711a127751989b51247b00f2a74a147}

\item 
static \hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Get\+Cmp\+Immediate\+Register} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a95f71d6bf17cf87f67dc5b4c4b33965a}{}\label{classv8_1_1internal_1_1_assembler_a95f71d6bf17cf87f67dc5b4c4b33965a}

\item 
static int {\bfseries Get\+Cmp\+Immediate\+Raw\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a2034e58f2b241fda22c86bbf22f31a63}{}\label{classv8_1_1internal_1_1_assembler_a2034e58f2b241fda22c86bbf22f31a63}

\item 
static bool {\bfseries Is\+Nop} (Instr instr, int type=N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP)\hypertarget{classv8_1_1internal_1_1_assembler_a47edc31e0975a4f8fc2f607d64de6acb}{}\label{classv8_1_1internal_1_1_assembler_a47edc31e0975a4f8fc2f607d64de6acb}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}{}\label{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address instruction\+\_\+payload, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}{}\label{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static int {\bfseries encode\+\_\+crbit} (const \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} \&cr, enum C\+R\+Bit crbit)\hypertarget{classv8_1_1internal_1_1_assembler_ab09d4334d3ac2b4e0378da6db12665b0}{}\label{classv8_1_1internal_1_1_assembler_ab09d4334d3ac2b4e0378da6db12665b0}

\item 
static Six\+Byte\+Instr {\bfseries instr\+\_\+at} (byte $\ast$pc)\hypertarget{classv8_1_1internal_1_1_assembler_ac80371824e94729c3beefde30ee89b12}{}\label{classv8_1_1internal_1_1_assembler_ac80371824e94729c3beefde30ee89b12}

\item 
static Condition {\bfseries Get\+Condition} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ad5aa90329d9d1f1e498f03f43aa62cc3}{}\label{classv8_1_1internal_1_1_assembler_ad5aa90329d9d1f1e498f03f43aa62cc3}

\item 
static bool {\bfseries Is\+Branch} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}{}\label{classv8_1_1internal_1_1_assembler_a8b7c46153150eabef1e9758b325bcb65}

\item 
static bool {\bfseries Is32\+Bit\+Load\+Into\+IP} (Six\+Byte\+Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_ab1ce85df13c4079afbfb4cad9eede4b8}{}\label{classv8_1_1internal_1_1_assembler_ab1ce85df13c4079afbfb4cad9eede4b8}

\item 
static bool {\bfseries Is\+Cmp\+Register} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a1c94690cd551ca1912742a1393f039d5}{}\label{classv8_1_1internal_1_1_assembler_a1c94690cd551ca1912742a1393f039d5}

\item 
static bool {\bfseries Is\+Cmp\+Immediate} (Instr instr)\hypertarget{classv8_1_1internal_1_1_assembler_a3bfe4733b9a24a40205559bad0274507}{}\label{classv8_1_1internal_1_1_assembler_a3bfe4733b9a24a40205559bad0274507}

\item 
static bool {\bfseries Is\+Nop} (Six\+Byte\+Instr instr, int type=N\+O\+N\+\_\+\+M\+A\+R\+K\+I\+N\+G\+\_\+\+N\+OP)\hypertarget{classv8_1_1internal_1_1_assembler_a4195f6a46b2709c2adf430afedeeddb3}{}\label{classv8_1_1internal_1_1_assembler_a4195f6a46b2709c2adf430afedeeddb3}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, Address constant\+\_\+pool)\hypertarget{classv8_1_1internal_1_1_assembler_a7a5853bb4160cca5c84dcbfb1b1163d2}{}\label{classv8_1_1internal_1_1_assembler_a7a5853bb4160cca5c84dcbfb1b1163d2}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_ac29ed47042682a42d121c16483ca7f45}{}\label{classv8_1_1internal_1_1_assembler_ac29ed47042682a42d121c16483ca7f45}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code)\hypertarget{classv8_1_1internal_1_1_assembler_a02cb2cf014c9b2a094e0c0d396182944}{}\label{classv8_1_1internal_1_1_assembler_a02cb2cf014c9b2a094e0c0d396182944}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_adbc42fd215e8f9f9753310dcc4515b21}{}\label{classv8_1_1internal_1_1_assembler_adbc42fd215e8f9f9753310dcc4515b21}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}{}\label{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address instruction\+\_\+payload, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}{}\label{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static Reloc\+Info\+::\+Mode {\bfseries Reloc\+Info\+None} ()\hypertarget{classv8_1_1internal_1_1_assembler_a7c8fddad236e3cfebc274b262d2f5516}{}\label{classv8_1_1internal_1_1_assembler_a7c8fddad236e3cfebc274b262d2f5516}

\item 
static bool {\bfseries Is\+Nop} (Address addr)\hypertarget{classv8_1_1internal_1_1_assembler_aab6f1218c65119d5a445a6c722cdebca}{}\label{classv8_1_1internal_1_1_assembler_aab6f1218c65119d5a445a6c722cdebca}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, Address constant\+\_\+pool)\hypertarget{classv8_1_1internal_1_1_assembler_a7a5853bb4160cca5c84dcbfb1b1163d2}{}\label{classv8_1_1internal_1_1_assembler_a7a5853bb4160cca5c84dcbfb1b1163d2}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address constant\+\_\+pool, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_ac29ed47042682a42d121c16483ca7f45}{}\label{classv8_1_1internal_1_1_assembler_ac29ed47042682a42d121c16483ca7f45}

\item 
static Address {\bfseries target\+\_\+address\+\_\+at} (Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code)\hypertarget{classv8_1_1internal_1_1_assembler_a02cb2cf014c9b2a094e0c0d396182944}{}\label{classv8_1_1internal_1_1_assembler_a02cb2cf014c9b2a094e0c0d396182944}

\item 
static void {\bfseries set\+\_\+target\+\_\+address\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target, I\+Cache\+Flush\+Mode icache\+\_\+flush\+\_\+mode=F\+L\+U\+S\+H\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+I\+F\+\_\+\+N\+E\+E\+D\+ED)\hypertarget{classv8_1_1internal_1_1_assembler_adbc42fd215e8f9f9753310dcc4515b21}{}\label{classv8_1_1internal_1_1_assembler_adbc42fd215e8f9f9753310dcc4515b21}

\item 
static Address {\bfseries target\+\_\+address\+\_\+from\+\_\+return\+\_\+address} (Address pc)\hypertarget{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}{}\label{classv8_1_1internal_1_1_assembler_aecc18cb9e5585fd3ba8345da311271bc}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+special\+\_\+target\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address instruction\+\_\+payload, \hyperlink{classv8_1_1internal_1_1_code}{Code} $\ast$code, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}{}\label{classv8_1_1internal_1_1_assembler_a4a3e0fc9bcd3b17061bbd4d98a944779}

\item 
static void {\bfseries deserialization\+\_\+set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, Address pc, Address target, Reloc\+Info\+::\+Mode mode=Reloc\+Info\+::\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE)\hypertarget{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}{}\label{classv8_1_1internal_1_1_assembler_ad60b9ab388daaf3ccace2e2fe9dd28f0}

\item 
static bool {\bfseries Is\+Nop} (Address addr)\hypertarget{classv8_1_1internal_1_1_assembler_aab6f1218c65119d5a445a6c722cdebca}{}\label{classv8_1_1internal_1_1_assembler_aab6f1218c65119d5a445a6c722cdebca}

\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const int {\bfseries k\+Special\+Target\+Size} = k\+Pointer\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a0029a90c10703f080143c2d0bc6a9d0d}{}\label{classv8_1_1internal_1_1_assembler_a0029a90c10703f080143c2d0bc6a9d0d}

\item 
static const int {\bfseries k\+Instr\+Size} = sizeof(Instr)\hypertarget{classv8_1_1internal_1_1_assembler_a10762c95d6d0ae339137afa34c2b5024}{}\label{classv8_1_1internal_1_1_assembler_a10762c95d6d0ae339137afa34c2b5024}

\item 
static const int {\bfseries k\+Patch\+Debug\+Break\+Slot\+Address\+Offset} = 2 $\ast$ k\+Instr\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a4c176c6033fabbe4073b09f0ae830c3c}{}\label{classv8_1_1internal_1_1_assembler_a4c176c6033fabbe4073b09f0ae830c3c}

\item 
static const int {\bfseries k\+Pc\+Load\+Delta} = 8\hypertarget{classv8_1_1internal_1_1_assembler_ae431ec4cf4e1054c687eb67711de45b0}{}\label{classv8_1_1internal_1_1_assembler_ae431ec4cf4e1054c687eb67711de45b0}

\item 
static const int {\bfseries k\+Debug\+Break\+Slot\+Instructions} = 4\hypertarget{classv8_1_1internal_1_1_assembler_a4746dcf25b4bf6d0e7918a665af501e8}{}\label{classv8_1_1internal_1_1_assembler_a4746dcf25b4bf6d0e7918a665af501e8}

\item 
static const int {\bfseries k\+Debug\+Break\+Slot\+Length}
\item 
static const int {\bfseries k\+Max\+Dist\+To\+Int\+Pool} = 4$\ast$KB\hypertarget{classv8_1_1internal_1_1_assembler_ab190fe0984ff6492338086b3ba7419db}{}\label{classv8_1_1internal_1_1_assembler_ab190fe0984ff6492338086b3ba7419db}

\item 
static const int {\bfseries k\+Max\+Dist\+To\+F\+P\+Pool} = 1$\ast$KB\hypertarget{classv8_1_1internal_1_1_assembler_ac0c80c1882188e953d7d7b96660188fc}{}\label{classv8_1_1internal_1_1_assembler_ac0c80c1882188e953d7d7b96660188fc}

\item 
static const int {\bfseries k\+Min\+Num\+Pending\+Constants} = 4\hypertarget{classv8_1_1internal_1_1_assembler_a9c9ccdcd77e1e2a77b7200f38d390efb}{}\label{classv8_1_1internal_1_1_assembler_a9c9ccdcd77e1e2a77b7200f38d390efb}

\item 
static const int {\bfseries k\+Max\+Num\+Pending32\+Constants} = k\+Max\+Dist\+To\+Int\+Pool / k\+Instr\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a02ac692e910b9b48feb70d999bbe484e}{}\label{classv8_1_1internal_1_1_assembler_a02ac692e910b9b48feb70d999bbe484e}

\item 
static const int {\bfseries k\+Max\+Num\+Pending64\+Constants} = k\+Max\+Dist\+To\+F\+P\+Pool / k\+Instr\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a666a10e08fc324d30fee5066fc3230ce}{}\label{classv8_1_1internal_1_1_assembler_a666a10e08fc324d30fee5066fc3230ce}

\item 
static const int {\bfseries k\+Call\+Size\+Without\+Relocation} = 4 $\ast$ k\+Instruction\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a8521770a51e72429404fc1688d2d391d}{}\label{classv8_1_1internal_1_1_assembler_a8521770a51e72429404fc1688d2d391d}

\item 
static const int {\bfseries k\+Call\+Size\+With\+Relocation} = 2 $\ast$ k\+Instruction\+Size\hypertarget{classv8_1_1internal_1_1_assembler_aed9c22ed256a02f3b9bb364673f2047e}{}\label{classv8_1_1internal_1_1_assembler_aed9c22ed256a02f3b9bb364673f2047e}

\item 
static const int {\bfseries k\+Max\+Veneer\+Code\+Size} = 1 $\ast$ k\+Instruction\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a9bd13d7a7831ad6b2aaca9f53c702c95}{}\label{classv8_1_1internal_1_1_assembler_a9bd13d7a7831ad6b2aaca9f53c702c95}

\item 
static const int {\bfseries k\+Call\+Target\+Address\+Offset} = k\+Pointer\+Size\hypertarget{classv8_1_1internal_1_1_assembler_acdf283cff6e93796d2df7b330dfd9e53}{}\label{classv8_1_1internal_1_1_assembler_acdf283cff6e93796d2df7b330dfd9e53}

\item 
static const int {\bfseries k\+Call\+Instruction\+Length} = 5\hypertarget{classv8_1_1internal_1_1_assembler_a046d8801b19667b5b8cce69459be56d8}{}\label{classv8_1_1internal_1_1_assembler_a046d8801b19667b5b8cce69459be56d8}

\item 
static const byte {\bfseries k\+Test\+Al\+Byte} = 0x\+A8\hypertarget{classv8_1_1internal_1_1_assembler_ac247b7eebb135a50f85ad1125ff9c9f5}{}\label{classv8_1_1internal_1_1_assembler_ac247b7eebb135a50f85ad1125ff9c9f5}

\item 
static const byte {\bfseries k\+Nop\+Byte} = 0x90\hypertarget{classv8_1_1internal_1_1_assembler_a2c2709aa24d4b63528f6065f1eb7f99a}{}\label{classv8_1_1internal_1_1_assembler_a2c2709aa24d4b63528f6065f1eb7f99a}

\item 
static const byte {\bfseries k\+Jmp\+Short\+Opcode} = 0x\+EB\hypertarget{classv8_1_1internal_1_1_assembler_a37e3ae24c2ba65caf7214713f6261dcc}{}\label{classv8_1_1internal_1_1_assembler_a37e3ae24c2ba65caf7214713f6261dcc}

\item 
static const byte {\bfseries k\+Jcc\+Short\+Prefix} = 0x70\hypertarget{classv8_1_1internal_1_1_assembler_a50b1af19d7ab11458a62d960ad410db4}{}\label{classv8_1_1internal_1_1_assembler_a50b1af19d7ab11458a62d960ad410db4}

\item 
static const byte {\bfseries k\+Jnc\+Short\+Opcode} = k\+Jcc\+Short\+Prefix $\vert$ not\+\_\+carry\hypertarget{classv8_1_1internal_1_1_assembler_ab94677be30ef77303e05924a7de77ab4}{}\label{classv8_1_1internal_1_1_assembler_ab94677be30ef77303e05924a7de77ab4}

\item 
static const byte {\bfseries k\+Jc\+Short\+Opcode} = k\+Jcc\+Short\+Prefix $\vert$ carry\hypertarget{classv8_1_1internal_1_1_assembler_adf82cc43141938b56b420709f4b22cbc}{}\label{classv8_1_1internal_1_1_assembler_adf82cc43141938b56b420709f4b22cbc}

\item 
static const byte {\bfseries k\+Jnz\+Short\+Opcode} = k\+Jcc\+Short\+Prefix $\vert$ not\+\_\+zero\hypertarget{classv8_1_1internal_1_1_assembler_a1bae7192a9c4292add3311d2e157349e}{}\label{classv8_1_1internal_1_1_assembler_a1bae7192a9c4292add3311d2e157349e}

\item 
static const byte {\bfseries k\+Jz\+Short\+Opcode} = k\+Jcc\+Short\+Prefix $\vert$ zero\hypertarget{classv8_1_1internal_1_1_assembler_afc999c5ae18cf8001be7ac404aaab00f}{}\label{classv8_1_1internal_1_1_assembler_afc999c5ae18cf8001be7ac404aaab00f}

\item 
static const int {\bfseries k\+Maximal\+Buffer\+Size} = 512$\ast$MB\hypertarget{classv8_1_1internal_1_1_assembler_a6ee2bf9ac17f21310c482bdfa529bc47}{}\label{classv8_1_1internal_1_1_assembler_a6ee2bf9ac17f21310c482bdfa529bc47}

\item 
static const int {\bfseries k\+Branch\+P\+C\+Offset} = 4\hypertarget{classv8_1_1internal_1_1_assembler_a23f43c63d5c07ca55f596eb86b871656}{}\label{classv8_1_1internal_1_1_assembler_a23f43c63d5c07ca55f596eb86b871656}

\item 
static const int {\bfseries k\+Instructions\+For32\+Bit\+Constant} = 2\hypertarget{classv8_1_1internal_1_1_assembler_a2b22846511c50accb8edd21614f9ea65}{}\label{classv8_1_1internal_1_1_assembler_a2b22846511c50accb8edd21614f9ea65}

\item 
static const int {\bfseries k\+Instructions\+For64\+Bit\+Constant} = 4\hypertarget{classv8_1_1internal_1_1_assembler_acf0925403f4703b5deef5a3477801dbd}{}\label{classv8_1_1internal_1_1_assembler_acf0925403f4703b5deef5a3477801dbd}

\item 
static const int {\bfseries k\+Mov\+Instructions\+Constant\+Pool} = 1\hypertarget{classv8_1_1internal_1_1_assembler_af8e990c5a887b602269fa7b062cb5429}{}\label{classv8_1_1internal_1_1_assembler_af8e990c5a887b602269fa7b062cb5429}

\item 
static const int {\bfseries k\+Mov\+Instructions\+No\+Constant\+Pool} = 2\hypertarget{classv8_1_1internal_1_1_assembler_ab4e1fc20bacb0a71a58808cd42f6f1a1}{}\label{classv8_1_1internal_1_1_assembler_ab4e1fc20bacb0a71a58808cd42f6f1a1}

\item 
static const int {\bfseries k\+Tagged\+Load\+Instructions} = 1\hypertarget{classv8_1_1internal_1_1_assembler_aeedc7f3073188742e852543e84389f4a}{}\label{classv8_1_1internal_1_1_assembler_aeedc7f3073188742e852543e84389f4a}

\item 
static const int {\bfseries k\+Mov\+Instructions}
\item 
static const int {\bfseries k\+Bytes\+For\+Ptr\+Constant} = 6\hypertarget{classv8_1_1internal_1_1_assembler_a283d06fbbd21b523eb446afed0e97811}{}\label{classv8_1_1internal_1_1_assembler_a283d06fbbd21b523eb446afed0e97811}

\item 
static const int {\bfseries k\+Call\+Sequence\+Length} = 8\hypertarget{classv8_1_1internal_1_1_assembler_af8ccdcdb385b2f219e5cf3eee8efbaca}{}\label{classv8_1_1internal_1_1_assembler_af8ccdcdb385b2f219e5cf3eee8efbaca}

\item 
static const int {\bfseries k\+Patch\+Debug\+Break\+Slot\+Return\+Offset} = k\+Call\+Target\+Address\+Offset\hypertarget{classv8_1_1internal_1_1_assembler_a7b44d0eb63217b88231db5a3d6398f13}{}\label{classv8_1_1internal_1_1_assembler_a7b44d0eb63217b88231db5a3d6398f13}

\item 
static const int {\bfseries k\+Call\+Scratch\+Register\+Instruction\+Length} = 3\hypertarget{classv8_1_1internal_1_1_assembler_a464d5e827a00a2b96d21d221a2df7deb}{}\label{classv8_1_1internal_1_1_assembler_a464d5e827a00a2b96d21d221a2df7deb}

\item 
static const int {\bfseries k\+Short\+Call\+Instruction\+Length} = 5\hypertarget{classv8_1_1internal_1_1_assembler_a173c5246b2a39dd655e41822666c4557}{}\label{classv8_1_1internal_1_1_assembler_a173c5246b2a39dd655e41822666c4557}

\item 
static const int {\bfseries k\+Move\+Address\+Into\+Scratch\+Register\+Instruction\+Length}
\item 
static const byte {\bfseries k\+Test\+Eax\+Byte} = 0x\+A9\hypertarget{classv8_1_1internal_1_1_assembler_a7f91a0f17765c3755cc058ff03f8b639}{}\label{classv8_1_1internal_1_1_assembler_a7f91a0f17765c3755cc058ff03f8b639}

\end{DoxyCompactItemize}
\subsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
int {\bfseries buffer\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}{}\label{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}

\item 
int {\bfseries target\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_af405015856cbe9163fb7cdaf9f78b01c}{}\label{classv8_1_1internal_1_1_assembler_af405015856cbe9163fb7cdaf9f78b01c}

\item 
void {\bfseries target\+\_\+at\+\_\+put} (int pos, int target\+\_\+pos)\hypertarget{classv8_1_1internal_1_1_assembler_ab967265347cac6fc1075a35157d5c4c5}{}\label{classv8_1_1internal_1_1_assembler_ab967265347cac6fc1075a35157d5c4c5}

\item 
void {\bfseries Start\+Block\+Const\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5291c3f9a74d0c595d5e2b51fb542dc3}{}\label{classv8_1_1internal_1_1_assembler_a5291c3f9a74d0c595d5e2b51fb542dc3}

\item 
void {\bfseries End\+Block\+Const\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3c9b01d11b78e2b60228b31df2fa2060}{}\label{classv8_1_1internal_1_1_assembler_a3c9b01d11b78e2b60228b31df2fa2060}

\item 
bool {\bfseries is\+\_\+const\+\_\+pool\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_ad5b3c4b92026bd5f6326852772cbc20e}{}\label{classv8_1_1internal_1_1_assembler_ad5b3c4b92026bd5f6326852772cbc20e}

\item 
const \hyperlink{structv8_1_1internal_1_1_register}{Register} \& {\bfseries Appropriate\+Zero\+Reg\+For} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&reg) const \hypertarget{classv8_1_1internal_1_1_assembler_aa2b60b226a36f7ff35faacb15af0334b}{}\label{classv8_1_1internal_1_1_assembler_aa2b60b226a36f7ff35faacb15af0334b}

\item 
void {\bfseries Load\+Store} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&addr, Load\+Store\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a8bf06491180ecef102e9d7f3d442cee7}{}\label{classv8_1_1internal_1_1_assembler_a8bf06491180ecef102e9d7f3d442cee7}

\item 
void {\bfseries Load\+Store\+Pair} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt2, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&addr, Load\+Store\+Pair\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_ad4648b55828be176da6e7a58ea9ae90a}{}\label{classv8_1_1internal_1_1_assembler_ad4648b55828be176da6e7a58ea9ae90a}

\item 
void {\bfseries Logical} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Logical\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_af22c2e2b69c30c75cb24e6fa5b7ded3d}{}\label{classv8_1_1internal_1_1_assembler_af22c2e2b69c30c75cb24e6fa5b7ded3d}

\item 
void {\bfseries Logical\+Immediate} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, unsigned n, unsigned imm\+\_\+s, unsigned imm\+\_\+r, Logical\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a018755bcd66ab31ab30c9377ab4596de}{}\label{classv8_1_1internal_1_1_assembler_a018755bcd66ab31ab30c9377ab4596de}

\item 
void {\bfseries Conditional\+Compare} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Status\+Flags nzcv, Condition cond, Conditional\+Compare\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a7baf3057bfbb5ee7d7b9f4a701336e67}{}\label{classv8_1_1internal_1_1_assembler_a7baf3057bfbb5ee7d7b9f4a701336e67}

\item 
void {\bfseries Add\+Sub\+With\+Carry} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Flags\+Update S, Add\+Sub\+With\+Carry\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a28ae7ee1d3bf4e205b3de9a24854f146}{}\label{classv8_1_1internal_1_1_assembler_a28ae7ee1d3bf4e205b3de9a24854f146}

\item 
void {\bfseries Emit\+Shift} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, Shift shift, unsigned amount)\hypertarget{classv8_1_1internal_1_1_assembler_ab711cd49f146d38f2aaf9ec63094f1b4}{}\label{classv8_1_1internal_1_1_assembler_ab711cd49f146d38f2aaf9ec63094f1b4}

\item 
void {\bfseries Emit\+Extend\+Shift} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, Extend extend, unsigned left\+\_\+shift)\hypertarget{classv8_1_1internal_1_1_assembler_a62118a7122e92d4f3561cae99745a620}{}\label{classv8_1_1internal_1_1_assembler_a62118a7122e92d4f3561cae99745a620}

\item 
void {\bfseries Add\+Sub} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Flags\+Update S, Add\+Sub\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_adf061209b430dc3e6976979c970010da}{}\label{classv8_1_1internal_1_1_assembler_adf061209b430dc3e6976979c970010da}

\item 
void {\bfseries Remove\+Branch\+From\+Label\+Link\+Chain} (\hyperlink{classv8_1_1internal_1_1_instruction}{Instruction} $\ast$branch, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label, \hyperlink{classv8_1_1internal_1_1_instruction}{Instruction} $\ast$label\+\_\+veneer=N\+U\+LL)\hypertarget{classv8_1_1internal_1_1_assembler_a7e1c4c79f003a1e5e61b5b0c4df36c8d}{}\label{classv8_1_1internal_1_1_assembler_a7e1c4c79f003a1e5e61b5b0c4df36c8d}

\item 
void {\bfseries Set\+Recorded\+Ast\+Id} (\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id)\hypertarget{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}{}\label{classv8_1_1internal_1_1_assembler_aa50ac28283c155b3de03004c43fcffd9}

\item 
int {\bfseries unresolved\+\_\+branches\+\_\+first\+\_\+limit} () const \hypertarget{classv8_1_1internal_1_1_assembler_aef0fa1f4805a90491f32a26022244d06}{}\label{classv8_1_1internal_1_1_assembler_aef0fa1f4805a90491f32a26022244d06}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a51520d11018d7339e486fe3a8af037db}{}\label{classv8_1_1internal_1_1_assembler_a51520d11018d7339e486fe3a8af037db}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a09f41e727d9deac694e46a3b7122fbc8}{}\label{classv8_1_1internal_1_1_assembler_a09f41e727d9deac694e46a3b7122fbc8}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9cf4684f6e19e8cd398423d586472e6a}{}\label{classv8_1_1internal_1_1_assembler_a9cf4684f6e19e8cd398423d586472e6a}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2412921440e4652da9087dd027f9fd7d}{}\label{classv8_1_1internal_1_1_assembler_a2412921440e4652da9087dd027f9fd7d}

\item 
byte $\ast$ {\bfseries addr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a49ea29ab3d6097a421f3391fd621edb2}{}\label{classv8_1_1internal_1_1_assembler_a49ea29ab3d6097a421f3391fd621edb2}

\item 
void {\bfseries lsa} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint8\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a5a9e90bc4796401342337ec1e166832c}{}\label{classv8_1_1internal_1_1_assembler_a5a9e90bc4796401342337ec1e166832c}

\item 
void {\bfseries Load\+Reg\+Plus\+Offset\+To\+At} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ac4a062980b2193fe3d7d6c77063acdca}{}\label{classv8_1_1internal_1_1_assembler_ac4a062980b2193fe3d7d6c77063acdca}

\item 
int32\+\_\+t {\bfseries buffer\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a8772b8302d9c269364f00a0050495e25}{}\label{classv8_1_1internal_1_1_assembler_a8772b8302d9c269364f00a0050495e25}

\item 
int {\bfseries target\+\_\+at} (int pos, bool is\+\_\+internal)\hypertarget{classv8_1_1internal_1_1_assembler_afd050e9e2fbd10840e521917f8a161d7}{}\label{classv8_1_1internal_1_1_assembler_afd050e9e2fbd10840e521917f8a161d7}

\item 
void {\bfseries target\+\_\+at\+\_\+put} (int pos, int target\+\_\+pos, bool is\+\_\+internal)\hypertarget{classv8_1_1internal_1_1_assembler_a2030c1a28605fe12eb24057729704b4f}{}\label{classv8_1_1internal_1_1_assembler_a2030c1a28605fe12eb24057729704b4f}

\item 
bool {\bfseries Must\+Use\+Reg} (Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a70b81845091889e06cec56a4c8c00bbb}{}\label{classv8_1_1internal_1_1_assembler_a70b81845091889e06cec56a4c8c00bbb}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
void {\bfseries Block\+Trampoline\+Pool\+Before} (int pc\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_af619a4b75eae85808bb3ac4033a33dd8}{}\label{classv8_1_1internal_1_1_assembler_af619a4b75eae85808bb3ac4033a33dd8}

\item 
void {\bfseries Start\+Block\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a423367f028590214fb9374a6cd99c87b}{}\label{classv8_1_1internal_1_1_assembler_a423367f028590214fb9374a6cd99c87b}

\item 
void {\bfseries End\+Block\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2014c42ad0e1dda82cc2696f6a1c33e0}{}\label{classv8_1_1internal_1_1_assembler_a2014c42ad0e1dda82cc2696f6a1c33e0}

\item 
bool {\bfseries is\+\_\+trampoline\+\_\+pool\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_a4303c882ecf1a4db8b07179ad8e2ced1}{}\label{classv8_1_1internal_1_1_assembler_a4303c882ecf1a4db8b07179ad8e2ced1}

\item 
bool {\bfseries has\+\_\+exception} () const \hypertarget{classv8_1_1internal_1_1_assembler_a16903b2088f3052648947459771acb2e}{}\label{classv8_1_1internal_1_1_assembler_a16903b2088f3052648947459771acb2e}

\item 
void {\bfseries Double\+As\+Two\+U\+Int32} (double d, uint32\+\_\+t $\ast$lo, uint32\+\_\+t $\ast$hi)\hypertarget{classv8_1_1internal_1_1_assembler_aa31c555433d81a57d9f24e05b7262498}{}\label{classv8_1_1internal_1_1_assembler_aa31c555433d81a57d9f24e05b7262498}

\item 
bool {\bfseries is\+\_\+trampoline\+\_\+emitted} () const \hypertarget{classv8_1_1internal_1_1_assembler_ab1480d9651601fc73f7c264b497bd227}{}\label{classv8_1_1internal_1_1_assembler_ab1480d9651601fc73f7c264b497bd227}

\item 
void {\bfseries Start\+Block\+Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_a404777c325647b5388f49e7041b84721}{}\label{classv8_1_1internal_1_1_assembler_a404777c325647b5388f49e7041b84721}

\item 
void {\bfseries End\+Block\+Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_aca8fc8fc9bcaeb6e638e2b47550c764e}{}\label{classv8_1_1internal_1_1_assembler_aca8fc8fc9bcaeb6e638e2b47550c764e}

\item 
bool {\bfseries is\+\_\+buffer\+\_\+growth\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_abb132493b2e002ff8586d73498975cee}{}\label{classv8_1_1internal_1_1_assembler_abb132493b2e002ff8586d73498975cee}

\item 
void {\bfseries Emit\+Forbidden\+Slot\+Instruction} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5c99009937ac1841a70a4733341ba64c}{}\label{classv8_1_1internal_1_1_assembler_a5c99009937ac1841a70a4733341ba64c}

\item 
void {\bfseries Check\+Trampoline\+Pool\+Quick} (int extra\+\_\+instructions=0)\hypertarget{classv8_1_1internal_1_1_assembler_af0749b236113331bc0b3b52fbac8b5ba}{}\label{classv8_1_1internal_1_1_assembler_af0749b236113331bc0b3b52fbac8b5ba}

\item 
void {\bfseries Check\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}{}\label{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}

\item 
void {\bfseries lsa} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint8\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a5a9e90bc4796401342337ec1e166832c}{}\label{classv8_1_1internal_1_1_assembler_a5a9e90bc4796401342337ec1e166832c}

\item 
void {\bfseries dlsa} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint8\+\_\+t sa)\hypertarget{classv8_1_1internal_1_1_assembler_a3c7bc0d43007f820b3272a5dbbe3f237}{}\label{classv8_1_1internal_1_1_assembler_a3c7bc0d43007f820b3272a5dbbe3f237}

\item 
void {\bfseries Load\+Reg\+Plus\+Offset\+To\+At} (const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&src)\hypertarget{classv8_1_1internal_1_1_assembler_ac4a062980b2193fe3d7d6c77063acdca}{}\label{classv8_1_1internal_1_1_assembler_ac4a062980b2193fe3d7d6c77063acdca}

\item 
int64\+\_\+t {\bfseries buffer\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_aaf9befec3f2bc003dfa2c2e26ab02fd4}{}\label{classv8_1_1internal_1_1_assembler_aaf9befec3f2bc003dfa2c2e26ab02fd4}

\item 
int {\bfseries target\+\_\+at} (int pos, bool is\+\_\+internal)\hypertarget{classv8_1_1internal_1_1_assembler_afd050e9e2fbd10840e521917f8a161d7}{}\label{classv8_1_1internal_1_1_assembler_afd050e9e2fbd10840e521917f8a161d7}

\item 
void {\bfseries target\+\_\+at\+\_\+put} (int pos, int target\+\_\+pos, bool is\+\_\+internal)\hypertarget{classv8_1_1internal_1_1_assembler_a2030c1a28605fe12eb24057729704b4f}{}\label{classv8_1_1internal_1_1_assembler_a2030c1a28605fe12eb24057729704b4f}

\item 
bool {\bfseries Must\+Use\+Reg} (Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a70b81845091889e06cec56a4c8c00bbb}{}\label{classv8_1_1internal_1_1_assembler_a70b81845091889e06cec56a4c8c00bbb}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
void {\bfseries Block\+Trampoline\+Pool\+Before} (int pc\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_af619a4b75eae85808bb3ac4033a33dd8}{}\label{classv8_1_1internal_1_1_assembler_af619a4b75eae85808bb3ac4033a33dd8}

\item 
void {\bfseries Start\+Block\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a423367f028590214fb9374a6cd99c87b}{}\label{classv8_1_1internal_1_1_assembler_a423367f028590214fb9374a6cd99c87b}

\item 
void {\bfseries End\+Block\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2014c42ad0e1dda82cc2696f6a1c33e0}{}\label{classv8_1_1internal_1_1_assembler_a2014c42ad0e1dda82cc2696f6a1c33e0}

\item 
bool {\bfseries is\+\_\+trampoline\+\_\+pool\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_a4303c882ecf1a4db8b07179ad8e2ced1}{}\label{classv8_1_1internal_1_1_assembler_a4303c882ecf1a4db8b07179ad8e2ced1}

\item 
bool {\bfseries has\+\_\+exception} () const \hypertarget{classv8_1_1internal_1_1_assembler_a16903b2088f3052648947459771acb2e}{}\label{classv8_1_1internal_1_1_assembler_a16903b2088f3052648947459771acb2e}

\item 
void {\bfseries Double\+As\+Two\+U\+Int32} (double d, uint32\+\_\+t $\ast$lo, uint32\+\_\+t $\ast$hi)\hypertarget{classv8_1_1internal_1_1_assembler_aa31c555433d81a57d9f24e05b7262498}{}\label{classv8_1_1internal_1_1_assembler_aa31c555433d81a57d9f24e05b7262498}

\item 
bool {\bfseries is\+\_\+trampoline\+\_\+emitted} () const \hypertarget{classv8_1_1internal_1_1_assembler_ab1480d9651601fc73f7c264b497bd227}{}\label{classv8_1_1internal_1_1_assembler_ab1480d9651601fc73f7c264b497bd227}

\item 
void {\bfseries Start\+Block\+Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_a404777c325647b5388f49e7041b84721}{}\label{classv8_1_1internal_1_1_assembler_a404777c325647b5388f49e7041b84721}

\item 
void {\bfseries End\+Block\+Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_aca8fc8fc9bcaeb6e638e2b47550c764e}{}\label{classv8_1_1internal_1_1_assembler_aca8fc8fc9bcaeb6e638e2b47550c764e}

\item 
bool {\bfseries is\+\_\+buffer\+\_\+growth\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_abb132493b2e002ff8586d73498975cee}{}\label{classv8_1_1internal_1_1_assembler_abb132493b2e002ff8586d73498975cee}

\item 
void {\bfseries Emit\+Forbidden\+Slot\+Instruction} ()\hypertarget{classv8_1_1internal_1_1_assembler_a5c99009937ac1841a70a4733341ba64c}{}\label{classv8_1_1internal_1_1_assembler_a5c99009937ac1841a70a4733341ba64c}

\item 
void {\bfseries Check\+Trampoline\+Pool\+Quick} (int extra\+\_\+instructions=0)\hypertarget{classv8_1_1internal_1_1_assembler_af0749b236113331bc0b3b52fbac8b5ba}{}\label{classv8_1_1internal_1_1_assembler_af0749b236113331bc0b3b52fbac8b5ba}

\item 
int {\bfseries buffer\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}{}\label{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}

\item 
int {\bfseries target\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_af405015856cbe9163fb7cdaf9f78b01c}{}\label{classv8_1_1internal_1_1_assembler_af405015856cbe9163fb7cdaf9f78b01c}

\item 
void {\bfseries target\+\_\+at\+\_\+put} (int pos, int target\+\_\+pos, bool $\ast$is\+\_\+branch=nullptr)\hypertarget{classv8_1_1internal_1_1_assembler_aa566b23bf93aac77963b74bd3a6a644f}{}\label{classv8_1_1internal_1_1_assembler_aa566b23bf93aac77963b74bd3a6a644f}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
Constant\+Pool\+Entry\+::\+Access {\bfseries Constant\+Pool\+Add\+Entry} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t value)\hypertarget{classv8_1_1internal_1_1_assembler_aad8c45b50c825d51e79b5dfc866e92be}{}\label{classv8_1_1internal_1_1_assembler_aad8c45b50c825d51e79b5dfc866e92be}

\item 
Constant\+Pool\+Entry\+::\+Access {\bfseries Constant\+Pool\+Add\+Entry} (double value)\hypertarget{classv8_1_1internal_1_1_assembler_a9f53115448aff9bcd0a78c7609fbff73}{}\label{classv8_1_1internal_1_1_assembler_a9f53115448aff9bcd0a78c7609fbff73}

\item 
void {\bfseries Block\+Trampoline\+Pool\+Before} (int pc\+\_\+offset)\hypertarget{classv8_1_1internal_1_1_assembler_af619a4b75eae85808bb3ac4033a33dd8}{}\label{classv8_1_1internal_1_1_assembler_af619a4b75eae85808bb3ac4033a33dd8}

\item 
void {\bfseries Start\+Block\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a423367f028590214fb9374a6cd99c87b}{}\label{classv8_1_1internal_1_1_assembler_a423367f028590214fb9374a6cd99c87b}

\item 
void {\bfseries End\+Block\+Trampoline\+Pool} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2014c42ad0e1dda82cc2696f6a1c33e0}{}\label{classv8_1_1internal_1_1_assembler_a2014c42ad0e1dda82cc2696f6a1c33e0}

\item 
bool {\bfseries is\+\_\+trampoline\+\_\+pool\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_a4303c882ecf1a4db8b07179ad8e2ced1}{}\label{classv8_1_1internal_1_1_assembler_a4303c882ecf1a4db8b07179ad8e2ced1}

\item 
void {\bfseries Start\+Block\+Constant\+Pool\+Entry\+Sharing} ()\hypertarget{classv8_1_1internal_1_1_assembler_a305118d61d54a93a70d5fcead3f321fa}{}\label{classv8_1_1internal_1_1_assembler_a305118d61d54a93a70d5fcead3f321fa}

\item 
void {\bfseries End\+Block\+Constant\+Pool\+Entry\+Sharing} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab3f7eaa5a0105347af3309e19dbd1416}{}\label{classv8_1_1internal_1_1_assembler_ab3f7eaa5a0105347af3309e19dbd1416}

\item 
bool {\bfseries is\+\_\+constant\+\_\+pool\+\_\+entry\+\_\+sharing\+\_\+blocked} () const \hypertarget{classv8_1_1internal_1_1_assembler_af574a01e0333301ac7d4672e509f7a83}{}\label{classv8_1_1internal_1_1_assembler_af574a01e0333301ac7d4672e509f7a83}

\item 
bool {\bfseries has\+\_\+exception} () const \hypertarget{classv8_1_1internal_1_1_assembler_a16903b2088f3052648947459771acb2e}{}\label{classv8_1_1internal_1_1_assembler_a16903b2088f3052648947459771acb2e}

\item 
bool {\bfseries is\+\_\+trampoline\+\_\+emitted} () const \hypertarget{classv8_1_1internal_1_1_assembler_ab1480d9651601fc73f7c264b497bd227}{}\label{classv8_1_1internal_1_1_assembler_ab1480d9651601fc73f7c264b497bd227}

\item 
int {\bfseries buffer\+\_\+space} () const \hypertarget{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}{}\label{classv8_1_1internal_1_1_assembler_a8ba929054f66b875624f0df958d44cd8}

\item 
int {\bfseries target\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_af405015856cbe9163fb7cdaf9f78b01c}{}\label{classv8_1_1internal_1_1_assembler_af405015856cbe9163fb7cdaf9f78b01c}

\item 
void {\bfseries target\+\_\+at\+\_\+put} (int pos, int target\+\_\+pos, bool $\ast$is\+\_\+branch=nullptr)\hypertarget{classv8_1_1internal_1_1_assembler_aa566b23bf93aac77963b74bd3a6a644f}{}\label{classv8_1_1internal_1_1_assembler_aa566b23bf93aac77963b74bd3a6a644f}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
void {\bfseries call} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand)\hypertarget{classv8_1_1internal_1_1_assembler_a2ba6eb440cb84ac9bf746b78e6dee776}{}\label{classv8_1_1internal_1_1_assembler_a2ba6eb440cb84ac9bf746b78e6dee776}

\item 
byte $\ast$ {\bfseries addr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a49ea29ab3d6097a421f3391fd621edb2}{}\label{classv8_1_1internal_1_1_assembler_a49ea29ab3d6097a421f3391fd621edb2}

\end{DoxyCompactItemize}
\subsection*{Static Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
static bool {\bfseries Is\+Imm\+L\+S\+Pair} (int64\+\_\+t offset, L\+S\+Data\+Size size)\hypertarget{classv8_1_1internal_1_1_assembler_a8976d947314b2fd321bc37cef3926b70}{}\label{classv8_1_1internal_1_1_assembler_a8976d947314b2fd321bc37cef3926b70}

\item 
static bool {\bfseries Is\+Imm\+Conditional\+Compare} (int64\+\_\+t immediate)\hypertarget{classv8_1_1internal_1_1_assembler_af47bc470c2ff65192254cf0e67480783}{}\label{classv8_1_1internal_1_1_assembler_af47bc470c2ff65192254cf0e67480783}

\item 
static bool {\bfseries Is\+Imm\+F\+P32} (float imm)\hypertarget{classv8_1_1internal_1_1_assembler_af544a0dc7657a70f81088452802f1f73}{}\label{classv8_1_1internal_1_1_assembler_af544a0dc7657a70f81088452802f1f73}

\item 
static bool {\bfseries Is\+Imm\+F\+P64} (double imm)\hypertarget{classv8_1_1internal_1_1_assembler_ae3473db82bba262e29da9281522cb7b0}{}\label{classv8_1_1internal_1_1_assembler_ae3473db82bba262e29da9281522cb7b0}

\item 
static Load\+Store\+Op {\bfseries Load\+Op\+For} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt)\hypertarget{classv8_1_1internal_1_1_assembler_acef88c0a31e789df2b2396de221ee242}{}\label{classv8_1_1internal_1_1_assembler_acef88c0a31e789df2b2396de221ee242}

\item 
static Load\+Store\+Pair\+Op {\bfseries Load\+Pair\+Op\+For} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt2)\hypertarget{classv8_1_1internal_1_1_assembler_a5607bdd5ae75155bda3bd05a10e675ec}{}\label{classv8_1_1internal_1_1_assembler_a5607bdd5ae75155bda3bd05a10e675ec}

\item 
static Load\+Store\+Op {\bfseries Store\+Op\+For} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt)\hypertarget{classv8_1_1internal_1_1_assembler_a2ab159f6f16d7bc847603091cf3a263a}{}\label{classv8_1_1internal_1_1_assembler_a2ab159f6f16d7bc847603091cf3a263a}

\item 
static Load\+Store\+Pair\+Op {\bfseries Store\+Pair\+Op\+For} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt, const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt2)\hypertarget{classv8_1_1internal_1_1_assembler_abb00ebd0be9953abe5ec306f133fd99a}{}\label{classv8_1_1internal_1_1_assembler_abb00ebd0be9953abe5ec306f133fd99a}

\item 
static Load\+Literal\+Op {\bfseries Load\+Literal\+Op\+For} (const \hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} \&rt)\hypertarget{classv8_1_1internal_1_1_assembler_a4f8e9cb4b94126372dc804004e5f7f38}{}\label{classv8_1_1internal_1_1_assembler_a4f8e9cb4b94126372dc804004e5f7f38}

\item 
static void {\bfseries set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+encoded\+\_\+at} (Address pc, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_af10937cfda3a2201e454b9fb1d3f304b}{}\label{classv8_1_1internal_1_1_assembler_af10937cfda3a2201e454b9fb1d3f304b}

\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} {\bfseries recorded\+\_\+ast\+\_\+id\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a4051f31f12bbf7c37ff79c7b425ccf65}{}\label{classv8_1_1internal_1_1_assembler_a4051f31f12bbf7c37ff79c7b425ccf65}

\item 
std\+::multimap$<$ int, \hyperlink{classv8_1_1internal_1_1_assembler_1_1_far_branch_info}{Far\+Branch\+Info} $>$ {\bfseries unresolved\+\_\+branches\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_acc6ad406d845d74d00943913f95d87f6}{}\label{classv8_1_1internal_1_1_assembler_acc6ad406d845d74d00943913f95d87f6}

\item 
int {\bfseries next\+\_\+veneer\+\_\+pool\+\_\+check\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a169b3fca1659511110ef21324bde2844}{}\label{classv8_1_1internal_1_1_assembler_a169b3fca1659511110ef21324bde2844}

\end{DoxyCompactItemize}
\subsection*{Static Protected Attributes}
\begin{DoxyCompactItemize}
\item 
static const int {\bfseries k\+Veneer\+Distance\+Margin} = 1 $\ast$ KB\hypertarget{classv8_1_1internal_1_1_assembler_a4301a902112920f2d566c6c377fc215b}{}\label{classv8_1_1internal_1_1_assembler_a4301a902112920f2d566c6c377fc215b}

\item 
static const int {\bfseries k\+Veneer\+No\+Protection\+Factor} = 2\hypertarget{classv8_1_1internal_1_1_assembler_ad7042a2c52359c7e56726ae0c52b3cd6}{}\label{classv8_1_1internal_1_1_assembler_ad7042a2c52359c7e56726ae0c52b3cd6}

\item 
static const int {\bfseries k\+Veneer\+Distance\+Check\+Margin}
\end{DoxyCompactItemize}
\subsection*{Private Types}
\begin{DoxyCompactItemize}
\item 
enum {\bfseries S\+I\+M\+D\+Prefix} \{ \\*
{\bfseries k\+None} = 0x0, 
\\*
{\bfseries k66} = 0x1, 
\\*
{\bfseries k\+F3} = 0x2, 
\\*
{\bfseries k\+F2} = 0x3, 
\\*
{\bfseries k\+None} = 0x0, 
\\*
{\bfseries k66} = 0x1, 
\\*
{\bfseries k\+F3} = 0x2, 
\\*
{\bfseries k\+F2} = 0x3
 \}\hypertarget{classv8_1_1internal_1_1_assembler_ad9779bf1791e7eb87afecab756b586dc}{}\label{classv8_1_1internal_1_1_assembler_ad9779bf1791e7eb87afecab756b586dc}

\item 
enum {\bfseries Vector\+Length} \{ \\*
{\bfseries k\+L128} = 0x0, 
\\*
{\bfseries k\+L256} = 0x4, 
\\*
{\bfseries k\+L\+IG} = k\+L128, 
\\*
{\bfseries k\+LZ} = k\+L128, 
\\*
{\bfseries k\+L128} = 0x0, 
\\*
{\bfseries k\+L256} = 0x4, 
\\*
{\bfseries k\+L\+IG} = k\+L128, 
\\*
{\bfseries k\+LZ} = k\+L128
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a5be56802321fdfebf990785c1b78c4ff}{}\label{classv8_1_1internal_1_1_assembler_a5be56802321fdfebf990785c1b78c4ff}

\item 
enum {\bfseries VexW} \{ \\*
{\bfseries k\+W0} = 0x0, 
\\*
{\bfseries k\+W1} = 0x80, 
\\*
{\bfseries k\+W\+IG} = k\+W0, 
\\*
{\bfseries k\+W0} = 0x0, 
\\*
{\bfseries k\+W1} = 0x80, 
\\*
{\bfseries k\+W\+IG} = k\+W0
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a08640e023aa1a5e912803a55b644e5f6}{}\label{classv8_1_1internal_1_1_assembler_a08640e023aa1a5e912803a55b644e5f6}

\item 
enum {\bfseries Leading\+Opcode} \{ \\*
{\bfseries k0F} = 0x1, 
\\*
{\bfseries k0\+F38} = 0x2, 
\\*
{\bfseries k0\+F3A} = 0x3, 
\\*
{\bfseries k0F} = 0x1, 
\\*
{\bfseries k0\+F38} = 0x2, 
\\*
{\bfseries k0\+F3A} = 0x3
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a856153c7ce5561ddc4d91cde26853c67}{}\label{classv8_1_1internal_1_1_assembler_a856153c7ce5561ddc4d91cde26853c67}

\item 
enum {\bfseries Compact\+Branch\+Type} \+: bool \{ \\*
{\bfseries NO} = false, 
\\*
{\bfseries C\+O\+M\+P\+A\+C\+T\+\_\+\+B\+R\+A\+N\+CH} = true, 
\\*
{\bfseries NO} = false, 
\\*
{\bfseries C\+O\+M\+P\+A\+C\+T\+\_\+\+B\+R\+A\+N\+CH} = true
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a6a202cec52549e6efaa968d2d58eafbf}{}\label{classv8_1_1internal_1_1_assembler_a6a202cec52549e6efaa968d2d58eafbf}

\item 
enum {\bfseries Compact\+Branch\+Type} \+: bool \{ \\*
{\bfseries NO} = false, 
\\*
{\bfseries C\+O\+M\+P\+A\+C\+T\+\_\+\+B\+R\+A\+N\+CH} = true, 
\\*
{\bfseries NO} = false, 
\\*
{\bfseries C\+O\+M\+P\+A\+C\+T\+\_\+\+B\+R\+A\+N\+CH} = true
 \}\hypertarget{classv8_1_1internal_1_1_assembler_a6a202cec52549e6efaa968d2d58eafbf}{}\label{classv8_1_1internal_1_1_assembler_a6a202cec52549e6efaa968d2d58eafbf}

\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries Check\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}{}\label{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}

\item 
void {\bfseries Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}{}\label{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}

\item 
void {\bfseries emit} (Instr x)\hypertarget{classv8_1_1internal_1_1_assembler_a7c53a5f2818abfa98bcd114bfe303c31}{}\label{classv8_1_1internal_1_1_assembler_a7c53a5f2818abfa98bcd114bfe303c31}

\item 
void {\bfseries move\+\_\+32\+\_\+bit\+\_\+immediate} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&x, Condition cond=al)\hypertarget{classv8_1_1internal_1_1_assembler_abd366278a2e51fe431d5d4af967a7471}{}\label{classv8_1_1internal_1_1_assembler_abd366278a2e51fe431d5d4af967a7471}

\item 
void {\bfseries addrmod1} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} rn, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a9d545df483b05fb33f2fb4eb2534eccc}{}\label{classv8_1_1internal_1_1_assembler_a9d545df483b05fb33f2fb4eb2534eccc}

\item 
void {\bfseries addrmod2} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a7163d464cb6799cbd5d73bc54d835080}{}\label{classv8_1_1internal_1_1_assembler_a7163d464cb6799cbd5d73bc54d835080}

\item 
void {\bfseries addrmod3} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a34bc18536b6f45fc4a8ffb1357c12c18}{}\label{classv8_1_1internal_1_1_assembler_a34bc18536b6f45fc4a8ffb1357c12c18}

\item 
void {\bfseries addrmod4} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} rn, Reg\+List rl)\hypertarget{classv8_1_1internal_1_1_assembler_a2a56829e9752c470fb1af9a2e83cb86e}{}\label{classv8_1_1internal_1_1_assembler_a2a56829e9752c470fb1af9a2e83cb86e}

\item 
void {\bfseries addrmod5} (Instr instr, \hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} crd, const \hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a99923f4f47e7fcdefeaf7593c887d70b}{}\label{classv8_1_1internal_1_1_assembler_a99923f4f47e7fcdefeaf7593c887d70b}

\item 
void {\bfseries print} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}{}\label{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
void {\bfseries next} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a2141dd6d4425c8dffb5c2250f19bd3e9}{}\label{classv8_1_1internal_1_1_assembler_a2141dd6d4425c8dffb5c2250f19bd3e9}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
Constant\+Pool\+Entry\+::\+Access {\bfseries Constant\+Pool\+Add\+Entry} (int position, Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t value)\hypertarget{classv8_1_1internal_1_1_assembler_a1af7dcef3fa92d558f5f4eb2a3d7cc52}{}\label{classv8_1_1internal_1_1_assembler_a1af7dcef3fa92d558f5f4eb2a3d7cc52}

\item 
Constant\+Pool\+Entry\+::\+Access {\bfseries Constant\+Pool\+Add\+Entry} (int position, double value)\hypertarget{classv8_1_1internal_1_1_assembler_ab1d21633f5bbcbc1cd75eb37672df834}{}\label{classv8_1_1internal_1_1_assembler_ab1d21633f5bbcbc1cd75eb37672df834}

\item 
void {\bfseries Move\+Wide} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, uint64\+\_\+t imm, int shift, Move\+Wide\+Immediate\+Op mov\+\_\+op)\hypertarget{classv8_1_1internal_1_1_assembler_ab5bb5c817d2ea1dc18ba6dc6783331a6}{}\label{classv8_1_1internal_1_1_assembler_ab5bb5c817d2ea1dc18ba6dc6783331a6}

\item 
void {\bfseries Data\+Proc\+Shifted\+Register} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Flags\+Update S, Instr op)\hypertarget{classv8_1_1internal_1_1_assembler_a718c714e0bf85797a369b40950c6f24b}{}\label{classv8_1_1internal_1_1_assembler_a718c714e0bf85797a369b40950c6f24b}

\item 
void {\bfseries Data\+Proc\+Extended\+Register} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&operand, Flags\+Update S, Instr op)\hypertarget{classv8_1_1internal_1_1_assembler_a15f47f0302f899da9c9dbf14a44c102a}{}\label{classv8_1_1internal_1_1_assembler_a15f47f0302f899da9c9dbf14a44c102a}

\item 
void {\bfseries Conditional\+Select} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, Condition cond, Conditional\+Select\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a223a613a156a3c26be042bbe4fc61dc5}{}\label{classv8_1_1internal_1_1_assembler_a223a613a156a3c26be042bbe4fc61dc5}

\item 
void {\bfseries Data\+Processing1\+Source} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, Data\+Processing1\+Source\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_ad3d3c57bc1f95167c8d4c67c8fd6242e}{}\label{classv8_1_1internal_1_1_assembler_ad3d3c57bc1f95167c8d4c67c8fd6242e}

\item 
void {\bfseries Data\+Processing3\+Source} (const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rd, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rn, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&rm, const \hyperlink{structv8_1_1internal_1_1_register}{Register} \&ra, Data\+Processing3\+Source\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a41583c3d65577845bd1df0279825a4ec}{}\label{classv8_1_1internal_1_1_assembler_a41583c3d65577845bd1df0279825a4ec}

\item 
void {\bfseries F\+P\+Data\+Processing1\+Source} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, F\+P\+Data\+Processing1\+Source\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_af83fe3fc677dac20b21309382bafeb9c}{}\label{classv8_1_1internal_1_1_assembler_af83fe3fc677dac20b21309382bafeb9c}

\item 
void {\bfseries F\+P\+Data\+Processing2\+Source} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, F\+P\+Data\+Processing2\+Source\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_af216830e774d8b833b9c97d55197fdbc}{}\label{classv8_1_1internal_1_1_assembler_af216830e774d8b833b9c97d55197fdbc}

\item 
void {\bfseries F\+P\+Data\+Processing3\+Source} (const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fd, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fn, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fm, const \hyperlink{structv8_1_1internal_1_1_f_p_register}{F\+P\+Register} \&fa, F\+P\+Data\+Processing3\+Source\+Op op)\hypertarget{classv8_1_1internal_1_1_assembler_a9155471116e48213fd82aef2ce2bcacf}{}\label{classv8_1_1internal_1_1_assembler_a9155471116e48213fd82aef2ce2bcacf}

\item 
int {\bfseries Link\+And\+Get\+Byte\+Offset\+To} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a91736b30ab721639e5759a7a127dd566}{}\label{classv8_1_1internal_1_1_assembler_a91736b30ab721639e5759a7a127dd566}

\item 
int {\bfseries Link\+And\+Get\+Instruction\+Offset\+To} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_ac28481a6bde4e501b6b0a7212cd77be7}{}\label{classv8_1_1internal_1_1_assembler_ac28481a6bde4e501b6b0a7212cd77be7}

\item 
void {\bfseries Check\+Label\+Link\+Chain} (\hyperlink{classv8_1_1internal_1_1_label}{Label} const $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_ae6ea9bc3ebc2354a53bc6d10a0445948}{}\label{classv8_1_1internal_1_1_assembler_ae6ea9bc3ebc2354a53bc6d10a0445948}

\item 
void {\bfseries Record\+Literal} (int64\+\_\+t imm, unsigned size)\hypertarget{classv8_1_1internal_1_1_assembler_a075c54e645863ef85033f6264586d5ff}{}\label{classv8_1_1internal_1_1_assembler_a075c54e645863ef85033f6264586d5ff}

\item 
void {\bfseries Block\+Const\+Pool\+For} (int instructions)\hypertarget{classv8_1_1internal_1_1_assembler_a5ccdb69d294315bf7c83b486d535478f}{}\label{classv8_1_1internal_1_1_assembler_a5ccdb69d294315bf7c83b486d535478f}

\item 
void {\bfseries Set\+Next\+Const\+Pool\+Check\+In} (int instructions)\hypertarget{classv8_1_1internal_1_1_assembler_acffb8ed7a24f2b8854a47dbdb61c0b8e}{}\label{classv8_1_1internal_1_1_assembler_acffb8ed7a24f2b8854a47dbdb61c0b8e}

\item 
void {\bfseries Emit} (Instr instruction)\hypertarget{classv8_1_1internal_1_1_assembler_a7ec7ac48b95ef07501b17186dbf886d1}{}\label{classv8_1_1internal_1_1_assembler_a7ec7ac48b95ef07501b17186dbf886d1}

\item 
void {\bfseries Emit\+Data} (void const $\ast$data, unsigned size)\hypertarget{classv8_1_1internal_1_1_assembler_aed3d77372a2476ae674239c724441a8c}{}\label{classv8_1_1internal_1_1_assembler_aed3d77372a2476ae674239c724441a8c}

\item 
void {\bfseries Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}{}\label{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}

\item 
void {\bfseries Check\+Buffer\+Space} ()\hypertarget{classv8_1_1internal_1_1_assembler_ad2fe3d07ccd8d03f279dee1e22777178}{}\label{classv8_1_1internal_1_1_assembler_ad2fe3d07ccd8d03f279dee1e22777178}

\item 
void {\bfseries Check\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}{}\label{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}

\item 
\hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} {\bfseries Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}{}\label{classv8_1_1internal_1_1_assembler_a2f9bb15e8b472fd1e5000f55bf13c18f}

\item 
void {\bfseries Clear\+Recorded\+Ast\+Id} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}{}\label{classv8_1_1internal_1_1_assembler_a3dffabda25480df566844a9d53c2c5d3}

\item 
void {\bfseries Delete\+Unresolved\+Branch\+Info\+For\+Label} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a6dd55dfd2acd8fc3f9782854ee2b237e}{}\label{classv8_1_1internal_1_1_assembler_a6dd55dfd2acd8fc3f9782854ee2b237e}

\item 
void {\bfseries Delete\+Unresolved\+Branch\+Info\+For\+Label\+Traverse} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a2b246ea885d39265fae758b21a8e7288}{}\label{classv8_1_1internal_1_1_assembler_a2b246ea885d39265fae758b21a8e7288}

\item 
uint32\+\_\+t {\bfseries long\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a7b0049ce382b1fa5f441999bf4dec80c}{}\label{classv8_1_1internal_1_1_assembler_a7b0049ce382b1fa5f441999bf4dec80c}

\item 
void {\bfseries long\+\_\+at\+\_\+put} (int pos, uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a530f1c80c78d3514538033aab1820ed4}{}\label{classv8_1_1internal_1_1_assembler_a530f1c80c78d3514538033aab1820ed4}

\item 
void {\bfseries Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}{}\label{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}

\item 
void {\bfseries emit} (uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_aee6319f52a8ac4d08ed49705794d3bfb}{}\label{classv8_1_1internal_1_1_assembler_aee6319f52a8ac4d08ed49705794d3bfb}

\item 
void {\bfseries emit} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a98415e7a2401f2c6f4e962d0ddc06bde}{}\label{classv8_1_1internal_1_1_assembler_a98415e7a2401f2c6f4e962d0ddc06bde}

\item 
void {\bfseries emit} (uint32\+\_\+t x, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_aeefef4ac1a276ec06e294ff432701500}{}\label{classv8_1_1internal_1_1_assembler_aeefef4ac1a276ec06e294ff432701500}

\item 
void {\bfseries emit} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_ac5ebc0633d404a5eddf397c9e553ab37}{}\label{classv8_1_1internal_1_1_assembler_ac5ebc0633d404a5eddf397c9e553ab37}

\item 
void {\bfseries emit} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a161f2d5798359a4dc196ab700bdad459}{}\label{classv8_1_1internal_1_1_assembler_a161f2d5798359a4dc196ab700bdad459}

\item 
void {\bfseries emit\+\_\+b} (\hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} x)\hypertarget{classv8_1_1internal_1_1_assembler_a252fb2383e9c40e8c214aaa72808cc20}{}\label{classv8_1_1internal_1_1_assembler_a252fb2383e9c40e8c214aaa72808cc20}

\item 
void {\bfseries emit\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a12028fcefd201f0b1c0fa554ce9bec11}{}\label{classv8_1_1internal_1_1_assembler_a12028fcefd201f0b1c0fa554ce9bec11}

\item 
void {\bfseries emit\+\_\+q} (uint64\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a567342e5766a901893fb4e7544e939a4}{}\label{classv8_1_1internal_1_1_assembler_a567342e5766a901893fb4e7544e939a4}

\item 
void {\bfseries emit\+\_\+code\+\_\+relative\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a3681c3661f388561feaa85f64cb1fa52}{}\label{classv8_1_1internal_1_1_assembler_a3681c3661f388561feaa85f64cb1fa52}

\item 
void {\bfseries emit\+\_\+arith\+\_\+b} (int op1, int op2, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ac7bf87873b61645f890df4f44af1cee1}{}\label{classv8_1_1internal_1_1_assembler_ac7bf87873b61645f890df4f44af1cee1}

\item 
void {\bfseries emit\+\_\+arith} (int sel, \hyperlink{classv8_1_1internal_1_1_operand}{Operand} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_afa8ce9da451e374df705ddce8f23d7c8}{}\label{classv8_1_1internal_1_1_assembler_afa8ce9da451e374df705ddce8f23d7c8}

\item 
void {\bfseries emit\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a94813ab6c29d1b273cc08c9dfbbc582f}{}\label{classv8_1_1internal_1_1_assembler_a94813ab6c29d1b273cc08c9dfbbc582f}

\item 
void {\bfseries emit\+\_\+label} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a2c641bb9844c4ea51ee510d26b506119}{}\label{classv8_1_1internal_1_1_assembler_a2c641bb9844c4ea51ee510d26b506119}

\item 
void {\bfseries emit\+\_\+farith} (int b1, int b2, int i)\hypertarget{classv8_1_1internal_1_1_assembler_abf68b4f219c78df2f9ef30f3f73d5c3a}{}\label{classv8_1_1internal_1_1_assembler_abf68b4f219c78df2f9ef30f3f73d5c3a}

\item 
void {\bfseries emit\+\_\+vex\+\_\+prefix} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} v, Vector\+Length l, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_aa893d4c754d66c971eeea65fe9e8cdb2}{}\label{classv8_1_1internal_1_1_assembler_aa893d4c754d66c971eeea65fe9e8cdb2}

\item 
void {\bfseries emit\+\_\+vex\+\_\+prefix} (\hyperlink{structv8_1_1internal_1_1_register}{Register} v, Vector\+Length l, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_ab73dee5b762b290e560038d6243c8b17}{}\label{classv8_1_1internal_1_1_assembler_ab73dee5b762b290e560038d6243c8b17}

\item 
void {\bfseries print} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}{}\label{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
Displacement {\bfseries disp\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a63d724029af883e8d38cedb218dea72f}{}\label{classv8_1_1internal_1_1_assembler_a63d724029af883e8d38cedb218dea72f}

\item 
void {\bfseries disp\+\_\+at\+\_\+put} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Displacement disp)\hypertarget{classv8_1_1internal_1_1_assembler_a3157b699880c1894fdad0057377fd5df}{}\label{classv8_1_1internal_1_1_assembler_a3157b699880c1894fdad0057377fd5df}

\item 
void {\bfseries emit\+\_\+disp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Displacement\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a44cf8b6b2a37494cb6de213af95234f9}{}\label{classv8_1_1internal_1_1_assembler_a44cf8b6b2a37494cb6de213af95234f9}

\item 
void {\bfseries emit\+\_\+near\+\_\+disp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a51af822f350dd0486475b41cbf8c3d92}{}\label{classv8_1_1internal_1_1_assembler_a51af822f350dd0486475b41cbf8c3d92}

\item 
void {\bfseries bmi1} (byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_acab6a3cf6ad0362f2ee43fa722ab6624}{}\label{classv8_1_1internal_1_1_assembler_acab6a3cf6ad0362f2ee43fa722ab6624}

\item 
void {\bfseries bmi2} (S\+I\+M\+D\+Prefix pp, byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a0c3ffae21de0be843a971863b427907d}{}\label{classv8_1_1internal_1_1_assembler_a0c3ffae21de0be843a971863b427907d}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
void {\bfseries Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}{}\label{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}

\item 
void {\bfseries emit} (Instr x, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_aa36a39beba1ddee26d157eb304695e9e}{}\label{classv8_1_1internal_1_1_assembler_aa36a39beba1ddee26d157eb304695e9e}

\item 
void {\bfseries emit} (uint64\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a7e7e3bd219f8a0ab6140de0576c8c398}{}\label{classv8_1_1internal_1_1_assembler_a7e7e3bd219f8a0ab6140de0576c8c398}

\item 
void {\bfseries Check\+For\+Emit\+In\+Forbidden\+Slot} ()\hypertarget{classv8_1_1internal_1_1_assembler_aa4c4fb7353b3f61067b4996ba28a5a43}{}\label{classv8_1_1internal_1_1_assembler_aa4c4fb7353b3f61067b4996ba28a5a43}

\item 
{\footnotesize template$<$typename T $>$ }\\void {\bfseries Emit\+Helper} (T x)\hypertarget{classv8_1_1internal_1_1_assembler_a3d4c75eaa013e75ab782b481ab589e31}{}\label{classv8_1_1internal_1_1_assembler_a3d4c75eaa013e75ab782b481ab589e31}

\item 
void {\bfseries Emit\+Helper} (Instr x, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch)\hypertarget{classv8_1_1internal_1_1_assembler_a28898397b61e2fb493052711b6dd6c87}{}\label{classv8_1_1internal_1_1_assembler_a28898397b61e2fb493052711b6dd6c87}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa=0, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a092bd8f79aefa763dbcce5948ff94be1}{}\label{classv8_1_1internal_1_1_assembler_a092bd8f79aefa763dbcce5948ff94be1}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t msb, uint16\+\_\+t lsb, Secondary\+Field func)\hypertarget{classv8_1_1internal_1_1_assembler_a95ae5b04678728865fadbb7009523e7c}{}\label{classv8_1_1internal_1_1_assembler_a95ae5b04678728865fadbb7009523e7c}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a76bdca6978e72d85e5f708e2d0ded81f}{}\label{classv8_1_1internal_1_1_assembler_a76bdca6978e72d85e5f708e2d0ded81f}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fr, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a816411f72424e4b5ad6a9c24e5b7697d}{}\label{classv8_1_1internal_1_1_assembler_a816411f72424e4b5ad6a9c24e5b7697d}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_ae0023aa687d408ef7b6861d05c8b7980}{}\label{classv8_1_1internal_1_1_assembler_ae0023aa687d408ef7b6861d05c8b7980}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_f_p_u_control_register}{F\+P\+U\+Control\+Register} fs, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a0e6da4cd8cc7572a7cdb3a9475269425}{}\label{classv8_1_1internal_1_1_assembler_a0e6da4cd8cc7572a7cdb3a9475269425}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int32\+\_\+t j, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_a96e9c015cc8fd0a4c98faa6888269170}{}\label{classv8_1_1internal_1_1_assembler_a96e9c015cc8fd0a4c98faa6888269170}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, Secondary\+Field SF, int32\+\_\+t j, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_ac08eaed38596abe37400c11bb6a29908}{}\label{classv8_1_1internal_1_1_assembler_ac08eaed38596abe37400c11bb6a29908}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} r2, int32\+\_\+t j, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_abbc4ecfe6b15d568d5e9d475fe465339}{}\label{classv8_1_1internal_1_1_assembler_abbc4ecfe6b15d568d5e9d475fe465339}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset21, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_ae3f21e4c8b43bbba735641ac31cba93c}{}\label{classv8_1_1internal_1_1_assembler_ae3f21e4c8b43bbba735641ac31cba93c}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint32\+\_\+t offset21)\hypertarget{classv8_1_1internal_1_1_assembler_a0c8674fa220d37eef343d5fa4cb58159}{}\label{classv8_1_1internal_1_1_assembler_a0c8674fa220d37eef343d5fa4cb58159}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, int32\+\_\+t offset26, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_a7ec737b6df542487fe0987132137d0c1}{}\label{classv8_1_1internal_1_1_assembler_a7ec737b6df542487fe0987132137d0c1}

\item 
void {\bfseries Gen\+Instr\+Jump} (Opcode opcode, uint32\+\_\+t address)\hypertarget{classv8_1_1internal_1_1_assembler_a3351b2c86bfeed207e2fd277e6bbae32}{}\label{classv8_1_1internal_1_1_assembler_a3351b2c86bfeed207e2fd277e6bbae32}

\item 
void {\bfseries print} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}{}\label{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
void {\bfseries next} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, bool is\+\_\+internal)\hypertarget{classv8_1_1internal_1_1_assembler_a3a0268a01a84fad5208c1a64d640ab24}{}\label{classv8_1_1internal_1_1_assembler_a3a0268a01a84fad5208c1a64d640ab24}

\item 
int32\+\_\+t {\bfseries get\+\_\+trampoline\+\_\+entry} (int32\+\_\+t pos)\hypertarget{classv8_1_1internal_1_1_assembler_aba97947fc3e2b872bc279a0c5b17abd8}{}\label{classv8_1_1internal_1_1_assembler_aba97947fc3e2b872bc279a0c5b17abd8}

\item 
void {\bfseries Emitted\+Compact\+Branch\+Instruction} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3837567017d836ce49df43a1945aded0}{}\label{classv8_1_1internal_1_1_assembler_a3837567017d836ce49df43a1945aded0}

\item 
void {\bfseries Clear\+Compact\+Branch\+State} ()\hypertarget{classv8_1_1internal_1_1_assembler_ae177a3eadd30e616212af6e238159644}{}\label{classv8_1_1internal_1_1_assembler_ae177a3eadd30e616212af6e238159644}

\item 
void {\bfseries Check\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}{}\label{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}

\item 
void {\bfseries Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}{}\label{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}

\item 
void {\bfseries emit} (Instr x, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_aa36a39beba1ddee26d157eb304695e9e}{}\label{classv8_1_1internal_1_1_assembler_aa36a39beba1ddee26d157eb304695e9e}

\item 
void {\bfseries emit} (uint64\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a7e7e3bd219f8a0ab6140de0576c8c398}{}\label{classv8_1_1internal_1_1_assembler_a7e7e3bd219f8a0ab6140de0576c8c398}

\item 
void {\bfseries Check\+For\+Emit\+In\+Forbidden\+Slot} ()\hypertarget{classv8_1_1internal_1_1_assembler_aa4c4fb7353b3f61067b4996ba28a5a43}{}\label{classv8_1_1internal_1_1_assembler_aa4c4fb7353b3f61067b4996ba28a5a43}

\item 
{\footnotesize template$<$typename T $>$ }\\void {\bfseries Emit\+Helper} (T x)\hypertarget{classv8_1_1internal_1_1_assembler_a3d4c75eaa013e75ab782b481ab589e31}{}\label{classv8_1_1internal_1_1_assembler_a3d4c75eaa013e75ab782b481ab589e31}

\item 
void {\bfseries Emit\+Helper} (Instr x, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch)\hypertarget{classv8_1_1internal_1_1_assembler_a28898397b61e2fb493052711b6dd6c87}{}\label{classv8_1_1internal_1_1_assembler_a28898397b61e2fb493052711b6dd6c87}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rd, uint16\+\_\+t sa=0, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a092bd8f79aefa763dbcce5948ff94be1}{}\label{classv8_1_1internal_1_1_assembler_a092bd8f79aefa763dbcce5948ff94be1}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, uint16\+\_\+t msb, uint16\+\_\+t lsb, Secondary\+Field func)\hypertarget{classv8_1_1internal_1_1_assembler_a95ae5b04678728865fadbb7009523e7c}{}\label{classv8_1_1internal_1_1_assembler_a95ae5b04678728865fadbb7009523e7c}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a76bdca6978e72d85e5f708e2d0ded81f}{}\label{classv8_1_1internal_1_1_assembler_a76bdca6978e72d85e5f708e2d0ded81f}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fr, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} ft, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a816411f72424e4b5ad6a9c24e5b7697d}{}\label{classv8_1_1internal_1_1_assembler_a816411f72424e4b5ad6a9c24e5b7697d}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fs, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} fd, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_ae0023aa687d408ef7b6861d05c8b7980}{}\label{classv8_1_1internal_1_1_assembler_ae0023aa687d408ef7b6861d05c8b7980}

\item 
void {\bfseries Gen\+Instr\+Register} (Opcode opcode, Secondary\+Field fmt, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_f_p_u_control_register}{F\+P\+U\+Control\+Register} fs, Secondary\+Field func=N\+U\+L\+L\+SF)\hypertarget{classv8_1_1internal_1_1_assembler_a0e6da4cd8cc7572a7cdb3a9475269425}{}\label{classv8_1_1internal_1_1_assembler_a0e6da4cd8cc7572a7cdb3a9475269425}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, int32\+\_\+t j, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_a96e9c015cc8fd0a4c98faa6888269170}{}\label{classv8_1_1internal_1_1_assembler_a96e9c015cc8fd0a4c98faa6888269170}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, Secondary\+Field SF, int32\+\_\+t j, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_ac08eaed38596abe37400c11bb6a29908}{}\label{classv8_1_1internal_1_1_assembler_ac08eaed38596abe37400c11bb6a29908}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{F\+P\+U\+Register} r2, int32\+\_\+t j, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_abbc4ecfe6b15d568d5e9d475fe465339}{}\label{classv8_1_1internal_1_1_assembler_abbc4ecfe6b15d568d5e9d475fe465339}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int32\+\_\+t offset21, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_ae3f21e4c8b43bbba735641ac31cba93c}{}\label{classv8_1_1internal_1_1_assembler_ae3f21e4c8b43bbba735641ac31cba93c}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, uint32\+\_\+t offset21)\hypertarget{classv8_1_1internal_1_1_assembler_a0c8674fa220d37eef343d5fa4cb58159}{}\label{classv8_1_1internal_1_1_assembler_a0c8674fa220d37eef343d5fa4cb58159}

\item 
void {\bfseries Gen\+Instr\+Immediate} (Opcode opcode, int32\+\_\+t offset26, Compact\+Branch\+Type is\+\_\+compact\+\_\+branch=Compact\+Branch\+Type\+::\+NO)\hypertarget{classv8_1_1internal_1_1_assembler_a7ec737b6df542487fe0987132137d0c1}{}\label{classv8_1_1internal_1_1_assembler_a7ec737b6df542487fe0987132137d0c1}

\item 
void {\bfseries Gen\+Instr\+Jump} (Opcode opcode, uint32\+\_\+t address)\hypertarget{classv8_1_1internal_1_1_assembler_a3351b2c86bfeed207e2fd277e6bbae32}{}\label{classv8_1_1internal_1_1_assembler_a3351b2c86bfeed207e2fd277e6bbae32}

\item 
void {\bfseries print} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}{}\label{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
void {\bfseries next} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, bool is\+\_\+internal)\hypertarget{classv8_1_1internal_1_1_assembler_a3a0268a01a84fad5208c1a64d640ab24}{}\label{classv8_1_1internal_1_1_assembler_a3a0268a01a84fad5208c1a64d640ab24}

\item 
int32\+\_\+t {\bfseries get\+\_\+trampoline\+\_\+entry} (int32\+\_\+t pos)\hypertarget{classv8_1_1internal_1_1_assembler_aba97947fc3e2b872bc279a0c5b17abd8}{}\label{classv8_1_1internal_1_1_assembler_aba97947fc3e2b872bc279a0c5b17abd8}

\item 
void {\bfseries Emitted\+Compact\+Branch\+Instruction} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3837567017d836ce49df43a1945aded0}{}\label{classv8_1_1internal_1_1_assembler_a3837567017d836ce49df43a1945aded0}

\item 
void {\bfseries Clear\+Compact\+Branch\+State} ()\hypertarget{classv8_1_1internal_1_1_assembler_ae177a3eadd30e616212af6e238159644}{}\label{classv8_1_1internal_1_1_assembler_ae177a3eadd30e616212af6e238159644}

\item 
void {\bfseries Check\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}{}\label{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}

\item 
void {\bfseries Grow\+Buffer} (int needed=0)\hypertarget{classv8_1_1internal_1_1_assembler_affebb7e93ba51bad5e02eb77c88a23c9}{}\label{classv8_1_1internal_1_1_assembler_affebb7e93ba51bad5e02eb77c88a23c9}

\item 
void {\bfseries emit} (Instr x)\hypertarget{classv8_1_1internal_1_1_assembler_a7c53a5f2818abfa98bcd114bfe303c31}{}\label{classv8_1_1internal_1_1_assembler_a7c53a5f2818abfa98bcd114bfe303c31}

\item 
void {\bfseries Track\+Branch} ()\hypertarget{classv8_1_1internal_1_1_assembler_a259845715e736184472d9f3cf3965423}{}\label{classv8_1_1internal_1_1_assembler_a259845715e736184472d9f3cf3965423}

\item 
void {\bfseries Untrack\+Branch} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2cb834c81ad7b179d104f8261b330ae7}{}\label{classv8_1_1internal_1_1_assembler_a2cb834c81ad7b179d104f8261b330ae7}

\item 
void {\bfseries Check\+Trampoline\+Pool\+Quick} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2bf60d342f7f2f9bcb4e7cc92ad47893}{}\label{classv8_1_1internal_1_1_assembler_a2bf60d342f7f2f9bcb4e7cc92ad47893}

\item 
void {\bfseries a\+\_\+form} (Instr instr, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frt, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} fra, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} frb, R\+C\+Bit r)\hypertarget{classv8_1_1internal_1_1_assembler_a81c0f5c8e5fa8ecea836d9e70d121ab0}{}\label{classv8_1_1internal_1_1_assembler_a81c0f5c8e5fa8ecea836d9e70d121ab0}

\item 
void {\bfseries d\+\_\+form} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, const intptr\+\_\+t val, bool signed\+\_\+disp)\hypertarget{classv8_1_1internal_1_1_assembler_a603c8b3ceaed9261cc854acaab2f737a}{}\label{classv8_1_1internal_1_1_assembler_a603c8b3ceaed9261cc854acaab2f737a}

\item 
void {\bfseries x\+\_\+form} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb, R\+C\+Bit r)\hypertarget{classv8_1_1internal_1_1_assembler_ad50c7a0cce10a33a59287aa0f52fb432}{}\label{classv8_1_1internal_1_1_assembler_ad50c7a0cce10a33a59287aa0f52fb432}

\item 
void {\bfseries xo\+\_\+form} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} rt, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb, O\+E\+Bit o, R\+C\+Bit r)\hypertarget{classv8_1_1internal_1_1_assembler_a7485f14a698857984120a73b17d41717}{}\label{classv8_1_1internal_1_1_assembler_a7485f14a698857984120a73b17d41717}

\item 
void {\bfseries md\+\_\+form} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, int shift, int maskbit, R\+C\+Bit r)\hypertarget{classv8_1_1internal_1_1_assembler_a42583ac398fd37dced76493e3a0d4df9}{}\label{classv8_1_1internal_1_1_assembler_a42583ac398fd37dced76493e3a0d4df9}

\item 
void {\bfseries mds\+\_\+form} (Instr instr, \hyperlink{structv8_1_1internal_1_1_register}{Register} ra, \hyperlink{structv8_1_1internal_1_1_register}{Register} rs, \hyperlink{structv8_1_1internal_1_1_register}{Register} rb, int maskbit, R\+C\+Bit r)\hypertarget{classv8_1_1internal_1_1_assembler_a1f78c9e50548c825e518a1e0f0e2e4f6}{}\label{classv8_1_1internal_1_1_assembler_a1f78c9e50548c825e518a1e0f0e2e4f6}

\item 
void {\bfseries print} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}{}\label{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}

\item 
int {\bfseries max\+\_\+reach\+\_\+from} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_aff46fb64b5c531be7b98966b86fb44d1}{}\label{classv8_1_1internal_1_1_assembler_aff46fb64b5c531be7b98966b86fb44d1}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
void {\bfseries next} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a2141dd6d4425c8dffb5c2250f19bd3e9}{}\label{classv8_1_1internal_1_1_assembler_a2141dd6d4425c8dffb5c2250f19bd3e9}

\item 
int32\+\_\+t {\bfseries get\+\_\+trampoline\+\_\+entry} ()\hypertarget{classv8_1_1internal_1_1_assembler_a3a0e71e5263419d1be58ebba8d9e631b}{}\label{classv8_1_1internal_1_1_assembler_a3a0e71e5263419d1be58ebba8d9e631b}

\item 
void {\bfseries Check\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}{}\label{classv8_1_1internal_1_1_assembler_adaa13064b7c772b4bcbe67ea79c35695}

\item 
void {\bfseries Grow\+Buffer} (int needed=0)\hypertarget{classv8_1_1internal_1_1_assembler_affebb7e93ba51bad5e02eb77c88a23c9}{}\label{classv8_1_1internal_1_1_assembler_affebb7e93ba51bad5e02eb77c88a23c9}

\item 
void {\bfseries Track\+Branch} ()\hypertarget{classv8_1_1internal_1_1_assembler_a259845715e736184472d9f3cf3965423}{}\label{classv8_1_1internal_1_1_assembler_a259845715e736184472d9f3cf3965423}

\item 
void {\bfseries Untrack\+Branch} ()\hypertarget{classv8_1_1internal_1_1_assembler_a2cb834c81ad7b179d104f8261b330ae7}{}\label{classv8_1_1internal_1_1_assembler_a2cb834c81ad7b179d104f8261b330ae7}

\item 
int32\+\_\+t {\bfseries emit\+\_\+code\+\_\+target} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ target, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_a8829da9f3c87976722f907ac02245642}{}\label{classv8_1_1internal_1_1_assembler_a8829da9f3c87976722f907ac02245642}

\item 
void {\bfseries emit2bytes} (uint16\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a0f5afd9895e0052ef00f824ff457a77b}{}\label{classv8_1_1internal_1_1_assembler_a0f5afd9895e0052ef00f824ff457a77b}

\item 
void {\bfseries emit4bytes} (uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_ac6925986dea2afb7adf26ccd71571053}{}\label{classv8_1_1internal_1_1_assembler_ac6925986dea2afb7adf26ccd71571053}

\item 
void {\bfseries emit6bytes} (uint64\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a5210685ec1b6102239497a0462d782f9}{}\label{classv8_1_1internal_1_1_assembler_a5210685ec1b6102239497a0462d782f9}

\item 
void {\bfseries rr\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a5ee61ad8f25dbad1f8d410a0d43acc1a}{}\label{classv8_1_1internal_1_1_assembler_a5ee61ad8f25dbad1f8d410a0d43acc1a}

\item 
void {\bfseries rr\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_aa7d241fa662965c51b58a6985beb4dd7}{}\label{classv8_1_1internal_1_1_assembler_aa7d241fa662965c51b58a6985beb4dd7}

\item 
void {\bfseries rr\+\_\+form} (Opcode op, Condition m1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a3cfa8f1ae2de04ac82141a5f3e7e8f6b}{}\label{classv8_1_1internal_1_1_assembler_a3cfa8f1ae2de04ac82141a5f3e7e8f6b}

\item 
void {\bfseries rr2\+\_\+form} (uint8\+\_\+t op, Condition m1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a683bc017d61ec70bcd2c3ab5a7e69c8a}{}\label{classv8_1_1internal_1_1_assembler_a683bc017d61ec70bcd2c3ab5a7e69c8a}

\item 
void {\bfseries rx\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} x2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_afaeb9a3cb4c45106778e68e73376dcf8}{}\label{classv8_1_1internal_1_1_assembler_afaeb9a3cb4c45106778e68e73376dcf8}

\item 
void {\bfseries rx\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} x2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a8f17b1488745dbfc213f1421f1729f0c}{}\label{classv8_1_1internal_1_1_assembler_a8f17b1488745dbfc213f1421f1729f0c}

\item 
void {\bfseries ri\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a056f6419e7a53c36f5f8eaf8804a5f48}{}\label{classv8_1_1internal_1_1_assembler_a056f6419e7a53c36f5f8eaf8804a5f48}

\item 
void {\bfseries ri\+\_\+form} (Opcode op, Condition m1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a8101695f19bbf90f262b3840a0d700e4}{}\label{classv8_1_1internal_1_1_assembler_a8101695f19bbf90f262b3840a0d700e4}

\item 
void {\bfseries rie\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a70a637d5589e4c2d9cc6b971ef3c51c5}{}\label{classv8_1_1internal_1_1_assembler_a70a637d5589e4c2d9cc6b971ef3c51c5}

\item 
void {\bfseries rie\+\_\+f\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i4, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i5)\hypertarget{classv8_1_1internal_1_1_assembler_a76c74d812e3366606e88abdd4e30aee5}{}\label{classv8_1_1internal_1_1_assembler_a76c74d812e3366606e88abdd4e30aee5}

\item 
void {\bfseries ril\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a3ab339cdd6d7a139cfdbdbabb22758e7}{}\label{classv8_1_1internal_1_1_assembler_a3ab339cdd6d7a139cfdbdbabb22758e7}

\item 
void {\bfseries ril\+\_\+form} (Opcode op, Condition m1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a0082fd9ddfbefa64c3163f0ac68c1883}{}\label{classv8_1_1internal_1_1_assembler_a0082fd9ddfbefa64c3163f0ac68c1883}

\item 
void {\bfseries ris\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, Condition m3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b4, Disp d4, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a7df5b2c17f72d6313790f91790838894}{}\label{classv8_1_1internal_1_1_assembler_a7df5b2c17f72d6313790f91790838894}

\item 
void {\bfseries rrd\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_adb6198e817b066f6747978f4d6a7e9ff}{}\label{classv8_1_1internal_1_1_assembler_adb6198e817b066f6747978f4d6a7e9ff}

\item 
void {\bfseries rre\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a73f404acafe5927843ba3b4a321319f0}{}\label{classv8_1_1internal_1_1_assembler_a73f404acafe5927843ba3b4a321319f0}

\item 
void {\bfseries rre\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a7a6011c0a8c8ea7aa8c8c93a1dcb4034}{}\label{classv8_1_1internal_1_1_assembler_a7a6011c0a8c8ea7aa8c8c93a1dcb4034}

\item 
void {\bfseries rrf1\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3)\hypertarget{classv8_1_1internal_1_1_assembler_a6388d22ffaecf15d50f5643d623b2782}{}\label{classv8_1_1internal_1_1_assembler_a6388d22ffaecf15d50f5643d623b2782}

\item 
void {\bfseries rrf1\+\_\+form} (uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_ac015d6d50ccc14ba41f2f3124d22da54}{}\label{classv8_1_1internal_1_1_assembler_ac015d6d50ccc14ba41f2f3124d22da54}

\item 
void {\bfseries rrf2\+\_\+form} (uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a4d058367790f936be529a14e6e03fcda}{}\label{classv8_1_1internal_1_1_assembler_a4d058367790f936be529a14e6e03fcda}

\item 
void {\bfseries rrf3\+\_\+form} (uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_aaac29f40fc2759b5dbea774d0cc13951}{}\label{classv8_1_1internal_1_1_assembler_aaac29f40fc2759b5dbea774d0cc13951}

\item 
void {\bfseries rrfe\+\_\+form} (Opcode op, Condition m3, Condition m4, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2)\hypertarget{classv8_1_1internal_1_1_assembler_a139b8f6d00b2e5bb93729eba0faa96c5}{}\label{classv8_1_1internal_1_1_assembler_a139b8f6d00b2e5bb93729eba0faa96c5}

\item 
void {\bfseries rrs\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b4, Disp d4, Condition m3)\hypertarget{classv8_1_1internal_1_1_assembler_a69540e4303e3a63023a8fffad6446ef0}{}\label{classv8_1_1internal_1_1_assembler_a69540e4303e3a63023a8fffad6446ef0}

\item 
void {\bfseries rs\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, Condition m3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, const Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a20dd29141b5002a44d6b62419d820518}{}\label{classv8_1_1internal_1_1_assembler_a20dd29141b5002a44d6b62419d820518}

\item 
void {\bfseries rs\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, const Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a53f241076c9986afa2c679a3c62f3c60}{}\label{classv8_1_1internal_1_1_assembler_a53f241076c9986afa2c679a3c62f3c60}

\item 
void {\bfseries rsi\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_abc5371adc2cf13366bc9c445469e7ca5}{}\label{classv8_1_1internal_1_1_assembler_abc5371adc2cf13366bc9c445469e7ca5}

\item 
void {\bfseries rsl\+\_\+form} (Opcode op, Length l1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a797a50670194842cb8702922fd033ed9}{}\label{classv8_1_1internal_1_1_assembler_a797a50670194842cb8702922fd033ed9}

\item 
void {\bfseries rsy\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, const Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_aec9fa136fa2c11d599b6cb81bd908f77}{}\label{classv8_1_1internal_1_1_assembler_aec9fa136fa2c11d599b6cb81bd908f77}

\item 
void {\bfseries rsy\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, Condition m3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, const Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a628530b52fb838aacb0f605796b21d49}{}\label{classv8_1_1internal_1_1_assembler_a628530b52fb838aacb0f605796b21d49}

\item 
void {\bfseries rxe\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} x2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_aa78b10f744a69b340d6f4909b1b54306}{}\label{classv8_1_1internal_1_1_assembler_aa78b10f744a69b340d6f4909b1b54306}

\item 
void {\bfseries rxf\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, \hyperlink{structv8_1_1internal_1_1_register}{Register} x2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a7e904f3b4df1b818af5e5d0f3339f902}{}\label{classv8_1_1internal_1_1_assembler_a7e904f3b4df1b818af5e5d0f3339f902}

\item 
void {\bfseries rxy\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} x2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a0488b3a8a7d520ae1fdc750c11e1ad7e}{}\label{classv8_1_1internal_1_1_assembler_a0488b3a8a7d520ae1fdc750c11e1ad7e}

\item 
void {\bfseries rxy\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} x2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_acb58460cba8848ff4b643ce6e2ba0996}{}\label{classv8_1_1internal_1_1_assembler_acb58460cba8848ff4b643ce6e2ba0996}

\item 
void {\bfseries s\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_aa048f4d77a9ae39ef1972d3ce12d1508}{}\label{classv8_1_1internal_1_1_assembler_aa048f4d77a9ae39ef1972d3ce12d1508}

\item 
void {\bfseries si\+\_\+form} (Opcode op, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1)\hypertarget{classv8_1_1internal_1_1_assembler_a9e85f0a06701e11edb939051a3a470dc}{}\label{classv8_1_1internal_1_1_assembler_a9e85f0a06701e11edb939051a3a470dc}

\item 
void {\bfseries siy\+\_\+form} (Opcode op, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1)\hypertarget{classv8_1_1internal_1_1_assembler_a8eb2f022fdd811736c90034056a176c8}{}\label{classv8_1_1internal_1_1_assembler_a8eb2f022fdd811736c90034056a176c8}

\item 
void {\bfseries sil\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i2)\hypertarget{classv8_1_1internal_1_1_assembler_a5e20d8f600de9af442db6d000d118247}{}\label{classv8_1_1internal_1_1_assembler_a5e20d8f600de9af442db6d000d118247}

\item 
void {\bfseries ss\+\_\+form} (Opcode op, Length l, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a3604e965f6d833d4187b0a8d543c3336}{}\label{classv8_1_1internal_1_1_assembler_a3604e965f6d833d4187b0a8d543c3336}

\item 
void {\bfseries ss\+\_\+form} (Opcode op, Length l1, Length l2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_af3e3e55058d052ba78981e5f7f7d12fd}{}\label{classv8_1_1internal_1_1_assembler_af3e3e55058d052ba78981e5f7f7d12fd}

\item 
void {\bfseries ss\+\_\+form} (Opcode op, Length l1, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&i3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_a84f8fdf28185d1fd8084341ec9760fdb}{}\label{classv8_1_1internal_1_1_assembler_a84f8fdf28185d1fd8084341ec9760fdb}

\item 
void {\bfseries ss\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r1, \hyperlink{structv8_1_1internal_1_1_register}{Register} r2, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_aee8770c05a0bae199962defb96da502f}{}\label{classv8_1_1internal_1_1_assembler_aee8770c05a0bae199962defb96da502f}

\item 
void {\bfseries sse\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_ae26694433f8c9fa1550c0f6e8573802d}{}\label{classv8_1_1internal_1_1_assembler_ae26694433f8c9fa1550c0f6e8573802d}

\item 
void {\bfseries ssf\+\_\+form} (Opcode op, \hyperlink{structv8_1_1internal_1_1_register}{Register} r3, \hyperlink{structv8_1_1internal_1_1_register}{Register} b1, Disp d1, \hyperlink{structv8_1_1internal_1_1_register}{Register} b2, Disp d2)\hypertarget{classv8_1_1internal_1_1_assembler_ae7f8e2fde7b7e4dd2b2faa866250fff1}{}\label{classv8_1_1internal_1_1_assembler_ae7f8e2fde7b7e4dd2b2faa866250fff1}

\item 
void {\bfseries print} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}{}\label{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}

\item 
int {\bfseries max\+\_\+reach\+\_\+from} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_aff46fb64b5c531be7b98966b86fb44d1}{}\label{classv8_1_1internal_1_1_assembler_aff46fb64b5c531be7b98966b86fb44d1}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
void {\bfseries next} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a2141dd6d4425c8dffb5c2250f19bd3e9}{}\label{classv8_1_1internal_1_1_assembler_a2141dd6d4425c8dffb5c2250f19bd3e9}

\item 
byte $\ast$ {\bfseries addr\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a49ea29ab3d6097a421f3391fd621edb2}{}\label{classv8_1_1internal_1_1_assembler_a49ea29ab3d6097a421f3391fd621edb2}

\item 
uint32\+\_\+t {\bfseries long\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a7b0049ce382b1fa5f441999bf4dec80c}{}\label{classv8_1_1internal_1_1_assembler_a7b0049ce382b1fa5f441999bf4dec80c}

\item 
void {\bfseries long\+\_\+at\+\_\+put} (int pos, uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a530f1c80c78d3514538033aab1820ed4}{}\label{classv8_1_1internal_1_1_assembler_a530f1c80c78d3514538033aab1820ed4}

\item 
void {\bfseries Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}{}\label{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}

\item 
void {\bfseries emit} (byte x)\hypertarget{classv8_1_1internal_1_1_assembler_a5feaa0f272d36963cc6bd7511abf2fa4}{}\label{classv8_1_1internal_1_1_assembler_a5feaa0f272d36963cc6bd7511abf2fa4}

\item 
void {\bfseries emitl} (uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a2163833a026122b5ac51158ad5749898}{}\label{classv8_1_1internal_1_1_assembler_a2163833a026122b5ac51158ad5749898}

\item 
void {\bfseries emitp} (void $\ast$x, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_ab0ea3851ef95cfcb425f6562edc76275}{}\label{classv8_1_1internal_1_1_assembler_ab0ea3851ef95cfcb425f6562edc76275}

\item 
void {\bfseries emitq} (uint64\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_ac83231e6f93724383e7d2de38f455aba}{}\label{classv8_1_1internal_1_1_assembler_ac83231e6f93724383e7d2de38f455aba}

\item 
void {\bfseries emitw} (uint16\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a917761fa1d69f9fb5a71246083ca67df}{}\label{classv8_1_1internal_1_1_assembler_a917761fa1d69f9fb5a71246083ca67df}

\item 
void {\bfseries emit\+\_\+code\+\_\+target} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ target, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} ast\+\_\+id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_a8829da9f3c87976722f907ac02245642}{}\label{classv8_1_1internal_1_1_assembler_a8829da9f3c87976722f907ac02245642}

\item 
void {\bfseries emit\+\_\+runtime\+\_\+entry} (Address entry, Reloc\+Info\+::\+Mode rmode)\hypertarget{classv8_1_1internal_1_1_assembler_a9b1c506ebff7e9b0170a5da30f966c81}{}\label{classv8_1_1internal_1_1_assembler_a9b1c506ebff7e9b0170a5da30f966c81}

\item 
void {\bfseries emit} (\hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} x)\hypertarget{classv8_1_1internal_1_1_assembler_a78db4144091e4702778156449f4ea55c}{}\label{classv8_1_1internal_1_1_assembler_a78db4144091e4702778156449f4ea55c}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a2a42c77344f32bf0c0d06963579376fe}{}\label{classv8_1_1internal_1_1_assembler_a2a42c77344f32bf0c0d06963579376fe}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a224da065bbbf4075a75312f73e30cde7}{}\label{classv8_1_1internal_1_1_assembler_a224da065bbbf4075a75312f73e30cde7}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a8aac8ca94875edc3878d17b6b8efdd38}{}\label{classv8_1_1internal_1_1_assembler_a8aac8ca94875edc3878d17b6b8efdd38}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ae483201f4d43a78b73ed6b41cc18fd86}{}\label{classv8_1_1internal_1_1_assembler_ae483201f4d43a78b73ed6b41cc18fd86}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a0fe2d9cf360d48da4cd8961ca2ef2df5}{}\label{classv8_1_1internal_1_1_assembler_a0fe2d9cf360d48da4cd8961ca2ef2df5}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a2620af4ea77044f0b7f37edec2a8f65a}{}\label{classv8_1_1internal_1_1_assembler_a2620af4ea77044f0b7f37edec2a8f65a}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_aa306c80389e850287a52e4852d38e172}{}\label{classv8_1_1internal_1_1_assembler_aa306c80389e850287a52e4852d38e172}

\item 
void {\bfseries emit\+\_\+rex\+\_\+64} ()\hypertarget{classv8_1_1internal_1_1_assembler_a4bd6a1bd3b965366a36bce0822b0a973}{}\label{classv8_1_1internal_1_1_assembler_a4bd6a1bd3b965366a36bce0822b0a973}

\item 
void {\bfseries emit\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a9084c3458d119f12a33b2d23b641231e}{}\label{classv8_1_1internal_1_1_assembler_a9084c3458d119f12a33b2d23b641231e}

\item 
void {\bfseries emit\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a35d07d6f5c388238b78d574336e386e2}{}\label{classv8_1_1internal_1_1_assembler_a35d07d6f5c388238b78d574336e386e2}

\item 
void {\bfseries emit\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a85ee8dbb96aabab36f6c40a6f83c1d4a}{}\label{classv8_1_1internal_1_1_assembler_a85ee8dbb96aabab36f6c40a6f83c1d4a}

\item 
void {\bfseries emit\+\_\+rex\+\_\+32} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_aa6e78093ec2d7370340902e3b9c74d2f}{}\label{classv8_1_1internal_1_1_assembler_aa6e78093ec2d7370340902e3b9c74d2f}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a5751340d23a488b57463f406335f55bb}{}\label{classv8_1_1internal_1_1_assembler_a5751340d23a488b57463f406335f55bb}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_a35c542d1b9c30894a4765c1a2dc421ac}{}\label{classv8_1_1internal_1_1_assembler_a35c542d1b9c30894a4765c1a2dc421ac}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} base)\hypertarget{classv8_1_1internal_1_1_assembler_a1ec43785411c7c070a18af6fbc0a8db4}{}\label{classv8_1_1internal_1_1_assembler_a1ec43785411c7c070a18af6fbc0a8db4}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} base)\hypertarget{classv8_1_1internal_1_1_assembler_a42a73475a441c8272f44cb8eaa1c937a}{}\label{classv8_1_1internal_1_1_assembler_a42a73475a441c8272f44cb8eaa1c937a}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} base)\hypertarget{classv8_1_1internal_1_1_assembler_af249f11a12ae4cbfaff66df29331655a}{}\label{classv8_1_1internal_1_1_assembler_af249f11a12ae4cbfaff66df29331655a}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_aa46eb360473f3151796aab2d51cc28d0}{}\label{classv8_1_1internal_1_1_assembler_aa46eb360473f3151796aab2d51cc28d0}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_ad64659638aeb9b548de74b6629ac9a3e}{}\label{classv8_1_1internal_1_1_assembler_ad64659638aeb9b548de74b6629ac9a3e}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a8be2e2cf1ab5df48b703e80b956dc374}{}\label{classv8_1_1internal_1_1_assembler_a8be2e2cf1ab5df48b703e80b956dc374}

\item 
void {\bfseries emit\+\_\+optional\+\_\+rex\+\_\+32} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op)\hypertarget{classv8_1_1internal_1_1_assembler_ac765707569b9019d944fbf594744909f}{}\label{classv8_1_1internal_1_1_assembler_ac765707569b9019d944fbf594744909f}

\item 
void {\bfseries emit\+\_\+rex} (int size)\hypertarget{classv8_1_1internal_1_1_assembler_a42ca8b628273281b99adafa96d390bb0}{}\label{classv8_1_1internal_1_1_assembler_a42ca8b628273281b99adafa96d390bb0}

\item 
{\footnotesize template$<$class P1 $>$ }\\void {\bfseries emit\+\_\+rex} (P1 p1, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ad65a02dde2e13cdf8d9cac049b7e6a3d}{}\label{classv8_1_1internal_1_1_assembler_ad65a02dde2e13cdf8d9cac049b7e6a3d}

\item 
{\footnotesize template$<$class P1 , class P2 $>$ }\\void {\bfseries emit\+\_\+rex} (P1 p1, P2 p2, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a9436f79266facd1191592d500c912837}{}\label{classv8_1_1internal_1_1_assembler_a9436f79266facd1191592d500c912837}

\item 
void {\bfseries emit\+\_\+vex2\+\_\+byte0} ()\hypertarget{classv8_1_1internal_1_1_assembler_a898dfd6a405fee9da242019a264230e5}{}\label{classv8_1_1internal_1_1_assembler_a898dfd6a405fee9da242019a264230e5}

\item 
void {\bfseries emit\+\_\+vex2\+\_\+byte1} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} v, Vector\+Length l, S\+I\+M\+D\+Prefix pp)\hypertarget{classv8_1_1internal_1_1_assembler_af0deb890f9623aaa5fdcef1cb0f84e5c}{}\label{classv8_1_1internal_1_1_assembler_af0deb890f9623aaa5fdcef1cb0f84e5c}

\item 
void {\bfseries emit\+\_\+vex3\+\_\+byte0} ()\hypertarget{classv8_1_1internal_1_1_assembler_ad14b43f79bd37fd8507aca5d0e510af5}{}\label{classv8_1_1internal_1_1_assembler_ad14b43f79bd37fd8507aca5d0e510af5}

\item 
void {\bfseries emit\+\_\+vex3\+\_\+byte1} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} rm, Leading\+Opcode m)\hypertarget{classv8_1_1internal_1_1_assembler_a859ffea32a8f41e4948229ef728639a6}{}\label{classv8_1_1internal_1_1_assembler_a859ffea32a8f41e4948229ef728639a6}

\item 
void {\bfseries emit\+\_\+vex3\+\_\+byte1} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm, Leading\+Opcode m)\hypertarget{classv8_1_1internal_1_1_assembler_a12b9fa7378bb23fe9cc2957662441bd6}{}\label{classv8_1_1internal_1_1_assembler_a12b9fa7378bb23fe9cc2957662441bd6}

\item 
void {\bfseries emit\+\_\+vex3\+\_\+byte2} (VexW w, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} v, Vector\+Length l, S\+I\+M\+D\+Prefix pp)\hypertarget{classv8_1_1internal_1_1_assembler_ae0500169428e217f075fb433f94d8b75}{}\label{classv8_1_1internal_1_1_assembler_ae0500169428e217f075fb433f94d8b75}

\item 
void {\bfseries emit\+\_\+vex\+\_\+prefix} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} v, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} rm, Vector\+Length l, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_a2b07c28b31a958ef523666149b51a170}{}\label{classv8_1_1internal_1_1_assembler_a2b07c28b31a958ef523666149b51a170}

\item 
void {\bfseries emit\+\_\+vex\+\_\+prefix} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} v, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm, Vector\+Length l, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_a252b91371e00758d68705d027af442ba}{}\label{classv8_1_1internal_1_1_assembler_a252b91371e00758d68705d027af442ba}

\item 
void {\bfseries emit\+\_\+vex\+\_\+prefix} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} v, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm, Vector\+Length l, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_a08641cba711bc419142f9b4abce3b558}{}\label{classv8_1_1internal_1_1_assembler_a08641cba711bc419142f9b4abce3b558}

\item 
void {\bfseries emit\+\_\+vex\+\_\+prefix} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} v, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm, Vector\+Length l, S\+I\+M\+D\+Prefix pp, Leading\+Opcode m, VexW w)\hypertarget{classv8_1_1internal_1_1_assembler_ad39450c79b8ee956668c2372493770c7}{}\label{classv8_1_1internal_1_1_assembler_ad39450c79b8ee956668c2372493770c7}

\item 
void {\bfseries emit\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a94813ab6c29d1b273cc08c9dfbbc582f}{}\label{classv8_1_1internal_1_1_assembler_a94813ab6c29d1b273cc08c9dfbbc582f}

\item 
void {\bfseries emit\+\_\+operand} (int rm, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_aa829ba1f00b70d261003b0045883fbf5}{}\label{classv8_1_1internal_1_1_assembler_aa829ba1f00b70d261003b0045883fbf5}

\item 
void {\bfseries emit\+\_\+modrm} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_aadead614779a1e35649e966776896ca9}{}\label{classv8_1_1internal_1_1_assembler_aadead614779a1e35649e966776896ca9}

\item 
void {\bfseries emit\+\_\+modrm} (int code, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a5c6cf78f4ac0a1e3773df180aafd7e8b}{}\label{classv8_1_1internal_1_1_assembler_a5c6cf78f4ac0a1e3773df180aafd7e8b}

\item 
void {\bfseries emit\+\_\+code\+\_\+relative\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a3681c3661f388561feaa85f64cb1fa52}{}\label{classv8_1_1internal_1_1_assembler_a3681c3661f388561feaa85f64cb1fa52}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a09f41e727d9deac694e46a3b7122fbc8}{}\label{classv8_1_1internal_1_1_assembler_a09f41e727d9deac694e46a3b7122fbc8}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a51520d11018d7339e486fe3a8af037db}{}\label{classv8_1_1internal_1_1_assembler_a51520d11018d7339e486fe3a8af037db}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a5be93523ccea5cf6bad7d882d8bd2f7d}{}\label{classv8_1_1internal_1_1_assembler_a5be93523ccea5cf6bad7d882d8bd2f7d}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a2412921440e4652da9087dd027f9fd7d}{}\label{classv8_1_1internal_1_1_assembler_a2412921440e4652da9087dd027f9fd7d}

\item 
void {\bfseries emit\+\_\+sse\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_double_register}{X\+M\+M\+Register} src)\hypertarget{classv8_1_1internal_1_1_assembler_a9cf4684f6e19e8cd398423d586472e6a}{}\label{classv8_1_1internal_1_1_assembler_a9cf4684f6e19e8cd398423d586472e6a}

\item 
void {\bfseries arithmetic\+\_\+op\+\_\+8} (byte opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a8b5fb97f0ad90794fde70fedd9fd7ab1}{}\label{classv8_1_1internal_1_1_assembler_a8b5fb97f0ad90794fde70fedd9fd7ab1}

\item 
void {\bfseries arithmetic\+\_\+op\+\_\+8} (byte opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a08095c298e8b08b8ca10f49c95694b6e}{}\label{classv8_1_1internal_1_1_assembler_a08095c298e8b08b8ca10f49c95694b6e}

\item 
void {\bfseries arithmetic\+\_\+op\+\_\+16} (byte opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_aff6b0eeba939013cfb84f674c1dd28d2}{}\label{classv8_1_1internal_1_1_assembler_aff6b0eeba939013cfb84f674c1dd28d2}

\item 
void {\bfseries arithmetic\+\_\+op\+\_\+16} (byte opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm\+\_\+reg)\hypertarget{classv8_1_1internal_1_1_assembler_a960a1a762df10857c00df5b77d8e4f68}{}\label{classv8_1_1internal_1_1_assembler_a960a1a762df10857c00df5b77d8e4f68}

\item 
void {\bfseries arithmetic\+\_\+op} (byte opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm\+\_\+reg, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a781b8cdba0ef06dc12975e234d2f6285}{}\label{classv8_1_1internal_1_1_assembler_a781b8cdba0ef06dc12975e234d2f6285}

\item 
void {\bfseries arithmetic\+\_\+op} (byte opcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm\+\_\+reg, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ad6622e426709e754603b20362788346d}{}\label{classv8_1_1internal_1_1_assembler_ad6622e426709e754603b20362788346d}

\item 
void {\bfseries immediate\+\_\+arithmetic\+\_\+op\+\_\+8} (byte subcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a1cb4bf8a3226a644543d27d4d9c7d91e}{}\label{classv8_1_1internal_1_1_assembler_a1cb4bf8a3226a644543d27d4d9c7d91e}

\item 
void {\bfseries immediate\+\_\+arithmetic\+\_\+op\+\_\+8} (byte subcode, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a70327c2c954b096e124b0d41cfae1eec}{}\label{classv8_1_1internal_1_1_assembler_a70327c2c954b096e124b0d41cfae1eec}

\item 
void {\bfseries immediate\+\_\+arithmetic\+\_\+op\+\_\+16} (byte subcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_ad1addef9a16e041f43188a2f102ad2ff}{}\label{classv8_1_1internal_1_1_assembler_ad1addef9a16e041f43188a2f102ad2ff}

\item 
void {\bfseries immediate\+\_\+arithmetic\+\_\+op\+\_\+16} (byte subcode, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src)\hypertarget{classv8_1_1internal_1_1_assembler_a794e27d4cbe77d7dc391d89b611122b8}{}\label{classv8_1_1internal_1_1_assembler_a794e27d4cbe77d7dc391d89b611122b8}

\item 
void {\bfseries immediate\+\_\+arithmetic\+\_\+op} (byte subcode, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a080f97631f5b9430040b876845038108}{}\label{classv8_1_1internal_1_1_assembler_a080f97631f5b9430040b876845038108}

\item 
void {\bfseries immediate\+\_\+arithmetic\+\_\+op} (byte subcode, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a855ebfeff4f9da1c7c119436b762d580}{}\label{classv8_1_1internal_1_1_assembler_a855ebfeff4f9da1c7c119436b762d580}

\item 
void {\bfseries shift} (\hyperlink{classv8_1_1internal_1_1_operand}{Operand} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} shift\+\_\+amount, int subcode, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a7d13d6cec810a69ca144bf88577eb86f}{}\label{classv8_1_1internal_1_1_assembler_a7d13d6cec810a69ca144bf88577eb86f}

\item 
void {\bfseries shift} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} shift\+\_\+amount, int subcode, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a68a8c518adfb4ab45d006383a5ac549c}{}\label{classv8_1_1internal_1_1_assembler_a68a8c518adfb4ab45d006383a5ac549c}

\item 
void {\bfseries shift} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int subcode, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a2ba4f44ef087b2f1e244c2d79b53b70e}{}\label{classv8_1_1internal_1_1_assembler_a2ba4f44ef087b2f1e244c2d79b53b70e}

\item 
void {\bfseries shift} (\hyperlink{classv8_1_1internal_1_1_operand}{Operand} dst, int subcode, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ab708fb99d316dbefb119bb482c7e3722}{}\label{classv8_1_1internal_1_1_assembler_ab708fb99d316dbefb119bb482c7e3722}

\item 
void {\bfseries emit\+\_\+farith} (int b1, int b2, int i)\hypertarget{classv8_1_1internal_1_1_assembler_abf68b4f219c78df2f9ef30f3f73d5c3a}{}\label{classv8_1_1internal_1_1_assembler_abf68b4f219c78df2f9ef30f3f73d5c3a}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\item 
void {\bfseries emit\+\_\+add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_add1917f8653d4f46b094979f836de0cc}{}\label{classv8_1_1internal_1_1_assembler_add1917f8653d4f46b094979f836de0cc}

\item 
void {\bfseries emit\+\_\+add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ac95a791a2f6390e83109550bb993bdb9}{}\label{classv8_1_1internal_1_1_assembler_ac95a791a2f6390e83109550bb993bdb9}

\item 
void {\bfseries emit\+\_\+add} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a054b50a29cb4d7a41be5f639c1c71a2f}{}\label{classv8_1_1internal_1_1_assembler_a054b50a29cb4d7a41be5f639c1c71a2f}

\item 
void {\bfseries emit\+\_\+add} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a545ab9b4550cedaec9f08a2462dc2090}{}\label{classv8_1_1internal_1_1_assembler_a545ab9b4550cedaec9f08a2462dc2090}

\item 
void {\bfseries emit\+\_\+add} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a17a35fbe3ad26b8d68df29042d94338d}{}\label{classv8_1_1internal_1_1_assembler_a17a35fbe3ad26b8d68df29042d94338d}

\item 
void {\bfseries emit\+\_\+and} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a45700b1e56ab386fc1d605def7f45a6f}{}\label{classv8_1_1internal_1_1_assembler_a45700b1e56ab386fc1d605def7f45a6f}

\item 
void {\bfseries emit\+\_\+and} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a38726ce3f7b4b198fc845f24625377b5}{}\label{classv8_1_1internal_1_1_assembler_a38726ce3f7b4b198fc845f24625377b5}

\item 
void {\bfseries emit\+\_\+and} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_af936a8d91bb799fbd6d3f95f1e4dfc80}{}\label{classv8_1_1internal_1_1_assembler_af936a8d91bb799fbd6d3f95f1e4dfc80}

\item 
void {\bfseries emit\+\_\+and} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a600bbe750e46abd8f0bff0e14e5e9eae}{}\label{classv8_1_1internal_1_1_assembler_a600bbe750e46abd8f0bff0e14e5e9eae}

\item 
void {\bfseries emit\+\_\+and} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ac3ec581adf998e6873aae27838ee7e54}{}\label{classv8_1_1internal_1_1_assembler_ac3ec581adf998e6873aae27838ee7e54}

\item 
void {\bfseries emit\+\_\+cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ab9cd539c01a38603ab693c15e712e1b5}{}\label{classv8_1_1internal_1_1_assembler_ab9cd539c01a38603ab693c15e712e1b5}

\item 
void {\bfseries emit\+\_\+cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a7e2b6dfd557744f538de304b46b67ab8}{}\label{classv8_1_1internal_1_1_assembler_a7e2b6dfd557744f538de304b46b67ab8}

\item 
void {\bfseries emit\+\_\+cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a1379fe937ed7179d97a5546d40cc85b8}{}\label{classv8_1_1internal_1_1_assembler_a1379fe937ed7179d97a5546d40cc85b8}

\item 
void {\bfseries emit\+\_\+cmp} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a6cf60776c8850c09941bc83839b92580}{}\label{classv8_1_1internal_1_1_assembler_a6cf60776c8850c09941bc83839b92580}

\item 
void {\bfseries emit\+\_\+cmp} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a273922b205071b4f90b124b613aa25bc}{}\label{classv8_1_1internal_1_1_assembler_a273922b205071b4f90b124b613aa25bc}

\item 
void {\bfseries emit\+\_\+dec} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a72edd88ba1b88c938d817f6ab67838bb}{}\label{classv8_1_1internal_1_1_assembler_a72edd88ba1b88c938d817f6ab67838bb}

\item 
void {\bfseries emit\+\_\+dec} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ab1aab937b521a654ff4035f451eb58b4}{}\label{classv8_1_1internal_1_1_assembler_ab1aab937b521a654ff4035f451eb58b4}

\item 
void {\bfseries emit\+\_\+idiv} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a1ec4b6b0c5d8d99beab73b0c213b15d9}{}\label{classv8_1_1internal_1_1_assembler_a1ec4b6b0c5d8d99beab73b0c213b15d9}

\item 
void {\bfseries emit\+\_\+div} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a568b539899c3a1f341fe5b792b4b0e8c}{}\label{classv8_1_1internal_1_1_assembler_a568b539899c3a1f341fe5b792b4b0e8c}

\item 
void {\bfseries emit\+\_\+imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a0c8d2d262240b986fd207be9a8222080}{}\label{classv8_1_1internal_1_1_assembler_a0c8d2d262240b986fd207be9a8222080}

\item 
void {\bfseries emit\+\_\+imul} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a8676f7820bb567b425ca19a532a51202}{}\label{classv8_1_1internal_1_1_assembler_a8676f7820bb567b425ca19a532a51202}

\item 
void {\bfseries emit\+\_\+imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a8d9b858137972b37218f0cedff29e4a5}{}\label{classv8_1_1internal_1_1_assembler_a8d9b858137972b37218f0cedff29e4a5}

\item 
void {\bfseries emit\+\_\+imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a39caad20511c84e92b0cc2f51e5e97a3}{}\label{classv8_1_1internal_1_1_assembler_a39caad20511c84e92b0cc2f51e5e97a3}

\item 
void {\bfseries emit\+\_\+imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a93c735469736f1218f168437190f287c}{}\label{classv8_1_1internal_1_1_assembler_a93c735469736f1218f168437190f287c}

\item 
void {\bfseries emit\+\_\+imul} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} imm, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a9bffb32434aba7d315fc2d9dba100884}{}\label{classv8_1_1internal_1_1_assembler_a9bffb32434aba7d315fc2d9dba100884}

\item 
void {\bfseries emit\+\_\+inc} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a28d64c80f149a167c07852ef177eeb54}{}\label{classv8_1_1internal_1_1_assembler_a28d64c80f149a167c07852ef177eeb54}

\item 
void {\bfseries emit\+\_\+inc} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a75620d236b398b01d2d215f013de1b16}{}\label{classv8_1_1internal_1_1_assembler_a75620d236b398b01d2d215f013de1b16}

\item 
void {\bfseries emit\+\_\+lea} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_afbfe368c1ac1fb5c6ca0ee5d1de4a39e}{}\label{classv8_1_1internal_1_1_assembler_afbfe368c1ac1fb5c6ca0ee5d1de4a39e}

\item 
void {\bfseries emit\+\_\+mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_aea21864559f89ff062d7667926cbdee2}{}\label{classv8_1_1internal_1_1_assembler_aea21864559f89ff062d7667926cbdee2}

\item 
void {\bfseries emit\+\_\+mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ad20a50d52b3572cb8031efa277bf5f94}{}\label{classv8_1_1internal_1_1_assembler_ad20a50d52b3572cb8031efa277bf5f94}

\item 
void {\bfseries emit\+\_\+mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_affecf052275eea1cf7cdc82acd06c22b}{}\label{classv8_1_1internal_1_1_assembler_affecf052275eea1cf7cdc82acd06c22b}

\item 
void {\bfseries emit\+\_\+mov} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} value, int size)\hypertarget{classv8_1_1internal_1_1_assembler_afd279d8e669667ad2d5a570ff7f7bba2}{}\label{classv8_1_1internal_1_1_assembler_afd279d8e669667ad2d5a570ff7f7bba2}

\item 
void {\bfseries emit\+\_\+mov} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} value, int size)\hypertarget{classv8_1_1internal_1_1_assembler_aed543cfcaccc9585048a9373c5174980}{}\label{classv8_1_1internal_1_1_assembler_aed543cfcaccc9585048a9373c5174980}

\item 
void {\bfseries emit\+\_\+movzxb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_af6569d191d73cdab7216ed6f4b6cb682}{}\label{classv8_1_1internal_1_1_assembler_af6569d191d73cdab7216ed6f4b6cb682}

\item 
void {\bfseries emit\+\_\+movzxb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ae6b3f384bac6be8f97f8ee8b3458a949}{}\label{classv8_1_1internal_1_1_assembler_ae6b3f384bac6be8f97f8ee8b3458a949}

\item 
void {\bfseries emit\+\_\+movzxw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a3ee4a2e17633200cb06832bdda12fa70}{}\label{classv8_1_1internal_1_1_assembler_a3ee4a2e17633200cb06832bdda12fa70}

\item 
void {\bfseries emit\+\_\+movzxw} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_af6bdb99abbfded15b0f7db942beb6161}{}\label{classv8_1_1internal_1_1_assembler_af6bdb99abbfded15b0f7db942beb6161}

\item 
void {\bfseries emit\+\_\+neg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ae5491e2817513ab048e43b61df6f46c8}{}\label{classv8_1_1internal_1_1_assembler_ae5491e2817513ab048e43b61df6f46c8}

\item 
void {\bfseries emit\+\_\+neg} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_aa4873c03289a112360d184b052ca3055}{}\label{classv8_1_1internal_1_1_assembler_aa4873c03289a112360d184b052ca3055}

\item 
void {\bfseries emit\+\_\+not} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a40fab5a55878a9bcc41341dd0564f29d}{}\label{classv8_1_1internal_1_1_assembler_a40fab5a55878a9bcc41341dd0564f29d}

\item 
void {\bfseries emit\+\_\+not} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, int size)\hypertarget{classv8_1_1internal_1_1_assembler_aca970cca6ba50e4eaa75c01986549742}{}\label{classv8_1_1internal_1_1_assembler_aca970cca6ba50e4eaa75c01986549742}

\item 
void {\bfseries emit\+\_\+or} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a36e087934c48207b812d6ea3bdce6be3}{}\label{classv8_1_1internal_1_1_assembler_a36e087934c48207b812d6ea3bdce6be3}

\item 
void {\bfseries emit\+\_\+or} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_aa36443ec2dd5541cbe4bed75cfbcdba3}{}\label{classv8_1_1internal_1_1_assembler_aa36443ec2dd5541cbe4bed75cfbcdba3}

\item 
void {\bfseries emit\+\_\+or} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a594c303c880bb21f93f67c828339b2fe}{}\label{classv8_1_1internal_1_1_assembler_a594c303c880bb21f93f67c828339b2fe}

\item 
void {\bfseries emit\+\_\+or} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ad4d86942b05ef758f73e456a437ddab8}{}\label{classv8_1_1internal_1_1_assembler_ad4d86942b05ef758f73e456a437ddab8}

\item 
void {\bfseries emit\+\_\+or} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a771cea721176d660fc1558923fcf2d0d}{}\label{classv8_1_1internal_1_1_assembler_a771cea721176d660fc1558923fcf2d0d}

\item 
void {\bfseries emit\+\_\+repmovs} (int size)\hypertarget{classv8_1_1internal_1_1_assembler_a1291a3e68a9d3b5e36f3f16b13fa889d}{}\label{classv8_1_1internal_1_1_assembler_a1291a3e68a9d3b5e36f3f16b13fa889d}

\item 
void {\bfseries emit\+\_\+sbb} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ad66ad9b008dedd29d901feac216857ed}{}\label{classv8_1_1internal_1_1_assembler_ad66ad9b008dedd29d901feac216857ed}

\item 
void {\bfseries emit\+\_\+sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a44f72862146a39b2d0f7b872bf1242ac}{}\label{classv8_1_1internal_1_1_assembler_a44f72862146a39b2d0f7b872bf1242ac}

\item 
void {\bfseries emit\+\_\+sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_aa70fad461377dd007b955ce3aa9583c6}{}\label{classv8_1_1internal_1_1_assembler_aa70fad461377dd007b955ce3aa9583c6}

\item 
void {\bfseries emit\+\_\+sub} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a93b2c367e26c143617c5fbd591b015ba}{}\label{classv8_1_1internal_1_1_assembler_a93b2c367e26c143617c5fbd591b015ba}

\item 
void {\bfseries emit\+\_\+sub} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a0d94ff5b9d3e3002ba49add1d3728b55}{}\label{classv8_1_1internal_1_1_assembler_a0d94ff5b9d3e3002ba49add1d3728b55}

\item 
void {\bfseries emit\+\_\+sub} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ae1968a26cae4ac8f478e71615061a2dc}{}\label{classv8_1_1internal_1_1_assembler_ae1968a26cae4ac8f478e71615061a2dc}

\item 
void {\bfseries emit\+\_\+test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a6a16e30c88eda42c1265e185c64a7757}{}\label{classv8_1_1internal_1_1_assembler_a6a16e30c88eda42c1265e185c64a7757}

\item 
void {\bfseries emit\+\_\+test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} mask, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a651d7abe1bf7a098665d560324537656}{}\label{classv8_1_1internal_1_1_assembler_a651d7abe1bf7a098665d560324537656}

\item 
void {\bfseries emit\+\_\+test} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ab1ad3548621af83c1b4e91164df98208}{}\label{classv8_1_1internal_1_1_assembler_ab1ad3548621af83c1b4e91164df98208}

\item 
void {\bfseries emit\+\_\+test} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} mask, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a7e222c3b7cb5d3eb73d7bfa870e3f463}{}\label{classv8_1_1internal_1_1_assembler_a7e222c3b7cb5d3eb73d7bfa870e3f463}

\item 
void {\bfseries emit\+\_\+test} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&op, int size)\hypertarget{classv8_1_1internal_1_1_assembler_afa68d4a0a0659f2fdce9c194d0339e9d}{}\label{classv8_1_1internal_1_1_assembler_afa68d4a0a0659f2fdce9c194d0339e9d}

\item 
void {\bfseries emit\+\_\+xchg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a5009d2a021344174b7d8a9ba438a3e1b}{}\label{classv8_1_1internal_1_1_assembler_a5009d2a021344174b7d8a9ba438a3e1b}

\item 
void {\bfseries emit\+\_\+xchg} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a7943e5322cded8f7d6f80f27fbf2fc5a}{}\label{classv8_1_1internal_1_1_assembler_a7943e5322cded8f7d6f80f27fbf2fc5a}

\item 
void {\bfseries emit\+\_\+xor} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a2c475959aa500650ec23c0ad087a5eed}{}\label{classv8_1_1internal_1_1_assembler_a2c475959aa500650ec23c0ad087a5eed}

\item 
void {\bfseries emit\+\_\+xor} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a22bb27e866b1ba4c08ce85d394d3411e}{}\label{classv8_1_1internal_1_1_assembler_a22bb27e866b1ba4c08ce85d394d3411e}

\item 
void {\bfseries emit\+\_\+xor} (\hyperlink{structv8_1_1internal_1_1_register}{Register} dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a1797d2d03474ea276ee45c8a4629fd04}{}\label{classv8_1_1internal_1_1_assembler_a1797d2d03474ea276ee45c8a4629fd04}

\item 
void {\bfseries emit\+\_\+xor} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_ae84faac3e8bd6155c6fa0eef009c0217}{}\label{classv8_1_1internal_1_1_assembler_ae84faac3e8bd6155c6fa0eef009c0217}

\item 
void {\bfseries emit\+\_\+xor} (const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&dst, \hyperlink{structv8_1_1internal_1_1_register}{Register} src, int size)\hypertarget{classv8_1_1internal_1_1_assembler_a52e623eb51d1df523664472864df7759}{}\label{classv8_1_1internal_1_1_assembler_a52e623eb51d1df523664472864df7759}

\item 
void {\bfseries bmi1q} (byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm)\hypertarget{classv8_1_1internal_1_1_assembler_acde724d31dd9e483f51bf2f333b8336b}{}\label{classv8_1_1internal_1_1_assembler_acde724d31dd9e483f51bf2f333b8336b}

\item 
void {\bfseries bmi1q} (byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a060f8a2e3ce9ceaf539975ddd68b262c}{}\label{classv8_1_1internal_1_1_assembler_a060f8a2e3ce9ceaf539975ddd68b262c}

\item 
void {\bfseries bmi1l} (byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm)\hypertarget{classv8_1_1internal_1_1_assembler_a32e18f8637e378fbd99ef14a5cf1c7fc}{}\label{classv8_1_1internal_1_1_assembler_a32e18f8637e378fbd99ef14a5cf1c7fc}

\item 
void {\bfseries bmi1l} (byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a2255ce72af84ad26e39c37eb18d030e4}{}\label{classv8_1_1internal_1_1_assembler_a2255ce72af84ad26e39c37eb18d030e4}

\item 
void {\bfseries bmi2q} (S\+I\+M\+D\+Prefix pp, byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm)\hypertarget{classv8_1_1internal_1_1_assembler_a5d28003e040a942c21307a665d0f270c}{}\label{classv8_1_1internal_1_1_assembler_a5d28003e040a942c21307a665d0f270c}

\item 
void {\bfseries bmi2q} (S\+I\+M\+D\+Prefix pp, byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a2d9b39a528f04ad042fb363d8dfa0193}{}\label{classv8_1_1internal_1_1_assembler_a2d9b39a528f04ad042fb363d8dfa0193}

\item 
void {\bfseries bmi2l} (S\+I\+M\+D\+Prefix pp, byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, \hyperlink{structv8_1_1internal_1_1_register}{Register} rm)\hypertarget{classv8_1_1internal_1_1_assembler_ab8ad7db572879727ba35015ea61242b7}{}\label{classv8_1_1internal_1_1_assembler_ab8ad7db572879727ba35015ea61242b7}

\item 
void {\bfseries bmi2l} (S\+I\+M\+D\+Prefix pp, byte op, \hyperlink{structv8_1_1internal_1_1_register}{Register} reg, \hyperlink{structv8_1_1internal_1_1_register}{Register} vreg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&rm)\hypertarget{classv8_1_1internal_1_1_assembler_a6161cb638c338af638ac75a9c3539ed2}{}\label{classv8_1_1internal_1_1_assembler_a6161cb638c338af638ac75a9c3539ed2}

\item 
uint32\+\_\+t {\bfseries long\+\_\+at} (int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a7b0049ce382b1fa5f441999bf4dec80c}{}\label{classv8_1_1internal_1_1_assembler_a7b0049ce382b1fa5f441999bf4dec80c}

\item 
void {\bfseries long\+\_\+at\+\_\+put} (int pos, uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a530f1c80c78d3514538033aab1820ed4}{}\label{classv8_1_1internal_1_1_assembler_a530f1c80c78d3514538033aab1820ed4}

\item 
void {\bfseries Grow\+Buffer} ()\hypertarget{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}{}\label{classv8_1_1internal_1_1_assembler_ab5642cdbe1d9b1ab1cbdcdb1103478c9}

\item 
void {\bfseries emit} (uint32\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_aee6319f52a8ac4d08ed49705794d3bfb}{}\label{classv8_1_1internal_1_1_assembler_aee6319f52a8ac4d08ed49705794d3bfb}

\item 
void {\bfseries emit} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_object}{Object} $>$ handle)\hypertarget{classv8_1_1internal_1_1_assembler_a98415e7a2401f2c6f4e962d0ddc06bde}{}\label{classv8_1_1internal_1_1_assembler_a98415e7a2401f2c6f4e962d0ddc06bde}

\item 
void {\bfseries emit} (uint32\+\_\+t x, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_aeefef4ac1a276ec06e294ff432701500}{}\label{classv8_1_1internal_1_1_assembler_aeefef4ac1a276ec06e294ff432701500}

\item 
void {\bfseries emit} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ code, Reloc\+Info\+::\+Mode rmode, \hyperlink{classv8_1_1internal_1_1_type_feedback_id}{Type\+Feedback\+Id} id=Type\+Feedback\+Id\+::\+None())\hypertarget{classv8_1_1internal_1_1_assembler_ac5ebc0633d404a5eddf397c9e553ab37}{}\label{classv8_1_1internal_1_1_assembler_ac5ebc0633d404a5eddf397c9e553ab37}

\item 
void {\bfseries emit} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a161f2d5798359a4dc196ab700bdad459}{}\label{classv8_1_1internal_1_1_assembler_a161f2d5798359a4dc196ab700bdad459}

\item 
void {\bfseries emit\+\_\+b} (\hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} x)\hypertarget{classv8_1_1internal_1_1_assembler_a252fb2383e9c40e8c214aaa72808cc20}{}\label{classv8_1_1internal_1_1_assembler_a252fb2383e9c40e8c214aaa72808cc20}

\item 
void {\bfseries emit\+\_\+w} (const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_a12028fcefd201f0b1c0fa554ce9bec11}{}\label{classv8_1_1internal_1_1_assembler_a12028fcefd201f0b1c0fa554ce9bec11}

\item 
void {\bfseries emit\+\_\+q} (uint64\+\_\+t x)\hypertarget{classv8_1_1internal_1_1_assembler_a567342e5766a901893fb4e7544e939a4}{}\label{classv8_1_1internal_1_1_assembler_a567342e5766a901893fb4e7544e939a4}

\item 
void {\bfseries emit\+\_\+code\+\_\+relative\+\_\+offset} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a3681c3661f388561feaa85f64cb1fa52}{}\label{classv8_1_1internal_1_1_assembler_a3681c3661f388561feaa85f64cb1fa52}

\item 
void {\bfseries emit\+\_\+arith\+\_\+b} (int op1, int op2, \hyperlink{structv8_1_1internal_1_1_register}{Register} dst, int imm8)\hypertarget{classv8_1_1internal_1_1_assembler_ac7bf87873b61645f890df4f44af1cee1}{}\label{classv8_1_1internal_1_1_assembler_ac7bf87873b61645f890df4f44af1cee1}

\item 
void {\bfseries emit\+\_\+arith} (int sel, \hyperlink{classv8_1_1internal_1_1_operand}{Operand} dst, const \hyperlink{classv8_1_1internal_1_1_immediate}{Immediate} \&x)\hypertarget{classv8_1_1internal_1_1_assembler_afa8ce9da451e374df705ddce8f23d7c8}{}\label{classv8_1_1internal_1_1_assembler_afa8ce9da451e374df705ddce8f23d7c8}

\item 
void {\bfseries emit\+\_\+operand} (\hyperlink{structv8_1_1internal_1_1_register}{Register} reg, const \hyperlink{classv8_1_1internal_1_1_operand}{Operand} \&adr)\hypertarget{classv8_1_1internal_1_1_assembler_a94813ab6c29d1b273cc08c9dfbbc582f}{}\label{classv8_1_1internal_1_1_assembler_a94813ab6c29d1b273cc08c9dfbbc582f}

\item 
void {\bfseries emit\+\_\+label} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)\hypertarget{classv8_1_1internal_1_1_assembler_a2c641bb9844c4ea51ee510d26b506119}{}\label{classv8_1_1internal_1_1_assembler_a2c641bb9844c4ea51ee510d26b506119}

\item 
void {\bfseries emit\+\_\+farith} (int b1, int b2, int i)\hypertarget{classv8_1_1internal_1_1_assembler_abf68b4f219c78df2f9ef30f3f73d5c3a}{}\label{classv8_1_1internal_1_1_assembler_abf68b4f219c78df2f9ef30f3f73d5c3a}

\item 
void {\bfseries print} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}{}\label{classv8_1_1internal_1_1_assembler_a614b4e6b5882e7c0cc0ff797299acfdf}

\item 
void {\bfseries bind\+\_\+to} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, int pos)\hypertarget{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}{}\label{classv8_1_1internal_1_1_assembler_a003e0c07565861c51d33a460715ccc39}

\item 
Displacement {\bfseries disp\+\_\+at} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a63d724029af883e8d38cedb218dea72f}{}\label{classv8_1_1internal_1_1_assembler_a63d724029af883e8d38cedb218dea72f}

\item 
void {\bfseries disp\+\_\+at\+\_\+put} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Displacement disp)\hypertarget{classv8_1_1internal_1_1_assembler_a3157b699880c1894fdad0057377fd5df}{}\label{classv8_1_1internal_1_1_assembler_a3157b699880c1894fdad0057377fd5df}

\item 
void {\bfseries emit\+\_\+disp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L, Displacement\+::\+Type type)\hypertarget{classv8_1_1internal_1_1_assembler_a44cf8b6b2a37494cb6de213af95234f9}{}\label{classv8_1_1internal_1_1_assembler_a44cf8b6b2a37494cb6de213af95234f9}

\item 
void {\bfseries emit\+\_\+near\+\_\+disp} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$L)\hypertarget{classv8_1_1internal_1_1_assembler_a51af822f350dd0486475b41cbf8c3d92}{}\label{classv8_1_1internal_1_1_assembler_a51af822f350dd0486475b41cbf8c3d92}

\item 
void {\bfseries Record\+Reloc\+Info} (Reloc\+Info\+::\+Mode rmode, intptr\+\_\+t data=0)\hypertarget{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}{}\label{classv8_1_1internal_1_1_assembler_a65fe23a0ca3cb6eb7a3839ac654d1819}

\end{DoxyCompactItemize}
\subsection*{Static Private Member Functions}
\begin{DoxyCompactItemize}
\item 
static void {\bfseries set\+\_\+target\+\_\+internal\+\_\+reference\+\_\+encoded\+\_\+at} (Address pc, Address target)\hypertarget{classv8_1_1internal_1_1_assembler_a757052334a2b5e9877e7913d4fffb966}{}\label{classv8_1_1internal_1_1_assembler_a757052334a2b5e9877e7913d4fffb966}

\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
int {\bfseries next\+\_\+buffer\+\_\+check\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a8047e4feac4338033e7465f2cdf39dc0}{}\label{classv8_1_1internal_1_1_assembler_a8047e4feac4338033e7465f2cdf39dc0}

\item 
int {\bfseries const\+\_\+pool\+\_\+blocked\+\_\+nesting\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a8a462e4898556731673e5a78ecd6960e}{}\label{classv8_1_1internal_1_1_assembler_a8a462e4898556731673e5a78ecd6960e}

\item 
int {\bfseries no\+\_\+const\+\_\+pool\+\_\+before\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_acc09de082b2b3a8d29b1ed42f361fabf}{}\label{classv8_1_1internal_1_1_assembler_acc09de082b2b3a8d29b1ed42f361fabf}

\item 
int {\bfseries first\+\_\+const\+\_\+pool\+\_\+32\+\_\+use\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a335f22b9a2d6610cf0af3d07f6a79186}{}\label{classv8_1_1internal_1_1_assembler_a335f22b9a2d6610cf0af3d07f6a79186}

\item 
int {\bfseries first\+\_\+const\+\_\+pool\+\_\+64\+\_\+use\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a21291766743e54ae8a3c044a400b5b46}{}\label{classv8_1_1internal_1_1_assembler_a21291766743e54ae8a3c044a400b5b46}

\item 
Reloc\+Info\+Writer {\bfseries reloc\+\_\+info\+\_\+writer}\hypertarget{classv8_1_1internal_1_1_assembler_a06a5867b6b28057c27cb5bdca8b790f5}{}\label{classv8_1_1internal_1_1_assembler_a06a5867b6b28057c27cb5bdca8b790f5}

\item 
\hyperlink{classv8_1_1internal_1_1_constant_pool_entry}{Constant\+Pool\+Entry} {\bfseries pending\+\_\+32\+\_\+bit\+\_\+constants\+\_\+buffer\+\_\+} \mbox{[}k\+Min\+Num\+Pending\+Constants\mbox{]}\hypertarget{classv8_1_1internal_1_1_assembler_a52fefe8b4c83b46a18bb13576500e046}{}\label{classv8_1_1internal_1_1_assembler_a52fefe8b4c83b46a18bb13576500e046}

\item 
\hyperlink{classv8_1_1internal_1_1_constant_pool_entry}{Constant\+Pool\+Entry} {\bfseries pending\+\_\+64\+\_\+bit\+\_\+constants\+\_\+buffer\+\_\+} \mbox{[}k\+Min\+Num\+Pending\+Constants\mbox{]}\hypertarget{classv8_1_1internal_1_1_assembler_a0557e1a9ab255b2ae395dbe2860f3978}{}\label{classv8_1_1internal_1_1_assembler_a0557e1a9ab255b2ae395dbe2860f3978}

\item 
\hyperlink{classv8_1_1internal_1_1_constant_pool_entry}{Constant\+Pool\+Entry} $\ast$ {\bfseries pending\+\_\+32\+\_\+bit\+\_\+constants\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_adc4c7a9850d82f174f0bf906c5f4ac86}{}\label{classv8_1_1internal_1_1_assembler_adc4c7a9850d82f174f0bf906c5f4ac86}

\item 
\hyperlink{classv8_1_1internal_1_1_constant_pool_entry}{Constant\+Pool\+Entry} $\ast$ {\bfseries pending\+\_\+64\+\_\+bit\+\_\+constants\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_aabe58ba847151697511cff597a39cf27}{}\label{classv8_1_1internal_1_1_assembler_aabe58ba847151697511cff597a39cf27}

\item 
int {\bfseries num\+\_\+pending\+\_\+32\+\_\+bit\+\_\+constants\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a98d1ba7b3a00f61a8e5c22e04d231e1e}{}\label{classv8_1_1internal_1_1_assembler_a98d1ba7b3a00f61a8e5c22e04d231e1e}

\item 
int {\bfseries num\+\_\+pending\+\_\+64\+\_\+bit\+\_\+constants\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a32db641beb417891d620dd3fb9e74915}{}\label{classv8_1_1internal_1_1_assembler_a32db641beb417891d620dd3fb9e74915}

\item 
Constant\+Pool\+Builder {\bfseries constant\+\_\+pool\+\_\+builder\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_afefef4617c67e6919239383414671cce}{}\label{classv8_1_1internal_1_1_assembler_afefef4617c67e6919239383414671cce}

\item 
int {\bfseries last\+\_\+bound\+\_\+pos\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a8231473e0cabec5c68254e060babe7bc}{}\label{classv8_1_1internal_1_1_assembler_a8231473e0cabec5c68254e060babe7bc}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_positions_recorder}{Assembler\+Positions\+Recorder} {\bfseries positions\+\_\+recorder\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a16a7e98c42ef3ba52412c16e62a9de3f}{}\label{classv8_1_1internal_1_1_assembler_a16a7e98c42ef3ba52412c16e62a9de3f}

\item 
int {\bfseries next\+\_\+constant\+\_\+pool\+\_\+check\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a0b5f3ed60c116fb684d30d8b8ef47619}{}\label{classv8_1_1internal_1_1_assembler_a0b5f3ed60c116fb684d30d8b8ef47619}

\item 
int {\bfseries veneer\+\_\+pool\+\_\+blocked\+\_\+nesting\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a9df4d725a1e98b5c2df338323f41d4b7}{}\label{classv8_1_1internal_1_1_assembler_a9df4d725a1e98b5c2df338323f41d4b7}

\item 
std\+::deque$<$ int $>$ {\bfseries internal\+\_\+reference\+\_\+positions\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a8aafea15412dd0d50be83ea4e7b15bc9}{}\label{classv8_1_1internal_1_1_assembler_a8aafea15412dd0d50be83ea4e7b15bc9}

\item 
\hyperlink{classv8_1_1internal_1_1_const_pool}{Const\+Pool} {\bfseries constpool\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_ae3c373ab60cff53d53e7dbf3643d4dd6}{}\label{classv8_1_1internal_1_1_assembler_ae3c373ab60cff53d53e7dbf3643d4dd6}

\item 
int {\bfseries trampoline\+\_\+pool\+\_\+blocked\+\_\+nesting\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_adcfbeb9d82d4d0a2725087a2b14da0fe}{}\label{classv8_1_1internal_1_1_assembler_adcfbeb9d82d4d0a2725087a2b14da0fe}

\item 
int {\bfseries no\+\_\+trampoline\+\_\+pool\+\_\+before\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_aa4fde97c4816cc996594891790e62e46}{}\label{classv8_1_1internal_1_1_assembler_aa4fde97c4816cc996594891790e62e46}

\item 
int {\bfseries last\+\_\+trampoline\+\_\+pool\+\_\+end\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a5be834670de6ecbc87b61e4d6346136f}{}\label{classv8_1_1internal_1_1_assembler_a5be834670de6ecbc87b61e4d6346136f}

\item 
bool {\bfseries block\+\_\+buffer\+\_\+growth\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_aea95c1384d9be623e04253a0aa57f48f}{}\label{classv8_1_1internal_1_1_assembler_aea95c1384d9be623e04253a0aa57f48f}

\item 
int {\bfseries unbound\+\_\+labels\+\_\+count\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_abe027446d81f4b31f7972911a302cbac}{}\label{classv8_1_1internal_1_1_assembler_abe027446d81f4b31f7972911a302cbac}

\item 
bool {\bfseries trampoline\+\_\+emitted\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a10d7c778c51ce918197ad0a052570264}{}\label{classv8_1_1internal_1_1_assembler_a10d7c778c51ce918197ad0a052570264}

\item 
std\+::set$<$ int $>$ {\bfseries internal\+\_\+reference\+\_\+positions\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_aa5be7ff8082ffa3260598d0edf533748}{}\label{classv8_1_1internal_1_1_assembler_aa5be7ff8082ffa3260598d0edf533748}

\item 
bool {\bfseries prev\+\_\+instr\+\_\+compact\+\_\+branch\+\_\+} = false\hypertarget{classv8_1_1internal_1_1_assembler_ae01fbb843e5dba1f79669490ce479d31}{}\label{classv8_1_1internal_1_1_assembler_ae01fbb843e5dba1f79669490ce479d31}

\item 
\hyperlink{classv8_1_1internal_1_1_assembler_1_1_trampoline}{Trampoline} {\bfseries trampoline\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a81217069f2b196d9095ef8f4774c7f51}{}\label{classv8_1_1internal_1_1_assembler_a81217069f2b196d9095ef8f4774c7f51}

\item 
bool {\bfseries internal\+\_\+trampoline\+\_\+exception\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a37a34b398309dc1f0b6858a53b624a8f}{}\label{classv8_1_1internal_1_1_assembler_a37a34b398309dc1f0b6858a53b624a8f}

\item 
std\+::set$<$ int64\+\_\+t $>$ {\bfseries internal\+\_\+reference\+\_\+positions\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a977882b6d098da478bda8b348d722bf6}{}\label{classv8_1_1internal_1_1_assembler_a977882b6d098da478bda8b348d722bf6}

\item 
int {\bfseries next\+\_\+trampoline\+\_\+check\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a24138db31b1c3268ae58d2dedbda1466}{}\label{classv8_1_1internal_1_1_assembler_a24138db31b1c3268ae58d2dedbda1466}

\item 
int {\bfseries constant\+\_\+pool\+\_\+entry\+\_\+sharing\+\_\+blocked\+\_\+nesting\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a8938fced0246137a28c606812492f265}{}\label{classv8_1_1internal_1_1_assembler_a8938fced0246137a28c606812492f265}

\item 
std\+::vector$<$ \hyperlink{classv8_1_1internal_1_1_deferred_reloc_info}{Deferred\+Reloc\+Info} $>$ {\bfseries relocations\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a35cc746344e2ed201d833db86ae59bab}{}\label{classv8_1_1internal_1_1_assembler_a35cc746344e2ed201d833db86ae59bab}

\item 
int {\bfseries optimizable\+\_\+cmpi\+\_\+pos\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a4f442612420d51a3ae1e5735f4007b84}{}\label{classv8_1_1internal_1_1_assembler_a4f442612420d51a3ae1e5735f4007b84}

\item 
\hyperlink{structv8_1_1internal_1_1_c_register}{C\+Register} {\bfseries cmpi\+\_\+cr\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_a2f29ca7b84ae5b375c404bc2a9edbfef}{}\label{classv8_1_1internal_1_1_assembler_a2f29ca7b84ae5b375c404bc2a9edbfef}

\item 
int {\bfseries tracked\+\_\+branch\+\_\+count\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_af4d36a0d3f678fa946ea2a333b5fffcd}{}\label{classv8_1_1internal_1_1_assembler_af4d36a0d3f678fa946ea2a333b5fffcd}

\item 
\hyperlink{classv8_1_1internal_1_1_list}{List}$<$ \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_code}{Code} $>$ $>$ {\bfseries code\+\_\+targets\+\_\+}\hypertarget{classv8_1_1internal_1_1_assembler_ad6bc46529104c73f4059fbdbf26180a2}{}\label{classv8_1_1internal_1_1_assembler_ad6bc46529104c73f4059fbdbf26180a2}

\end{DoxyCompactItemize}
\subsection*{Static Private Attributes}
\begin{DoxyCompactItemize}
\item 
static const int {\bfseries k\+Gap} = 32\hypertarget{classv8_1_1internal_1_1_assembler_a618c599baa54401ff6bdcc15ed8bb464}{}\label{classv8_1_1internal_1_1_assembler_a618c599baa54401ff6bdcc15ed8bb464}

\item 
static const int {\bfseries k\+Check\+Pool\+Interval\+Inst} = 32\hypertarget{classv8_1_1internal_1_1_assembler_ae65071f0b2b3aede13f9df3cf3e8ccd6}{}\label{classv8_1_1internal_1_1_assembler_ae65071f0b2b3aede13f9df3cf3e8ccd6}

\item 
static const int {\bfseries k\+Check\+Pool\+Interval} = k\+Check\+Pool\+Interval\+Inst $\ast$ k\+Instr\+Size\hypertarget{classv8_1_1internal_1_1_assembler_afda2b0ce7f0849174e05b4f407353b58}{}\label{classv8_1_1internal_1_1_assembler_afda2b0ce7f0849174e05b4f407353b58}

\item 
static const int {\bfseries k\+Max\+Reloc\+Size} = Reloc\+Info\+Writer\+::k\+Max\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a1009d16a16477fe3d822fc437f56ca97}{}\label{classv8_1_1internal_1_1_assembler_a1009d16a16477fe3d822fc437f56ca97}

\item 
static const int {\bfseries k\+Start\+Of\+Label\+Link\+Chain} = 0\hypertarget{classv8_1_1internal_1_1_assembler_a57ec45a286871e8e5ae648022318f755}{}\label{classv8_1_1internal_1_1_assembler_a57ec45a286871e8e5ae648022318f755}

\item 
static const int {\bfseries k\+Check\+Const\+Pool\+Interval} = 128\hypertarget{classv8_1_1internal_1_1_assembler_a11e2396b06518598b7e07dda27b021dc}{}\label{classv8_1_1internal_1_1_assembler_a11e2396b06518598b7e07dda27b021dc}

\item 
static const int {\bfseries k\+Approx\+Max\+Dist\+To\+Const\+Pool} = 64 $\ast$ KB\hypertarget{classv8_1_1internal_1_1_assembler_afb3de7dbf2bbb58972cf934ad0a7c72d}{}\label{classv8_1_1internal_1_1_assembler_afb3de7dbf2bbb58972cf934ad0a7c72d}

\item 
static const int {\bfseries k\+Approx\+Max\+Pool\+Entry\+Count} = 512\hypertarget{classv8_1_1internal_1_1_assembler_a791fab907f76af73e4bb6e717adb8554}{}\label{classv8_1_1internal_1_1_assembler_a791fab907f76af73e4bb6e717adb8554}

\item 
static const int {\bfseries k\+Buffer\+Check\+Interval} = 1$\ast$KB/2\hypertarget{classv8_1_1internal_1_1_assembler_a1c69a4826f066d42c268cb1bc8d9637b}{}\label{classv8_1_1internal_1_1_assembler_a1c69a4826f066d42c268cb1bc8d9637b}

\item 
static const int {\bfseries k\+Check\+Const\+Interval\+Inst} = 32\hypertarget{classv8_1_1internal_1_1_assembler_a918a0569330f632aa24e2dfaff9c5a28}{}\label{classv8_1_1internal_1_1_assembler_a918a0569330f632aa24e2dfaff9c5a28}

\item 
static const int {\bfseries k\+Check\+Const\+Interval} = k\+Check\+Const\+Interval\+Inst $\ast$ k\+Instr\+Size\hypertarget{classv8_1_1internal_1_1_assembler_ab1cd6122d0b2b6ee9f3f3fbb74d159f9}{}\label{classv8_1_1internal_1_1_assembler_ab1cd6122d0b2b6ee9f3f3fbb74d159f9}

\item 
static const int {\bfseries k\+Trampoline\+Slots\+Size} = 4 $\ast$ k\+Instr\+Size\hypertarget{classv8_1_1internal_1_1_assembler_a554ccf3392368ebbe0797a65f7efd02a}{}\label{classv8_1_1internal_1_1_assembler_a554ccf3392368ebbe0797a65f7efd02a}

\item 
static const int {\bfseries k\+Max\+Branch\+Offset} = (1 $<$$<$ (18 -\/ 1)) -\/ 1\hypertarget{classv8_1_1internal_1_1_assembler_aede10cb48fd3261c229c816fd13bc881}{}\label{classv8_1_1internal_1_1_assembler_aede10cb48fd3261c229c816fd13bc881}

\item 
static const int {\bfseries k\+Max\+Compact\+Branch\+Offset} = (1 $<$$<$ (28 -\/ 1)) -\/ 1\hypertarget{classv8_1_1internal_1_1_assembler_a5b6b7384ea1fcff4a089eb4598073647}{}\label{classv8_1_1internal_1_1_assembler_a5b6b7384ea1fcff4a089eb4598073647}

\item 
static const int {\bfseries k\+Invalid\+Slot\+Pos} = -\/1\hypertarget{classv8_1_1internal_1_1_assembler_a591f30fdcecac257714ca98b4e5e1fa2}{}\label{classv8_1_1internal_1_1_assembler_a591f30fdcecac257714ca98b4e5e1fa2}

\item 
static const int {\bfseries k\+Max\+Cond\+Branch\+Reach} = (1 $<$$<$ (16 -\/ 1)) -\/ 1\hypertarget{classv8_1_1internal_1_1_assembler_a2aab7b95ed7044139a5c8807438a4436}{}\label{classv8_1_1internal_1_1_assembler_a2aab7b95ed7044139a5c8807438a4436}

\item 
static const int {\bfseries k\+Max\+Block\+Trampoline\+Section\+Size} = 64 $\ast$ k\+Instr\+Size\hypertarget{classv8_1_1internal_1_1_assembler_af9e8537aa88b10e3aadb9a71ad900267}{}\label{classv8_1_1internal_1_1_assembler_af9e8537aa88b10e3aadb9a71ad900267}

\end{DoxyCompactItemize}
\subsection*{Friends}
\begin{DoxyCompactItemize}
\item 
class {\bfseries Reloc\+Info}\hypertarget{classv8_1_1internal_1_1_assembler_a53517f49c00ce863b31feeb6bc6b7576}{}\label{classv8_1_1internal_1_1_assembler_a53517f49c00ce863b31feeb6bc6b7576}

\item 
class {\bfseries Code\+Patcher}\hypertarget{classv8_1_1internal_1_1_assembler_a9a684c4e016c599d8e52267c5a942009}{}\label{classv8_1_1internal_1_1_assembler_a9a684c4e016c599d8e52267c5a942009}

\item 
class {\bfseries Block\+Const\+Pool\+Scope}\hypertarget{classv8_1_1internal_1_1_assembler_a65cab583443942c2600d60a9c1714f2b}{}\label{classv8_1_1internal_1_1_assembler_a65cab583443942c2600d60a9c1714f2b}

\item 
class {\bfseries Assembler\+Positions\+Recorder}\hypertarget{classv8_1_1internal_1_1_assembler_a7667a5ddc5c5f7cb5d5035ae169bccdf}{}\label{classv8_1_1internal_1_1_assembler_a7667a5ddc5c5f7cb5d5035ae169bccdf}

\item 
class {\bfseries Ensure\+Space}\hypertarget{classv8_1_1internal_1_1_assembler_a132b272fd79913a3c0eb0b8b554dfdcf}{}\label{classv8_1_1internal_1_1_assembler_a132b272fd79913a3c0eb0b8b554dfdcf}

\item 
class {\bfseries Const\+Pool}\hypertarget{classv8_1_1internal_1_1_assembler_a7e3c358a9389beb0c8e4656836cc75b0}{}\label{classv8_1_1internal_1_1_assembler_a7e3c358a9389beb0c8e4656836cc75b0}

\item 
class {\bfseries Reg\+Exp\+Macro\+Assembler\+M\+I\+PS}\hypertarget{classv8_1_1internal_1_1_assembler_a1594933fdd39819580d59b1d5e84d064}{}\label{classv8_1_1internal_1_1_assembler_a1594933fdd39819580d59b1d5e84d064}

\item 
class {\bfseries Block\+Trampoline\+Pool\+Scope}\hypertarget{classv8_1_1internal_1_1_assembler_a3dd4352690fc950f77b61bbab97c0d46}{}\label{classv8_1_1internal_1_1_assembler_a3dd4352690fc950f77b61bbab97c0d46}

\item 
class {\bfseries Reg\+Exp\+Macro\+Assembler\+P\+PC}\hypertarget{classv8_1_1internal_1_1_assembler_a1a58e3dd39a8da44a0803fe0d28aaa44}{}\label{classv8_1_1internal_1_1_assembler_a1a58e3dd39a8da44a0803fe0d28aaa44}

\item 
class {\bfseries Reg\+Exp\+Macro\+Assembler\+S390}\hypertarget{classv8_1_1internal_1_1_assembler_a64198a27ce1a97a64d7f8d5be3a87ba4}{}\label{classv8_1_1internal_1_1_assembler_a64198a27ce1a97a64d7f8d5be3a87ba4}

\item 
class {\bfseries Reg\+Exp\+Macro\+Assembler\+X64}\hypertarget{classv8_1_1internal_1_1_assembler_a6e2f196f16a21e21b7b526b105497d63}{}\label{classv8_1_1internal_1_1_assembler_a6e2f196f16a21e21b7b526b105497d63}

\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}!k\+Debug\+Break\+Slot\+Length@{k\+Debug\+Break\+Slot\+Length}}
\index{k\+Debug\+Break\+Slot\+Length@{k\+Debug\+Break\+Slot\+Length}!v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}}
\subsubsection[{\texorpdfstring{k\+Debug\+Break\+Slot\+Length}{kDebugBreakSlotLength}}]{\setlength{\rightskip}{0pt plus 5cm}static const int v8\+::internal\+::\+Assembler\+::k\+Debug\+Break\+Slot\+Length\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{classv8_1_1internal_1_1_assembler_ab8c7bdd36ece0041d9d90b15d7572f34}{}\label{classv8_1_1internal_1_1_assembler_ab8c7bdd36ece0041d9d90b15d7572f34}
{\bfseries Initial value\+:}
\begin{DoxyCode}
=
      kDebugBreakSlotInstructions * kInstrSize
\end{DoxyCode}
\index{v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}!k\+Move\+Address\+Into\+Scratch\+Register\+Instruction\+Length@{k\+Move\+Address\+Into\+Scratch\+Register\+Instruction\+Length}}
\index{k\+Move\+Address\+Into\+Scratch\+Register\+Instruction\+Length@{k\+Move\+Address\+Into\+Scratch\+Register\+Instruction\+Length}!v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}}
\subsubsection[{\texorpdfstring{k\+Move\+Address\+Into\+Scratch\+Register\+Instruction\+Length}{kMoveAddressIntoScratchRegisterInstructionLength}}]{\setlength{\rightskip}{0pt plus 5cm}const int v8\+::internal\+::\+Assembler\+::k\+Move\+Address\+Into\+Scratch\+Register\+Instruction\+Length\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{classv8_1_1internal_1_1_assembler_aac5f335ec9f55b9ab923de2ea866d0bd}{}\label{classv8_1_1internal_1_1_assembler_aac5f335ec9f55b9ab923de2ea866d0bd}
{\bfseries Initial value\+:}
\begin{DoxyCode}
=
      2 + kPointerSize
\end{DoxyCode}
\index{v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}!k\+Mov\+Instructions@{k\+Mov\+Instructions}}
\index{k\+Mov\+Instructions@{k\+Mov\+Instructions}!v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}}
\subsubsection[{\texorpdfstring{k\+Mov\+Instructions}{kMovInstructions}}]{\setlength{\rightskip}{0pt plus 5cm}const int v8\+::internal\+::\+Assembler\+::k\+Mov\+Instructions\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{classv8_1_1internal_1_1_assembler_a6636fed6cc01f6461449617f802a0e65}{}\label{classv8_1_1internal_1_1_assembler_a6636fed6cc01f6461449617f802a0e65}
{\bfseries Initial value\+:}
\begin{DoxyCode}
= FLAG\_enable\_embedded\_constant\_pool
                                          ? kMovInstructionsConstantPool
                                          : kMovInstructionsNoConstantPool
\end{DoxyCode}
\index{v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}!k\+Veneer\+Distance\+Check\+Margin@{k\+Veneer\+Distance\+Check\+Margin}}
\index{k\+Veneer\+Distance\+Check\+Margin@{k\+Veneer\+Distance\+Check\+Margin}!v8\+::internal\+::\+Assembler@{v8\+::internal\+::\+Assembler}}
\subsubsection[{\texorpdfstring{k\+Veneer\+Distance\+Check\+Margin}{kVeneerDistanceCheckMargin}}]{\setlength{\rightskip}{0pt plus 5cm}const int v8\+::internal\+::\+Assembler\+::k\+Veneer\+Distance\+Check\+Margin\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [protected]}}\hypertarget{classv8_1_1internal_1_1_assembler_a2344a073432a63cd526079ade8601db3}{}\label{classv8_1_1internal_1_1_assembler_a2344a073432a63cd526079ade8601db3}
{\bfseries Initial value\+:}
\begin{DoxyCode}
=
    kVeneerNoProtectionFactor * kVeneerDistanceMargin
\end{DoxyCode}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/\+Users/joshgav/node/v8/src/arm/assembler-\/arm.\+h\item 
/\+Users/joshgav/node/v8/src/arm64/assembler-\/arm64.\+h\item 
/\+Users/joshgav/node/v8/src/ia32/assembler-\/ia32.\+h\item 
/\+Users/joshgav/node/v8/src/mips/assembler-\/mips.\+h\item 
/\+Users/joshgav/node/v8/src/mips64/assembler-\/mips64.\+h\item 
/\+Users/joshgav/node/v8/src/ppc/assembler-\/ppc.\+h\item 
/\+Users/joshgav/node/v8/src/s390/assembler-\/s390.\+h\item 
/\+Users/joshgav/node/v8/src/x64/assembler-\/x64.\+h\item 
/\+Users/joshgav/node/v8/src/x87/assembler-\/x87.\+h\item 
/\+Users/joshgav/node/v8/src/arm/assembler-\/arm-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/arm64/assembler-\/arm64-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/assembler.\+cc\item 
/\+Users/joshgav/node/v8/src/ia32/assembler-\/ia32-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/mips/assembler-\/mips-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/mips64/assembler-\/mips64-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/ppc/assembler-\/ppc-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/s390/assembler-\/s390-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/x64/assembler-\/x64-\/inl.\+h\item 
/\+Users/joshgav/node/v8/src/x87/assembler-\/x87-\/inl.\+h\end{DoxyCompactItemize}
