<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
<meta charset="utf-8"/>
<meta content="width=device-width,initial-scale=1" name="viewport"/>
<link href="http://zju-sys.pages.zjusct.io/sys1/sys1-sp24/lab3-1-appendix/" rel="canonical"/>
<link href="../lab3-3/" rel="prev"/>
<link href="../lab3-3-appendix/" rel="next"/>
<link href="../assets/images/favicon.png" rel="icon"/>
<meta content="mkdocs-1.6.0, mkdocs-material-9.5.34" name="generator"/>
<title>附录：reg 与时序电路 - 浙江大学24年春夏系统一实验</title>
<link href="../assets/stylesheets/main.35f28582.min.css" rel="stylesheet"/>
<link href="../assets/stylesheets/palette.06af60db.min.css" rel="stylesheet"/>
<link crossorigin="" href="https://fonts.gstatic.com" rel="preconnect"/>
<link href="https://fonts.googleapis.com/css?family=JetBrains+Mono:300,300i,400,400i,700,700i%7CJetBrains+Mono:400,400i,700,700i&amp;display=fallback" rel="stylesheet"/>
<style>:root{--md-text-font:"JetBrains Mono";--md-code-font:"JetBrains Mono"}</style>
<link href="../css/heti.css" rel="stylesheet"/>
<link href="https://cdn.tonycrane.cc/utils/katex.min.css" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Roboto:500,500i,600,600i&amp;display=fallback" rel="stylesheet"/>
<link href="../css/custom.css" rel="stylesheet"/>
<script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
</head>
<body data-md-color-accent="indigo" data-md-color-primary="indigo" data-md-color-scheme="default" dir="ltr">
<input autocomplete="off" class="md-toggle" data-md-toggle="drawer" id="__drawer" type="checkbox"/>
<input autocomplete="off" class="md-toggle" data-md-toggle="search" id="__search" type="checkbox"/>
<label class="md-overlay" for="__drawer"></label>
<div data-md-component="skip">
<a class="md-skip" href="#reg">
          Skip to content
        </a>
</div>
<div data-md-component="announce">
</div>
<header class="md-header md-header--shadow" data-md-component="header">
<nav aria-label="Header" class="md-header__inner md-grid">
<a aria-label="浙江大学24年春夏系统一实验" class="md-header__button md-logo" data-md-component="logo" href=".." title="浙江大学24年春夏系统一实验">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"></path></svg>
</a>
<label class="md-header__button md-icon" for="__drawer">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"></path></svg>
</label>
<div class="md-header__title" data-md-component="header-title">
<div class="md-header__ellipsis">
<div class="md-header__topic">
<span class="md-ellipsis">
            浙江大学24年春夏系统一实验
          </span>
</div>
<div class="md-header__topic" data-md-component="header-topic">
<span class="md-ellipsis">
            
              附录：reg 与时序电路
            
          </span>
</div>
</div>
</div>
<form class="md-header__option" data-md-component="palette">
<input aria-label="Switch to dark mode" class="md-option" data-md-color-accent="indigo" data-md-color-media="(prefers-color-scheme: light)" data-md-color-primary="indigo" data-md-color-scheme="default" id="__palette_0" name="__palette" type="radio"/>
<label class="md-header__button md-icon" for="__palette_1" hidden="" title="Switch to dark mode">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M12 8a4 4 0 0 0-4 4 4 4 0 0 0 4 4 4 4 0 0 0 4-4 4 4 0 0 0-4-4m0 10a6 6 0 0 1-6-6 6 6 0 0 1 6-6 6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12z"></path></svg>
</label>
<input aria-label="Switch to light mode" class="md-option" data-md-color-accent="indigo" data-md-color-media="(prefers-color-scheme: dark)" data-md-color-primary="indigo" data-md-color-scheme="slate" id="__palette_1" name="__palette" type="radio"/>
<label class="md-header__button md-icon" for="__palette_0" hidden="" title="Switch to light mode">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M12 18c-.89 0-1.74-.2-2.5-.55C11.56 16.5 13 14.42 13 12s-1.44-4.5-3.5-5.45C10.26 6.2 11.11 6 12 6a6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12z"></path></svg>
</label>
</form>
<script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
<label class="md-header__button md-icon" for="__search">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"></path></svg>
</label>
<div class="md-search" data-md-component="search" role="dialog">
<label class="md-search__overlay" for="__search"></label>
<div class="md-search__inner" role="search">
<form class="md-search__form" name="search">
<input aria-label="Search" autocapitalize="off" autocomplete="off" autocorrect="off" class="md-search__input" data-md-component="search-query" name="query" placeholder="Search" required="" spellcheck="false" type="text"/>
<label class="md-search__icon md-icon" for="__search">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"></path></svg>
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"></path></svg>
</label>
<nav aria-label="Search" class="md-search__options">
<button aria-label="Clear" class="md-search__icon md-icon" tabindex="-1" title="Clear" type="reset">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"></path></svg>
</button>
</nav>
</form>
<div class="md-search__output">
<div class="md-search__scrollwrap" data-md-scrollfix="" tabindex="0">
<div class="md-search-result" data-md-component="search-result">
<div class="md-search-result__meta">
            Initializing search
          </div>
<ol class="md-search-result__list" role="presentation"></ol>
</div>
</div>
</div>
</div>
</div>
<div class="md-header__source">
<a class="md-source" data-md-component="source" href="https://git.zju.edu.cn/zju-sys/sys1/sys1-sp24" title="Go to repository">
<div class="md-source__icon md-icon">
<svg viewbox="0 0 448 512" xmlns="http://www.w3.org/2000/svg"><!--! Font Awesome Free 6.6.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"></path></svg>
</div>
<div class="md-source__repository">
    zju-sys/sys1/sys1-sp24
  </div>
</a>
</div>
</nav>
</header>
<div class="md-container" data-md-component="container">
<main class="md-main" data-md-component="main">
<div class="md-main__inner md-grid">
<div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation">
<div class="md-sidebar__scrollwrap">
<div class="md-sidebar__inner">
<nav aria-label="Navigation" class="md-nav md-nav--primary" data-md-level="0">
<label class="md-nav__title" for="__drawer">
<a aria-label="浙江大学24年春夏系统一实验" class="md-nav__button md-logo" data-md-component="logo" href=".." title="浙江大学24年春夏系统一实验">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"></path></svg>
</a>
    浙江大学24年春夏系统一实验
  </label>
<div class="md-nav__source">
<a class="md-source" data-md-component="source" href="https://git.zju.edu.cn/zju-sys/sys1/sys1-sp24" title="Go to repository">
<div class="md-source__icon md-icon">
<svg viewbox="0 0 448 512" xmlns="http://www.w3.org/2000/svg"><!--! Font Awesome Free 6.6.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"></path></svg>
</div>
<div class="md-source__repository">
    zju-sys/sys1/sys1-sp24
  </div>
</a>
</div>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="..">
<span class="md-ellipsis">
    首页
  </span>
</a>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle md-toggle--indeterminate" id="__nav_2" type="checkbox"/>
<label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
<span class="md-ellipsis">
    实验指导零
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_2_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_2">
<span class="md-nav__icon md-icon"></span>
            实验指导零
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../lab0-1/">
<span class="md-ellipsis">
    第一部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab0-2/">
<span class="md-ellipsis">
    第二部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab0-2-appendix/">
<span class="md-ellipsis">
    附录：verilog 与电路
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle md-toggle--indeterminate" id="__nav_3" type="checkbox"/>
<label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
<span class="md-ellipsis">
    实验指导一
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_3_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_3">
<span class="md-nav__icon md-icon"></span>
            实验指导一
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../lab1-1/">
<span class="md-ellipsis">
    第一部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab1-2/">
<span class="md-ellipsis">
    第二部分
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle md-toggle--indeterminate" id="__nav_4" type="checkbox"/>
<label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
<span class="md-ellipsis">
    实验指导二
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_4_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_4">
<span class="md-nav__icon md-icon"></span>
            实验指导二
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../lab2-1/">
<span class="md-ellipsis">
    第一部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab2-1-appendix/">
<span class="md-ellipsis">
    附录：参数式编程
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item md-nav__item--active md-nav__item--nested">
<input checked="" class="md-nav__toggle md-toggle" id="__nav_5" type="checkbox"/>
<label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
<span class="md-ellipsis">
    实验指导三
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="true" aria-labelledby="__nav_5_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_5">
<span class="md-nav__icon md-icon"></span>
            实验指导三
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../lab3-1/">
<span class="md-ellipsis">
    第一部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab3-2/">
<span class="md-ellipsis">
    第二部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab3-3/">
<span class="md-ellipsis">
    第三部分
  </span>
</a>
</li>
<li class="md-nav__item md-nav__item--active">
<input class="md-nav__toggle md-toggle" id="__toc" type="checkbox"/>
<label class="md-nav__link md-nav__link--active" for="__toc">
<span class="md-ellipsis">
    附录：reg 与时序电路
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<a class="md-nav__link md-nav__link--active" href="./">
<span class="md-ellipsis">
    附录：reg 与时序电路
  </span>
</a>
<nav aria-label="Table of contents" class="md-nav md-nav--secondary">
<label class="md-nav__title" for="__toc">
<span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
<ul class="md-nav__list" data-md-component="toc" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="#_1">
<span class="md-ellipsis">
      寄存器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_2">
<span class="md-ellipsis">
      触发器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_3">
<span class="md-ellipsis">
      时序约束
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_4">
<span class="md-ellipsis">
      使能寄存器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_5">
<span class="md-ellipsis">
      寄存器初始化
    </span>
</a>
<nav aria-label="寄存器初始化" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#_6">
<span class="md-ellipsis">
      异步初始化
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_7">
<span class="md-ellipsis">
      同步初始化
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#fpga">
<span class="md-ellipsis">
      FPGA 初始化
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_8">
<span class="md-ellipsis">
      触发信号
    </span>
</a>
<nav aria-label="触发信号" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#_9">
<span class="md-ellipsis">
      问题一：多时钟触发
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_10">
<span class="md-ellipsis">
      问题二：多边沿触发
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always">
<span class="md-ellipsis">
      问题三：多 always 块触发
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_11">
<span class="md-ellipsis">
      问题四：异步触发
    </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#logic">
<span class="md-ellipsis">
      logic
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always_1">
<span class="md-ellipsis">
      扩展 always
    </span>
</a>
<nav aria-label="扩展 always" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#always_comb">
<span class="md-ellipsis">
      always_comb
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always_ff">
<span class="md-ellipsis">
      always_ff
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always_latch">
<span class="md-ellipsis">
      always_latch
    </span>
</a>
</li>
</ul>
</nav>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_14">
<span class="md-ellipsis">
      常用模块介绍
    </span>
</a>
<nav aria-label="常用模块介绍" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#_15">
<span class="md-ellipsis">
      分频器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_16">
<span class="md-ellipsis">
      按键去抖器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_17">
<span class="md-ellipsis">
      边沿采样
    </span>
</a>
</li>
</ul>
</nav>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab3-3-appendix/">
<span class="md-ellipsis">
    附录：阻塞赋值
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle md-toggle--indeterminate" id="__nav_6" type="checkbox"/>
<label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
<span class="md-ellipsis">
    实验指导四
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_6_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_6">
<span class="md-nav__icon md-icon"></span>
            实验指导四
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../lab4-1/">
<span class="md-ellipsis">
    第一部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab4-2/">
<span class="md-ellipsis">
    第二部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab4-1-appendix/">
<span class="md-ellipsis">
    附录：SystemVerilog 高级语法
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle md-toggle--indeterminate" id="__nav_7" type="checkbox"/>
<label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
<span class="md-ellipsis">
    实验指导五
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_7_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_7">
<span class="md-nav__icon md-icon"></span>
            实验指导五
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../lab5-1/">
<span class="md-ellipsis">
    第一部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../lab5-2/">
<span class="md-ellipsis">
    第二部分
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle md-toggle--indeterminate" id="__nav_8" type="checkbox"/>
<label class="md-nav__link" for="__nav_8" id="__nav_8_label" tabindex="0">
<span class="md-ellipsis">
    实验指导 project
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_8_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_8">
<span class="md-nav__icon md-icon"></span>
            实验指导 project
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../project-1/">
<span class="md-ellipsis">
    第一部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../project-2/">
<span class="md-ellipsis">
    第二部分
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../project-bonus/">
<span class="md-ellipsis">
    Bonus
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../project-2-appendix/">
<span class="md-ellipsis">
    附录：处理器差分测试
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../setup/">
<span class="md-ellipsis">
    环境配置
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../issue/">
<span class="md-ellipsis">
    提交提问
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../pull/">
<span class="md-ellipsis">
    提交修改
  </span>
</a>
</li>
</ul>
</nav>
</div>
</div>
</div>
<div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc">
<div class="md-sidebar__scrollwrap">
<div class="md-sidebar__inner">
<nav aria-label="Table of contents" class="md-nav md-nav--secondary">
<label class="md-nav__title" for="__toc">
<span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
<ul class="md-nav__list" data-md-component="toc" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="#_1">
<span class="md-ellipsis">
      寄存器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_2">
<span class="md-ellipsis">
      触发器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_3">
<span class="md-ellipsis">
      时序约束
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_4">
<span class="md-ellipsis">
      使能寄存器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_5">
<span class="md-ellipsis">
      寄存器初始化
    </span>
</a>
<nav aria-label="寄存器初始化" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#_6">
<span class="md-ellipsis">
      异步初始化
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_7">
<span class="md-ellipsis">
      同步初始化
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#fpga">
<span class="md-ellipsis">
      FPGA 初始化
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_8">
<span class="md-ellipsis">
      触发信号
    </span>
</a>
<nav aria-label="触发信号" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#_9">
<span class="md-ellipsis">
      问题一：多时钟触发
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_10">
<span class="md-ellipsis">
      问题二：多边沿触发
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always">
<span class="md-ellipsis">
      问题三：多 always 块触发
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_11">
<span class="md-ellipsis">
      问题四：异步触发
    </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#logic">
<span class="md-ellipsis">
      logic
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always_1">
<span class="md-ellipsis">
      扩展 always
    </span>
</a>
<nav aria-label="扩展 always" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#always_comb">
<span class="md-ellipsis">
      always_comb
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always_ff">
<span class="md-ellipsis">
      always_ff
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#always_latch">
<span class="md-ellipsis">
      always_latch
    </span>
</a>
</li>
</ul>
</nav>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_14">
<span class="md-ellipsis">
      常用模块介绍
    </span>
</a>
<nav aria-label="常用模块介绍" class="md-nav">
<ul class="md-nav__list">
<li class="md-nav__item">
<a class="md-nav__link" href="#_15">
<span class="md-ellipsis">
      分频器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_16">
<span class="md-ellipsis">
      按键去抖器
    </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="#_17">
<span class="md-ellipsis">
      边沿采样
    </span>
</a>
</li>
</ul>
</nav>
</li>
</ul>
</nav>
</div>
</div>
</div>
<div class="md-content" data-md-component="content">
<article class="md-content__inner md-typeset">
<a class="md-content__button md-icon" href="https://git.zju.edu.cn/zju-sys/sys1/sys1-sp24/-/blob/master/docs/lab3-1-appendix.md" title="Edit this page">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M20.71 7.04c.39-.39.39-1.04 0-1.41l-2.34-2.34c-.37-.39-1.02-.39-1.41 0l-1.84 1.83 3.75 3.75M3 17.25V21h3.75L17.81 9.93l-3.75-3.75z"></path></svg>
</a>
<h1 id="reg"><span>reg<span class="heti-spacing"> </span></span>与时序电路<a class="headerlink" href="#reg" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h1>
<h2 id="_1">寄存器<a class="headerlink" href="#_1" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h2>
<p><span>Verilog<span class="heti-spacing"> </span></span>可以用<code>reg</code>定义寄存器：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-0-1">1</a></span>
<span class="normal"><a href="#__codelineno-0-2">2</a></span>
<span class="normal"><a href="#__codelineno-0-3">3</a></span>
<span class="normal"><a href="#__codelineno-0-4">4</a></span>
<span class="normal"><a href="#__codelineno-0-5">5</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w"> </span><span class="c1">// 定义一个寄存器 a</span>
<a id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w"> </span><span class="c1">// 定义寄存器组 b[0]-b[7]</span>
<a id="__codelineno-0-3" name="__codelineno-0-3"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span><span class="w"> </span><span class="c1">// 定义寄存器二维数组</span>
<a id="__codelineno-0-4" name="__codelineno-0-4"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]...[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span><span class="w"> </span><span class="c1">// 定义寄存器高维数组</span>
<a id="__codelineno-0-5" name="__codelineno-0-5"></a><span class="w">    </span><span class="c1">// 数组长度、排列顺序、索引等和 wire 语法一致</span>
</code></pre></div></td></tr></table></div>
<h2 id="_2">触发器<a class="headerlink" href="#_2" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h2>
<p><span>Verilog<span class="heti-spacing"> </span></span>的触发器可以简单地认为是<span class="heti-skip"><span class="heti-spacing"> </span>D<span class="heti-spacing"> </span></span>触发器。最简单的触发器<span class="heti-skip"><span class="heti-spacing"> </span>Verilog<span class="heti-spacing"> </span></span>语言如下，时钟边沿沿触发，载入<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>输入的值。这些寄存器一般会使用<span class="heti-skip"><span class="heti-spacing"> </span>FPGA<span class="heti-spacing"> </span></span>内置的<span class="heti-skip"><span class="heti-spacing"> </span>Flip Flop<span class="heti-spacing"> </span></span>实现。</p>
<p><img alt="flip" src="../img/lab3-1/flip.png"/></p>
<p>我们可以看到<span class="heti-skip"><span class="heti-spacing"> </span>flip flop<span class="heti-spacing"> </span></span>稀疏均匀地分布在<span class="heti-skip"><span class="heti-spacing"> </span>FPGA<span class="heti-spacing"> </span></span>的<span class="heti-skip"><span class="heti-spacing"> </span>slice<span class="heti-spacing"> </span></span>上，因此这种寄存器被称为<span><span class="heti-spacing"> </span>distribute register</span>，简称<span><span class="heti-spacing"> </span>dram</span>，即分布式寄存器。</p>
<p><img alt="DRAM" src="../img/lab3-1/dram.png"/></p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-1-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-1-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-1-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-1-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-1-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-1-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-1-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-1-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-1-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-1-10">10</a></span>
<span class="normal"><a href="#__codelineno-1-11">11</a></span>
<span class="normal"><a href="#__codelineno-1-12">12</a></span>
<span class="normal"><a href="#__codelineno-1-13">13</a></span>
<span class="normal"><a href="#__codelineno-1-14">14</a></span>
<span class="normal"><a href="#__codelineno-1-15">15</a></span>
<span class="normal"><a href="#__codelineno-1-16">16</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<a id="__codelineno-1-4" name="__codelineno-1-4"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-1-5" name="__codelineno-1-5"></a><span class="w">    </span><span class="c1">// always at positive edge of clk</span>
<a id="__codelineno-1-6" name="__codelineno-1-6"></a><span class="w">    </span><span class="c1">// 总是在 clk 信号的上升沿触发以下功能块</span>
<a id="__codelineno-1-7" name="__codelineno-1-7"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-1-8" name="__codelineno-1-8"></a><span class="w">        </span><span class="c1">// 寄存器 a 载入线路 data 的数据</span>
<a id="__codelineno-1-9" name="__codelineno-1-9"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-1-10" name="__codelineno-1-10"></a>
<a id="__codelineno-1-11" name="__codelineno-1-11"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-1-12" name="__codelineno-1-12"></a><span class="w">    </span><span class="c1">// always at negative edge of clk</span>
<a id="__codelineno-1-13" name="__codelineno-1-13"></a><span class="w">    </span><span class="c1">// 总是在 clk 信号的下降沿触发以下功能块</span>
<a id="__codelineno-1-14" name="__codelineno-1-14"></a><span class="w">        </span><span class="n">b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-1-15" name="__codelineno-1-15"></a><span class="w">        </span><span class="c1">// 寄存器 b 载入线路 a 的数据</span>
<a id="__codelineno-1-16" name="__codelineno-1-16"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<p>我们可以动态的感受一下上述电路的波形变化，一开始的时候寄存器<span><span class="heti-spacing"> </span>a</span>、<span>b<span class="heti-spacing"> </span></span>假设值是<span><span class="heti-spacing"> </span>0</span>，<span>data<span class="heti-spacing"> </span></span>和<span class="heti-skip"><span class="heti-spacing"> </span>clk<span class="heti-spacing"> </span></span>引脚接受的输入如下：</p>
<p><img alt="reg-1" src="../img/lab3-1/reg-1.png"/></p>
<p>随着时间的推移，电线上的波形开始向后传播，但是因为寄存器本身的特殊性，当<span class="heti-skip"><span class="heti-spacing"> </span>clk<span class="heti-spacing"> </span></span>输入波形没有到达方波边沿的时候寄存器内部的值不会发生改变，所以<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>中的高电平电波传递到<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>寄存器之后被阶段，后续的传播依旧保持<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>寄存器本身的低电平信号。</p>
<p><img alt="reg-2" src="../img/lab3-1/reg-2.png"/></p>
<p>随着波形的传播，寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>的<span class="heti-skip"><span class="heti-spacing"> </span>clk<span class="heti-spacing"> </span></span>波形从低电平变为了高电平，遇到了一个上升沿。因为寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>是上升沿触发的，所以寄存器内部存储的电平开始载入为<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>输入的高电平，此时寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>内部的电平处于低电平向高电平转换的中间状态。</p>
<p>寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>则因为是下降沿触发，所以不修改内部存储的电平，后续的输出也保持不变。</p>
<p><img alt="reg-3" src="../img/lab3-1/reg-3.png"/></p>
<p>一段时间后寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>内部的电平稳定为高电平，这个时间非常短暂，基本在<span class="heti-skip"><span class="heti-spacing"> </span>clk<span class="heti-spacing"> </span></span>上升沿前后时间完成，这个期间<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>得输入电平要保持稳定，不然寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>的值将会不确定。上升沿到来前的电平稳定时间称为 <strong>slack time</strong>，上升沿到来后的电平稳定时间称为 <strong>hold time</strong>。电平只有在<span class="heti-skip"><span class="heti-spacing"> </span>slack time + hold time<span class="heti-spacing"> </span></span>的范围内都保持稳定才能确保寄存器内部电平变化正确。 </p>
<p>之后，寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>和寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>中间的线路中开始传播寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>的高电平。</p>
<p><img alt="reg-4" src="../img/lab3-1/reg-4.png"/></p>
<p>寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>和<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>之间的线路随着寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>高电平的传播已经都是高电平了，但是因为寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>下降沿触发，所以寄存器内部的电平和后续电平都保持低电平不变。在下降沿到来之前寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>的<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>输入已经是稳定的高电平了，这样可以确保满足 <strong>slack time</strong>。</p>
<p><img alt="reg-5" src="../img/lab3-1/reg-5.png"/></p>
<p>下降沿之后寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>载入高电平，之后输入的高电平也会持续一段时间以满足 <strong>hold time</strong> 的需求，确保寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>内部电平顺利转换为高电平。</p>
<p><img alt="reg-6" src="../img/lab3-1/reg-6.png"/></p>
<p>如果我们说线路是河流，电流是河水，电平是河流的水位，那么寄存器就好比是水坝。在触发边沿没有出现的时候寄存器将输入输出的电平隔开，使得输入的电平不会影响输出的电平；一旦边沿被触发，寄存器就像水坝开闸了一样，上游的河水涌入下游使得下游的水位和上游一致，也即寄存器载入输入的电平，使得输出的电平等于输入的电平；一旦边沿结束，寄存器就像水坝关闭了一样，输入的电平就不会影响输出的电平了。</p>
<h2 id="_3">时序约束<a class="headerlink" href="#_3" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h2>
<p>但是有时候会遇到这种问题：如果寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>和寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>之间的线路特别长、经过的门电路特别多，这就会导致寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>的电平变化之后，传播到寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>得输入会需要很长时间，比如下图的情况。</p>
<p>我们可以看到寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>的值变为<span><span class="heti-spacing"> </span>1</span>，但是寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>和<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>之间的线路中寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>的高电平只传播了大半的线路，这导致下降沿到来的时候寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>的<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>端口输入的值在<span class="heti-skip"><span class="heti-spacing"> </span>0-1<span class="heti-spacing"> </span></span>之间，没有稳定，那么寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>内部电平就可能无法顺利变为高电平，导致电路运行的结果和设计相违背。</p>
<p><img alt="reg-7" src="../img/lab3-1/reg-7.png"/></p>
<p>我们可以根据电路的材料、电线的长度、中间的门电路特性等入手估算出寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>的输出到寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>的输入之间电平传播需要的时间。然后因为寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>是上升沿触发，<span>b<span class="heti-spacing"> </span></span>是下降沿触发，所以从寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>数据变化到寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>载入新的电平的时间窗口仅半个时钟周期，这就要求电平传播时间小于半个周期。如果违例就会导致电路运行结果和设计结果不一致，导致时序错误。</p>
<p>常用的解决方法：</p>
<ol>
<li>布线优化：线路布线的时候将寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>和寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>的位置放置的足够近，减少之间电路的长度，从而降低时延，满足时序约束。<span>Vivado<span class="heti-spacing"> </span></span>的<span class="heti-skip"><span class="heti-spacing"> </span>implementation<span class="heti-spacing"> </span></span>会尽可能的进行布线优化。</li>
<li>逻辑优化：简化寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>和寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>之间的门电路逻辑，使得线路的时延减少。<span>Vivado<span class="heti-spacing"> </span></span>的<span class="heti-skip"><span class="heti-spacing"> </span>implementation<span class="heti-spacing"> </span></span>会尽可能的进行逻辑优化。</li>
<li>降低频率：将时钟频率降低，使得触发沿之间的时间间隔增大，但是整体电路的工作效率会变差</li>
<li>统一时钟沿：寄存器<span class="heti-skip"><span class="heti-spacing"> </span>a<span class="heti-spacing"> </span></span>用上升沿触发，寄存器<span class="heti-skip"><span class="heti-spacing"> </span>b<span class="heti-spacing"> </span></span>用下降沿触发，其时间窗口只有半个周期，但是如果统一用上升沿或者下降沿就会有一个周期，时间间隔增大。虽然局部的工作效率会有所降低，但是整体的工作效率基本不受影响，所以请大家如无必要，统一时钟沿设计电路。</li>
<li>其他：...</li>
</ol>
<h2 id="_4">使能寄存器<a class="headerlink" href="#_4" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h2>
<p>有些寄存器会有一个使能引脚<span><span class="heti-spacing"> </span>CE</span>，只有当<span class="heti-skip"><span class="heti-spacing"> </span>CE=1<span class="heti-spacing"> </span></span>的时候寄存器才会载入输入<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>的值。</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-2-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-2-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-2-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-2-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-2-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-2-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-2-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-2-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-2-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-2-10">10</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-2-2" name="__codelineno-2-2"></a><span class="w">    </span><span class="c1">// always at positive edge of clk</span>
<a id="__codelineno-2-3" name="__codelineno-2-3"></a><span class="w">    </span><span class="c1">// 总是在 clk 信号的上升沿触发以下功能块</span>
<a id="__codelineno-2-4" name="__codelineno-2-4"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-2-5" name="__codelineno-2-5"></a><span class="w">        </span><span class="c1">// 当 wen=1 的时候</span>
<a id="__codelineno-2-6" name="__codelineno-2-6"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-2-7" name="__codelineno-2-7"></a><span class="w">            </span><span class="c1">// 寄存器 a 载入数据 data 的值</span>
<a id="__codelineno-2-8" name="__codelineno-2-8"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-2-9" name="__codelineno-2-9"></a><span class="w">        </span><span class="c1">// 不然保持原来的值不变</span>
<a id="__codelineno-2-10" name="__codelineno-2-10"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<p>我们之前将<code>always@(*)</code>的时候，<span>if<span class="heti-spacing"> </span></span>是需要搭配<span class="heti-skip"><span class="heti-spacing"> </span>else<span class="heti-spacing"> </span></span>使用的，不然会导致环路错误，但是这里不需要，因为<code>always@(*)</code>综合得到的电路是用<span class="heti-skip"><span class="heti-spacing"> </span>wire<span class="heti-spacing"> </span></span>搭建的，它只是借用了<span class="heti-skip"><span class="heti-spacing"> </span>reg<span class="heti-spacing"> </span></span>的<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>块语法而已。但是<code>always@(posedge clk)</code>得到的电路使用真实的寄存器搭建的，是不会形成环路问题的。</p>
<p>这一区别再次说明了电路特性在<span class="heti-skip"><span class="heti-spacing"> </span>Verilog<span class="heti-spacing"> </span></span>语言中的重要性，不了解电路是很难学好<span class="heti-skip"><span class="heti-spacing"> </span>Verilog<span class="heti-spacing"> </span></span>的。。</p>
<h2 id="_5">寄存器初始化<a class="headerlink" href="#_5" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h2>
<p>许多时候我们需要寄存器有一个初始值（之后介绍的有限状态机<span class="heti-skip"><span class="heti-spacing"> </span>FSM<span class="heti-spacing"> </span></span>就需要寄存器有初始值<heti-adjacent class="heti-adjacent-half">）</heti-adjacent>，因此可以用以下语法实现。</p>
<h3 id="_6">异步初始化<a class="headerlink" href="#_6" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-3-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-3-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-3-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-3-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-3-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-3-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-3-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-3-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-3-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-3-10">10</a></span>
<span class="normal"><a href="#__codelineno-3-11">11</a></span>
<span class="normal"><a href="#__codelineno-3-12">12</a></span>
<span class="normal"><a href="#__codelineno-3-13">13</a></span>
<span class="normal"><a href="#__codelineno-3-14">14</a></span>
<span class="normal"><a href="#__codelineno-3-15">15</a></span>
<span class="normal"><a href="#__codelineno-3-16">16</a></span>
<span class="normal"><a href="#__codelineno-3-17">17</a></span>
<span class="normal"><a href="#__codelineno-3-18">18</a></span>
<span class="normal"><a href="#__codelineno-3-19">19</a></span>
<span class="normal"><a href="#__codelineno-3-20">20</a></span>
<span class="normal"><a href="#__codelineno-3-21">21</a></span>
<span class="normal"><a href="#__codelineno-3-22">22</a></span>
<span class="normal"><a href="#__codelineno-3-23">23</a></span>
<span class="normal"><a href="#__codelineno-3-24">24</a></span>
<span class="normal"><a href="#__codelineno-3-25">25</a></span>
<span class="normal"><a href="#__codelineno-3-26">26</a></span>
<span class="normal"><a href="#__codelineno-3-27">27</a></span>
<span class="normal"><a href="#__codelineno-3-28">28</a></span>
<span class="normal"><a href="#__codelineno-3-29">29</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-3-2" name="__codelineno-3-2"></a><span class="w">    </span><span class="c1">//高电平异步复位寄存器</span>
<a id="__codelineno-3-3" name="__codelineno-3-3"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-3-4" name="__codelineno-3-4"></a><span class="w">    </span><span class="c1">// always at positive edge of clk</span>
<a id="__codelineno-3-5" name="__codelineno-3-5"></a><span class="w">    </span><span class="c1">// or at posedge edge of rst </span>
<a id="__codelineno-3-6" name="__codelineno-3-6"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-3-7" name="__codelineno-3-7"></a><span class="w">        </span><span class="c1">// 如果 rst=1</span>
<a id="__codelineno-3-8" name="__codelineno-3-8"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
<a id="__codelineno-3-9" name="__codelineno-3-9"></a><span class="w">            </span><span class="c1">// a 载入初始化的值</span>
<a id="__codelineno-3-10" name="__codelineno-3-10"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-3-11" name="__codelineno-3-11"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-3-12" name="__codelineno-3-12"></a><span class="w">            </span><span class="c1">// 如果 rst=0，执行正常的逻辑电路操作</span>
<a id="__codelineno-3-13" name="__codelineno-3-13"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-3-14" name="__codelineno-3-14"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-3-15" name="__codelineno-3-15"></a>
<a id="__codelineno-3-16" name="__codelineno-3-16"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-3-17" name="__codelineno-3-17"></a><span class="w">    </span><span class="c1">//低电平异步复位寄存器</span>
<a id="__codelineno-3-18" name="__codelineno-3-18"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-3-19" name="__codelineno-3-19"></a><span class="w">    </span><span class="c1">// always at positive edge of clk</span>
<a id="__codelineno-3-20" name="__codelineno-3-20"></a><span class="w">    </span><span class="c1">// or at negitive edge of rstn </span>
<a id="__codelineno-3-21" name="__codelineno-3-21"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-3-22" name="__codelineno-3-22"></a><span class="w">        </span><span class="c1">// 如果 rstn=0</span>
<a id="__codelineno-3-23" name="__codelineno-3-23"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
<a id="__codelineno-3-24" name="__codelineno-3-24"></a><span class="w">            </span><span class="c1">// a 载入初始化的值</span>
<a id="__codelineno-3-25" name="__codelineno-3-25"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-3-26" name="__codelineno-3-26"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-3-27" name="__codelineno-3-27"></a><span class="w">            </span><span class="c1">// 如果 rstn=1，执行正常的逻辑电路操作</span>
<a id="__codelineno-3-28" name="__codelineno-3-28"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-3-29" name="__codelineno-3-29"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<p>这段代码对应的寄存器是异步复位寄存器，这类寄存器除了有时钟输入<span><span class="heti-spacing"> </span>clk</span>、使能输入<span><span class="heti-spacing"> </span>CE</span>、数据输入<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>之外，还会有一个额外的输入引脚<span><span class="heti-spacing"> </span>rst/rstn</span>。这个引脚如果输入<span class="heti-skip"><span class="heti-spacing"> </span>0<span class="heti-spacing"> </span></span>则寄存器会被复位，则该寄存器是低电平异步复位，复位引脚标注为<span><span class="heti-spacing"> </span>rstn</span>；这个引脚如果输入<span class="heti-skip"><span class="heti-spacing"> </span>1<span class="heti-spacing"> </span></span>则寄存器会被复位，则该寄存器是高电平异步复位，复位引脚标注为<span><span class="heti-spacing"> </span>rst</span>。</p>
<p>第一种写法就是在描述高电平异步复位寄存器的行为，第二种写法则是在描述低电平异步复位寄存器的行为。</p>
<p>此外根据复位的时候内部电平被复位为<span class="heti-skip"><span class="heti-spacing"> </span>0<span class="heti-spacing"> </span></span>还是<span><span class="heti-spacing"> </span>1</span>，异步复位寄存器又被分为两大类，所以两两组合，实际上有四类异步复位寄存器。<span>FPGA<span class="heti-spacing"> </span></span>内置的<span class="heti-skip"><span class="heti-spacing"> </span>Flip Flop<span class="heti-spacing"> </span></span>是异步高电平复位的带使能信号的上升沿触发器：</p>
<p><img alt="FDRE" src="../img/lab3-1/FDRE.png"/></p>
<h3 id="_7">同步初始化<a class="headerlink" href="#_7" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-4-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-4-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-4-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-4-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-4-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-4-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-4-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-4-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-4-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-4-10">10</a></span>
<span class="normal"><a href="#__codelineno-4-11">11</a></span>
<span class="normal"><a href="#__codelineno-4-12">12</a></span>
<span class="normal"><a href="#__codelineno-4-13">13</a></span>
<span class="normal"><a href="#__codelineno-4-14">14</a></span>
<span class="normal"><a href="#__codelineno-4-15">15</a></span>
<span class="normal"><a href="#__codelineno-4-16">16</a></span>
<span class="normal"><a href="#__codelineno-4-17">17</a></span>
<span class="normal"><a href="#__codelineno-4-18">18</a></span>
<span class="normal"><a href="#__codelineno-4-19">19</a></span>
<span class="normal"><a href="#__codelineno-4-20">20</a></span>
<span class="normal"><a href="#__codelineno-4-21">21</a></span>
<span class="normal"><a href="#__codelineno-4-22">22</a></span>
<span class="normal"><a href="#__codelineno-4-23">23</a></span>
<span class="normal"><a href="#__codelineno-4-24">24</a></span>
<span class="normal"><a href="#__codelineno-4-25">25</a></span>
<span class="normal"><a href="#__codelineno-4-26">26</a></span>
<span class="normal"><a href="#__codelineno-4-27">27</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-4-2" name="__codelineno-4-2"></a><span class="w">    </span><span class="c1">//高电平同步复位寄存器</span>
<a id="__codelineno-4-3" name="__codelineno-4-3"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-4-4" name="__codelineno-4-4"></a><span class="w">    </span><span class="c1">// always at positive edge of clk</span>
<a id="__codelineno-4-5" name="__codelineno-4-5"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-4-6" name="__codelineno-4-6"></a><span class="w">        </span><span class="c1">// 如果 rst=1</span>
<a id="__codelineno-4-7" name="__codelineno-4-7"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
<a id="__codelineno-4-8" name="__codelineno-4-8"></a><span class="w">            </span><span class="c1">// a 载入初始化的值</span>
<a id="__codelineno-4-9" name="__codelineno-4-9"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-4-10" name="__codelineno-4-10"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-4-11" name="__codelineno-4-11"></a><span class="w">            </span><span class="c1">// 如果 rst=0，执行正常的逻辑电路操作</span>
<a id="__codelineno-4-12" name="__codelineno-4-12"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-4-13" name="__codelineno-4-13"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-4-14" name="__codelineno-4-14"></a>
<a id="__codelineno-4-15" name="__codelineno-4-15"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-4-16" name="__codelineno-4-16"></a><span class="w">    </span><span class="c1">//低电平同步复位寄存器</span>
<a id="__codelineno-4-17" name="__codelineno-4-17"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-4-18" name="__codelineno-4-18"></a><span class="w">    </span><span class="c1">// always at positive edge of clk</span>
<a id="__codelineno-4-19" name="__codelineno-4-19"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-4-20" name="__codelineno-4-20"></a><span class="w">        </span><span class="c1">// 如果 rstn=0</span>
<a id="__codelineno-4-21" name="__codelineno-4-21"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
<a id="__codelineno-4-22" name="__codelineno-4-22"></a><span class="w">            </span><span class="c1">// a 载入初始化的值</span>
<a id="__codelineno-4-23" name="__codelineno-4-23"></a><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-4-24" name="__codelineno-4-24"></a><span class="w">            </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-4-25" name="__codelineno-4-25"></a><span class="w">            </span><span class="c1">// 如果 rstn=1，执行正常的逻辑电路操作</span>
<a id="__codelineno-4-26" name="__codelineno-4-26"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-4-27" name="__codelineno-4-27"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<p>同步电路没有显式的异步复位引脚，它的输入<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>前有一个多路选择器，然后用<span class="heti-skip"><span class="heti-spacing"> </span>rst/~rstn<span class="heti-spacing"> </span></span>作为选择子选择载入<span class="heti-skip"><span class="heti-spacing"> </span>INITIAL_VALUE<span class="heti-spacing"> </span></span>的结果还是<span class="heti-skip"><span class="heti-spacing"> </span>data<span class="heti-spacing"> </span></span>的结果。而<span class="heti-skip"><span class="heti-spacing"> </span>~rstn|wen<span class="heti-spacing"> </span></span>则会被作为寄存器<span class="heti-skip"><span class="heti-spacing"> </span>CE<span class="heti-spacing"> </span></span>的输入。</p>
<p>所以不同于异步复位只要<span><span class="heti-spacing"> </span>rst=1/rstn=0</span>，寄存器就可以复位得到初始化值；同步复位只有在时钟边沿到来的时候才会复位得到初始化的值。</p>
<p><img alt="reset" src="../img/lab3-1/reset.png"/></p>
<h3 id="fpga"><span>FPGA<span class="heti-spacing"> </span></span>初始化<a class="headerlink" href="#fpga" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<p><span>FPGA<span class="heti-spacing"> </span></span>的复位信号<span class="heti-skip"><span class="heti-spacing"> </span>rstn<span class="heti-spacing"> </span></span>由<span class="heti-skip"><span class="heti-spacing"> </span>FPGA<span class="heti-spacing"> </span></span>芯片的<span class="heti-skip"><span class="heti-spacing"> </span>C12<span class="heti-spacing"> </span></span>引脚引入。当<span class="heti-skip"><span class="heti-spacing"> </span>vivado<span class="heti-spacing"> </span></span>将<span class="heti-skip"><span class="heti-spacing"> </span>bitstream<span class="heti-spacing"> </span></span>下载到<span class="heti-skip"><span class="heti-spacing"> </span>FPGA<span class="heti-spacing"> </span></span>板之后，<span>rstn<span class="heti-spacing"> </span></span>信号会先保持一段时间的<span><span class="heti-spacing"> </span>0</span>，使得所有的寄存器可以被充分初始化，然后<span class="heti-skip"><span class="heti-spacing"> </span>rstn<span class="heti-spacing"> </span></span>信号变为<span class="heti-skip"><span class="heti-spacing"> </span>1<span class="heti-spacing"> </span></span>且一直保持不变，这样所有的寄存器就从初始化阶段进入工作阶段，开始载入数据。</p>
<p><span>FPGA<span class="heti-spacing"> </span></span>进入工作阶段后，我们也可以按开发板的<span class="heti-skip"><span class="heti-spacing"> </span>reset<span class="heti-spacing"> </span></span>按钮，让<span class="heti-skip"><span class="heti-spacing"> </span>rstn<span class="heti-spacing"> </span></span>再次输入<span><span class="heti-spacing"> </span>0</span>，重新复位所有寄存器的值。</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-5-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1"></a><span class="w">    </span><span class="n">set_property</span><span class="w"> </span><span class="o">-</span><span class="n">dict</span><span class="w"> </span><span class="p">{</span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">C12</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS33</span><span class="p">}</span><span class="w"> </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">rstn</span><span class="p">]</span>
</code></pre></div></td></tr></table></div>
<p>因为<span class="heti-skip"><span class="heti-spacing"> </span>FPGA<span class="heti-spacing"> </span></span>板的<span class="heti-skip"><span class="heti-spacing"> </span>rstn<span class="heti-spacing"> </span></span>在初始化阶段是低电平，所以该信号只能直接用于复位低电平复位寄存器。对于高电平复位的寄存器可以将<span class="heti-skip"><span class="heti-spacing"> </span>rstn<span class="heti-spacing"> </span></span>取反，然后用<span class="heti-skip"><span class="heti-spacing"> </span>rst<span class="heti-spacing"> </span></span>作为复位信号。
</p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-6-1">1</a></span>
<span class="normal"><a href="#__codelineno-6-2">2</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1"></a><span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">rst</span><span class="p">;</span>
<a id="__codelineno-6-2" name="__codelineno-6-2"></a><span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">rstn</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>
<h3 id="_8">触发信号<a class="headerlink" href="#_8" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-7-1">1</a></span>
<span class="normal"><a href="#__codelineno-7-2">2</a></span>
<span class="normal"><a href="#__codelineno-7-3">3</a></span>
<span class="normal"><a href="#__codelineno-7-4">4</a></span>
<span class="normal"><a href="#__codelineno-7-5">5</a></span>
<span class="normal"><a href="#__codelineno-7-6">6</a></span>
<span class="normal"><a href="#__codelineno-7-7">7</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发</span>
<a id="__codelineno-7-2" name="__codelineno-7-2"></a>
<a id="__codelineno-7-3" name="__codelineno-7-3"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="c1">// 下降沿触发</span>
<a id="__codelineno-7-4" name="__codelineno-7-4"></a>
<a id="__codelineno-7-5" name="__codelineno-7-5"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发和下降沿复位</span>
<a id="__codelineno-7-6" name="__codelineno-7-6"></a>
<a id="__codelineno-7-7" name="__codelineno-7-7"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发和上升沿复位</span>
</code></pre></div></td></tr></table></div>
实际上 reg 的触发边沿和复位电平是由寄存器本身的电气特性决定的，比如 FPGA 的 FF 一般是上升沿触发和高电平复位。但是我们可以通过给 clk 和 rstn 经过非门在连接到 reg 的方式实现所谓的下降沿触发和低电平复位（将非门和 reg 看成一个整体的话）。
<h4 id="_9">问题一：多时钟触发<a class="headerlink" href="#_9" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h4>
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-8-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk1</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">clk2</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发</span>
</code></pre></div></td></tr></table></div>
从语义上看这个 always 块既在 clk1 上升沿触发，又在 clk2 上升沿触发。当我们仿真的时候，可以实现这个逻辑功能，但是因为 reg 只有一个时钟输入端口，所以综合的时候实际上并不能做到 clk1、clk2 同时作为时钟触发。
<h4 id="_10">问题二：多边沿触发<a class="headerlink" href="#_10" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h4>
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-9-1">1</a></span>
<span class="normal"><a href="#__codelineno-9-2">2</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="n">clock</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿也触发、下降沿也触发，即时钟电平翻转就触发</span>
<a id="__codelineno-9-2" name="__codelineno-9-2"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">)</span><span class="w"> </span><span class="c1">// a、b、c 电平反转就触发</span>
</code></pre></div></td></tr></table></div>
从语义上看只要 clock、a、b、c 数据变化就会引起 always 块触发。仿真可以接受这样的逻辑设计，但是因为不存在即上升沿触发又下降沿触发，所以实际上并不能综合得到这样的时序电路。
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-10-1">1</a></span>
<span class="normal"><a href="#__codelineno-10-2">2</a></span>
<span class="normal"><a href="#__codelineno-10-3">3</a></span>
<span class="normal"><a href="#__codelineno-10-4">4</a></span>
<span class="normal"><a href="#__codelineno-10-5">5</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-10-2" name="__codelineno-10-2"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-10-3" name="__codelineno-10-3"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<a id="__codelineno-10-4" name="__codelineno-10-4"></a><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<a id="__codelineno-10-5" name="__codelineno-10-5"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
虽然不能得到时序电路，但是可以综合得到组合电路。d 的结果依赖于 a、b、c，一但 a、b、c 的输入发生了变化，则 d 随着变化，这是符合组合电路的逻辑语义的。最后会得到 b、c 作为数据，a 作为选择子的二选一多路选择器。
<p><span>!!!<span class="heti-spacing"> </span></span>注意<span><span class="heti-spacing"> </span>if-else</span>、<span>case-default<span class="heti-spacing"> </span></span>搭配使用，不然也会有<span><span class="heti-spacing"> </span>latch warning</span>。
!!! 仅在 always 触发的信号是 always 块内部输出以来的所有输入时，这个写法才有意义。</p>
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-11-1">1</a></span>
<span class="normal"><a href="#__codelineno-11-2">2</a></span>
<span class="normal"><a href="#__codelineno-11-3">3</a></span>
<span class="normal"><a href="#__codelineno-11-4">4</a></span>
<span class="normal"><a href="#__codelineno-11-5">5</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-11-2" name="__codelineno-11-2"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-11-3" name="__codelineno-11-3"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<a id="__codelineno-11-4" name="__codelineno-11-4"></a><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<a id="__codelineno-11-5" name="__codelineno-11-5"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
任何信号变化就触发 always 块，所以这就是我们之前介绍的 always@(*) 写法的组合电路，它无论如何都是在更改电平的状态。
<h4 id="always">问题三：多<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>块触发<a class="headerlink" href="#always" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h4>
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-12-1">1</a></span>
<span class="normal"><a href="#__codelineno-12-2">2</a></span>
<span class="normal"><a href="#__codelineno-12-3">3</a></span>
<span class="normal"><a href="#__codelineno-12-4">4</a></span>
<span class="normal"><a href="#__codelineno-12-5">5</a></span>
<span class="normal"><a href="#__codelineno-12-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-12-2" name="__codelineno-12-2"></a><span class="w">        </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-12-3" name="__codelineno-12-3"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-12-4" name="__codelineno-12-4"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-12-5" name="__codelineno-12-5"></a><span class="w">        </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<a id="__codelineno-12-6" name="__codelineno-12-6"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
上升沿的时候 d 载入 a 的值，下降沿的时候 d 载入 b 的值。仿真允许 reg 在不同的 always 块被不同的时钟沿触发，但是在综合的时候一个 reg 不能被两个时钟沿触发。
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-13-1">1</a></span>
<span class="normal"><a href="#__codelineno-13-2">2</a></span>
<span class="normal"><a href="#__codelineno-13-3">3</a></span>
<span class="normal"><a href="#__codelineno-13-4">4</a></span>
<span class="normal"><a href="#__codelineno-13-5">5</a></span>
<span class="normal"><a href="#__codelineno-13-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-13-2" name="__codelineno-13-2"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">c</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<a id="__codelineno-13-3" name="__codelineno-13-3"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-13-4" name="__codelineno-13-4"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-13-5" name="__codelineno-13-5"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">c</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<a id="__codelineno-13-6" name="__codelineno-13-6"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
这个逻辑是连仿真也无法通过的，因为在同一时间 d 被两个过程同时仲裁，即使我们知道这两个过程并不冲突，但是也不可以被编译通过。类似于 wire 不能被两个输出同时输入，reg 也不能在两个 always 块内被赋值，这都会引起 multi-driven 错误。
<h4 id="_11">问题四：异步触发<a class="headerlink" href="#_11" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h4>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-14-1">1</a></span>
<span class="normal"><a href="#__codelineno-14-2">2</a></span>
<span class="normal"><a href="#__codelineno-14-3">3</a></span>
<span class="normal"><a href="#__codelineno-14-4">4</a></span>
<span class="normal"><a href="#__codelineno-14-5">5</a></span>
<span class="normal"><a href="#__codelineno-14-6">6</a></span>
<span class="normal"><a href="#__codelineno-14-7">7</a></span>
<span class="normal"><a href="#__codelineno-14-8">8</a></span>
<span class="normal"><a href="#__codelineno-14-9">9</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-14-2" name="__codelineno-14-2"></a><span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">problem</span><span class="p">;</span>
<a id="__codelineno-14-3" name="__codelineno-14-3"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">cond1</span><span class="p">;</span>
<a id="__codelineno-14-4" name="__codelineno-14-4"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span>
<a id="__codelineno-14-5" name="__codelineno-14-5"></a><span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">problem</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cond1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span>
<a id="__codelineno-14-6" name="__codelineno-14-6"></a>
<a id="__codelineno-14-7" name="__codelineno-14-7"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">problem</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-14-8" name="__codelineno-14-8"></a><span class="w">        </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">2</span><span class="mb">'b1</span><span class="p">;</span>
<a id="__codelineno-14-9" name="__codelineno-14-9"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<h5 id="_12">数据竞争<a class="headerlink" href="#_12" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h5>
<p>当<span class="heti-skip"><span class="heti-spacing"> </span>cond1<span class="heti-spacing"> </span></span>和<span class="heti-skip"><span class="heti-spacing"> </span>cond2<span class="heti-spacing"> </span></span>同时为<span><span class="heti-spacing"> </span>1</span>，<span>problem<span class="heti-spacing"> </span></span>变为<span class="heti-skip"><span class="heti-spacing"> </span>1<span class="heti-spacing"> </span></span>的时候触发<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>块。这在仿真的时候不容易发现问题，但是请考虑下面这个情形：</p>
<p></p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-15-1">1</a></span>
<span class="normal"><a href="#__codelineno-15-2">2</a></span>
<span class="normal"><a href="#__codelineno-15-3">3</a></span>
<span class="normal"><a href="#__codelineno-15-4">4</a></span>
<span class="normal"><a href="#__codelineno-15-5">5</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1"></a><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-15-2" name="__codelineno-15-2"></a><span class="w">        </span><span class="n">cond1</span><span class="o">=</span><span class="mh">1</span><span class="mb">'b0</span><span class="p">;</span><span class="n">cond2</span><span class="o">=</span><span class="mh">1</span><span class="mb">'b1</span><span class="p">;</span>
<a id="__codelineno-15-3" name="__codelineno-15-3"></a><span class="w">        </span><span class="p">#</span><span class="mh">5</span><span class="p">;</span>
<a id="__codelineno-15-4" name="__codelineno-15-4"></a><span class="w">        </span><span class="n">cond1</span><span class="o">=</span><span class="mh">1</span><span class="mb">'b1</span><span class="p">;</span><span class="n">cond2</span><span class="o">=</span><span class="mh">1</span><span class="mb">'b0</span><span class="p">;</span>
<a id="__codelineno-15-5" name="__codelineno-15-5"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
在仿真的时候会看到 problem 永远等于 0，always 块不会触发。但是真实的电路综合之后会因为时延造成问题。当 cond1 从 0 变为 1 的时候高电平需要一段时间在可以到的 problem = cond1 &amp; cond2 的与门；cond2 从 1 变为 0，低电平也需要一段时间到达与门。如果 cond1 的高电平在 cond2 的低电平之前先到达，则会短暂的出现与门的输入都是高电平，最后 problem 短暂出现高电平，进而 always 块被触发，寄存器被复制。
<h5 id="_13">转换为同步电路<a class="headerlink" href="#_13" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h5>
<p>归根结底是因为不同路径的电平传播速度有快慢，电平在传播期间电路本身处于不稳定状态，有很多中间态是逻辑分析无法覆盖的。因此我们很多时候采用和应用逻辑无关的<span class="heti-skip"><span class="heti-spacing"> </span>clk<span class="heti-spacing"> </span></span>方波信号进行触发，确保上升沿来临的时候电路的电平已经全部传播完毕并且保持稳定：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-16-1">1</a></span>
<span class="normal"><a href="#__codelineno-16-2">2</a></span>
<span class="normal"><a href="#__codelineno-16-3">3</a></span>
<span class="normal"><a href="#__codelineno-16-4">4</a></span>
<span class="normal"><a href="#__codelineno-16-5">5</a></span>
<span class="normal"><a href="#__codelineno-16-6">6</a></span>
<span class="normal"><a href="#__codelineno-16-7">7</a></span>
<span class="normal"><a href="#__codelineno-16-8">8</a></span>
<span class="normal"><a href="#__codelineno-16-9">9</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-16-2" name="__codelineno-16-2"></a><span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">problem</span><span class="p">;</span>
<a id="__codelineno-16-3" name="__codelineno-16-3"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">cond1</span><span class="p">;</span>
<a id="__codelineno-16-4" name="__codelineno-16-4"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span>
<a id="__codelineno-16-5" name="__codelineno-16-5"></a><span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">problem</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cond1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span>
<a id="__codelineno-16-6" name="__codelineno-16-6"></a>
<a id="__codelineno-16-7" name="__codelineno-16-7"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-16-8" name="__codelineno-16-8"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">problem</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">2</span><span class="mb">'b1</span><span class="p">;</span>
<a id="__codelineno-16-9" name="__codelineno-16-9"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<p>如果只希望<span class="heti-skip"><span class="heti-spacing"> </span>problem<span class="heti-spacing"> </span></span>的上升沿使得<span class="heti-skip"><span class="heti-spacing"> </span>d<span class="heti-spacing"> </span></span>寄存器组加<span><span class="heti-spacing"> </span>1</span>，则可以先试用<span class="heti-skip"><span class="heti-spacing"> </span>PosSample<span class="heti-spacing"> </span></span>上升沿采样电路对<span class="heti-skip"><span class="heti-spacing"> </span>problem<span class="heti-spacing"> </span></span>进行采样。参见常用模块<span class="heti-skip"><span class="heti-spacing"> </span>-<span class="heti-spacing"> </span></span>边沿采样。</p>
<h3 id="logic">logic<a class="headerlink" href="#logic" title="Permanent link">¶</a></h3>
<p><span>SystemVerilog<span class="heti-spacing"> </span></span>提供的新变量类型。<span>logic<span class="heti-spacing"> </span></span>类型的变量既可以用在<code>assign、always@(*)</code>等组合电路，也可以用在<code>always@(posedge clk)</code>等时序电路：如果用在<code>assign、always@(*)</code>等组合电路设计中，它的行为就是和<span class="heti-skip"><span class="heti-spacing"> </span>wire<span class="heti-spacing"> </span></span>类型保持一致的，最后会被综合得到<span><span class="heti-spacing"> </span>wire</span>；如果用在<code>always@(posedge clk)</code>等时序电路设计中，它的行为就是和<span class="heti-skip"><span class="heti-spacing"> </span>reg<span class="heti-spacing"> </span></span>类型保持一致的，最后会被综合得到<span class="heti-skip"><span class="heti-spacing"> </span>reg<span class="heti-spacing"> </span></span>类型。</p>
<p>所以大家在编程的时候可以用<span class="heti-skip"><span class="heti-spacing"> </span>logic<span class="heti-spacing"> </span></span>全面替代<span class="heti-skip"><span class="heti-spacing"> </span>wire/reg<span class="heti-spacing"> </span></span>变量，然后让<span class="heti-skip"><span class="heti-spacing"> </span>SystemVerilog<span class="heti-spacing"> </span></span>自己根据场景确定<span class="heti-skip"><span class="heti-spacing"> </span>logic<span class="heti-spacing"> </span></span>的实际类型，方便编程者将更多的精力放在逻辑设计本身，而进一步忽略电路组件的细节。
</p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-17-1">1</a></span>
<span class="normal"><a href="#__codelineno-17-2">2</a></span>
<span class="normal"><a href="#__codelineno-17-3">3</a></span>
<span class="normal"><a href="#__codelineno-17-4">4</a></span>
<span class="normal"><a href="#__codelineno-17-5">5</a></span>
<span class="normal"><a href="#__codelineno-17-6">6</a></span>
<span class="normal"><a href="#__codelineno-17-7">7</a></span>
<span class="normal"><a href="#__codelineno-17-8">8</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1"></a><span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-17-2" name="__codelineno-17-2"></a><span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">problem</span><span class="p">;</span>
<a id="__codelineno-17-3" name="__codelineno-17-3"></a><span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">cond1</span><span class="p">;</span>
<a id="__codelineno-17-4" name="__codelineno-17-4"></a><span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span>
<a id="__codelineno-17-5" name="__codelineno-17-5"></a><span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">problem</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cond1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span><span class="w"> </span><span class="c1">// problem 自动识别为 wire</span>
<a id="__codelineno-17-6" name="__codelineno-17-6"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span><span class="w">   </span>
<a id="__codelineno-17-7" name="__codelineno-17-7"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">problem</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mb">2'b1</span><span class="p">;</span><span class="w">  </span><span class="c1">// d 自动识别为 d</span>
<a id="__codelineno-17-8" name="__codelineno-17-8"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<p>其实对于仿真本身而言，<span>wire/reg<span class="heti-spacing"> </span></span>都只是一个<span class="heti-skip"><span class="heti-spacing"> </span>C<span class="heti-spacing"> </span></span>语言变量而已，所以全部取代为<span class="heti-skip"><span class="heti-spacing"> </span>logic<span class="heti-spacing"> </span></span>完全没有问题。<span>wire<span class="heti-spacing"> </span></span>和<span class="heti-skip"><span class="heti-spacing"> </span>reg<span class="heti-spacing"> </span></span>的区别仅仅在综合成电路、具有电气特性之后才有意义。</p>
<h3 id="always_1">扩展<span><span class="heti-spacing"> </span>always</span><a class="headerlink" href="#always_1" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<p><span>always<span class="heti-spacing"> </span></span>块本身是为<span class="heti-skip"><span class="heti-spacing"> </span>reg<span class="heti-spacing"> </span></span>设计的，但是因为其对于行为描述较好的支持，因此也被借用给了组合电路设计。这使得<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>块语法既可以用于生成时序电路，也可以生成组合电路、<span>latch<span class="heti-spacing"> </span></span>电路，而具体生成那种电路纯粹取决了不可靠的编程者的描述细节；该语法要求编程者编程时极其小心，以防止<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>生成的电路类型和设计的电路类型不一致。为此<span class="heti-skip"><span class="heti-spacing"> </span>SystemVerilog<span class="heti-spacing"> </span></span>扩展了<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>语法，为时序电路、组合电路、锁存器电路分别提供了<span><span class="heti-spacing"> </span>always_ff</span>、always_comb、<span>always_latch<span class="heti-spacing"> </span></span>三个关键字。</p>
<h4 id="always_comb">always_comb<a class="headerlink" href="#always_comb" title="Permanent link">¶</a></h4>
<p>你还在为<span class="heti-skip"><span class="heti-spacing"> </span>always@(*)<span class="heti-spacing"> </span></span>语法的看起来在做<span class="heti-skip"><span class="heti-spacing"> </span>reg<span class="heti-spacing"> </span></span>编程实际上在做<span class="heti-skip"><span class="heti-spacing"> </span>wire<span class="heti-spacing"> </span></span>编程苦恼吗？<span>always_comb<span class="heti-spacing"> </span></span>关键字就解决了这个问题，它说明一下的行为描述就是直接被生成组合电路的，内部被赋值的<span class="heti-skip"><span class="heti-spacing"> </span>logic<span class="heti-spacing"> </span></span>都会被综合为<span><span class="heti-spacing"> </span>wire</span>，然后会对<span class="heti-skip"><span class="heti-spacing"> </span>if-else<span class="heti-spacing"> </span></span>缺失、<span>case-default<span class="heti-spacing"> </span></span>缺失等问题进行检查。大家可以用<code>logic+always_comb</code>语法全面替代<code>reg+always@(*)</code>语法，这样在享受<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>便利的行为描述语法的同时，也可以享受编译器的电路问题检查。
</p><div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-18-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-18-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-18-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-18-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-18-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-18-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-18-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-18-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-18-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-18-10">10</a></span>
<span class="normal"><a href="#__codelineno-18-11">11</a></span>
<span class="normal"><a href="#__codelineno-18-12">12</a></span>
<span class="normal"><a href="#__codelineno-18-13">13</a></span>
<span class="normal"><a href="#__codelineno-18-14">14</a></span>
<span class="normal"><a href="#__codelineno-18-15">15</a></span>
<span class="normal"><a href="#__codelineno-18-16">16</a></span>
<span class="normal"><a href="#__codelineno-18-17">17</a></span>
<span class="normal"><a href="#__codelineno-18-18">18</a></span>
<span class="normal"><a href="#__codelineno-18-19">19</a></span>
<span class="normal"><a href="#__codelineno-18-20">20</a></span>
<span class="normal"><a href="#__codelineno-18-21">21</a></span>
<span class="normal"><a href="#__codelineno-18-22">22</a></span>
<span class="normal"><a href="#__codelineno-18-23">23</a></span>
<span class="normal"><a href="#__codelineno-18-24">24</a></span>
<span class="normal"><a href="#__codelineno-18-25">25</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1"></a><span class="w">    </span><span class="c1">// 修改前</span>
<a id="__codelineno-18-2" name="__codelineno-18-2"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-18-3" name="__codelineno-18-3"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-18-4" name="__codelineno-18-4"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<a id="__codelineno-18-5" name="__codelineno-18-5"></a><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<a id="__codelineno-18-6" name="__codelineno-18-6"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-18-7" name="__codelineno-18-7"></a>
<a id="__codelineno-18-8" name="__codelineno-18-8"></a><span class="w">    </span><span class="c1">// 修改后</span>
<a id="__codelineno-18-9" name="__codelineno-18-9"></a><span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-18-10" name="__codelineno-18-10"></a><span class="w">    </span><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-18-11" name="__codelineno-18-11"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<a id="__codelineno-18-12" name="__codelineno-18-12"></a><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<a id="__codelineno-18-13" name="__codelineno-18-13"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-18-14" name="__codelineno-18-14"></a>
<a id="__codelineno-18-15" name="__codelineno-18-15"></a><span class="w">    </span><span class="c1">// 修改前</span>
<a id="__codelineno-18-16" name="__codelineno-18-16"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-18-17" name="__codelineno-18-17"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-18-18" name="__codelineno-18-18"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span><span class="w"> </span><span class="c1">// 可能得到锁存器 latch 电路</span>
<a id="__codelineno-18-19" name="__codelineno-18-19"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-18-20" name="__codelineno-18-20"></a>
<a id="__codelineno-18-21" name="__codelineno-18-21"></a><span class="w">    </span><span class="c1">// 修改后</span>
<a id="__codelineno-18-22" name="__codelineno-18-22"></a><span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-18-23" name="__codelineno-18-23"></a><span class="w">    </span><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-18-24" name="__codelineno-18-24"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span><span class="w"> </span><span class="c1">// 没有 else 分支，给出报错</span>
<a id="__codelineno-18-25" name="__codelineno-18-25"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<h4 id="always_ff">always_ff<a class="headerlink" href="#always_ff" title="Permanent link">¶</a></h4>
<p><span>always_ff<span class="heti-spacing"> </span></span>语法说明这个<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>块是专门用于生成<span class="heti-skip"><span class="heti-spacing"> </span>ff<span class="heti-spacing"> </span></span>电路，内部被赋值的<span class="heti-skip"><span class="heti-spacing"> </span>logic<span class="heti-spacing"> </span></span>都会被综合为<span><span class="heti-spacing"> </span>reg</span>。语法上只需要将<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>替换为<span class="heti-skip"><span class="heti-spacing"> </span>always_ff<span class="heti-spacing"> </span></span>即可。</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-19-1">1</a></span>
<span class="normal"><a href="#__codelineno-19-2">2</a></span>
<span class="normal"><a href="#__codelineno-19-3">3</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1"></a><span class="w">    </span><span class="k">always_ff</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-19-2" name="__codelineno-19-2"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">problem</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mb">2'b1</span><span class="p">;</span>
<a id="__codelineno-19-3" name="__codelineno-19-3"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<h4 id="always_latch">always_latch<a class="headerlink" href="#always_latch" title="Permanent link">¶</a></h4>
<p><span>always_latch<span class="heti-spacing"> </span></span>语法说明这个<span class="heti-skip"><span class="heti-spacing"> </span>always<span class="heti-spacing"> </span></span>块是专门用于生成<span class="heti-skip"><span class="heti-spacing"> </span>latch<span class="heti-spacing"> </span></span>电路的，这是很不常用、很危险的电路，大家如无必要不要尝试使用。原来的<span class="heti-skip"><span class="heti-spacing"> </span>always@(*)<span class="heti-spacing"> </span></span>如果<span><span class="heti-spacing"> </span>if-else</span>、<span>case-default<span class="heti-spacing"> </span></span>完整就是得到组合电路，有所缺失就是得到<span class="heti-skip"><span class="heti-spacing"> </span>latch<span class="heti-spacing"> </span></span>电路；<span>always_latch<span class="heti-spacing"> </span></span>则是会严格检查语法，确保存在<span><span class="heti-spacing"> </span>if-else</span>、<span>case-default<span class="heti-spacing"> </span></span>缺失。</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-20-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-20-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-20-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-20-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-20-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-20-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-20-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-20-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-20-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-20-10">10</a></span>
<span class="normal"><a href="#__codelineno-20-11">11</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1"></a><span class="w">    </span><span class="c1">// 修改前</span>
<a id="__codelineno-20-2" name="__codelineno-20-2"></a><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-20-3" name="__codelineno-20-3"></a><span class="w">    </span><span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-20-4" name="__codelineno-20-4"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<a id="__codelineno-20-5" name="__codelineno-20-5"></a><span class="w">    </span><span class="k">end</span>
<a id="__codelineno-20-6" name="__codelineno-20-6"></a>
<a id="__codelineno-20-7" name="__codelineno-20-7"></a><span class="w">    </span><span class="c1">// 修改后</span>
<a id="__codelineno-20-8" name="__codelineno-20-8"></a><span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<a id="__codelineno-20-9" name="__codelineno-20-9"></a><span class="w">    </span><span class="k">always_latch</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-20-10" name="__codelineno-20-10"></a><span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<a id="__codelineno-20-11" name="__codelineno-20-11"></a><span class="w">    </span><span class="k">end</span>
</code></pre></div></td></tr></table></div>
<h2 id="_14">常用模块介绍<a class="headerlink" href="#_14" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h2>
<p>介绍几个常用的电路模块：</p>
<h3 id="_15">分频器<a class="headerlink" href="#_15" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-21-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-21-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-21-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-21-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-21-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-21-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-21-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-21-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-21-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-21-10">10</a></span>
<span class="normal"><a href="#__codelineno-21-11">11</a></span>
<span class="normal"><a href="#__codelineno-21-12">12</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-21-1" name="__codelineno-21-1"></a><span class="w">    </span><span class="k">module</span><span class="w"> </span><span class="n">ClkDiv</span><span class="p">(</span><span class="w"> </span><span class="c1">// repo/sys-project/lab3-1/syn/ClkDiv.v</span>
<a id="__codelineno-21-2" name="__codelineno-21-2"></a><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<a id="__codelineno-21-3" name="__codelineno-21-3"></a><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">rstn</span><span class="p">,</span>
<a id="__codelineno-21-4" name="__codelineno-21-4"></a><span class="w">        </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">clk_div</span>
<a id="__codelineno-21-5" name="__codelineno-21-5"></a><span class="w">    </span><span class="p">);</span>
<a id="__codelineno-21-6" name="__codelineno-21-6"></a>
<a id="__codelineno-21-7" name="__codelineno-21-7"></a><span class="w">        </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-21-8" name="__codelineno-21-8"></a><span class="w">            </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rstn</span><span class="p">)</span><span class="n">clk_div</span><span class="o">&lt;=</span><span class="mh">32</span><span class="mb">'b0</span><span class="p">;</span>
<a id="__codelineno-21-9" name="__codelineno-21-9"></a><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="n">clk_div</span><span class="o">&lt;=</span><span class="n">clk_div</span><span class="o">+</span><span class="mh">32</span><span class="mb">'b1</span><span class="p">;</span>
<a id="__codelineno-21-10" name="__codelineno-21-10"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-21-11" name="__codelineno-21-11"></a>
<a id="__codelineno-21-12" name="__codelineno-21-12"></a><span class="w">    </span><span class="k">endmodule</span>
</code></pre></div></td></tr></table></div>
<p>可以看到分频器就是对一个<span class="heti-skip"><span class="heti-spacing"> </span>32<span class="heti-spacing"> </span></span>位的<span class="heti-skip"><span class="heti-spacing"> </span>clk_div<span class="heti-spacing"> </span></span>做累加，仿真可以看到对应的波形如下：</p>
<p><img alt="clk_div" src="../img/lab3-1/clk_div.png"/></p>
<p><code>clk_div[0]</code> 每个时钟周期翻转一次，所以它的时钟频率是<span class="heti-skip"><span class="heti-spacing"> </span>clk<span class="heti-spacing"> </span></span>的一半；<code>clk_div[1]</code> 每两个时钟周期翻转一次，时钟频率是<span class="heti-skip"><span class="heti-spacing"> </span>clk<span class="heti-spacing"> </span></span>的四分之一；<code>clk_div[2]</code> 到 <code>clk_div[31]</code> 依次减半。</p>
<p>于是我们可以用分频器得到不同频率的时钟。我们<span class="heti-skip"><span class="heti-spacing"> </span>lab1-2<span class="heti-spacing"> </span></span>的七段数码管动态刷新所使用的时钟要求频率比较低，因此使用 <code>clk_div[10]</code> 以满足时钟频率的要求。</p>
<h3 id="_16">按键去抖器<a class="headerlink" href="#_16" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<p>我们希望按钮按下为高电平，弹起为低电平。但是按钮本身具有一定的弹性，当我们按下按钮的时候它会进行一段时间的抖动，时而高电平、时而低电平，如果我们仍然假定高电平是按钮按下、低电平是按钮弹起，那么在电路的视角里按钮就被连续按了很多下。因此需要一个电路逻辑将按钮抖动产生的毛刺过滤掉，即去抖电路：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-22-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-22-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-22-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-22-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-22-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-22-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-22-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-22-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-22-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-22-10">10</a></span>
<span class="normal"><a href="#__codelineno-22-11">11</a></span>
<span class="normal"><a href="#__codelineno-22-12">12</a></span>
<span class="normal"><a href="#__codelineno-22-13">13</a></span>
<span class="normal"><a href="#__codelineno-22-14">14</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-22-1" name="__codelineno-22-1"></a><span class="w">    </span><span class="k">module</span><span class="w"> </span><span class="n">Debouncer</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="c1">// repo/sys-project/lab3-1/syn/Debouncer.v</span>
<a id="__codelineno-22-2" name="__codelineno-22-2"></a><span class="w">        </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">clk</span><span class="p">,</span><span class="c1">//100Mhz 2^10</span>
<a id="__codelineno-22-3" name="__codelineno-22-3"></a><span class="w">        </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">btn</span><span class="p">,</span>
<a id="__codelineno-22-4" name="__codelineno-22-4"></a><span class="w">        </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w">  </span><span class="n">btn_dbnc</span>
<a id="__codelineno-22-5" name="__codelineno-22-5"></a><span class="w">    </span><span class="p">);</span>
<a id="__codelineno-22-6" name="__codelineno-22-6"></a>
<a id="__codelineno-22-7" name="__codelineno-22-7"></a><span class="w">        </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shift</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<a id="__codelineno-22-8" name="__codelineno-22-8"></a>
<a id="__codelineno-22-9" name="__codelineno-22-9"></a><span class="w">        </span><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-22-10" name="__codelineno-22-10"></a><span class="w">            </span><span class="n">shift</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">shift</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">btn</span><span class="p">};</span>
<a id="__codelineno-22-11" name="__codelineno-22-11"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-22-12" name="__codelineno-22-12"></a>
<a id="__codelineno-22-13" name="__codelineno-22-13"></a><span class="w">        </span><span class="k">assign</span><span class="w"> </span><span class="n">btn_dbnc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">shift</span><span class="p">;</span>
<a id="__codelineno-22-14" name="__codelineno-22-14"></a><span class="w">    </span><span class="k">endmodule</span>
</code></pre></div></td></tr></table></div>
<p>可以看到如果连续<span class="heti-skip"><span class="heti-spacing"> </span>8<span class="heti-spacing"> </span></span>个周期的时钟输入是高电平，则输出高电平；这里的时钟使用<span><span class="heti-spacing"> </span>100 KHz</span>，时钟周期为<span><span class="heti-spacing"> </span>10 us</span>，也就是连续<span class="heti-skip"><span class="heti-spacing"> </span>80us<span class="heti-spacing"> </span></span>都是高电平，则认为按钮输入高电平，这样就可以将按钮按下和松开时抖动产生的毛刺过滤掉。</p>
<p><img alt="btn_dbnc" src="../img/lab3-1/btn.png"/></p>
<h3 id="_17">边沿采样<a class="headerlink" href="#_17" title="Permanent link"><span><span class="heti-spacing"> </span>¶</span></a></h3>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-23-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-23-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-23-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-23-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-23-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-23-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-23-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-23-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-23-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-23-10">10</a></span>
<span class="normal"><a href="#__codelineno-23-11">11</a></span>
<span class="normal"><a href="#__codelineno-23-12">12</a></span>
<span class="normal"><a href="#__codelineno-23-13">13</a></span>
<span class="normal"><a href="#__codelineno-23-14">14</a></span></pre></div></td><td class="code"><div><pre><span></span><code><a id="__codelineno-23-1" name="__codelineno-23-1"></a><span class="w">    </span><span class="k">module</span><span class="w"> </span><span class="n">PosSample</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="c1">// repo/sys-project/lab3-1/syn/Debouncer.v</span>
<a id="__codelineno-23-2" name="__codelineno-23-2"></a><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<a id="__codelineno-23-3" name="__codelineno-23-3"></a><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">data</span><span class="p">,</span>
<a id="__codelineno-23-4" name="__codelineno-23-4"></a><span class="w">        </span><span class="k">output</span><span class="w"> </span><span class="n">sample</span>
<a id="__codelineno-23-5" name="__codelineno-23-5"></a><span class="w">    </span><span class="p">);</span>
<a id="__codelineno-23-6" name="__codelineno-23-6"></a>
<a id="__codelineno-23-7" name="__codelineno-23-7"></a><span class="w">        </span><span class="kt">reg</span><span class="w"> </span><span class="n">old_data</span><span class="p">;</span>
<a id="__codelineno-23-8" name="__codelineno-23-8"></a><span class="w">        </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
<a id="__codelineno-23-9" name="__codelineno-23-9"></a><span class="w">            </span><span class="n">old_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-23-10" name="__codelineno-23-10"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-23-11" name="__codelineno-23-11"></a>
<a id="__codelineno-23-12" name="__codelineno-23-12"></a><span class="w">        </span><span class="k">assign</span><span class="w"> </span><span class="n">sample</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">old_data</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<a id="__codelineno-23-13" name="__codelineno-23-13"></a>
<a id="__codelineno-23-14" name="__codelineno-23-14"></a><span class="w">    </span><span class="k">endmodule</span>
</code></pre></div></td></tr></table></div>
<p>如果上一个周期采样的是低电平而这个周期采样的是高电平，则发现了一个上升沿，输出高电平。如果之后一直是持续高电平或者低电平则不响应，输出低电平。同理还可以实现下降沿采样和翻转采样。</p>
<p><img alt="sample" src="../img/lab3-1/sample.png"/></p>
</article>
</div>
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
</div>
<button class="md-top md-icon" data-md-component="top" hidden="" type="button">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8z"></path></svg>
  Back to top
</button>
</main>
<footer class="md-footer">
<nav aria-label="Footer" class="md-footer__inner md-grid">
<a aria-label="Previous: 第三部分" class="md-footer__link md-footer__link--prev" href="../lab3-3/">
<div class="md-footer__button md-icon">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"></path></svg>
</div>
<div class="md-footer__title">
<span class="md-footer__direction">
                Previous
              </span>
<div class="md-ellipsis">
                第三部分
              </div>
</div>
</a>
<a aria-label="Next: 附录：阻塞赋值" class="md-footer__link md-footer__link--next" href="../lab3-3-appendix/">
<div class="md-footer__title">
<span class="md-footer__direction">
                Next
              </span>
<div class="md-ellipsis">
                附录：阻塞赋值
              </div>
</div>
<div class="md-footer__button md-icon">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11z"></path></svg>
</div>
</a>
</nav>
<div class="md-footer-meta md-typeset">
<div class="md-footer-meta__inner md-grid">
<div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" rel="noopener" target="_blank">
      Material for MkDocs
    </a>
</div>
</div>
</div>
</footer>
</div>
<div class="md-dialog" data-md-component="dialog">
<div class="md-dialog__inner md-typeset"></div>
</div>
<script id="__config" type="application/json">{"base": "..", "features": ["content.action.edit", "navigation.tracking", "navigation.expand", "navigation.top", "navigation.footer"], "search": "../assets/javascripts/workers/search.07f07601.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
<script src="../assets/javascripts/bundle.56dfad97.min.js"></script>
<script src="https://cdn.tonycrane.cc/utils/katex.min.js"></script>
<script src="../js/katex.js"></script>
</body>
</html>