[
  {
    "register": "CCM_GPR0n",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x0",
      "step": 4,
      "start": 0,
      "end": 3
    },
    "page": 442,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "GP0",
        "description": "Timeout cycle count of ipg_clk, when perform read and write.\n"
      }
    ]
  },
  {
    "register": "CCM_PLL_CTRLn",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x800",
      "step": 16,
      "start": 0,
      "end": 38
    },
    "page": 443,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time\n"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_PLL_CTRLn_SET",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x804",
      "step": 16,
      "start": 0,
      "end": 38
    },
    "page": 445,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time\n"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_PLL_CTRLn_CLR",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x808",
      "step": 16,
      "start": 0,
      "end": 38
    },
    "page": 447,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time\n"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_PLL_CTRLn_TOG",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x80C",
      "step": 16,
      "start": 0,
      "end": 38
    },
    "page": 449,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time\n"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_CCGRn",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x4000",
      "step": 16,
      "start": 0,
      "end": 191
    },
    "page": 451,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_CCGRn_SET",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x4004",
      "step": 16,
      "start": 0,
      "end": 191
    },
    "page": 453,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_CCGRn_CLR",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x4008",
      "step": 16,
      "start": 0,
      "end": 191
    },
    "page": 455,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_CCGRn_TOG",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x400C",
      "step": 16,
      "start": 0,
      "end": 191
    },
    "page": 457,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-12",
        "field": "SETTING3",
        "description": "Clock gate control setting for domain 3.\nThis field can only be written by domain 3\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-8",
        "field": "SETTING2",
        "description": "Clock gate control setting for domain 2.\nThis field can only be written by domain 2\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "SETTING1",
        "description": "Clock gate control setting for domain 1.\nThis field can only be written by domain 1.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SETTING0",
        "description": "Clock gate control setting for domain 0.\nThis field can only be written by domain 0.\n00 Domain clocks not needed\n01 Domain clocks needed when in RUN\n10 Domain clocks needed when in RUN and WAIT\n11 Domain clocks needed all the time"
      }
    ]
  },
  {
    "register": "CCM_TARGET_ROOTn",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8000",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 459,
    "bits": [
      {
        "range": "31-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "ENABLE",
        "description": "Enable this clock\n0 clock root is OFF\n1 clock root is ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX",
        "description": "Selection of clock sources\nPlease see Clock Root Selects for clock root offsets and muxing information.\nThis field is 1 bit long for DRAM and CORE\n"
      },
      {
        "range": "23-19",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF",
        "description": "Pre divider divide the number\nDivider value is n+1\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide number\nDivider value is n + 1.\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 1 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_TARGET_ROOTn_SET",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8004",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 461,
    "bits": [
      {
        "range": "31-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "ENABLE",
        "description": "Enable this clock\n0 clock root is OFF\n1 clock root is ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX",
        "description": "Selection of clock sources\nPlease see Clock Root Selects for clock root offsets and muxing information.\nThis field is 1 bit long for DRAM and CORE\n"
      },
      {
        "range": "23-19",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF",
        "description": "Pre divider divide the number\nDivider value is n+1\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide the number\nDivider value is n + 1.\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 1 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_TARGET_ROOTn_CLR",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8008",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 463,
    "bits": [
      {
        "range": "31-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "ENABLE",
        "description": "Enable this clock\n0 clock root is OFF\n1 clock root is ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX",
        "description": "Selection of clock sources\nPlease see Clock Root Selects for clock root offsets and muxing information.\nThis field is 1 bit long for DRAM and CORE\n"
      },
      {
        "range": "23-19",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF",
        "description": "Pre divider divide the number\nDivider value is n+1\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide the number\nDivider value is n + 1.\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 1 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_TARGET_ROOTn_TOG",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x800C",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 465,
    "bits": [
      {
        "range": "31-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "ENABLE",
        "description": "Enable this clock\n0 clock root is OFF\n1 clock root is ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX",
        "description": "Selection of clock sources\nPlease see Clock Root Selects for clock root offsets and muxing information.\nThis field is 1 bit long for DRAM and CORE\n"
      },
      {
        "range": "23-19",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF",
        "description": "Pre divide divide number\nDivider value is n+1\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide number\nDivider value is n + 1.\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 1 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_MISCn",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8010",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 467,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "VIOLATE",
        "description": "This sticky bit reflects access violation in normal interface of this clock.\nThis bit has internal 4 bits, one for each domain.\nViolation from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "TIMEOUT",
        "description": "This sticky bit reflects time out happened during accessing this clock.\nThis bit has internal 4 bits, one for each domain.\nTimeout from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "3-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "AUTHEN_FAIL",
        "description": "This sticky bit reflects access restricted by access control of this clock.\nThis bit has internal 4 bits, one for each domain.\nAuthentic fail from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1\n"
      }
    ]
  },
  {
    "register": "CCM_MISC_ROOTn_SET",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8014",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 468,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "VIOLATE",
        "description": "This sticky bit reflects access violation in normal interface of this clock.\nThis bit has internal 4 bits, one for each domain.\nViolation from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "TIMEOUT",
        "description": "This sticky bit reflects time out happened during accessing this clock.\nThis bit has internal 4 bits, one for each domain.\nTimeout from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "3-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "AUTHEN_FAIL",
        "description": "This sticky bit reflects access restricted by access control of this clock.\nThis bit has internal 4 bits, one for each domain.\nAuthentic fail from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1\n"
      }
    ]
  },
  {
    "register": "CCM_MISC_ROOTn_CLR",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8018",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 469,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "VIOLATE",
        "description": "This sticky bit reflects access violation in normal interface of this clock.\nThis bit has internal 4 bits, one for each domain.\nViolation from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "TIMEOUT",
        "description": "This sticky bit reflects time out happened during accessing this clock.\nThis bit has internal 4 bits, one for each domain.\nTimeout from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "3-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "AUTHEN_FAIL",
        "description": "This sticky bit reflects access restricted by access control of this clock.\nThis bit has internal 4 bits, one for each domain.\nAuthentic fail from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1\n"
      }
    ]
  },
  {
    "register": "CCM_MISC_ROOTn_TOG",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x801C",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 470,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "VIOLATE",
        "description": "This sticky bit reflects access violation in normal interface of this clock.\nThis bit has internal 4 bits, one for each domain.\nViolation from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "TIMEOUT",
        "description": "This sticky bit reflects time out happened during accessing this clock.\nThis bit has internal 4 bits, one for each domain.\nTimeout from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1.\n"
      },
      {
        "range": "3-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "AUTHEN_FAIL",
        "description": "This sticky bit reflects access restricted by access control of this clock.\nThis bit has internal 4 bits, one for each domain.\nAuthentic fail from other domain is not visible or clearable.\nThis file is cleared to 0 while write 1\n"
      }
    ]
  },
  {
    "register": "CCM_POSTn",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8020",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 472,
    "bits": [
      {
        "range": "31",
        "field": "BUSY2",
        "description": "Clock switching multiplexer is applying new setting\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SELECT",
        "description": "Selection of post clock branches\nThis field is not applicable to Peripheral (IP) Clock Slice, see Peripheral clock slice Peripheral clock slice\n0 select branch A\n1 select branch B"
      },
      {
        "range": "27-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7",
        "field": "BUSY1",
        "description": "Post divider is applying new set value\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide the number\nDivider value is n + 1\n\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 2 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_POST_ROOTn_SET",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8024",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 475,
    "bits": [
      {
        "range": "31",
        "field": "BUSY2",
        "description": "Clock switching multiplexer is applying new setting\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SELECT",
        "description": "Selection of post clock branches\nThis field is not applicable to Peripheral (IP) Clock Slice, see Peripheral clock slice Peripheral clock slice\n0 select branch A\n1 select branch B"
      },
      {
        "range": "27-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7",
        "field": "BUSY1",
        "description": "Post divider is applying new set value\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide number\nDivider value is n + 1\n\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 2 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_POST_ROOTn_CLR",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8028",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 478,
    "bits": [
      {
        "range": "31",
        "field": "BUSY2",
        "description": "Clock switching multiplexer is applying new setting\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SELECT",
        "description": "Selection of post clock branches\nThis field is not applicable to Peripheral (IP) Clock Slice, see Peripheral clock slice Peripheral clock slice\n0 select branch A\n1 select branch B"
      },
      {
        "range": "27-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7",
        "field": "BUSY1",
        "description": "Post divider is applying new set value\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide the number\nDivider value is n + 1\n\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 2 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_POST_ROOTn_TOG",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x802C",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 481,
    "bits": [
      {
        "range": "31",
        "field": "BUSY2",
        "description": "Clock switching multiplexer is applying new setting\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SELECT",
        "description": "Selection of post clock branches\nThis field is not applicable to Peripheral (IP) Clock Slice, see Peripheral clock slice Peripheral clock slice\n0 select branch A\n1 select branch B"
      },
      {
        "range": "27-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7",
        "field": "BUSY1",
        "description": "Post divider is applying new set value\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "POST_PODF",
        "description": "Post divider divide number\nDivider value is n + 1\n\nFor CORE, this field is 3 bit long.\nFor Peripheral (IP), this field is 2 bit long.\nThis field does not apply to DRAM_PHYM\n000000 Divide by 1\n000001 Divide by 2\n000010 Divide by 3\n000011 Divide by 4\n000100 Divide by 5\n000101 Divide by 6\n:\n111111 Divide by 64"
      }
    ]
  },
  {
    "register": "CCM_PREn",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8030",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 484,
    "bits": [
      {
        "range": "31",
        "field": "BUSY4",
        "description": "EN_A field is applied to field\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "EN_A",
        "description": "Branch A clock gate control\nThis field applies to DRAM and DRAM_PHYM\n0 Clock shutdown\n1 clock ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX_A",
        "description": "Selection control of multiplexer of branch A\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "23-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "BUSY3",
        "description": "Pre divider value for branch A is applied\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF_A",
        "description": "Pre divider divide number for branch A\nDivider value is n + 1.\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15",
        "field": "BUSY1",
        "description": "EN_B is applied to field\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "14-13",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "12",
        "field": "EN_B",
        "description": "Branch B clock gate control\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n0 Clock shutdown\n1 Clock ON"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10-8",
        "field": "MUX_B",
        "description": "Selection control of multiplexer of branch B\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "7-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3",
        "field": "BUSY0",
        "description": "Pre divider value for branch a is applying\nfield does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PRE_PODF_B",
        "description": "Pre divider divide number for branch B\nDivider value is n + 1.\nThis field does not apply for CORE, IP, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      }
    ]
  },
  {
    "register": "CCM_PRE_ROOTn_SET",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8034",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 487,
    "bits": [
      {
        "range": "31",
        "field": "BUSY4",
        "description": "EN_A field is applied to field\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "EN_A",
        "description": "Branch A clock gate control\nThis field applies to DRAM and DRAM_PHYM\n0 Clock shutdown\n1 clock ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX_A",
        "description": "Selection control of multiplexer of branch A\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "23-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "BUSY3",
        "description": "Pre divider value for branch A is applied\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF_A",
        "description": "Pre divider divide number for branch A\nDivider value is n + 1.\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15",
        "field": "BUSY1",
        "description": "EN_B is applied to field\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "14-13",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "12",
        "field": "EN_B",
        "description": "Branch B clock gate control\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n0 Clock shutdown\n1 Clock ON"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10-8",
        "field": "MUX_B",
        "description": "Selection control of multiplexer of branch B\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "7-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3",
        "field": "BUSY0",
        "description": "Pre divider value for branch A is applying\nfield does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PRE_PODF_B",
        "description": "Pre divider divide number for branch B\nDivider value is n + 1.\nThis field does not apply for CORE, IP, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      }
    ]
  },
  {
    "register": "CCM_PRE_ROOTn_CLR",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8038",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 490,
    "bits": [
      {
        "range": "31",
        "field": "BUSY4",
        "description": "EN_A field is applied to field\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "EN_A",
        "description": "Branch A clock gate control\nThis field applies to DRAM and DRAM_PHYM\n0 Clock shutdown\n1 clock ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX_A",
        "description": "Selection control of multiplexer of branch A\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "23-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "BUSY3",
        "description": "Pre divider value for branch A is applied\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF_A",
        "description": "Pre divider divide number for branch A\nDivider value is n + 1.\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15",
        "field": "BUSY1",
        "description": "EN_B is applied to field\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "14-13",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "12",
        "field": "EN_B",
        "description": "Branch B clock gate control\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n0 Clock shutdown\n1 Clock ON"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10-8",
        "field": "MUX_B",
        "description": "Selection control of multiplexer of branch B\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "7-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3",
        "field": "BUSY0",
        "description": "Pre divider value for branch A is applied\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PRE_PODF_B",
        "description": "Pre divider divide number for branch B\nDivider value is n + 1.\nThis field does not apply for CORE, IP, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      }
    ]
  },
  {
    "register": "CCM_PRE_ROOTn_TOG",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x803C",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 493,
    "bits": [
      {
        "range": "31",
        "field": "BUSY4",
        "description": "EN_A field is applied to field\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "EN_A",
        "description": "Branch A clock gate control\nThis field applies to DRAM and DRAM_PHYM\n0 Clock shutdown\n1 clock ON"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26-24",
        "field": "MUX_A",
        "description": "Selection control of multiplexer of branch A\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "23-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "BUSY3",
        "description": "Pre divider value for branch A is applied\nThis field applies to DRAM and DRAM_PHYM\n"
      },
      {
        "range": "18-16",
        "field": "PRE_PODF_A",
        "description": "Pre divider divide number for branch A\nDivider value is n + 1.\nThis field does not apply for CORE, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      },
      {
        "range": "15",
        "field": "BUSY1",
        "description": "EN_B is applied to field\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "14-13",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "12",
        "field": "EN_B",
        "description": "Branch B clock gate control\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n0 Clock shutdown\n1 Clock ON"
      },
      {
        "range": "11",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "10-8",
        "field": "MUX_B",
        "description": "Selection control of multiplexer of branch B\nThis field does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "7-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3",
        "field": "BUSY0",
        "description": "Pre divider value for branch a is applied\nfield does not apply for CORE, IP,DRAM, DRAM_PHYM\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PRE_PODF_B",
        "description": "Pre divider divide number for branch B\nDivider value is n + 1.\nThis field does not apply for CORE, IP, DRAM, DRAM_PHYM\n000 Divide by 1\n001 Divide by 2\n010 Divide by 3\n011 Divide by 4\n100 Divide by 5\n101 Divide by 6\n110 Divide by 7\n111 Divide by 8"
      }
    ]
  },
  {
    "register": "CCM_ACCESS_CTRLn",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8070",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 495,
    "bits": [
      {
        "range": "31",
        "field": "LOCK",
        "description": "Lock this clock root to use access control\nThis bit can be set to 1 by software, and can be cleared only by system reset.\n0 Access control inactive\n1 Access control active"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SEMA_EN",
        "description": "Enable internal semaphore\nThis field cannot be changed when lock bit is 1\n\n0 Disable\n1 Enable\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "26",
        "field": "DOMAIN2_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "25",
        "field": "DOMAIN1_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "24",
        "field": "DOMAIN0_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "23-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "MUTEX",
        "description": "Semaphore to control access\n0 Semaphore is free to take\n1 Semaphore is taken\nWrite 0 Release semaphore\nWrite 1 Acquire semaphore"
      },
      {
        "range": "19-18",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "17-16",
        "field": "OWNER_ID",
        "description": "Current domain that owns semaphore\nThis field is meaningless when MUTEX is 0\n0 domaino\n1 domain1\n2 domain2\n3 domain3"
      },
      {
        "range": "15-12",
        "field": "DOMAIN3_INFO",
        "description": "Information from domain 3 to pass to others\nThis field can only be changed by domain 3\n"
      },
      {
        "range": "11-8",
        "field": "DOMAIN2_INFO",
        "description": "Information from domain 2 to pass to others\nThis field can only be changed by domain 2\n"
      },
      {
        "range": "7-4",
        "field": "DOMAIN1_INFO",
        "description": "Information from domain 1 to pass to others\nThis field can only be changed by domain 1\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DOMAIN0_INFO",
        "description": "Information from domain 0 to pass to others\nThis field can only be changed by domain 0\n"
      }
    ]
  },
  {
    "register": "CCM_ACCESS_CTRL_ROOTn_SET",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8074",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 497,
    "bits": [
      {
        "range": "31",
        "field": "LOCK",
        "description": "Lock this clock root to use access control\nThis bit can be set to 1 by software, and can be cleared only by system reset.\n\n0 Access control inactive\n1 Access control active\n"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SEMA_EN",
        "description": "Enable internal semaphore\nThis field cannot be changed when lock bit is 1\n0 Disable\n1 Enable"
      },
      {
        "range": "27",
        "field": "DOMAIN3_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "26",
        "field": "DOMAIN2_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "25",
        "field": "DOMAIN1_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "24",
        "field": "DOMAIN0_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "23-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "MUTEX",
        "description": "Semaphore to control access\n0 Semaphore is free to take\n1 Semaphore is taken\nWrite 0 Release semaphore\nWrite 1 Acquire semaphore"
      },
      {
        "range": "19-18",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "17-16",
        "field": "OWNER_ID",
        "description": "Current domain that owns semaphore\nThis field is meaningless when MUTEX is 0\n0 domaino\n1 domain1\n2 domain2\n3 domain3"
      },
      {
        "range": "15-12",
        "field": "DOMAIN3_INFO",
        "description": "Information from domain 3 to pass to others\nThis field can only be changed by domain 3\n"
      },
      {
        "range": "11-8",
        "field": "DOMAIN2_INFO",
        "description": "Information from domain 2 to pass to others\nThis field can only be changed by domain 2\n"
      },
      {
        "range": "7-4",
        "field": "DOMAIN1_INFO",
        "description": "Information from domain 1 to pass to others\nThis field can only be changed by domain 1\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DOMAIN0_INFO",
        "description": "Information from domain 0 to pass to others\nThis field can only be changed by domain 0\n"
      }
    ]
  },
  {
    "register": "CCM_ACCESS_CTRL_ROOTn_CLR",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x8078",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 500,
    "bits": [
      {
        "range": "31",
        "field": "LOCK",
        "description": "Lock this clock root to use access control\nThis bit can be set to 1 by software, and can be cleared only by system reset.\n0 Access control inactive\n1 Access control active"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SEMA_EN",
        "description": "Enable internal semaphore\nThis field cannot be changed when lock bit is 1\n0 Disable\n1 Enable"
      },
      {
        "range": "27",
        "field": "DOMAIN3_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "26",
        "field": "DOMAIN2_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "25",
        "field": "DOMAIN1_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "24",
        "field": "DOMAIN0_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "23-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "MUTEX",
        "description": "Semaphore to control access\n0 Semaphore is free to take\n1 Semaphore is taken\nWrite 0 Release semaphore\nWrite 1 Acquire semaphore"
      },
      {
        "range": "19-18",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "17-16",
        "field": "OWNER_ID",
        "description": "Current domain that owns semaphore\nThis field is meaningless when MUTEX is 0\n0 domaino\n1 domain1\n2 domain2\n3 domain3"
      },
      {
        "range": "15-12",
        "field": "DOMAIN3_INFO",
        "description": "Information from domain 3 to pass to others\nThis field can only be changed by domain 3\n"
      },
      {
        "range": "11-8",
        "field": "DOMAIN2_INFO",
        "description": "Information from domain 2 to pass to others\nThis field can only be changed by domain 2\n"
      },
      {
        "range": "7-4",
        "field": "DOMAIN1_INFO",
        "description": "Information from domain 1 to pass to others\nThis field can only be changed by domain 1\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DOMAIN0_INFO",
        "description": "Information from domain 0 to pass to others\nThis field can only be changed by domain 0\n"
      }
    ]
  },
  {
    "register": "CCM_ACCESS_CTRL_ROOTn_TOG",
    "address": null,
    "address_cyclic": {
      "base": "0x30380000",
      "offset": "0x807C",
      "step": 128,
      "start": 0,
      "end": 141
    },
    "page": 503,
    "bits": [
      {
        "range": "31",
        "field": "LOCK",
        "description": "Lock this clock root to use access control\nThis bit can be set to 1 by software, and can be cleared only by system reset.\n0 Access control inactive\n1 Access control active"
      },
      {
        "range": "30-29",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "28",
        "field": "SEMA_EN",
        "description": "Enable internal semaphore\nThis field cannot be changed when lock bit is 1\n0 Disable\n1 Enable"
      },
      {
        "range": "27",
        "field": "DOMAIN3_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "26",
        "field": "DOMAIN2_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "25",
        "field": "DOMAIN1_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "24",
        "field": "DOMAIN0_WHITELIST",
        "description": "White list of domains that can change setting of this clock root.\nEach domain has a corresponding bit.\n0 Domain cannot change the setting\n1 Domain can change the setting"
      },
      {
        "range": "23-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "MUTEX",
        "description": "Semaphore to control access\n0 Semaphore is free to take\n1 Semaphore is taken\nWrite 0 Release semaphore\nWrite 1 Acquire semaphore"
      },
      {
        "range": "19-18",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "17-16",
        "field": "OWNER_ID",
        "description": "Current domain that owns semaphore\nThis field is meaningless when MUTEX is 0\n0 domaino\n1 domain1\n2 domain2\n3 domain3\n"
      },
      {
        "range": "15-12",
        "field": "DOMAIN3_INFO",
        "description": "Information from domain 3 to pass to others\nThis field can only be changed by domain 3\n"
      },
      {
        "range": "11-8",
        "field": "DOMAIN2_INFO",
        "description": "Information from domain 2 to pass to others\nThis field can only be changed by domain 2\n"
      },
      {
        "range": "7-4",
        "field": "DOMAIN1_INFO",
        "description": "Information from domain 1 to pass to others\nThis field can only be changed by domain 1\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DOMAIN0_INFO",
        "description": "Information from domain 0 to pass to others\nThis field can only be changed by domain 0\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL1_GEN_CTRL",
    "address": "0x30360000",
    "address_cyclic": null,
    "page": 507,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30-17",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "16",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "15-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "12",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL1_FDIV_CTL0",
    "address": "0x30360004",
    "address_cyclic": null,
    "page": 509,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL1_FDIV_CTL1",
    "address": "0x30360008",
    "address_cyclic": null,
    "page": 510,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_DSM",
        "description": "Value of the DSM\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL1_SSCG_CTRL",
    "address": "0x3036000C",
    "address_cyclic": null,
    "page": 511,
    "bits": [
      {
        "range": "31",
        "field": "SSCG_EN",
        "description": "SSCG Enable\n1 Enable Spread Spectrum Mode\n0 Disable Spread Spectrum Mode"
      },
      {
        "range": "30-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19-12",
        "field": "PLL_MFREQ_CTL",
        "description": "Value of modulation frequency control\nModulation Frequency, MF is determined by the following equation:\nMF = F /p/mfr/(2^5) Hz\nFIN\nF is the PLL input clock frequency, mfr is the decimal value for PLL_MFREQ_CTL[7:0], and p is the\nFIN\ndecimal value for PLL_PRE_DIV.\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_MRAT_CTL",
        "description": "Value of modulation rate control\nModulation rate (pk-pk), MR, is determined by the following equation:\nMR = mfr x mrr /m /(2^6) x 100 [%]\nmfr is the decimal value of PLL_MFREQ_CTL, mrr is the decimal value for PLL_MRAT_CTL[5:0], and m is\nthe decimal of PLL_MAIN_DIV.\n"
      },
      {
        "range": "3-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SEL_PF",
        "description": "Value of modulation method control\n00 Down spread\n01 Up spread\n1x Center spread"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL1_MNIT_CTRL",
    "address": "0x30360010",
    "address_cyclic": null,
    "page": 512,
    "bits": [
      {
        "range": "31-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "AFC_SEL",
        "description": "AFC Mode select\n"
      },
      {
        "range": "19",
        "field": "PBIAS_CTRL",
        "description": "PBIAS pull-down initial voltage control pin\n0 0.50*VDD\n1 0.67*VDD"
      },
      {
        "range": "18",
        "field": "PBIAS_CTRL_EN",
        "description": "PBIAS voltage pull-down enable pin\n"
      },
      {
        "range": "17",
        "field": "AFCINIT_SEL",
        "description": "AFC initial delay select pin\n\n0 nominal delay\n1 nominal delay * 2\n"
      },
      {
        "range": "16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "FSEL",
        "description": "Monitoring frequency select pin\n0 FEED_OUT = FREF\n1 FEED_OUT = FEED"
      },
      {
        "range": "14",
        "field": "FEED_EN",
        "description": "FEED_OUT enable pin\n"
      },
      {
        "range": "13-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8-4",
        "field": "EXTAFC",
        "description": "Monitoring pin. If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the\ntest of VCO range\n"
      },
      {
        "range": "3",
        "field": "AFC_EN",
        "description": "If AFC_ENB=0, AFC is enabled and VCO is calibrated automatically.(AFC_ENB=0 and EXTAFC=0 are\nmandatory) If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the test\nof VCO range\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ICP",
        "description": "Controls the charge-pump current\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL2_GEN_CTRL",
    "address": "0x30360014",
    "address_cyclic": null,
    "page": 514,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30-17",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "16",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "15-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "12",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL2_FDIV_CTL0",
    "address": "0x30360018",
    "address_cyclic": null,
    "page": 516,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL2_FDIV_CTL1",
    "address": "0x3036001C",
    "address_cyclic": null,
    "page": 517,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_DSM",
        "description": "Value of the DSM\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL2_SSCG_CTRL",
    "address": "0x30360020",
    "address_cyclic": null,
    "page": 518,
    "bits": [
      {
        "range": "31",
        "field": "SSCG_EN",
        "description": "SSCG Enable\n1 Enable Spread Spectrum Mode\n0 Disable Spread Spectrum Mode"
      },
      {
        "range": "30-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19-12",
        "field": "PLL_MFREQ_CTL",
        "description": "Value of modulation frequency control\nModulation Frequency, MF is determined by the following equation:\nMF = F /p/mfr/(2^5) Hz\nFIN\nF is the PLL input clock frequency, mfr is the decimal value for PLL_MFREQ_CTL[7:0], and p is the\nFIN\ndecimal value for PLL_PRE_DIV.\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_MRAT_CTL",
        "description": "Value of modulation rate control\nModulation rate (pk-pk), MR, is determined by the following equation:\nMR = mfr x mrr /m /(2^6) x 100 [%]\nmfr is the decimal value of PLL_MFREQ_CTL, mrr is the decimal value for PLL_MRAT_CTL[5:0], and m is\nthe decimal of PLL_MAIN_DIV.\n"
      },
      {
        "range": "3-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SEL_PF",
        "description": "Value of modulation method control\n00 Down spread\n01 Up spread\n1x Center spread"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_AUDIO_PLL2_MNIT_CTRL",
    "address": "0x30360024",
    "address_cyclic": null,
    "page": 519,
    "bits": [
      {
        "range": "31-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "AFC_SEL",
        "description": "AFC Mode select\n"
      },
      {
        "range": "19",
        "field": "PBIAS_CTRL",
        "description": "PBIAS pull-down initial voltage control pin\n0 0.50*VDD\n1 0.67*VDD"
      },
      {
        "range": "18",
        "field": "PBIAS_CTRL_EN",
        "description": "PBIAS voltage pull-down enable pin\n"
      },
      {
        "range": "17",
        "field": "AFCINIT_SEL",
        "description": "AFC initial delay select pin\n\n0 nominal delay\n1 nominal delay * 2\n"
      },
      {
        "range": "16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "FSEL",
        "description": "Monitoring frequency select pin\n0 FEED_OUT = FREF\n1 FEED_OUT = FEED"
      },
      {
        "range": "14",
        "field": "FEED_EN",
        "description": "FEED_OUT enable pin\n"
      },
      {
        "range": "13-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8-4",
        "field": "EXTAFC",
        "description": "Monitoring pin. If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the\ntest of VCO range\n"
      },
      {
        "range": "3",
        "field": "AFC_EN",
        "description": "If AFC_ENB=0, AFC is enabled and VCO is calibrated automatically.(AFC_ENB=0 and EXTAFC=0 are\nmandatory) If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the test\nof VCO range\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ICP",
        "description": "Controls the charge-pump current\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_VIDEO_PLL1_GEN_CTRL",
    "address": "0x30360028",
    "address_cyclic": null,
    "page": 521,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30-17",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "16",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "15-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "12",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_VIDEO_PLL1_FDIV_CTL0",
    "address": "0x3036002C",
    "address_cyclic": null,
    "page": 523,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_VIDEO_PLL1_FDIV_CTL1",
    "address": "0x30360030",
    "address_cyclic": null,
    "page": 524,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_DSM",
        "description": "Value of the DSM\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_VIDEO_PLL1_SSCG_CTRL",
    "address": "0x30360034",
    "address_cyclic": null,
    "page": 525,
    "bits": [
      {
        "range": "31",
        "field": "SSCG_EN",
        "description": "SSCG Enable\n1 Enable Spread Spectrum Mode\n0 Disable Spread Spectrum Mode"
      },
      {
        "range": "30-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19-12",
        "field": "PLL_MFREQ_CTL",
        "description": "Value of modulation frequency control\nModulation Frequency, MF is determined by the following equation:\nMF = F /p/mfr/(2^5) Hz\nFIN\nF is the PLL input clock frequency, mfr is the decimal value for PLL_MFREQ_CTL[7:0], and p is the\nFIN\ndecimal value for PLL_PRE_DIV.\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_MRAT_CTL",
        "description": "Value of modulation rate control\nModulation rate (pk-pk), MR, is determined by the following equation:\nMR = mfr x mrr /m /(2^6) x 100 [%]\nmfr is the decimal value of PLL_MFREQ_CTL, mrr is the decimal value for PLL_MRAT_CTL[5:0], and m is\nthe decimal of PLL_MAIN_DIV.\n"
      },
      {
        "range": "3-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SEL_PF",
        "description": "Value of modulation method control\n00 Down spread\n01 Up spread\n1x Center spread"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_VIDEO_PLL1_MNIT_CTRL",
    "address": "0x30360038",
    "address_cyclic": null,
    "page": 526,
    "bits": [
      {
        "range": "31-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "AFC_SEL",
        "description": "AFC Mode select\n"
      },
      {
        "range": "19",
        "field": "PBIAS_CTRL",
        "description": "PBIAS pull-down initial voltage control pin\n0 0.50*VDD\n1 0.67*VDD"
      },
      {
        "range": "18",
        "field": "PBIAS_CTRL_EN",
        "description": "PBIAS voltage pull-down enable pin\n"
      },
      {
        "range": "17",
        "field": "AFCINIT_SEL",
        "description": "AFC initial delay select pin\n\n0 nominal delay\n1 nominal delay * 2\n"
      },
      {
        "range": "16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "FSEL",
        "description": "Monitoring frequency select pin\n0 FEED_OUT = FREF\n1 FEED_OUT = FEED"
      },
      {
        "range": "14",
        "field": "FEED_EN",
        "description": "FEED_OUT enable pin\n"
      },
      {
        "range": "13-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8-4",
        "field": "EXTAFC",
        "description": "Monitoring pin. If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the\ntest of VCO range\n"
      },
      {
        "range": "3",
        "field": "AFC_EN",
        "description": "If AFC_ENB=0, AFC is enabled and VCO is calibrated automatically.(AFC_ENB=0 and EXTAFC=0 are\nmandatory) If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the test\nof VCO range\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ICP",
        "description": "Controls the charge-pump current\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_DRAM_PLL_GEN_CTRL",
    "address": "0x30360050",
    "address_cyclic": null,
    "page": 528,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30-17",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "16",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "15-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "12",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_DRAM_PLL_FDIV_CTL0",
    "address": "0x30360054",
    "address_cyclic": null,
    "page": 530,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_DRAM_PLL_FDIV_CTL1",
    "address": "0x30360058",
    "address_cyclic": null,
    "page": 531,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_DSM",
        "description": "Value of the DSM\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_DRAM_PLL_SSCG_CTRL",
    "address": "0x3036005C",
    "address_cyclic": null,
    "page": 532,
    "bits": [
      {
        "range": "31",
        "field": "SSCG_EN",
        "description": "SSCG Enable\n1 Enable Spread Spectrum Mode\n0 Disable Spread Spectrum Mode"
      },
      {
        "range": "30-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19-12",
        "field": "PLL_MFREQ_CTL",
        "description": "Value of modulation frequency control\nModulation Frequency, MF is determined by the following equation:\nMF = F /p/mfr/(25) Hz\nFIN\nF is the PLL input clock frequency, mfr is the decimal value for PLL_MFREQ_CTL[7:0], and p is the\nFIN\ndecimal value for PLL_PRE_DIV.\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_MRAT_CTL",
        "description": "Value of modulation rate control\nModulation rate (pk-pk), MR, is determined by the following equation:\nMR = mfr  mrr / m / f(26)  100 [%]\nmfr is the decimal value of PLL_MFREQ_CTL, mrr is the decimal value for PLL_MRAT_CTL[5:0], and m is\nthe decimal of PLL_MAIN_DIV.\n"
      },
      {
        "range": "3-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SEL_PF",
        "description": "Value of modulation method control\n00 Down spread\n01 Up spread\n1x Center spread"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_DRAM_PLL_MNIT_CTRL",
    "address": "0x30360060",
    "address_cyclic": null,
    "page": 533,
    "bits": [
      {
        "range": "31-21",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "20",
        "field": "AFC_SEL",
        "description": "AFC Mode select\n"
      },
      {
        "range": "19",
        "field": "PBIAS_CTRL",
        "description": "PBIAS pull-down initial voltage control pin\n0 0.50  VDD\n1 0.67  VDD"
      },
      {
        "range": "18",
        "field": "PBIAS_CTRL_EN",
        "description": "PBIAS voltage pull-down enable pin\n"
      },
      {
        "range": "17",
        "field": "AFCINIT_SEL",
        "description": "AFC initial delay select pin\n\n0 nominal delay\n1 nominal delay  2\n"
      },
      {
        "range": "16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "15",
        "field": "FSEL",
        "description": "Monitoring frequency select pin\n0 FEED_OUT = FREF\n1 FEED_OUT = FEED"
      },
      {
        "range": "14",
        "field": "FEED_EN",
        "description": "FEED_OUT enable pin\n"
      },
      {
        "range": "13-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8-4",
        "field": "EXTAFC",
        "description": "Monitoring pin. If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the\ntest of VCO range\n"
      },
      {
        "range": "3",
        "field": "AFC_EN",
        "description": "If AFC_ENB=0, AFC is enabled and VCO is calibrated automatically.(AFC_ENB=0 and EXTAFC=0 are\nmandatory) If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the test\nof VCO range\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ICP",
        "description": "Controls the charge-pump current\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_GPU_PLL_GEN_CTRL",
    "address": "0x30360064",
    "address_cyclic": null,
    "page": 536,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29",
        "field": "PLL_LOCK_SEL",
        "description": "PLL lock select\n0 Using PLL maximum lock time\n1 Using PLL output lock"
      },
      {
        "range": "28",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "27-12",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "11",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "10",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_GPU_PLL_FDIV_CTL0",
    "address": "0x30360068",
    "address_cyclic": null,
    "page": 538,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_nLOCKD_CTRL",
    "address": null,
    "address_cyclic": {
      "base": "0x30360000",
      "offset": "0x6C",
      "step": 16,
      "start": 0,
      "end": 3
    },
    "page": 538,
    "bits": [
      {
        "range": "31-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "LOCK_CON_DLY",
        "description": "Lock detector setting of the detection resolution\n"
      },
      {
        "range": "3-2",
        "field": "LOCK_CON_OUT",
        "description": "Lock detector setting of the output margin\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "LOCK_CON_IN",
        "description": "Lock detector setting of the input margin\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_nMNIT_CTRL",
    "address": null,
    "address_cyclic": {
      "base": "0x30360000",
      "offset": "0x70",
      "step": 16,
      "start": 0,
      "end": 2
    },
    "page": 539,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21",
        "field": "LRD_EN",
        "description": "Monitoring pin. AFC operation mode select pin\n"
      },
      {
        "range": "20",
        "field": "FOUT_MASK",
        "description": "Scaler's re-initialization time control pin[3]\n"
      },
      {
        "range": "19",
        "field": "AFC_SEL",
        "description": "AFC Mode select\n"
      },
      {
        "range": "18",
        "field": "PBIAS_CTRL",
        "description": "PBIAS pull-down initial voltage control pin\n0 0.50  VDD\n1 0.67  VDD"
      },
      {
        "range": "17",
        "field": "PBIAS_CTRL_EN",
        "description": "PBIAS voltage pull-down enable pin\n"
      },
      {
        "range": "16",
        "field": "AFCINIT_SEL",
        "description": "AFC initial delay select pin\n0 nominal delay\n1 nominal delay  2"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "FSEL",
        "description": "Monitoring frequency select pin\n0 FEED_OUT = FREF\n1 FEED_OUT = FEED"
      },
      {
        "range": "13",
        "field": "FEED_EN",
        "description": "FEED_OUT enable pin\n"
      },
      {
        "range": "12-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7-3",
        "field": "EXTAFC",
        "description": "Monitoring pin. If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the\ntest of VCO range\n"
      },
      {
        "range": "2",
        "field": "AFC_EN",
        "description": "If AFC_ENB=0, AFC is enabled and VCO is calibrated automatically.(AFC_ENB=0 and EXTAFC=0 are\nmandatory) If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the test\nof VCO range\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ICP",
        "description": "Controls the charge-pump current\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_VPU_PLL_GEN_CTRL",
    "address": "0x30360074",
    "address_cyclic": null,
    "page": 542,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29",
        "field": "PLL_LOCK_SEL",
        "description": "PLL lock select\n0 Using PLL maximum lock time\n1 Using PLL output lock"
      },
      {
        "range": "28",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "27-12",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "11",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "10",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_VPU_PLL_FDIV_CTL0",
    "address": "0x30360078",
    "address_cyclic": null,
    "page": 544,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_ARM_PLL_GEN_CTRL",
    "address": "0x30360084",
    "address_cyclic": null,
    "page": 546,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29",
        "field": "PLL_LOCK_SEL",
        "description": "PLL lock select\n0 Using PLL maximum lock time\n1 Using PLL output lock"
      },
      {
        "range": "28",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "27-12",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "11",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "10",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_ARM_PLL_FDIV_CTL0",
    "address": "0x30360088",
    "address_cyclic": null,
    "page": 548,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_SYS_PLL1_GEN_CTRL",
    "address": "0x30360094",
    "address_cyclic": null,
    "page": 550,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29",
        "field": "PLL_LOCK_SEL",
        "description": "PLL lock select\n0 Using PLL maximum lock time\n1 Using PLL output lock"
      },
      {
        "range": "28",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "27",
        "field": "PLL_DIV20_CLKE",
        "description": "PLL clock divided by 20 output gating enable\n"
      },
      {
        "range": "26",
        "field": "PLL_DIV20_CLKE_OVERRIDE",
        "description": "PLL clock divided by 20 output gating enable overrided by CCM\n"
      },
      {
        "range": "25",
        "field": "PLL_DIV10_CLKE",
        "description": "PLL clock divided by 10 output gating enable\n"
      },
      {
        "range": "24",
        "field": "PLL_DIV10_CLKE_OVERRIDE",
        "description": "PLL clock divided by 10 output gating enable overrided by CCM\n"
      },
      {
        "range": "23",
        "field": "PLL_DIV8_CLKE",
        "description": "PLL clock divided by 8 output gating enable\n"
      },
      {
        "range": "22",
        "field": "PLL_DIV8_CLKE_OVERRIDE",
        "description": "PLL clock divided by 8 output gating enable overrided by CCM\n"
      },
      {
        "range": "21",
        "field": "PLL_DIV6_CLKE",
        "description": "PLL clock divided by 6 output gating enable\n"
      },
      {
        "range": "20",
        "field": "PLL_DIV6_CLKE_OVERRIDE",
        "description": "PLL clock divided by 6 output gating enable overrided by CCM\n"
      },
      {
        "range": "19",
        "field": "PLL_DIV5_CLKE",
        "description": "PLL clock divided by 5 output gating enable\n"
      },
      {
        "range": "18",
        "field": "PLL_DIV5_CLKE_OVERRIDE",
        "description": "PLL clock divided by 5 output gating enable overrided by CCM\n"
      },
      {
        "range": "17",
        "field": "PLL_DIV4_CLKE",
        "description": "PLL clock divided by 4 output gating enable\n"
      },
      {
        "range": "16",
        "field": "PLL_DIV4_CLKE_OVERRIDE",
        "description": "PLL clock divided by 4 output gating enable overrided by CCM\n"
      },
      {
        "range": "15",
        "field": "PLL_DIV3_CLKE",
        "description": "PLL clock divided by 3 output gating enable\n"
      },
      {
        "range": "14",
        "field": "PLL_DIV3_CLKE_OVERRIDE",
        "description": "PLL clock divided by 3 output gating enable overrided by CCM\n"
      },
      {
        "range": "13",
        "field": "PLL_DIV2_CLKE",
        "description": "PLL clock divided by 2 output gating enable\n"
      },
      {
        "range": "12",
        "field": "PLL_DIV2_CLKE_OVERRIDE",
        "description": "PLL clock divided by 2 output gating enable overrided by CCM\n"
      },
      {
        "range": "11",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "10",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_SYS_PLL1_FDIV_CTL0",
    "address": "0x30360098",
    "address_cyclic": null,
    "page": 553,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_nMNIT_CTRL",
    "address": null,
    "address_cyclic": {
      "base": "0x30360000",
      "offset": "0x100",
      "step": 16,
      "start": 0,
      "end": 2
    },
    "page": 554,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21",
        "field": "LRD_EN",
        "description": "Monitoring pin. AFC operation mode select pin\n"
      },
      {
        "range": "20",
        "field": "FOUT_MASK",
        "description": "Scaler's re-initialization time control pin[3]\n"
      },
      {
        "range": "19",
        "field": "AFC_SEL",
        "description": "AFC Mode select\n"
      },
      {
        "range": "18",
        "field": "PBIAS_CTRL",
        "description": "PBIAS pull-down initial voltage control pin\n0 0.50  VDD\n1 0.67  VDD"
      },
      {
        "range": "17",
        "field": "PBIAS_CTRL_EN",
        "description": "PBIAS voltage pull-down enable pin\n"
      },
      {
        "range": "16",
        "field": "AFCINIT_SEL",
        "description": "AFC initial delay select pin\n0 nominal delay\n1 nominal delay  2"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "FSEL",
        "description": "Monitoring frequency select pin\n0 FEED_OUT = FREF\n1 FEED_OUT = FEED"
      },
      {
        "range": "13",
        "field": "FEED_EN",
        "description": "FEED_OUT enable pin\n"
      },
      {
        "range": "12-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7-3",
        "field": "EXTAFC",
        "description": "Monitoring pin. If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the\ntest of VCO range\n"
      },
      {
        "range": "2",
        "field": "AFC_EN",
        "description": "If AFC_ENB=0, AFC is enabled and VCO is calibrated automatically.(AFC_ENB=0 and EXTAFC=0 are\nmandatory) If AFC_ENB=1, AFC is disabled and VCO is calibrated manually by EXTAFC[4:0] for the test\nof VCO range\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ICP",
        "description": "Controls the charge-pump current\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_SYS_PLL2_GEN_CTRL",
    "address": "0x30360104",
    "address_cyclic": null,
    "page": 556,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29",
        "field": "PLL_LOCK_SEL",
        "description": "PLL lock select\n0 Using PLL maximum lock time\n1 Using PLL output lock"
      },
      {
        "range": "28",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "27",
        "field": "PLL_DIV20_CLKE",
        "description": "PLL clock divided by 20 output gating enable\n"
      },
      {
        "range": "26",
        "field": "PLL_DIV20_CLKE_OVERRIDE",
        "description": "PLL clock divided by 20 output gating enable overrided by CCM\n"
      },
      {
        "range": "25",
        "field": "PLL_DIV10_CLKE",
        "description": "PLL clock divided by 10 output gating enable\n"
      },
      {
        "range": "24",
        "field": "PLL_DIV10_CLKE_OVERRIDE",
        "description": "PLL clock divided by 10 output gating enable overrided by CCM\n"
      },
      {
        "range": "23",
        "field": "PLL_DIV8_CLKE",
        "description": "PLL clock divided by 8 output gating enable\n"
      },
      {
        "range": "22",
        "field": "PLL_DIV8_CLKE_OVERRIDE",
        "description": "PLL clock divided by 8 output gating enable overrided by CCM\n"
      },
      {
        "range": "21",
        "field": "PLL_DIV6_CLKE",
        "description": "PLL clock divided by 6 output gating enable\n"
      },
      {
        "range": "20",
        "field": "PLL_DIV6_CLKE_OVERRIDE",
        "description": "PLL clock divided by 6 output gating enable overrided by CCM\n"
      },
      {
        "range": "19",
        "field": "PLL_DIV5_CLKE",
        "description": "PLL clock divided by 5 output gating enable\n"
      },
      {
        "range": "18",
        "field": "PLL_DIV5_CLKE_OVERRIDE",
        "description": "PLL clock divided by 5 output gating enable overrided by CCM\n"
      },
      {
        "range": "17",
        "field": "PLL_DIV4_CLKE",
        "description": "PLL clock divided by 4 output gating enable\n"
      },
      {
        "range": "16",
        "field": "PLL_DIV4_CLKE_OVERRIDE",
        "description": "PLL clock divided by 4 output gating enable overrided by CCM\n"
      },
      {
        "range": "15",
        "field": "PLL_DIV3_CLKE",
        "description": "PLL clock divided by 3 output gating enable\n"
      },
      {
        "range": "14",
        "field": "PLL_DIV3_CLKE_OVERRIDE",
        "description": "PLL clock divided by 3 output gating enable overrided by CCM\n"
      },
      {
        "range": "13",
        "field": "PLL_DIV2_CLKE",
        "description": "PLL clock divided by 2 output gating enable\n"
      },
      {
        "range": "12",
        "field": "PLL_DIV2_CLKE_OVERRIDE",
        "description": "PLL clock divided by 2 output gating enable overrided by CCM\n"
      },
      {
        "range": "11",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "10",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_SYS_PLL2_FDIV_CTL0",
    "address": "0x30360108",
    "address_cyclic": null,
    "page": 559,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_nLOCKD_CTRL",
    "address": null,
    "address_cyclic": {
      "base": "0x30360000",
      "offset": "0x10C",
      "step": 16,
      "start": 0,
      "end": 1
    },
    "page": 559,
    "bits": [
      {
        "range": "31-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5-4",
        "field": "LOCK_CON_DLY",
        "description": "Lock detector setting of the detection resolution\n"
      },
      {
        "range": "3-2",
        "field": "LOCK_CON_OUT",
        "description": "Lock detector setting of the output margin\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "LOCK_CON_IN",
        "description": "Lock detector setting of the input margin\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_SYS_PLL3_GEN_CTRL",
    "address": "0x30360114",
    "address_cyclic": null,
    "page": 561,
    "bits": [
      {
        "range": "31",
        "field": "PLL_LOCK",
        "description": "PLL lock signal\n"
      },
      {
        "range": "30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29",
        "field": "PLL_LOCK_SEL",
        "description": "PLL lock select\n0 Using PLL maximum lock time\n1 Using PLL output lock"
      },
      {
        "range": "28",
        "field": "PLL_EXT_BYPASS",
        "description": "PLL analog block bypass, clock output traces to PLL source\n"
      },
      {
        "range": "27-12",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "11",
        "field": "PLL_CLKE",
        "description": "PLL output clock clock gating enable\n"
      },
      {
        "range": "10",
        "field": "PLL_CLKE_OVERRIDE",
        "description": "Override the PLL_CLKE, clock gating enable signal from CCM\n"
      },
      {
        "range": "9",
        "field": "PLL_RST",
        "description": "PLL reset (active low)\n"
      },
      {
        "range": "8",
        "field": "PLL_RST_OVERRIDE",
        "description": "PLL reset overrided by CCM\n"
      },
      {
        "range": "7-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "PLL_BYPASS",
        "description": "PLL output clock bypass\n"
      },
      {
        "range": "3-2",
        "field": "PAD_CLK_SEL",
        "description": "PAD clock select\nPAD_CLK is an alternate input reference clock for the PLL. The clock source selection for PAD_CLK is\ndefined below.\n00 CLKIN1 XOR CLKIN2\n01 CLKIN2\n10 CLKIN1\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_REF_CLK_SEL",
        "description": "PLL reference clock select\n00 24M_REF_CLK\n01 PAD_CLK\n10 Reserved\n11 Reserved"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_SYS_PLL3_FDIV_CTL0",
    "address": "0x30360118",
    "address_cyclic": null,
    "page": 563,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-12",
        "field": "PLL_MAIN_DIV",
        "description": "Value of the main-divider\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9-4",
        "field": "PLL_PRE_DIV",
        "description": "Value of the pre-divider\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "PLL_POST_DIV",
        "description": "Value of the post-divider\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_OSC_MISC_CFG",
    "address": "0x30360124",
    "address_cyclic": null,
    "page": 563,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "OSC_32K_SEL",
        "description": "32KHz OSC input select\n0 Divided by 24M clock\n1 32K Oscillator"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_ANAMIX_PLL_MNIT_CTL",
    "address": "0x30360128",
    "address_cyclic": null,
    "page": 564,
    "bits": [
      {
        "range": "31-25",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "24",
        "field": "CLKOUT2_OUTPUT_CKE",
        "description": "CLKOUT2 Monitor output enable\n"
      },
      {
        "range": "23-20",
        "field": "CLKOUT2_OUTPUT_SEL",
        "description": "CLKOUT2 Monitor output clock select\n4'b0000 : audio_pll1_clk\n4'b0001 : audio_pll2_clk\n4'b0010 : video_pll1_clk\n4'b0011 : hsio_pll_clk\n4'b0100 : misc_mnit_clk\n4'b0101 : gpu_pll_clk\n4'b0110 : vpu_pll_clk\n4'b0111 : arm_pll_clk\n4'b1000 : system_pll1_clk\n\n4'b1001 : system_pll2_clk\n4'b1010 : system_pll3_clk\n4'b1011 : CLKIN1\n4'b1100 : CLKIN2\n4'b1101 : sysosc_24m_clk\n4'b1110 : sai_pll_clk\n4'b1111 : osc_32k_clk\n"
      },
      {
        "range": "19-16",
        "field": "CLKOUT2_OUTPUT_DIV_VAL",
        "description": "CLKOUT2 output divide value\n"
      },
      {
        "range": "15-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "CLKOUT1_OUTPUT_CKE",
        "description": "CLKOUT1 Monitor output enable\n"
      },
      {
        "range": "7-4",
        "field": "CLKOUT1_OUTPUT_SEL",
        "description": "CLKOUT1 Monitor output clock select\n4'b0000 : audio_pll1_clk\n4'b0001 : audio_pll2_clk\n4'b0010 : video_pll1_clk\n4'b0011 : hsio_pll_clk\n4'b0100 : misc_mnit_clk\n4'b0101 : gpu_pll_clk\n4'b0110 : vpu_pll_clk\n4'b0111 : arm_pll_clk\n4'b1000 : system_pll1_clk\n4'b1001 : system_pll2_clk\n4'b1010 : system_pll3_clk\n4'b1011 : CLKIN1\n4'b1100 : CLKIN2\n4'b1101 : sysosc_24m_clk\n4'b1110 : sai_pll_clk\n4'b1111 : osc_32k_clk\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "CLKOUT1_OUTPUT_DIV_VAL",
        "description": "CLKOUT1 output divide value\n"
      }
    ]
  },
  {
    "register": "CCM_ANALOG_DIGPROG",
    "address": "0x30360800",
    "address_cyclic": null,
    "page": 566,
    "bits": [
      {
        "range": "31-24",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "23-16",
        "field": "DIGPROG_MAJOR_UPPER",
        "description": "Bit[7:4] is 0x8, stands for i.MX8 Bit[3:0] is 0x2, stands for M\n"
      },
      {
        "range": "15-8",
        "field": "DIGPROG_MAJOR_LOWER",
        "description": "Bit[7:4] is 0x4, stands for Quad Bit[3:0] is 0x3, stands for Plus\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DIGPROG_MINOR",
        "description": "Bit[7:4] is the base layer revision, Bit[3:0] is the metal layer revision 0x10 stands for Tapeout 1.0\n"
      }
    ]
  },
  {
    "register": "GPC_LPCR_A53_BSC",
    "address": "0x303A0000",
    "address_cyclic": null,
    "page": 598,
    "bits": [
      {
        "range": "31",
        "field": "MASK_DSM_TRIGGER",
        "description": "DSM Trigger Mask\n0 DSM trigger of A53 platform will not be masked\n1 DSM trigger of A53 platform will be masked"
      },
      {
        "range": "30",
        "field": "IRQ_SRC_A53_WUP",
        "description": "LPCR_A53_BSC[IRQ_SRC_C0], LPCR_A53_BSC[IRQ_SRC_C1], LPCR_A53_BSC[IRQ_SRC_C2],\nLPCR_A53_BSC[IRQ_SRC_C3], and LPCR_A53_BSC[IRQ_SRC_A53_WUP] work together to decide\nthe wake up source for A53 LPM and core0/core1/core2/core3 power. See Power up process for A53\nplatform for more specific information.\n\n0 LPM wakeup source be OR result of LPCR_A53_BSC[IRQ_SRC_C0]/\nLPCR_A53_BSC[IRQ_SRC_C1]/LPCR_A53_BSC[IRQ_SRC_C2]/LPCR_A53_BSC[IRQ_SRC_C3]\nsetting\n1 LPM wakeup source from external INT[127:0], masked by IMR0\n"
      },
      {
        "range": "29",
        "field": "IRQ_SRC_C1",
        "description": "LPCR_A53_BSC[IRQ_SRC_C0], LPCR_A53_BSC[IRQ_SRC_C1], LPCR_A53_BSC[IRQ_SRC_C2],\nLPCR_A53_BSC[IRQ_SRC_C3], and LPCR_A53_BSC[IRQ_SRC_A53_WUP] work together to decide\nthe wake up source for A53 LPM and core0/core1/core2/core3 power. See Power up process for A53\nplatform for more specific information.\n0 core1 wakeup source from external INT[127:0], masked by IMR1 refer to Power up process for A53\nplatform for more specific information\n1 core1 wakeup source from GIC(nFIQ[1]/nIRQ[1] ), SCU should not be power down during low power\nmode when this bit is set to 1b1"
      },
      {
        "range": "28",
        "field": "IRQ_SRC_C0",
        "description": "LPCR_A53_BSC[IRQ_SRC_C0], LPCR_A53_BSC[IRQ_SRC_C1], LPCR_A53_BSC[IRQ_SRC_C2],\nLPCR_A53_BSC[IRQ_SRC_C3], and LPCR_A53_BSC[IRQ_SRC_A53_WUP] work together to decide\nthe wake up source for A53 LPM and core0/core1/core2/core3 power. See Power up process for A53\nplatform for more specific information.\n0 core0 wakeup source from external INT[127:0], masked by IMR0 refer to Power up process for A53\nplatform for more specific information\n1 core0 wakeup source from GIC(nFIQ[0]/nIRQ[0] ), SCU should not be power down during low power\nmode when this bit is set to 1b1"
      },
      {
        "range": "27",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "26",
        "field": "MASK_L2CC_WFI",
        "description": "L2 cache controller Wait For Interrupt Mask Register\n0 WFI for L2 cache controller is not masked\n1 WFI for L2 cache controller is masked"
      },
      {
        "range": "25",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "24",
        "field": "MASK_SCU_WFI",
        "description": "SCU Wait For Interrupt Mask Register\n0 WFI for SCU is not masked\n1 WFI for SCU is masked"
      },
      {
        "range": "23",
        "field": "IRQ_SRC_C3",
        "description": "LPCR_A53_BSC[IRQ_SRC_C0], LPCR_A53_BSC[IRQ_SRC_C1], LPCR_A53_BSC[IRQ_SRC_C2],\nLPCR_A53_BSC[IRQ_SRC_C3], and LPCR_A53_BSC[IRQ_SRC_A53_WUP] work together to decide\nthe wake up source for A53 LPM and core0/core1/core2/core3 power.\n0 core3 wakeup source from external INT[127:0], masked by IMR1. See Power Up Process for A53\nPlatform for more specific information.\n1 core3 wakeup source from external GIC(nFIQ[1]/nIRQ[1]), SCU should not be powered down during\nlow power mode when this bit is set to 1'b1."
      },
      {
        "range": "22",
        "field": "IRQ_SRC_C2",
        "description": "LPCR_A53_BSC[IRQ_SRC_C0], LPCR_A53_BSC[IRQ_SRC_C1], LPCR_A53_BSC[IRQ_SRC_C2],\nLPCR_A53_BSC[IRQ_SRC_C3], and LPCR_A53_BSC[IRQ_SRC_A53_WUP] work together to decide\nthe wake up source for A53 LPM and core0/core1/core2/core3 power.\n0 core2 wakeup source from external INT[127:0], masked by IMR1. See Power Up Process for A53\nPlatform for more specific information.\n1 core2 wakeup source from external GIC(nFIQ[1]/nIRQ[1]), SCU should not be powered down during\nlow power mode when this bit is set to 1'b1."
      },
      {
        "range": "21-20",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "19",
        "field": "MASK_CORE3_WFI",
        "description": "CORE3 Wait For Interrupt Mask\n0 WFI for CORE3 is not masked\n1 WFI for CORE3 is masked"
      },
      {
        "range": "18",
        "field": "MASK_CORE2_WFI",
        "description": "CORE2 Wait For Interrupt Mask\n0 WFI for CORE2 is not masked\n1 WFI for CORE2 is masked"
      },
      {
        "range": "17",
        "field": "MASK_CORE1_WFI",
        "description": "CORE1 Wait For Interrupt Mask\n0 WFI for CORE1 is not masked\n1 WFI for CORE1 is masked"
      },
      {
        "range": "16",
        "field": "MASK_CORE0_WFI",
        "description": "CORE0 Wait For Interrupt Mask\n0 WFI for CORE0 is not masked\n1 WFI for CORE0 is masked"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "CPU_CLK_ON_LPM",
        "description": "Define if A53 clocks will be disabled on wait/stop mode.\n0 A53 clock disabled on wait/stop mode\n1 A53 clock enabled on wait/stop mode"
      },
      {
        "range": "13-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "MST2_LPM_HSK_MASK",
        "description": "MASTER2 LPM handshake mask\nMASTER2(supermix2noc ADB) will handshake with GPC in LPM, follow this when you want this master\npower off. This bit should use together with MST_CPU_MAPPING[2]\nIf you want power of supermix2noc ADB, use this setting: LPCR_A53_BSC[8]=0;\nMST_CPU_MAPPING[2]=1\nOtherwise use: LPCR_A53_BSC[8]=1; MST_CPU_MAPPING[2]=0\n0 enable MASTER2 LPM handshake, wait ACK from MASTER2\n1 disable MASTER2 LPM handshake, mask ACK from MASTER2"
      },
      {
        "range": "7",
        "field": "MST1_LPM_HSK_MASK",
        "description": "MASTER1 LPM handshake mask\nMASTER1(supermix2noc ADB) will handshake with GPC in LPM, follow this when you want this master\npower off. This bit should use together with MST_CPU_MAPPING[1]\nIf you want power of supermix2noc ADB, use this setting: LPCR_A53_BSC[7]=0;\nMST_CPU_MAPPING[1]=1\nOtherwise use: LPCR_A53_BSC[7]=1; MST_CPU_MAPPING[1]=0\n0 enable MASTER1 LPM handshake, wait ACK from MASTER1\n1 disable MASTER1 LPM handshake, mask ACK from MASTER1"
      },
      {
        "range": "6",
        "field": "MST0_LPM_HSK_MASK",
        "description": "MASTER0 LPM handshake mask\n\nMASTER0(SCU) will handshake with GPC in LPM, follow this when you want this master power off. This\nbit should be used together with MST_CPU_MAPPING[0].\nIf you want power of SCU, use this setting: LPCR_A53_BSC[6]=0; MST_CPU_MAPPING[0]=1\nOtherwise use: LPCR_A53_BSC[6]=1; MST_CPU_MAPPING[0]=0\n0 enable MASTER0 LPM handshake, wait ACK from MASTER0\n1 disable MASTER0 LPM handshake, mask ACK from MASTER0"
      },
      {
        "range": "5-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3-2",
        "field": "LPM1",
        "description": "CORE1 Setting the low power mode that system will enter on next assertion of dsm_request signal.\n00 Remain in RUN mode\n01 Transfer to WAIT mode\n10 Transfer to STOP mode\n11 Reserved"
      },
      {
        "range": "NXP bug not documented",
        "field": "LPM0",
        "description": "CORE0 Setting the low power mode that system will enter on next assertion of dsm_request signal.\n00 Remain in RUN mode\n01 Transfer to WAIT mode\n10 Transfer to STOP mode\n11 Reserved"
      }
    ]
  },
  {
    "register": "GPC_LPCR_A53_AD",
    "address": "0x303A0004",
    "address_cyclic": null,
    "page": 602,
    "bits": [
      {
        "range": "31",
        "field": "L2PGE",
        "description": "0 L2 cache RAM will power down with SCU power domain in A53 platform (used for ALL_OFF mode)\n1 L2 cache RAM will not power down with SCU power domain in A53 platform (used for ALL_OFF\nmode)\n"
      },
      {
        "range": "30-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "EN_C3_PUP",
        "description": "0 CORE3 will not power up with lower power mode request\n1 CORE3 will power up with low power mode request (only used wake up from CPU_OFF)\n"
      },
      {
        "range": "26",
        "field": "EN_C3_IRQ_PUP",
        "description": "0 CORE3 will not power up with IRQ request\n1 CORE3 will power up with IRQ request\n"
      },
      {
        "range": "25",
        "field": "EN_C2_PUP",
        "description": "0 CORE2 will not power up with lower power mode request\n1 CORE2 will power up with low power mode request (only used wake up from CPU_OFF)\n"
      },
      {
        "range": "24",
        "field": "EN_C2_IRQ_PUP",
        "description": "0 CORE2 will not power up with IRQ request\n1 CORE2 will power up with IRQ request\n"
      },
      {
        "range": "23-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "EN_C3_PDN",
        "description": "0 CORE3 will not be power down with low power mode request\n1 CORE3 will be power down with low power mode request\n"
      },
      {
        "range": "18",
        "field": "EN_C3_WFI_PDN",
        "description": "0 CORE3 will not be power down with WFI request\n1 CORE3 will be power down with WFI request\n"
      },
      {
        "range": "17",
        "field": "EN_C2_PDN",
        "description": "0 CORE2 will not be power down with low power mode request\n1 CORE2 will be power down with low power mode request\n"
      },
      {
        "range": "16",
        "field": "EN_C2_WFI_PDN",
        "description": "0 CORE2 will not be power down with WFI request\n1 CORE2 will be power down with WFI request\n"
      },
      {
        "range": "15-12",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "11",
        "field": "EN_C1_PUP",
        "description": "0 CORE1 will not power up with low power mode request (only used wake up from CPU01_OFF mode)\n1 CORE1 will power up with low power mode request\n"
      },
      {
        "range": "10",
        "field": "EN_C1_IRQ_PUP",
        "description": "0 CORE1 will not power up with IRQ request\n1 CORE1 will power up with IRQ request\n"
      },
      {
        "range": "9",
        "field": "EN_C0_PUP",
        "description": "(only used wake up from CPU01_OFF mode)\n0 CORE0 will not power up with low power mode request\n1 CORE0 will power up with low power mode request"
      },
      {
        "range": "8",
        "field": "EN_C0_IRQ_PUP",
        "description": "0 CORE0 will not power up with IRQ request\n1 CORE0 will power up with IRQ request\n"
      },
      {
        "range": "7-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5",
        "field": "EN_L2_WFI_PDN",
        "description": "NOTE: Before reset, L2 WFI is 1 and make GPC generate an error DSM request. This bit is used to\nmask the L2 WFI before reset. After reset, L2 WFI change to 0, and functions are OK, SW must\nclear this bit at the beginning of code.\n\n0 SCU and L2 will not be power down with WFI request\n1 SCU and L2 will be power down with WFI request (default)\n"
      },
      {
        "range": "4",
        "field": "EN_PLAT_PDN",
        "description": "0 SCU and L2 cache RAM will not be power down with low power mode request\n1 SCU and L2 cache RAM will be power down with low power mode request\n"
      },
      {
        "range": "3",
        "field": "EN_C1_PDN",
        "description": "0 CORE1 will not be power down with low power mode request\n1 CORE1 will be power down with low power mode request\n"
      },
      {
        "range": "2",
        "field": "EN_C1_WFI_PDN",
        "description": "0 CORE1 will not be power down with WFI request\n1 CORE1 will be power down with WFI request\n"
      },
      {
        "range": "1",
        "field": "EN_C0_PDN",
        "description": "0 CORE0 will not be power down with low power mode request\n1 CORE0 will be power down with low power mode request\n"
      },
      {
        "range": "0",
        "field": "EN_C0_WFI_PDN",
        "description": "0 CORE0 will not be power down with WFI request\n1 CORE0 will be power down with WFI request\n"
      }
    ]
  },
  {
    "register": "GPC_LPCR_M7",
    "address": "0x303A0008",
    "address_cyclic": null,
    "page": 604,
    "bits": [
      {
        "range": "31",
        "field": "MASK_DSM_TRIGGER",
        "description": "M7 WFI Mask\n0 DSM trigger of M7 platform will not be masked\n1 DSM trigger of M7 platform will be masked"
      },
      {
        "range": "30-17",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "16",
        "field": "MASK_M7_WFI",
        "description": "M7 WFI Mask\n0 WFI for M7 is not masked\n1 WFI for M7 is masked"
      },
      {
        "range": "15",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "14",
        "field": "CPU_CLK_ON_LPM",
        "description": "Define if M7 clocks will be disabled on wait/stop mode.\n0 M7 clock disabled on wait/stop mode.\n1 M7 clock enabled on wait/stop mode."
      },
      {
        "range": "13-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3",
        "field": "EN_M7_PUP",
        "description": "Enable M7 virtual PGC power up with LPM enter\n"
      },
      {
        "range": "2",
        "field": "EN_M7_PDN",
        "description": "Enable M7 virtual PGC power down with LPM enter\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "LPM0",
        "description": "Setting the low power mode that system will enter on next assertion of dsm_request signal.\n00 Remain in RUN mode\n01 Transfer to WAIT mode\n10 Transfer to STOP mode\n11 Reserved"
      }
    ]
  },
  {
    "register": "GPC_SLPCR",
    "address": "0x303A0014",
    "address_cyclic": null,
    "page": 605,
    "bits": [
      {
        "range": "31",
        "field": "EN_DSM",
        "description": "DSM enable\n0 DSM disabled\n1 DSM enabled"
      },
      {
        "range": "30",
        "field": "RBC_EN",
        "description": "Enable for REG_BYPASS_COUNTER. If enabled, REG_BYPASS signal will be asserted after\nREG_BYPASS_COUNT clocks of CKIL, after standby voltage is requested. If standby voltage is not\nrequested REG_BYPASS wont be asserted, even if counter is enabled.\n0 REG_BYPASS_COUNTER disabled\n1 REG_BYPASS_COUNTER enabled"
      },
      {
        "range": "29-24",
        "field": "REG_BYPASS_COUNT",
        "description": "Counter for REG_BYPASS signal assertion after standby voltage request by PMIC_STBY_REQ.\n000000 no delay\n000001 1 CKIL clock period delay\n111111 63 CKIL clock period delay"
      },
      {
        "range": "23",
        "field": "DISABLE_A53_IS_DSM",
        "description": "0 Enable A53 isolation signal in DSM\n1 Disable A53 isolation signal in DSM\n"
      },
      {
        "range": "22-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "EN_M7_FASTWUP_STOP_MODE",
        "description": "Enable M7 fast wake up stop mode, relevant PLLs will not be closed in this mode.\n"
      },
      {
        "range": "18",
        "field": "EN_M7_FASTWUP_WAIT_MODE",
        "description": "Enable M7 fast wake up wait mode, relevant PLLs will not be closed in this mode.\n"
      },
      {
        "range": "17",
        "field": "EN_A53_FASTWUP_STOP_MODE",
        "description": "Enable A53 fast wake up stop mode, relevant PLLs will not be closed in this mode.\n"
      },
      {
        "range": "16",
        "field": "EN_A53_FASTWUP_WAIT_MODE",
        "description": "Enable A53 fast wake up wait mode, relevant PLLs will not be closed in this mode.\n"
      },
      {
        "range": "15-8",
        "field": "OSCCNT",
        "description": "Oscillator ready counter value. These bits define value of 32KHz counter, that serve as counter for\noscillator lock time. This is used for oscillator lock time. Current estimation is ~5ms. This counter will be\nused in sequence out of DSM and if sbyos bit was defined. GPC will wait the OSCCNT number of cycles\nbefore it notify CCM to open the relevant PLLs.\n00000000 count 1 ckil\n11111111 count 256 ckils"
      },
      {
        "range": "7",
        "field": "COSC_EN",
        "description": "On-chip oscillator enable bit - this bit value is reflected on the output cosc_en. The system will start with\non-chip oscillator enabled to supply source for the PLLs. Software can change this bit if a transition to the\nbypass PLL clocks was performed for all the PLLs. In cases that this bit is changed from 0 to 1 then\nGPC will enable the on-chip oscillator and after counting oscnt ckil clock cycles before it notify CCM to\nopen the relevant PLLs . The cosc_en bit should be changed only when on-chip oscillator is not chosen as\nthe clock source.\n0 Disable on-chip oscillator\n1 Enable on-chip oscillator"
      },
      {
        "range": "6",
        "field": "COSC_PWRDOWN",
        "description": "In run mode, software can manually control powering down of on chip oscillator, i.e. generating 1 on\ncosc_pwrdown signal. If software manually powered down the on chip oscillator, then sbyos functionality\nfor on-chip oscillator will be bypassed.\nThe manual closing of on-chip oscillator should be performed only in case the reference oscillator is not\nthe source of all the clocks generation.\n0 On-chip oscillator will not be powered down, i.e. cosc_pwrdown = 0\n1 On-chip oscillator will be powered down, i.e. cosc_pwrdown = 1"
      },
      {
        "range": "5-3",
        "field": "STBY_COUNT",
        "description": "Standby counter definition. These two bits define, in the case of stop exit (if VSTBY bit was set), the\namount of time GPC will wait between PMIC_STBY_REQ negation and the check of assertion of\nPMIC_READY.\n000 GPC will wait 4 ckil clock cycles\n001 GPC will wait 8 ckil clock cycles\n010 GPC will wait 16 ckil clock cycles\n011 GPC will wait 32 ckil clock cycles\n100 GPC will wait 64 ckil clock cycles\n101 GPC will wait 128 ckil clock cycles\n110 GPC will wait 256 ckil clock cycles\n111 GPC will wait 512 ckil clock cycles\n"
      },
      {
        "range": "2",
        "field": "VSTBY",
        "description": "Voltage standby request bit. This bit defines if PMIC_STBY_REQ pin, which notifies external power\nmanagement IC to move from functional voltage to standby voltage, will be asserted in stop mode.\n0 Voltage will not be changed to standby voltage after next entrance to stop mode. (PMIC_STBY_REQ\nwill remain negated - 0)\n1 Voltage will be changed to standby voltage after next entrance to stop mode."
      },
      {
        "range": "1",
        "field": "SBYOS",
        "description": "Standby clock oscillator bit. This bit defines if cosc_pwrdown, which power down the on chip oscillator, will\nbe asserted in DSM.\n0 On chip oscillator will not be powered down, after next entrance to DSM.\n1 On chip oscillator will be powered down, after next entrance to DSM. When returning from DSM,\nexternal oscillator will be enabled again, on chip oscillator will return to oscillator mode , and after\noscnt count GPC will continue with the exit from DSM process."
      },
      {
        "range": "0",
        "field": "BYPASS_PMIC_READY",
        "description": "By asserting this bit GPC will bypass waiting for PMIC_READY signal when coming out of DSM. This\nshould be used for PMICs that dont support the PMIC_READY signal.\n0 Dont bypass the PMIC_READY signal - GPC will wait for its assertion during exit of low power mode if\nstandby voltage was enabled\n1 Bypass the PMIC_READY signal - GPC will not wait for its assertion during exit of low power mode if\nstandby voltage was enabled"
      }
    ]
  },
  {
    "register": "GPC_MST_CPU_MAPPING",
    "address": "0x303A0018",
    "address_cyclic": null,
    "page": 608,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "MST2_CPU_MAPPING",
        "description": "MASTER2 CPU Mapping\nnoc2supermix ADB LPM handshake mask. This bit should be used together with LPCR_A53_BSC[8].\nIf you want power of SCU, use this setting: LPCR_A53_BSC[8]=0; MST_CPU_MAPPING[2]=1\nOtherwise, use this: LPCR_A53_BSC[8]=1; MST_CPU_MAPPING[2]=0\n0 GPC will not send out power off requirement\n1 GPC will send out power off requirement"
      },
      {
        "range": "1",
        "field": "MST1_CPU_MAPPING",
        "description": "MASTER1 CPU Mapping\nSupermix2noc ADB LPM handshake mask. This bit should be used together with LPCR_A53_BSC[7].\nIf you want power of SCU, use this setting: LPCR_A53_BSC[7]=0; MST_CPU_MAPPING[1]=1\nOtherwise, use this: LPCR_A53_BSC[7]=1; MST_CPU_MAPPING[1]=0\n0 GPC will not send out power off requirement\n1 GPC will send out power off requirement"
      },
      {
        "range": "0",
        "field": "MST0_CPU_MAPPING",
        "description": "MASTER0 CPU Mapping\nSCU LPM handshake mask. This bit should be used together with LPCR_A7_BSC[6].\nIf you want power of SCU, use this setting: LPCR_A7_BSC[6]=0; MST_CPU_MAPPING[0]=1\nOtherwise, use this: LPCR_A7_BSC[6]=1; MST_CPU_MAPPING[0]=0\n0 GPC will not send out power off requirement\n1 GPC will send out power off requirement"
      }
    ]
  },
  {
    "register": "GPC_MLPCR",
    "address": "0x303A0020",
    "address_cyclic": null,
    "page": 609,
    "bits": [
      {
        "range": "31-24",
        "field": "MEMLP_RET_PGEN",
        "description": "Delay counter for retnx and pgen\n"
      },
      {
        "range": "23-16",
        "field": "MEM_EXT_CNT",
        "description": "Delay counter to start existing from memory low power\n"
      },
      {
        "range": "15-8",
        "field": "MEMLP_ENT_CNT",
        "description": "Delay counter to make sure all clock off after pll_dis_req is issued by smc\n"
      },
      {
        "range": "7-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "ROMLP_PDN_DIS",
        "description": "ROM shut down control\n0 Enable ROM shut down control(should also enable RAM low power control);\n1 Disable ROM shut down control"
      },
      {
        "range": "1",
        "field": "MEMLP_RET_SEL",
        "description": "Retention select\n0 retention mode 2\n1 retention mode 1"
      },
      {
        "range": "0",
        "field": "MEMLP_CTL_DIS",
        "description": "RAM low-power control\n0 Enable RAM low power control\n1 Disable RAM low power control"
      }
    ]
  },
  {
    "register": "GPC_PGC_ACK_SEL_A53",
    "address": "0x303A0024",
    "address_cyclic": null,
    "page": 610,
    "bits": [
      {
        "range": "31",
        "field": "A53_PGC_PUP_ACK",
        "description": "Select power up acknowledge signal of A53 (dummy) PGC as the power up acknowledge for A53 LPM.\n"
      },
      {
        "range": "30",
        "field": "A53_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of A53 (dummy) PGC as the power down acknowledge for A53\nLPM.\n"
      },
      {
        "range": "29-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13",
        "field": "NOC_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of NOC PGC as the power up acknowledge for A53 LPM.\n"
      },
      {
        "range": "12",
        "field": "NOC_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of NOC PGC as the power down acknowledge for A53 LPM.\n"
      },
      {
        "range": "11-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9",
        "field": "A53_PLAT_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of A53 PLATFORM PGC as the power up acknowledge for A53\nLPM.\n"
      },
      {
        "range": "8",
        "field": "A53_PLAT_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of A53 PLATFORM PGC as the power down acknowledge for\nA53 LPM.\n"
      },
      {
        "range": "7",
        "field": "A53_C3_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of A53 CORE3 PGC as the power up acknowledge for A53 LPM.\n"
      },
      {
        "range": "6",
        "field": "A53_C3_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of A53 CORE3 PGC as the power down acknowledge for A53\nLPM.\n"
      },
      {
        "range": "5",
        "field": "A53_C2_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of A53 CORE2 PGC as the power up acknowledge for A53 LPM.\n"
      },
      {
        "range": "4",
        "field": "A53_C2_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of A53 CORE2 PGC as the power down acknowledge for A53\nLPM.\n"
      },
      {
        "range": "3",
        "field": "A53_C1_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of A53 CORE1 PGC as the power up acknowledge for A53 LPM.\n"
      },
      {
        "range": "2",
        "field": "A53_C1_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of A53 CORE1 PGC as the power down acknowledge for A53\nLPM.\n"
      },
      {
        "range": "1",
        "field": "A53_C0_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of A53 CORE0 PGC as the power up acknowledge for A53 LPM.\n"
      },
      {
        "range": "0",
        "field": "A53_C0_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of A53 CORE0 PGC as the power down acknowledge for A53\nLPM.\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_ACK_SEL_M7",
    "address": "0x303A0028",
    "address_cyclic": null,
    "page": 612,
    "bits": [
      {
        "range": "31",
        "field": "M7_DUMMY_PGC_PUP_ACK",
        "description": "Select power up acknowledge signal of M7 (dummy) PGC as the power up acknowledge for M7 LPM.\n"
      },
      {
        "range": "30",
        "field": "M7_DUMMY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of M7 (dummy) PGC as the power down acknowledge for M7\nLPM.\n"
      },
      {
        "range": "29-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13",
        "field": "NOC_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of NOC PGC as the power up acknowledge for M7 LPM.\n"
      },
      {
        "range": "12",
        "field": "NOC_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of NOC PGC as the power down acknowledge for M7 LPM.\n"
      },
      {
        "range": "11-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "1",
        "field": "M7_VIRTUAL_PGC_PUP_ACK",
        "description": "Select power up acknowledge signal of M7 virtual PGC as the power up acknowledge for M7 LPM. M7\nvirtual PGC only acknowledge power up request in the end of current slot time\n"
      },
      {
        "range": "0",
        "field": "M7_VIRTUAL_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of M7 virtual PGC as the power down acknowledge for M7 LPM.\nM7 virtual PGC only acknowledge power down request in the end of current slot time\n"
      }
    ]
  },
  {
    "register": "GPC_MISC",
    "address": "0x303A002C",
    "address_cyclic": null,
    "page": 614,
    "bits": [
      {
        "range": "31",
        "field": "MIPI_LDO_EN_CTRL",
        "description": "MIPI LDO enable control. Default is 1'b1.\n"
      },
      {
        "range": "30-26",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "25",
        "field": "M7_BYPASS_PUP_MASK",
        "description": "\n"
      },
      {
        "range": "24",
        "field": "A53_BYPASS_PUP_MASK",
        "description": "\n"
      },
      {
        "range": "23-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "M7_PDN_REQ_MASK",
        "description": "M7 power-down mask\n0 M7 power down request to virtual M7 PGC will be masked.\n1 M7 power down request to virtual M7 PGC will not be masked. Set this bit to 1b1 when M7 virtual\nPGC is used."
      },
      {
        "range": "7-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5",
        "field": "GPC_IRQ_MASK",
        "description": "GPC interrupt/event masking\n0 Not masked\n1 Interrupt / event is masked"
      },
      {
        "range": "4-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "1",
        "field": "A53_SLEEP_HOLD_REQ_B",
        "description": "A53 sleep hold\n0 Hold A53 platform in sleep mode. This bit is a software control bit to A53 platform.\n1 Dont hold A53 platform in sleep mode."
      },
      {
        "range": "0",
        "field": "M7_SLEEP_HOLD_REQ_B",
        "description": "M7 sleep hold\n0 Hold M7 platform in sleep mode. This bit is a software control bit to M7 platform.\n1 Dont hold M7 platform in sleep mode."
      }
    ]
  },
  {
    "register": "GPC_IMR1_CORE0_A53",
    "address": "0x303A0030",
    "address_cyclic": null,
    "page": 615,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR1_CORE0_A53",
        "description": "A53 core0 IRQ[31:0] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR2_CORE0_A53",
    "address": "0x303A0034",
    "address_cyclic": null,
    "page": 615,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR2_CORE0_A53",
        "description": "A53 core0 IRQ[63:32] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR3_CORE0_A53",
    "address": "0x303A0038",
    "address_cyclic": null,
    "page": 616,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR3_CORE0_A53",
        "description": "A53 core0 IRQ[95:64] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR4_CORE0_A53",
    "address": "0x303A003C",
    "address_cyclic": null,
    "page": 616,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR4_CORE0_A53",
        "description": "A53 core0 IRQ[127:96] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR5_CORE0_A53",
    "address": "0x303A0040",
    "address_cyclic": null,
    "page": 616,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR5_CORE0_A53",
        "description": "A53 core0 IRQ[159:128] masking bits:\n"
      }
    ]
  },
  {
    "register": "GPC_IMR1_CORE1_A53",
    "address": "0x303A0044",
    "address_cyclic": null,
    "page": 617,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR1_CORE1_A53",
        "description": "A53 core1 IRQ[31:0] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR2_CORE1_A53",
    "address": "0x303A0048",
    "address_cyclic": null,
    "page": 617,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR2_CORE1_A53",
        "description": "A53 core1 IRQ[63:32] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR3_CORE1_A53",
    "address": "0x303A004C",
    "address_cyclic": null,
    "page": 618,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR3_CORE1_A53",
        "description": "A53 core1 IRQ[95:64] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR4_CORE1_A53",
    "address": "0x303A0050",
    "address_cyclic": null,
    "page": 618,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR4_CORE1_A53",
        "description": "A53 core1 IRQ[127:96] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR5_CORE1_A53",
    "address": "0x303A0054",
    "address_cyclic": null,
    "page": 619,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR5_CORE1_A53",
        "description": "A53 core1 IRQ[159:128] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR1_M7",
    "address": "0x303A0058",
    "address_cyclic": null,
    "page": 619,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR1_M7",
        "description": "M7 IRQ[31:0] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR2_M7",
    "address": "0x303A005C",
    "address_cyclic": null,
    "page": 619,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR2_M7",
        "description": "M7 IRQ[63:32] masking bits:\n"
      }
    ]
  },
  {
    "register": "GPC_IMR3_M7",
    "address": "0x303A0060",
    "address_cyclic": null,
    "page": 620,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR3_M7",
        "description": "M7 IRQ[95:64] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR4_M7",
    "address": "0x303A0064",
    "address_cyclic": null,
    "page": 620,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR4_M7",
        "description": "M7 IRQ[127:96] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR5_M7",
    "address": "0x303A0068",
    "address_cyclic": null,
    "page": 621,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR5_M7",
        "description": "M7 IRQ[159:128] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_ISR1_A53",
    "address": "0x303A0080",
    "address_cyclic": null,
    "page": 621,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR1_A53",
        "description": "A53 IRQ[31:0] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR2_A53",
    "address": "0x303A0084",
    "address_cyclic": null,
    "page": 621,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR2_A53",
        "description": "A53 IRQ[63:32] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR3_A53",
    "address": "0x303A0088",
    "address_cyclic": null,
    "page": 622,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR3_A53",
        "description": "A53 IRQ[95:64] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR4_A53",
    "address": "0x303A008C",
    "address_cyclic": null,
    "page": 622,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR4_A53",
        "description": "A53 IRQ[127:96] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR5_A53",
    "address": "0x303A0090",
    "address_cyclic": null,
    "page": 623,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR5_A53",
        "description": "A53 IRQ[159:128] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR1_M7",
    "address": "0x303A0094",
    "address_cyclic": null,
    "page": 623,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR1_M7",
        "description": "M7 IRQ[31:0] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR2_M7",
    "address": "0x303A0098",
    "address_cyclic": null,
    "page": 623,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR2_M7",
        "description": "M7 IRQ[63:32] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR3_M7",
    "address": "0x303A009C",
    "address_cyclic": null,
    "page": 624,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR3_M7",
        "description": "M7 IRQ[95:64] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR4_M7",
    "address": "0x303A00A0",
    "address_cyclic": null,
    "page": 624,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR4_M7",
        "description": "M7 IRQ[127:96] status\n"
      }
    ]
  },
  {
    "register": "GPC_ISR5_M7",
    "address": "0x303A00A4",
    "address_cyclic": null,
    "page": 624,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "ISR5_M7",
        "description": "M7 IRQ[159:128] status\n"
      }
    ]
  },
  {
    "register": "GPC_CPU_PGC_SW_PUP_REQ",
    "address": "0x303A00D0",
    "address_cyclic": null,
    "page": 625,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SCU_A53_SW_PUP_REQ",
        "description": "Software power up trigger for SCU A53 PGC\n"
      },
      {
        "range": "3",
        "field": "CORE3_A53_SW_PUP_REQ",
        "description": "Software power up trigger for Core3 A53 PGC\n"
      },
      {
        "range": "2",
        "field": "CORE2_A53_SW_PUP_REQ",
        "description": "Software power up trigger for Core2 A53\n"
      },
      {
        "range": "1",
        "field": "CORE1_A53_SW_PUP_REQ",
        "description": "Software power up trigger for Core1 A53 PGC\n"
      },
      {
        "range": "0",
        "field": "CORE0_A53_SW_PUP_REQ",
        "description": "Software power up trigger for Core0 A53 PGC\n"
      }
    ]
  },
  {
    "register": "GPC_MIX_PGC_SW_PUP_REQ",
    "address": "0x303A00D4",
    "address_cyclic": null,
    "page": 626,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "1",
        "field": "NOC_SW_PUP_REQ",
        "description": "Software power up trigger for NOC PGC\n"
      },
      {
        "range": "0",
        "field": "MF_SW_PUP_REQ",
        "description": "Software power up trigger for MIX PGC\n"
      }
    ]
  },
  {
    "register": "GPC_PU_PGC_SW_PUP_REQ",
    "address": "0x303A00D8",
    "address_cyclic": null,
    "page": 627,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "DDRMIX_SW_PUP_REQ",
        "description": "Software power up trigger for DDRMIX\n"
      },
      {
        "range": "18",
        "field": "MEDIA_ISP_DWP_SW_PUP_REQ",
        "description": "Software power up trigger for MEDIA_ISP_DWP\n"
      },
      {
        "range": "17",
        "field": "HSIOMIX_SW_PUP_REQ",
        "description": "Software power up trigger for HSIOMIX\n"
      },
      {
        "range": "16",
        "field": "MIPI_PHY2_SW_PUP_REQ",
        "description": "Software power up trigger for MIPI_PHY2\n"
      },
      {
        "range": "15",
        "field": "HDMI_PHY_SW_PUP_REQ",
        "description": "Software power up trigger for HDMI_PHY\n"
      },
      {
        "range": "14",
        "field": "HDMIMIX_SW_PUP_REQ",
        "description": "Software power up trigger for HDMIMIX\n"
      },
      {
        "range": "13",
        "field": "VPU_VC8K_SW_PUP_REQ",
        "description": "Software power up trigger for VPU_VC8K\n"
      },
      {
        "range": "12",
        "field": "VPU_G2_SW_PUP_REQ",
        "description": "Software power up trigger for VPU_G2\n"
      },
      {
        "range": "11",
        "field": "VPU_G1_SW_PUP_REQ",
        "description": "Software power up trigger for VPU_G1\n"
      },
      {
        "range": "10",
        "field": "MEDIMIX_SW_PUP_REQ",
        "description": "Software power up trigger for MEDIMIX\n"
      },
      {
        "range": "9",
        "field": "GPU_3D_SW_PUP_REQ",
        "description": "Software power up trigger for GPU_3D\n"
      },
      {
        "range": "8",
        "field": "VPUMIX_SW_PUP_REQ",
        "description": "Software power up trigger for VPUMIX\n"
      },
      {
        "range": "7",
        "field": "GPU_SHARE_LOGIC_SW_PUP_REQ",
        "description": "Software power up trigger for GPU_SHARE_LOGIC\n"
      },
      {
        "range": "6",
        "field": "GPU_2D_SW_PUP_REQ",
        "description": "Software power up trigger for GPU_2D\n"
      },
      {
        "range": "5",
        "field": "AUDIOMIX_SW_PUP_REQ",
        "description": "Software power up trigger for AUDIOMIX\n"
      },
      {
        "range": "4",
        "field": "MLMIX_PHY_SW_PUP_REQ",
        "description": "Software power up trigger for MLMIX\n"
      },
      {
        "range": "3",
        "field": "USB2_PHY_SW_PUP_REQ",
        "description": "Software power up trigger for USB2_PHY\n"
      },
      {
        "range": "2",
        "field": "USB1_PHY_SW_PUP_REQ",
        "description": "Software power up trigger for USB1_PHY\n"
      },
      {
        "range": "1",
        "field": "PCIE_PHY_SW_PUP_REQ",
        "description": "Software power up trigger for PCIE_PHY\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY1_SW_PUP_REQ",
        "description": "Software power up trigger for MIPI_PHY1\n"
      }
    ]
  },
  {
    "register": "GPC_CPU_PGC_SW_PDN_REQ",
    "address": "0x303A00DC",
    "address_cyclic": null,
    "page": 629,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SCU_A53_SW_PUP_REQ",
        "description": "Software power up trigger for SCU A53 PGC\n"
      },
      {
        "range": "3",
        "field": "CORE3_A53_SW_PUP_REQ",
        "description": "Software power up trigger for Core3 A53 PGC\n"
      },
      {
        "range": "2",
        "field": "CORE2_A53_SW_PDN_REQ",
        "description": "Software power down trigger for Core2 A53 PGC\n"
      },
      {
        "range": "1",
        "field": "CORE1_A53_SW_PDN_REQ",
        "description": "Software power down trigger for Core1 A53 PGC\n"
      },
      {
        "range": "0",
        "field": "CORE0_A53_SW_PDN_REQ",
        "description": "Software power down trigger for Core0 A53 PGC\n"
      }
    ]
  },
  {
    "register": "GPC_MIX_PGC_SW_PDN_REQ",
    "address": "0x303A00E0",
    "address_cyclic": null,
    "page": 630,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "1",
        "field": "NOC_SW_PDN_REQ",
        "description": "Software power down trigger for NOC PGC\n"
      },
      {
        "range": "0",
        "field": "MF_SW_PDN_REQ",
        "description": "Software power down trigger for MIX PGC\n"
      }
    ]
  },
  {
    "register": "GPC_PU_PGC_SW_PDN_REQ",
    "address": "0x303A00E4",
    "address_cyclic": null,
    "page": 631,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "DDRMIX_SW_PDN_REQ",
        "description": "Software power down trigger for DDRMIX\n"
      },
      {
        "range": "18",
        "field": "MEDIA_ISP_DWP_SW_PDN_REQ",
        "description": "Software power down trigger for MEDIA_ISP_DWP\n"
      },
      {
        "range": "17",
        "field": "HSIOMIX_SW_PDN_REQ",
        "description": "Software power down trigger for HSIOMIX\n"
      },
      {
        "range": "16",
        "field": "MIPI_PHY2_SW_PDN_REQ",
        "description": "Software power down trigger for MIPI_PHY2\n"
      },
      {
        "range": "15",
        "field": "HDMI_PHY_SW_PDN_REQ",
        "description": "Software power down trigger for HDMI_PHY\n"
      },
      {
        "range": "14",
        "field": "HDMIMIX_SW_PDN_REQ",
        "description": "Software power down trigger for HDMIMIX\n"
      },
      {
        "range": "13",
        "field": "VPU_VC8K_SW_PDN_REQ",
        "description": "Software power down trigger for VPU_VC8K\n"
      },
      {
        "range": "12",
        "field": "_SW_PDN_REQ",
        "description": "Software power down trigger for VPU_G2\n"
      },
      {
        "range": "11",
        "field": "VPU_G1_SW_PDN_REQ",
        "description": "Software power down trigger for VPU_G1\n"
      },
      {
        "range": "10",
        "field": "MEDIMIX_SW_PDN_REQ",
        "description": "Software power down trigger for MEDIMIX\n"
      },
      {
        "range": "9",
        "field": "GPU_3D_SW_PDN_REQ",
        "description": "Software power down trigger for GPU_3D\n"
      },
      {
        "range": "8",
        "field": "VPUMIX_SHARE_LOGIC_SW_PDN_REQ",
        "description": "Software power down trigger for VPUMIX_SHARE_LOGIC\n"
      },
      {
        "range": "7",
        "field": "GPU_SHARE_LOGIC_SW_PDN_REQ",
        "description": "Software power down trigger for GPU_SHARE_LOGIC\n"
      },
      {
        "range": "6",
        "field": "GPU_2D_SW_PDN_REQ",
        "description": "Software power down trigger for GPU_2D\n"
      },
      {
        "range": "5",
        "field": "AUDIOMIX_SW_PDN_REQ",
        "description": "Software power down trigger for AUDIOMIX\n"
      },
      {
        "range": "4",
        "field": "MLMIX_SW_PDN_REQ",
        "description": "Software power down trigger for MLMIX\n"
      },
      {
        "range": "3",
        "field": "USB2_PHY_SW_PDN_REQ",
        "description": "Software power down trigger for USB2_PHY\n"
      },
      {
        "range": "2",
        "field": "USB1_PHY_SW_PDN_REQ",
        "description": "Software power down trigger for USB1_PHY\n"
      },
      {
        "range": "1",
        "field": "PCIE_PHY_SW_PDN_REQ",
        "description": "Software power down trigger for PCIE_PHY\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY1_SW_PDN_REQ",
        "description": "Software power down trigger for MIPI_PHY1\n"
      }
    ]
  },
  {
    "register": "GPC_CPU_PGC_PUP_STATUS1",
    "address": "0x303A0108",
    "address_cyclic": null,
    "page": 634,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SCU_A53_PUP_REQ",
        "description": "\n"
      },
      {
        "range": "3",
        "field": "CORE3_A53_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "2",
        "field": "CORE2_A53_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "1",
        "field": "CORE1_A53_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "0",
        "field": "CORE0_A53_PUP_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_A53_MIX_PGC_PUP_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x10C",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 635,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "A53_MIX_PGC_PUP_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_M7_MIX_PGC_PUP_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x118",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 637,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "M7_MIX_PGC_PUP_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_A53_PU_PGC_PUP_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x124",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 639,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "A53_DDRMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "18",
        "field": "A53_MEDIA_ISP_DWP_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "17",
        "field": "A53_HSIOMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "16",
        "field": "A53_MIPI_PHY2_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "15",
        "field": "A53_HDMI_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "14",
        "field": "A53_HDMIMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "13",
        "field": "A53_VPU_VC8K_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "12",
        "field": "A53_VPU_G2_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "11",
        "field": "A53_VPU_G1_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "10",
        "field": "A53_MEDIMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "9",
        "field": "A53_GPU_3D_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "8",
        "field": "A53_VPUMIX_SHARE_LOGIC_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "7",
        "field": "A53_GPU_SHARE_LOGIC_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "6",
        "field": "A53_GPU_2D_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "5",
        "field": "A53_AUDIOMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "4",
        "field": "A53_MLMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "3",
        "field": "A53_USB2_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "2",
        "field": "A53_USB1_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "1",
        "field": "A53_PCIE_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "0",
        "field": "A53_MIPI_PHY1_PUP_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_M7_PU_PGC_PUP_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x130",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 643,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "M7_DDRMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "18",
        "field": "M7_MEDIA_ISP_DWP_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "17",
        "field": "M7_HSIOMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "16",
        "field": "M7_MIPI_PHY2_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "15",
        "field": "M7_HDMI_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "14",
        "field": "M7_HDMIMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "13",
        "field": "M7_VPU_VC8K_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "12",
        "field": "M7_VPU_G2_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "11",
        "field": "M7_VPU_G1_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "10",
        "field": "M7_MEDIMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "9",
        "field": "M7_GPU3D_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "8",
        "field": "M7_VPUMIX_SHARE_LOGIC_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "7",
        "field": "M7_GPU_SHARE_LOGIC_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "6",
        "field": "M7_GPU2D_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "5",
        "field": "M7_AUDIOMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "4",
        "field": "M7_MLMIX_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "3",
        "field": "M7_USB2_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "2",
        "field": "M7_USB1_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "1",
        "field": "M7_PCIE_PHY_PUP_STATUS",
        "description": "\n"
      },
      {
        "range": "0",
        "field": "M7_MIPI_PHY1_PUP_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_CPU_PGC_PDN_STATUS1",
    "address": "0x303A013C",
    "address_cyclic": null,
    "page": 646,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SCU_A53_PDN_REQ",
        "description": "\n"
      },
      {
        "range": "3",
        "field": "CORE3_A53_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "2",
        "field": "CORE2_A53_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "1",
        "field": "CORE1_A53_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "0",
        "field": "CORE0_A53_PDN_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_A53_MIX_PGC_PDN_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x140",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 648,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "A53_MIX_PGC_PDN_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_M7_MIX_PGC_PDN_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x14C",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 650,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "M7_MIX_PGC_PDN_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_A53_PU_PGC_PDN_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x158",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 652,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "A53_DDRMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "18",
        "field": "A53_MEDIA_ISP_DWP_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "17",
        "field": "A53_HSIOMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "16",
        "field": "A53_MIPI_PHY2_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "15",
        "field": "A53_HDMI_PHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "14",
        "field": "A53_HDMIMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "13",
        "field": "A53_VPU_VC8K_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "12",
        "field": "A53_VPU_G2_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "11",
        "field": "A53_VPU_G1_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "10",
        "field": "A53_MEDIMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "9",
        "field": "A53_GPU_3D_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "8",
        "field": "A53_VPUMIX_SHARE_LOGIC_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "7",
        "field": "A53_GPU_SHARE_LOGIC_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "6",
        "field": "A53_GPU_2D_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "5",
        "field": "A53_AUDIOMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "4",
        "field": "A53_MLMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "3",
        "field": "A53_USB2_PHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "2",
        "field": "A53_USB1_PHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "1",
        "field": "A53_PCIEPHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "0",
        "field": "A53_MIPI_PHY1_PDN_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_M7_PU_PGC_PDN_STATUSn",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x164",
      "step": 4,
      "start": 0,
      "end": 2
    },
    "page": 656,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "19",
        "field": "M7_DDRMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "18",
        "field": "M7_MEDIA_ISP_DWP_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "17",
        "field": "M7_HSIOMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "16",
        "field": "M7_MIPI_PHY2_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "15",
        "field": "M7_HDMI_PHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "14",
        "field": "M7_HDMIMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "13",
        "field": "M7_VPU_VC8K_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "12",
        "field": "M7_VPU_G2_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "11",
        "field": "M7_VPU_G1_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "10",
        "field": "M7_MEDIMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "9",
        "field": "M7_GPU3D_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "8",
        "field": "M7_VPUMIX_SHARE_LOGIC_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "7",
        "field": "M7_GPU_SHARE_LOGIC_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "6",
        "field": "M7_GPU_2D_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "5",
        "field": "M7_AUDIOMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "4",
        "field": "M7_MLMIX_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "3",
        "field": "M7_USB2_PHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "2",
        "field": "M7_USB1_PHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "1",
        "field": "M7_PCIE_PHY_PDN_STATUS",
        "description": "\n"
      },
      {
        "range": "0",
        "field": "M7_MIPI_PHY1_PDN_STATUS",
        "description": "\n"
      }
    ]
  },
  {
    "register": "GPC_A53_MIX_PDN_FLG",
    "address": "0x303A0170",
    "address_cyclic": null,
    "page": 658,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "A53_MIX_PDN_FLAG",
        "description": "A53 MIX power-down flag\n"
      }
    ]
  },
  {
    "register": "GPC_A53_PU_PDN_FLG",
    "address": "0x303A0174",
    "address_cyclic": null,
    "page": 659,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "A53_PU_PDN_FLG",
        "description": "A53 PGC power-down flag\n"
      }
    ]
  },
  {
    "register": "GPC_M7_MIX_PDN_FLG",
    "address": "0x303A0178",
    "address_cyclic": null,
    "page": 660,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "M7_MIX_PDN_FLAG",
        "description": "M7_MIX power-down flag\n"
      }
    ]
  },
  {
    "register": "GPC_M7_PU_PDN_FLG",
    "address": "0x303A017C",
    "address_cyclic": null,
    "page": 661,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "M7_PU_PDN_FLG",
        "description": "M7 power-down flag\n"
      }
    ]
  },
  {
    "register": "GPC_LPCR_A53_BSC2",
    "address": "0x303A0180",
    "address_cyclic": null,
    "page": 661,
    "bits": [
      {
        "range": "31-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3-2",
        "field": "LPM3",
        "description": "CORE3 Setting the low power mode that system will enter on next assertion of dsm_request signal.\n00 Remain in RUN mode\n01 Transfer to WAIT mode\n10 Transfer to STOP mode\n11 Reserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "LPM2",
        "description": "CORE2 Setting the low power mode that system will enter on next assertion of dsm_request signal.\n00 Remain in RUN mode\n01 Transfer to WAIT mode\n10 Transfer to STOP mode\n11 Reserved"
      }
    ]
  },
  {
    "register": "GPC_PU_PWRHSK",
    "address": "0x303A0190",
    "address_cyclic": null,
    "page": 664,
    "bits": [
      {
        "range": "31",
        "field": "GPC_AUDIOMIX_PWRDNACKN",
        "description": "Audiomix noc power down ackn. Read 0 before power down audiomix switchable domain or main noc\ndomain\n"
      },
      {
        "range": "30",
        "field": "GPC_MEDIAMIX_NOC_ADBS_PWRDNACKN",
        "description": "Mediamix noc and adbs power down ackn. Read 0 before power down mediamix default domain or\nmain noc domain\n"
      },
      {
        "range": "29",
        "field": "GPC_HDMIMIX_NOC_PWRDNACKN",
        "description": "Hdmimix noc power down ackn. Read 0 before power down hdmimix switchable domain or main noc\ndomain\n"
      },
      {
        "range": "28",
        "field": "GPC_NOC2HSIO_ADBS_PWDWNACKN",
        "description": "Main noc 2 hsio and adbs power down ackn. Read 0 before power down main noc or hsio switchable\ndomain\n"
      },
      {
        "range": "27",
        "field": "GPC_NOC2DDRMIX_PWRDNACKN",
        "description": "Main noc 2 ddrmix power down ackn. Read 0 before power down main noc or ddrmix switchable\ndomain\n"
      },
      {
        "range": "26",
        "field": "GPC_VPUMIX_NOX_PWDWNACKN",
        "description": "Vpumix noc power down ackn. Read 0 before power down vpumix default share logic domain or main\nnoc domain\n"
      },
      {
        "range": "25",
        "field": "GPC_GPUMIX_NOC_ADBS_PWRDNACKN",
        "description": "gpumix noc and adbs power down ackn. Read 0 before power down gpumix default share logic domain\nor main noc domain\n"
      },
      {
        "range": "24",
        "field": "GPC_NOC2MLMIX_PWDWNACKN",
        "description": "Main noc 2 mlmix power down ackn. Read 0 before power down mlmix switchable domain or main noc\ndomain\n"
      },
      {
        "range": "23",
        "field": "GPC_MLMIX_ADBS_PWRDNACKN",
        "description": "Mlmix adbs power down ackn. Read 0 before power down mlmix switchable domain or main noc\ndomain\n"
      },
      {
        "range": "22",
        "field": "GPC_SUPERMIX2NOC_ADBS_PWDWNACKN",
        "description": "Supermix 2 noc adbs power down ackn. Read 0 before power down main noc domain. It can be\ncovered by hardware handshake follow.\n"
      },
      {
        "range": "21",
        "field": "GPC_NOC2SUPERMIX_ADBS_PWDWNACKN",
        "description": "Main noc 2 Supermix adbs power down ackn. Read 0 before power down main noc domain. It can be\ncovered by hardware handshake follow.\n"
      },
      {
        "range": "20",
        "field": "GPC_NOC2AUDIOMIX_PWDWNACKN",
        "description": "Main noc 2 audiomix power down ackn. Read 0 before power down main noc or audiomix switchable\ndomain\n"
      },
      {
        "range": "19",
        "field": "GPC_DDR1_CACTIVE",
        "description": "DDR1 AXI Clock Active\n"
      },
      {
        "range": "18",
        "field": "GPC_DDR1_CTRL_REQACK",
        "description": "DDR1 AXI Low-Power Request ack\n"
      },
      {
        "range": "17",
        "field": "GPC_DDR1_CTRL_CLKACTIVE",
        "description": "DDR1 controller Hardware Low-Power Clock active\n"
      },
      {
        "range": "16",
        "field": "GPC_DDR1_CTRL_LWPWACKN",
        "description": "DDR1 controller Hardware Low_Power ack\n"
      },
      {
        "range": "15",
        "field": "GPC_AUDIOMIX_NOC_PWRDNREQN",
        "description": "Audiomix noc power down request. Write 0 and wait according ackn before power down audiomix\nswitchable domain or main noc domain\n"
      },
      {
        "range": "14",
        "field": "GPC_MEDIAMIX_NOC_ADBS_PWRDNREQN",
        "description": "Mediamix noc and adbs power down request. Write 0 and wait according ackn before power down\nmediamix default domain or main noc domain\n"
      },
      {
        "range": "13",
        "field": "GPC_HDMIMIX_NOC_PWRDNREQN",
        "description": "Hdmimix noc power down request. Write 0 and wait according ackn before power down hdmimix\nswitchable domain or main noc domain\n"
      },
      {
        "range": "12",
        "field": "GPC_NOC2HSIO_ADBS_PWRDNREQN",
        "description": "Main noc 2 hsio and adbs power down request. Write 0 and wait according ackn before power down\nmain noc or hsio switchable domain\n"
      },
      {
        "range": "11",
        "field": "GPC_NOC2DDRMIX_PWRDNREQN",
        "description": "Main noc 2 ddrmix power down request. Write 0 and wait according ackn before power down main noc\nor ddrmix switchable domain\n"
      },
      {
        "range": "10",
        "field": "GPC_VPUMIX_NOC_PWRDNREQN",
        "description": "Vpumix noc power down request. Write 0 and wait according ackn before power down vpumix default\nshare logic domain or main noc domain\n"
      },
      {
        "range": "9",
        "field": "GPC_GPUMIX_NOC_ADBS_PWRDNREQN",
        "description": "gpumix noc and adbs power down request. Write 0 and wait according ackn before power down\ngpumix default share logic domain or main noc domain\n"
      },
      {
        "range": "8",
        "field": "GPC_NOC2MLMIX_PWRDNREQN",
        "description": "Main noc 2 mlmix power down request. Write 0 and wait according ackn before power down mlmix\nswitchable domain or main noc domain\n"
      },
      {
        "range": "7",
        "field": "GPC_MLMIX_ADBS_PWRDNREQN",
        "description": "Mlmix adbs power down request. Write 0 and wait according ackn before power down mlmix switchable\ndomain or main noc domain\n"
      },
      {
        "range": "6",
        "field": "GPC_SUPERMIX2NOC_PWRDNREQN",
        "description": "Supermix 2 noc adbs power down request. Write 0 and wait according ackn before power down main\nnoc domain. It can be covered by hardware handshake follow.\n"
      },
      {
        "range": "5",
        "field": "GPC_NOC2SUPERMIX_PWRDNREQN",
        "description": "DISPMIX ADB400 power down request. Active 0\n"
      },
      {
        "range": "4",
        "field": "GPC_NOC2AUDIOMIX_PWRDNREQN",
        "description": "Main noc 2 audiomix power down request. Write 0 and wait according ackn before power down main\nnoc or audiomix switchable domain\n"
      },
      {
        "range": "3-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "1",
        "field": "GPC_DDR1_AXI_CSYSREQ",
        "description": "DDR1 AXI Low-Power Request\n"
      },
      {
        "range": "0",
        "field": "GPC_DDR1_CORE_CSYSREQ",
        "description": "DDR1 controller Hardware Low-Power Request\n"
      }
    ]
  },
  {
    "register": "GPC_IMR1_CORE2_A53",
    "address": "0x303A0194",
    "address_cyclic": null,
    "page": 667,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR1_CORE2_A53",
        "description": "A53 core2 IRQ[31:0] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR2_CORE2_A53",
    "address": "0x303A0198",
    "address_cyclic": null,
    "page": 667,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR2_CORE2_A53",
        "description": "A53 core2 IRQ[63:32] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR3_CORE2_A53",
    "address": "0x303A019C",
    "address_cyclic": null,
    "page": 668,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR3_CORE2_A53",
        "description": "A53 core2 IRQ[95:64] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR4_CORE2_A53",
    "address": "0x303A01A0",
    "address_cyclic": null,
    "page": 668,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR4_CORE2_A53",
        "description": "A53 core2 IRQ[127:96] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR5_CORE2_A53",
    "address": "0x303A01A4",
    "address_cyclic": null,
    "page": 669,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR5_CORE2_A53",
        "description": "A53 core2 IRQ[159:128] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR1_CORE3_A53",
    "address": "0x303A01A8",
    "address_cyclic": null,
    "page": 669,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR1_CORE3_A53",
        "description": "A53 core3 IRQ[31:0] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR2_CORE3_A53",
    "address": "0x303A01AC",
    "address_cyclic": null,
    "page": 670,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR2_CORE3_A53",
        "description": "A53 core3 IRQ[63:32] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR3_CORE3_A53",
    "address": "0x303A01B0",
    "address_cyclic": null,
    "page": 670,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR3_CORE3_A53",
        "description": "A53 core3 IRQ[95:64] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR4_CORE3_A53",
    "address": "0x303A01B4",
    "address_cyclic": null,
    "page": 671,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IMR4_CORE3_A53",
        "description": "A53 core3 IRQ[127:96] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_IMR5_CORE3_A53",
    "address": "0x303A01B8",
    "address_cyclic": null,
    "page": 671,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "IM5_CORE3_A53",
        "description": "A53 core3 IRQ[159:128] masking bits:\n0 IRQ not masked\n1 IRQ masked"
      }
    ]
  },
  {
    "register": "GPC_ACK_SEL_A53_PU",
    "address": "0x303A01BC",
    "address_cyclic": null,
    "page": 672,
    "bits": [
      {
        "range": "31",
        "field": "HDMI_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of HDMI_PHY PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "30",
        "field": "HDMI_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of HDMI_PHY PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "29",
        "field": "HDMIMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of HDMIMIX PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "28",
        "field": "HDMIMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of HDMIMIX PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "27",
        "field": "VPU_VC8K_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPU_VC8K PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "26",
        "field": "VPU_VC8K_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPU_VC8K PGC as the power down acknowledge for A53\nLPM\n"
      },
      {
        "range": "25",
        "field": "VPU_G2_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPU_G2 PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "24",
        "field": "VPU_G2_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPU_G2 PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "23",
        "field": "VPU_G1_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPU_G1 PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "22",
        "field": "VPU_G1_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPU_G1 PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "21",
        "field": "MEDIMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MEDIMIX PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "20",
        "field": "MEDIMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MEDIMIX PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "19",
        "field": "GPU3D_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of GPU3D PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "18",
        "field": "GPU3D_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of GPU3D PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "17",
        "field": "VPUMIX_SHARE_LOGIC_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPUMIX_SHARE_LOGIC PGC as the power up acknowledge\nfor A53 LPM\n"
      },
      {
        "range": "16",
        "field": "VPUMIX_SHARE_LOGIC_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPUMIX_SHARE_LOGIC PGC as the power down\nacknowledge for A53 LPM\n"
      },
      {
        "range": "15",
        "field": "GPU_SHARE_LOGIC_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of GPU_SHARE_LOGIC PGC as the power up acknowledge for\nA53 LPM\n"
      },
      {
        "range": "14",
        "field": "GPU_SHARE_LOGIC_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of GPU_SHARE_LOGIC PGC as the power down acknowledge\nfor A53 LPM\n"
      },
      {
        "range": "13",
        "field": "GPU_2D_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of GPU_2D PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "12",
        "field": "GPU_2D_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of GPU_2D PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "11",
        "field": "AUDIOMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of AUDIOMIX PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "10",
        "field": "AUDIOMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of AUDIOMIX PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "9",
        "field": "MLMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MLMIX PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "8",
        "field": "MLMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MLMIX PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "7",
        "field": "USB2_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of USB2_PHY PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "6",
        "field": "USB2_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of USB2_PHY PGC as the power down acknowledge for A53\nLPM\n"
      },
      {
        "range": "5",
        "field": "USB1_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of USB1_PHY PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "4",
        "field": "USB1_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of USB1_PHY PGC as the power down acknowledge for A53\nLPM\n"
      },
      {
        "range": "3",
        "field": "PCIE_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of PCIE_PHY PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "2",
        "field": "PCIE_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of PCIE_PHY PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "1",
        "field": "MIPI_PHY1_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY1 PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY1_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY1 PGC as the power down acknowledge for A53\nLPM\n"
      }
    ]
  },
  {
    "register": "GPC_ACK_SEL_A53_PU1",
    "address": "0x303A01C0",
    "address_cyclic": null,
    "page": 675,
    "bits": [
      {
        "range": "31-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7",
        "field": "DDRMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of DDRMIX PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "6",
        "field": "DDRMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of DDRMIX PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "5",
        "field": "MEDIA_ISP_DWP_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MEDIA_ISP_DWP PGC as the power up acknowledge for A53\nLPM\n"
      },
      {
        "range": "4",
        "field": "MEDIA_ISP_DWP_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MEDIA_ISP_DWP PGC as the power down acknowledge for\nA53 LPM\n"
      },
      {
        "range": "3",
        "field": "HSIOMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of HSIOMIX PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "2",
        "field": "HSIOMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of HSIOMIX PGC as the power down acknowledge for A53 LPM\n"
      },
      {
        "range": "1",
        "field": "MIPI_PHY2_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY2 PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY2_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY2 PGC as the power down acknowledge for A53\nLPM\n"
      }
    ]
  },
  {
    "register": "GPC_ACK_SEL_M7_PU",
    "address": "0x303A01C4",
    "address_cyclic": null,
    "page": 677,
    "bits": [
      {
        "range": "31",
        "field": "HDMI_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of HDMI_PHY PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "30",
        "field": "HDMI_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of HDMI_PHY PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "29",
        "field": "HDMIMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of HDMIMIX PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "28",
        "field": "HDMIMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of HDMIMIX PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "27",
        "field": "VPU_VC8K_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPU_VC8K PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "26",
        "field": "VPU_VC8K_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPU_VC8K PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "25",
        "field": "VPU_G2_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPU_G2 PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "24",
        "field": "VPU_G2_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPU_G2 PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "23",
        "field": "VPU_G1_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPU_G1 PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "22",
        "field": "VPU_G1_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPU_G1 PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "21",
        "field": "MEDIMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MEDIMIX PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "20",
        "field": "MEDIMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MEDIMIX PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "19",
        "field": "GPU3D_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of GPU3D PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "18",
        "field": "GPU3D_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of GPU3D PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "17",
        "field": "VPUMIX_SHARE_LOGIC_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of VPUMIX_SHARE_LOGIC PGC as the power up acknowledge\nfor M7 LPM\n"
      },
      {
        "range": "16",
        "field": "VPUMIX_SHARE_LOGIC_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of VPUMIX_SHARE_LOGIC PGC as the power down\nacknowledge for M7 LPM\n"
      },
      {
        "range": "15",
        "field": "GPU_SHARE_LOGIC_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of GPU_SHARE_LOGIC PGC as the power up acknowledge for\nM7 LPM\n"
      },
      {
        "range": "14",
        "field": "GPU_SHARE_LOGIC_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of GPU_SHARE_LOGIC PGC as the power down acknowledge\nfor M7 LPM\n"
      },
      {
        "range": "13",
        "field": "GPU_2D_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of GPU_2D PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "12",
        "field": "GPU_2D_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of GPU_2D PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "11",
        "field": "AUDIOMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of AUDIOMIX PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "10",
        "field": "AUDIOMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of AUDIOMIX PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "9",
        "field": "MLMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MLMIX PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "8",
        "field": "MLMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MLMIX PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "7",
        "field": "USB2_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of USB2_PHY PGC as the power up acknowledge for A53 LPM\n"
      },
      {
        "range": "6",
        "field": "USB2_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of USB2_PHY PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "5",
        "field": "USB1_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of USB1_PHY PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "4",
        "field": "USB1_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of USB1_PHY PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "3",
        "field": "PCIE_PHY_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of PCIE_PHY PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "2",
        "field": "PCIE_PHY_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of PCIE_PHY PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "1",
        "field": "MIPI_PHY1_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY1 PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY1_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY1 PGC as the power down acknowledge for M7 LPM\n"
      }
    ]
  },
  {
    "register": "GPC_ACK_SEL_M7_PU1",
    "address": "0x303A01C8",
    "address_cyclic": null,
    "page": 679,
    "bits": [
      {
        "range": "31-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7",
        "field": "DDRMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of DDRMIX PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "6",
        "field": "DDRMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of DDRMIX PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "5",
        "field": "MEDIA_ISP_DWP_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MEDIA_ISP_DWP PGC as the power up acknowledge for M7\nLPM\n"
      },
      {
        "range": "4",
        "field": "MEDIA_ISP_DWP_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MEDIA_ISP_DWP PGC as the power down acknowledge for\nM7 LPM\n"
      },
      {
        "range": "3",
        "field": "HSIOMIX_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of HSIOMIX PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "2",
        "field": "HSIOMIX_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of HSIOMIX PGC as the power down acknowledge for M7 LPM\n"
      },
      {
        "range": "1",
        "field": "MIPI_PHY2_PGC_PUP_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY2 PGC as the power up acknowledge for M7 LPM\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY2_PGC_PDN_ACK",
        "description": "Select power down acknowledge signal of MIPI_PHY2 PGC as the power down acknowledge for M7 LPM\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_CPU_A53_MAPPING",
    "address": "0x303A01CC",
    "address_cyclic": null,
    "page": 681,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21",
        "field": "DDRMIX_DOMAIN",
        "description": "DDR mapping\n0 Dont map DDR to A53 domain\n1 Map DDR to A53 domain"
      },
      {
        "range": "20",
        "field": "MEDIA_ISP_DWP_DOMAIN",
        "description": "MEDIA_ISP_DWP_DOMAIN mapping\n0 Dont map MEDIA_ISP_DWP_DOMAIN to A53 domain\n1 Map DDR to MEDIA_ISP_DWP_DOMAIN domain"
      },
      {
        "range": "19",
        "field": "HSIOMIX_DOMAIN",
        "description": "HSIOMIX mapping\n0 Dont map HSIOMIX to A53 domain\n1 Map HSIOMIX to A53 domain"
      },
      {
        "range": "18",
        "field": "MIPI_PHY2_DOMAIN",
        "description": "MIPI PHY2 mapping\n0 Dont map MIPI PHY2 to A53 domain\n1 Map MIPI PHY2 to A53 domain"
      },
      {
        "range": "17",
        "field": "HDMI_PHY_DOMAIN",
        "description": "HDMI PHY mapping\n\n0 Dont map HDMI PHY to A53 domain\n1 Map HDMI PHY to A53 domain\n"
      },
      {
        "range": "16",
        "field": "HDMIMIX_DOMAIN",
        "description": "HDMI mapping\n0 Dont map HDMI to A53 domain\n1 Map HDMI to A53 domain"
      },
      {
        "range": "15",
        "field": "VPU_VC8K_DOMAIN",
        "description": "VPU_VC8K mapping\n0 Dont map VPU_VC8K to A53 domain\n1 Map VPU_VC8K to A53 domain"
      },
      {
        "range": "14",
        "field": "VPU_G2_DOMAIN",
        "description": "VPU_G2 mapping\n0 Dont map VPU_G1 to A53 domain\n1 Map VPU_G1 to A53 domain"
      },
      {
        "range": "13",
        "field": "VPU_G1_DOMAIN",
        "description": "VPU_G1 mapping\n0 Dont map VPU_G1 to A53 domain\n1 Map VPU_G1 to A53 domain"
      },
      {
        "range": "12",
        "field": "MEDIMIX_DOMAIN",
        "description": "MEDIMIX mapping\n0 Dont map MEDIMIX to A53 domain\n1 Map MEDIMIX to A53 domain"
      },
      {
        "range": "11",
        "field": "GPU3D_DOMAIN",
        "description": "GPU3D mapping\n0 Dont map GPU2D to A53 domain\n1 Map GPU2D to A53 domain"
      },
      {
        "range": "10",
        "field": "VPUMIX_SHARE_LOGIC_DOMAIN",
        "description": "VPUMIX Share Logic mapping\n0 Dont map VPUMIX Share Logic to A53 domain\n1 Map VPUMIX Share Logic to A53 domain"
      },
      {
        "range": "9",
        "field": "GPU_SHARE_LOGIC_DOMAIN",
        "description": "GPU_SHARE_LOGIC mapping\n0 Dont map GPU Share Logic to A53 domain\n1 Map GPU Share Logic to A53 domain"
      },
      {
        "range": "8",
        "field": "GPU_2D_DOMAIN",
        "description": "GPU2D mapping\n0 Dont map GPU2D to A53 domain\n1 Map GPU2D to A53 domain"
      },
      {
        "range": "7",
        "field": "AUDIOMIX_DOMAIN",
        "description": "AUDIOMIX mapping\n0 Dont map AUDIOMIX to A53 domain\n1 Map AUDIOMIX to A53 domain"
      },
      {
        "range": "6",
        "field": "MLMIX_DOMAIN",
        "description": "MLMIX mapping\n0 Dont map MLMIX to A53 domain\n1 Map MLMIX to A53 domain"
      },
      {
        "range": "5",
        "field": "USB2_PHY_DOMAIN",
        "description": "USB2_PHY mapping\n\n0 Dont map USB2_PHY to A53 domain\n1 Map USB2_PHY to A53 domain\n"
      },
      {
        "range": "4",
        "field": "USB1_PHY_DOMAIN",
        "description": "USB1_PHY mapping\n0 Dont map USB1_PHY to A53 domain\n1 Map USB1_PHY to A53 domain"
      },
      {
        "range": "3",
        "field": "PCIE_PHY_DOMAIN",
        "description": "PCIE_PHY mapping\n0 Dont map PCIE_PHY to A53 domain\n1 Map PCIE_PHY to A53 domain"
      },
      {
        "range": "2",
        "field": "MIPI_PHY1_DOMAIN",
        "description": "MIPI_PHY1 mapping\n0 Dont map MIPI_PHY1 to A53 domain\n1 Map MIPI_PHY1 to A53 domain"
      },
      {
        "range": "1",
        "field": "MIX1_NOC_DOMAIN",
        "description": "MIX1 (NOC) mapping\n0 Dont map NOC to A53 domain\n1 Map NOC to A53 domain"
      },
      {
        "range": "0",
        "field": "MIX0_SUPERMIXM7_DOMAIN",
        "description": "MIX0 (SUPERMIXM7) mapping\n0 Dont map M7 to A53 domain\n1 Map M7 to A53 domain"
      }
    ]
  },
  {
    "register": "GPC_PGC_CPU_M7_MAPPING",
    "address": "0x303A01D0",
    "address_cyclic": null,
    "page": 684,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21",
        "field": "DDRMIX_DOMAIN",
        "description": "DDR mapping\n0 Dont map DDR to M7 domain\n1 Map DDR to M7 domain"
      },
      {
        "range": "20",
        "field": "MEDIA_ISP_DWP_DOMAIN",
        "description": "MEDIA_ISP_DWP_DOMAIN mapping\n0 Dont map MEDIA_ISP_DWP_DOMAIN to M7 domain\n1 Map MEDIA_ISP_DWP_DOMAIN to M7 domain"
      },
      {
        "range": "19",
        "field": "HSIOMIX_DOMAIN",
        "description": "HSIOMIX mapping\n0 Dont map HSIOMIX to M7 domain\n1 Map HSIOMIX to M7 domain"
      },
      {
        "range": "18",
        "field": "MIPI_PHY2_DOMAIN",
        "description": "MIPI PHY2 mapping\n0 Dont map MIPI PHY2 to M7 domain\n1 Map MIPI PHY2 to M7 domain"
      },
      {
        "range": "17",
        "field": "HDMI_PHY_DOMAIN",
        "description": "HDMI PHY mapping\n0 Dont map HDMI PHY to M7 domain\n1 Map HDMI PHY to M7 domain"
      },
      {
        "range": "16",
        "field": "HDMIMIX_DOMAIN",
        "description": "HDMI mapping\n0 Dont map HDMI to M7 domain\n1 Map HDMI to M7 domain"
      },
      {
        "range": "15",
        "field": "VPU_VC8K_DOMAIN",
        "description": "VPU_VC8K mapping\n0 Dont map VPU_VC8K to M7 domain\n1 Map VPU_VC8K to M7 domain"
      },
      {
        "range": "14",
        "field": "VPU_G2_DOMAIN",
        "description": "VPU_G2 mapping\n0 Dont map VPU_G1 to M7 domain\n1 Map VPU_G1 to M7 domain"
      },
      {
        "range": "13",
        "field": "VPU_G1_DOMAIN",
        "description": "VPU_G1 mapping\n0 Dont map VPU_G1 to M7 domain\n1 Map VPU_G1 to M7 domain"
      },
      {
        "range": "12",
        "field": "MEDIMIX_DOMAIN",
        "description": "MEDIMIX mapping\n0 Dont map MEDIMIX to M7 domain\n1 Map MEDIMIX to M7 domain"
      },
      {
        "range": "11",
        "field": "GPU3D_DOMAIN",
        "description": "GPU3D mapping\n0 Dont map GPU2D to M7 domain\n1 Map GPU2D to M7 domain"
      },
      {
        "range": "10",
        "field": "VPUMIX_SHARE_LOGIC_DOMAIN",
        "description": "VPUMIX Share Logic mapping\n0 Dont map VPUMIX Share Logic to M7 domain\n1 Map VPUMIX Share Logic to M7 domain"
      },
      {
        "range": "9",
        "field": "GPU_SHARE_LOGIC_DOMAIN",
        "description": "GPU_SHARE_LOGIC mapping\n0 Dont map GPU Share Logic to M7 domain\n1 Map GPU Share Logic to M7 domain"
      },
      {
        "range": "8",
        "field": "GPU_2D_DOMAIN",
        "description": "GPU2D mapping\n0 Dont map GPU2D to M7 domain\n1 Map GPU2D to M7 domain"
      },
      {
        "range": "7",
        "field": "AUDIOMIX_DOMAIN",
        "description": "AUDIOMIX mapping\n0 Dont map AUDIOMIX to M7 domain\n1 Map AUDIOMIX to M7 domain"
      },
      {
        "range": "6",
        "field": "MLMIX_DOMAIN",
        "description": "MLMIX mapping\n0 Dont map MLMIX to M7 domain\n1 Map MLMIX to M7 domain"
      },
      {
        "range": "5",
        "field": "USB2_PHY_DOMAIN",
        "description": "USB2_PHY mapping\n0 Dont map USB2_PHY to M7 domain\n1 Map USB2_PHY to M7 domain"
      },
      {
        "range": "4",
        "field": "USB1_PHY_DOMAIN",
        "description": "USB1_PHY mapping\n0 Dont map USB1_PHY to M7 domain\n1 Map USB1_PHY to M7 domain"
      },
      {
        "range": "3",
        "field": "PCIE_PHY_DOMAIN",
        "description": "PCIE_PHY mapping\n0 Dont map PCIE_PHY to M7 domain\n1 Map PCIE_PHY to M7 domain"
      },
      {
        "range": "2",
        "field": "MIPI_PHY1_DOMAIN",
        "description": "MIPI_PHY1 mapping\n0 Dont map MIPI_PHY1 to M7 domain\n1 Map MIPI_PHY1 to M7 domain"
      },
      {
        "range": "1",
        "field": "MIX1_NOC_DOMAIN",
        "description": "MIX1 (NOC) mapping\n0 Dont map MIX1_NOC to M7 domain\n1 Map MIX1_NOC to M7 domain"
      },
      {
        "range": "0",
        "field": "MIX0_SUPERMIXM7_DOMAIN",
        "description": "MIX0 (SUPERMIXM7) mapping\n0 Dont map MIX0_SUPERMIXM7 to M7 domain\n1 Map MIX0_SUPERMIXM7 to M7 domain"
      }
    ]
  },
  {
    "register": "GPC_SLTn_CFG",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x200",
      "step": 4,
      "start": 0,
      "end": 26
    },
    "page": 687,
    "bits": [
      {
        "range": "31-14",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "13",
        "field": "NOC_PUP_SLOT_CONTROL",
        "description": "NOC Power-up slot control\n"
      },
      {
        "range": "12",
        "field": "NOC_PDN_SLOT_CONTROL",
        "description": "NOC Power-down slot control\n"
      },
      {
        "range": "11-10",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "9",
        "field": "SCU_PUP_SLOT_CONTROL",
        "description": "SCU Power-up slot control\n"
      },
      {
        "range": "8",
        "field": "SCU_PDN_SLOT_CONTROL",
        "description": "SCU Power-down slot control\n"
      },
      {
        "range": "7",
        "field": "CORE3_A53_PUP_SLOT_CONTROL",
        "description": "CORE3 A53 Power-up slot control\n"
      },
      {
        "range": "6",
        "field": "CORE3_A53_PDN_SLOT_CONTROL",
        "description": "CORE3 A53 Power-down slot control\n"
      },
      {
        "range": "5",
        "field": "CORE2_A53_PUP_SLOT_CONTROL",
        "description": "CORE2 A53 Power-up slot control\n"
      },
      {
        "range": "4",
        "field": "CORE2_A53_PDN_SLOT_CONTROL",
        "description": "CORE2 A53 Power-down slot control\n"
      },
      {
        "range": "3",
        "field": "CORE1_A53_PUP_SLOT_CONTROL",
        "description": "CORE1 A53 Power-up slot control\n"
      },
      {
        "range": "2",
        "field": "CORE1_A53_PDN_SLOT_CONTROL",
        "description": "CORE1 A53 Power-down slot control\n"
      },
      {
        "range": "1",
        "field": "CORE0_A53_PUP_SLOT_CONTROL",
        "description": "CORE0 A53 Power-up slot control\n"
      },
      {
        "range": "0",
        "field": "CORE0_A53_PDN_SLOT_CONTROL",
        "description": "CORE0 A53 Power-down slot control\n"
      }
    ]
  },
  {
    "register": "GPC_SLTn_CFG_PU",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x280",
      "step": 8,
      "start": 0,
      "end": 26
    },
    "page": 689,
    "bits": [
      {
        "range": "31",
        "field": "HDMI_PHY_PUP_SLOT_CONTROL",
        "description": "HDMI_PHY power up slot control\n"
      },
      {
        "range": "30",
        "field": "HDMI_PHY_PDN_SLOT_CONTROL",
        "description": "HDMI_PHY power down slot control\n"
      },
      {
        "range": "29",
        "field": "HDMIMIX_PUP_SLOT_CONTROL",
        "description": "HDMIMIX power up slot control\n"
      },
      {
        "range": "28",
        "field": "HDMIMIX_PDN_SLOT_CONTROL",
        "description": "HDMIMIX power down slot control\n"
      },
      {
        "range": "27",
        "field": "VPU_VC8K_PUP_SLOT_CONTROL",
        "description": "VPU_VC8K power up slot control\n"
      },
      {
        "range": "26",
        "field": "VPU_VC8K_PDN_SLOT_CONTROL",
        "description": "VPU_VC8K power down slot control\n"
      },
      {
        "range": "25",
        "field": "VPU_G2_PUP_SLOT_CONTROL",
        "description": "VPU_G2 power up slot control\n"
      },
      {
        "range": "24",
        "field": "VPU_G2_PDN_SLOT_CONTROL",
        "description": "VPU_G2 power down slot control\n"
      },
      {
        "range": "23",
        "field": "VPU_G1_PUP_SLOT_CONTROL",
        "description": "VPU_G1 power up slot control\n"
      },
      {
        "range": "22",
        "field": "VPU_G1_PDN_SLOT_CONTROL",
        "description": "VPU_G1 power down slot control\n"
      },
      {
        "range": "21",
        "field": "MEDIMIX_PUP_SLOT_CONTROL",
        "description": "MEDIMIX power up slot control\n"
      },
      {
        "range": "20",
        "field": "MEDIMIX_PDN_SLOT_CONTROL",
        "description": "MEDIMIX power down slot control\n"
      },
      {
        "range": "19",
        "field": "GPU3D_PUP_SLOT_CONTROL",
        "description": "GPU3D power up slot control\n"
      },
      {
        "range": "18",
        "field": "GPU3D_PDN_SLOT_CONTROL",
        "description": "GPU3D power down slot control\n"
      },
      {
        "range": "17",
        "field": "VPUMIX_SHARE_LOGIC_PUP_SLOT_CONTROL",
        "description": "VPUMIX_SHARE_LOGIC power up slot control\n"
      },
      {
        "range": "16",
        "field": "VPUMIX_SHARE_LOGIC_PDN_SLOT_CONTROL",
        "description": "VPUMIX_SHARE_LOGIC power down slot control\n"
      },
      {
        "range": "15",
        "field": "GPU_SHARE_LOGIC_PUP_SLOT_CONTROL",
        "description": "GPU_SHARE_LOGIC power up slot control\n"
      },
      {
        "range": "14",
        "field": "GPU_SHARE_LOGIC_PDN_SLOT_CONTROL",
        "description": "GPU_SHARE_LOGIC power down slot control\n"
      },
      {
        "range": "13",
        "field": "GPU_2D_PUP_SLOT_CONTROL",
        "description": "GPU_2D power up slot control\n"
      },
      {
        "range": "12",
        "field": "GPU_2D_PDN_SLOT_CONTROL",
        "description": "GPU_2D power down slot control\n"
      },
      {
        "range": "11",
        "field": "AUDIOMIX_PUP_SLOT_CONTROL",
        "description": "AUDIOMIX power up slot control\n"
      },
      {
        "range": "10",
        "field": "AUDIOMIX_PDN_SLOT_CONTROL",
        "description": "AUDIOMIX power down slot control\n"
      },
      {
        "range": "9",
        "field": "MLMIX_PUP_SLOT_CONTROL",
        "description": "MLMIX power up slot control\n"
      },
      {
        "range": "8",
        "field": "MLMIX_PDN_SLOT_CONTROL",
        "description": "MLMIX power down slot control\n"
      },
      {
        "range": "7",
        "field": "USB2_PHY_PUP_SLOT_CONTROL",
        "description": "USB2_PHY power up slot control\n"
      },
      {
        "range": "6",
        "field": "USB2_PHY_PDN_SLOT_CONTROL",
        "description": "USB2_PHY power down slot control\n"
      },
      {
        "range": "5",
        "field": "USB1_PHY_PUP_SLOT_CONTROL",
        "description": "USB1_PHY power up slot control\n"
      },
      {
        "range": "4",
        "field": "USB1_PHY_PDN_SLOT_CONTROL",
        "description": "USB1_PHY power down slot control\n"
      },
      {
        "range": "3",
        "field": "PCIE_PHY_PUP_SLOT_CONTROL",
        "description": "PCIE_PHY power up slot control\n"
      },
      {
        "range": "2",
        "field": "PCIE_PHY_PDN_SLOT_CONTROL",
        "description": "PCIE_PHY power down slot control\n"
      },
      {
        "range": "1",
        "field": "MIPI_PHY1_PUP_SLOT_CONTROL",
        "description": "MIPI_PHY1 power up slot control\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY1_PDN_SLOT_CONTROL",
        "description": "MIPI_PHY1 power down slot control\n"
      }
    ]
  },
  {
    "register": "GPC_SLTn_CFG_PU1",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x284",
      "step": 8,
      "start": 0,
      "end": 26
    },
    "page": 692,
    "bits": [
      {
        "range": "31-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9",
        "field": "M7_PUP_SLOT_CONTROL",
        "description": "M7 power up slot control\n"
      },
      {
        "range": "8",
        "field": "M7_PDN_SLOT_CONTROL",
        "description": "M7 power down slot control\n"
      },
      {
        "range": "7",
        "field": "DDRMIX_PUP_SLOT_CONTROL",
        "description": "DDRMIX power up slot control\n"
      },
      {
        "range": "6",
        "field": "DDRMIX_PDN_SLOT_CONTROL",
        "description": "DDRMIX power down slot control\n"
      },
      {
        "range": "5",
        "field": "MEDIA_ISP_DWP_PUP_SLOT_CONTROL",
        "description": "MEDIA_ISP_DWP power up slot control\n"
      },
      {
        "range": "4",
        "field": "MEDIA_ISP_DWP_PDN_SLOT_CONTROL",
        "description": "MEDIA_ISP_DWP power down slot control\n"
      },
      {
        "range": "3",
        "field": "HSIOMIX_PUP_SLOT_CONTROL",
        "description": "HSIOMIX power up slot control\n"
      },
      {
        "range": "2",
        "field": "HSIOMIX_PDN_SLOT_CONTROL",
        "description": "HSIOMIX power down slot control\n"
      },
      {
        "range": "1",
        "field": "MIPI_PHY2_PUP_SLOT_CONTROL",
        "description": "MIPI_PHY2 power up slot control\n"
      },
      {
        "range": "0",
        "field": "MIPI_PHY2_PDN_SLOT_CONTROL",
        "description": "MIPI_PHY2 power down slot control\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_nCTRL",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x800",
      "step": 64,
      "start": 0,
      "end": 4
    },
    "page": 700,
    "bits": [
      {
        "range": "31-30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29-24",
        "field": "MEMPWR_TCD1_TDR_TRM",
        "description": "After scu pdn_req, count this value to assert A53 mempwr to 1b1\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "23-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-16",
        "field": "L2RETN_TCD1_TDR",
        "description": "After scu pdn_req, count this value to assert A53 l2retn to 1b0\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "15-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-8",
        "field": "DFTRAM_TCD1",
        "description": "After scu pdn_req, count this value to assert A53 dftram to 1b1\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6-1",
        "field": "L2RSTDIS",
        "description": "After scu pdn_req, count this value to assert A53 l2rstdis to 1b1, it will be clear automatically once any of\nA53 core0/core1/core2/core3 is wakeup\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "0",
        "field": "PCR",
        "description": "Power Control\nNOTE: PCR must not change from power-down request (pdn_req) assertion until the target subsystem is\ncompletely powered up.\n0 Do not switch off power even if pdn_req is asserted.\n1 Switch off power when pdn_req is asserted."
      }
    ]
  },
  {
    "register": "GPC_PGC_nPUPSCR",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x804",
      "step": 64,
      "start": 0,
      "end": 4
    },
    "page": 702,
    "bits": [
      {
        "range": "31-23",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "22-7",
        "field": "SW2ISO",
        "description": "After asserting switch_b, the PGC waits a number of clocks equal to the value of SW2ISO before negating\nisolation.\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SW",
        "description": "After a power-up request (pup_req assertion), the PGC waits a number of clocks equal to the value of SW\nbefore asserting switch_b\nNOTE: SW must not be programmed to zero.\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_nPDNSCR",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x808",
      "step": 64,
      "start": 0,
      "end": 4
    },
    "page": 703,
    "bits": [
      {
        "range": "31-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-8",
        "field": "ISO2SW",
        "description": "After asserting isolation(by pdn_req assertion), the PGC waits a number of clocks equal to the value of\nISO2SW before negating switch_b\nNOTE: ISO2SW must not be programmed to zero.\n"
      },
      {
        "range": "7-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ISO",
        "description": "After a power-down request (pdn_req assertion), the PGC waits a number of clocks equal to the value of\nISO before asserting isolation\nNOTE: ISO must not be programmed to zero.\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_nSR",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0x80C",
      "step": 64,
      "start": 0,
      "end": 4
    },
    "page": 705,
    "bits": [
      {
        "range": "31-18",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "17-8",
        "field": "L2RSTDIS_DEASSERT_CNT",
        "description": "Count this value to de-assert L2RSTDISABLE to LOW after CPU0 or CPU1 power up\nNOTE: This value cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6-3",
        "field": "PUP_CLK_DIV_SEL",
        "description": "Clock divider select for the clock of power up counter(count_clk is 32KHz for CPU/SCU type PGC,\nipg_clk(66MHz) for MIX/PU Type PGC)\n0000 1\n0001 1/2 count_clk\n0010 1/4 count_clk\n0011 1/8 count_clk\n0100 1/16 count_clk\n0101 1/32 count_clk\n0110 1/64 count_clk\n0111 1/128 count_clk\n1000 1/256 count_clk\n1001 1/512 count_clk\n1010 1/1024 count_clk\n1011 1/2056 count_clk\n1100 1/4096 count_clk\n1101 1/8192 count_clk\n1110 1/16384 count_clk\n1111 1/32768 count_clk\n"
      },
      {
        "range": "2",
        "field": "ALLOFF_FLAG",
        "description": "All-off flag.\nNOTE: Software should write 1 to clear this flag after A53 is wakeup from ALL_OFF mode, otherwise, it\nwill always keep to 1 (This register control only for SCU Type PGC)\n0 A53 is not wakeup from ALL_OFF mode.\n1 A53 is wakeup from ALL_OFF mode."
      },
      {
        "range": "1",
        "field": "L2RETN_FLAG",
        "description": "L2 Retention Flag\nNOTE: Software should write 1 to clear this flag after A53 is wakeup from L2 retention mode, otherwise\nit will always keep to 1 (This register control only for SCU Type PGC)\n0 A53 is not wakeup from L2 retention mode.\n1 A53 is wakeup from L2 retention mode."
      },
      {
        "range": "0",
        "field": "PSR",
        "description": "Power status. When in functional (or software-controlled debug) mode, PGC hardware sets PSR as soon\nas any of the power control output changes its state to one. Write one to clear this bit. Software should\nclear this bit after power up; otherwise, PSR continues to reflect the power status of the initial power down.\n0 The target subsystem was not powered down for the previous power-down request.\n1 The target subsystem was powered down for the previous power-down request."
      }
    ]
  },
  {
    "register": "GPC_PGC_NOC_MIX_CTRL",
    "address": "0x303A0A40",
    "address_cyclic": null,
    "page": 707,
    "bits": [
      {
        "range": "31-30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29-24",
        "field": "MEMPWR_TCD1_TDR_TRM",
        "description": "After scu pdn_req, count this value to assert A53 mempwr to 1b1\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "23-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-16",
        "field": "L2RETN_TCD1_TDR",
        "description": "After scu pdn_req, count this value to assert A53 l2retn to 1b0\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "15-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-8",
        "field": "DFTRAM_TCD1",
        "description": "After scu pdn_req, count this value to assert A53 dftram to 1b1\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6-1",
        "field": "L2RSTDIS",
        "description": "After scu pdn_req, count this value to assert A53 l2rstdis to 1b1, it will be clear automatically once any of\nA53 core0/core1/core2/core3 is wakeup\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "0",
        "field": "MIX_PCR",
        "description": "Power Control\nNOTE: PCR must not change from power-down request (pdn_req) assertion until the target subsystem is\ncompletely powered up.\n0 Do not switch off power even if pdn_req is asserted.\n1 Switch off power when pdn_req is asserted."
      }
    ]
  },
  {
    "register": "GPC_PGC_NOC_MIX_PUPSCR",
    "address": "0x303A0A44",
    "address_cyclic": null,
    "page": 709,
    "bits": [
      {
        "range": "31-23",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "22-7",
        "field": "SW2ISO",
        "description": "After asserting switch_b, the PGC waits a number of clocks equal to the value of SW2ISO before negating\nisolation.\n"
      },
      {
        "range": "6",
        "field": "PUP_WAIT_SCALL_OUT",
        "description": "After SCALL asserting to 1b0, wait handshake signal SCALL_OUT to return to 1b0 (This register control\nonly for MIX Type PGC)\n"
      },
      {
        "range": "-",
        "field": "NXP bug -",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_NOC_MIX_PDNSCR",
    "address": "0x303A0A48",
    "address_cyclic": null,
    "page": 709,
    "bits": [
      {
        "range": "31-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-8",
        "field": "ISO2SW",
        "description": "After asserting isolation(by pdn_req assertion), the PGC waits a number of clocks equal to the value of\nISO2SW before negating switch_b\nNOTE: ISO2SW must not be programmed to zero.\n"
      },
      {
        "range": "7-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ISO",
        "description": "After a power-down request (pdn_req assertion), the PGC waits a number of clocks equal to the value of\nISO before asserting isolation\nNOTE: ISO must not be programmed to zero.\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_NOC_MIX_SR",
    "address": "0x303A0A4C",
    "address_cyclic": null,
    "page": 711,
    "bits": [
      {
        "range": "31-18",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "17-8",
        "field": "L2RSTDIS_DEASSERT_CNT",
        "description": "Count this value to de-assert L2RSTDISABLE to LOW after CPU0 or CPU1 power up\nNOTE: This value cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6-3",
        "field": "PUP_CLK_DIV_SEL",
        "description": "Clock divider select for the clock of power up counter(count_clk is 32KHz for CPU/SCU type PGC,\nipg_clk(66MHz) for MIX/PU Type PGC)\n0000 1\n0001 1/2 count_clk\n0010 1/4 count_clk\n0011 1/8 count_clk\n0100 1/16 count_clk\n0101 1/32 count_clk\n0110 1/64 count_clk\n0111 1/128 count_clk\n1000 1/256 count_clk\n1001 1/512 count_clk\n1010 1/1024 count_clk\n1011 1/2056 count_clk\n1100 1/4096 count_clk\n1101 1/8192 count_clk\n1110 1/16384 count_clk\n1111 1/32768 count_clk\n"
      },
      {
        "range": "2",
        "field": "ALLOFF_FLAG",
        "description": "All-off flag.\nNOTE: Software should write 1 to clear this flag after A53 is wakeup from ALL_OFF mode, otherwise, it\nwill always keep to 1 (This register control only for SCU Type PGC)\n0 A53 is not wakeup from ALL_OFF mode.\n1 A53 is wakeup from ALL_OFF mode."
      },
      {
        "range": "1",
        "field": "L2RETN_FLAG",
        "description": "L2 Retention Flag\nNOTE: Software should write 1 to clear this flag after A53 is wakeup from L2 retention mode, otherwise\nit will always keep to 1 (This register control only for SCU Type PGC)\n0 A53 is not wakeup from L2 retention mode.\n1 A53 is wakeup from L2 retention mode."
      },
      {
        "range": "0",
        "field": "PSR",
        "description": "Power status. When in functional (or software-controlled debug) mode, PGC hardware sets PSR as soon\nas any of the power control output changes its state to one. Write one to clear this bit. Software should\nclear this bit after power up; otherwise, PSR continues to reflect the power status of the initial power down.\n0 The target subsystem was not powered down for the previous power-down request.\n1 The target subsystem was powered down for the previous power-down request."
      }
    ]
  },
  {
    "register": "GPC_PGC_nCTRL",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0xB00",
      "step": 64,
      "start": 0,
      "end": 19
    },
    "page": 713,
    "bits": [
      {
        "range": "31-30",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "29-24",
        "field": "MEMPWR_TCD1_TDR_TRM",
        "description": "After scu pdn_req, count this value to assert A53 mempwr to 1b1\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "23-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21-16",
        "field": "L2RETN_TCD1_TDR",
        "description": "After scu pdn_req, count this value to assert A53 l2retn to 1b0\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "15-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-8",
        "field": "DFTRAM_TCD1",
        "description": "After scu pdn_req, count this value to assert A53 dftram to 1b1\n\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6-1",
        "field": "L2RSTDIS",
        "description": "After scu pdn_req, count this value to assert A53 l2rstdis to 1b1, it will be clear automatically once any of\nA53 core0/core1/core2/core3 is wakeup\nNOTE: Cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "0",
        "field": "PCR",
        "description": "Power Control\nNOTE: PCR must not change from power-down request (pdn_req) assertion until the target subsystem is\ncompletely powered up.\n0 Do not switch off power even if pdn_req is asserted.\n1 Switch off power when pdn_req is asserted."
      }
    ]
  },
  {
    "register": "GPC_PGC_nPUPSCR",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0xB04",
      "step": 64,
      "start": 0,
      "end": 19
    },
    "page": 715,
    "bits": [
      {
        "range": "31-23",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "22-7",
        "field": "SW2ISO",
        "description": "After asserting switch_b, the PGC waits a number of clocks equal to the value of SW2ISO before negating\nisolation.\n"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SW",
        "description": "After a power-up request (pup_req assertion), the PGC waits a number of clocks equal to the value of SW\nbefore asserting switch_b\nNOTE: SW must not be programmed to zero.\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_nPDNSCR",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0xB08",
      "step": 64,
      "start": 0,
      "end": 19
    },
    "page": 715,
    "bits": [
      {
        "range": "31-14",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "13-8",
        "field": "ISO2SW",
        "description": "After asserting isolation(by pdn_req assertion), the PGC waits a number of clocks equal to the value of\nISO2SW before negating switch_b\nNOTE: ISO2SW must not be programmed to zero.\n"
      },
      {
        "range": "7-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "ISO",
        "description": "After a power-down request (pdn_req assertion), the PGC waits a number of clocks equal to the value of\nISO before asserting isolation\nNOTE: ISO must not be programmed to zero.\n"
      }
    ]
  },
  {
    "register": "GPC_PGC_nSR",
    "address": null,
    "address_cyclic": {
      "base": "0x303A0000",
      "offset": "0xB0C",
      "step": 64,
      "start": 0,
      "end": 19
    },
    "page": 717,
    "bits": [
      {
        "range": "31-18",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "17-8",
        "field": "L2RSTDIS_DEASSERT_CNT",
        "description": "Count this value to de-assert L2RSTDISABLE to LOW after CPU0 or CPU1 power up\nNOTE: This value cant be programmed to zero (This register control only for SCU Type PGC)\n"
      },
      {
        "range": "7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6-3",
        "field": "PUP_CLK_DIV_SEL",
        "description": "Clock divider select for the clock of power up counter(count_clk is 32KHz for CPU/SCU type PGC,\nipg_clk(66MHz) for MIX/PU Type PGC)\n0000 1\n0001 1/2 count_clk\n0010 1/4 count_clk\n0011 1/8 count_clk\n0100 1/16 count_clk\n0101 1/32 count_clk\n0110 1/64 count_clk\n0111 1/128 count_clk\n1000 1/256 count_clk\n1001 1/512 count_clk\n1010 1/1024 count_clk\n1011 1/2056 count_clk\n1100 1/4096 count_clk\n1101 1/8192 count_clk\n1110 1/16384 count_clk\n1111 1/32768 count_clk\n"
      },
      {
        "range": "2",
        "field": "ALLOFF_FLAG",
        "description": "All-off flag.\nNOTE: Software should write 1 to clear this flag after A53 is wakeup from ALL_OFF mode, otherwise, it\nwill always keep to 1 (This register control only for SCU Type PGC)\n0 A53 is not wakeup from ALL_OFF mode.\n1 A53 is wakeup from ALL_OFF mode."
      },
      {
        "range": "1",
        "field": "L2RETN_FLAG",
        "description": "L2 Retention Flag\nNOTE: Software should write 1 to clear this flag after A53 is wakeup from L2 retention mode, otherwise\nit will always keep to 1 (This register control only for SCU Type PGC)\n0 A53 is not wakeup from L2 retention mode.\n1 A53 is wakeup from L2 retention mode."
      },
      {
        "range": "0",
        "field": "PSR",
        "description": "Power status. When in functional (or software-controlled debug) mode, PGC hardware sets PSR as soon\nas any of the power control output changes its state to one. Write one to clear this bit. Software should\nclear this bit after power up; otherwise, PSR continues to reflect the power status of the initial power down.\n0 The target subsystem was not powered down for the previous power-down request.\n1 The target subsystem was powered down for the previous power-down request."
      }
    ]
  },
  {
    "register": "SRC_SCR",
    "address": "0x30390000",
    "address_cyclic": null,
    "page": 910,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-8",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "7-4",
        "field": "MASK_TEMPSENSE_RESET",
        "description": "Mask tempsense_reset source. If these 4 bits are coded from A to 5 then, the tempsense_reset input to\nSRC will be masked and the tempsense_reset will not create a reset to the chip.\n0101 tempsense_reset is masked\n1010 tempsense_reset is not masked"
      },
      {
        "range": "-",
        "field": "NXP bug -",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "SRC_A53RCR0",
    "address": "0x30390004",
    "address_cyclic": null,
    "page": 911,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register\n"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "21",
        "field": "A53_L2RESET",
        "description": "Software reset for A53 Snoop Control Unit (SCU).\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert SCU reset\n1 assert SCU reset"
      },
      {
        "range": "20",
        "field": "A53_SOC_DBG_RESET",
        "description": "Software reset for system level debug reset. It initializes the shared Debug APB, the CTI, and the CTM. It\nalso causes:\n A53_dbgreset[3:0] and A53_etmreset[3:0] to be asserted\n debug logic in the processor power domain and in the debug power domain to be reset\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert system level debug reset\n1 assert system level debug reset"
      },
      {
        "range": "19-16",
        "field": "MASK_WDOG1_RST",
        "description": "Mask wdog1_rst_b source. If these 4 bits are coded from A to 5 then, the wdog1_rst_b input to SRC will\nbe masked and the wdog1_rst_b will not create a reset to the chip.\nNOTE: During the time the WDOG event is masked using SRC logic, it is likely that the WDOG Reset\nStatus Register (WRSR) bit 1 (which indicates a WDOG timeout event) will get asserted.\nsoftware / OS developer must prepare for this case. Re-enabling the WDOG is possible, by un-\nmasking it in SRC, though it must be preceded by servicing the WDOG. However, for the case\nthat the event has been asserted, the status bit (WRSR bit-1) will remain asserted, regardless of\nservicing the WDOG module.\n(Hardware reset is the only way to cause the de-assertion of that bit). Any other code will be coded to\n1010 i.e. wdog1_rst_b is not masked\n0101 wdog1_rst_b is masked\n1010 wdog1_rst_b is not masked"
      },
      {
        "range": "15",
        "field": "A53_ETM_RESET3",
        "description": "Software reset for core3 ETM only.\nNOTE: This is a self clearing bit. Once it is set to 1, the rest process will begin, and once it finished, this\nbit will be self-cleared.\n0 do not assert core3 ETM reset\n1 assert core3 ETM reset"
      },
      {
        "range": "14",
        "field": "A53_ETM_RESET2",
        "description": "Software reset for core2 ETM only.\nNOTE: This is a self clearing bit. Once it is set to 1, the rest process will begin, and once it finished, this\nbit will be self-cleared.\n0 do not assert core2 ETM reset\n1 assert core2 ETM reset"
      },
      {
        "range": "13",
        "field": "A53_ETM_RESET1",
        "description": "Software reset for core1 ETM only.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core1 ETM reset\n1 assert core1 ETM reset"
      },
      {
        "range": "12",
        "field": "A53_ETM_RESET0",
        "description": "Software reset for core0 ETM only.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core0 ETM reset\n1 assert core0 ETM reset"
      },
      {
        "range": "11",
        "field": "A53_DBG_RESET3",
        "description": "Software reset for core3 debug only. It initialize the debug, and breakpoint and watchpoint logic in the\ncore3 processor power domain. It also reset the debug logic for core1 processor, which is in the debug\npower domain.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core3 debug reset\n1 assert core3 debug reset"
      },
      {
        "range": "10",
        "field": "A53_DBG_RESET2",
        "description": "Software reset for core2 debug only. It initialize the debug, and breakpoint and watchpoint logic in the\ncore2 processor power domain. It also reset the debug logic for core1 processor, which is in the debug\npower domain.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core2 debug reset\n1 assert core2 debug reset"
      },
      {
        "range": "9",
        "field": "A53_DBG_RESET1",
        "description": "Software reset for core1 debug only. It initialize the debug, and breakpoint and watchpoint logic in the\ncore1 processor power domain. It also reset the debug logic for core1 processor, which is in the debug\npower domain.\n\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core1 debug reset\n1 assert core1 debug reset"
      },
      {
        "range": "8",
        "field": "A53_DBG_RESET0",
        "description": "Software reset for core0 debug only. It initialize the debug, and breakpoint and watchpoint logic in the\ncore1 processor power domain. It also reset the debug logic for core1 processor, which is in the debug\npower domain.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core0 debug reset\n1 assert core0 debug reset"
      },
      {
        "range": "7",
        "field": "A53_CORE_RESET3",
        "description": "Software reset for core3 only. It initializes the processor logic in the core1 processor power domains, not\nincluding the debug, breakpoint and watchpoint logic.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core3 reset\n1 assert core3 reset"
      },
      {
        "range": "6",
        "field": "A53_CORE_RESET2",
        "description": "Software reset for core2 only. It initializes the processor logic in the core1 processor power domains, not\nincluding the debug, breakpoint and watchpoint logic.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core2 reset\n1 assert core2 reset"
      },
      {
        "range": "5",
        "field": "A53_CORE_RESET1",
        "description": "Software reset for core1 only. It initializes the processor logic in the core1 processor power domains, not\nincluding the debug, breakpoint and watchpoint logic.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core1 reset\n1 assert core1 reset"
      },
      {
        "range": "4",
        "field": "A53_CORE_RESET0",
        "description": "Software reset for core0 only. It initializes the processor logic in the core0 processor power domains, not\nincluding the debug, breakpoint and watchpoint logic.\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core0 reset\n1 assert core0 reset"
      },
      {
        "range": "3",
        "field": "A53_CORE_POR_RESET3",
        "description": "POR reset for A53 core3 only. It initializes all the core1 processor logic, including CPU Debug, and\nbreakpoint and watchpoint logic in the core3 processor power domains\n\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core3 reset\n1 assert core3 reset"
      },
      {
        "range": "2",
        "field": "A53_CORE_POR_RESET2",
        "description": "POR reset for A53 core2 only. It initializes all the core1 processor logic, including CPU Debug, and\nbreakpoint and watchpoint logic in the core2 processor power domains\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core2 reset\n1 assert core2 reset"
      },
      {
        "range": "1",
        "field": "A53_CORE_POR_RESET1",
        "description": "POR reset for A53 core1 only. It initializes all the core1 processor logic, including CPU Debug, and\nbreakpoint and watchpoint logic in the core1 processor power domains\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core1 reset\n1 assert core1 reset"
      },
      {
        "range": "0",
        "field": "A53_CORE_POR_RESET0",
        "description": "POR reset for A53 core0 only. It initializes all the core0 processor logic, including CPU Debug, and\nbreakpoint and watchpoint logic in the core0 processor power domains\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared.\n0 do not assert core0 reset\n1 assert core0 reset"
      }
    ]
  },
  {
    "register": "SRC_A53RCR1",
    "address": "0x30390008",
    "address_cyclic": null,
    "page": 917,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-7",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "6-4",
        "field": "A53_RST_SLOW",
        "description": "A53_RST_SLOW\n"
      },
      {
        "range": "3",
        "field": "A53_CORE3_ENABLE",
        "description": "core 3 enable\n0 core3 is disabled\n1 core3 is enabled"
      },
      {
        "range": "2",
        "field": "A53_CORE2_ENABLE",
        "description": "core 2 enable\n0 core2 is disabled\n1 core2 is enabled"
      },
      {
        "range": "1",
        "field": "A53_CORE1_ENABLE",
        "description": "core 1 enable\n\n0 core1 is disabled\n1 core1 is enabled\n"
      },
      {
        "range": "0",
        "field": "A53_CORE0_ENABLE",
        "description": "Always 1, can't be changed.\n"
      }
    ]
  },
  {
    "register": "SRC_M7RCR",
    "address": "0x3039000C",
    "address_cyclic": null,
    "page": 918,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area.\n"
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-10",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "9",
        "field": "WDOG3_RST_OPTION",
        "description": "Wdog3_rst_b option\n0 Wdog3_rst_b asserts M7 reset\n1 Wdog3_rst_b asserts global reset"
      },
      {
        "range": "8",
        "field": "WDOG3_RST_OPTION_M7",
        "description": "Wdog3_rst_b option for M7. This bit is only effective when wdog3_rst_option is set to 1.\n0 wdgo3_rst_b Reset M7 core only\n1 Reset both M7 core and platform"
      },
      {
        "range": "7-4",
        "field": "MASK_WDOG3_RST",
        "description": "Mask wdog3_rst_b source. If these 4 bits are coded from A to 5 then, the wdog3_rst_b input to SRC will\nbe masked and the wdog3_rst_b will not create a reset to the chip.\nNOTE: During the time the WDOG3 event is masked using SRC logic, it is likely that the WDOG3 Reset\nStatus Register (WRSR) bit 1 (which indicates a WDOG3 timeout event) will get asserted.\nSoftware / OS developer must prepare for this case. Re-enabling the WDOG3 is possible, by un-\nmasking it in SRC, though it must be preceded by servicing the WDOG3. However, for the case\nthat the event has been asserted, the status bit (WRSR bit-1) will remain asserted, regardless of\nservicing the WDOG3 module.\n(Hardware reset is the only way to cause the de-assertion of that bit). Any other code will be coded to\n1010 i.e. wdog3_rst_b is not masked\n\n0101 wdog3_rst_b is masked\n1010 wdog3_rst_b is not masked\n"
      },
      {
        "range": "3",
        "field": "ENABLE_M7",
        "description": "Enable M7\n0 M7 is disabled\n1 M7 is enabled"
      },
      {
        "range": "2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "1",
        "field": "SW_M7C_RST",
        "description": "Self-clearing SW reset for M7 core\nNOTE: This is a self clearing bit. Once it is set to 1, the reset process will begin, and once it finishes, this\nbit will be self cleared. Software can determine that the reset has finished once this bit is cleared.\nSoftware can also configure SRC to generate interrupt once the software has finished. Please\nrefer to SRC_SISR register for details.\n0 do not assert M7 core reset\n1 assert M7 core reset"
      },
      {
        "range": "0",
        "field": "SW_M7C_NON_SCLR_RST",
        "description": "Non-self-clearing SW reset for M7 core\n0 do not assert M7 core reset\n1 assert M7 core reset"
      }
    ]
  },
  {
    "register": "SRC_SUPERMIX_RCR",
    "address": "0x30390018",
    "address_cyclic": null,
    "page": 921,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "SUPERMIX_RESET",
        "description": "Self-clearing SW reset for SUPERMIX\n0 Do not assert SUPERMIX reset\n1 Assert SUPERMIX reset"
      }
    ]
  },
  {
    "register": "SRC_AUDIOMIX_RCR",
    "address": "0x3039001C",
    "address_cyclic": null,
    "page": 922,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "AUDIOMIX_RESET",
        "description": "Self-clearing SW reset for AUDIOMIX\n0 Do not assert AUDIOMIX reset\n1 Assert AUDIOMIX reset"
      }
    ]
  },
  {
    "register": "SRC_USBPHY1_RCR",
    "address": "0x30390020",
    "address_cyclic": null,
    "page": 924,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "USB1_PHY_RESET",
        "description": "Self-clearing SW reset for USB 1 PHY\n0 Don't reset USB 1 PHY\n1 Reset USB 1 PHY"
      }
    ]
  },
  {
    "register": "SRC_USBPHY2_RCR",
    "address": "0x30390024",
    "address_cyclic": null,
    "page": 925,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register\n"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "USB2_PHY_RESET",
        "description": "0 Don't reset USB 2 PHY\n1 Reset USB 2 PHY\n"
      }
    ]
  },
  {
    "register": "SRC_MLMIX_RCR",
    "address": "0x30390028",
    "address_cyclic": null,
    "page": 927,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "MLMIX_RESET",
        "description": "Self-clearing SW reset for MLMIX\n0 Do not assert MLMIX reset\n1 Assert MLMIX reset"
      }
    ]
  },
  {
    "register": "SRC_PCIEPHY_RCR",
    "address": "0x3039002C",
    "address_cyclic": null,
    "page": 928,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-17",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "16",
        "field": "PCIE_CTRL_APP_XFER_PENDING",
        "description": "PCIE_CTRL_APP_XFER_PENDING\n"
      },
      {
        "range": "15",
        "field": "PCIE_CTRL_APP_UNLOCK_MSG",
        "description": "PCIE_CTRL_APP_UNLOCK_MSG\n"
      },
      {
        "range": "14",
        "field": "PCIE_CTRL_SYS_INT",
        "description": "PCIE_CTRL_SYS_INT\n"
      },
      {
        "range": "13",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "12",
        "field": "PCIE_CTRL_CFG_L1_AUX",
        "description": "Pcie_ctrl_cfg_l1_aux_clk_switch_core_clk_gate_en\n"
      },
      {
        "range": "11",
        "field": "PCIE_CTRL_APPS_TURNOFF",
        "description": "Pcie_ctrl_apps_pm_xmt_turnoff\n"
      },
      {
        "range": "10",
        "field": "PCIE_CTRL_APPS_PME",
        "description": "Pcie_ctrl_apps_pm_xmt_pme\n"
      },
      {
        "range": "9",
        "field": "PCIE_CTRL_APPS_EXIT",
        "description": "Pcie_ctrl_app_req_exit_l1\n"
      },
      {
        "range": "8",
        "field": "PCIE_CTRL_APPS_ENTER",
        "description": "Pcie_ctrl_app_req_entr_l1\n"
      },
      {
        "range": "7",
        "field": "PCIE_CTRL_APPS_READY",
        "description": "Pcie_ctrl_app_ready_entr_l23\n"
      },
      {
        "range": "6",
        "field": "PCIE_CTRL_APPS_EN",
        "description": "Pcie_ctrl_app_ltssm_enable\n"
      },
      {
        "range": "5",
        "field": "PCIE_CTRL_APPS_RST",
        "description": "Pcie_ctrl_app_init_rst\n"
      },
      {
        "range": "4",
        "field": "PCIE_CTRL_APPS_CLK_REQ",
        "description": "Pcie_ctrl_app_clk_req_n\n"
      },
      {
        "range": "3",
        "field": "PCIEPHY_PERST",
        "description": "Pciephy_perst\n"
      },
      {
        "range": "2",
        "field": "PCIEPHY_BTNRST",
        "description": "PCIE PHY button\n"
      },
      {
        "range": "1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "PCIE_PHY_POWER_ON_RESET",
        "description": "PCIE_PHY_POWER_ON_RESET\n"
      }
    ]
  },
  {
    "register": "SRC_HDMI_RCR",
    "address": "0x30390030",
    "address_cyclic": null,
    "page": 931,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "HDMI_PHY_APB_RESET",
        "description": "Active 1\n"
      }
    ]
  },
  {
    "register": "SRC_MEDIA_RCR",
    "address": "0x30390034",
    "address_cyclic": null,
    "page": 933,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "MEDIAMIX_RESET",
        "description": "MEDIAMIX reset for MEDIAMIX, expect ISP/Dewrap\n0 Don't reset MEDIAMIX\n1 Reset MEDIAMIX"
      }
    ]
  },
  {
    "register": "SRC_GPU2D_RCR",
    "address": "0x30390038",
    "address_cyclic": null,
    "page": 934,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "GPU2D_RESET",
        "description": "GPU shared logic reset\nactive 1\n"
      }
    ]
  },
  {
    "register": "SRC_GPU3D_RCR",
    "address": "0x3039003C",
    "address_cyclic": null,
    "page": 935,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "GPU3D_RESET",
        "description": "GPU3D reset\nactive 1\n"
      }
    ]
  },
  {
    "register": "SRC_GPU_RCR",
    "address": "0x30390040",
    "address_cyclic": null,
    "page": 937,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register\n"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "GPU_RESET",
        "description": "GPU shared logic reset\n"
      }
    ]
  },
  {
    "register": "SRC_VPU_RCR",
    "address": "0x30390044",
    "address_cyclic": null,
    "page": 938,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area.\n"
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "VPU_RESET",
        "description": "VPU shared logic reset\n"
      }
    ]
  },
  {
    "register": "SRC_VPU_G1_RCR",
    "address": "0x30390048",
    "address_cyclic": null,
    "page": 940,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "VPU_G1_RESET",
        "description": "VPU G1 reset\nactive 1\n"
      }
    ]
  },
  {
    "register": "SRC_VPU_G2_RCR",
    "address": "0x3039004C",
    "address_cyclic": null,
    "page": 941,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "VPU_G2_RESET",
        "description": "VPU G2 reset\nactive 1\n"
      }
    ]
  },
  {
    "register": "SRC_VPUVC8KE_RCR",
    "address": "0x30390050",
    "address_cyclic": null,
    "page": 943,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "VPU_VPUVC8KE_RESET",
        "description": "VPU VC8000E reset\nactive 1\n"
      }
    ]
  },
  {
    "register": "SRC_NOC_RCR",
    "address": "0x30390054",
    "address_cyclic": null,
    "page": 944,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area.\n"
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "NOC_RESET",
        "description": "NOC reset\nactive 1\n"
      }
    ]
  },
  {
    "register": "SRC_SBMR1",
    "address": "0x30390058",
    "address_cyclic": null,
    "page": 946,
    "bits": [
      {
        "range": "31-20",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "BOOT_CFG",
        "description": "Refer to fusemap.\n"
      }
    ]
  },
  {
    "register": "SRC_SRSR",
    "address": "0x3039005C",
    "address_cyclic": null,
    "page": 947,
    "bits": [
      {
        "range": "31-10",
        "field": "Reserved",
        "description": "This read-only field is reserved and always has the value 0.\n"
      },
      {
        "range": "9",
        "field": "tempsense_rst_b",
        "description": "Temper Sensor software reset. Indicates whether the reset was the result of software reset from on-chip\nTemperature Sensor.\n0 Reset is not a result of software reset from Temperature Sensor.\n1 Reset is a result of software reset from Temperature Sensor."
      },
      {
        "range": "8",
        "field": "wdog2_rst_b",
        "description": "IC Watchdog2 Time-out reset. Indicates whether the reset was the result of the watchdog2 time-out event.\n0 Reset is not a result of the watchdog4 time-out event.\n1 Reset is a result of the watchdog4 time-out event."
      },
      {
        "range": "7",
        "field": "wdog3_rst_b",
        "description": "IC Watchdog3 Time-out reset. Indicates whether the reset was the result of the watchdog3 time-out event.\n0 Reset is not a result of the watchdog3 time-out event.\n1 Reset is a result of the watchdog3 time-out event."
      },
      {
        "range": "6",
        "field": "jtag_sw_rst",
        "description": "JTAG software reset. Indicates whether the reset was the result of software reset from JTAG.\n0 Reset is not a result of software reset from JTAG.\n1 Reset is a result of software reset from JTAG."
      },
      {
        "range": "5",
        "field": "jtag_rst_b",
        "description": "HIGH - Z JTAG reset. Indicates whether the reset was the result of HIGH-Z reset from JTAG.\n0 Reset is not a result of HIGH-Z reset from JTAG.\n1 Reset is a result of HIGH-Z reset from JTAG."
      },
      {
        "range": "4",
        "field": "wdog1_rst_b",
        "description": "IC Watchdog1 Time-out reset. Indicates whether the reset was the result of the watchdog time-out event.\n0 Reset is not a result of the watchdog1 time-out event.\n1 Reset is a result of the watchdog1 time-out event."
      },
      {
        "range": "3",
        "field": "ipp_user_reset_b",
        "description": "Indicates whether the reset was the result of the ipp_user_reset_b qualified reset.\n0 Reset is not a result of the ipp_user_reset_b qualified as COLD reset event.\n1 Reset is a result of the ipp_user_reset_b qualified as COLD reset event."
      },
      {
        "range": "2",
        "field": "csu_reset_b",
        "description": "Indicates whether the reset was the result of the csu_reset_b input.\nNOTE: If case the csu_reset_b occurred during a WARM reset process, during the phase that ipg_clk is\nnot available yet, then the occurrence of CSU reset will not be reflected in this bit.\n0 Reset is not a result of the csu_reset_b event.\n1 Reset is a result of the csu_reset_b event."
      },
      {
        "range": "1",
        "field": "Reserved",
        "description": "This read-only field is reserved and always has the value 0.\n"
      },
      {
        "range": "0",
        "field": "ipp_reset_b",
        "description": "Indicates whether reset was the result of ipp_reset_b pin (Power-up sequence)\n0 Reset is not a result of ipp_reset_b pin.\n1 Reset is a result of ipp_reset_b pin."
      }
    ]
  },
  {
    "register": "SRC_SISR",
    "address": "0x30390068",
    "address_cyclic": null,
    "page": 950,
    "bits": [
      {
        "range": "31-12",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "11",
        "field": "VPU_PASSED_RESET",
        "description": "Interrupt generated to indicate that VPU passed software reset and is ready to be used\n0 interrupt generated not due to VPU reset\n1 interrupt generated due to VPU reset"
      },
      {
        "range": "10",
        "field": "GPU_PASSED_RESET",
        "description": "Interrupt generated to indicate that GPU passed software reset and is ready to be used\n0 interrupt generated not due to GPU reset\n1 interrupt generated due to GPU reset"
      },
      {
        "range": "9",
        "field": "M7P_PASSED_RESET",
        "description": "Interrupt generated to indicate that m7 platform passed software reset and is ready to be used\n0 interrupt generated not due to m7 platform reset\n1 interrupt generated due to m7 platform reset"
      },
      {
        "range": "8",
        "field": "M7C_PASSED_RESET",
        "description": "Interrupt generated to indicate that m7 core passed software reset and is ready to be used\n0 interrupt generated not due to m7core reset\n1 interrupt generated due to m7core reset"
      },
      {
        "range": "7",
        "field": "DISPLAY_PASSED_RESET",
        "description": "Interrupt generated to indicate that DISPLAY passed software reset and is ready to be used\n0 Interrupt generated not due to DISPLAY passed reset\n1 Interrupt generated due to DISPLAY passed reset"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5",
        "field": "PCIE1_PHY_PASSED_RESET",
        "description": "Interrupt generated to indicate that PCIE1 PHY passed software reset and is ready to be used\n0 Interrupt generated not due to PCIE1 PHY passed reset\n1 Interrupt generated due to PCIE1 PHY passed reset"
      },
      {
        "range": "4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3",
        "field": "USBPHY2_PASSED_RESET",
        "description": "Interrupt generated to indicate that USB PHY2 passed software reset and is ready to be used\n0 Interrupt generated not due to USB PHY2 passed reset\n1 Interrupt generated due to USB PHY2 passed reset"
      },
      {
        "range": "2",
        "field": "USBPHY1_PASSED_RESET",
        "description": "Interrupt generated to indicate that USB PHY1 passed software reset and is ready to be used\n0 Interrupt generated not due to USB PHY1 passed reset\n1 Interrupt generated due to USB PHY1 passed reset"
      },
      {
        "range": "1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "SRC_SIMR",
    "address": "0x3039006C",
    "address_cyclic": null,
    "page": 951,
    "bits": [
      {
        "range": "31-12",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "11",
        "field": "MASK_VPU_PASSED_RESET",
        "description": "Mask interrupt generation due to VPU passed reset\n0 do not mask interrupt due to VPU passed reset - interrupt will be created\n1 mask interrupt due to VPU passed reset"
      },
      {
        "range": "10",
        "field": "MASK_GPU_PASSED_RESET",
        "description": "Mask interrupt generation due to GPU passed reset\n0 do not mask interrupt due to GPU passed reset - interrupt will be created\n1 mask interrupt due to GPU passed reset"
      },
      {
        "range": "9",
        "field": "MASK_M7P_PASSED_RESET",
        "description": "mask interrupt generation due to m7 platform passed reset\n0 do not mask interrupt due to m7 platform passed reset - interrupt will be created\n1 mask interrupt due to m7 platform passed reset"
      },
      {
        "range": "8",
        "field": "MASK_M7C_PASSED_RESET",
        "description": "mask interrupt generation due to m7 core passed reset\n0 do not mask interrupt due to m7 core passed reset - interrupt will be created\n1 mask interrupt due to m7 core passed reset"
      },
      {
        "range": "7",
        "field": "MASK_DISPLAY_PASSED_RESET",
        "description": "Mask interrupt generation due to display passed reset\n0 do not mask interrupt due to display passed reset - interrupt will be created\n1 mask interrupt due to display passed reset"
      },
      {
        "range": "6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5",
        "field": "MASK_PCIE_PHY_PASSED_RESET",
        "description": "Mask interrupt generation due to PCIE PHY passed reset\n0 do not mask interrupt due to PCIE PHY passed reset - interrupt will be created\n1 mask interrupt due to PCIE PHY passed reset"
      },
      {
        "range": "4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "3",
        "field": "MASK_USBPHY2_PASSED_RESET",
        "description": "mask interrupt generation due to USB PHY2 passed reset\n0 do not mask interrupt due to USB PHY2 passed reset - interrupt will be created\n1 mask interrupt due to USB PHY2 passed reset"
      },
      {
        "range": "2",
        "field": "MASK_USBPHY1_PASSED_RESET",
        "description": "mask interrupt generation due to USB PHY1 passed reset\n0 do not mask interrupt due to USB PHY1 passed reset - interrupt will be created\n1 mask interrupt due to USB PHY1 passed reset"
      },
      {
        "range": "-",
        "field": "NXP bug -",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "SRC_SBMR2",
    "address": "0x30390070",
    "address_cyclic": null,
    "page": 954,
    "bits": [
      {
        "range": "31-28",
        "field": "Reserved",
        "description": "This read-only field is reserved and always has the value 0.\n"
      },
      {
        "range": "27-24",
        "field": "IPP_BOOT_MODE",
        "description": "IPP_BOOT_MODE shows the latched state of the BOOT_MODE3, BOOT_MODE2, BOOT_MODE1 and\nBOOT_MODE0 signals on the rising edge of POR_B. See the Boot mode pin settings section of System\nBoot.\n"
      },
      {
        "range": "23-8",
        "field": "Reserved",
        "description": "This read-only field is reserved and always has the value 0.\n"
      },
      {
        "range": "7-5",
        "field": "FORCE_COLD_BOOT",
        "description": "See Fusemap for additional information.\n"
      },
      {
        "range": "4",
        "field": "BT_FUSE_SEL",
        "description": "BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of the BT_FUSE_SEL fuse. See\nFusemap for additional information on this fuse.\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2",
        "field": "Reserved",
        "description": "This read-only field is reserved and always has the value 0.\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "SEC_CONFIG[1:0]",
        "description": "SEC_CONFIG[1] shows the state of the SEC_CONFIG[1] fuse and SEC_CONFIG[0] shows the state of\nthe SEC_CONFIG[0] fuse. See Fusemap for additional information on this fuse.\n"
      }
    ]
  },
  {
    "register": "SRC_GPR1",
    "address": "0x30390074",
    "address_cyclic": null,
    "page": 955,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C0_START_ADDRH",
        "description": "Core0 start reset address:\nRVBARADDR0 = {SRC_GPR1[15:0], SRC_GPR2[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR2",
    "address": "0x30390078",
    "address_cyclic": null,
    "page": 955,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C0_START_ADDRL",
        "description": "Core0 start reset address:\nRVBARADDR0 = {SRC_GPR1[15:0], SRC_GPR2[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR3",
    "address": "0x3039007C",
    "address_cyclic": null,
    "page": 956,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C1_START_ADDRH",
        "description": "Core1 start reset address:\nRVBARADDR1 = {SRC_GPR3[15:0], SRC_GPR4[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR4",
    "address": "0x30390080",
    "address_cyclic": null,
    "page": 956,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C1_START_ADDRL",
        "description": "Core1 start reset address:\nRVBARADDR1 = {SRC_GPR3[15:0], SRC_GPR4[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR5",
    "address": "0x30390084",
    "address_cyclic": null,
    "page": 956,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C2_START_ADDRH",
        "description": "Core2 start reset address:\nRVBARADDR2 = {SRC_GPR5[15:0], SRC_GPR6[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR6",
    "address": "0x30390088",
    "address_cyclic": null,
    "page": 957,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C2_START_ADDRL",
        "description": "Core2 start reset address:\nRVBARADDR2 = {SRC_GPR5[15:0], SRC_GPR6[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR7",
    "address": "0x3039008C",
    "address_cyclic": null,
    "page": 957,
    "bits": [
      {
        "range": "31-16",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C3_START_ADDRH",
        "description": "Core3 start reset address:\nRVBARADDR3 = {SRC_GPR7[15:0], SRC_GPR8[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR8",
    "address": "0x30390090",
    "address_cyclic": null,
    "page": 958,
    "bits": [
      {
        "range": "31-22",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "C3_START_ADDRL",
        "description": "Core3 start reset address:\nRVBARADDR3 = {SRC_GPR7[15:0], SRC_GPR8[21:2]}\n"
      }
    ]
  },
  {
    "register": "SRC_GPR9",
    "address": "0x30390094",
    "address_cyclic": null,
    "page": 958,
    "bits": [
      {
        "range": "-",
        "field": "NXP bug -",
        "description": "This field is reserved.\nReserved.\n"
      }
    ]
  },
  {
    "register": "SRC_GPR10",
    "address": "0x30390098",
    "address_cyclic": null,
    "page": 958,
    "bits": [
      {
        "range": "-",
        "field": "NXP bug -",
        "description": "This field is reserved.\nReserved.\n"
      }
    ]
  },
  {
    "register": "SRC_DDRC_RCR",
    "address": "0x30391000",
    "address_cyclic": null,
    "page": 959,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register\n"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain0 cannot write to this register.\n1 This register is assigned to domain0. The master from domain0 can write to this register"
      },
      {
        "range": "23-6",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "5",
        "field": "DDRC1_PHY_WRST",
        "description": "Active 1\n"
      },
      {
        "range": "4",
        "field": "DDRC1_SYS_RST",
        "description": "Active 1\n"
      },
      {
        "range": "3",
        "field": "DDRC1_PHY_PWROKIN",
        "description": "0 De-assert DDR controller\n1 Assert DDR Controller\n"
      },
      {
        "range": "2",
        "field": "DDRC1_PHY_RESET",
        "description": "0 De-assert DDR controller\n1 Assert DDR Controller\n"
      },
      {
        "range": "1",
        "field": "DDRC1_CORE_RST",
        "description": "DDR Controller core_ddrc_rstn and aresetn.\n0 De-assert DDR controller aresetn and core_ddrc_rstn\n1 Assert DDR Controller preset and DDR PHY reset"
      },
      {
        "range": "0",
        "field": "DDRC1_PRST",
        "description": "DDR Controller preset and DDR PHY reset.\nNOTE: This reset can only be released when DDR Controller clock inputs are active and stable for 30\ncycles\n0 De-assert DDR Controller preset and DDR PHY reset reset\n1 Assert DDR Controller preset and DDR PHY reset"
      }
    ]
  },
  {
    "register": "SRC_HDMIPHY_RCR",
    "address": "0x30391008",
    "address_cyclic": null,
    "page": 961,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "HDMIPHY_RESET",
        "description": "Self-clearing SW reset for HDMI PHY\n0 Do not assert HDMI PHY reset\n1 Assert HDMI PHY reset"
      }
    ]
  },
  {
    "register": "SRC_MIPIPHY1_RCR",
    "address": "0x3039100C",
    "address_cyclic": null,
    "page": 963,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "MIPIPHY1_RESET",
        "description": "Self-clearing SW reset for MIPI PHY1\n0 Do not assert MIPI PHY1 reset\n1 Assert MIPI PHY1 reset"
      }
    ]
  },
  {
    "register": "SRC_MIPIPHY2_RCR",
    "address": "0x30391010",
    "address_cyclic": null,
    "page": 964,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "MIPIPHY2_RESET",
        "description": "Self-clearing SW reset for MIPI PHY2\n0 Do not assert MIPI PHY2 reset\n1 Assert MIPI PHY2 reset"
      }
    ]
  },
  {
    "register": "SRC_HSIO_RCR",
    "address": "0x30391014",
    "address_cyclic": null,
    "page": 965,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\n\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "HSIO_RESET",
        "description": "Self-clearing SW reset for HSIOMIX\n0 Do not assert HSIOMIX reset\n1 Assert HSIOMIX reset"
      }
    ]
  },
  {
    "register": "SRC_MEDIAISPDWP_RCR",
    "address": "0x30391018",
    "address_cyclic": null,
    "page": 967,
    "bits": [
      {
        "range": "31",
        "field": "DOM_EN",
        "description": "Domain Control enable for this register.\nNOTE: [31:30] and [27:24] areas are not controlled by this bit. [31:30] and [27:24] area can be modified\nby any masters from any domains when Lock bit is not set.\n0 Disables domain control. All of this registers bits except [31:30] and [27:24] can be modified by any\nmasters\n1 Enables domain control. All of this registers bits except [31:30] and [27:24] can only be modified by\nthe masters from the domains specified in [27:24] area."
      },
      {
        "range": "30",
        "field": "LOCK",
        "description": "Domain control bits lock\nNOTE: Lock bit is a write-once register, once it is set to 1, it cant be write to 0\n0 [31] and [27:24] bits can be modified\n1 [31] and [27:24] bits cannot be modified"
      },
      {
        "range": "29-28",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "27",
        "field": "DOMAIN3",
        "description": "Domain3 assignment control. Effective when dom_en is set to 1.\n\n0 This register is not assigned to domain3. The master from domain3 cannot write to this register.\n1 This register is assigned to domain3. The master from domain3 can write to this register\n"
      },
      {
        "range": "26",
        "field": "DOMAIN2",
        "description": "Domain2 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain2. The master from domain2 cannot write to this register.\n1 This register is assigned to domain2. The master from domain2 can write to this register"
      },
      {
        "range": "25",
        "field": "DOMAIN1",
        "description": "Domain1 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain1. The master from domain1 cannot write to this register.\n1 This register is assigned to domain1. The master from domain1 can write to this register"
      },
      {
        "range": "24",
        "field": "DOMAIN0",
        "description": "Domain0 assignment control. Effective when dom_en is set to 1.\n0 This register is not assigned to domain0. The master from domain3 cannot write to this register.\n1 This register is assigned to domain0. The master from domain3 can write to this register"
      },
      {
        "range": "23-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "MEDIAISPDWP_RESET",
        "description": "Self-clearing SW reset for MEDIAMIX ISP and Dewarp\n0 Do not assert MEDIAMIX ISP and Dewarp reset\n1 Assert MEDIAMIX ISP and Dewarp reset"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR0",
    "address": "0x30340000",
    "address_cyclic": null,
    "page": 1361,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR1",
    "address": "0x30340004",
    "address_cyclic": null,
    "page": 1362,
    "bits": [
      {
        "range": "31-28",
        "field": "GPR_DBG_ACK_A53_MASK",
        "description": "Mask debug ack from each CA53 core\n0 unmasked\n1 mask to 0"
      },
      {
        "range": "27",
        "field": "GPR_DBG_ACK_M7_MASK",
        "description": "Mask debug ack from each CM7\n0 unmasked\n1 mask to 0"
      },
      {
        "range": "26-24",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "23",
        "field": "GPR_TZASC1_SECURE_BOOT_LOCK",
        "description": "secure_boot_lock for TZASC\n"
      },
      {
        "range": "22",
        "field": "IOMUXC_GPR_ENET1_RGMII_EN",
        "description": "ENET1 TX clock direction select for RGMII or MII\n0 MII (input)\n1 RGMII (output)"
      },
      {
        "range": "21",
        "field": "IOMUXC_GPR_ENET_QOS_RGMII_EN",
        "description": "ENET QOS TX clock direction select for RGMII or MII\n0 MII(input)\n1 RGMII(output)"
      },
      {
        "range": "20",
        "field": "IOMUXC_GPR_ENET_QOS_CLK_TX_CLK_SEL",
        "description": "SOI bit for the pad (iomuxc_sw_input_on_pad_enet_td2) should also be set.\n1 ENET QOS RMII clock comes from ccm->pad->loopback\n0 ENET QOS RMII clock comes from external PHY or OSC"
      },
      {
        "range": "19",
        "field": "GPR_ENET_QOS_CLK_GEN_EN",
        "description": "Enable clk generate module for ENET QoS\n0 disable\n1 enable"
      },
      {
        "range": "18-16",
        "field": "GPR_ENET_QOS_INTF_SEL",
        "description": "Select ENET QOS working mode\n0 MII\n1 RGMII\n4 RMII"
      },
      {
        "range": "15",
        "field": "GPR_ANAMIX_IPT_MODE",
        "description": "Mask ANAMIX ipt_mode\n0 masked to 0\n1 unmasked"
      },
      {
        "range": "14",
        "field": "GPR_ENET_QOS_DIS_CRC_CHK",
        "description": "Disable CRC check feature\n0 do not disable\n1 disable"
      },
      {
        "range": "13",
        "field": "IOMUXC_GPR_ENET1_TX_CLK_SEL",
        "description": "SOI bit for the pad (iomuxc_sw_input_on_pad_enet_td2) should also be set\n1 ENET1 RMII clock comes from ccm->pad->loopback\n0 ENET1 RMII clock comes from external PHY or OSC"
      },
      {
        "range": "12",
        "field": "GPR_IRQ",
        "description": "Generate IRQ on IRQ0\n"
      },
      {
        "range": "11-8",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "7-4",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "3",
        "field": "GPR_GPT1_CAPIN2_SEL",
        "description": "Selector for GPT1 Capture in Channel 2\n0 IOMUX\n1 ENET QOS TIMIER1 EVENT"
      },
      {
        "range": "2",
        "field": "GPR_GPT1_CAPIN1_SEL",
        "description": "Selector for GPT1 Capture in Channel 1\n0 IOMUX\n1 ENET1 TIMIER1 EVENT"
      },
      {
        "range": "1",
        "field": "GPR_ENET_QOS_EVENT0IN_SEL",
        "description": "Selector for ENET QoS EVENT0 IN\n0 IOMUX;\n1 GPT1 CMPOUT2"
      },
      {
        "range": "0",
        "field": "GPR_ENET1_EVENT0IN_SEL",
        "description": "Selector for ENET1 EVENT0 IN\n0 IOMUX\n1 GPT1 CMPOUT2"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR2",
    "address": "0x30340008",
    "address_cyclic": null,
    "page": 1364,
    "bits": [
      {
        "range": "31-2",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "GPR_CORESIGHT_GPR_CTM_SEL",
        "description": "Select for Coresight master\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR3",
    "address": "0x3034000C",
    "address_cyclic": null,
    "page": 1364,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR4",
    "address": "0x30340010",
    "address_cyclic": null,
    "page": 1366,
    "bits": [
      {
        "range": "31-28",
        "field": "CPU_STANDBYWFE",
        "description": "From CA53. Status of CPU STANDBYWFE low power states.\nMSB: status of core 3 STANDBYWFE low power state\nLSB: status of core 0 STANDBYWFE low power state\n1 WFE"
      },
      {
        "range": "27-24",
        "field": "CPU_STANDBYWFI",
        "description": "From CA53. Status of CPU STANDBYWFI low power states.\nMSB: status of core 3 STANDBYWFI low power state\nLSB: status of core 0 STANDBYWFI low power state\n1 WFI"
      },
      {
        "range": "23-22",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "21",
        "field": "GPR_CAN2_IPG_STOP_ACK",
        "description": "CAN2 stop acknowledge\n0 stop acknowledge is not asserted\n1 stop acknowledge is asserted, peripheral is in STOP mode"
      },
      {
        "range": "20",
        "field": "GPR_CAN1_IPG_STOP_ACK",
        "description": "CAN1 stop acknowledge\n0 stop acknowledge is not asserted\n1 stop acknowledge is asserted, peripheral is in STOP mode"
      },
      {
        "range": "19",
        "field": "GPR_ENET1_IPG_STOP_ACK",
        "description": "ENET1 stop acknowledge\n0 stop acknowledge is not asserted\n1 stop acknowledge is asserted, peripheral is in STOP mode"
      },
      {
        "range": "18",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "17",
        "field": "GPR_FLEXSPI_O_IPG_STOP_ACK",
        "description": "FLEXSPI stop acknowledge\n0 stop acknowledge is not asserted\n1 stop acknowledge is asserted, peripheral is in STOP mode"
      },
      {
        "range": "16",
        "field": "GPR_SDAM1_IPG_STOP_ACK",
        "description": "SDMA1 stop acknowledge\n0 stop acknowledge is not asserted\n1 stop acknowledge is asserted, peripheral is in STOP mode"
      },
      {
        "range": "15-6",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "5",
        "field": "GPR_CAN2_IPG_STOP",
        "description": "CAN2 stop request\n0 stop request off\n1 stop request on"
      },
      {
        "range": "4",
        "field": "GPR_CAN1_IPG_STOP",
        "description": "CAN1 stop request\n0 stop request off\n1 stop request on"
      },
      {
        "range": "3",
        "field": "GPR_ENET1_IPG_STOP",
        "description": "ENET1 stop request\n0 stop request off\n1 stop request on"
      },
      {
        "range": "2",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "1",
        "field": "GPR_FLEXSPI_I_IPG_STOP",
        "description": "FLEXSPI stop request\n0 stop request off\n1 stop request on"
      },
      {
        "range": "0",
        "field": "GPR_SDMA1_IPG_STOP",
        "description": "SDMA1 stop request\n0 stop request off\n1 stop request on"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR5",
    "address": "0x30340014",
    "address_cyclic": null,
    "page": 1368,
    "bits": [
      {
        "range": "31-21",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "20",
        "field": "GPR_WDOG3_MASK",
        "description": "This bit is only used to mask the internal WDOG3 int signal for output of GPIO1_IO02.ALT5_OUT, which\nis combined with WDOG1/2/3.\n0 WDOG3 low will make the GPIO1_IO02.ALT5_OUT low\n1 WDOG3 low will NOT impact the GPIO1_IO02.ALT5_OUT"
      },
      {
        "range": "19-8",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "7",
        "field": "GPR_WDOG2_MASK",
        "description": "This bit is only used to mask the internal WDOG2 int signal for output of GPIO1_IO02.ALT5_OUT, which\nis combined with WDOG1/2/3.\n0 WDOG2 low will make the GPIO1_IO02.ALT5_OUT low\n1 WDOG2 low will NOT impact the GPIO1_IO02.ALT5_OUT"
      },
      {
        "range": "6",
        "field": "GPR_WDOG1_MASK",
        "description": "Normally, WDOG1 output is in GPIO1_IO02.ALT1_OUT. This bit is only used to mask the internal\nWDOG1 int signal for output of GPIO1_IO02.ALT5_OUT, which is combined with WDOG1/2/3.\n0 WDOG1 low will make the GPIO1_IO02.ALT5_OUT low\n1 WDOG1 low will NOT impact the GPIO1_IO02.ALT5_OUT"
      },
      {
        "range": "5-3",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "2",
        "field": "GPR_ENABLE_UPSIZER",
        "description": "Enable to upsize 32=bit SDMA1 burst transaction to 64-bit\n"
      },
      {
        "range": "1",
        "field": "GPR_RMW_S_WAIT_BVALID_CPL",
        "description": "If this bit set to 1, RMW will write back the next data after bvalid_s is 1\n"
      },
      {
        "range": "0",
        "field": "GPR_RMW_WAIT_BVALID_CPL",
        "description": "If this bit set to 1, RMW will write back the next data after bvalid_s is 1\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR6",
    "address": "0x30340018",
    "address_cyclic": null,
    "page": 1369,
    "bits": [
      {
        "range": "31-7",
        "field": "GPR_M7_INITVTOR",
        "description": "Decides where CM7 boots up out of reset\n"
      },
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR7",
    "address": "0x3034001C",
    "address_cyclic": null,
    "page": 1369,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR8",
    "address": "0x30340020",
    "address_cyclic": null,
    "page": 1370,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR9",
    "address": "0x30340024",
    "address_cyclic": null,
    "page": 1370,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR10",
    "address": "0x30340028",
    "address_cyclic": null,
    "page": 1371,
    "bits": [
      {
        "range": "31-20",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "19",
        "field": "LOCK_GPR_EXC_ERR_RESP_EN",
        "description": "Lock bit for GPR_EXC_ERR_RESP_EN\n"
      },
      {
        "range": "18",
        "field": "LOCK_GPR_SEC_ERR_RESP_EN",
        "description": "Lock bit for GPR_SEC_ERR_RESP_EN\n"
      },
      {
        "range": "17",
        "field": "LOCK_GPR_TZASC_ID_SWAP_BYPASS",
        "description": "Lock bit for GPR_TZASC_ID_SWAP_BYPASS\n"
      },
      {
        "range": "16",
        "field": "LOCK_GPR_TZASC_EN",
        "description": "Lock bit for GPR_TZASC_EN\n"
      },
      {
        "range": "15-11",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "10-5",
        "field": "GPR_OCRAM_A_TZ_START_ADDR",
        "description": "OCRAM Audio Trustzone start address\n"
      },
      {
        "range": "4",
        "field": "GPR_OCRAM_A_TZ_EN",
        "description": "OCRAM Audio Trustzone Enable\n"
      },
      {
        "range": "3",
        "field": "GPR_EXC_ERR_RESP_EN",
        "description": "mem security gasket exclusive error response enable\n"
      },
      {
        "range": "2",
        "field": "GPR_SEC_ERR_RESP_EN",
        "description": "mem security gasket security error response enable\n"
      },
      {
        "range": "1",
        "field": "GPR_TZASC_ID_SWAP_BYPASS",
        "description": "Connect to id_swap_bypass input on tzasc_id_wrap.\n"
      },
      {
        "range": "0",
        "field": "GPR_TZASC_EN",
        "description": "Connect to tzasc_en input on tzasc_id_wrap.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR11",
    "address": "0x3034002C",
    "address_cyclic": null,
    "page": 1373,
    "bits": [
      {
        "range": "31-30",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "29-27",
        "field": "LOCK_GPR_OCRAM_S_TZ_START_ADDR",
        "description": "Lock bit for GPR_OCRAM_S_TZ_START_ADDR[15:12]\n"
      },
      {
        "range": "26",
        "field": "LOCK_GPR_OCRAM_S_TZ_EN",
        "description": "Lock bit for GPR_OCRAM_S_TZ_EN\n"
      },
      {
        "range": "25",
        "field": "LOCK_GPR_CAAM_CAAM_IPS_MANAGER",
        "description": "Lock bit for GPR_CAAM_CAAM_IPS_MANAGER[4]\n"
      },
      {
        "range": "24-17",
        "field": "LOCK_GPR_OCRAM_TZ_START_ADDR",
        "description": "Lock bit for GPR_OCRAM_TZ_START_ADDR[19:12]\n"
      },
      {
        "range": "16",
        "field": "LOCK_GPR_OCRAM_TZ_EN",
        "description": "Lock bit for GPR_OCRAM_TZ_EN\n"
      },
      {
        "range": "15",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "14-11",
        "field": "GPR_OCRAM_S_TZ_START_ADDR",
        "description": "OCRAM_S Trustzone start address\n"
      },
      {
        "range": "10",
        "field": "GPR_OCRAM_S_TZ_EN",
        "description": "OCRAM_S Trustzone Enable\n"
      },
      {
        "range": "9",
        "field": "GPR_CAAM_CAAM_IPS_MANAGER",
        "description": "Used to control whether CAAM manager page and Job ring registers are controlled by CSU/RDC slot\n0 not controlled by CSU/RDC slot\n1 controlled by CSU/RDC slot"
      },
      {
        "range": "8-1",
        "field": "GPR_OCRAM_TZ_START_ADDR",
        "description": "OCRAM Trustzone start address\n"
      },
      {
        "range": "0",
        "field": "GPR_OCRAM_TZ_EN",
        "description": "OCRAM Trustzone Enable\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR12",
    "address": "0x30340030",
    "address_cyclic": null,
    "page": 1374,
    "bits": [
      {
        "range": "31",
        "field": "GPR_PCIE_DIAG_BUS_SEL",
        "description": "To PCIe CTRL\n"
      },
      {
        "range": "30-23",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "22-21",
        "field": "GPR_PCIE1_CTRL_DIAG_CTRL_BUS",
        "description": "To PCIe CTRL\n"
      },
      {
        "range": "20-17",
        "field": "GPR_PCIE1_CTRL_DIAG_STATUS_BUS_SELECT",
        "description": "To PCIe CTRL\n"
      },
      {
        "range": "16",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "15-12",
        "field": "GPR_PCIE1_CTRL_DEVICE_TYPE",
        "description": "To PCIe CTRL\n"
      },
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR13",
    "address": "0x30340034",
    "address_cyclic": null,
    "page": 1375,
    "bits": [
      {
        "range": "31-16",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "15",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "14",
        "field": "GPR_AWCACHE_USB2",
        "description": "Control the awcache[1] of usb master transaction\n"
      },
      {
        "range": "13",
        "field": "GPR_ARCACHE_USB2",
        "description": "Control the arcache[1] of usb master transaction\n"
      },
      {
        "range": "12",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "11",
        "field": "GPR_AWCACHE_PCIE_EN",
        "description": "Enable the GPR control of AWCACHE[1] of PCIE1 master transaction\n"
      },
      {
        "range": "10",
        "field": "GPR_ARCACHE_PCIE_EN",
        "description": "Enable the GPR control of ARCACHE[1] of PCIE1 master transaction\n"
      },
      {
        "range": "9",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "8",
        "field": "GPR_AWCACHE_USB1",
        "description": "Control the awcache[1] of usb master transaction\n"
      },
      {
        "range": "7",
        "field": "GPR_ARCACHE_USB1",
        "description": "Control the arcache[1] of usb master transaction\n"
      },
      {
        "range": "6",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "5",
        "field": "GPR_AWCACHE_PCIE",
        "description": "Control the awcache[1] of pcie master transaction\n"
      },
      {
        "range": "4",
        "field": "GPR_ARCACHE_PCIE",
        "description": "Control the arcache[1] of pcie master transaction\n"
      },
      {
        "range": "3-2",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "1",
        "field": "GPR_AWCACHE_USDHC",
        "description": "sim_m.awcache_m_d_6/7/8[1]\n"
      },
      {
        "range": "0",
        "field": "GPR_ARCACHE_USDHC",
        "description": "sim_m.arcache_m_d_6/7/8[1]\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR14",
    "address": "0x30340038",
    "address_cyclic": null,
    "page": 1377,
    "bits": [
      {
        "range": "31-26",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "25-24",
        "field": "GPR_PCIE_PHY_PLL_REF_CLK_SEL",
        "description": "PCIE PHY reference clock select\n00 N/A\n01 Selects reference clock from XO (pll_refclk_from_xo)\n10 Selects reference clock from IO (ext_ref_clkp/n)\n11 Selects reference clock from SOC PLL (pll_refclk_from_syspll)"
      },
      {
        "range": "23-20",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "19-16",
        "field": "GPR_PCIE_PHY_CTRL_BUS",
        "description": "To PCIe CTRL\n"
      },
      {
        "range": "15-12",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "11",
        "field": "GPR_PCIE_CLKREQ_B_OVERRIDE",
        "description": "Control the PCIE_CLKREQ_B to the pad together with CLKREQ_B from controller\n"
      },
      {
        "range": "10",
        "field": "GPR_PCIE_CLKREQ_B_OVERRIDE_EN",
        "description": "Control the PCIE_CLKREQ_B to the pad together with CLKREQ_B from controller\n"
      },
      {
        "range": "9",
        "field": "GPR_PCIE_REF_USE_PAD",
        "description": "To PCIe CTRL\n"
      },
      {
        "range": "8",
        "field": "GPR_PCIE_APP_CLK_PM_EN",
        "description": "To PCIe CTRL\n"
      },
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR15",
    "address": "0x3034003C",
    "address_cyclic": null,
    "page": 1378,
    "bits": [
      {
        "range": "31-16",
        "field": "GPR_GPUMIX_GPR_AXI_LIMIT_BEAT_LIMIT_GPU2D",
        "description": "GPU2D AXI OTR limit beat limit\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "GPR_GPUMIX_GPR_AXI_LIMIT_BEAT_LIMIT_GPU3D",
        "description": "GPU3D AXI OTR limit beat limit\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR16",
    "address": "0x30340040",
    "address_cyclic": null,
    "page": 1379,
    "bits": [
      {
        "range": "31-2",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "1",
        "field": "GPR_GPUMIX_GPR_AXI_LIMIT_ENABLE_GPU2D",
        "description": "GPU2D AXI OTR limit gasket eanble\n"
      },
      {
        "range": "0",
        "field": "GPR_GPUMIX_GPR_AXI_LIMIT_ENABLE_GPU3D",
        "description": "GPU3D AXI OTR limit gasket eanble\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR17",
    "address": "0x30340044",
    "address_cyclic": null,
    "page": 1380,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR18",
    "address": "0x30340048",
    "address_cyclic": null,
    "page": 1380,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR19",
    "address": "0x3034004C",
    "address_cyclic": null,
    "page": 1380,
    "bits": [
      {
        "range": "NXP bug not documented",
        "field": "PCIE_DIAG_STATUS",
        "description": "From PCIE\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR20",
    "address": "0x30340050",
    "address_cyclic": null,
    "page": 1381,
    "bits": [
      {
        "range": "31",
        "field": "GPR_APBHDMA_M_D_4_HADDR32",
        "description": "HADDR bit 32 of apbhdma\n"
      },
      {
        "range": "30",
        "field": "GPR_APBHDMA_M_D_4_HADDR33",
        "description": "HADDR bit 33 of apbhdma\n"
      },
      {
        "range": "29",
        "field": "GPR_CORESIGHT_M_A_0_ARADDR32",
        "description": "ARADDR bit 32 of CoreSight\n"
      },
      {
        "range": "28",
        "field": "GPR_CORESIGHT_M_A_0_ARADDR33",
        "description": "ARADDR bit 33 of CoreSight\n"
      },
      {
        "range": "27",
        "field": "GPR_CORESIGHT_M_A_0_AWADDR32",
        "description": "AWADDR bit 32 of CoreSight\n"
      },
      {
        "range": "26",
        "field": "GPR_CORESIGHT_M_A_0_AWADDR33",
        "description": "AWADDR bit 33 of CoreSight\n"
      },
      {
        "range": "25",
        "field": "GPR_DAP_M_D_0_HADDR32",
        "description": "AHB address bit 32 of DAP\n"
      },
      {
        "range": "24",
        "field": "GPR_DAP_M_D_0_HADDR33",
        "description": "AHB address bit 33 of DAP\n"
      },
      {
        "range": "23",
        "field": "GPR_ENET1_M_E_0_ARADDR32",
        "description": "AXI read in fabric m_e_0 address bit 32 of ENET1\n"
      },
      {
        "range": "22",
        "field": "GPR_ENET1_M_E_0_ARADDR33",
        "description": "AXI read in fabric m_e_0 address bit 33 of ENET1\n"
      },
      {
        "range": "21",
        "field": "GPR_ENET1_M_E_0_AWADDR32",
        "description": "AXI write in fabric m_e_0 address bit 32 of ENET1\n"
      },
      {
        "range": "20",
        "field": "GPR_ENET1_M_E_0_AWADDR33",
        "description": "AXI write in fabric m_e_0 address bit 33 of ENET1\n"
      },
      {
        "range": "19",
        "field": "GPR_ENET1_M_E_1_ARADDR32",
        "description": "AXI read in fabric m_e_1 address bit 32 of ENET1\n"
      },
      {
        "range": "18",
        "field": "GPR_ENET1_M_E_1_ARADDR33",
        "description": "AXI read in fabric m_e_1 address bit 33 of ENET1\n"
      },
      {
        "range": "17",
        "field": "GPR_ENET1_M_E_1_AWADDR32",
        "description": "AXI write in fabric m_e_1 address bit 32 of ENET1\n"
      },
      {
        "range": "16",
        "field": "GPR_ENET1_M_E_1_AWADDR33",
        "description": "AXI write in fabric m_e_1 address bit 33 of ENET1\n"
      },
      {
        "range": "15",
        "field": "GPR_RAWNAND_M_D_5_ARADDR32",
        "description": "AXI read address bit 32 of RAWNAND\n"
      },
      {
        "range": "14",
        "field": "GPR_RAWNAND_M_D_5_ARADDR33",
        "description": "AXI read address bit 33 of RAWNAND\n"
      },
      {
        "range": "13",
        "field": "GPR_RAWNAND_M_D_5_AWADDR32",
        "description": "AXI write address bit 32 of RAWNAND\n\n\n"
      },
      {
        "range": "12",
        "field": "GPR_RAWNAND_M_D_5_AWADDR33",
        "description": "AXI write address bit 33 of RAWNAND\n"
      },
      {
        "range": "11",
        "field": "GPR_USDHC1_M_D_6_ARADDR32",
        "description": "AXI read address bit 32 of USDHC1\n"
      },
      {
        "range": "10",
        "field": "GPR_USDHC1_M_D_6_ARADDR33",
        "description": "AXI read address bit 33 of USDHC1\n"
      },
      {
        "range": "9",
        "field": "GPR_USDHC1_M_D_6_AWADDR32",
        "description": "AXI write address bit 32 of USDHC1\n"
      },
      {
        "range": "8",
        "field": "GPR_USDHC1_M_D_6_AWADDR33",
        "description": "AXI write address bit 33 of USDHC1\n"
      },
      {
        "range": "7",
        "field": "GPR_USDHC2_M_D_7_ARADDR32",
        "description": "AXI read address bit 32 of USDHC2\n"
      },
      {
        "range": "6",
        "field": "GPR_USDHC2_M_D_7_ARADDR33",
        "description": "AXI read address bit 33 of USDHC2\n"
      },
      {
        "range": "5",
        "field": "GPR_USDHC2_M_D_7_AWADDR32",
        "description": "AXI write address bit 32 of USDHC2\n"
      },
      {
        "range": "4",
        "field": "GPR_USDHC2_M_D_7_AWADDR33",
        "description": "AXI write address bit 33 of USDHC2\n"
      },
      {
        "range": "3",
        "field": "GPR_USDHC3_M_D_8_ARADDR32",
        "description": "AXI read address bit 32 of USDHC3\n"
      },
      {
        "range": "2",
        "field": "GPR_USDHC3_M_D_8_ARADDR33",
        "description": "AXI read address bit 33 of USDHC3\n"
      },
      {
        "range": "1",
        "field": "GPR_USDHC3_M_D_8_AWADDR32",
        "description": "AXI write address bit 32 of USDHC3\n"
      },
      {
        "range": "0",
        "field": "GPR_USDHC3_M_D_8_AWADDR33",
        "description": "AXI write address bit 33 of USDHC3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR21",
    "address": "0x30340054",
    "address_cyclic": null,
    "page": 1385,
    "bits": [
      {
        "range": "31",
        "field": "GPR_SDMA1_M_D_2_HADDR32",
        "description": "AHB address bit 32 of SDMA1\n"
      },
      {
        "range": "30",
        "field": "GPR_SDMA1_M_D_2_HADDR33",
        "description": "AHB address bit 33 of SDMA1\n"
      },
      {
        "range": "29",
        "field": "GPR_SDMA1_M_D_3_ARADDR32",
        "description": "AXI read address bit 32 of SDMA1\n"
      },
      {
        "range": "28",
        "field": "GPR_SDMA1_M_D_3_ARADDR33",
        "description": "AXI read address bit 33 of SDMA1\n"
      },
      {
        "range": "27",
        "field": "GPR_SDMA1_M_D_3_AWADDR32",
        "description": "AXI write address bit 32 of SDMA1\n"
      },
      {
        "range": "26",
        "field": "GPR_SDMA1_M_D_3_AWADDR33",
        "description": "AXI write address bit 33 of SDMA1\n"
      },
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR22",
    "address": "0x30340058",
    "address_cyclic": null,
    "page": 1387,
    "bits": [
      {
        "range": "31-17",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "16",
        "field": "SJC_CHALLENGE_RESPONSE_AUTHENTICATION_FAIL",
        "description": "SJC challenge response authentication fail\n"
      },
      {
        "range": "15-4",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "3",
        "field": "GPR_M7_HCLK_GATE_EN",
        "description": "Gate off CM7 hclk\n0 gate on\n1 gate off"
      },
      {
        "range": "2",
        "field": "GPR_M7_HCLK_AUTO_GATE_EN",
        "description": "Gate CM7 hclk automatically\n0 depends on the value of GPR_M7_HCLK_GATE_EN\n1 ignore the value of GPR_M7_HCLK_GATE_EN"
      },
      {
        "range": "1",
        "field": "reserved",
        "description": "This field is reserved.\n"
      },
      {
        "range": "0",
        "field": "GPR_M7_CPUWAIT",
        "description": "CM7 in wait mode\n0 do not let CM7 enter wait mode\n1 let CM7 enter wait mode"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR23",
    "address": "0x3034005C",
    "address_cyclic": null,
    "page": 1388,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_GPR_GPR24",
    "address": "0x30340060",
    "address_cyclic": null,
    "page": 1388,
    "bits": [
      {
        "range": "-",
        "field": "reserved",
        "description": "This field is reserved.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00",
    "address": "0x30330014",
    "address_cyclic": null,
    "page": 1408,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO00\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: GPIO1_IO00.\n000 ALT0_GPIO1_IO[0]  Select mux mode: ALT0 mux port: GPIO1_IO00 of instance: gpio1\n001 ALT1_CCM_ENET_PHY_REF_CLK_ROOT  Select mux mode: ALT1 mux port:\nCCM_ENET_PHY_REF_CLK_ROOT of instance: ccm\n011 ALT3_ISP_FL_TRIG_0  Select mux mode: ALT3 mux port: ISP_FL_TRIG_0 of instance: isp\n101 ALT5_REF_CLK_32K  Select mux mode: ALT5 mux port: REF_CLK_32K of instance: anamix\n110 ALT6_CCM_EXT_CLK1  Select mux mode: ALT6 mux port: CCM_EXT_CLK1 of instance: ccm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01",
    "address": "0x30330018",
    "address_cyclic": null,
    "page": 1409,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO01\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: GPIO1_IO01.\n000 ALT0_GPIO1_IO[1]  Select mux mode: ALT0 mux port: GPIO1_IO01 of instance: gpio1\n001 ALT1_PWM1_OUT  Select mux mode: ALT1 mux port: PWM1_OUT of instance: pwm1\n011 ALT3_ISP_SHUTTER_TRIG_0  Select mux mode: ALT3 mux port: ISP_SHUTTER_TRIG_0 of\ninstance: isp\n101 ALT5_REF_CLK_24M  Select mux mode: ALT5 mux port: REF_CLK_24M of instance: anamix\n110 ALT6_CCM_EXT_CLK2  Select mux mode: ALT6 mux port: CCM_EXT_CLK2 of instance: ccm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02",
    "address": "0x3033001C",
    "address_cyclic": null,
    "page": 1411,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO02\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: GPIO1_IO02.\n000 ALT0_GPIO1_IO[2]  Select mux mode: ALT0 mux port: GPIO1_IO02 of instance: gpio1\n001 ALT1_WDOG1_WDOG_B  Select mux mode: ALT1 mux port: WDOG1_WDOG_B of instance:\nwdog1\n011 ALT3_ISP_FLASH_TRIG_0  Select mux mode: ALT3 mux port: ISP_FLASH_TRIG_0 of\ninstance: isp\n101 ALT5_WDOG1_WDOG_ANY  Select mux mode: ALT5 mux port: WDOG1_WDOG_ANY of\ninstance: wdog1\n111 ALT7_SJC_DE_B  Select mux mode: ALT7 mux port: SJC_DE_B of instance: sjc"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03",
    "address": "0x30330020",
    "address_cyclic": null,
    "page": 1412,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO03\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: GPIO1_IO03.\n000 ALT0_GPIO1_IO[3]  Select mux mode: ALT0 mux port: GPIO1_IO03 of instance: gpio1\n001 ALT1_USDHC1_VSELECT  Select mux mode: ALT1 mux port: USDHC1_VSELECT of instance:\nusdhc1\n011 ALT3_ISP_PRELIGHT_TRIG_0  Select mux mode: ALT3 mux port: ISP_PRELIGHT_TRIG_0 of\ninstance: isp\n101 ALT5_SDMA1_EXT_EVENT[0]  Select mux mode: ALT5 mux port: SDMA1_EXT_EVENT00 of\ninstance: sdma1\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04",
    "address": "0x30330024",
    "address_cyclic": null,
    "page": 1413,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO04\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: GPIO1_IO04.\n000 ALT0_GPIO1_IO[4]  Select mux mode: ALT0 mux port: GPIO1_IO04 of instance: gpio1\n001 ALT1_USDHC2_VSELECT  Select mux mode: ALT1 mux port: USDHC2_VSELECT of instance:\nusdhc2\n011 ALT3_ISP_SHUTTER_OPEN_0  Select mux mode: ALT3 mux port: ISP_SHUTTER_OPEN_0 of\ninstance: isp\n101 ALT5_SDMA1_EXT_EVENT[1]  Select mux mode: ALT5 mux port: SDMA1_EXT_EVENT01 of\ninstance: sdma1"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05",
    "address": "0x30330028",
    "address_cyclic": null,
    "page": 1415,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO05\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: GPIO1_IO05.\n000 ALT0_GPIO1_IO[5]  Select mux mode: ALT0 mux port: GPIO1_IO05 of instance: gpio1\n001 ALT1_M7_NMI  Select mux mode: ALT1 mux port: M7_NMI of instance: m7\n011 ALT3_ISP_FL_TRIG_1  Select mux mode: ALT3 mux port: ISP_FL_TRIG_1 of instance: isp\n101 ALT5_CCM_PMIC_READY  Select mux mode: ALT5 mux port: CCM_PMIC_READY of instance:\nccm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06",
    "address": "0x3033002C",
    "address_cyclic": null,
    "page": 1416,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO06\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: GPIO1_IO06.\n000 ALT0_GPIO1_IO[6]  Select mux mode: ALT0 mux port: GPIO1_IO06 of instance: gpio1\n001 ALT1_ENET_QOS_MDC  Select mux mode: ALT1 mux port: ENET_QOS_MDC of instance:\nenet_qos\n011 ALT3_ISP_SHUTTER_TRIG_1  Select mux mode: ALT3 mux port: ISP_SHUTTER_TRIG_1 of\ninstance: isp\n101 ALT5_USDHC1_CD_B  Select mux mode: ALT5 mux port: USDHC1_CD_B of instance: usdhc1\n110 ALT6_CCM_EXT_CLK3  Select mux mode: ALT6 mux port: CCM_EXT_CLK3 of instance: ccm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07",
    "address": "0x30330030",
    "address_cyclic": null,
    "page": 1417,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO07\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: GPIO1_IO07.\n000 ALT0_GPIO1_IO[7]  Select mux mode: ALT0 mux port: GPIO1_IO07 of instance: gpio1\n001 ALT1_ENET_QOS_MDIO  Select mux mode: ALT1 mux port: ENET_QOS_MDIO of instance:\nenet_qos\n011 ALT3_ISP_FLASH_TRIG_1  Select mux mode: ALT3 mux port: ISP_FLASH_TRIG_1 of\ninstance: isp\n101 ALT5_USDHC1_WP  Select mux mode: ALT5 mux port: USDHC1_WP of instance: usdhc1\n110 ALT6_CCM_EXT_CLK4  Select mux mode: ALT6 mux port: CCM_EXT_CLK4 of instance: ccm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08",
    "address": "0x30330034",
    "address_cyclic": null,
    "page": 1419,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO08\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: GPIO1_IO08.\n000 ALT0_GPIO1_IO[8]  Select mux mode: ALT0 mux port: GPIO1_IO08 of instance: gpio1\n001 ALT1_ENET_QOS_1588_EVENT0_IN  Select mux mode: ALT1 mux port:\nENET_QOS_1588_EVENT0_IN of instance: enet_qos\n010 ALT2_PWM1_OUT  Select mux mode: ALT2 mux port: PWM1_OUT of instance: pwm1\n011 ALT3_ISP_PRELIGHT_TRIG_1  Select mux mode: ALT3 mux port: ISP_PRELIGHT_TRIG_1 of\ninstance: isp\n100 ALT4_ENET_QOS_1588_EVENT0_AUX_IN  Select mux mode: ALT4 mux port:\nENET_QOS_1588_EVENT0_AUX_IN of instance: enet_qos\n101 ALT5_USDHC2_RESET_B  Select mux mode: ALT5 mux port: USDHC2_RESET_B of instance:\nusdhc2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09",
    "address": "0x30330038",
    "address_cyclic": null,
    "page": 1420,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO09\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: GPIO1_IO09.\n000 ALT0_GPIO1_IO[9]  Select mux mode: ALT0 mux port: GPIO1_IO09 of instance: gpio1\n001 ALT1_ENET_QOS_1588_EVENT0_OUT  Select mux mode: ALT1 mux port:\nENET_QOS_1588_EVENT0_OUT of instance: enet_qos\n010 ALT2_PWM2_OUT  Select mux mode: ALT2 mux port: PWM2_OUT of instance: pwm2\n011 ALT3_ISP_SHUTTER_OPEN_1  Select mux mode: ALT3 mux port: ISP_SHUTTER_OPEN_1 of\ninstance: isp\n100 ALT4_USDHC3_RESET_B  Select mux mode: ALT4 mux port: USDHC3_RESET_B of instance:\nusdhc3\n101 ALT5_SDMA2_EXT_EVENT[0]  Select mux mode: ALT5 mux port: SDMA2_EXT_EVENT00 of\ninstance: SDMA2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10",
    "address": "0x3033003C",
    "address_cyclic": null,
    "page": 1421,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad GPIO1_IO10\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: GPIO1_IO10.\n000 ALT0_GPIO1_IO[10]  Select mux mode: ALT0 mux port: GPIO1_IO10 of instance: gpio1\n001 ALT1_USB1_ID  Select mux mode: ALT1 mux port: usb1_ID of instance: usb1\n010 ALT2_PWM3_OUT  Select mux mode: ALT2 mux port: PWM3_OUT of instance: pwm3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11",
    "address": "0x30330040",
    "address_cyclic": null,
    "page": 1423,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO11\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: GPIO1_IO11.\n000 ALT0_GPIO1_IO[11]  Select mux mode: ALT0 mux port: GPIO1_IO11 of instance: gpio1\n001 ALT1_USB2_ID  Select mux mode: ALT1 mux port: usb2_ID of instance: usb2\n010 ALT2_PWM2_OUT  Select mux mode: ALT2 mux port: PWM2_OUT of instance: pwm2\n100 ALT4_USDHC3_VSELECT  Select mux mode: ALT4 mux port: USDHC3_VSELECT of instance:\nusdhc3\n101 ALT5_CCM_PMIC_READY  Select mux mode: ALT5 mux port: CCM_PMIC_READY of instance:\nccm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12",
    "address": "0x30330044",
    "address_cyclic": null,
    "page": 1424,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO12\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: GPIO1_IO12.\n000 ALT0_GPIO1_IO[12]  Select mux mode: ALT0 mux port: GPIO1_IO12 of instance: gpio1\n001 ALT1_USB1_PWR  Select mux mode: ALT1 mux port: usb1_PWR of instance: usb1\n101 ALT5_SDMA2_EXT_EVENT[1]  Select mux mode: ALT5 mux port: SDMA2_EXT_EVENT01 of\ninstance: SDMA2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13",
    "address": "0x30330048",
    "address_cyclic": null,
    "page": 1425,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO13\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: GPIO1_IO13.\n000 ALT0_GPIO1_IO[13]  Select mux mode: ALT0 mux port: GPIO1_IO13 of instance: gpio1\n001 ALT1_USB1_OC  Select mux mode: ALT1 mux port: usb1_OC of instance: usb1\n101 ALT5_PWM2_OUT  Select mux mode: ALT5 mux port: PWM2_OUT of instance: pwm2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14",
    "address": "0x3033004C",
    "address_cyclic": null,
    "page": 1426,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO14\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: GPIO1_IO14.\n000 ALT0_GPIO1_IO[14]  Select mux mode: ALT0 mux port: GPIO1_IO14 of instance: gpio1\n001 ALT1_USB2_PWR  Select mux mode: ALT1 mux port: usb2_PWR of instance: usb2\n100 ALT4_USDHC3_CD_B  Select mux mode: ALT4 mux port: USDHC3_CD_B of instance: usdhc3\n101 ALT5_PWM3_OUT  Select mux mode: ALT5 mux port: PWM3_OUT of instance: pwm3\n110 ALT6_CCM_CLKO1  Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15",
    "address": "0x30330050",
    "address_cyclic": null,
    "page": 1427,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad GPIO1_IO15\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: GPIO1_IO15.\n000 ALT0_GPIO1_IO[15]  Select mux mode: ALT0 mux port: GPIO1_IO15 of instance: gpio1\n001 ALT1_USB2_OC  Select mux mode: ALT1 mux port: usb2_OC of instance: usb2\n100 ALT4_USDHC3_WP  Select mux mode: ALT4 mux port: USDHC3_WP of instance: usdhc3\n101 ALT5_PWM4_OUT  Select mux mode: ALT5 mux port: PWM4_OUT of instance: pwm4\n110 ALT6_CCM_CLKO2  Select mux mode: ALT6 mux port: CCM_CLKO2 of instance: ccm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_MDC",
    "address": "0x30330054",
    "address_cyclic": null,
    "page": 1428,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_MDC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: ENET_MDC.\n000 ALT0_ENET_QOS_MDC  Select mux mode: ALT0 mux port: ENET_QOS_MDC of instance:\nenet_qos\n010 ALT2_AUDIOMIX_SAI6_TX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_TX_DATA00 of instance: sai6\n101 ALT5_GPIO1_IO[16]  Select mux mode: ALT5 mux port: GPIO1_IO16 of instance: gpio1\n110 ALT6_USDHC3_STROBE  Select mux mode: ALT6 mux port: USDHC3_STROBE of instance:\nusdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO",
    "address": "0x30330058",
    "address_cyclic": null,
    "page": 1430,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_MDIO\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_MDIO.\n000 ALT0_ENET_QOS_MDIO  Select mux mode: ALT0 mux port: ENET_QOS_MDIO of instance:\nenet_qos\n010 ALT2_AUDIOMIX_SAI6_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_TX_SYNC of instance: sai6\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[3]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM03 of instance: pdm\n101 ALT5_GPIO1_IO[17]  Select mux mode: ALT5 mux port: GPIO1_IO17 of instance: gpio1\n110 ALT6_USDHC3_DATA5  Select mux mode: ALT6 mux port: USDHC3_DATA5 of instance:\nusdhc3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_TD3",
    "address": "0x3033005C",
    "address_cyclic": null,
    "page": 1431,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_TD3\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_TD3.\n000 ALT0_ENET_QOS_RGMII_TD3  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_TD3 of\ninstance: enet_qos\n010 ALT2_AUDIOMIX_SAI6_TX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_TX_BCLK of instance: sai6\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm\n101 ALT5_GPIO1_IO[18]  Select mux mode: ALT5 mux port: GPIO1_IO18 of instance: gpio1\n110 ALT6_USDHC3_DATA6  Select mux mode: ALT6 mux port: USDHC3_DATA6 of instance:\nusdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_TD2",
    "address": "0x30330060",
    "address_cyclic": null,
    "page": 1433,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_TD2\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: ENET_TD2.\n000 ALT0_ENET_QOS_RGMII_TD2  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_TD2 of\ninstance: enet_qos\n001 ALT1_CCM_ENET_QOS_CLOCK_GENERATE_REF_CLK  Select mux mode: ALT1 mux port:\nCCM_ENET_QOS_CLOCK_GENERATE_REF_CLK of instance: ccm_enet_qos_clock_generate\n010 ALT2_AUDIOMIX_SAI6_RX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_RX_DATA00 of instance: sai6\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm\n101 ALT5_GPIO1_IO[19]  Select mux mode: ALT5 mux port: GPIO1_IO19 of instance: gpio1\n110 ALT6_USDHC3_DATA7  Select mux mode: ALT6 mux port: USDHC3_DATA7 of instance:\nusdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_TD1",
    "address": "0x30330064",
    "address_cyclic": null,
    "page": 1434,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_TD1\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_TD1.\n000 ALT0_ENET_QOS_RGMII_TD1  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_TD1 of\ninstance: enet_qos\n010 ALT2_AUDIOMIX_SAI6_RX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_RX_SYNC of instance: sai6\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[0]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM00 of instance: pdm\n101 ALT5_GPIO1_IO[20]  Select mux mode: ALT5 mux port: GPIO1_IO20 of instance: gpio1\n110 ALT6_USDHC3_CD_B  Select mux mode: ALT6 mux port: USDHC3_CD_B of instance: usdhc3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_TD0",
    "address": "0x30330068",
    "address_cyclic": null,
    "page": 1435,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_TD0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_TD0.\n000 ALT0_ENET_QOS_RGMII_TD0  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_TD0 of\ninstance: enet_qos\n010 ALT2_AUDIOMIX_SAI6_RX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_RX_BCLK of instance: sai6\n011 ALT3_AUDIOMIX_PDM_CLK  Select mux mode: ALT3 mux port: AUDIOMIX_PDM_CLK of\ninstance: pdm\n101 ALT5_GPIO1_IO[21]  Select mux mode: ALT5 mux port: GPIO1_IO21 of instance: gpio1\n110 ALT6_USDHC3_WP  Select mux mode: ALT6 mux port: USDHC3_WP of instance: usdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_TX_CTL",
    "address": "0x3033006C",
    "address_cyclic": null,
    "page": 1437,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_TX_CTL\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_TX_CTL.\n000 ALT0_ENET_QOS_RGMII_TX_CTL  Select mux mode: ALT0 mux port:\nENET_QOS_RGMII_TX_CTL of instance: enet_qos\n010 ALT2_AUDIOMIX_SAI6_MCLK  Select mux mode: ALT2 mux port: AUDIOMIX_SAI6_MCLK of\ninstance: sai6\n011 ALT3_AUDIOMIX_SPDIF1_OUT  Select mux mode: ALT3 mux port: AUDIOMIX_SPDIF1_OUT\nof instance: spdif\n101 ALT5_GPIO1_IO[22]  Select mux mode: ALT5 mux port: GPIO1_IO22 of instance: gpio1\n110 ALT6_USDHC3_DATA0  Select mux mode: ALT6 mux port: USDHC3_DATA0 of instance:\nusdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_TXC",
    "address": "0x30330070",
    "address_cyclic": null,
    "page": 1438,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_TXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_TXC.\n000 ALT0_CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK  Select mux mode: ALT0 mux port:\nCCM_ENET_QOS_CLOCK_GENERATE_TX_CLK of instance: ccm_enet_qos_clock_generate\n001 ALT1_ENET_QOS_TX_ER  Select mux mode: ALT1 mux port: ENET_QOS_TX_ER of instance:\nenet_qos\n010 ALT2_AUDIOMIX_SAI7_TX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI7_TX_DATA00 of instance: sai7\n101 ALT5_GPIO1_IO[23]  Select mux mode: ALT5 mux port: GPIO1_IO23 of instance: gpio1\n110 ALT6_USDHC3_DATA1  Select mux mode: ALT6 mux port: USDHC3_DATA1 of instance:\nusdhc3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_RX_CTL",
    "address": "0x30330074",
    "address_cyclic": null,
    "page": 1439,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_RX_CTL\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_RX_CTL.\n000 ALT0_ENET_QOS_RGMII_RX_CTL  Select mux mode: ALT0 mux port:\nENET_QOS_RGMII_RX_CTL of instance: enet_qos\n010 ALT2_AUDIOMIX_SAI7_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI7_TX_SYNC of instance: sai7\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[3]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM03 of instance: pdm\n101 ALT5_GPIO1_IO[24]  Select mux mode: ALT5 mux port: GPIO1_IO24 of instance: gpio1\n110 ALT6_USDHC3_DATA2  Select mux mode: ALT6 mux port: USDHC3_DATA2 of instance:\nusdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_RXC",
    "address": "0x30330078",
    "address_cyclic": null,
    "page": 1441,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_RXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: ENET_RXC.\n000 ALT0_CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK  Select mux mode: ALT0 mux port:\nCCM_ENET_QOS_CLOCK_GENERATE_RX_CLK of instance: ccm_enet_qos_clock_generate\n001 ALT1_ENET_QOS_RX_ER  Select mux mode: ALT1 mux port: ENET_QOS_RX_ER of instance:\nenet_qos\n010 ALT2_AUDIOMIX_SAI7_TX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI7_TX_BCLK of instance: sai7\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm\n101 ALT5_GPIO1_IO[25]  Select mux mode: ALT5 mux port: GPIO1_IO25 of instance: gpio1\n110 ALT6_USDHC3_DATA3  Select mux mode: ALT6 mux port: USDHC3_DATA3 of instance:\nusdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_RD0",
    "address": "0x3033007C",
    "address_cyclic": null,
    "page": 1442,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_RD0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_RD0.\n000 ALT0_ENET_QOS_RGMII_RD0  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_RD0 of\ninstance: enet_qos\n010 ALT2_AUDIOMIX_SAI7_RX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI7_RX_DATA00 of instance: sai7\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm\n101 ALT5_GPIO1_IO[26]  Select mux mode: ALT5 mux port: GPIO1_IO26 of instance: gpio1\n110 ALT6_USDHC3_DATA4  Select mux mode: ALT6 mux port: USDHC3_DATA4 of instance:\nusdhc3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_RD1",
    "address": "0x30330080",
    "address_cyclic": null,
    "page": 1443,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_RD1\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_RD1.\n000 ALT0_ENET_QOS_RGMII_RD1  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_RD1 of\ninstance: enet_qos\n010 ALT2_AUDIOMIX_SAI7_RX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI7_RX_SYNC of instance: sai7\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[0]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM00 of instance: pdm\n101 ALT5_GPIO1_IO[27]  Select mux mode: ALT5 mux port: GPIO1_IO27 of instance: gpio1\n110 ALT6_USDHC3_RESET_B  Select mux mode: ALT6 mux port: USDHC3_RESET_B of instance:\nusdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_RD2",
    "address": "0x30330084",
    "address_cyclic": null,
    "page": 1445,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_RD2\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_RD2.\n000 ALT0_ENET_QOS_RGMII_RD2  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_RD2 of\ninstance: enet_qos\n010 ALT2_AUDIOMIX_SAI7_RX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI7_RX_BCLK of instance: sai7\n011 ALT3_AUDIOMIX_PDM_CLK  Select mux mode: ALT3 mux port: AUDIOMIX_PDM_CLK of\ninstance: pdm\n101 ALT5_GPIO1_IO[28]  Select mux mode: ALT5 mux port: GPIO1_IO28 of instance: gpio1\n110 ALT6_USDHC3_CLK  Select mux mode: ALT6 mux port: USDHC3_CLK of instance: usdhc3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ENET_RD3",
    "address": "0x30330088",
    "address_cyclic": null,
    "page": 1446,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ENET_RD3\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ENET_RD3.\n000 ALT0_ENET_QOS_RGMII_RD3  Select mux mode: ALT0 mux port: ENET_QOS_RGMII_RD3 of\ninstance: enet_qos\n010 ALT2_AUDIOMIX_SAI7_MCLK  Select mux mode: ALT2 mux port: AUDIOMIX_SAI7_MCLK of\ninstance: sai7\n011 ALT3_AUDIOMIX_SPDIF1_IN  Select mux mode: ALT3 mux port: AUDIOMIX_SPDIF1_IN of\ninstance: spdif\n101 ALT5_GPIO1_IO[29]  Select mux mode: ALT5 mux port: GPIO1_IO29 of instance: gpio1\n110 ALT6_USDHC3_CMD  Select mux mode: ALT6 mux port: USDHC3_CMD of instance: usdhc3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_CLK",
    "address": "0x3033008C",
    "address_cyclic": null,
    "page": 1447,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_CLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_CLK.\n000 ALT0_USDHC1_CLK  Select mux mode: ALT0 mux port: USDHC1_CLK of instance: usdhc1\n001 ALT1_ENET1_MDC  Select mux mode: ALT1 mux port: ENET1_MDC of instance: enet1\n011 ALT3_I2C5_SCL  Select mux mode: ALT3 mux port: I2C5_SCL of instance: i2c5\n100 ALT4_UART1_TX  Select mux mode: ALT4 mux port: UART1_TX of instance: uart1\n101 ALT5_GPIO2_IO[0]  Select mux mode: ALT5 mux port: GPIO2_IO00 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_CMD",
    "address": "0x30330090",
    "address_cyclic": null,
    "page": 1449,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_CMD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_CMD.\n000 ALT0_USDHC1_CMD  Select mux mode: ALT0 mux port: USDHC1_CMD of instance: usdhc1\n001 ALT1_ENET1_MDIO  Select mux mode: ALT1 mux port: ENET1_MDIO of instance: enet1\n011 ALT3_I2C5_SDA  Select mux mode: ALT3 mux port: I2C5_SDA of instance: i2c5\n100 ALT4_UART1_RX  Select mux mode: ALT4 mux port: UART1_RX of instance: uart1\n101 ALT5_GPIO2_IO[1]  Select mux mode: ALT5 mux port: GPIO2_IO01 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0",
    "address": "0x30330094",
    "address_cyclic": null,
    "page": 1450,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_DATA0.\n000 ALT0_USDHC1_DATA0  Select mux mode: ALT0 mux port: USDHC1_DATA0 of instance:\nusdhc1\n001 ALT1_ENET1_RGMII_TD1  Select mux mode: ALT1 mux port: ENET1_RGMII_TD1 of instance:\nenet1\n011 ALT3_I2C6_SCL  Select mux mode: ALT3 mux port: I2C6_SCL of instance: i2c6\n100 ALT4_UART1_RTS_B  Select mux mode: ALT4 mux port: UART1_RTS_B of instance: uart1\n101 ALT5_GPIO2_IO[2]  Select mux mode: ALT5 mux port: GPIO2_IO02 of instance: gpio2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1",
    "address": "0x30330098",
    "address_cyclic": null,
    "page": 1451,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA1\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_DATA1.\n000 ALT0_USDHC1_DATA1  Select mux mode: ALT0 mux port: USDHC1_DATA1 of instance:\nusdhc1\n001 ALT1_ENET1_RGMII_TD0  Select mux mode: ALT1 mux port: ENET1_RGMII_TD0 of instance:\nenet1\n011 ALT3_I2C6_SDA  Select mux mode: ALT3 mux port: I2C6_SDA of instance: i2c6\n100 ALT4_UART1_CTS_B  Select mux mode: ALT4 mux port: UART1_CTS_B of instance: uart1\n101 ALT5_GPIO2_IO[3]  Select mux mode: ALT5 mux port: GPIO2_IO03 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2",
    "address": "0x3033009C",
    "address_cyclic": null,
    "page": 1453,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA2\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_DATA2.\n000 ALT0_USDHC1_DATA2  Select mux mode: ALT0 mux port: USDHC1_DATA2 of instance:\nusdhc1\n001 ALT1_ENET1_RGMII_RD0  Select mux mode: ALT1 mux port: ENET1_RGMII_RD0 of instance:\nenet1\n011 ALT3_I2C4_SCL  Select mux mode: ALT3 mux port: I2C4_SCL of instance: i2c4\n100 ALT4_UART2_TX  Select mux mode: ALT4 mux port: UART2_TX of instance: uart2\n101 ALT5_GPIO2_IO[4]  Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3",
    "address": "0x303300A0",
    "address_cyclic": null,
    "page": 1454,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA3\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SD1_DATA3.\n000 ALT0_USDHC1_DATA3  Select mux mode: ALT0 mux port: USDHC1_DATA3 of instance:\nusdhc1\n001 ALT1_ENET1_RGMII_RD1  Select mux mode: ALT1 mux port: ENET1_RGMII_RD1 of instance:\nenet1\n011 ALT3_I2C4_SDA  Select mux mode: ALT3 mux port: I2C4_SDA of instance: i2c4\n100 ALT4_UART2_RX  Select mux mode: ALT4 mux port: UART2_RX of instance: uart2\n101 ALT5_GPIO2_IO[5]  Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: gpio2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA4",
    "address": "0x303300A4",
    "address_cyclic": null,
    "page": 1455,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA4\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_DATA4.\n000 ALT0_USDHC1_DATA4  Select mux mode: ALT0 mux port: USDHC1_DATA4 of instance:\nusdhc1\n001 ALT1_ENET1_RGMII_TX_CTL  Select mux mode: ALT1 mux port: ENET1_RGMII_TX_CTL of\ninstance: enet1\n011 ALT3_I2C1_SCL  Select mux mode: ALT3 mux port: I2C1_SCL of instance: i2c1\n100 ALT4_UART2_RTS_B  Select mux mode: ALT4 mux port: UART2_RTS_B of instance: uart2\n101 ALT5_GPIO2_IO[6]  Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA5",
    "address": "0x303300A8",
    "address_cyclic": null,
    "page": 1457,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA5\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_DATA5.\n000 ALT0_USDHC1_DATA5  Select mux mode: ALT0 mux port: USDHC1_DATA5 of instance:\nusdhc1\n001 ALT1_ENET1_TX_ER  Select mux mode: ALT1 mux port: ENET1_TX_ER of instance: enet1\n011 ALT3_I2C1_SDA  Select mux mode: ALT3 mux port: I2C1_SDA of instance: i2c1\n100 ALT4_UART2_CTS_B  Select mux mode: ALT4 mux port: UART2_CTS_B of instance: uart2\n101 ALT5_GPIO2_IO[7]  Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA6",
    "address": "0x303300AC",
    "address_cyclic": null,
    "page": 1458,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA6\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_DATA6.\n000 ALT0_USDHC1_DATA6  Select mux mode: ALT0 mux port: USDHC1_DATA6 of instance:\nusdhc1\n001 ALT1_ENET1_RGMII_RX_CTL  Select mux mode: ALT1 mux port: ENET1_RGMII_RX_CTL of\ninstance: enet1\n011 ALT3_I2C2_SCL  Select mux mode: ALT3 mux port: I2C2_SCL of instance: i2c2\n100 ALT4_UART3_TX  Select mux mode: ALT4 mux port: UART3_TX of instance: uart3\n101 ALT5_GPIO2_IO[8]  Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: gpio2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_DATA7",
    "address": "0x303300B0",
    "address_cyclic": null,
    "page": 1459,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_DATA7\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_DATA7.\n000 ALT0_USDHC1_DATA7  Select mux mode: ALT0 mux port: USDHC1_DATA7 of instance:\nusdhc1\n001 ALT1_ENET1_RX_ER  Select mux mode: ALT1 mux port: ENET1_RX_ER of instance: enet1\n011 ALT3_I2C2_SDA  Select mux mode: ALT3 mux port: I2C2_SDA of instance: i2c2\n100 ALT4_UART3_RX  Select mux mode: ALT4 mux port: UART3_RX of instance: uart3\n101 ALT5_GPIO2_IO[9]  Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B",
    "address": "0x303300B4",
    "address_cyclic": null,
    "page": 1461,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_RESET_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD1_RESET_B.\n000 ALT0_USDHC1_RESET_B  Select mux mode: ALT0 mux port: USDHC1_RESET_B of instance:\nusdhc1\n001 ALT1_ENET1_TX_CLK  Select mux mode: ALT1 mux port: ENET1_TX_CLK of instance: enet1\n011 ALT3_I2C3_SCL  Select mux mode: ALT3 mux port: I2C3_SCL of instance: i2c3\n100 ALT4_UART3_RTS_B  Select mux mode: ALT4 mux port: UART3_RTS_B of instance: uart3\n101 ALT5_GPIO2_IO[10]  Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD1_STROBE",
    "address": "0x303300B8",
    "address_cyclic": null,
    "page": 1462,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD1_STROBE\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SD1_STROBE.\n000 ALT0_USDHC1_STROBE  Select mux mode: ALT0 mux port: USDHC1_STROBE of instance:\nusdhc1\n011 ALT3_I2C3_SDA  Select mux mode: ALT3 mux port: I2C3_SDA of instance: i2c3\n100 ALT4_UART3_CTS_B  Select mux mode: ALT4 mux port: UART3_CTS_B of instance: uart3\n101 ALT5_GPIO2_IO[11]  Select mux mode: ALT5 mux port: GPIO2_IO11 of instance: gpio2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B",
    "address": "0x303300BC",
    "address_cyclic": null,
    "page": 1463,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_CD_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SD2_CD_B.\n000 ALT0_USDHC2_CD_B  Select mux mode: ALT0 mux port: USDHC2_CD_B of instance: usdhc2\n101 ALT5_GPIO2_IO[12]  Select mux mode: ALT5 mux port: GPIO2_IO12 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_CLK",
    "address": "0x303300C0",
    "address_cyclic": null,
    "page": 1464,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad SD2_CLK\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SD2_CLK.\n000 ALT0_USDHC2_CLK  Select mux mode: ALT0 mux port: USDHC2_CLK of instance: usdhc2\n010 ALT2_ECSPI2_SCLK  Select mux mode: ALT2 mux port: ECSPI2_SCLK of instance: ecspi2\n011 ALT3_UART4_RX  Select mux mode: ALT3 mux port: UART4_RX of instance: uart4\n101 ALT5_GPIO2_IO[13]  Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_CMD",
    "address": "0x303300C4",
    "address_cyclic": null,
    "page": 1466,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_CMD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SD2_CMD.\n000 ALT0_USDHC2_CMD  Select mux mode: ALT0 mux port: USDHC2_CMD of instance: usdhc2\n010 ALT2_ECSPI2_MOSI  Select mux mode: ALT2 mux port: ECSPI2_MOSI of instance: ecspi2\n011 ALT3_UART4_TX  Select mux mode: ALT3 mux port: UART4_TX of instance: uart4\n100 ALT4_AUDIOMIX_PDM_CLK  Select mux mode: ALT4 mux port: AUDIOMIX_PDM_CLK of\ninstance: pdm\n101 ALT5_GPIO2_IO[14]  Select mux mode: ALT5 mux port: GPIO2_IO14 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0",
    "address": "0x303300C8",
    "address_cyclic": null,
    "page": 1467,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_DATA0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SD2_DATA0.\n000 ALT0_USDHC2_DATA0  Select mux mode: ALT0 mux port: USDHC2_DATA0 of instance:\nusdhc2\n010 ALT2_I2C4_SDA  Select mux mode: ALT2 mux port: I2C4_SDA of instance: i2c4\n011 ALT3_UART2_RX  Select mux mode: ALT3 mux port: UART2_RX of instance: uart2\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[0]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM00 of instance: pdm\n101 ALT5_GPIO2_IO[15]  Select mux mode: ALT5 mux port: GPIO2_IO15 of instance: gpio2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1",
    "address": "0x303300CC",
    "address_cyclic": null,
    "page": 1468,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_DATA1\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SD2_DATA1.\n000 ALT0_USDHC2_DATA1  Select mux mode: ALT0 mux port: USDHC2_DATA1 of instance:\nusdhc2\n010 ALT2_I2C4_SCL  Select mux mode: ALT2 mux port: I2C4_SCL of instance: i2c4\n011 ALT3_UART2_TX  Select mux mode: ALT3 mux port: UART2_TX of instance: uart2\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm\n101 ALT5_GPIO2_IO[16]  Select mux mode: ALT5 mux port: GPIO2_IO16 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2",
    "address": "0x303300D0",
    "address_cyclic": null,
    "page": 1470,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_DATA2\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SD2_DATA2.\n000 ALT0_USDHC2_DATA2  Select mux mode: ALT0 mux port: USDHC2_DATA2 of instance:\nusdhc2\n010 ALT2_ECSPI2_SS0  Select mux mode: ALT2 mux port: ECSPI2_SS0 of instance: ecspi2\n011 ALT3_AUDIOMIX_SPDIF1_OUT  Select mux mode: ALT3 mux port: AUDIOMIX_SPDIF1_OUT\nof instance: spdif\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm\n101 ALT5_GPIO2_IO[17]  Select mux mode: ALT5 mux port: GPIO2_IO17 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3",
    "address": "0x303300D4",
    "address_cyclic": null,
    "page": 1471,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_DATA3\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SD2_DATA3.\n000 ALT0_USDHC2_DATA3  Select mux mode: ALT0 mux port: USDHC2_DATA3 of instance:\nusdhc2\n010 ALT2_ECSPI2_MISO  Select mux mode: ALT2 mux port: ECSPI2_MISO of instance: ecspi2\n011 ALT3_AUDIOMIX_SPDIF1_IN  Select mux mode: ALT3 mux port: AUDIOMIX_SPDIF1_IN of\ninstance: spdif\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[3]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM03 of instance: pdm\n101 ALT5_GPIO2_IO[18]  Select mux mode: ALT5 mux port: GPIO2_IO18 of instance: gpio2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B",
    "address": "0x303300D8",
    "address_cyclic": null,
    "page": 1472,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_RESET_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 2 iomux modes to be used for pad: SD2_RESET_B.\n000 ALT0_USDHC2_RESET_B  Select mux mode: ALT0 mux port: USDHC2_RESET_B of instance:\nusdhc2\n101 ALT5_GPIO2_IO[19]  Select mux mode: ALT5 mux port: GPIO2_IO19 of instance: gpio2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SD2_WP",
    "address": "0x303300DC",
    "address_cyclic": null,
    "page": 1473,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SD2_WP\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SD2_WP.\n000 ALT0_USDHC2_WP  Select mux mode: ALT0 mux port: USDHC2_WP of instance: usdhc2\n101 ALT5_GPIO2_IO[20]  Select mux mode: ALT5 mux port: GPIO2_IO20 of instance: gpio2\n110 ALT6_CORESIGHT_EVENTI  Select mux mode: ALT6 mux port: CORESIGHT_EVENTI of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_ALE",
    "address": "0x303300E0",
    "address_cyclic": null,
    "page": 1475,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_ALE\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_ALE.\n000 ALT0_NAND_ALE  Select mux mode: ALT0 mux port: NAND_ALE of instance: nand\n001 ALT1_FLEXSPI_A_SCLK  Select mux mode: ALT1 mux port: FLEXSPI_A_SCLK of instance:\nflexspi\n010 ALT2_AUDIOMIX_SAI3_TX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI3_TX_BCLK of instance: sai3\n011 ALT3_ISP_FL_TRIG_0  Select mux mode: ALT3 mux port: ISP_FL_TRIG_0 of instance: isp\n100 ALT4_UART3_RX  Select mux mode: ALT4 mux port: UART3_RX of instance: uart3\n101 ALT5_GPIO3_IO[0]  Select mux mode: ALT5 mux port: GPIO3_IO00 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE_CLK  Select mux mode: ALT6 mux port:\nCORESIGHT_TRACE_CLK of instance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B",
    "address": "0x303300E4",
    "address_cyclic": null,
    "page": 1476,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_CE0_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_CE0_B.\n000 ALT0_NAND_CE0_B  Select mux mode: ALT0 mux port: NAND_CE0_B of instance: nand\n001 ALT1_FLEXSPI_A_SS0_B  Select mux mode: ALT1 mux port: FLEXSPI_A_SS0_B of instance:\nflexspi\n010 ALT2_AUDIOMIX_SAI3_TX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI3_TX_DATA00 of instance: sai3\n011 ALT3_ISP_SHUTTER_TRIG_0  Select mux mode: ALT3 mux port: ISP_SHUTTER_TRIG_0 of\ninstance: isp\n100 ALT4_UART3_TX  Select mux mode: ALT4 mux port: UART3_TX of instance: uart3\n101 ALT5_GPIO3_IO[1]  Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE_CTL  Select mux mode: ALT6 mux port:\nCORESIGHT_TRACE_CTL of instance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B",
    "address": "0x303300E8",
    "address_cyclic": null,
    "page": 1477,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_CE1_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: NAND_CE1_B.\n000 ALT0_NAND_CE1_B  Select mux mode: ALT0 mux port: NAND_CE1_B of instance: nand\n001 ALT1_FLEXSPI_A_SS1_B  Select mux mode: ALT1 mux port: FLEXSPI_A_SS1_B of instance:\nflexspi\n010 ALT2_USDHC3_STROBE  Select mux mode: ALT2 mux port: USDHC3_STROBE of instance:\nusdhc3\n100 ALT4_I2C4_SCL  Select mux mode: ALT4 mux port: I2C4_SCL of instance: i2c4\n101 ALT5_GPIO3_IO[2]  Select mux mode: ALT5 mux port: GPIO3_IO02 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[0]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE00 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_CE2_B",
    "address": "0x303300EC",
    "address_cyclic": null,
    "page": 1479,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_CE2_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: NAND_CE2_B.\n000 ALT0_NAND_CE2_B  Select mux mode: ALT0 mux port: NAND_CE2_B of instance: nand\n001 ALT1_FLEXSPI_B_SS0_B  Select mux mode: ALT1 mux port: FLEXSPI_B_SS0_B of instance:\nflexspi\n010 ALT2_USDHC3_DATA5  Select mux mode: ALT2 mux port: USDHC3_DATA5 of instance:\nusdhc3\n100 ALT4_I2C4_SDA  Select mux mode: ALT4 mux port: I2C4_SDA of instance: i2c4\n101 ALT5_GPIO3_IO[3]  Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[1]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE01 of\ninstance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_CE3_B",
    "address": "0x303300F0",
    "address_cyclic": null,
    "page": 1480,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad NAND_CE3_B\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: NAND_CE3_B.\n000 ALT0_NAND_CE3_B  Select mux mode: ALT0 mux port: NAND_CE3_B of instance: nand\n001 ALT1_FLEXSPI_B_SS1_B  Select mux mode: ALT1 mux port: FLEXSPI_B_SS1_B of instance:\nflexspi\n010 ALT2_USDHC3_DATA6  Select mux mode: ALT2 mux port: USDHC3_DATA6 of instance:\nusdhc3\n100 ALT4_I2C3_SDA  Select mux mode: ALT4 mux port: I2C3_SDA of instance: i2c3\n101 ALT5_GPIO3_IO[4]  Select mux mode: ALT5 mux port: GPIO3_IO04 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[2]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE02 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_CLE",
    "address": "0x303300F4",
    "address_cyclic": null,
    "page": 1482,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_CLE\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: NAND_CLE.\n000 ALT0_NAND_CLE  Select mux mode: ALT0 mux port: NAND_CLE of instance: nand\n001 ALT1_FLEXSPI_B_SCLK  Select mux mode: ALT1 mux port: FLEXSPI_B_SCLK of instance:\nflexspi\n010 ALT2_USDHC3_DATA7  Select mux mode: ALT2 mux port: USDHC3_DATA7 of instance:\nusdhc3\n100 ALT4_UART4_RX  Select mux mode: ALT4 mux port: UART4_RX of instance: uart4\n101 ALT5_GPIO3_IO[5]  Select mux mode: ALT5 mux port: GPIO3_IO05 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[3]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE03 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00",
    "address": "0x303300F8",
    "address_cyclic": null,
    "page": 1483,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DATA00\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA00.\n000 ALT0_NAND_DATA00  Select mux mode: ALT0 mux port: NAND_DATA00 of instance: nand\n001 ALT1_FLEXSPI_A_DATA[0]  Select mux mode: ALT1 mux port: FLEXSPI_A_DATA00 of\ninstance: flexspi\n010 ALT2_AUDIOMIX_SAI3_RX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI3_RX_DATA00 of instance: sai3\n011 ALT3_ISP_FLASH_TRIG_0  Select mux mode: ALT3 mux port: ISP_FLASH_TRIG_0 of\ninstance: isp\n100 ALT4_UART4_RX  Select mux mode: ALT4 mux port: UART4_RX of instance: uart4\n101 ALT5_GPIO3_IO[6]  Select mux mode: ALT5 mux port: GPIO3_IO06 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[4]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE04 of\ninstance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01",
    "address": "0x303300FC",
    "address_cyclic": null,
    "page": 1484,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DATA01\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA01.\n000 ALT0_NAND_DATA01  Select mux mode: ALT0 mux port: NAND_DATA01 of instance: nand\n001 ALT1_FLEXSPI_A_DATA[1]  Select mux mode: ALT1 mux port: FLEXSPI_A_DATA01 of\ninstance: flexspi\n010 ALT2_AUDIOMIX_SAI3_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI3_TX_SYNC of instance: sai3\n011 ALT3_ISP_PRELIGHT_TRIG_0  Select mux mode: ALT3 mux port: ISP_PRELIGHT_TRIG_0 of\ninstance: isp\n100 ALT4_UART4_TX  Select mux mode: ALT4 mux port: UART4_TX of instance: uart4\n101 ALT5_GPIO3_IO[7]  Select mux mode: ALT5 mux port: GPIO3_IO07 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[5]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE05 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02",
    "address": "0x30330100",
    "address_cyclic": null,
    "page": 1486,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DATA02\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA02.\n000 ALT0_NAND_DATA02  Select mux mode: ALT0 mux port: NAND_DATA02 of instance: nand\n001 ALT1_FLEXSPI_A_DATA[2]  Select mux mode: ALT1 mux port: FLEXSPI_A_DATA02 of\ninstance: flexspi\n010 ALT2_USDHC3_CD_B  Select mux mode: ALT2 mux port: USDHC3_CD_B of instance: usdhc3\n011 ALT3_UART4_CTS_B  Select mux mode: ALT3 mux port: UART4_CTS_B of instance: uart4\n100 ALT4_I2C4_SDA  Select mux mode: ALT4 mux port: I2C4_SDA of instance: i2c4\n101 ALT5_GPIO3_IO[8]  Select mux mode: ALT5 mux port: GPIO3_IO08 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[6]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE06 of\ninstance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03",
    "address": "0x30330104",
    "address_cyclic": null,
    "page": 1487,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad NAND_DATA03\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA03.\n000 ALT0_NAND_DATA03  Select mux mode: ALT0 mux port: NAND_DATA03 of instance: nand\n001 ALT1_FLEXSPI_A_DATA[3]  Select mux mode: ALT1 mux port: FLEXSPI_A_DATA03 of\ninstance: flexspi\n010 ALT2_USDHC3_WP  Select mux mode: ALT2 mux port: USDHC3_WP of instance: usdhc3\n011 ALT3_UART4_RTS_B  Select mux mode: ALT3 mux port: UART4_RTS_B of instance: uart4\n100 ALT4_ISP_FL_TRIG_1  Select mux mode: ALT4 mux port: ISP_FL_TRIG_1 of instance: isp\n101 ALT5_GPIO3_IO[9]  Select mux mode: ALT5 mux port: GPIO3_IO09 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[7]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE07 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04",
    "address": "0x30330108",
    "address_cyclic": null,
    "page": 1489,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DATA04\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA04.\n000 ALT0_NAND_DATA04  Select mux mode: ALT0 mux port: NAND_DATA04 of instance: nand\n001 ALT1_FLEXSPI_B_DATA[0]  Select mux mode: ALT1 mux port: FLEXSPI_B_DATA00 of\ninstance: flexspi\n010 ALT2_USDHC3_DATA0  Select mux mode: ALT2 mux port: USDHC3_DATA0 of instance:\nusdhc3\n011 ALT3_FLEXSPI_A_DATA[4]  Select mux mode: ALT3 mux port: FLEXSPI_A_DATA04 of\ninstance: flexspi\n100 ALT4_ISP_SHUTTER_TRIG_1  Select mux mode: ALT4 mux port: ISP_SHUTTER_TRIG_1 of\ninstance: isp\n101 ALT5_GPIO3_IO[10]  Select mux mode: ALT5 mux port: GPIO3_IO10 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[8]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE08 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05",
    "address": "0x3033010C",
    "address_cyclic": null,
    "page": 1490,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DATA05\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA05.\n000 ALT0_NAND_DATA05  Select mux mode: ALT0 mux port: NAND_DATA05 of instance: nand\n001 ALT1_FLEXSPI_B_DATA[1]  Select mux mode: ALT1 mux port: FLEXSPI_B_DATA01 of\ninstance: flexspi\n010 ALT2_USDHC3_DATA1  Select mux mode: ALT2 mux port: USDHC3_DATA1 of instance:\nusdhc3\n011 ALT3_FLEXSPI_A_DATA[5]  Select mux mode: ALT3 mux port: FLEXSPI_A_DATA05 of\ninstance: flexspi\n100 ALT4_ISP_FLASH_TRIG_1  Select mux mode: ALT4 mux port: ISP_FLASH_TRIG_1 of\ninstance: isp\n101 ALT5_GPIO3_IO[11]  Select mux mode: ALT5 mux port: GPIO3_IO11 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[9]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE09 of\ninstance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06",
    "address": "0x30330110",
    "address_cyclic": null,
    "page": 1491,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DATA06\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA06.\n000 ALT0_NAND_DATA06  Select mux mode: ALT0 mux port: NAND_DATA06 of instance: nand\n001 ALT1_FLEXSPI_B_DATA[2]  Select mux mode: ALT1 mux port: FLEXSPI_B_DATA02 of\ninstance: flexspi\n010 ALT2_USDHC3_DATA2  Select mux mode: ALT2 mux port: USDHC3_DATA2 of instance:\nusdhc3\n011 ALT3_FLEXSPI_A_DATA[6]  Select mux mode: ALT3 mux port: FLEXSPI_A_DATA06 of\ninstance: flexspi\n100 ALT4_ISP_PRELIGHT_TRIG_1  Select mux mode: ALT4 mux port: ISP_PRELIGHT_TRIG_1 of\ninstance: isp\n101 ALT5_GPIO3_IO[12]  Select mux mode: ALT5 mux port: GPIO3_IO12 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[10]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE10 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07",
    "address": "0x30330114",
    "address_cyclic": null,
    "page": 1493,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DATA07\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DATA07.\n000 ALT0_NAND_DATA07  Select mux mode: ALT0 mux port: NAND_DATA07 of instance: nand\n001 ALT1_FLEXSPI_B_DATA[3]  Select mux mode: ALT1 mux port: FLEXSPI_B_DATA03 of\ninstance: flexspi\n010 ALT2_USDHC3_DATA3  Select mux mode: ALT2 mux port: USDHC3_DATA3 of instance:\nusdhc3\n011 ALT3_FLEXSPI_A_DATA[7]  Select mux mode: ALT3 mux port: FLEXSPI_A_DATA07 of\ninstance: flexspi\n100 ALT4_ISP_SHUTTER_OPEN_1  Select mux mode: ALT4 mux port: ISP_SHUTTER_OPEN_1 of\ninstance: isp\n101 ALT5_GPIO3_IO[13]  Select mux mode: ALT5 mux port: GPIO3_IO13 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[11]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE11 of\ninstance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_DQS",
    "address": "0x30330118",
    "address_cyclic": null,
    "page": 1494,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_DQS\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: NAND_DQS.\n000 ALT0_NAND_DQS  Select mux mode: ALT0 mux port: NAND_DQS of instance: nand\n001 ALT1_FLEXSPI_A_DQS  Select mux mode: ALT1 mux port: FLEXSPI_A_DQS of instance:\nflexspi\n010 ALT2_AUDIOMIX_SAI3_MCLK  Select mux mode: ALT2 mux port: AUDIOMIX_SAI3_MCLK of\ninstance: sai3\n011 ALT3_ISP_SHUTTER_OPEN_0  Select mux mode: ALT3 mux port: ISP_SHUTTER_OPEN_0 of\ninstance: isp\n100 ALT4_I2C3_SCL  Select mux mode: ALT4 mux port: I2C3_SCL of instance: i2c3\n101 ALT5_GPIO3_IO[14]  Select mux mode: ALT5 mux port: GPIO3_IO14 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[12]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE12 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B",
    "address": "0x3033011C",
    "address_cyclic": null,
    "page": 1496,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_RE_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: NAND_RE_B.\n000 ALT0_NAND_RE_B  Select mux mode: ALT0 mux port: NAND_RE_B of instance: nand\n001 ALT1_FLEXSPI_B_DQS  Select mux mode: ALT1 mux port: FLEXSPI_B_DQS of instance:\nflexspi\n010 ALT2_USDHC3_DATA4  Select mux mode: ALT2 mux port: USDHC3_DATA4 of instance:\nusdhc3\n100 ALT4_UART4_TX  Select mux mode: ALT4 mux port: UART4_TX of instance: uart4\n101 ALT5_GPIO3_IO[15]  Select mux mode: ALT5 mux port: GPIO3_IO15 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[13]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE13 of\ninstance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B",
    "address": "0x30330120",
    "address_cyclic": null,
    "page": 1497,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad NAND_READY_B\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: NAND_READY_B.\n000 ALT0_NAND_READY_B  Select mux mode: ALT0 mux port: NAND_READY_B of instance: nand\n010 ALT2_USDHC3_RESET_B  Select mux mode: ALT2 mux port: USDHC3_RESET_B of instance:\nusdhc3\n100 ALT4_I2C3_SCL  Select mux mode: ALT4 mux port: I2C3_SCL of instance: i2c3\n101 ALT5_GPIO3_IO[16]  Select mux mode: ALT5 mux port: GPIO3_IO16 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[14]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE14 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B",
    "address": "0x30330124",
    "address_cyclic": null,
    "page": 1499,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_WE_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: NAND_WE_B.\n000 ALT0_NAND_WE_B  Select mux mode: ALT0 mux port: NAND_WE_B of instance: nand\n010 ALT2_USDHC3_CLK  Select mux mode: ALT2 mux port: USDHC3_CLK of instance: usdhc3\n100 ALT4_I2C3_SDA  Select mux mode: ALT4 mux port: I2C3_SDA of instance: i2c3\n101 ALT5_GPIO3_IO[17]  Select mux mode: ALT5 mux port: GPIO3_IO17 of instance: gpio3\n110 ALT6_CORESIGHT_TRACE[15]  Select mux mode: ALT6 mux port: CORESIGHT_TRACE15 of\ninstance: coresight"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B",
    "address": "0x30330128",
    "address_cyclic": null,
    "page": 1500,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad NAND_WP_B\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: NAND_WP_B.\n000 ALT0_NAND_WP_B  Select mux mode: ALT0 mux port: NAND_WP_B of instance: nand\n010 ALT2_USDHC3_CMD  Select mux mode: ALT2 mux port: USDHC3_CMD of instance: usdhc3\n100 ALT4_I2C4_SCL  Select mux mode: ALT4 mux port: I2C4_SCL of instance: i2c4\n101 ALT5_GPIO3_IO[18]  Select mux mode: ALT5 mux port: GPIO3_IO18 of instance: gpio3\n110 ALT6_CORESIGHT_EVENTO  Select mux mode: ALT6 mux port: CORESIGHT_EVENTO of\ninstance: coresight\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI5_RXFS",
    "address": "0x3033012C",
    "address_cyclic": null,
    "page": 1501,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI5_RXFS\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI5_RXFS.\n000 ALT0_AUDIOMIX_SAI5_RX_SYNC  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI5_RX_SYNC of instance: sai5\n001 ALT1_AUDIOMIX_SAI1_TX_DATA[0]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI1_TX_DATA00 of instance: sai1\n010 ALT2_PWM4_OUT  Select mux mode: ALT2 mux port: PWM4_OUT of instance: pwm4\n011 ALT3_I2C6_SCL  Select mux mode: ALT3 mux port: I2C6_SCL of instance: i2c6\n101 ALT5_GPIO3_IO[19]  Select mux mode: ALT5 mux port: GPIO3_IO19 of instance: gpio3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI5_RXC",
    "address": "0x30330130",
    "address_cyclic": null,
    "page": 1503,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI5_RXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI5_RXC.\n000 ALT0_AUDIOMIX_SAI5_RX_BCLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI5_RX_BCLK of instance: sai5\n001 ALT1_AUDIOMIX_SAI1_TX_DATA[1]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI1_TX_DATA01 of instance: sai1\n010 ALT2_PWM3_OUT  Select mux mode: ALT2 mux port: PWM3_OUT of instance: pwm3\n011 ALT3_I2C6_SDA  Select mux mode: ALT3 mux port: I2C6_SDA of instance: i2c6\n100 ALT4_AUDIOMIX_PDM_CLK  Select mux mode: ALT4 mux port: AUDIOMIX_PDM_CLK of\ninstance: pdm\n101 ALT5_GPIO3_IO[20]  Select mux mode: ALT5 mux port: GPIO3_IO20 of instance: gpio3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD0",
    "address": "0x30330134",
    "address_cyclic": null,
    "page": 1504,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI5_RXD0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI5_RXD0.\n000 ALT0_AUDIOMIX_SAI5_RX_DATA[0]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI5_RX_DATA00 of instance: sai5\n001 ALT1_AUDIOMIX_SAI1_TX_DATA[2]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI1_TX_DATA02 of instance: sai1\n010 ALT2_PWM2_OUT  Select mux mode: ALT2 mux port: PWM2_OUT of instance: pwm2\n011 ALT3_I2C5_SCL  Select mux mode: ALT3 mux port: I2C5_SCL of instance: i2c5\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[0]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM00 of instance: pdm\n101 ALT5_GPIO3_IO[21]  Select mux mode: ALT5 mux port: GPIO3_IO21 of instance: gpio3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD1",
    "address": "0x30330138",
    "address_cyclic": null,
    "page": 1505,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad SAI5_RXD1\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SAI5_RXD1.\n000 ALT0_AUDIOMIX_SAI5_RX_DATA[1]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI5_RX_DATA01 of instance: sai5\n001 ALT1_AUDIOMIX_SAI1_TX_DATA[3]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI1_TX_DATA03 of instance: sai1\n010 ALT2_AUDIOMIX_SAI1_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI1_TX_SYNC of instance: sai1\n011 ALT3_AUDIOMIX_SAI5_TX_SYNC  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI5_TX_SYNC of instance: sai5\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm\n101 ALT5_GPIO3_IO[22]  Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: gpio3\n110 ALT6_CAN1_TX  Select mux mode: ALT6 mux port: CAN1_TX of instance: can1"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD2",
    "address": "0x3033013C",
    "address_cyclic": null,
    "page": 1507,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI5_RXD2\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SAI5_RXD2.\n000 ALT0_AUDIOMIX_SAI5_RX_DATA[2]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI5_RX_DATA02 of instance: sai5\n001 ALT1_AUDIOMIX_SAI1_TX_DATA[4]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI1_TX_DATA04 of instance: sai1\n010 ALT2_AUDIOMIX_SAI1_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI1_TX_SYNC of instance: sai1\n011 ALT3_AUDIOMIX_SAI5_TX_BCLK  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI5_TX_BCLK of instance: sai5\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm\n101 ALT5_GPIO3_IO[23]  Select mux mode: ALT5 mux port: GPIO3_IO23 of instance: gpio3\n110 ALT6_CAN1_RX  Select mux mode: ALT6 mux port: CAN1_RX of instance: can1\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD3",
    "address": "0x30330140",
    "address_cyclic": null,
    "page": 1508,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI5_RXD3\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SAI5_RXD3.\n000 ALT0_AUDIOMIX_SAI5_RX_DATA[3]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI5_RX_DATA03 of instance: sai5\n001 ALT1_AUDIOMIX_SAI1_TX_DATA[5]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI1_TX_DATA05 of instance: sai1\n010 ALT2_AUDIOMIX_SAI1_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI1_TX_SYNC of instance: sai1\n011 ALT3_AUDIOMIX_SAI5_TX_DATA[0]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI5_TX_DATA00 of instance: sai5\n100 ALT4_AUDIOMIX_PDM_BIT_STREAM[3]  Select mux mode: ALT4 mux port:\nAUDIOMIX_PDM_BIT_STREAM03 of instance: pdm\n101 ALT5_GPIO3_IO[24]  Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: gpio3\n110 ALT6_CAN2_TX  Select mux mode: ALT6 mux port: CAN2_TX of instance: can2"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI5_MCLK",
    "address": "0x30330144",
    "address_cyclic": null,
    "page": 1510,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI5_MCLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI5_MCLK.\n000 ALT0_AUDIOMIX_SAI5_MCLK  Select mux mode: ALT0 mux port: AUDIOMIX_SAI5_MCLK of\ninstance: sai5\n001 ALT1_AUDIOMIX_SAI1_TX_BCLK  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI1_TX_BCLK of instance: sai1\n010 ALT2_PWM1_OUT  Select mux mode: ALT2 mux port: PWM1_OUT of instance: pwm1\n011 ALT3_I2C5_SDA  Select mux mode: ALT3 mux port: I2C5_SDA of instance: i2c5\n101 ALT5_GPIO3_IO[25]  Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3\n110 ALT6_CAN2_RX  Select mux mode: ALT6 mux port: CAN2_RX of instance: can2\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXFS",
    "address": "0x30330148",
    "address_cyclic": null,
    "page": 1511,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXFS\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SAI1_RXFS.\n000 ALT0_AUDIOMIX_SAI1_RX_SYNC  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_SYNC of instance: sai1\n100 ALT4_ENET1_1588_EVENT0_IN  Select mux mode: ALT4 mux port: ENET1_1588_EVENT0_IN\nof instance: enet1\n101 ALT5_GPIO4_IO[0]  Select mux mode: ALT5 mux port: GPIO4_IO00 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXC",
    "address": "0x3033014C",
    "address_cyclic": null,
    "page": 1512,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: SAI1_RXC.\n000 ALT0_AUDIOMIX_SAI1_RX_BCLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_BCLK of instance: sai1\n011 ALT3_AUDIOMIX_PDM_CLK  Select mux mode: ALT3 mux port: AUDIOMIX_PDM_CLK of\ninstance: pdm\n100 ALT4_ENET1_1588_EVENT0_OUT  Select mux mode: ALT4 mux port:\nENET1_1588_EVENT0_OUT of instance: enet1\n101 ALT5_GPIO4_IO[1]  Select mux mode: ALT5 mux port: GPIO4_IO01 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD0",
    "address": "0x30330150",
    "address_cyclic": null,
    "page": 1514,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI1_RXD0.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[0]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA00 of instance: sai1\n010 ALT2_AUDIOMIX_SAI1_TX_DATA[1]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI1_TX_DATA01 of instance: sai1\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[0]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM00 of instance: pdm\n100 ALT4_ENET1_1588_EVENT1_IN  Select mux mode: ALT4 mux port: ENET1_1588_EVENT1_IN\nof instance: enet1\n101 ALT5_GPIO4_IO[2]  Select mux mode: ALT5 mux port: GPIO4_IO02 of instance: gpio4\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD1",
    "address": "0x30330154",
    "address_cyclic": null,
    "page": 1515,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD1\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: SAI1_RXD1.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[1]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA01 of instance: sai1\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm\n100 ALT4_ENET1_1588_EVENT1_OUT  Select mux mode: ALT4 mux port:\nENET1_1588_EVENT1_OUT of instance: enet1\n101 ALT5_GPIO4_IO[3]  Select mux mode: ALT5 mux port: GPIO4_IO03 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD2",
    "address": "0x30330158",
    "address_cyclic": null,
    "page": 1517,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD2\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: SAI1_RXD2.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[2]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA02 of instance: sai1\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm\n100 ALT4_ENET1_MDC  Select mux mode: ALT4 mux port: ENET1_MDC of instance: enet1\n101 ALT5_GPIO4_IO[4]  Select mux mode: ALT5 mux port: GPIO4_IO04 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD3",
    "address": "0x3033015C",
    "address_cyclic": null,
    "page": 1518,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD3\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: SAI1_RXD3.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[3]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA03 of instance: sai1\n011 ALT3_AUDIOMIX_PDM_BIT_STREAM[3]  Select mux mode: ALT3 mux port:\nAUDIOMIX_PDM_BIT_STREAM03 of instance: pdm\n100 ALT4_ENET1_MDIO  Select mux mode: ALT4 mux port: ENET1_MDIO of instance: enet1\n101 ALT5_GPIO4_IO[5]  Select mux mode: ALT5 mux port: GPIO4_IO05 of instance: gpio4\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4",
    "address": "0x30330160",
    "address_cyclic": null,
    "page": 1519,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD4\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI1_RXD4.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[4]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA04 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_TX_BCLK  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI6_TX_BCLK of instance: sai6\n010 ALT2_AUDIOMIX_SAI6_RX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_RX_BCLK of instance: sai6\n100 ALT4_ENET1_RGMII_RD0  Select mux mode: ALT4 mux port: ENET1_RGMII_RD0 of instance:\nenet1\n101 ALT5_GPIO4_IO[6]  Select mux mode: ALT5 mux port: GPIO4_IO06 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5",
    "address": "0x30330164",
    "address_cyclic": null,
    "page": 1521,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD5\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI1_RXD5.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[5]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA05 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_TX_DATA[0]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI6_TX_DATA00 of instance: sai6\n010 ALT2_AUDIOMIX_SAI6_RX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_RX_DATA00 of instance: sai6\n011 ALT3_AUDIOMIX_SAI1_RX_SYNC  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI1_RX_SYNC of instance: sai1\n100 ALT4_ENET1_RGMII_RD1  Select mux mode: ALT4 mux port: ENET1_RGMII_RD1 of instance:\nenet1\n101 ALT5_GPIO4_IO[7]  Select mux mode: ALT5 mux port: GPIO4_IO07 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6",
    "address": "0x30330168",
    "address_cyclic": null,
    "page": 1522,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD6\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI1_RXD6.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[6]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA06 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_TX_SYNC  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI6_TX_SYNC of instance: sai6\n010 ALT2_AUDIOMIX_SAI6_RX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_RX_SYNC of instance: sai6\n100 ALT4_ENET1_RGMII_RD2  Select mux mode: ALT4 mux port: ENET1_RGMII_RD2 of instance:\nenet1\n101 ALT5_GPIO4_IO[8]  Select mux mode: ALT5 mux port: GPIO4_IO08 of instance: gpio4\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7",
    "address": "0x3033016C",
    "address_cyclic": null,
    "page": 1523,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_RXD7\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI1_RXD7.\n000 ALT0_AUDIOMIX_SAI1_RX_DATA[7]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_RX_DATA07 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_MCLK  Select mux mode: ALT1 mux port: AUDIOMIX_SAI6_MCLK of\ninstance: sai6\n010 ALT2_AUDIOMIX_SAI1_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI1_TX_SYNC of instance: sai1\n011 ALT3_AUDIOMIX_SAI1_TX_DATA[4]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI1_TX_DATA04 of instance: sai1\n100 ALT4_ENET1_RGMII_RD3  Select mux mode: ALT4 mux port: ENET1_RGMII_RD3 of instance:\nenet1\n101 ALT5_GPIO4_IO[9]  Select mux mode: ALT5 mux port: GPIO4_IO09 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXFS",
    "address": "0x30330170",
    "address_cyclic": null,
    "page": 1525,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXFS\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SAI1_TXFS.\n000 ALT0_AUDIOMIX_SAI1_TX_SYNC  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_SYNC of instance: sai1\n100 ALT4_ENET1_RGMII_RX_CTL  Select mux mode: ALT4 mux port: ENET1_RGMII_RX_CTL of\ninstance: enet1\n101 ALT5_GPIO4_IO[10]  Select mux mode: ALT5 mux port: GPIO4_IO10 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXC",
    "address": "0x30330174",
    "address_cyclic": null,
    "page": 1526,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SAI1_TXC.\n000 ALT0_AUDIOMIX_SAI1_TX_BCLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_BCLK of instance: sai1\n100 ALT4_ENET1_RGMII_RXC  Select mux mode: ALT4 mux port: ENET1_RGMII_RXC of instance:\nenet1\n101 ALT5_GPIO4_IO[11]  Select mux mode: ALT5 mux port: GPIO4_IO11 of instance: gpio4\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD0",
    "address": "0x30330178",
    "address_cyclic": null,
    "page": 1527,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SAI1_TXD0.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[0]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA00 of instance: sai1\n100 ALT4_ENET1_RGMII_TD0  Select mux mode: ALT4 mux port: ENET1_RGMII_TD0 of instance:\nenet1\n101 ALT5_GPIO4_IO[12]  Select mux mode: ALT5 mux port: GPIO4_IO12 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD1",
    "address": "0x3033017C",
    "address_cyclic": null,
    "page": 1528,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD1\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SAI1_TXD1.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[1]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA01 of instance: sai1\n100 ALT4_ENET1_RGMII_TD1  Select mux mode: ALT4 mux port: ENET1_RGMII_TD1 of instance:\nenet1\n101 ALT5_GPIO4_IO[13]  Select mux mode: ALT5 mux port: GPIO4_IO13 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD2",
    "address": "0x30330180",
    "address_cyclic": null,
    "page": 1530,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD2\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SAI1_TXD2.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[2]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA02 of instance: sai1\n100 ALT4_ENET1_RGMII_TD2  Select mux mode: ALT4 mux port: ENET1_RGMII_TD2 of instance:\nenet1\n101 ALT5_GPIO4_IO[14]  Select mux mode: ALT5 mux port: GPIO4_IO14 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD3",
    "address": "0x30330184",
    "address_cyclic": null,
    "page": 1531,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD3\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 3 iomux modes to be used for pad: SAI1_TXD3.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[3]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA03 of instance: sai1\n100 ALT4_ENET1_RGMII_TD3  Select mux mode: ALT4 mux port: ENET1_RGMII_TD3 of instance:\nenet1\n101 ALT5_GPIO4_IO[15]  Select mux mode: ALT5 mux port: GPIO4_IO15 of instance: gpio4\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4",
    "address": "0x30330188",
    "address_cyclic": null,
    "page": 1532,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD4\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI1_TXD4.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[4]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA04 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_RX_BCLK  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI6_RX_BCLK of instance: sai6\n010 ALT2_AUDIOMIX_SAI6_TX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_TX_BCLK of instance: sai6\n100 ALT4_ENET1_RGMII_TX_CTL  Select mux mode: ALT4 mux port: ENET1_RGMII_TX_CTL of\ninstance: enet1\n101 ALT5_GPIO4_IO[16]  Select mux mode: ALT5 mux port: GPIO4_IO16 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5",
    "address": "0x3033018C",
    "address_cyclic": null,
    "page": 1534,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD5\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI1_TXD5.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[5]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA05 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_RX_DATA[0]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI6_RX_DATA00 of instance: sai6\n010 ALT2_AUDIOMIX_SAI6_TX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_TX_DATA00 of instance: sai6\n100 ALT4_ENET1_RGMII_TXC  Select mux mode: ALT4 mux port: ENET1_RGMII_TXC of instance:\nenet1\n101 ALT5_GPIO4_IO[17]  Select mux mode: ALT5 mux port: GPIO4_IO17 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6",
    "address": "0x30330190",
    "address_cyclic": null,
    "page": 1535,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD6\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI1_TXD6.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[6]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA06 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_RX_SYNC  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI6_RX_SYNC of instance: sai6\n010 ALT2_AUDIOMIX_SAI6_TX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI6_TX_SYNC of instance: sai6\n100 ALT4_ENET1_RX_ER  Select mux mode: ALT4 mux port: ENET1_RX_ER of instance: enet1\n101 ALT5_GPIO4_IO[18]  Select mux mode: ALT5 mux port: GPIO4_IO18 of instance: gpio4\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD7",
    "address": "0x30330194",
    "address_cyclic": null,
    "page": 1536,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_TXD7\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: SAI1_TXD7.\n000 ALT0_AUDIOMIX_SAI1_TX_DATA[7]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI1_TX_DATA07 of instance: sai1\n001 ALT1_AUDIOMIX_SAI6_MCLK  Select mux mode: ALT1 mux port: AUDIOMIX_SAI6_MCLK of\ninstance: sai6\n011 ALT3_AUDIOMIX_PDM_CLK  Select mux mode: ALT3 mux port: AUDIOMIX_PDM_CLK of\ninstance: pdm\n100 ALT4_ENET1_TX_ER  Select mux mode: ALT4 mux port: ENET1_TX_ER of instance: enet1\n101 ALT5_GPIO4_IO[19]  Select mux mode: ALT5 mux port: GPIO4_IO19 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK",
    "address": "0x30330198",
    "address_cyclic": null,
    "page": 1538,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI1_MCLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: SAI1_MCLK.\n000 ALT0_AUDIOMIX_SAI1_MCLK  Select mux mode: ALT0 mux port: AUDIOMIX_SAI1_MCLK of\ninstance: sai1\n010 ALT2_AUDIOMIX_SAI1_TX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI1_TX_BCLK of instance: sai1\n100 ALT4_ENET1_TX_CLK  Select mux mode: ALT4 mux port: ENET1_TX_CLK of instance: enet1\n101 ALT5_GPIO4_IO[20]  Select mux mode: ALT5 mux port: GPIO4_IO20 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI2_RXFS",
    "address": "0x3033019C",
    "address_cyclic": null,
    "page": 1539,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI2_RXFS\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI2_RXFS.\n000 ALT0_AUDIOMIX_SAI2_RX_SYNC  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI2_RX_SYNC of instance: sai2\n001 ALT1_AUDIOMIX_SAI5_TX_SYNC  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI5_TX_SYNC of instance: sai5\n010 ALT2_AUDIOMIX_SAI5_TX_DATA[1]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI5_TX_DATA01 of instance: sai5\n011 ALT3_AUDIOMIX_SAI2_RX_DATA[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI2_RX_DATA01 of instance: sai2\n100 ALT4_UART1_TX  Select mux mode: ALT4 mux port: UART1_TX of instance: uart1\n101 ALT5_GPIO4_IO[21]  Select mux mode: ALT5 mux port: GPIO4_IO21 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI2_RXC",
    "address": "0x303301A0",
    "address_cyclic": null,
    "page": 1540,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI2_RXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SAI2_RXC.\n000 ALT0_AUDIOMIX_SAI2_RX_BCLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI2_RX_BCLK of instance: sai2\n001 ALT1_AUDIOMIX_SAI5_TX_BCLK  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI5_TX_BCLK of instance: sai5\n011 ALT3_CAN1_TX  Select mux mode: ALT3 mux port: CAN1_TX of instance: can1\n100 ALT4_UART1_RX  Select mux mode: ALT4 mux port: UART1_RX of instance: uart1\n101 ALT5_GPIO4_IO[22]  Select mux mode: ALT5 mux port: GPIO4_IO22 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI2_RXD0",
    "address": "0x303301A4",
    "address_cyclic": null,
    "page": 1542,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI2_RXD0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI2_RXD0.\n000 ALT0_AUDIOMIX_SAI2_RX_DATA[0]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI2_RX_DATA00 of instance: sai2\n001 ALT1_AUDIOMIX_SAI5_TX_DATA[0]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI5_TX_DATA00 of instance: sai5\n010 ALT2_ENET_QOS_1588_EVENT2_OUT  Select mux mode: ALT2 mux port:\nENET_QOS_1588_EVENT2_OUT of instance: enet_qos\n011 ALT3_AUDIOMIX_SAI2_TX_DATA[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI2_TX_DATA01 of instance: sai2\n100 ALT4_UART1_RTS_B  Select mux mode: ALT4 mux port: UART1_RTS_B of instance: uart1\n101 ALT5_GPIO4_IO[23]  Select mux mode: ALT5 mux port: GPIO4_IO23 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[3]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM03 of instance: pdm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI2_TXFS",
    "address": "0x303301A8",
    "address_cyclic": null,
    "page": 1543,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI2_TXFS\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI2_TXFS.\n000 ALT0_AUDIOMIX_SAI2_TX_SYNC  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI2_TX_SYNC of instance: sai2\n001 ALT1_AUDIOMIX_SAI5_TX_DATA[1]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI5_TX_DATA01 of instance: sai5\n010 ALT2_ENET_QOS_1588_EVENT3_OUT  Select mux mode: ALT2 mux port:\nENET_QOS_1588_EVENT3_OUT of instance: enet_qos\n011 ALT3_AUDIOMIX_SAI2_TX_DATA[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI2_TX_DATA01 of instance: sai2\n100 ALT4_UART1_CTS_B  Select mux mode: ALT4 mux port: UART1_CTS_B of instance: uart1\n101 ALT5_GPIO4_IO[24]  Select mux mode: ALT5 mux port: GPIO4_IO24 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI2_TXC",
    "address": "0x303301AC",
    "address_cyclic": null,
    "page": 1545,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI2_TXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI2_TXC.\n000 ALT0_AUDIOMIX_SAI2_TX_BCLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI2_TX_BCLK of instance: sai2\n001 ALT1_AUDIOMIX_SAI5_TX_DATA[2]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI5_TX_DATA02 of instance: sai5\n011 ALT3_CAN1_RX  Select mux mode: ALT3 mux port: CAN1_RX of instance: can1\n101 ALT5_GPIO4_IO[25]  Select mux mode: ALT5 mux port: GPIO4_IO25 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI2_TXD0",
    "address": "0x303301B0",
    "address_cyclic": null,
    "page": 1546,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI2_TXD0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI2_TXD0.\n000 ALT0_AUDIOMIX_SAI2_TX_DATA[0]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI2_TX_DATA00 of instance: sai2\n001 ALT1_AUDIOMIX_SAI5_TX_DATA[3]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI5_TX_DATA03 of instance: sai5\n010 ALT2_ENET_QOS_1588_EVENT2_IN  Select mux mode: ALT2 mux port:\nENET_QOS_1588_EVENT2_IN of instance: enet_qos\n011 ALT3_CAN2_TX  Select mux mode: ALT3 mux port: CAN2_TX of instance: can2\n100 ALT4_ENET_QOS_1588_EVENT2_AUX_IN  Select mux mode: ALT4 mux port:\nENET_QOS_1588_EVENT2_AUX_IN of instance: enet_qos\n101 ALT5_GPIO4_IO[26]  Select mux mode: ALT5 mux port: GPIO4_IO26 of instance: gpio4"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI2_MCLK",
    "address": "0x303301B4",
    "address_cyclic": null,
    "page": 1548,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI2_MCLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI2_MCLK.\n000 ALT0_AUDIOMIX_SAI2_MCLK  Select mux mode: ALT0 mux port: AUDIOMIX_SAI2_MCLK of\ninstance: sai2\n001 ALT1_AUDIOMIX_SAI5_MCLK  Select mux mode: ALT1 mux port: AUDIOMIX_SAI5_MCLK of\ninstance: sai5\n010 ALT2_ENET_QOS_1588_EVENT3_IN  Select mux mode: ALT2 mux port:\nENET_QOS_1588_EVENT3_IN of instance: enet_qos\n011 ALT3_CAN2_RX  Select mux mode: ALT3 mux port: CAN2_RX of instance: can2\n100 ALT4_ENET_QOS_1588_EVENT3_AUX_IN  Select mux mode: ALT4 mux port:\nENET_QOS_1588_EVENT3_AUX_IN of instance: enet_qos\n101 ALT5_GPIO4_IO[27]  Select mux mode: ALT5 mux port: GPIO4_IO27 of instance: gpio4\n110 ALT6_AUDIOMIX_SAI3_MCLK  Select mux mode: ALT6 mux port: AUDIOMIX_SAI3_MCLK of\ninstance: sai3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS",
    "address": "0x303301B8",
    "address_cyclic": null,
    "page": 1549,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI3_RXFS\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI3_RXFS.\n000 ALT0_AUDIOMIX_SAI3_RX_SYNC  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI3_RX_SYNC of instance: sai3\n001 ALT1_AUDIOMIX_SAI2_RX_DATA[1]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI2_RX_DATA01 of instance: sai2\n010 ALT2_AUDIOMIX_SAI5_RX_SYNC  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI5_RX_SYNC of instance: sai5\n011 ALT3_AUDIOMIX_SAI3_RX_DATA[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI3_RX_DATA01 of instance: sai3\n100 ALT4_AUDIOMIX_SPDIF1_IN  Select mux mode: ALT4 mux port: AUDIOMIX_SPDIF1_IN of\ninstance: spdif\n101 ALT5_GPIO4_IO[28]  Select mux mode: ALT5 mux port: GPIO4_IO28 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[0]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM00 of instance: pdm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI3_RXC",
    "address": "0x303301BC",
    "address_cyclic": null,
    "page": 1550,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI3_RXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI3_RXC.\n000 ALT0_AUDIOMIX_SAI3_RX_BCLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI3_RX_BCLK of instance: sai3\n001 ALT1_AUDIOMIX_SAI2_RX_DATA[2]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI2_RX_DATA02 of instance: sai2\n010 ALT2_AUDIOMIX_SAI5_RX_BCLK  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI5_RX_BCLK of instance: sai5\n011 ALT3_GPT1_CLK  Select mux mode: ALT3 mux port: GPT1_CLK of instance: gpt1\n100 ALT4_UART2_CTS_B  Select mux mode: ALT4 mux port: UART2_CTS_B of instance: uart2\n101 ALT5_GPIO4_IO[29]  Select mux mode: ALT5 mux port: GPIO4_IO29 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_CLK  Select mux mode: ALT6 mux port: AUDIOMIX_PDM_CLK of\ninstance: pdm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI3_RXD",
    "address": "0x303301C0",
    "address_cyclic": null,
    "page": 1552,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI3_RXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SAI3_RXD.\n000 ALT0_AUDIOMIX_SAI3_RX_DATA[0]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI3_RX_DATA00 of instance: sai3\n001 ALT1_AUDIOMIX_SAI2_RX_DATA[3]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI2_RX_DATA03 of instance: sai2\n010 ALT2_AUDIOMIX_SAI5_RX_DATA[0]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI5_RX_DATA00 of instance: sai5\n100 ALT4_UART2_RTS_B  Select mux mode: ALT4 mux port: UART2_RTS_B of instance: uart2\n101 ALT5_GPIO4_IO[30]  Select mux mode: ALT5 mux port: GPIO4_IO30 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[1]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM01 of instance: pdm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI3_TXFS",
    "address": "0x303301C4",
    "address_cyclic": null,
    "page": 1553,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad SAI3_TXFS\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI3_TXFS.\n000 ALT0_AUDIOMIX_SAI3_TX_SYNC  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI3_TX_SYNC of instance: sai3\n001 ALT1_AUDIOMIX_SAI2_TX_DATA[1]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI2_TX_DATA01 of instance: sai2\n010 ALT2_AUDIOMIX_SAI5_RX_DATA[1]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI5_RX_DATA01 of instance: sai5\n011 ALT3_AUDIOMIX_SAI3_TX_DATA[1]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI3_TX_DATA01 of instance: sai3\n100 ALT4_UART2_RX  Select mux mode: ALT4 mux port: UART2_RX of instance: uart2\n101 ALT5_GPIO4_IO[31]  Select mux mode: ALT5 mux port: GPIO4_IO31 of instance: gpio4\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[3]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM03 of instance: pdm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI3_TXC",
    "address": "0x303301C8",
    "address_cyclic": null,
    "page": 1555,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI3_TXC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 8 iomux modes to be used for pad: SAI3_TXC.\n000 ALT0_AUDIOMIX_SAI3_TX_BCLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI3_TX_BCLK of instance: sai3\n001 ALT1_AUDIOMIX_SAI2_TX_DATA[2]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI2_TX_DATA02 of instance: sai2\n010 ALT2_AUDIOMIX_SAI5_RX_DATA[2]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI5_RX_DATA02 of instance: sai5\n011 ALT3_GPT1_CAPTURE1  Select mux mode: ALT3 mux port: GPT1_CAPTURE1 of instance:\ngpt1\n100 ALT4_UART2_TX  Select mux mode: ALT4 mux port: UART2_TX of instance: uart2\n101 ALT5_GPIO5_IO[0]  Select mux mode: ALT5 mux port: GPIO5_IO00 of instance: gpio5\n110 ALT6_AUDIOMIX_PDM_BIT_STREAM[2]  Select mux mode: ALT6 mux port:\nAUDIOMIX_PDM_BIT_STREAM02 of instance: pdm\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI3_TXD",
    "address": "0x303301CC",
    "address_cyclic": null,
    "page": 1556,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI3_TXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SAI3_TXD.\n000 ALT0_AUDIOMIX_SAI3_TX_DATA[0]  Select mux mode: ALT0 mux port:\nAUDIOMIX_SAI3_TX_DATA00 of instance: sai3\n001 ALT1_AUDIOMIX_SAI2_TX_DATA[3]  Select mux mode: ALT1 mux port:\nAUDIOMIX_SAI2_TX_DATA03 of instance: sai2\n010 ALT2_AUDIOMIX_SAI5_RX_DATA[3]  Select mux mode: ALT2 mux port:\nAUDIOMIX_SAI5_RX_DATA03 of instance: sai5\n011 ALT3_GPT1_CAPTURE2  Select mux mode: ALT3 mux port: GPT1_CAPTURE2 of instance:\ngpt1\n100 ALT4_AUDIOMIX_SPDIF1_EXT_CLK  Select mux mode: ALT4 mux port:\nAUDIOMIX_SPDIF1_EXT_CLK of instance: spdif\n101 ALT5_GPIO5_IO[1]  Select mux mode: ALT5 mux port: GPIO5_IO01 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SAI3_MCLK",
    "address": "0x303301D0",
    "address_cyclic": null,
    "page": 1558,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SAI3_MCLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: SAI3_MCLK.\n000 ALT0_AUDIOMIX_SAI3_MCLK  Select mux mode: ALT0 mux port: AUDIOMIX_SAI3_MCLK of\ninstance: sai3\n001 ALT1_PWM4_OUT  Select mux mode: ALT1 mux port: PWM4_OUT of instance: pwm4\n010 ALT2_AUDIOMIX_SAI5_MCLK  Select mux mode: ALT2 mux port: AUDIOMIX_SAI5_MCLK of\ninstance: sai5\n100 ALT4_AUDIOMIX_SPDIF1_OUT  Select mux mode: ALT4 mux port: AUDIOMIX_SPDIF1_OUT\nof instance: spdif\n101 ALT5_GPIO5_IO[2]  Select mux mode: ALT5 mux port: GPIO5_IO02 of instance: gpio5\n110 ALT6_AUDIOMIX_SPDIF1_IN  Select mux mode: ALT6 mux port: AUDIOMIX_SPDIF1_IN of\ninstance: spdif\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SPDIF_TX",
    "address": "0x303301D4",
    "address_cyclic": null,
    "page": 1559,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n\n1 ENABLED  Force input path of pad SPDIF_TX\n0 DISABLED  Input Path is determined by functionality\n"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SPDIF_TX.\n000 ALT0_AUDIOMIX_SPDIF1_OUT  Select mux mode: ALT0 mux port: AUDIOMIX_SPDIF1_OUT\nof instance: spdif\n001 ALT1_PWM3_OUT  Select mux mode: ALT1 mux port: PWM3_OUT of instance: pwm3\n010 ALT2_I2C5_SCL  Select mux mode: ALT2 mux port: I2C5_SCL of instance: i2c5\n011 ALT3_GPT1_COMPARE1  Select mux mode: ALT3 mux port: GPT1_COMPARE1 of instance:\ngpt1\n100 ALT4_CAN1_TX  Select mux mode: ALT4 mux port: CAN1_TX of instance: can1\n101 ALT5_GPIO5_IO[3]  Select mux mode: ALT5 mux port: GPIO5_IO03 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SPDIF_RX",
    "address": "0x303301D8",
    "address_cyclic": null,
    "page": 1561,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SPDIF_RX\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: SPDIF_RX.\n000 ALT0_AUDIOMIX_SPDIF1_IN  Select mux mode: ALT0 mux port: AUDIOMIX_SPDIF1_IN of\ninstance: spdif\n001 ALT1_PWM2_OUT  Select mux mode: ALT1 mux port: PWM2_OUT of instance: pwm2\n010 ALT2_I2C5_SDA  Select mux mode: ALT2 mux port: I2C5_SDA of instance: i2c5\n011 ALT3_GPT1_COMPARE2  Select mux mode: ALT3 mux port: GPT1_COMPARE2 of instance:\ngpt1\n100 ALT4_CAN1_RX  Select mux mode: ALT4 mux port: CAN1_RX of instance: can1\n101 ALT5_GPIO5_IO[4]  Select mux mode: ALT5 mux port: GPIO5_IO04 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_SPDIF_EXT_CLK",
    "address": "0x303301DC",
    "address_cyclic": null,
    "page": 1562,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad SPDIF_EXT_CLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: SPDIF_EXT_CLK.\n011 ALT3_GPT1_COMPARE3  Select mux mode: ALT3 mux port: GPT1_COMPARE3 of instance:\ngpt1\n101 ALT5_GPIO5_IO[5]  Select mux mode: ALT5 mux port: GPIO5_IO05 of instance: gpio5\n000 ALT0_AUDIOMIX_SPDIF1_EXT_CLK  Select mux mode: ALT0 mux port:\nAUDIOMIX_SPDIF1_EXT_CLK of instance: spdif\n001 ALT1_PWM1_OUT  Select mux mode: ALT1 mux port: PWM1_OUT of instance: pwm1\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK",
    "address": "0x303301E0",
    "address_cyclic": null,
    "page": 1563,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI1_SCLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ECSPI1_SCLK.\n000 ALT0_ECSPI1_SCLK  Select mux mode: ALT0 mux port: ECSPI1_SCLK of instance: ecspi1\n001 ALT1_UART3_RX  Select mux mode: ALT1 mux port: UART3_RX of instance: uart3\n010 ALT2_I2C1_SCL  Select mux mode: ALT2 mux port: I2C1_SCL of instance: i2c1\n011 ALT3_AUDIOMIX_SAI7_RX_SYNC  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI7_RX_SYNC of instance: sai7\n101 ALT5_GPIO5_IO[6]  Select mux mode: ALT5 mux port: GPIO5_IO06 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI",
    "address": "0x303301E4",
    "address_cyclic": null,
    "page": 1565,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI1_MOSI\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ECSPI1_MOSI.\n000 ALT0_ECSPI1_MOSI  Select mux mode: ALT0 mux port: ECSPI1_MOSI of instance: ecspi1\n001 ALT1_UART3_TX  Select mux mode: ALT1 mux port: UART3_TX of instance: uart3\n010 ALT2_I2C1_SDA  Select mux mode: ALT2 mux port: I2C1_SDA of instance: i2c1\n011 ALT3_AUDIOMIX_SAI7_RX_BCLK  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI7_RX_BCLK of instance: sai7\n101 ALT5_GPIO5_IO[7]  Select mux mode: ALT5 mux port: GPIO5_IO07 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO",
    "address": "0x303301E8",
    "address_cyclic": null,
    "page": 1566,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI1_MISO\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ECSPI1_MISO.\n000 ALT0_ECSPI1_MISO  Select mux mode: ALT0 mux port: ECSPI1_MISO of instance: ecspi1\n001 ALT1_UART3_CTS_B  Select mux mode: ALT1 mux port: UART3_CTS_B of instance: uart3\n010 ALT2_I2C2_SCL  Select mux mode: ALT2 mux port: I2C2_SCL of instance: i2c2\n011 ALT3_AUDIOMIX_SAI7_RX_DATA[0]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI7_RX_DATA00 of instance: sai7\n101 ALT5_GPIO5_IO[8]  Select mux mode: ALT5 mux port: GPIO5_IO08 of instance: gpio5\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0",
    "address": "0x303301EC",
    "address_cyclic": null,
    "page": 1567,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI1_SS0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ECSPI1_SS0.\n000 ALT0_ECSPI1_SS0  Select mux mode: ALT0 mux port: ECSPI1_SS0 of instance: ecspi1\n001 ALT1_UART3_RTS_B  Select mux mode: ALT1 mux port: UART3_RTS_B of instance: uart3\n010 ALT2_I2C2_SDA  Select mux mode: ALT2 mux port: I2C2_SDA of instance: i2c2\n011 ALT3_AUDIOMIX_SAI7_TX_SYNC  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI7_TX_SYNC of instance: sai7\n101 ALT5_GPIO5_IO[9]  Select mux mode: ALT5 mux port: GPIO5_IO09 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK",
    "address": "0x303301F0",
    "address_cyclic": null,
    "page": 1569,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI2_SCLK\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ECSPI2_SCLK.\n000 ALT0_ECSPI2_SCLK  Select mux mode: ALT0 mux port: ECSPI2_SCLK of instance: ecspi2\n001 ALT1_UART4_RX  Select mux mode: ALT1 mux port: UART4_RX of instance: uart4\n010 ALT2_I2C3_SCL  Select mux mode: ALT2 mux port: I2C3_SCL of instance: i2c3\n011 ALT3_AUDIOMIX_SAI7_TX_BCLK  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI7_TX_BCLK of instance: sai7\n101 ALT5_GPIO5_IO[10]  Select mux mode: ALT5 mux port: GPIO5_IO10 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI",
    "address": "0x303301F4",
    "address_cyclic": null,
    "page": 1570,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI2_MOSI\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ECSPI2_MOSI.\n000 ALT0_ECSPI2_MOSI  Select mux mode: ALT0 mux port: ECSPI2_MOSI of instance: ecspi2\n001 ALT1_UART4_TX  Select mux mode: ALT1 mux port: UART4_TX of instance: uart4\n010 ALT2_I2C3_SDA  Select mux mode: ALT2 mux port: I2C3_SDA of instance: i2c3\n011 ALT3_AUDIOMIX_SAI7_TX_DATA[0]  Select mux mode: ALT3 mux port:\nAUDIOMIX_SAI7_TX_DATA00 of instance: sai7\n101 ALT5_GPIO5_IO[11]  Select mux mode: ALT5 mux port: GPIO5_IO11 of instance: gpio5\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO",
    "address": "0x303301F8",
    "address_cyclic": null,
    "page": 1571,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI2_MISO\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: ECSPI2_MISO.\n101 ALT5_GPIO5_IO[12]  Select mux mode: ALT5 mux port: GPIO5_IO12 of instance: gpio5\n000 ALT0_ECSPI2_MISO  Select mux mode: ALT0 mux port: ECSPI2_MISO of instance: ecspi2\n001 ALT1_UART4_CTS_B  Select mux mode: ALT1 mux port: UART4_CTS_B of instance: uart4\n010 ALT2_I2C4_SCL  Select mux mode: ALT2 mux port: I2C4_SCL of instance: i2c4\n011 ALT3_AUDIOMIX_SAI7_MCLK  Select mux mode: ALT3 mux port: AUDIOMIX_SAI7_MCLK of\ninstance: sai7\n100 ALT4_CCM_CLKO1  Select mux mode: ALT4 mux port: CCM_CLKO1 of instance: ccm"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0",
    "address": "0x303301FC",
    "address_cyclic": null,
    "page": 1573,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad ECSPI2_SS0\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: ECSPI2_SS0.\n000 ALT0_ECSPI2_SS0  Select mux mode: ALT0 mux port: ECSPI2_SS0 of instance: ecspi2\n001 ALT1_UART4_RTS_B  Select mux mode: ALT1 mux port: UART4_RTS_B of instance: uart4\n010 ALT2_I2C4_SDA  Select mux mode: ALT2 mux port: I2C4_SDA of instance: i2c4\n100 ALT4_CCM_CLKO2  Select mux mode: ALT4 mux port: CCM_CLKO2 of instance: ccm\n101 ALT5_GPIO5_IO[13]  Select mux mode: ALT5 mux port: GPIO5_IO13 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL",
    "address": "0x30330200",
    "address_cyclic": null,
    "page": 1574,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C1_SCL\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: I2C1_SCL.\n000 ALT0_I2C1_SCL  Select mux mode: ALT0 mux port: I2C1_SCL of instance: i2c1\n001 ALT1_ENET_QOS_MDC  Select mux mode: ALT1 mux port: ENET_QOS_MDC of instance:\nenet_qos\n011 ALT3_ECSPI1_SCLK  Select mux mode: ALT3 mux port: ECSPI1_SCLK of instance: ecspi1\n101 ALT5_GPIO5_IO[14]  Select mux mode: ALT5 mux port: GPIO5_IO14 of instance: gpio5\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA",
    "address": "0x30330204",
    "address_cyclic": null,
    "page": 1575,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C1_SDA\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: I2C1_SDA.\n000 ALT0_I2C1_SDA  Select mux mode: ALT0 mux port: I2C1_SDA of instance: i2c1\n001 ALT1_ENET_QOS_MDIO  Select mux mode: ALT1 mux port: ENET_QOS_MDIO of instance:\nenet_qos\n011 ALT3_ECSPI1_MOSI  Select mux mode: ALT3 mux port: ECSPI1_MOSI of instance: ecspi1\n101 ALT5_GPIO5_IO[15]  Select mux mode: ALT5 mux port: GPIO5_IO15 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL",
    "address": "0x30330208",
    "address_cyclic": null,
    "page": 1576,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C2_SCL\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: I2C2_SCL.\n000 ALT0_I2C2_SCL  Select mux mode: ALT0 mux port: I2C2_SCL of instance: i2c2\n001 ALT1_ENET_QOS_1588_EVENT1_IN  Select mux mode: ALT1 mux port:\nENET_QOS_1588_EVENT1_IN of instance: enet_qos\n010 ALT2_USDHC3_CD_B  Select mux mode: ALT2 mux port: USDHC3_CD_B of instance: usdhc3\n011 ALT3_ECSPI1_MISO  Select mux mode: ALT3 mux port: ECSPI1_MISO of instance: ecspi1\n100 ALT4_ENET_QOS_1588_EVENT1_AUX_IN  Select mux mode: ALT4 mux port:\nENET_QOS_1588_EVENT1_AUX_IN of instance: enet_qos\n101 ALT5_GPIO5_IO[16]  Select mux mode: ALT5 mux port: GPIO5_IO16 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA",
    "address": "0x3033020C",
    "address_cyclic": null,
    "page": 1578,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C2_SDA\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: I2C2_SDA.\n000 ALT0_I2C2_SDA  Select mux mode: ALT0 mux port: I2C2_SDA of instance: i2c2\n001 ALT1_ENET_QOS_1588_EVENT1_OUT  Select mux mode: ALT1 mux port:\nENET_QOS_1588_EVENT1_OUT of instance: enet_qos\n010 ALT2_USDHC3_WP  Select mux mode: ALT2 mux port: USDHC3_WP of instance: usdhc3\n011 ALT3_ECSPI1_SS0  Select mux mode: ALT3 mux port: ECSPI1_SS0 of instance: ecspi1\n101 ALT5_GPIO5_IO[17]  Select mux mode: ALT5 mux port: GPIO5_IO17 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL",
    "address": "0x30330210",
    "address_cyclic": null,
    "page": 1579,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C3_SCL\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: I2C3_SCL.\n000 ALT0_I2C3_SCL  Select mux mode: ALT0 mux port: I2C3_SCL of instance: i2c3\n001 ALT1_PWM4_OUT  Select mux mode: ALT1 mux port: PWM4_OUT of instance: pwm4\n010 ALT2_GPT2_CLK  Select mux mode: ALT2 mux port: GPT2_CLK of instance: gpt2\n011 ALT3_ECSPI2_SCLK  Select mux mode: ALT3 mux port: ECSPI2_SCLK of instance: ecspi2\n101 ALT5_GPIO5_IO[18]  Select mux mode: ALT5 mux port: GPIO5_IO18 of instance: gpio5\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA",
    "address": "0x30330214",
    "address_cyclic": null,
    "page": 1580,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C3_SDA\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: I2C3_SDA.\n000 ALT0_I2C3_SDA  Select mux mode: ALT0 mux port: I2C3_SDA of instance: i2c3\n001 ALT1_PWM3_OUT  Select mux mode: ALT1 mux port: PWM3_OUT of instance: pwm3\n010 ALT2_GPT3_CLK  Select mux mode: ALT2 mux port: GPT3_CLK of instance: gpt3\n011 ALT3_ECSPI2_MOSI  Select mux mode: ALT3 mux port: ECSPI2_MOSI of instance: ecspi2\n101 ALT5_GPIO5_IO[19]  Select mux mode: ALT5 mux port: GPIO5_IO19 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL",
    "address": "0x30330218",
    "address_cyclic": null,
    "page": 1581,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C4_SCL\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: I2C4_SCL.\n000 ALT0_I2C4_SCL  Select mux mode: ALT0 mux port: I2C4_SCL of instance: i2c4\n001 ALT1_PWM2_OUT  Select mux mode: ALT1 mux port: PWM2_OUT of instance: pwm2\n010 ALT2_PCIE_CLKREQ_B  Select mux mode: ALT2 mux port: PCIE_CLKREQ_B of instance: pcie\n011 ALT3_ECSPI2_MISO  Select mux mode: ALT3 mux port: ECSPI2_MISO of instance: ecspi2\n101 ALT5_GPIO5_IO[20]  Select mux mode: ALT5 mux port: GPIO5_IO20 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA",
    "address": "0x3033021C",
    "address_cyclic": null,
    "page": 1583,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad I2C4_SDA\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: I2C4_SDA.\n000 ALT0_I2C4_SDA  Select mux mode: ALT0 mux port: I2C4_SDA of instance: i2c4\n001 ALT1_PWM1_OUT  Select mux mode: ALT1 mux port: PWM1_OUT of instance: pwm1\n011 ALT3_ECSPI2_SS0  Select mux mode: ALT3 mux port: ECSPI2_SS0 of instance: ecspi2\n101 ALT5_GPIO5_IO[21]  Select mux mode: ALT5 mux port: GPIO5_IO21 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART1_RXD",
    "address": "0x30330220",
    "address_cyclic": null,
    "page": 1584,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART1_RXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: UART1_RXD.\n000 ALT0_UART1_RX  Select mux mode: ALT0 mux port: UART1_RX of instance: uart1\n001 ALT1_ECSPI3_SCLK  Select mux mode: ALT1 mux port: ECSPI3_SCLK of instance: ecspi3\n101 ALT5_GPIO5_IO[22]  Select mux mode: ALT5 mux port: GPIO5_IO22 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART1_TXD",
    "address": "0x30330224",
    "address_cyclic": null,
    "page": 1585,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART1_TXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: UART1_TXD.\n000 ALT0_UART1_TX  Select mux mode: ALT0 mux port: UART1_TX of instance: uart1\n001 ALT1_ECSPI3_MOSI  Select mux mode: ALT1 mux port: ECSPI3_MOSI of instance: ecspi3\n101 ALT5_GPIO5_IO[23]  Select mux mode: ALT5 mux port: GPIO5_IO23 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART2_RXD",
    "address": "0x30330228",
    "address_cyclic": null,
    "page": 1586,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART2_RXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: UART2_RXD.\n000 ALT0_UART2_RX  Select mux mode: ALT0 mux port: UART2_RX of instance: uart2\n001 ALT1_ECSPI3_MISO  Select mux mode: ALT1 mux port: ECSPI3_MISO of instance: ecspi3\n011 ALT3_GPT1_COMPARE3  Select mux mode: ALT3 mux port: GPT1_COMPARE3 of instance:\ngpt1\n101 ALT5_GPIO5_IO[24]  Select mux mode: ALT5 mux port: GPIO5_IO24 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART2_TXD",
    "address": "0x3033022C",
    "address_cyclic": null,
    "page": 1587,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART2_TXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: UART2_TXD.\n000 ALT0_UART2_TX  Select mux mode: ALT0 mux port: UART2_TX of instance: uart2\n001 ALT1_ECSPI3_SS0  Select mux mode: ALT1 mux port: ECSPI3_SS0 of instance: ecspi3\n011 ALT3_GPT1_COMPARE2  Select mux mode: ALT3 mux port: GPT1_COMPARE2 of instance:\ngpt1\n101 ALT5_GPIO5_IO[25]  Select mux mode: ALT5 mux port: GPIO5_IO25 of instance: gpio5\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART3_RXD",
    "address": "0x30330230",
    "address_cyclic": null,
    "page": 1588,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART3_RXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: UART3_RXD.\n000 ALT0_UART3_RX  Select mux mode: ALT0 mux port: UART3_RX of instance: uart3\n001 ALT1_UART1_CTS_B  Select mux mode: ALT1 mux port: UART1_CTS_B of instance: uart1\n010 ALT2_USDHC3_RESET_B  Select mux mode: ALT2 mux port: USDHC3_RESET_B of instance:\nusdhc3\n011 ALT3_GPT1_CAPTURE2  Select mux mode: ALT3 mux port: GPT1_CAPTURE2 of instance:\ngpt1\n100 ALT4_CAN2_TX  Select mux mode: ALT4 mux port: CAN2_TX of instance: can2\n101 ALT5_GPIO5_IO[26]  Select mux mode: ALT5 mux port: GPIO5_IO26 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART3_TXD",
    "address": "0x30330234",
    "address_cyclic": null,
    "page": 1590,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART3_TXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: UART3_TXD.\n000 ALT0_UART3_TX  Select mux mode: ALT0 mux port: UART3_TX of instance: uart3\n001 ALT1_UART1_RTS_B  Select mux mode: ALT1 mux port: UART1_RTS_B of instance: uart1\n010 ALT2_USDHC3_VSELECT  Select mux mode: ALT2 mux port: USDHC3_VSELECT of instance:\nusdhc3\n011 ALT3_GPT1_CLK  Select mux mode: ALT3 mux port: GPT1_CLK of instance: gpt1\n100 ALT4_CAN2_RX  Select mux mode: ALT4 mux port: CAN2_RX of instance: can2\n101 ALT5_GPIO5_IO[27]  Select mux mode: ALT5 mux port: GPIO5_IO27 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART4_RXD",
    "address": "0x30330238",
    "address_cyclic": null,
    "page": 1591,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART4_RXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 7 iomux modes to be used for pad: UART4_RXD.\n000 ALT0_UART4_RX  Select mux mode: ALT0 mux port: UART4_RX of instance: uart4\n001 ALT1_UART2_CTS_B  Select mux mode: ALT1 mux port: UART2_CTS_B of instance: uart2\n010 ALT2_PCIE_CLKREQ_B  Select mux mode: ALT2 mux port: PCIE_CLKREQ_B of instance: pcie\n011 ALT3_GPT1_COMPARE1  Select mux mode: ALT3 mux port: GPT1_COMPARE1 of instance:\ngpt1\n100 ALT4_I2C6_SCL  Select mux mode: ALT4 mux port: I2C6_SCL of instance: i2c6\n101 ALT5_GPIO5_IO[28]  Select mux mode: ALT5 mux port: GPIO5_IO28 of instance: gpio5\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_UART4_TXD",
    "address": "0x3033023C",
    "address_cyclic": null,
    "page": 1592,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad UART4_TXD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 6 iomux modes to be used for pad: UART4_TXD.\n000 ALT0_UART4_TX  Select mux mode: ALT0 mux port: UART4_TX of instance: uart4\n001 ALT1_UART2_RTS_B  Select mux mode: ALT1 mux port: UART2_RTS_B of instance: uart2\n011 ALT3_GPT1_CAPTURE1  Select mux mode: ALT3 mux port: GPT1_CAPTURE1 of instance:\ngpt1\n100 ALT4_I2C6_SDA  Select mux mode: ALT4 mux port: I2C6_SDA of instance: i2c6\n101 ALT5_GPIO5_IO[29]  Select mux mode: ALT5 mux port: GPIO5_IO29 of instance: gpio5"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_HDMI_DDC_SCL",
    "address": "0x30330240",
    "address_cyclic": null,
    "page": 1594,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad HDMI_DDC_SCL\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: HDMI_DDC_SCL.\n000 ALT0_HDMIMIX_HDMI_SCL  Select mux mode: ALT0 mux port: HDMIMIX_HDMI_SCL of\ninstance: hdmi\n011 ALT3_I2C5_SCL  Select mux mode: ALT3 mux port: I2C5_SCL of instance: i2c5\n100 ALT4_CAN1_TX  Select mux mode: ALT4 mux port: CAN1_TX of instance: can1\n101 ALT5_GPIO3_IO[26]  Select mux mode: ALT5 mux port: GPIO3_IO26 of instance: gpio3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_HDMI_DDC_SDA",
    "address": "0x30330244",
    "address_cyclic": null,
    "page": 1595,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad HDMI_DDC_SDA\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: HDMI_DDC_SDA.\n000 ALT0_HDMIMIX_HDMI_SDA  Select mux mode: ALT0 mux port: HDMIMIX_HDMI_SDA of\ninstance: hdmi\n011 ALT3_I2C5_SDA  Select mux mode: ALT3 mux port: I2C5_SDA of instance: i2c5\n100 ALT4_CAN1_RX  Select mux mode: ALT4 mux port: CAN1_RX of instance: can1\n101 ALT5_GPIO3_IO[27]  Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: gpio3\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_HDMI_CEC",
    "address": "0x30330248",
    "address_cyclic": null,
    "page": 1596,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad HDMI_CEC\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 4 iomux modes to be used for pad: HDMI_CEC.\n000 ALT0_HDMIMIX_HDMI_CEC  Select mux mode: ALT0 mux port: HDMIMIX_HDMI_CEC of\ninstance: hdmi\n011 ALT3_I2C6_SCL  Select mux mode: ALT3 mux port: I2C6_SCL of instance: i2c6\n100 ALT4_CAN2_TX  Select mux mode: ALT4 mux port: CAN2_TX of instance: can2\n101 ALT5_GPIO3_IO[28]  Select mux mode: ALT5 mux port: GPIO3_IO28 of instance: gpio3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_MUX_CTL_PAD_HDMI_HPD",
    "address": "0x3033024C",
    "address_cyclic": null,
    "page": 1597,
    "bits": [
      {
        "range": "31-5",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "4",
        "field": "SION",
        "description": "Software Input On Field.\n\nForce the selected mux mode Input path no matter of MUX_MODE functionality.\n1 ENABLED  Force input path of pad HDMI_HPD\n0 DISABLED  Input Path is determined by functionality"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-0",
        "field": "MUX_MODE",
        "description": "MUX Mode Select Field.\nSelect 1 of 5 iomux modes to be used for pad: HDMI_HPD.\n000 ALT0_HDMIMIX_HDMI_HPD  Select mux mode: ALT0 mux port: HDMIMIX_HDMI_HPD of\ninstance: hdmi\n001 ALT1_AUDIOMIX_HDMI_HPD_O  Select mux mode: ALT1 mux port: AUDIOMIX_HDMI_HPD_O\nof instance: hdmi\n011 ALT3_I2C6_SDA  Select mux mode: ALT3 mux port: I2C6_SDA of instance: i2c6\n100 ALT4_CAN2_RX  Select mux mode: ALT4 mux port: CAN2_RX of instance: can2\n101 ALT5_GPIO3_IO[29]  Select mux mode: ALT5 mux port: GPIO3_IO29 of instance: gpio3"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0",
    "address": "0x30330250",
    "address_cyclic": null,
    "page": 1599,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: BOOT_MODE0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: BOOT_MODE0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: BOOT_MODE0\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: BOOT_MODE0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: BOOT_MODE0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: BOOT_MODE0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1",
    "address": "0x30330254",
    "address_cyclic": null,
    "page": 1600,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: BOOT_MODE1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: BOOT_MODE1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: BOOT_MODE1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: BOOT_MODE1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: BOOT_MODE1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: BOOT_MODE1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE2",
    "address": "0x30330258",
    "address_cyclic": null,
    "page": 1602,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: BOOT_MODE2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: BOOT_MODE2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: BOOT_MODE2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: BOOT_MODE2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: BOOT_MODE2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: BOOT_MODE2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE3",
    "address": "0x3033025C",
    "address_cyclic": null,
    "page": 1604,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: BOOT_MODE3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: BOOT_MODE3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: BOOT_MODE3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: BOOT_MODE3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: BOOT_MODE3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: BOOT_MODE3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD",
    "address": "0x30330260",
    "address_cyclic": null,
    "page": 1606,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: JTAG_MOD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: JTAG_MOD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: JTAG_MOD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: JTAG_MOD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: JTAG_MOD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: JTAG_MOD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI",
    "address": "0x30330264",
    "address_cyclic": null,
    "page": 1608,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: JTAG_TDI\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: JTAG_TDI\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: JTAG_TDI\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: JTAG_TDI\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: JTAG_TDI\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: JTAG_TDI\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS",
    "address": "0x30330268",
    "address_cyclic": null,
    "page": 1610,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: JTAG_TMS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: JTAG_TMS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: JTAG_TMS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: JTAG_TMS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: JTAG_TMS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: JTAG_TMS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK",
    "address": "0x3033026C",
    "address_cyclic": null,
    "page": 1612,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: JTAG_TCK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: JTAG_TCK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: JTAG_TCK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: JTAG_TCK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: JTAG_TCK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: JTAG_TCK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO",
    "address": "0x30330270",
    "address_cyclic": null,
    "page": 1614,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: JTAG_TDO\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: JTAG_TDO\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: JTAG_TDO\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: JTAG_TDO\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: JTAG_TDO\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: JTAG_TDO\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00",
    "address": "0x30330274",
    "address_cyclic": null,
    "page": 1616,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO00\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO00\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO00\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO00\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO00\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO00\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01",
    "address": "0x30330278",
    "address_cyclic": null,
    "page": 1618,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO01\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO01\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO01\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO01\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO01\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO01\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02",
    "address": "0x3033027C",
    "address_cyclic": null,
    "page": 1620,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO02\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO02\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO02\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO02\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO02\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO02\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03",
    "address": "0x30330280",
    "address_cyclic": null,
    "page": 1622,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO03\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO03\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO03\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO03\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO03\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO03\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04",
    "address": "0x30330284",
    "address_cyclic": null,
    "page": 1624,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO04\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO04\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO04\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO04\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO04\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO04\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05",
    "address": "0x30330288",
    "address_cyclic": null,
    "page": 1626,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO05\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO05\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO05\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO05\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO05\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO05\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06",
    "address": "0x3033028C",
    "address_cyclic": null,
    "page": 1628,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO06\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO06\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO06\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO06\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO06\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO06\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07",
    "address": "0x30330290",
    "address_cyclic": null,
    "page": 1630,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO07\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO07\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO07\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO07\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO07\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO07\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08",
    "address": "0x30330294",
    "address_cyclic": null,
    "page": 1632,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO08\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO08\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO08\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO08\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO08\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO08\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09",
    "address": "0x30330298",
    "address_cyclic": null,
    "page": 1634,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO09\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO09\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO09\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO09\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO09\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO09\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10",
    "address": "0x3033029C",
    "address_cyclic": null,
    "page": 1636,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO10\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO10\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO10\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO10\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO10\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO10\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11",
    "address": "0x303302A0",
    "address_cyclic": null,
    "page": 1638,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO11\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO11\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO11\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO11\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO11\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO11\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12",
    "address": "0x303302A4",
    "address_cyclic": null,
    "page": 1640,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO12\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO12\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO12\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO12\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO12\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO12\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13",
    "address": "0x303302A8",
    "address_cyclic": null,
    "page": 1642,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO13\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO13\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO13\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO13\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO13\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO13\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14",
    "address": "0x303302AC",
    "address_cyclic": null,
    "page": 1644,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO14\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO14\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO14\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO14\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO14\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO14\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15",
    "address": "0x303302B0",
    "address_cyclic": null,
    "page": 1646,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: GPIO1_IO15\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: GPIO1_IO15\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: GPIO1_IO15\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: GPIO1_IO15\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: GPIO1_IO15\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: GPIO1_IO15\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_MDC",
    "address": "0x303302B4",
    "address_cyclic": null,
    "page": 1648,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_MDC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_MDC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_MDC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_MDC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_MDC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_MDC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO",
    "address": "0x303302B8",
    "address_cyclic": null,
    "page": 1650,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_MDIO\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_MDIO\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_MDIO\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_MDIO\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_MDIO\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_MDIO\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_TD3",
    "address": "0x303302BC",
    "address_cyclic": null,
    "page": 1652,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_TD3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_TD3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_TD3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_TD3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_TD3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_TD3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_TD2",
    "address": "0x303302C0",
    "address_cyclic": null,
    "page": 1654,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_TD2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_TD2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_TD2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_TD2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_TD2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_TD2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_TD1",
    "address": "0x303302C4",
    "address_cyclic": null,
    "page": 1656,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_TD1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_TD1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_TD1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_TD1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_TD1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_TD1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_TD0",
    "address": "0x303302C8",
    "address_cyclic": null,
    "page": 1658,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_TD0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_TD0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_TD0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_TD0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_TD0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_TD0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_TX_CTL",
    "address": "0x303302CC",
    "address_cyclic": null,
    "page": 1660,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_TX_CTL\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_TX_CTL\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_TX_CTL\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_TX_CTL\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_TX_CTL\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_TX_CTL\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_TXC",
    "address": "0x303302D0",
    "address_cyclic": null,
    "page": 1662,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_TXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_TXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_TXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_TXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_TXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_TXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_RX_CTL",
    "address": "0x303302D4",
    "address_cyclic": null,
    "page": 1664,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_RX_CTL\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_RX_CTL\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_RX_CTL\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_RX_CTL\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_RX_CTL\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_RX_CTL\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_RXC",
    "address": "0x303302D8",
    "address_cyclic": null,
    "page": 1666,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_RXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_RXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_RXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_RXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_RXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_RXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_RD0",
    "address": "0x303302DC",
    "address_cyclic": null,
    "page": 1668,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_RD0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_RD0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_RD0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_RD0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_RD0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_RD0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_RD1",
    "address": "0x303302E0",
    "address_cyclic": null,
    "page": 1670,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_RD1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_RD1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_RD1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_RD1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_RD1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_RD1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_RD2",
    "address": "0x303302E4",
    "address_cyclic": null,
    "page": 1672,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_RD2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_RD2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_RD2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_RD2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_RD2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_RD2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ENET_RD3",
    "address": "0x303302E8",
    "address_cyclic": null,
    "page": 1674,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ENET_RD3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ENET_RD3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ENET_RD3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ENET_RD3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ENET_RD3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ENET_RD3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_CLK",
    "address": "0x303302EC",
    "address_cyclic": null,
    "page": 1676,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_CLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_CLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_CLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_CLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_CLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_CLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_CMD",
    "address": "0x303302F0",
    "address_cyclic": null,
    "page": 1678,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_CMD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_CMD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_CMD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_CMD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_CMD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_CMD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0",
    "address": "0x303302F4",
    "address_cyclic": null,
    "page": 1680,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1",
    "address": "0x303302F8",
    "address_cyclic": null,
    "page": 1682,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2",
    "address": "0x303302FC",
    "address_cyclic": null,
    "page": 1684,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3",
    "address": "0x30330300",
    "address_cyclic": null,
    "page": 1686,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA4",
    "address": "0x30330304",
    "address_cyclic": null,
    "page": 1688,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA4\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA4\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA4\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA4\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA4\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA4\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA5",
    "address": "0x30330308",
    "address_cyclic": null,
    "page": 1690,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA5\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA5\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA5\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA5\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA5\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA5\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA6",
    "address": "0x3033030C",
    "address_cyclic": null,
    "page": 1692,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA6\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA6\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA6\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA6\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA6\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA6\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_DATA7",
    "address": "0x30330310",
    "address_cyclic": null,
    "page": 1694,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_DATA7\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_DATA7\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_DATA7\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_DATA7\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_DATA7\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_DATA7\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B",
    "address": "0x30330314",
    "address_cyclic": null,
    "page": 1696,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_RESET_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_RESET_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_RESET_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_RESET_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_RESET_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_RESET_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD1_STROBE",
    "address": "0x30330318",
    "address_cyclic": null,
    "page": 1698,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD1_STROBE\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD1_STROBE\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD1_STROBE\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD1_STROBE\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD1_STROBE\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD1_STROBE\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B",
    "address": "0x3033031C",
    "address_cyclic": null,
    "page": 1700,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_CD_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_CD_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_CD_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_CD_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_CD_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_CD_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_CLK",
    "address": "0x30330320",
    "address_cyclic": null,
    "page": 1702,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_CLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_CLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_CLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_CLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_CLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_CLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_CMD",
    "address": "0x30330324",
    "address_cyclic": null,
    "page": 1704,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_CMD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_CMD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_CMD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_CMD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_CMD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_CMD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0",
    "address": "0x30330328",
    "address_cyclic": null,
    "page": 1706,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_DATA0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_DATA0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_DATA0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_DATA0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_DATA0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_DATA0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1",
    "address": "0x3033032C",
    "address_cyclic": null,
    "page": 1708,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_DATA1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_DATA1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_DATA1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_DATA1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_DATA1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_DATA1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2",
    "address": "0x30330330",
    "address_cyclic": null,
    "page": 1710,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_DATA2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_DATA2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_DATA2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_DATA2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_DATA2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_DATA2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3",
    "address": "0x30330334",
    "address_cyclic": null,
    "page": 1712,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_DATA3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_DATA3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_DATA3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_DATA3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_DATA3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_DATA3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B",
    "address": "0x30330338",
    "address_cyclic": null,
    "page": 1714,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_RESET_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_RESET_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_RESET_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_RESET_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_RESET_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_RESET_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SD2_WP",
    "address": "0x3033033C",
    "address_cyclic": null,
    "page": 1716,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SD2_WP\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SD2_WP\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SD2_WP\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SD2_WP\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SD2_WP\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SD2_WP\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_ALE",
    "address": "0x30330340",
    "address_cyclic": null,
    "page": 1718,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_ALE\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_ALE\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_ALE\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_ALE\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_ALE\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_ALE\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B",
    "address": "0x30330344",
    "address_cyclic": null,
    "page": 1720,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_CE0_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_CE0_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_CE0_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_CE0_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_CE0_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_CE0_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B",
    "address": "0x30330348",
    "address_cyclic": null,
    "page": 1722,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_CE1_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_CE1_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_CE1_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_CE1_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_CE1_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_CE1_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_CE2_B",
    "address": "0x3033034C",
    "address_cyclic": null,
    "page": 1724,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_CE2_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_CE2_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_CE2_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_CE2_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_CE2_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_CE2_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_CE3_B",
    "address": "0x30330350",
    "address_cyclic": null,
    "page": 1726,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_CE3_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_CE3_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_CE3_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_CE3_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_CE3_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_CE3_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_CLE",
    "address": "0x30330354",
    "address_cyclic": null,
    "page": 1728,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_CLE\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_CLE\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_CLE\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_CLE\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_CLE\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_CLE\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00",
    "address": "0x30330358",
    "address_cyclic": null,
    "page": 1730,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA00\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA00\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA00\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA00\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA00\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA00\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01",
    "address": "0x3033035C",
    "address_cyclic": null,
    "page": 1732,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA01\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA01\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA01\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA01\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA01\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA01\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02",
    "address": "0x30330360",
    "address_cyclic": null,
    "page": 1734,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA02\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA02\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA02\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA02\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA02\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA02\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03",
    "address": "0x30330364",
    "address_cyclic": null,
    "page": 1736,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA03\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA03\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA03\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA03\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA03\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA03\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04",
    "address": "0x30330368",
    "address_cyclic": null,
    "page": 1738,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA04\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA04\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA04\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA04\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA04\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA04\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05",
    "address": "0x3033036C",
    "address_cyclic": null,
    "page": 1740,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA05\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA05\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA05\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA05\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA05\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA05\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06",
    "address": "0x30330370",
    "address_cyclic": null,
    "page": 1742,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA06\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA06\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA06\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA06\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA06\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA06\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07",
    "address": "0x30330374",
    "address_cyclic": null,
    "page": 1744,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DATA07\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DATA07\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DATA07\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DATA07\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DATA07\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DATA07\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_DQS",
    "address": "0x30330378",
    "address_cyclic": null,
    "page": 1746,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_DQS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_DQS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_DQS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_DQS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_DQS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_DQS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B",
    "address": "0x3033037C",
    "address_cyclic": null,
    "page": 1748,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_RE_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_RE_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_RE_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_RE_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_RE_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_RE_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B",
    "address": "0x30330380",
    "address_cyclic": null,
    "page": 1750,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_READY_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_READY_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_READY_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_READY_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_READY_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_READY_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B",
    "address": "0x30330384",
    "address_cyclic": null,
    "page": 1752,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_WE_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_WE_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_WE_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_WE_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_WE_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_WE_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B",
    "address": "0x30330388",
    "address_cyclic": null,
    "page": 1754,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: NAND_WP_B\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: NAND_WP_B\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: NAND_WP_B\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: NAND_WP_B\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: NAND_WP_B\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: NAND_WP_B\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI5_RXFS",
    "address": "0x3033038C",
    "address_cyclic": null,
    "page": 1756,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI5_RXFS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI5_RXFS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI5_RXFS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI5_RXFS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI5_RXFS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI5_RXFS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI5_RXC",
    "address": "0x30330390",
    "address_cyclic": null,
    "page": 1758,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI5_RXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI5_RXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI5_RXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI5_RXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI5_RXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI5_RXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD0",
    "address": "0x30330394",
    "address_cyclic": null,
    "page": 1760,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI5_RXD0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI5_RXD0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI5_RXD0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI5_RXD0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI5_RXD0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI5_RXD0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD1",
    "address": "0x30330398",
    "address_cyclic": null,
    "page": 1762,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI5_RXD1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI5_RXD1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI5_RXD1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI5_RXD1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI5_RXD1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI5_RXD1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD2",
    "address": "0x3033039C",
    "address_cyclic": null,
    "page": 1764,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI5_RXD2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI5_RXD2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI5_RXD2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI5_RXD2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI5_RXD2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI5_RXD2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD3",
    "address": "0x303303A0",
    "address_cyclic": null,
    "page": 1766,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI5_RXD3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI5_RXD3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI5_RXD3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI5_RXD3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI5_RXD3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI5_RXD3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI5_MCLK",
    "address": "0x303303A4",
    "address_cyclic": null,
    "page": 1768,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI5_MCLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI5_MCLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI5_MCLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI5_MCLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI5_MCLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI5_MCLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXFS",
    "address": "0x303303A8",
    "address_cyclic": null,
    "page": 1770,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXFS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXFS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXFS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXFS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXFS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXFS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXC",
    "address": "0x303303AC",
    "address_cyclic": null,
    "page": 1772,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD0",
    "address": "0x303303B0",
    "address_cyclic": null,
    "page": 1774,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD1",
    "address": "0x303303B4",
    "address_cyclic": null,
    "page": 1776,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD2",
    "address": "0x303303B8",
    "address_cyclic": null,
    "page": 1778,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD3",
    "address": "0x303303BC",
    "address_cyclic": null,
    "page": 1780,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4",
    "address": "0x303303C0",
    "address_cyclic": null,
    "page": 1782,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD4\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD4\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD4\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD4\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD4\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD4\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5",
    "address": "0x303303C4",
    "address_cyclic": null,
    "page": 1784,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD5\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD5\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD5\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD5\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD5\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD5\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6",
    "address": "0x303303C8",
    "address_cyclic": null,
    "page": 1786,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD6\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD6\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD6\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD6\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD6\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD6\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7",
    "address": "0x303303CC",
    "address_cyclic": null,
    "page": 1788,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_RXD7\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_RXD7\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_RXD7\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_RXD7\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_RXD7\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_RXD7\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXFS",
    "address": "0x303303D0",
    "address_cyclic": null,
    "page": 1790,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXFS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXFS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXFS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXFS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXFS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXFS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXC",
    "address": "0x303303D4",
    "address_cyclic": null,
    "page": 1792,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD0",
    "address": "0x303303D8",
    "address_cyclic": null,
    "page": 1794,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD1",
    "address": "0x303303DC",
    "address_cyclic": null,
    "page": 1796,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD2",
    "address": "0x303303E0",
    "address_cyclic": null,
    "page": 1798,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD3",
    "address": "0x303303E4",
    "address_cyclic": null,
    "page": 1800,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD3\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD3\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD3\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD3\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD3\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD3\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4",
    "address": "0x303303E8",
    "address_cyclic": null,
    "page": 1802,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD4\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD4\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD4\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD4\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD4\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD4\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5",
    "address": "0x303303EC",
    "address_cyclic": null,
    "page": 1804,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD5\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD5\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD5\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD5\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD5\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD5\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6",
    "address": "0x303303F0",
    "address_cyclic": null,
    "page": 1806,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD6\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD6\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD6\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD6\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD6\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD6\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD7",
    "address": "0x303303F4",
    "address_cyclic": null,
    "page": 1808,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_TXD7\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_TXD7\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_TXD7\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_TXD7\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_TXD7\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_TXD7\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK",
    "address": "0x303303F8",
    "address_cyclic": null,
    "page": 1810,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI1_MCLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI1_MCLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI1_MCLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI1_MCLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI1_MCLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI1_MCLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI2_RXFS",
    "address": "0x303303FC",
    "address_cyclic": null,
    "page": 1812,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI2_RXFS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI2_RXFS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI2_RXFS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI2_RXFS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI2_RXFS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI2_RXFS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI2_RXC",
    "address": "0x30330400",
    "address_cyclic": null,
    "page": 1814,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI2_RXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI2_RXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI2_RXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI2_RXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI2_RXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI2_RXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI2_RXD0",
    "address": "0x30330404",
    "address_cyclic": null,
    "page": 1816,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI2_RXD0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI2_RXD0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI2_RXD0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI2_RXD0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI2_RXD0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI2_RXD0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI2_TXFS",
    "address": "0x30330408",
    "address_cyclic": null,
    "page": 1818,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI2_TXFS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI2_TXFS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI2_TXFS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI2_TXFS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI2_TXFS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI2_TXFS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI2_TXC",
    "address": "0x3033040C",
    "address_cyclic": null,
    "page": 1820,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI2_TXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI2_TXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI2_TXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI2_TXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI2_TXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI2_TXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI2_TXD0",
    "address": "0x30330410",
    "address_cyclic": null,
    "page": 1822,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI2_TXD0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI2_TXD0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI2_TXD0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI2_TXD0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI2_TXD0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI2_TXD0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI2_MCLK",
    "address": "0x30330414",
    "address_cyclic": null,
    "page": 1824,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI2_MCLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI2_MCLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI2_MCLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI2_MCLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI2_MCLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI2_MCLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS",
    "address": "0x30330418",
    "address_cyclic": null,
    "page": 1826,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI3_RXFS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI3_RXFS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI3_RXFS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI3_RXFS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI3_RXFS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI3_RXFS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI3_RXC",
    "address": "0x3033041C",
    "address_cyclic": null,
    "page": 1828,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI3_RXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI3_RXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI3_RXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI3_RXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI3_RXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI3_RXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI3_RXD",
    "address": "0x30330420",
    "address_cyclic": null,
    "page": 1830,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI3_RXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI3_RXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI3_RXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI3_RXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI3_RXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI3_RXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI3_TXFS",
    "address": "0x30330424",
    "address_cyclic": null,
    "page": 1832,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI3_TXFS\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI3_TXFS\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI3_TXFS\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI3_TXFS\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI3_TXFS\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI3_TXFS\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI3_TXC",
    "address": "0x30330428",
    "address_cyclic": null,
    "page": 1834,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI3_TXC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI3_TXC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI3_TXC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI3_TXC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI3_TXC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI3_TXC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI3_TXD",
    "address": "0x3033042C",
    "address_cyclic": null,
    "page": 1836,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI3_TXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI3_TXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI3_TXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI3_TXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI3_TXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI3_TXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SAI3_MCLK",
    "address": "0x30330430",
    "address_cyclic": null,
    "page": 1838,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SAI3_MCLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SAI3_MCLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SAI3_MCLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SAI3_MCLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SAI3_MCLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SAI3_MCLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SPDIF_TX",
    "address": "0x30330434",
    "address_cyclic": null,
    "page": 1840,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SPDIF_TX\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SPDIF_TX\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SPDIF_TX\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SPDIF_TX\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SPDIF_TX\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SPDIF_TX\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SPDIF_RX",
    "address": "0x30330438",
    "address_cyclic": null,
    "page": 1842,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SPDIF_RX\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SPDIF_RX\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SPDIF_RX\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SPDIF_RX\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SPDIF_RX\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SPDIF_RX\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_SPDIF_EXT_CLK",
    "address": "0x3033043C",
    "address_cyclic": null,
    "page": 1844,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: SPDIF_EXT_CLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: SPDIF_EXT_CLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: SPDIF_EXT_CLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: SPDIF_EXT_CLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: SPDIF_EXT_CLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: SPDIF_EXT_CLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK",
    "address": "0x30330440",
    "address_cyclic": null,
    "page": 1846,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI1_SCLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI1_SCLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI1_SCLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI1_SCLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI1_SCLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI1_SCLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI",
    "address": "0x30330444",
    "address_cyclic": null,
    "page": 1848,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI1_MOSI\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI1_MOSI\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI1_MOSI\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI1_MOSI\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI1_MOSI\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI1_MOSI\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO",
    "address": "0x30330448",
    "address_cyclic": null,
    "page": 1850,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI1_MISO\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI1_MISO\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI1_MISO\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI1_MISO\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI1_MISO\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI1_MISO\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0",
    "address": "0x3033044C",
    "address_cyclic": null,
    "page": 1852,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI1_SS0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI1_SS0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI1_SS0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI1_SS0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI1_SS0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI1_SS0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK",
    "address": "0x30330450",
    "address_cyclic": null,
    "page": 1854,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI2_SCLK\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI2_SCLK\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI2_SCLK\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI2_SCLK\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI2_SCLK\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI2_SCLK\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI",
    "address": "0x30330454",
    "address_cyclic": null,
    "page": 1856,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI2_MOSI\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI2_MOSI\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI2_MOSI\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI2_MOSI\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI2_MOSI\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI2_MOSI\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO",
    "address": "0x30330458",
    "address_cyclic": null,
    "page": 1858,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI2_MISO\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI2_MISO\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI2_MISO\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI2_MISO\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI2_MISO\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI2_MISO\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0",
    "address": "0x3033045C",
    "address_cyclic": null,
    "page": 1860,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: ECSPI2_SS0\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: ECSPI2_SS0\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: ECSPI2_SS0\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: ECSPI2_SS0\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: ECSPI2_SS0\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: ECSPI2_SS0\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL",
    "address": "0x30330460",
    "address_cyclic": null,
    "page": 1862,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C1_SCL\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C1_SCL\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C1_SCL\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C1_SCL\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C1_SCL\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C1_SCL\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA",
    "address": "0x30330464",
    "address_cyclic": null,
    "page": 1864,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C1_SDA\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C1_SDA\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C1_SDA\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C1_SDA\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C1_SDA\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C1_SDA\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL",
    "address": "0x30330468",
    "address_cyclic": null,
    "page": 1866,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C2_SCL\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C2_SCL\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C2_SCL\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C2_SCL\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C2_SCL\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C2_SCL\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA",
    "address": "0x3033046C",
    "address_cyclic": null,
    "page": 1868,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C2_SDA\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C2_SDA\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C2_SDA\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C2_SDA\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C2_SDA\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C2_SDA\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL",
    "address": "0x30330470",
    "address_cyclic": null,
    "page": 1870,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C3_SCL\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C3_SCL\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C3_SCL\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C3_SCL\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C3_SCL\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C3_SCL\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA",
    "address": "0x30330474",
    "address_cyclic": null,
    "page": 1872,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C3_SDA\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C3_SDA\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C3_SDA\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C3_SDA\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C3_SDA\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C3_SDA\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL",
    "address": "0x30330478",
    "address_cyclic": null,
    "page": 1874,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C4_SCL\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C4_SCL\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C4_SCL\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C4_SCL\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C4_SCL\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C4_SCL\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA",
    "address": "0x3033047C",
    "address_cyclic": null,
    "page": 1876,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: I2C4_SDA\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: I2C4_SDA\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: I2C4_SDA\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: I2C4_SDA\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: I2C4_SDA\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: I2C4_SDA\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART1_RXD",
    "address": "0x30330480",
    "address_cyclic": null,
    "page": 1878,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART1_RXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART1_RXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART1_RXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART1_RXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART1_RXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART1_RXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART1_TXD",
    "address": "0x30330484",
    "address_cyclic": null,
    "page": 1880,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART1_TXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART1_TXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART1_TXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART1_TXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART1_TXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART1_TXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART2_RXD",
    "address": "0x30330488",
    "address_cyclic": null,
    "page": 1882,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART2_RXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART2_RXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART2_RXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART2_RXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART2_RXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART2_RXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART2_TXD",
    "address": "0x3033048C",
    "address_cyclic": null,
    "page": 1884,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART2_TXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART2_TXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART2_TXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART2_TXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART2_TXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART2_TXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART3_RXD",
    "address": "0x30330490",
    "address_cyclic": null,
    "page": 1886,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART3_RXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART3_RXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART3_RXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART3_RXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART3_RXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART3_RXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART3_TXD",
    "address": "0x30330494",
    "address_cyclic": null,
    "page": 1888,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART3_TXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART3_TXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART3_TXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART3_TXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART3_TXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART3_TXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART4_RXD",
    "address": "0x30330498",
    "address_cyclic": null,
    "page": 1890,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART4_RXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART4_RXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART4_RXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART4_RXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART4_RXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART4_RXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_UART4_TXD",
    "address": "0x3033049C",
    "address_cyclic": null,
    "page": 1892,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: UART4_TXD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: UART4_TXD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: UART4_TXD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: UART4_TXD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: UART4_TXD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: UART4_TXD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_HDMI_DDC_SCL",
    "address": "0x303304A0",
    "address_cyclic": null,
    "page": 1894,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: HDMI_DDC_SCL\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: HDMI_DDC_SCL\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: HDMI_DDC_SCL\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: HDMI_DDC_SCL\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: HDMI_DDC_SCL\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: HDMI_DDC_SCL\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_HDMI_DDC_SDA",
    "address": "0x303304A4",
    "address_cyclic": null,
    "page": 1896,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: HDMI_DDC_SDA\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: HDMI_DDC_SDA\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: HDMI_DDC_SDA\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: HDMI_DDC_SDA\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: HDMI_DDC_SDA\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: HDMI_DDC_SDA\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_HDMI_CEC",
    "address": "0x303304A8",
    "address_cyclic": null,
    "page": 1898,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: HDMI_CEC\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: HDMI_CEC\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: HDMI_CEC\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: HDMI_CEC\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: HDMI_CEC\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: HDMI_CEC\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_HDMI_HPD",
    "address": "0x303304AC",
    "address_cyclic": null,
    "page": 1900,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: HDMI_HPD\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: HDMI_HPD\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: HDMI_HPD\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: HDMI_HPD\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: HDMI_HPD\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: HDMI_HPD\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_CLKIN1",
    "address": "0x303304B0",
    "address_cyclic": null,
    "page": 1902,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: CLKIN1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: CLKIN1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: CLKIN1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: CLKIN1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: CLKIN1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: CLKIN1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_CLKIN2",
    "address": "0x303304B4",
    "address_cyclic": null,
    "page": 1904,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: CLKIN2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: CLKIN2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: CLKIN2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: CLKIN2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: CLKIN2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: CLKIN2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_CLKOUT1",
    "address": "0x303304B8",
    "address_cyclic": null,
    "page": 1906,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: CLKOUT1\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: CLKOUT1\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: CLKOUT1\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: CLKOUT1\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: CLKOUT1\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: CLKOUT1\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_SW_PAD_CTL_PAD_CLKOUT2",
    "address": "0x303304BC",
    "address_cyclic": null,
    "page": 1908,
    "bits": [
      {
        "range": "31-9",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "8",
        "field": "PE",
        "description": "Pull Select Field\nSelect one out of next values for pad: CLKOUT2\n0 PE_0_PULL_DISABLE  Pull Disable\n1 PE_1_PULL_ENABLE  Pull Enable"
      },
      {
        "range": "7",
        "field": "HYS",
        "description": "Input Select Field\nSelect one out of next values for pad: CLKOUT2\n0 HYS_0_CMOS  CMOS\n1 HYS_1_SCHMITT  Schmitt"
      },
      {
        "range": "6",
        "field": "PUE",
        "description": "Pull Up / Down Config. Field\nSelect one out of next values for pad: CLKOUT2\n\n0 PUE_0_WEAK_PULL_DOWN  Weak pull down\n1 PUE_1_WEAK_PULL_UP  Weak pull up\n"
      },
      {
        "range": "5",
        "field": "ODE",
        "description": "Open Drain Field\nSelect one out of next values for pad: CLKOUT2\n0 ODE_0_OPEN_DRAIN_DISABLE  Open Drain Disable\n1 ODE_1_OPEN_DRAIN_ENABLE  Open Drain Enable"
      },
      {
        "range": "4",
        "field": "FSEL",
        "description": "Slew Rate Field\nSelect one out of next values for pad: CLKOUT2\n0 FSEL_0_SLOW_SLEW_RATE  Slow Slew Rate (SR=1)\n1 FSEL_1_FAST_SLEW_RATE  Fast Slew Rate (SR=0)"
      },
      {
        "range": "3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "2-1",
        "field": "DSE",
        "description": "Drive Strength Field\nSelect one out of next values for pad: CLKOUT2\n00 DSE_X1  X1\n10 DSE_X2  X2\n01 DSE_X4  X4\n11 DSE_X6  X6"
      },
      {
        "range": "0",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_0",
    "address": "0x303304C0",
    "address_cyclic": null,
    "page": 1909,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\n"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_0",
    "address": "0x303304C0",
    "address_cyclic": null,
    "page": 1910,
    "bits": []
  },
  {
    "register": "IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_1",
    "address": "0x303304C4",
    "address_cyclic": null,
    "page": 1910,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _pdm_mic_pdm_bitstream[1]\n000 SELECT_ENET_TD2_ALT3  Selecting Pad: ENET_TD2 for Mode: ALT3\n001 SELECT_ENET_RD0_ALT3  Selecting Pad: ENET_RD0 for Mode: ALT3\n010 SELECT_SD2_DATA1_ALT4  Selecting Pad: SD2_DATA1 for Mode: ALT4\n011 SELECT_SAI5_RXD1_ALT4  Selecting Pad: SAI5_RXD1 for Mode: ALT4\n100 SELECT_SAI1_RXD1_ALT3  Selecting Pad: SAI1_RXD1 for Mode: ALT3\n101 SELECT_SAI2_RXC_ALT6  Selecting Pad: SAI2_RXC for Mode: ALT6\n110 SELECT_SAI2_TXC_ALT6  Selecting Pad: SAI2_TXC for Mode: ALT6\n111 SELECT_SAI3_RXD_ALT6  Selecting Pad: SAI3_RXD for Mode: ALT6"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_2",
    "address": "0x303304C8",
    "address_cyclic": null,
    "page": 1911,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _pdm_mic_pdm_bitstream[2]\n000 SELECT_ENET_TD3_ALT3  Selecting Pad: ENET_TD3 for Mode: ALT3\n001 SELECT_ENET_RXC_ALT3  Selecting Pad: ENET_RXC for Mode: ALT3\n010 SELECT_SD2_DATA2_ALT4  Selecting Pad: SD2_DATA2 for Mode: ALT4\n011 SELECT_SAI5_RXD2_ALT4  Selecting Pad: SAI5_RXD2 for Mode: ALT4\n100 SELECT_SAI1_RXD2_ALT3  Selecting Pad: SAI1_RXD2 for Mode: ALT3\n101 SELECT_SAI2_RXFS_ALT6  Selecting Pad: SAI2_RXFS for Mode: ALT6\n110 SELECT_SAI2_TXFS_ALT6  Selecting Pad: SAI2_TXFS for Mode: ALT6\n111 SELECT_SAI3_TXC_ALT6  Selecting Pad: SAI3_TXC for Mode: ALT6"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_3",
    "address": "0x303304CC",
    "address_cyclic": null,
    "page": 1912,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _pdm_mic_pdm_bitstream[3]\n000 SELECT_ENET_MDIO_ALT3  Selecting Pad: ENET_MDIO for Mode: ALT3\n001 SELECT_ENET_RX_CTL_ALT3  Selecting Pad: ENET_RX_CTL for Mode: ALT3\n010 SELECT_SD2_DATA3_ALT4  Selecting Pad: SD2_DATA3 for Mode: ALT4\n011 SELECT_SAI5_RXD3_ALT4  Selecting Pad: SAI5_RXD3 for Mode: ALT4\n100 SELECT_SAI1_RXD3_ALT3  Selecting Pad: SAI1_RXD3 for Mode: ALT3\n101 SELECT_SAI2_RXD0_ALT6  Selecting Pad: SAI2_RXD0 for Mode: ALT6\n110 SELECT_SAI3_TXFS_ALT6  Selecting Pad: SAI3_TXFS for Mode: ALT6"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI1_RXSYNC_SELECT_INPUT",
    "address": "0x303304D0",
    "address_cyclic": null,
    "page": 1912,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai1_rxsync\n0 SELECT_SAI1_RXFS_ALT0  Selecting Pad: SAI1_RXFS for Mode: ALT0\n1 SELECT_SAI1_RXD5_ALT3  Selecting Pad: SAI1_RXD5 for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI1_TXBCLK_SELECT_INPUT",
    "address": "0x303304D4",
    "address_cyclic": null,
    "page": 1913,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai1_txbclk\n00 SELECT_SAI5_MCLK_ALT1  Selecting Pad: SAI5_MCLK for Mode: ALT1\n01 SELECT_SAI1_TXC_ALT0  Selecting Pad: SAI1_TXC for Mode: ALT0\n10 SELECT_SAI1_MCLK_ALT2  Selecting Pad: SAI1_MCLK for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI1_TXSYNC_SELECT_INPUT",
    "address": "0x303304D8",
    "address_cyclic": null,
    "page": 1913,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai1_txsync\n\n000 SELECT_SAI5_RXD1_ALT2  Selecting Pad: SAI5_RXD1 for Mode: ALT2\n001 SELECT_SAI5_RXD2_ALT2  Selecting Pad: SAI5_RXD2 for Mode: ALT2\n010 SELECT_SAI5_RXD3_ALT2  Selecting Pad: SAI5_RXD3 for Mode: ALT2\n011 SELECT_SAI1_RXD7_ALT2  Selecting Pad: SAI1_RXD7 for Mode: ALT2\n100 SELECT_SAI1_TXFS_ALT0  Selecting Pad: SAI1_TXFS for Mode: ALT0\n"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI2_RXDATA_SELECT_INPUT_1",
    "address": "0x303304DC",
    "address_cyclic": null,
    "page": 1914,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai2_rxdata[1]\n0 SELECT_SAI2_RXFS_ALT3  Selecting Pad: SAI2_RXFS for Mode: ALT3\n1 SELECT_SAI3_RXFS_ALT1  Selecting Pad: SAI3_RXFS for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI3_MCLK_SELECT_INPUT",
    "address": "0x303304E0",
    "address_cyclic": null,
    "page": 1915,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai3_mclk\n00 SELECT_NAND_DQS_ALT2  Selecting Pad: NAND_DQS for Mode: ALT2\n01 SELECT_SAI2_MCLK_ALT6  Selecting Pad: SAI2_MCLK for Mode: ALT6\n10 SELECT_SAI3_MCLK_ALT0  Selecting Pad: SAI3_MCLK for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI3_RXDATA_SELECT_INPUT_0",
    "address": "0x303304E4",
    "address_cyclic": null,
    "page": 1916,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai3_rxdata[0]\n0 SELECT_NAND_DATA00_ALT2  Selecting Pad: NAND_DATA00 for Mode: ALT2\n1 SELECT_SAI3_RXD_ALT0  Selecting Pad: SAI3_RXD for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI3_TXBCLK_SELECT_INPUT",
    "address": "0x303304E8",
    "address_cyclic": null,
    "page": 1917,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai3_txbclk\n0 SELECT_NAND_ALE_ALT2  Selecting Pad: NAND_ALE for Mode: ALT2\n1 SELECT_SAI3_TXC_ALT0  Selecting Pad: SAI3_TXC for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI3_TXSYNC_SELECT_INPUT",
    "address": "0x303304EC",
    "address_cyclic": null,
    "page": 1918,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai3_txsync\n0 SELECT_NAND_DATA01_ALT2  Selecting Pad: NAND_DATA01 for Mode: ALT2\n1 SELECT_SAI3_TXFS_ALT0  Selecting Pad: SAI3_TXFS for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_MCLK_SELECT_INPUT",
    "address": "0x303304F0",
    "address_cyclic": null,
    "page": 1919,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_mclk\n00 SELECT_SAI5_MCLK_ALT0  Selecting Pad: SAI5_MCLK for Mode: ALT0\n10 SELECT_SAI2_MCLK_ALT1  Selecting Pad: SAI2_MCLK for Mode: ALT1\n11 SELECT_SAI3_MCLK_ALT2  Selecting Pad: SAI3_MCLK for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_RXBCLK_SELECT_INPUT",
    "address": "0x303304F4",
    "address_cyclic": null,
    "page": 1919,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_rxbclk\n00 SELECT_SAI5_RXC_ALT0  Selecting Pad: SAI5_RXC for Mode: ALT0\n10 SELECT_SAI3_RXC_ALT2  Selecting Pad: SAI3_RXC for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_0",
    "address": "0x303304F8",
    "address_cyclic": null,
    "page": 1920,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_rxdata[0]\n00 SELECT_SAI5_RXD0_ALT0  Selecting Pad: SAI5_RXD0 for Mode: ALT0\n10 SELECT_SAI3_RXD_ALT2  Selecting Pad: SAI3_RXD for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_1",
    "address": "0x303304FC",
    "address_cyclic": null,
    "page": 1921,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_rxdata[1]\n00 SELECT_SAI5_RXD1_ALT0  Selecting Pad: SAI5_RXD1 for Mode: ALT0\n10 SELECT_SAI3_TXFS_ALT2  Selecting Pad: SAI3_TXFS for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_2",
    "address": "0x30330500",
    "address_cyclic": null,
    "page": 1921,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_rxdata[2]\n00 SELECT_SAI5_RXD2_ALT0  Selecting Pad: SAI5_RXD2 for Mode: ALT0\n10 SELECT_SAI3_TXC_ALT2  Selecting Pad: SAI3_TXC for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_3",
    "address": "0x30330504",
    "address_cyclic": null,
    "page": 1922,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_rxdata[3]\n00 SELECT_SAI5_RXD3_ALT0  Selecting Pad: SAI5_RXD3 for Mode: ALT0\n10 SELECT_SAI3_TXD_ALT2  Selecting Pad: SAI3_TXD for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_RXSYNC_SELECT_INPUT",
    "address": "0x30330508",
    "address_cyclic": null,
    "page": 1923,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_rxsync\n00 SELECT_SAI5_RXFS_ALT0  Selecting Pad: SAI5_RXFS for Mode: ALT0\n10 SELECT_SAI3_RXFS_ALT2  Selecting Pad: SAI3_RXFS for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_TXBCLK_SELECT_INPUT",
    "address": "0x3033050C",
    "address_cyclic": null,
    "page": 1923,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_txbclk\n00 SELECT_SAI5_RXD2_ALT3  Selecting Pad: SAI5_RXD2 for Mode: ALT3\n10 SELECT_SAI2_RXC_ALT1  Selecting Pad: SAI2_RXC for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI5_TXSYNC_SELECT_INPUT",
    "address": "0x30330510",
    "address_cyclic": null,
    "page": 1924,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai5_txsync\n00 SELECT_SAI5_RXD1_ALT3  Selecting Pad: SAI5_RXD1 for Mode: ALT3\n10 SELECT_SAI2_RXFS_ALT1  Selecting Pad: SAI2_RXFS for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI6_MCLK_SELECT_INPUT",
    "address": "0x30330514",
    "address_cyclic": null,
    "page": 1925,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai6_mclk\n00 SELECT_ENET_TX_CTL_ALT2  Selecting Pad: ENET_TX_CTL for Mode: ALT2\n01 SELECT_SAI1_RXD7_ALT1  Selecting Pad: SAI1_RXD7 for Mode: ALT1\n10 SELECT_SAI1_TXD7_ALT1  Selecting Pad: SAI1_TXD7 for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI6_RXBCLK_SELECT_INPUT",
    "address": "0x30330518",
    "address_cyclic": null,
    "page": 1925,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai6_rxbclk\n00 SELECT_ENET_TD0_ALT2  Selecting Pad: ENET_TD0 for Mode: ALT2\n01 SELECT_SAI1_RXD4_ALT2  Selecting Pad: SAI1_RXD4 for Mode: ALT2\n10 SELECT_SAI1_TXD4_ALT1  Selecting Pad: SAI1_TXD4 for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI6_RXDATA_SELECT_INPUT_0",
    "address": "0x3033051C",
    "address_cyclic": null,
    "page": 1926,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai6_rxdata[0]\n00 SELECT_ENET_TD2_ALT2  Selecting Pad: ENET_TD2 for Mode: ALT2\n01 SELECT_SAI1_RXD5_ALT2  Selecting Pad: SAI1_RXD5 for Mode: ALT2\n10 SELECT_SAI1_TXD5_ALT1  Selecting Pad: SAI1_TXD5 for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI6_RXSYNC_SELECT_INPUT",
    "address": "0x30330520",
    "address_cyclic": null,
    "page": 1927,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai6_rxsync\n00 SELECT_ENET_TD1_ALT2  Selecting Pad: ENET_TD1 for Mode: ALT2\n01 SELECT_SAI1_RXD6_ALT2  Selecting Pad: SAI1_RXD6 for Mode: ALT2\n10 SELECT_SAI1_TXD6_ALT1  Selecting Pad: SAI1_TXD6 for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI6_TXBCLK_SELECT_INPUT",
    "address": "0x30330524",
    "address_cyclic": null,
    "page": 1927,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai6_txbclk\n00 SELECT_ENET_TD3_ALT2  Selecting Pad: ENET_TD3 for Mode: ALT2\n01 SELECT_SAI1_RXD4_ALT1  Selecting Pad: SAI1_RXD4 for Mode: ALT1\n10 SELECT_SAI1_TXD4_ALT2  Selecting Pad: SAI1_TXD4 for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI6_TXSYNC_SELECT_INPUT",
    "address": "0x30330528",
    "address_cyclic": null,
    "page": 1928,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai6_txsync\n00 SELECT_ENET_MDIO_ALT2  Selecting Pad: ENET_MDIO for Mode: ALT2\n01 SELECT_SAI1_RXD6_ALT1  Selecting Pad: SAI1_RXD6 for Mode: ALT1\n10 SELECT_SAI1_TXD6_ALT2  Selecting Pad: SAI1_TXD6 for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI7_MCLK_SELECT_INPUT",
    "address": "0x3033052C",
    "address_cyclic": null,
    "page": 1929,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai7_mclk\n0 SELECT_ENET_RD3_ALT2  Selecting Pad: ENET_RD3 for Mode: ALT2\n1 SELECT_ECSPI2_MISO_ALT3  Selecting Pad: ECSPI2_MISO for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI7_RXBCLK_SELECT_INPUT",
    "address": "0x30330530",
    "address_cyclic": null,
    "page": 1930,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai7_rxbclk\n0 SELECT_ENET_RD2_ALT2  Selecting Pad: ENET_RD2 for Mode: ALT2\n1 SELECT_ECSPI1_MOSI_ALT3  Selecting Pad: ECSPI1_MOSI for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI7_RXDATA_SELECT_INPUT_0",
    "address": "0x30330534",
    "address_cyclic": null,
    "page": 1931,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai7_rxdata[0]\n0 SELECT_ENET_RD0_ALT2  Selecting Pad: ENET_RD0 for Mode: ALT2\n1 SELECT_ECSPI1_MISO_ALT3  Selecting Pad: ECSPI1_MISO for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI7_RXSYNC_SELECT_INPUT",
    "address": "0x30330538",
    "address_cyclic": null,
    "page": 1932,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai7_rxsync\n0 SELECT_ENET_RD1_ALT2  Selecting Pad: ENET_RD1 for Mode: ALT2\n1 SELECT_ECSPI1_SCLK_ALT3  Selecting Pad: ECSPI1_SCLK for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI7_TXBCLK_SELECT_INPUT",
    "address": "0x3033053C",
    "address_cyclic": null,
    "page": 1933,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai7_txbclk\n0 SELECT_ENET_RXC_ALT2  Selecting Pad: ENET_RXC for Mode: ALT2\n1 SELECT_ECSPI2_SCLK_ALT3  Selecting Pad: ECSPI2_SCLK for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SAI7_TXSYNC_SELECT_INPUT",
    "address": "0x30330540",
    "address_cyclic": null,
    "page": 1934,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: _sai7_txsync\n0 SELECT_ENET_RX_CTL_ALT2  Selecting Pad: ENET_RX_CTL for Mode: ALT2\n1 SELECT_ECSPI1_SS0_ALT3  Selecting Pad: ECSPI1_SS0 for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_EARC_PHY_SPDIF_IN_SELECT_INPUT",
    "address": "0x30330544",
    "address_cyclic": null,
    "page": 1935,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: earc_phy_spdif_in\n000 SELECT_ENET_RD3_ALT3  Selecting Pad: ENET_RD3 for Mode: ALT3\n001 SELECT_SD2_DATA3_ALT3  Selecting Pad: SD2_DATA3 for Mode: ALT3\n010 SELECT_SAI3_RXFS_ALT4  Selecting Pad: SAI3_RXFS for Mode: ALT4\n011 SELECT_SAI3_MCLK_ALT6  Selecting Pad: SAI3_MCLK for Mode: ALT6\n100 SELECT_SPDIF_RX_ALT0  Selecting Pad: SPDIF_RX for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_AUDIOMIX_SPDIF_EXTCLK_SELECT_INPUT",
    "address": "0x30330548",
    "address_cyclic": null,
    "page": 1935,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: audiomix, In Pin: spdif_extclk\n0 SELECT_SAI3_TXD_ALT4  Selecting Pad: SAI3_TXD for Mode: ALT4\n1 SELECT_SPDIF_EXT_CLK_ALT0  Selecting Pad: SPDIF_EXT_CLK for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_CAN1_CANRX_SELECT_INPUT",
    "address": "0x3033054C",
    "address_cyclic": null,
    "page": 1936,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: can1, In Pin: _canrx\n00 SELECT_SAI5_RXD2_ALT6  Selecting Pad: SAI5_RXD2 for Mode: ALT6\n01 SELECT_SAI2_TXC_ALT3  Selecting Pad: SAI2_TXC for Mode: ALT3\n10 SELECT_SPDIF_RX_ALT4  Selecting Pad: SPDIF_RX for Mode: ALT4\n11 SELECT_HDMI_DDC_SDA_ALT4  Selecting Pad: HDMI_DDC_SDA for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_CAN2_CANRX_SELECT_INPUT",
    "address": "0x30330550",
    "address_cyclic": null,
    "page": 1937,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: can2, In Pin: _canrx\n00 SELECT_SAI5_MCLK_ALT6  Selecting Pad: SAI5_MCLK for Mode: ALT6\n01 SELECT_SAI2_MCLK_ALT3  Selecting Pad: SAI2_MCLK for Mode: ALT3\n10 SELECT_UART3_TXD_ALT4  Selecting Pad: UART3_TXD for Mode: ALT4\n11 SELECT_HDMI_HPD_ALT4  Selecting Pad: HDMI_HPD for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_CCM_GPC_PMIC_VFUNCTIONAL_READY_SELECT_INPUT",
    "address": "0x30330554",
    "address_cyclic": null,
    "page": 1937,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\ninstance: ccm, In Pin: gpc_pmic_vfunctional_ready\n0 SELECT_GPIO1_IO05_ALT5  Selecting Pad: GPIO1_IO05 for Mode: ALT5\n1 SELECT_GPIO1_IO11_ALT5  Selecting Pad: GPIO1_IO11 for Mode: ALT5"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT",
    "address": "0x30330558",
    "address_cyclic": null,
    "page": 1938,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi1, In Pin: _cspi_clk_in\n0 SELECT_ECSPI1_SCLK_ALT0  Selecting Pad: ECSPI1_SCLK for Mode: ALT0\n1 SELECT_I2C1_SCL_ALT3  Selecting Pad: I2C1_SCL for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI1_MISO_SELECT_INPUT",
    "address": "0x3033055C",
    "address_cyclic": null,
    "page": 1939,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi1, In Pin: _miso\n0 SELECT_ECSPI1_MISO_ALT0  Selecting Pad: ECSPI1_MISO for Mode: ALT0\n1 SELECT_I2C2_SCL_ALT3  Selecting Pad: I2C2_SCL for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI1_MOSI_SELECT_INPUT",
    "address": "0x30330560",
    "address_cyclic": null,
    "page": 1940,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi1, In Pin: _mosi\n0 SELECT_ECSPI1_MOSI_ALT0  Selecting Pad: ECSPI1_MOSI for Mode: ALT0\n1 SELECT_I2C1_SDA_ALT3  Selecting Pad: I2C1_SDA for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI1_SS_B_SELECT_INPUT_0",
    "address": "0x30330564",
    "address_cyclic": null,
    "page": 1941,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi1, In Pin: _ss_b[0]\n0 SELECT_ECSPI1_SS0_ALT0  Selecting Pad: ECSPI1_SS0 for Mode: ALT0\n1 SELECT_I2C2_SDA_ALT3  Selecting Pad: I2C2_SDA for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT",
    "address": "0x30330568",
    "address_cyclic": null,
    "page": 1942,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi2, In Pin: _cspi_clk_in\n00 SELECT_SD2_CLK_ALT2  Selecting Pad: SD2_CLK for Mode: ALT2\n01 SELECT_ECSPI2_SCLK_ALT0  Selecting Pad: ECSPI2_SCLK for Mode: ALT0\n10 SELECT_I2C3_SCL_ALT3  Selecting Pad: I2C3_SCL for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI2_MISO_SELECT_INPUT",
    "address": "0x3033056C",
    "address_cyclic": null,
    "page": 1942,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi2, In Pin: _miso\n00 SELECT_SD2_DATA3_ALT2  Selecting Pad: SD2_DATA3 for Mode: ALT2\n01 SELECT_ECSPI2_MISO_ALT0  Selecting Pad: ECSPI2_MISO for Mode: ALT0\n10 SELECT_I2C4_SCL_ALT3  Selecting Pad: I2C4_SCL for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI2_MOSI_SELECT_INPUT",
    "address": "0x30330570",
    "address_cyclic": null,
    "page": 1943,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi2, In Pin: _mosi\n00 SELECT_SD2_CMD_ALT2  Selecting Pad: SD2_CMD for Mode: ALT2\n01 SELECT_ECSPI2_MOSI_ALT0  Selecting Pad: ECSPI2_MOSI for Mode: ALT0\n10 SELECT_I2C3_SDA_ALT3  Selecting Pad: I2C3_SDA for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ECSPI2_SS_B_SELECT_INPUT_0",
    "address": "0x30330574",
    "address_cyclic": null,
    "page": 1944,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: ecspi2, In Pin: _ss_b[0]\n00 SELECT_SD2_DATA2_ALT2  Selecting Pad: SD2_DATA2 for Mode: ALT2\n01 SELECT_ECSPI2_SS0_ALT0  Selecting Pad: ECSPI2_SS0 for Mode: ALT0\n10 SELECT_I2C4_SDA_ALT3  Selecting Pad: I2C4_SDA for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT",
    "address": "0x30330578",
    "address_cyclic": null,
    "page": 1944,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: enet1, In Pin: ipg_clk_rmii\n0 SELECT_SD1_RESET_B_ALT1  Selecting Pad: SD1_RESET_B for Mode: ALT1\n1 SELECT_SAI1_MCLK_ALT4  Selecting Pad: SAI1_MCLK for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_ENET1_MDIO_SELECT_INPUT",
    "address": "0x3033057C",
    "address_cyclic": null,
    "page": 1945,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: enet1, In Pin: _mdio\n0 SELECT_SD1_CMD_ALT1  Selecting Pad: SD1_CMD for Mode: ALT1\n1 SELECT_SAI1_RXD3_ALT4  Selecting Pad: SAI1_RXD3 for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_ENET1_RXDATA_0_SELECT_INPUT",
    "address": "0x30330580",
    "address_cyclic": null,
    "page": 1946,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: enet1, In Pin: _rxdata_0\n0 SELECT_SD1_DATA2_ALT1  Selecting Pad: SD1_DATA2 for Mode: ALT1\n1 SELECT_SAI1_RXD4_ALT4  Selecting Pad: SAI1_RXD4 for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_ENET1_RXDATA_1_SELECT_INPUT",
    "address": "0x30330584",
    "address_cyclic": null,
    "page": 1947,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: enet1, In Pin: _rxdata_1\n0 SELECT_SD1_DATA3_ALT1  Selecting Pad: SD1_DATA3 for Mode: ALT1\n1 SELECT_SAI1_RXD5_ALT4  Selecting Pad: SAI1_RXD5 for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_ENET1_RXEN_SELECT_INPUT",
    "address": "0x30330588",
    "address_cyclic": null,
    "page": 1948,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: enet1, In Pin: _rxen\n0 SELECT_SD1_DATA6_ALT1  Selecting Pad: SD1_DATA6 for Mode: ALT1\n1 SELECT_SAI1_TXFS_ALT4  Selecting Pad: SAI1_TXFS for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_ENET1_RXERR_SELECT_INPUT",
    "address": "0x3033058C",
    "address_cyclic": null,
    "page": 1949,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: enet1, In Pin: _rxerr\n0 SELECT_SD1_DATA7_ALT1  Selecting Pad: SD1_DATA7 for Mode: ALT1\n1 SELECT_SAI1_TXD6_ALT4  Selecting Pad: SAI1_TXD6 for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_ENET_QOS_GMII_MDI_I_SELECT_INPUT",
    "address": "0x30330590",
    "address_cyclic": null,
    "page": 1950,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: enet_qos, In Pin: gmii_mdi_i\n00 SELECT_GPIO1_IO07_ALT1  Selecting Pad: GPIO1_IO07 for Mode: ALT1\n01 SELECT_ENET_MDIO_ALT0  Selecting Pad: ENET_MDIO for Mode: ALT0\n10 SELECT_I2C1_SDA_ALT1  Selecting Pad: I2C1_SDA for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_GPT1_CAPIN1_SELECT_INPUT",
    "address": "0x30330594",
    "address_cyclic": null,
    "page": 1950,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: gpt1, In Pin: _capin1\n0 SELECT_SAI3_TXC_ALT3  Selecting Pad: SAI3_TXC for Mode: ALT3\n1 SELECT_UART4_TXD_ALT3  Selecting Pad: UART4_TXD for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_GPT1_CAPIN2_SELECT_INPUT",
    "address": "0x30330598",
    "address_cyclic": null,
    "page": 1951,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: gpt1, In Pin: _capin2\n0 SELECT_SAI3_TXD_ALT3  Selecting Pad: SAI3_TXD for Mode: ALT3\n1 SELECT_UART3_RXD_ALT3  Selecting Pad: UART3_RXD for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_GPT1_CLKIN_SELECT_INPUT",
    "address": "0x3033059C",
    "address_cyclic": null,
    "page": 1952,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: gpt1, In Pin: _clkin\n0 SELECT_SAI3_RXC_ALT3  Selecting Pad: SAI3_RXC for Mode: ALT3\n1 SELECT_UART3_TXD_ALT3  Selecting Pad: UART3_TXD for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_PCIE_CLKREQ_B_SELECT_INPUT",
    "address": "0x303305A0",
    "address_cyclic": null,
    "page": 1953,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: pcie, In Pin: pcie_clkreq_b\n0 SELECT_I2C4_SCL_ALT2  Selecting Pad: I2C4_SCL for Mode: ALT2\n1 SELECT_UART4_RXD_ALT2  Selecting Pad: UART4_RXD for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C1_SCL_IN_SELECT_INPUT",
    "address": "0x303305A4",
    "address_cyclic": null,
    "page": 1954,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c1, In Pin: _scl_in\n00 SELECT_SD1_DATA4_ALT3  Selecting Pad: SD1_DATA4 for Mode: ALT3\n01 SELECT_ECSPI1_SCLK_ALT2  Selecting Pad: ECSPI1_SCLK for Mode: ALT2\n10 SELECT_I2C1_SCL_ALT0  Selecting Pad: I2C1_SCL for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C1_SDA_IN_SELECT_INPUT",
    "address": "0x303305A8",
    "address_cyclic": null,
    "page": 1954,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c1, In Pin: _sda_in\n00 SELECT_SD1_DATA5_ALT3  Selecting Pad: SD1_DATA5 for Mode: ALT3\n01 SELECT_ECSPI1_MOSI_ALT2  Selecting Pad: ECSPI1_MOSI for Mode: ALT2\n10 SELECT_I2C1_SDA_ALT0  Selecting Pad: I2C1_SDA for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C2_SCL_IN_SELECT_INPUT",
    "address": "0x303305AC",
    "address_cyclic": null,
    "page": 1955,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c2, In Pin: _scl_in\n00 SELECT_SD1_DATA6_ALT3  Selecting Pad: SD1_DATA6 for Mode: ALT3\n01 SELECT_ECSPI1_MISO_ALT2  Selecting Pad: ECSPI1_MISO for Mode: ALT2\n10 SELECT_I2C2_SCL_ALT0  Selecting Pad: I2C2_SCL for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C2_SDA_IN_SELECT_INPUT",
    "address": "0x303305B0",
    "address_cyclic": null,
    "page": 1956,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c2, In Pin: _sda_in\n00 SELECT_SD1_DATA7_ALT3  Selecting Pad: SD1_DATA7 for Mode: ALT3\n01 SELECT_ECSPI1_SS0_ALT2  Selecting Pad: ECSPI1_SS0 for Mode: ALT2\n10 SELECT_I2C2_SDA_ALT0  Selecting Pad: I2C2_SDA for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C3_SCL_IN_SELECT_INPUT",
    "address": "0x303305B4",
    "address_cyclic": null,
    "page": 1956,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c3, In Pin: _scl_in\n000 SELECT_SD1_RESET_B_ALT3  Selecting Pad: SD1_RESET_B for Mode: ALT3\n001 SELECT_NAND_DQS_ALT4  Selecting Pad: NAND_DQS for Mode: ALT4\n010 SELECT_NAND_READY_B_ALT4  Selecting Pad: NAND_READY_B for Mode: ALT4\n011 SELECT_ECSPI2_SCLK_ALT2  Selecting Pad: ECSPI2_SCLK for Mode: ALT2\n100 SELECT_I2C3_SCL_ALT0  Selecting Pad: I2C3_SCL for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C3_SDA_IN_SELECT_INPUT",
    "address": "0x303305B8",
    "address_cyclic": null,
    "page": 1957,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c3, In Pin: _sda_in\n000 SELECT_SD1_STROBE_ALT3  Selecting Pad: SD1_STROBE for Mode: ALT3\n001 SELECT_NAND_CE3_B_ALT4  Selecting Pad: NAND_CE3_B for Mode: ALT4\n010 SELECT_NAND_WE_B_ALT4  Selecting Pad: NAND_WE_B for Mode: ALT4\n011 SELECT_ECSPI2_MOSI_ALT2  Selecting Pad: ECSPI2_MOSI for Mode: ALT2\n100 SELECT_I2C3_SDA_ALT0  Selecting Pad: I2C3_SDA for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C4_SCL_IN_SELECT_INPUT",
    "address": "0x303305BC",
    "address_cyclic": null,
    "page": 1957,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c4, In Pin: _scl_in\n000 SELECT_SD1_DATA2_ALT3  Selecting Pad: SD1_DATA2 for Mode: ALT3\n001 SELECT_SD2_DATA1_ALT2  Selecting Pad: SD2_DATA1 for Mode: ALT2\n010 SELECT_NAND_CE1_B_ALT4  Selecting Pad: NAND_CE1_B for Mode: ALT4\n011 SELECT_NAND_WP_B_ALT4  Selecting Pad: NAND_WP_B for Mode: ALT4\n100 SELECT_ECSPI2_MISO_ALT2  Selecting Pad: ECSPI2_MISO for Mode: ALT2\n101 SELECT_I2C4_SCL_ALT0  Selecting Pad: I2C4_SCL for Mode: ALT0\n"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C4_SDA_IN_SELECT_INPUT",
    "address": "0x303305C0",
    "address_cyclic": null,
    "page": 1958,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c4, In Pin: _sda_in\n000 SELECT_SD1_DATA3_ALT3  Selecting Pad: SD1_DATA3 for Mode: ALT3\n001 SELECT_SD2_DATA0_ALT2  Selecting Pad: SD2_DATA0 for Mode: ALT2\n010 SELECT_NAND_CE2_B_ALT4  Selecting Pad: NAND_CE2_B for Mode: ALT4\n011 SELECT_NAND_DATA02_ALT4  Selecting Pad: NAND_DATA02 for Mode: ALT4\n100 SELECT_ECSPI2_SS0_ALT2  Selecting Pad: ECSPI2_SS0 for Mode: ALT2\n101 SELECT_I2C4_SDA_ALT0  Selecting Pad: I2C4_SDA for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C5_SCL_IN_SELECT_INPUT",
    "address": "0x303305C4",
    "address_cyclic": null,
    "page": 1959,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c5, In Pin: _scl_in\n00 SELECT_SD1_CLK_ALT3  Selecting Pad: SD1_CLK for Mode: ALT3\n01 SELECT_SAI5_RXD0_ALT3  Selecting Pad: SAI5_RXD0 for Mode: ALT3\n10 SELECT_SPDIF_TX_ALT2  Selecting Pad: SPDIF_TX for Mode: ALT2\n11 SELECT_HDMI_DDC_SCL_ALT3  Selecting Pad: HDMI_DDC_SCL for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C5_SDA_IN_SELECT_INPUT",
    "address": "0x303305C8",
    "address_cyclic": null,
    "page": 1960,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c5, In Pin: _sda_in\n00 SELECT_SD1_CMD_ALT3  Selecting Pad: SD1_CMD for Mode: ALT3\n01 SELECT_SAI5_MCLK_ALT3  Selecting Pad: SAI5_MCLK for Mode: ALT3\n10 SELECT_SPDIF_RX_ALT2  Selecting Pad: SPDIF_RX for Mode: ALT2\n11 SELECT_HDMI_DDC_SDA_ALT3  Selecting Pad: HDMI_DDC_SDA for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C6_SCL_IN_SELECT_INPUT",
    "address": "0x303305CC",
    "address_cyclic": null,
    "page": 1960,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c6, In Pin: _scl_in\n00 SELECT_SD1_DATA0_ALT3  Selecting Pad: SD1_DATA0 for Mode: ALT3\n01 SELECT_SAI5_RXFS_ALT3  Selecting Pad: SAI5_RXFS for Mode: ALT3\n10 SELECT_UART4_RXD_ALT4  Selecting Pad: UART4_RXD for Mode: ALT4\n11 SELECT_HDMI_CEC_ALT3  Selecting Pad: HDMI_CEC for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_I2C6_SDA_IN_SELECT_INPUT",
    "address": "0x303305D0",
    "address_cyclic": null,
    "page": 1961,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: i2c6, In Pin: _sda_in\n00 SELECT_SD1_DATA1_ALT3  Selecting Pad: SD1_DATA1 for Mode: ALT3\n01 SELECT_SAI5_RXC_ALT3  Selecting Pad: SAI5_RXC for Mode: ALT3\n10 SELECT_UART4_TXD_ALT4  Selecting Pad: UART4_TXD for Mode: ALT4\n11 SELECT_HDMI_HPD_ALT3  Selecting Pad: HDMI_HPD for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ISP_FL_TRIG_0_SELECT_INPUT",
    "address": "0x303305D4",
    "address_cyclic": null,
    "page": 1962,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: isp, In Pin: isp_fl_trig_0\n0 SELECT_GPIO1_IO00_ALT3  Selecting Pad: GPIO1_IO00 for Mode: ALT3\n1 SELECT_NAND_ALE_ALT3  Selecting Pad: NAND_ALE for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ISP_FL_TRIG_1_SELECT_INPUT",
    "address": "0x303305D8",
    "address_cyclic": null,
    "page": 1963,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: isp, In Pin: isp_fl_trig_1\n0 SELECT_GPIO1_IO05_ALT3  Selecting Pad: GPIO1_IO05 for Mode: ALT3\n1 SELECT_NAND_DATA03_ALT4  Selecting Pad: NAND_DATA03 for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_ISP_SHUTTER_TRIG_0_SELECT_INPUT",
    "address": "0x303305DC",
    "address_cyclic": null,
    "page": 1964,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: isp, In Pin: isp_shutter_trig_0\n0 SELECT_GPIO1_IO01_ALT3  Selecting Pad: GPIO1_IO01 for Mode: ALT3\n1 SELECT_NAND_CE0_B_ALT3  Selecting Pad: NAND_CE0_B for Mode: ALT3"
      }
    ]
  },
  {
    "register": "IOMUXC_ISP_SHUTTER_TRIG_1_SELECT_INPUT",
    "address": "0x303305E0",
    "address_cyclic": null,
    "page": 1965,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: isp, In Pin: isp_shutter_trig_1\n0 SELECT_GPIO1_IO06_ALT3  Selecting Pad: GPIO1_IO06 for Mode: ALT3\n1 SELECT_NAND_DATA04_ALT4  Selecting Pad: NAND_DATA04 for Mode: ALT4"
      }
    ]
  },
  {
    "register": "IOMUXC_UART1_UART_RTS_B_SELECT_INPUT",
    "address": "0x303305E4",
    "address_cyclic": null,
    "page": 1966,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart1, In Pin: _uart_rts_b\n000 SELECT_SD1_DATA0_ALT4  Selecting Pad: SD1_DATA0 for Mode: ALT4\n001 SELECT_SD1_DATA1_ALT4  Selecting Pad: SD1_DATA1 for Mode: ALT4\n010 SELECT_SAI2_RXD0_ALT4  Selecting Pad: SAI2_RXD0 for Mode: ALT4\n011 SELECT_SAI2_TXFS_ALT4  Selecting Pad: SAI2_TXFS for Mode: ALT4\n100 SELECT_UART3_RXD_ALT1  Selecting Pad: UART3_RXD for Mode: ALT1\n101 SELECT_UART3_TXD_ALT1  Selecting Pad: UART3_TXD for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_UART1_UART_RXD_MUX_SELECT_INPUT",
    "address": "0x303305E8",
    "address_cyclic": null,
    "page": 1966,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart1, In Pin: _uart_rxd_mux\n000 SELECT_SD1_CLK_ALT4  Selecting Pad: SD1_CLK for Mode: ALT4\n001 SELECT_SD1_CMD_ALT4  Selecting Pad: SD1_CMD for Mode: ALT4\n010 SELECT_SAI2_RXFS_ALT4  Selecting Pad: SAI2_RXFS for Mode: ALT4\n011 SELECT_SAI2_RXC_ALT4  Selecting Pad: SAI2_RXC for Mode: ALT4\n100 SELECT_UART1_RXD_ALT0  Selecting Pad: UART1_RXD for Mode: ALT0\n101 SELECT_UART1_TXD_ALT0  Selecting Pad: UART1_TXD for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_UART2_UART_RTS_B_SELECT_INPUT",
    "address": "0x303305EC",
    "address_cyclic": null,
    "page": 1967,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart2, In Pin: _uart_rts_b\n000 SELECT_SD1_DATA4_ALT4  Selecting Pad: SD1_DATA4 for Mode: ALT4\n001 SELECT_SD1_DATA5_ALT4  Selecting Pad: SD1_DATA5 for Mode: ALT4\n010 SELECT_SAI3_RXC_ALT4  Selecting Pad: SAI3_RXC for Mode: ALT4\n011 SELECT_SAI3_RXD_ALT4  Selecting Pad: SAI3_RXD for Mode: ALT4\n100 SELECT_UART4_RXD_ALT1  Selecting Pad: UART4_RXD for Mode: ALT1\n101 SELECT_UART4_TXD_ALT1  Selecting Pad: UART4_TXD for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_UART2_UART_RXD_MUX_SELECT_INPUT",
    "address": "0x303305F0",
    "address_cyclic": null,
    "page": 1967,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart2, In Pin: _uart_rxd_mux\n\n000 SELECT_SD1_DATA2_ALT4  Selecting Pad: SD1_DATA2 for Mode: ALT4\n001 SELECT_SD1_DATA3_ALT4  Selecting Pad: SD1_DATA3 for Mode: ALT4\n010 SELECT_SD2_DATA0_ALT3  Selecting Pad: SD2_DATA0 for Mode: ALT3\n011 SELECT_SD2_DATA1_ALT3  Selecting Pad: SD2_DATA1 for Mode: ALT3\n100 SELECT_SAI3_TXFS_ALT4  Selecting Pad: SAI3_TXFS for Mode: ALT4\n101 SELECT_SAI3_TXC_ALT4  Selecting Pad: SAI3_TXC for Mode: ALT4\n110 SELECT_UART2_RXD_ALT0  Selecting Pad: UART2_RXD for Mode: ALT0\n111 SELECT_UART2_TXD_ALT0  Selecting Pad: UART2_TXD for Mode: ALT0\n"
      }
    ]
  },
  {
    "register": "IOMUXC_UART3_UART_RTS_B_SELECT_INPUT",
    "address": "0x303305F4",
    "address_cyclic": null,
    "page": 1968,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart3, In Pin: _uart_rts_b\n00 SELECT_SD1_RESET_B_ALT4  Selecting Pad: SD1_RESET_B for Mode: ALT4\n01 SELECT_SD1_STROBE_ALT4  Selecting Pad: SD1_STROBE for Mode: ALT4\n10 SELECT_ECSPI1_MISO_ALT1  Selecting Pad: ECSPI1_MISO for Mode: ALT1\n11 SELECT_ECSPI1_SS0_ALT1  Selecting Pad: ECSPI1_SS0 for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_UART3_UART_RXD_MUX_SELECT_INPUT",
    "address": "0x303305F8",
    "address_cyclic": null,
    "page": 1969,
    "bits": [
      {
        "range": "31-3",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart3, In Pin: _uart_rxd_mux\n000 SELECT_SD1_DATA6_ALT4  Selecting Pad: SD1_DATA6 for Mode: ALT4\n001 SELECT_SD1_DATA7_ALT4  Selecting Pad: SD1_DATA7 for Mode: ALT4\n010 SELECT_NAND_ALE_ALT4  Selecting Pad: NAND_ALE for Mode: ALT4\n011 SELECT_NAND_CE0_B_ALT4  Selecting Pad: NAND_CE0_B for Mode: ALT4\n100 SELECT_ECSPI1_SCLK_ALT1  Selecting Pad: ECSPI1_SCLK for Mode: ALT1\n101 SELECT_ECSPI1_MOSI_ALT1  Selecting Pad: ECSPI1_MOSI for Mode: ALT1\n110 SELECT_UART3_RXD_ALT0  Selecting Pad: UART3_RXD for Mode: ALT0\n111 SELECT_UART3_TXD_ALT0  Selecting Pad: UART3_TXD for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_UART4_UART_RTS_B_SELECT_INPUT",
    "address": "0x303305FC",
    "address_cyclic": null,
    "page": 1970,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart4, In Pin: _uart_rts_b\n00 SELECT_NAND_DATA02_ALT3  Selecting Pad: NAND_DATA02 for Mode: ALT3\n01 SELECT_NAND_DATA03_ALT3  Selecting Pad: NAND_DATA03 for Mode: ALT3\n10 SELECT_ECSPI2_MISO_ALT1  Selecting Pad: ECSPI2_MISO for Mode: ALT1\n11 SELECT_ECSPI2_SS0_ALT1  Selecting Pad: ECSPI2_SS0 for Mode: ALT1"
      }
    ]
  },
  {
    "register": "IOMUXC_UART4_UART_RXD_MUX_SELECT_INPUT",
    "address": "0x30330600",
    "address_cyclic": null,
    "page": 1970,
    "bits": [
      {
        "range": "31-4",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: uart4, In Pin: _uart_rxd_mux\n0000 SELECT_SD2_CLK_ALT3  Selecting Pad: SD2_CLK for Mode: ALT3\n0001 SELECT_SD2_CMD_ALT3  Selecting Pad: SD2_CMD for Mode: ALT3\n0010 SELECT_NAND_CLE_ALT4  Selecting Pad: NAND_CLE for Mode: ALT4\n0011 SELECT_NAND_DATA00_ALT4  Selecting Pad: NAND_DATA00 for Mode: ALT4\n0100 SELECT_NAND_DATA01_ALT4  Selecting Pad: NAND_DATA01 for Mode: ALT4\n0101 SELECT_NAND_RE_B_ALT4  Selecting Pad: NAND_RE_B for Mode: ALT4\n0110 SELECT_ECSPI2_SCLK_ALT1  Selecting Pad: ECSPI2_SCLK for Mode: ALT1\n0111 SELECT_ECSPI2_MOSI_ALT1  Selecting Pad: ECSPI2_MOSI for Mode: ALT1\n1000 SELECT_UART4_RXD_ALT0  Selecting Pad: UART4_RXD for Mode: ALT0\n1001 SELECT_UART4_TXD_ALT0  Selecting Pad: UART4_TXD for Mode: ALT0"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_CARD_CLK_IN_SELECT_INPUT",
    "address": "0x30330604",
    "address_cyclic": null,
    "page": 1971,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _card_clk_in\n0 SELECT_ENET_RD2_ALT6  Selecting Pad: ENET_RD2 for Mode: ALT6\n1 SELECT_NAND_WE_B_ALT2  Selecting Pad: NAND_WE_B for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_CARD_DET_SELECT_INPUT",
    "address": "0x30330608",
    "address_cyclic": null,
    "page": 1972,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _card_det\n00 SELECT_GPIO1_IO14_ALT4  Selecting Pad: GPIO1_IO14 for Mode: ALT4\n01 SELECT_ENET_TD1_ALT6  Selecting Pad: ENET_TD1 for Mode: ALT6\n10 SELECT_NAND_DATA02_ALT2  Selecting Pad: NAND_DATA02 for Mode: ALT2\n11 SELECT_I2C2_SCL_ALT2  Selecting Pad: I2C2_SCL for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_CMD_IN_SELECT_INPUT",
    "address": "0x3033060C",
    "address_cyclic": null,
    "page": 1972,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _cmd_in\n0 SELECT_ENET_RD3_ALT6  Selecting Pad: ENET_RD3 for Mode: ALT6\n1 SELECT_NAND_WP_B_ALT2  Selecting Pad: NAND_WP_B for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT0_IN_SELECT_INPUT",
    "address": "0x30330610",
    "address_cyclic": null,
    "page": 1973,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat0_in\n0 SELECT_ENET_TX_CTL_ALT6  Selecting Pad: ENET_TX_CTL for Mode: ALT6\n1 SELECT_NAND_DATA04_ALT2  Selecting Pad: NAND_DATA04 for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT1_IN_SELECT_INPUT",
    "address": "0x30330614",
    "address_cyclic": null,
    "page": 1974,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat1_in\n0 SELECT_ENET_TXC_ALT6  Selecting Pad: ENET_TXC for Mode: ALT6\n1 SELECT_NAND_DATA05_ALT2  Selecting Pad: NAND_DATA05 for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT2_IN_SELECT_INPUT",
    "address": "0x30330618",
    "address_cyclic": null,
    "page": 1975,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat2_in\n0 SELECT_ENET_RX_CTL_ALT6  Selecting Pad: ENET_RX_CTL for Mode: ALT6\n1 SELECT_NAND_DATA06_ALT2  Selecting Pad: NAND_DATA06 for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT3_IN_SELECT_INPUT",
    "address": "0x3033061C",
    "address_cyclic": null,
    "page": 1976,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat3_in\n0 SELECT_ENET_RXC_ALT6  Selecting Pad: ENET_RXC for Mode: ALT6\n1 SELECT_NAND_DATA07_ALT2  Selecting Pad: NAND_DATA07 for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT4_IN_SELECT_INPUT",
    "address": "0x30330620",
    "address_cyclic": null,
    "page": 1977,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat4_in\n0 SELECT_ENET_RD0_ALT6  Selecting Pad: ENET_RD0 for Mode: ALT6\n1 SELECT_NAND_RE_B_ALT2  Selecting Pad: NAND_RE_B for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT5_IN_SELECT_INPUT",
    "address": "0x30330624",
    "address_cyclic": null,
    "page": 1978,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat5_in\n0 SELECT_ENET_MDIO_ALT6  Selecting Pad: ENET_MDIO for Mode: ALT6\n1 SELECT_NAND_CE2_B_ALT2  Selecting Pad: NAND_CE2_B for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT6_IN_SELECT_INPUT",
    "address": "0x30330628",
    "address_cyclic": null,
    "page": 1979,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat6_in\n0 SELECT_ENET_TD3_ALT6  Selecting Pad: ENET_TD3 for Mode: ALT6\n1 SELECT_NAND_CE3_B_ALT2  Selecting Pad: NAND_CE3_B for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_DAT7_IN_SELECT_INPUT",
    "address": "0x3033062C",
    "address_cyclic": null,
    "page": 1980,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _dat7_in\n0 SELECT_ENET_TD2_ALT6  Selecting Pad: ENET_TD2 for Mode: ALT6\n1 SELECT_NAND_CLE_ALT2  Selecting Pad: NAND_CLE for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_STROBE_SELECT_INPUT",
    "address": "0x30330630",
    "address_cyclic": null,
    "page": 1981,
    "bits": [
      {
        "range": "31-1",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "0",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _strobe\n0 SELECT_ENET_MDC_ALT6  Selecting Pad: ENET_MDC for Mode: ALT6\n1 SELECT_NAND_CE1_B_ALT2  Selecting Pad: NAND_CE1_B for Mode: ALT2"
      }
    ]
  },
  {
    "register": "IOMUXC_USDHC3_WP_ON_SELECT_INPUT",
    "address": "0x30330634",
    "address_cyclic": null,
    "page": 1982,
    "bits": [
      {
        "range": "31-2",
        "field": "-",
        "description": "This field is reserved.\nReserved\n"
      },
      {
        "range": "NXP bug not documented",
        "field": "DAISY",
        "description": "Selecting Pads Involved in Daisy Chain.\nInstance: usdhc3, In Pin: _wp_on\n00 SELECT_GPIO1_IO15_ALT4  Selecting Pad: GPIO1_IO15 for Mode: ALT4\n01 SELECT_ENET_TD0_ALT6  Selecting Pad: ENET_TD0 for Mode: ALT6\n10 SELECT_NAND_DATA03_ALT2  Selecting Pad: NAND_DATA03 for Mode: ALT2\n11 SELECT_I2C2_SDA_ALT2  Selecting Pad: I2C2_SDA for Mode: ALT2"
      }
    ]
  }
]