# SGDH_Traffic_Light_on_fpga
Hello SGDH World!    
- This repo is final project for [SGDH's Verilog HDL S0.](https://zero-base.co.kr/pages/66840?_token=test_token&)
  - Tested on Vivado 2022.1  
- If you are interested in our lectures, please check [SGDH's roadmap.](https://miro.com/app/board/uXjVLzeZ6zI=/)
  - Verilog HDL S1 and FPGA Season1 are very useful for understanding this project.  
