
Pfull_V00_U_256.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .dataLogger   00003000  0803c000  0803c000  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .eventLogger  00005000  08037000  08037000  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .varFlash     00000005  0801eff0  0801eff0  0001dff0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .myBufSectionEEPROM_P 00000080  0803f000  0803f000  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .myBufSectionEEPROM_V 00000014  0803f800  0803f800  00027800  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  5 .BOOTLOADER   00001000  0801f000  0801f000  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .text         0001b178  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .rodata       00000328  0801b238  0801b238  0001c238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .ARM.extab    00000000  0801b560  0801b560  00027814  2**0
                  CONTENTS, READONLY
 10 .ARM          00000008  0801b560  0801b560  0001c560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .preinit_array 00000000  0801b568  0801b568  00027814  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 12 .init_array   00000004  0801b568  0801b568  0001c568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .fini_array   00000004  0801b56c  0801b56c  0001c56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .data         00000364  20000000  0801b570  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
 15 .bss          0000203c  20000368  0801b8d4  0001d368  2**3
                  ALLOC
 16 ._user_heap_stack 00000604  200023a4  0801b8d4  0001d3a4  2**0
                  ALLOC
 17 .ARM.attributes 00000028  00000000  00000000  00027814  2**0
                  CONTENTS, READONLY
 18 .debug_info   00031438  00000000  00000000  0002783c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 00006375  00000000  00000000  00058c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_aranges 00001e68  00000000  00000000  0005eff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 0000181f  00000000  00000000  00060e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line   00020cba  00000000  00000000  00062677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_str    0000d8c2  00000000  00000000  00083331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .comment      00000043  00000000  00000000  00090bf3  2**0
                  CONTENTS, READONLY
 25 .debug_frame  00007120  00000000  00000000  00090c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_line_str 00000084  00000000  00000000  00097d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000368 	.word	0x20000368
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0801b20c 	.word	0x0801b20c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000036c 	.word	0x2000036c
 8000104:	0801b20c 	.word	0x0801b20c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	0010      	movs	r0, r2
 8000408:	4662      	mov	r2, ip
 800040a:	468c      	mov	ip, r1
 800040c:	0019      	movs	r1, r3
 800040e:	4663      	mov	r3, ip
 8000410:	e000      	b.n	8000414 <__aeabi_cdcmpeq>
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_cdcmpeq>:
 8000414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000416:	f001 f8ed 	bl	80015f4 <__ledf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	d401      	bmi.n	8000422 <__aeabi_cdcmpeq+0xe>
 800041e:	2100      	movs	r1, #0
 8000420:	42c8      	cmn	r0, r1
 8000422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000424 <__aeabi_dcmpeq>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f001 f831 	bl	800148c <__eqdf2>
 800042a:	4240      	negs	r0, r0
 800042c:	3001      	adds	r0, #1
 800042e:	bd10      	pop	{r4, pc}

08000430 <__aeabi_dcmplt>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f001 f8df 	bl	80015f4 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	db01      	blt.n	800043e <__aeabi_dcmplt+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__aeabi_dcmple>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 f8d5 	bl	80015f4 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dd01      	ble.n	8000452 <__aeabi_dcmple+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmpgt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f85b 	bl	8001514 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dc01      	bgt.n	8000466 <__aeabi_dcmpgt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpge>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f851 	bl	8001514 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	da01      	bge.n	800047a <__aeabi_dcmpge+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	@ (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <__aeabi_uldivmod>:
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d111      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	d10f      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c4:	2900      	cmp	r1, #0
 80004c6:	d100      	bne.n	80004ca <__aeabi_uldivmod+0xe>
 80004c8:	2800      	cmp	r0, #0
 80004ca:	d002      	beq.n	80004d2 <__aeabi_uldivmod+0x16>
 80004cc:	2100      	movs	r1, #0
 80004ce:	43c9      	mvns	r1, r1
 80004d0:	0008      	movs	r0, r1
 80004d2:	b407      	push	{r0, r1, r2}
 80004d4:	4802      	ldr	r0, [pc, #8]	@ (80004e0 <__aeabi_uldivmod+0x24>)
 80004d6:	a102      	add	r1, pc, #8	@ (adr r1, 80004e0 <__aeabi_uldivmod+0x24>)
 80004d8:	1840      	adds	r0, r0, r1
 80004da:	9002      	str	r0, [sp, #8]
 80004dc:	bd03      	pop	{r0, r1, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	ffffff21 	.word	0xffffff21
 80004e4:	b403      	push	{r0, r1}
 80004e6:	4668      	mov	r0, sp
 80004e8:	b501      	push	{r0, lr}
 80004ea:	9802      	ldr	r0, [sp, #8]
 80004ec:	f000 f824 	bl	8000538 <__udivmoddi4>
 80004f0:	9b01      	ldr	r3, [sp, #4]
 80004f2:	469e      	mov	lr, r3
 80004f4:	b002      	add	sp, #8
 80004f6:	bc0c      	pop	{r2, r3}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			@ (mov r8, r8)

080004fc <__aeabi_d2uiz>:
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	2200      	movs	r2, #0
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <__aeabi_d2uiz+0x38>)
 8000502:	0004      	movs	r4, r0
 8000504:	000d      	movs	r5, r1
 8000506:	f7ff ffb1 	bl	800046c <__aeabi_dcmpge>
 800050a:	2800      	cmp	r0, #0
 800050c:	d104      	bne.n	8000518 <__aeabi_d2uiz+0x1c>
 800050e:	0020      	movs	r0, r4
 8000510:	0029      	movs	r1, r5
 8000512:	f001 ffef 	bl	80024f4 <__aeabi_d2iz>
 8000516:	bd70      	pop	{r4, r5, r6, pc}
 8000518:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <__aeabi_d2uiz+0x38>)
 800051a:	2200      	movs	r2, #0
 800051c:	0020      	movs	r0, r4
 800051e:	0029      	movs	r1, r5
 8000520:	f001 fbbc 	bl	8001c9c <__aeabi_dsub>
 8000524:	f001 ffe6 	bl	80024f4 <__aeabi_d2iz>
 8000528:	2380      	movs	r3, #128	@ 0x80
 800052a:	061b      	lsls	r3, r3, #24
 800052c:	469c      	mov	ip, r3
 800052e:	4460      	add	r0, ip
 8000530:	e7f1      	b.n	8000516 <__aeabi_d2uiz+0x1a>
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	41e00000 	.word	0x41e00000

08000538 <__udivmoddi4>:
 8000538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800053a:	4657      	mov	r7, sl
 800053c:	464e      	mov	r6, r9
 800053e:	4645      	mov	r5, r8
 8000540:	46de      	mov	lr, fp
 8000542:	b5e0      	push	{r5, r6, r7, lr}
 8000544:	0004      	movs	r4, r0
 8000546:	000d      	movs	r5, r1
 8000548:	4692      	mov	sl, r2
 800054a:	4699      	mov	r9, r3
 800054c:	b083      	sub	sp, #12
 800054e:	428b      	cmp	r3, r1
 8000550:	d830      	bhi.n	80005b4 <__udivmoddi4+0x7c>
 8000552:	d02d      	beq.n	80005b0 <__udivmoddi4+0x78>
 8000554:	4649      	mov	r1, r9
 8000556:	4650      	mov	r0, sl
 8000558:	f002 f82c 	bl	80025b4 <__clzdi2>
 800055c:	0029      	movs	r1, r5
 800055e:	0006      	movs	r6, r0
 8000560:	0020      	movs	r0, r4
 8000562:	f002 f827 	bl	80025b4 <__clzdi2>
 8000566:	1a33      	subs	r3, r6, r0
 8000568:	4698      	mov	r8, r3
 800056a:	3b20      	subs	r3, #32
 800056c:	d434      	bmi.n	80005d8 <__udivmoddi4+0xa0>
 800056e:	469b      	mov	fp, r3
 8000570:	4653      	mov	r3, sl
 8000572:	465a      	mov	r2, fp
 8000574:	4093      	lsls	r3, r2
 8000576:	4642      	mov	r2, r8
 8000578:	001f      	movs	r7, r3
 800057a:	4653      	mov	r3, sl
 800057c:	4093      	lsls	r3, r2
 800057e:	001e      	movs	r6, r3
 8000580:	42af      	cmp	r7, r5
 8000582:	d83b      	bhi.n	80005fc <__udivmoddi4+0xc4>
 8000584:	42af      	cmp	r7, r5
 8000586:	d100      	bne.n	800058a <__udivmoddi4+0x52>
 8000588:	e079      	b.n	800067e <__udivmoddi4+0x146>
 800058a:	465b      	mov	r3, fp
 800058c:	1ba4      	subs	r4, r4, r6
 800058e:	41bd      	sbcs	r5, r7
 8000590:	2b00      	cmp	r3, #0
 8000592:	da00      	bge.n	8000596 <__udivmoddi4+0x5e>
 8000594:	e076      	b.n	8000684 <__udivmoddi4+0x14c>
 8000596:	2200      	movs	r2, #0
 8000598:	2300      	movs	r3, #0
 800059a:	9200      	str	r2, [sp, #0]
 800059c:	9301      	str	r3, [sp, #4]
 800059e:	2301      	movs	r3, #1
 80005a0:	465a      	mov	r2, fp
 80005a2:	4093      	lsls	r3, r2
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2301      	movs	r3, #1
 80005a8:	4642      	mov	r2, r8
 80005aa:	4093      	lsls	r3, r2
 80005ac:	9300      	str	r3, [sp, #0]
 80005ae:	e029      	b.n	8000604 <__udivmoddi4+0xcc>
 80005b0:	4282      	cmp	r2, r0
 80005b2:	d9cf      	bls.n	8000554 <__udivmoddi4+0x1c>
 80005b4:	2200      	movs	r2, #0
 80005b6:	2300      	movs	r3, #0
 80005b8:	9200      	str	r2, [sp, #0]
 80005ba:	9301      	str	r3, [sp, #4]
 80005bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <__udivmoddi4+0x8e>
 80005c2:	601c      	str	r4, [r3, #0]
 80005c4:	605d      	str	r5, [r3, #4]
 80005c6:	9800      	ldr	r0, [sp, #0]
 80005c8:	9901      	ldr	r1, [sp, #4]
 80005ca:	b003      	add	sp, #12
 80005cc:	bcf0      	pop	{r4, r5, r6, r7}
 80005ce:	46bb      	mov	fp, r7
 80005d0:	46b2      	mov	sl, r6
 80005d2:	46a9      	mov	r9, r5
 80005d4:	46a0      	mov	r8, r4
 80005d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d8:	4642      	mov	r2, r8
 80005da:	469b      	mov	fp, r3
 80005dc:	2320      	movs	r3, #32
 80005de:	1a9b      	subs	r3, r3, r2
 80005e0:	4652      	mov	r2, sl
 80005e2:	40da      	lsrs	r2, r3
 80005e4:	4641      	mov	r1, r8
 80005e6:	0013      	movs	r3, r2
 80005e8:	464a      	mov	r2, r9
 80005ea:	408a      	lsls	r2, r1
 80005ec:	0017      	movs	r7, r2
 80005ee:	4642      	mov	r2, r8
 80005f0:	431f      	orrs	r7, r3
 80005f2:	4653      	mov	r3, sl
 80005f4:	4093      	lsls	r3, r2
 80005f6:	001e      	movs	r6, r3
 80005f8:	42af      	cmp	r7, r5
 80005fa:	d9c3      	bls.n	8000584 <__udivmoddi4+0x4c>
 80005fc:	2200      	movs	r2, #0
 80005fe:	2300      	movs	r3, #0
 8000600:	9200      	str	r2, [sp, #0]
 8000602:	9301      	str	r3, [sp, #4]
 8000604:	4643      	mov	r3, r8
 8000606:	2b00      	cmp	r3, #0
 8000608:	d0d8      	beq.n	80005bc <__udivmoddi4+0x84>
 800060a:	07fb      	lsls	r3, r7, #31
 800060c:	0872      	lsrs	r2, r6, #1
 800060e:	431a      	orrs	r2, r3
 8000610:	4646      	mov	r6, r8
 8000612:	087b      	lsrs	r3, r7, #1
 8000614:	e00e      	b.n	8000634 <__udivmoddi4+0xfc>
 8000616:	42ab      	cmp	r3, r5
 8000618:	d101      	bne.n	800061e <__udivmoddi4+0xe6>
 800061a:	42a2      	cmp	r2, r4
 800061c:	d80c      	bhi.n	8000638 <__udivmoddi4+0x100>
 800061e:	1aa4      	subs	r4, r4, r2
 8000620:	419d      	sbcs	r5, r3
 8000622:	2001      	movs	r0, #1
 8000624:	1924      	adds	r4, r4, r4
 8000626:	416d      	adcs	r5, r5
 8000628:	2100      	movs	r1, #0
 800062a:	3e01      	subs	r6, #1
 800062c:	1824      	adds	r4, r4, r0
 800062e:	414d      	adcs	r5, r1
 8000630:	2e00      	cmp	r6, #0
 8000632:	d006      	beq.n	8000642 <__udivmoddi4+0x10a>
 8000634:	42ab      	cmp	r3, r5
 8000636:	d9ee      	bls.n	8000616 <__udivmoddi4+0xde>
 8000638:	3e01      	subs	r6, #1
 800063a:	1924      	adds	r4, r4, r4
 800063c:	416d      	adcs	r5, r5
 800063e:	2e00      	cmp	r6, #0
 8000640:	d1f8      	bne.n	8000634 <__udivmoddi4+0xfc>
 8000642:	9800      	ldr	r0, [sp, #0]
 8000644:	9901      	ldr	r1, [sp, #4]
 8000646:	465b      	mov	r3, fp
 8000648:	1900      	adds	r0, r0, r4
 800064a:	4169      	adcs	r1, r5
 800064c:	2b00      	cmp	r3, #0
 800064e:	db24      	blt.n	800069a <__udivmoddi4+0x162>
 8000650:	002b      	movs	r3, r5
 8000652:	465a      	mov	r2, fp
 8000654:	4644      	mov	r4, r8
 8000656:	40d3      	lsrs	r3, r2
 8000658:	002a      	movs	r2, r5
 800065a:	40e2      	lsrs	r2, r4
 800065c:	001c      	movs	r4, r3
 800065e:	465b      	mov	r3, fp
 8000660:	0015      	movs	r5, r2
 8000662:	2b00      	cmp	r3, #0
 8000664:	db2a      	blt.n	80006bc <__udivmoddi4+0x184>
 8000666:	0026      	movs	r6, r4
 8000668:	409e      	lsls	r6, r3
 800066a:	0033      	movs	r3, r6
 800066c:	0026      	movs	r6, r4
 800066e:	4647      	mov	r7, r8
 8000670:	40be      	lsls	r6, r7
 8000672:	0032      	movs	r2, r6
 8000674:	1a80      	subs	r0, r0, r2
 8000676:	4199      	sbcs	r1, r3
 8000678:	9000      	str	r0, [sp, #0]
 800067a:	9101      	str	r1, [sp, #4]
 800067c:	e79e      	b.n	80005bc <__udivmoddi4+0x84>
 800067e:	42a3      	cmp	r3, r4
 8000680:	d8bc      	bhi.n	80005fc <__udivmoddi4+0xc4>
 8000682:	e782      	b.n	800058a <__udivmoddi4+0x52>
 8000684:	4642      	mov	r2, r8
 8000686:	2320      	movs	r3, #32
 8000688:	2100      	movs	r1, #0
 800068a:	1a9b      	subs	r3, r3, r2
 800068c:	2200      	movs	r2, #0
 800068e:	9100      	str	r1, [sp, #0]
 8000690:	9201      	str	r2, [sp, #4]
 8000692:	2201      	movs	r2, #1
 8000694:	40da      	lsrs	r2, r3
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	e785      	b.n	80005a6 <__udivmoddi4+0x6e>
 800069a:	4642      	mov	r2, r8
 800069c:	2320      	movs	r3, #32
 800069e:	1a9b      	subs	r3, r3, r2
 80006a0:	002a      	movs	r2, r5
 80006a2:	4646      	mov	r6, r8
 80006a4:	409a      	lsls	r2, r3
 80006a6:	0023      	movs	r3, r4
 80006a8:	40f3      	lsrs	r3, r6
 80006aa:	4644      	mov	r4, r8
 80006ac:	4313      	orrs	r3, r2
 80006ae:	002a      	movs	r2, r5
 80006b0:	40e2      	lsrs	r2, r4
 80006b2:	001c      	movs	r4, r3
 80006b4:	465b      	mov	r3, fp
 80006b6:	0015      	movs	r5, r2
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	dad4      	bge.n	8000666 <__udivmoddi4+0x12e>
 80006bc:	4642      	mov	r2, r8
 80006be:	002f      	movs	r7, r5
 80006c0:	2320      	movs	r3, #32
 80006c2:	0026      	movs	r6, r4
 80006c4:	4097      	lsls	r7, r2
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	40de      	lsrs	r6, r3
 80006ca:	003b      	movs	r3, r7
 80006cc:	4333      	orrs	r3, r6
 80006ce:	e7cd      	b.n	800066c <__udivmoddi4+0x134>

080006d0 <__aeabi_dadd>:
 80006d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d2:	464f      	mov	r7, r9
 80006d4:	4646      	mov	r6, r8
 80006d6:	46d6      	mov	lr, sl
 80006d8:	b5c0      	push	{r6, r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	9000      	str	r0, [sp, #0]
 80006de:	9101      	str	r1, [sp, #4]
 80006e0:	030e      	lsls	r6, r1, #12
 80006e2:	004c      	lsls	r4, r1, #1
 80006e4:	0fcd      	lsrs	r5, r1, #31
 80006e6:	0a71      	lsrs	r1, r6, #9
 80006e8:	9e00      	ldr	r6, [sp, #0]
 80006ea:	005f      	lsls	r7, r3, #1
 80006ec:	0f76      	lsrs	r6, r6, #29
 80006ee:	430e      	orrs	r6, r1
 80006f0:	9900      	ldr	r1, [sp, #0]
 80006f2:	9200      	str	r2, [sp, #0]
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	00c9      	lsls	r1, r1, #3
 80006f8:	4689      	mov	r9, r1
 80006fa:	0319      	lsls	r1, r3, #12
 80006fc:	0d7b      	lsrs	r3, r7, #21
 80006fe:	4698      	mov	r8, r3
 8000700:	9b01      	ldr	r3, [sp, #4]
 8000702:	0a49      	lsrs	r1, r1, #9
 8000704:	0fdb      	lsrs	r3, r3, #31
 8000706:	469c      	mov	ip, r3
 8000708:	9b00      	ldr	r3, [sp, #0]
 800070a:	9a00      	ldr	r2, [sp, #0]
 800070c:	0f5b      	lsrs	r3, r3, #29
 800070e:	430b      	orrs	r3, r1
 8000710:	4641      	mov	r1, r8
 8000712:	0d64      	lsrs	r4, r4, #21
 8000714:	00d2      	lsls	r2, r2, #3
 8000716:	1a61      	subs	r1, r4, r1
 8000718:	4565      	cmp	r5, ip
 800071a:	d100      	bne.n	800071e <__aeabi_dadd+0x4e>
 800071c:	e0a6      	b.n	800086c <__aeabi_dadd+0x19c>
 800071e:	2900      	cmp	r1, #0
 8000720:	dd72      	ble.n	8000808 <__aeabi_dadd+0x138>
 8000722:	4647      	mov	r7, r8
 8000724:	2f00      	cmp	r7, #0
 8000726:	d100      	bne.n	800072a <__aeabi_dadd+0x5a>
 8000728:	e0dd      	b.n	80008e6 <__aeabi_dadd+0x216>
 800072a:	4fcc      	ldr	r7, [pc, #816]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800072c:	42bc      	cmp	r4, r7
 800072e:	d100      	bne.n	8000732 <__aeabi_dadd+0x62>
 8000730:	e19a      	b.n	8000a68 <__aeabi_dadd+0x398>
 8000732:	2701      	movs	r7, #1
 8000734:	2938      	cmp	r1, #56	@ 0x38
 8000736:	dc17      	bgt.n	8000768 <__aeabi_dadd+0x98>
 8000738:	2780      	movs	r7, #128	@ 0x80
 800073a:	043f      	lsls	r7, r7, #16
 800073c:	433b      	orrs	r3, r7
 800073e:	291f      	cmp	r1, #31
 8000740:	dd00      	ble.n	8000744 <__aeabi_dadd+0x74>
 8000742:	e1dd      	b.n	8000b00 <__aeabi_dadd+0x430>
 8000744:	2720      	movs	r7, #32
 8000746:	1a78      	subs	r0, r7, r1
 8000748:	001f      	movs	r7, r3
 800074a:	4087      	lsls	r7, r0
 800074c:	46ba      	mov	sl, r7
 800074e:	0017      	movs	r7, r2
 8000750:	40cf      	lsrs	r7, r1
 8000752:	4684      	mov	ip, r0
 8000754:	0038      	movs	r0, r7
 8000756:	4657      	mov	r7, sl
 8000758:	4307      	orrs	r7, r0
 800075a:	4660      	mov	r0, ip
 800075c:	4082      	lsls	r2, r0
 800075e:	40cb      	lsrs	r3, r1
 8000760:	1e50      	subs	r0, r2, #1
 8000762:	4182      	sbcs	r2, r0
 8000764:	1af6      	subs	r6, r6, r3
 8000766:	4317      	orrs	r7, r2
 8000768:	464b      	mov	r3, r9
 800076a:	1bdf      	subs	r7, r3, r7
 800076c:	45b9      	cmp	r9, r7
 800076e:	4180      	sbcs	r0, r0
 8000770:	4240      	negs	r0, r0
 8000772:	1a36      	subs	r6, r6, r0
 8000774:	0233      	lsls	r3, r6, #8
 8000776:	d400      	bmi.n	800077a <__aeabi_dadd+0xaa>
 8000778:	e0ff      	b.n	800097a <__aeabi_dadd+0x2aa>
 800077a:	0276      	lsls	r6, r6, #9
 800077c:	0a76      	lsrs	r6, r6, #9
 800077e:	2e00      	cmp	r6, #0
 8000780:	d100      	bne.n	8000784 <__aeabi_dadd+0xb4>
 8000782:	e13c      	b.n	80009fe <__aeabi_dadd+0x32e>
 8000784:	0030      	movs	r0, r6
 8000786:	f7ff fe7b 	bl	8000480 <__clzsi2>
 800078a:	0003      	movs	r3, r0
 800078c:	3b08      	subs	r3, #8
 800078e:	2120      	movs	r1, #32
 8000790:	0038      	movs	r0, r7
 8000792:	1aca      	subs	r2, r1, r3
 8000794:	40d0      	lsrs	r0, r2
 8000796:	409e      	lsls	r6, r3
 8000798:	0002      	movs	r2, r0
 800079a:	409f      	lsls	r7, r3
 800079c:	4332      	orrs	r2, r6
 800079e:	429c      	cmp	r4, r3
 80007a0:	dd00      	ble.n	80007a4 <__aeabi_dadd+0xd4>
 80007a2:	e1a6      	b.n	8000af2 <__aeabi_dadd+0x422>
 80007a4:	1b18      	subs	r0, r3, r4
 80007a6:	3001      	adds	r0, #1
 80007a8:	1a09      	subs	r1, r1, r0
 80007aa:	003e      	movs	r6, r7
 80007ac:	408f      	lsls	r7, r1
 80007ae:	40c6      	lsrs	r6, r0
 80007b0:	1e7b      	subs	r3, r7, #1
 80007b2:	419f      	sbcs	r7, r3
 80007b4:	0013      	movs	r3, r2
 80007b6:	408b      	lsls	r3, r1
 80007b8:	4337      	orrs	r7, r6
 80007ba:	431f      	orrs	r7, r3
 80007bc:	40c2      	lsrs	r2, r0
 80007be:	003b      	movs	r3, r7
 80007c0:	0016      	movs	r6, r2
 80007c2:	2400      	movs	r4, #0
 80007c4:	4313      	orrs	r3, r2
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0xfa>
 80007c8:	e1df      	b.n	8000b8a <__aeabi_dadd+0x4ba>
 80007ca:	077b      	lsls	r3, r7, #29
 80007cc:	d100      	bne.n	80007d0 <__aeabi_dadd+0x100>
 80007ce:	e332      	b.n	8000e36 <__aeabi_dadd+0x766>
 80007d0:	230f      	movs	r3, #15
 80007d2:	003a      	movs	r2, r7
 80007d4:	403b      	ands	r3, r7
 80007d6:	2b04      	cmp	r3, #4
 80007d8:	d004      	beq.n	80007e4 <__aeabi_dadd+0x114>
 80007da:	1d3a      	adds	r2, r7, #4
 80007dc:	42ba      	cmp	r2, r7
 80007de:	41bf      	sbcs	r7, r7
 80007e0:	427f      	negs	r7, r7
 80007e2:	19f6      	adds	r6, r6, r7
 80007e4:	0233      	lsls	r3, r6, #8
 80007e6:	d400      	bmi.n	80007ea <__aeabi_dadd+0x11a>
 80007e8:	e323      	b.n	8000e32 <__aeabi_dadd+0x762>
 80007ea:	4b9c      	ldr	r3, [pc, #624]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80007ec:	3401      	adds	r4, #1
 80007ee:	429c      	cmp	r4, r3
 80007f0:	d100      	bne.n	80007f4 <__aeabi_dadd+0x124>
 80007f2:	e0b4      	b.n	800095e <__aeabi_dadd+0x28e>
 80007f4:	4b9a      	ldr	r3, [pc, #616]	@ (8000a60 <__aeabi_dadd+0x390>)
 80007f6:	0564      	lsls	r4, r4, #21
 80007f8:	401e      	ands	r6, r3
 80007fa:	0d64      	lsrs	r4, r4, #21
 80007fc:	0777      	lsls	r7, r6, #29
 80007fe:	08d2      	lsrs	r2, r2, #3
 8000800:	0276      	lsls	r6, r6, #9
 8000802:	4317      	orrs	r7, r2
 8000804:	0b36      	lsrs	r6, r6, #12
 8000806:	e0ac      	b.n	8000962 <__aeabi_dadd+0x292>
 8000808:	2900      	cmp	r1, #0
 800080a:	d100      	bne.n	800080e <__aeabi_dadd+0x13e>
 800080c:	e07e      	b.n	800090c <__aeabi_dadd+0x23c>
 800080e:	4641      	mov	r1, r8
 8000810:	1b09      	subs	r1, r1, r4
 8000812:	2c00      	cmp	r4, #0
 8000814:	d000      	beq.n	8000818 <__aeabi_dadd+0x148>
 8000816:	e160      	b.n	8000ada <__aeabi_dadd+0x40a>
 8000818:	0034      	movs	r4, r6
 800081a:	4648      	mov	r0, r9
 800081c:	4304      	orrs	r4, r0
 800081e:	d100      	bne.n	8000822 <__aeabi_dadd+0x152>
 8000820:	e1c9      	b.n	8000bb6 <__aeabi_dadd+0x4e6>
 8000822:	1e4c      	subs	r4, r1, #1
 8000824:	2901      	cmp	r1, #1
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0x15a>
 8000828:	e22e      	b.n	8000c88 <__aeabi_dadd+0x5b8>
 800082a:	4d8c      	ldr	r5, [pc, #560]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800082c:	42a9      	cmp	r1, r5
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x162>
 8000830:	e224      	b.n	8000c7c <__aeabi_dadd+0x5ac>
 8000832:	2701      	movs	r7, #1
 8000834:	2c38      	cmp	r4, #56	@ 0x38
 8000836:	dc11      	bgt.n	800085c <__aeabi_dadd+0x18c>
 8000838:	0021      	movs	r1, r4
 800083a:	291f      	cmp	r1, #31
 800083c:	dd00      	ble.n	8000840 <__aeabi_dadd+0x170>
 800083e:	e20b      	b.n	8000c58 <__aeabi_dadd+0x588>
 8000840:	2420      	movs	r4, #32
 8000842:	0037      	movs	r7, r6
 8000844:	4648      	mov	r0, r9
 8000846:	1a64      	subs	r4, r4, r1
 8000848:	40a7      	lsls	r7, r4
 800084a:	40c8      	lsrs	r0, r1
 800084c:	4307      	orrs	r7, r0
 800084e:	4648      	mov	r0, r9
 8000850:	40a0      	lsls	r0, r4
 8000852:	40ce      	lsrs	r6, r1
 8000854:	1e44      	subs	r4, r0, #1
 8000856:	41a0      	sbcs	r0, r4
 8000858:	1b9b      	subs	r3, r3, r6
 800085a:	4307      	orrs	r7, r0
 800085c:	1bd7      	subs	r7, r2, r7
 800085e:	42ba      	cmp	r2, r7
 8000860:	4192      	sbcs	r2, r2
 8000862:	4252      	negs	r2, r2
 8000864:	4665      	mov	r5, ip
 8000866:	4644      	mov	r4, r8
 8000868:	1a9e      	subs	r6, r3, r2
 800086a:	e783      	b.n	8000774 <__aeabi_dadd+0xa4>
 800086c:	2900      	cmp	r1, #0
 800086e:	dc00      	bgt.n	8000872 <__aeabi_dadd+0x1a2>
 8000870:	e09c      	b.n	80009ac <__aeabi_dadd+0x2dc>
 8000872:	4647      	mov	r7, r8
 8000874:	2f00      	cmp	r7, #0
 8000876:	d167      	bne.n	8000948 <__aeabi_dadd+0x278>
 8000878:	001f      	movs	r7, r3
 800087a:	4317      	orrs	r7, r2
 800087c:	d100      	bne.n	8000880 <__aeabi_dadd+0x1b0>
 800087e:	e0e4      	b.n	8000a4a <__aeabi_dadd+0x37a>
 8000880:	1e48      	subs	r0, r1, #1
 8000882:	2901      	cmp	r1, #1
 8000884:	d100      	bne.n	8000888 <__aeabi_dadd+0x1b8>
 8000886:	e19b      	b.n	8000bc0 <__aeabi_dadd+0x4f0>
 8000888:	4f74      	ldr	r7, [pc, #464]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800088a:	42b9      	cmp	r1, r7
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x1c0>
 800088e:	e0eb      	b.n	8000a68 <__aeabi_dadd+0x398>
 8000890:	2701      	movs	r7, #1
 8000892:	0001      	movs	r1, r0
 8000894:	2838      	cmp	r0, #56	@ 0x38
 8000896:	dc11      	bgt.n	80008bc <__aeabi_dadd+0x1ec>
 8000898:	291f      	cmp	r1, #31
 800089a:	dd00      	ble.n	800089e <__aeabi_dadd+0x1ce>
 800089c:	e1c7      	b.n	8000c2e <__aeabi_dadd+0x55e>
 800089e:	2720      	movs	r7, #32
 80008a0:	1a78      	subs	r0, r7, r1
 80008a2:	001f      	movs	r7, r3
 80008a4:	4684      	mov	ip, r0
 80008a6:	4087      	lsls	r7, r0
 80008a8:	0010      	movs	r0, r2
 80008aa:	40c8      	lsrs	r0, r1
 80008ac:	4307      	orrs	r7, r0
 80008ae:	4660      	mov	r0, ip
 80008b0:	4082      	lsls	r2, r0
 80008b2:	40cb      	lsrs	r3, r1
 80008b4:	1e50      	subs	r0, r2, #1
 80008b6:	4182      	sbcs	r2, r0
 80008b8:	18f6      	adds	r6, r6, r3
 80008ba:	4317      	orrs	r7, r2
 80008bc:	444f      	add	r7, r9
 80008be:	454f      	cmp	r7, r9
 80008c0:	4180      	sbcs	r0, r0
 80008c2:	4240      	negs	r0, r0
 80008c4:	1836      	adds	r6, r6, r0
 80008c6:	0233      	lsls	r3, r6, #8
 80008c8:	d557      	bpl.n	800097a <__aeabi_dadd+0x2aa>
 80008ca:	4b64      	ldr	r3, [pc, #400]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80008cc:	3401      	adds	r4, #1
 80008ce:	429c      	cmp	r4, r3
 80008d0:	d045      	beq.n	800095e <__aeabi_dadd+0x28e>
 80008d2:	2101      	movs	r1, #1
 80008d4:	4b62      	ldr	r3, [pc, #392]	@ (8000a60 <__aeabi_dadd+0x390>)
 80008d6:	087a      	lsrs	r2, r7, #1
 80008d8:	401e      	ands	r6, r3
 80008da:	4039      	ands	r1, r7
 80008dc:	430a      	orrs	r2, r1
 80008de:	07f7      	lsls	r7, r6, #31
 80008e0:	4317      	orrs	r7, r2
 80008e2:	0876      	lsrs	r6, r6, #1
 80008e4:	e771      	b.n	80007ca <__aeabi_dadd+0xfa>
 80008e6:	001f      	movs	r7, r3
 80008e8:	4317      	orrs	r7, r2
 80008ea:	d100      	bne.n	80008ee <__aeabi_dadd+0x21e>
 80008ec:	e0ad      	b.n	8000a4a <__aeabi_dadd+0x37a>
 80008ee:	1e4f      	subs	r7, r1, #1
 80008f0:	46bc      	mov	ip, r7
 80008f2:	2901      	cmp	r1, #1
 80008f4:	d100      	bne.n	80008f8 <__aeabi_dadd+0x228>
 80008f6:	e182      	b.n	8000bfe <__aeabi_dadd+0x52e>
 80008f8:	4f58      	ldr	r7, [pc, #352]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80008fa:	42b9      	cmp	r1, r7
 80008fc:	d100      	bne.n	8000900 <__aeabi_dadd+0x230>
 80008fe:	e190      	b.n	8000c22 <__aeabi_dadd+0x552>
 8000900:	4661      	mov	r1, ip
 8000902:	2701      	movs	r7, #1
 8000904:	2938      	cmp	r1, #56	@ 0x38
 8000906:	dd00      	ble.n	800090a <__aeabi_dadd+0x23a>
 8000908:	e72e      	b.n	8000768 <__aeabi_dadd+0x98>
 800090a:	e718      	b.n	800073e <__aeabi_dadd+0x6e>
 800090c:	4f55      	ldr	r7, [pc, #340]	@ (8000a64 <__aeabi_dadd+0x394>)
 800090e:	1c61      	adds	r1, r4, #1
 8000910:	4239      	tst	r1, r7
 8000912:	d000      	beq.n	8000916 <__aeabi_dadd+0x246>
 8000914:	e0d0      	b.n	8000ab8 <__aeabi_dadd+0x3e8>
 8000916:	0031      	movs	r1, r6
 8000918:	4648      	mov	r0, r9
 800091a:	001f      	movs	r7, r3
 800091c:	4301      	orrs	r1, r0
 800091e:	4317      	orrs	r7, r2
 8000920:	2c00      	cmp	r4, #0
 8000922:	d000      	beq.n	8000926 <__aeabi_dadd+0x256>
 8000924:	e13d      	b.n	8000ba2 <__aeabi_dadd+0x4d2>
 8000926:	2900      	cmp	r1, #0
 8000928:	d100      	bne.n	800092c <__aeabi_dadd+0x25c>
 800092a:	e1bc      	b.n	8000ca6 <__aeabi_dadd+0x5d6>
 800092c:	2f00      	cmp	r7, #0
 800092e:	d000      	beq.n	8000932 <__aeabi_dadd+0x262>
 8000930:	e1bf      	b.n	8000cb2 <__aeabi_dadd+0x5e2>
 8000932:	464b      	mov	r3, r9
 8000934:	2100      	movs	r1, #0
 8000936:	08d8      	lsrs	r0, r3, #3
 8000938:	0777      	lsls	r7, r6, #29
 800093a:	4307      	orrs	r7, r0
 800093c:	08f0      	lsrs	r0, r6, #3
 800093e:	0306      	lsls	r6, r0, #12
 8000940:	054c      	lsls	r4, r1, #21
 8000942:	0b36      	lsrs	r6, r6, #12
 8000944:	0d64      	lsrs	r4, r4, #21
 8000946:	e00c      	b.n	8000962 <__aeabi_dadd+0x292>
 8000948:	4f44      	ldr	r7, [pc, #272]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800094a:	42bc      	cmp	r4, r7
 800094c:	d100      	bne.n	8000950 <__aeabi_dadd+0x280>
 800094e:	e08b      	b.n	8000a68 <__aeabi_dadd+0x398>
 8000950:	2701      	movs	r7, #1
 8000952:	2938      	cmp	r1, #56	@ 0x38
 8000954:	dcb2      	bgt.n	80008bc <__aeabi_dadd+0x1ec>
 8000956:	2780      	movs	r7, #128	@ 0x80
 8000958:	043f      	lsls	r7, r7, #16
 800095a:	433b      	orrs	r3, r7
 800095c:	e79c      	b.n	8000898 <__aeabi_dadd+0x1c8>
 800095e:	2600      	movs	r6, #0
 8000960:	2700      	movs	r7, #0
 8000962:	0524      	lsls	r4, r4, #20
 8000964:	4334      	orrs	r4, r6
 8000966:	07ed      	lsls	r5, r5, #31
 8000968:	432c      	orrs	r4, r5
 800096a:	0038      	movs	r0, r7
 800096c:	0021      	movs	r1, r4
 800096e:	b002      	add	sp, #8
 8000970:	bce0      	pop	{r5, r6, r7}
 8000972:	46ba      	mov	sl, r7
 8000974:	46b1      	mov	r9, r6
 8000976:	46a8      	mov	r8, r5
 8000978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800097a:	077b      	lsls	r3, r7, #29
 800097c:	d004      	beq.n	8000988 <__aeabi_dadd+0x2b8>
 800097e:	230f      	movs	r3, #15
 8000980:	403b      	ands	r3, r7
 8000982:	2b04      	cmp	r3, #4
 8000984:	d000      	beq.n	8000988 <__aeabi_dadd+0x2b8>
 8000986:	e728      	b.n	80007da <__aeabi_dadd+0x10a>
 8000988:	08f8      	lsrs	r0, r7, #3
 800098a:	4b34      	ldr	r3, [pc, #208]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800098c:	0777      	lsls	r7, r6, #29
 800098e:	4307      	orrs	r7, r0
 8000990:	08f0      	lsrs	r0, r6, #3
 8000992:	429c      	cmp	r4, r3
 8000994:	d000      	beq.n	8000998 <__aeabi_dadd+0x2c8>
 8000996:	e24a      	b.n	8000e2e <__aeabi_dadd+0x75e>
 8000998:	003b      	movs	r3, r7
 800099a:	4303      	orrs	r3, r0
 800099c:	d059      	beq.n	8000a52 <__aeabi_dadd+0x382>
 800099e:	2680      	movs	r6, #128	@ 0x80
 80009a0:	0336      	lsls	r6, r6, #12
 80009a2:	4306      	orrs	r6, r0
 80009a4:	0336      	lsls	r6, r6, #12
 80009a6:	4c2d      	ldr	r4, [pc, #180]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80009a8:	0b36      	lsrs	r6, r6, #12
 80009aa:	e7da      	b.n	8000962 <__aeabi_dadd+0x292>
 80009ac:	2900      	cmp	r1, #0
 80009ae:	d061      	beq.n	8000a74 <__aeabi_dadd+0x3a4>
 80009b0:	4641      	mov	r1, r8
 80009b2:	1b09      	subs	r1, r1, r4
 80009b4:	2c00      	cmp	r4, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x2ea>
 80009b8:	e0b9      	b.n	8000b2e <__aeabi_dadd+0x45e>
 80009ba:	4c28      	ldr	r4, [pc, #160]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80009bc:	45a0      	cmp	r8, r4
 80009be:	d100      	bne.n	80009c2 <__aeabi_dadd+0x2f2>
 80009c0:	e1a5      	b.n	8000d0e <__aeabi_dadd+0x63e>
 80009c2:	2701      	movs	r7, #1
 80009c4:	2938      	cmp	r1, #56	@ 0x38
 80009c6:	dc13      	bgt.n	80009f0 <__aeabi_dadd+0x320>
 80009c8:	2480      	movs	r4, #128	@ 0x80
 80009ca:	0424      	lsls	r4, r4, #16
 80009cc:	4326      	orrs	r6, r4
 80009ce:	291f      	cmp	r1, #31
 80009d0:	dd00      	ble.n	80009d4 <__aeabi_dadd+0x304>
 80009d2:	e1c8      	b.n	8000d66 <__aeabi_dadd+0x696>
 80009d4:	2420      	movs	r4, #32
 80009d6:	0037      	movs	r7, r6
 80009d8:	4648      	mov	r0, r9
 80009da:	1a64      	subs	r4, r4, r1
 80009dc:	40a7      	lsls	r7, r4
 80009de:	40c8      	lsrs	r0, r1
 80009e0:	4307      	orrs	r7, r0
 80009e2:	4648      	mov	r0, r9
 80009e4:	40a0      	lsls	r0, r4
 80009e6:	40ce      	lsrs	r6, r1
 80009e8:	1e44      	subs	r4, r0, #1
 80009ea:	41a0      	sbcs	r0, r4
 80009ec:	199b      	adds	r3, r3, r6
 80009ee:	4307      	orrs	r7, r0
 80009f0:	18bf      	adds	r7, r7, r2
 80009f2:	4297      	cmp	r7, r2
 80009f4:	4192      	sbcs	r2, r2
 80009f6:	4252      	negs	r2, r2
 80009f8:	4644      	mov	r4, r8
 80009fa:	18d6      	adds	r6, r2, r3
 80009fc:	e763      	b.n	80008c6 <__aeabi_dadd+0x1f6>
 80009fe:	0038      	movs	r0, r7
 8000a00:	f7ff fd3e 	bl	8000480 <__clzsi2>
 8000a04:	0003      	movs	r3, r0
 8000a06:	3318      	adds	r3, #24
 8000a08:	2b1f      	cmp	r3, #31
 8000a0a:	dc00      	bgt.n	8000a0e <__aeabi_dadd+0x33e>
 8000a0c:	e6bf      	b.n	800078e <__aeabi_dadd+0xbe>
 8000a0e:	003a      	movs	r2, r7
 8000a10:	3808      	subs	r0, #8
 8000a12:	4082      	lsls	r2, r0
 8000a14:	429c      	cmp	r4, r3
 8000a16:	dd00      	ble.n	8000a1a <__aeabi_dadd+0x34a>
 8000a18:	e083      	b.n	8000b22 <__aeabi_dadd+0x452>
 8000a1a:	1b1b      	subs	r3, r3, r4
 8000a1c:	1c58      	adds	r0, r3, #1
 8000a1e:	281f      	cmp	r0, #31
 8000a20:	dc00      	bgt.n	8000a24 <__aeabi_dadd+0x354>
 8000a22:	e1b4      	b.n	8000d8e <__aeabi_dadd+0x6be>
 8000a24:	0017      	movs	r7, r2
 8000a26:	3b1f      	subs	r3, #31
 8000a28:	40df      	lsrs	r7, r3
 8000a2a:	2820      	cmp	r0, #32
 8000a2c:	d005      	beq.n	8000a3a <__aeabi_dadd+0x36a>
 8000a2e:	2340      	movs	r3, #64	@ 0x40
 8000a30:	1a1b      	subs	r3, r3, r0
 8000a32:	409a      	lsls	r2, r3
 8000a34:	1e53      	subs	r3, r2, #1
 8000a36:	419a      	sbcs	r2, r3
 8000a38:	4317      	orrs	r7, r2
 8000a3a:	2400      	movs	r4, #0
 8000a3c:	2f00      	cmp	r7, #0
 8000a3e:	d00a      	beq.n	8000a56 <__aeabi_dadd+0x386>
 8000a40:	077b      	lsls	r3, r7, #29
 8000a42:	d000      	beq.n	8000a46 <__aeabi_dadd+0x376>
 8000a44:	e6c4      	b.n	80007d0 <__aeabi_dadd+0x100>
 8000a46:	0026      	movs	r6, r4
 8000a48:	e79e      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000a4a:	464b      	mov	r3, r9
 8000a4c:	000c      	movs	r4, r1
 8000a4e:	08d8      	lsrs	r0, r3, #3
 8000a50:	e79b      	b.n	800098a <__aeabi_dadd+0x2ba>
 8000a52:	2700      	movs	r7, #0
 8000a54:	4c01      	ldr	r4, [pc, #4]	@ (8000a5c <__aeabi_dadd+0x38c>)
 8000a56:	2600      	movs	r6, #0
 8000a58:	e783      	b.n	8000962 <__aeabi_dadd+0x292>
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	000007ff 	.word	0x000007ff
 8000a60:	ff7fffff 	.word	0xff7fffff
 8000a64:	000007fe 	.word	0x000007fe
 8000a68:	464b      	mov	r3, r9
 8000a6a:	0777      	lsls	r7, r6, #29
 8000a6c:	08d8      	lsrs	r0, r3, #3
 8000a6e:	4307      	orrs	r7, r0
 8000a70:	08f0      	lsrs	r0, r6, #3
 8000a72:	e791      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000a74:	4fcd      	ldr	r7, [pc, #820]	@ (8000dac <__aeabi_dadd+0x6dc>)
 8000a76:	1c61      	adds	r1, r4, #1
 8000a78:	4239      	tst	r1, r7
 8000a7a:	d16b      	bne.n	8000b54 <__aeabi_dadd+0x484>
 8000a7c:	0031      	movs	r1, r6
 8000a7e:	4648      	mov	r0, r9
 8000a80:	4301      	orrs	r1, r0
 8000a82:	2c00      	cmp	r4, #0
 8000a84:	d000      	beq.n	8000a88 <__aeabi_dadd+0x3b8>
 8000a86:	e14b      	b.n	8000d20 <__aeabi_dadd+0x650>
 8000a88:	001f      	movs	r7, r3
 8000a8a:	4317      	orrs	r7, r2
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	d100      	bne.n	8000a92 <__aeabi_dadd+0x3c2>
 8000a90:	e181      	b.n	8000d96 <__aeabi_dadd+0x6c6>
 8000a92:	2f00      	cmp	r7, #0
 8000a94:	d100      	bne.n	8000a98 <__aeabi_dadd+0x3c8>
 8000a96:	e74c      	b.n	8000932 <__aeabi_dadd+0x262>
 8000a98:	444a      	add	r2, r9
 8000a9a:	454a      	cmp	r2, r9
 8000a9c:	4180      	sbcs	r0, r0
 8000a9e:	18f6      	adds	r6, r6, r3
 8000aa0:	4240      	negs	r0, r0
 8000aa2:	1836      	adds	r6, r6, r0
 8000aa4:	0233      	lsls	r3, r6, #8
 8000aa6:	d500      	bpl.n	8000aaa <__aeabi_dadd+0x3da>
 8000aa8:	e1b0      	b.n	8000e0c <__aeabi_dadd+0x73c>
 8000aaa:	0017      	movs	r7, r2
 8000aac:	4691      	mov	r9, r2
 8000aae:	4337      	orrs	r7, r6
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_dadd+0x3e4>
 8000ab2:	e73e      	b.n	8000932 <__aeabi_dadd+0x262>
 8000ab4:	2600      	movs	r6, #0
 8000ab6:	e754      	b.n	8000962 <__aeabi_dadd+0x292>
 8000ab8:	4649      	mov	r1, r9
 8000aba:	1a89      	subs	r1, r1, r2
 8000abc:	4688      	mov	r8, r1
 8000abe:	45c1      	cmp	r9, r8
 8000ac0:	41bf      	sbcs	r7, r7
 8000ac2:	1af1      	subs	r1, r6, r3
 8000ac4:	427f      	negs	r7, r7
 8000ac6:	1bc9      	subs	r1, r1, r7
 8000ac8:	020f      	lsls	r7, r1, #8
 8000aca:	d461      	bmi.n	8000b90 <__aeabi_dadd+0x4c0>
 8000acc:	4647      	mov	r7, r8
 8000ace:	430f      	orrs	r7, r1
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_dadd+0x404>
 8000ad2:	e0bd      	b.n	8000c50 <__aeabi_dadd+0x580>
 8000ad4:	000e      	movs	r6, r1
 8000ad6:	4647      	mov	r7, r8
 8000ad8:	e651      	b.n	800077e <__aeabi_dadd+0xae>
 8000ada:	4cb5      	ldr	r4, [pc, #724]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000adc:	45a0      	cmp	r8, r4
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_dadd+0x412>
 8000ae0:	e100      	b.n	8000ce4 <__aeabi_dadd+0x614>
 8000ae2:	2701      	movs	r7, #1
 8000ae4:	2938      	cmp	r1, #56	@ 0x38
 8000ae6:	dd00      	ble.n	8000aea <__aeabi_dadd+0x41a>
 8000ae8:	e6b8      	b.n	800085c <__aeabi_dadd+0x18c>
 8000aea:	2480      	movs	r4, #128	@ 0x80
 8000aec:	0424      	lsls	r4, r4, #16
 8000aee:	4326      	orrs	r6, r4
 8000af0:	e6a3      	b.n	800083a <__aeabi_dadd+0x16a>
 8000af2:	4eb0      	ldr	r6, [pc, #704]	@ (8000db4 <__aeabi_dadd+0x6e4>)
 8000af4:	1ae4      	subs	r4, r4, r3
 8000af6:	4016      	ands	r6, r2
 8000af8:	077b      	lsls	r3, r7, #29
 8000afa:	d000      	beq.n	8000afe <__aeabi_dadd+0x42e>
 8000afc:	e73f      	b.n	800097e <__aeabi_dadd+0x2ae>
 8000afe:	e743      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000b00:	000f      	movs	r7, r1
 8000b02:	0018      	movs	r0, r3
 8000b04:	3f20      	subs	r7, #32
 8000b06:	40f8      	lsrs	r0, r7
 8000b08:	4684      	mov	ip, r0
 8000b0a:	2920      	cmp	r1, #32
 8000b0c:	d003      	beq.n	8000b16 <__aeabi_dadd+0x446>
 8000b0e:	2740      	movs	r7, #64	@ 0x40
 8000b10:	1a79      	subs	r1, r7, r1
 8000b12:	408b      	lsls	r3, r1
 8000b14:	431a      	orrs	r2, r3
 8000b16:	1e53      	subs	r3, r2, #1
 8000b18:	419a      	sbcs	r2, r3
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	0017      	movs	r7, r2
 8000b1e:	431f      	orrs	r7, r3
 8000b20:	e622      	b.n	8000768 <__aeabi_dadd+0x98>
 8000b22:	48a4      	ldr	r0, [pc, #656]	@ (8000db4 <__aeabi_dadd+0x6e4>)
 8000b24:	1ae1      	subs	r1, r4, r3
 8000b26:	4010      	ands	r0, r2
 8000b28:	0747      	lsls	r7, r0, #29
 8000b2a:	08c0      	lsrs	r0, r0, #3
 8000b2c:	e707      	b.n	800093e <__aeabi_dadd+0x26e>
 8000b2e:	0034      	movs	r4, r6
 8000b30:	4648      	mov	r0, r9
 8000b32:	4304      	orrs	r4, r0
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x468>
 8000b36:	e0fa      	b.n	8000d2e <__aeabi_dadd+0x65e>
 8000b38:	1e4c      	subs	r4, r1, #1
 8000b3a:	2901      	cmp	r1, #1
 8000b3c:	d100      	bne.n	8000b40 <__aeabi_dadd+0x470>
 8000b3e:	e0d7      	b.n	8000cf0 <__aeabi_dadd+0x620>
 8000b40:	4f9b      	ldr	r7, [pc, #620]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000b42:	42b9      	cmp	r1, r7
 8000b44:	d100      	bne.n	8000b48 <__aeabi_dadd+0x478>
 8000b46:	e0e2      	b.n	8000d0e <__aeabi_dadd+0x63e>
 8000b48:	2701      	movs	r7, #1
 8000b4a:	2c38      	cmp	r4, #56	@ 0x38
 8000b4c:	dd00      	ble.n	8000b50 <__aeabi_dadd+0x480>
 8000b4e:	e74f      	b.n	80009f0 <__aeabi_dadd+0x320>
 8000b50:	0021      	movs	r1, r4
 8000b52:	e73c      	b.n	80009ce <__aeabi_dadd+0x2fe>
 8000b54:	4c96      	ldr	r4, [pc, #600]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000b56:	42a1      	cmp	r1, r4
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x48c>
 8000b5a:	e0dd      	b.n	8000d18 <__aeabi_dadd+0x648>
 8000b5c:	444a      	add	r2, r9
 8000b5e:	454a      	cmp	r2, r9
 8000b60:	4180      	sbcs	r0, r0
 8000b62:	18f3      	adds	r3, r6, r3
 8000b64:	4240      	negs	r0, r0
 8000b66:	1818      	adds	r0, r3, r0
 8000b68:	07c7      	lsls	r7, r0, #31
 8000b6a:	0852      	lsrs	r2, r2, #1
 8000b6c:	4317      	orrs	r7, r2
 8000b6e:	0846      	lsrs	r6, r0, #1
 8000b70:	0752      	lsls	r2, r2, #29
 8000b72:	d005      	beq.n	8000b80 <__aeabi_dadd+0x4b0>
 8000b74:	220f      	movs	r2, #15
 8000b76:	000c      	movs	r4, r1
 8000b78:	403a      	ands	r2, r7
 8000b7a:	2a04      	cmp	r2, #4
 8000b7c:	d000      	beq.n	8000b80 <__aeabi_dadd+0x4b0>
 8000b7e:	e62c      	b.n	80007da <__aeabi_dadd+0x10a>
 8000b80:	0776      	lsls	r6, r6, #29
 8000b82:	08ff      	lsrs	r7, r7, #3
 8000b84:	4337      	orrs	r7, r6
 8000b86:	0900      	lsrs	r0, r0, #4
 8000b88:	e6d9      	b.n	800093e <__aeabi_dadd+0x26e>
 8000b8a:	2700      	movs	r7, #0
 8000b8c:	2600      	movs	r6, #0
 8000b8e:	e6e8      	b.n	8000962 <__aeabi_dadd+0x292>
 8000b90:	4649      	mov	r1, r9
 8000b92:	1a57      	subs	r7, r2, r1
 8000b94:	42ba      	cmp	r2, r7
 8000b96:	4192      	sbcs	r2, r2
 8000b98:	1b9e      	subs	r6, r3, r6
 8000b9a:	4252      	negs	r2, r2
 8000b9c:	4665      	mov	r5, ip
 8000b9e:	1ab6      	subs	r6, r6, r2
 8000ba0:	e5ed      	b.n	800077e <__aeabi_dadd+0xae>
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	d000      	beq.n	8000ba8 <__aeabi_dadd+0x4d8>
 8000ba6:	e0c6      	b.n	8000d36 <__aeabi_dadd+0x666>
 8000ba8:	2f00      	cmp	r7, #0
 8000baa:	d167      	bne.n	8000c7c <__aeabi_dadd+0x5ac>
 8000bac:	2680      	movs	r6, #128	@ 0x80
 8000bae:	2500      	movs	r5, #0
 8000bb0:	4c7f      	ldr	r4, [pc, #508]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000bb2:	0336      	lsls	r6, r6, #12
 8000bb4:	e6d5      	b.n	8000962 <__aeabi_dadd+0x292>
 8000bb6:	4665      	mov	r5, ip
 8000bb8:	000c      	movs	r4, r1
 8000bba:	001e      	movs	r6, r3
 8000bbc:	08d0      	lsrs	r0, r2, #3
 8000bbe:	e6e4      	b.n	800098a <__aeabi_dadd+0x2ba>
 8000bc0:	444a      	add	r2, r9
 8000bc2:	454a      	cmp	r2, r9
 8000bc4:	4180      	sbcs	r0, r0
 8000bc6:	18f3      	adds	r3, r6, r3
 8000bc8:	4240      	negs	r0, r0
 8000bca:	1818      	adds	r0, r3, r0
 8000bcc:	0011      	movs	r1, r2
 8000bce:	0203      	lsls	r3, r0, #8
 8000bd0:	d400      	bmi.n	8000bd4 <__aeabi_dadd+0x504>
 8000bd2:	e096      	b.n	8000d02 <__aeabi_dadd+0x632>
 8000bd4:	4b77      	ldr	r3, [pc, #476]	@ (8000db4 <__aeabi_dadd+0x6e4>)
 8000bd6:	0849      	lsrs	r1, r1, #1
 8000bd8:	4018      	ands	r0, r3
 8000bda:	07c3      	lsls	r3, r0, #31
 8000bdc:	430b      	orrs	r3, r1
 8000bde:	0844      	lsrs	r4, r0, #1
 8000be0:	0749      	lsls	r1, r1, #29
 8000be2:	d100      	bne.n	8000be6 <__aeabi_dadd+0x516>
 8000be4:	e129      	b.n	8000e3a <__aeabi_dadd+0x76a>
 8000be6:	220f      	movs	r2, #15
 8000be8:	401a      	ands	r2, r3
 8000bea:	2a04      	cmp	r2, #4
 8000bec:	d100      	bne.n	8000bf0 <__aeabi_dadd+0x520>
 8000bee:	e0ea      	b.n	8000dc6 <__aeabi_dadd+0x6f6>
 8000bf0:	1d1f      	adds	r7, r3, #4
 8000bf2:	429f      	cmp	r7, r3
 8000bf4:	41b6      	sbcs	r6, r6
 8000bf6:	4276      	negs	r6, r6
 8000bf8:	1936      	adds	r6, r6, r4
 8000bfa:	2402      	movs	r4, #2
 8000bfc:	e6c4      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000bfe:	4649      	mov	r1, r9
 8000c00:	1a8f      	subs	r7, r1, r2
 8000c02:	45b9      	cmp	r9, r7
 8000c04:	4180      	sbcs	r0, r0
 8000c06:	1af6      	subs	r6, r6, r3
 8000c08:	4240      	negs	r0, r0
 8000c0a:	1a36      	subs	r6, r6, r0
 8000c0c:	0233      	lsls	r3, r6, #8
 8000c0e:	d406      	bmi.n	8000c1e <__aeabi_dadd+0x54e>
 8000c10:	0773      	lsls	r3, r6, #29
 8000c12:	08ff      	lsrs	r7, r7, #3
 8000c14:	2101      	movs	r1, #1
 8000c16:	431f      	orrs	r7, r3
 8000c18:	08f0      	lsrs	r0, r6, #3
 8000c1a:	e690      	b.n	800093e <__aeabi_dadd+0x26e>
 8000c1c:	4665      	mov	r5, ip
 8000c1e:	2401      	movs	r4, #1
 8000c20:	e5ab      	b.n	800077a <__aeabi_dadd+0xaa>
 8000c22:	464b      	mov	r3, r9
 8000c24:	0777      	lsls	r7, r6, #29
 8000c26:	08d8      	lsrs	r0, r3, #3
 8000c28:	4307      	orrs	r7, r0
 8000c2a:	08f0      	lsrs	r0, r6, #3
 8000c2c:	e6b4      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000c2e:	000f      	movs	r7, r1
 8000c30:	0018      	movs	r0, r3
 8000c32:	3f20      	subs	r7, #32
 8000c34:	40f8      	lsrs	r0, r7
 8000c36:	4684      	mov	ip, r0
 8000c38:	2920      	cmp	r1, #32
 8000c3a:	d003      	beq.n	8000c44 <__aeabi_dadd+0x574>
 8000c3c:	2740      	movs	r7, #64	@ 0x40
 8000c3e:	1a79      	subs	r1, r7, r1
 8000c40:	408b      	lsls	r3, r1
 8000c42:	431a      	orrs	r2, r3
 8000c44:	1e53      	subs	r3, r2, #1
 8000c46:	419a      	sbcs	r2, r3
 8000c48:	4663      	mov	r3, ip
 8000c4a:	0017      	movs	r7, r2
 8000c4c:	431f      	orrs	r7, r3
 8000c4e:	e635      	b.n	80008bc <__aeabi_dadd+0x1ec>
 8000c50:	2500      	movs	r5, #0
 8000c52:	2400      	movs	r4, #0
 8000c54:	2600      	movs	r6, #0
 8000c56:	e684      	b.n	8000962 <__aeabi_dadd+0x292>
 8000c58:	000c      	movs	r4, r1
 8000c5a:	0035      	movs	r5, r6
 8000c5c:	3c20      	subs	r4, #32
 8000c5e:	40e5      	lsrs	r5, r4
 8000c60:	2920      	cmp	r1, #32
 8000c62:	d005      	beq.n	8000c70 <__aeabi_dadd+0x5a0>
 8000c64:	2440      	movs	r4, #64	@ 0x40
 8000c66:	1a61      	subs	r1, r4, r1
 8000c68:	408e      	lsls	r6, r1
 8000c6a:	4649      	mov	r1, r9
 8000c6c:	4331      	orrs	r1, r6
 8000c6e:	4689      	mov	r9, r1
 8000c70:	4648      	mov	r0, r9
 8000c72:	1e41      	subs	r1, r0, #1
 8000c74:	4188      	sbcs	r0, r1
 8000c76:	0007      	movs	r7, r0
 8000c78:	432f      	orrs	r7, r5
 8000c7a:	e5ef      	b.n	800085c <__aeabi_dadd+0x18c>
 8000c7c:	08d2      	lsrs	r2, r2, #3
 8000c7e:	075f      	lsls	r7, r3, #29
 8000c80:	4665      	mov	r5, ip
 8000c82:	4317      	orrs	r7, r2
 8000c84:	08d8      	lsrs	r0, r3, #3
 8000c86:	e687      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000c88:	1a17      	subs	r7, r2, r0
 8000c8a:	42ba      	cmp	r2, r7
 8000c8c:	4192      	sbcs	r2, r2
 8000c8e:	1b9e      	subs	r6, r3, r6
 8000c90:	4252      	negs	r2, r2
 8000c92:	1ab6      	subs	r6, r6, r2
 8000c94:	0233      	lsls	r3, r6, #8
 8000c96:	d4c1      	bmi.n	8000c1c <__aeabi_dadd+0x54c>
 8000c98:	0773      	lsls	r3, r6, #29
 8000c9a:	08ff      	lsrs	r7, r7, #3
 8000c9c:	4665      	mov	r5, ip
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	431f      	orrs	r7, r3
 8000ca2:	08f0      	lsrs	r0, r6, #3
 8000ca4:	e64b      	b.n	800093e <__aeabi_dadd+0x26e>
 8000ca6:	2f00      	cmp	r7, #0
 8000ca8:	d07b      	beq.n	8000da2 <__aeabi_dadd+0x6d2>
 8000caa:	4665      	mov	r5, ip
 8000cac:	001e      	movs	r6, r3
 8000cae:	4691      	mov	r9, r2
 8000cb0:	e63f      	b.n	8000932 <__aeabi_dadd+0x262>
 8000cb2:	1a81      	subs	r1, r0, r2
 8000cb4:	4688      	mov	r8, r1
 8000cb6:	45c1      	cmp	r9, r8
 8000cb8:	41a4      	sbcs	r4, r4
 8000cba:	1af1      	subs	r1, r6, r3
 8000cbc:	4264      	negs	r4, r4
 8000cbe:	1b09      	subs	r1, r1, r4
 8000cc0:	2480      	movs	r4, #128	@ 0x80
 8000cc2:	0424      	lsls	r4, r4, #16
 8000cc4:	4221      	tst	r1, r4
 8000cc6:	d077      	beq.n	8000db8 <__aeabi_dadd+0x6e8>
 8000cc8:	1a10      	subs	r0, r2, r0
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	4192      	sbcs	r2, r2
 8000cce:	0007      	movs	r7, r0
 8000cd0:	1b9e      	subs	r6, r3, r6
 8000cd2:	4252      	negs	r2, r2
 8000cd4:	1ab6      	subs	r6, r6, r2
 8000cd6:	4337      	orrs	r7, r6
 8000cd8:	d000      	beq.n	8000cdc <__aeabi_dadd+0x60c>
 8000cda:	e0a0      	b.n	8000e1e <__aeabi_dadd+0x74e>
 8000cdc:	4665      	mov	r5, ip
 8000cde:	2400      	movs	r4, #0
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	e63e      	b.n	8000962 <__aeabi_dadd+0x292>
 8000ce4:	075f      	lsls	r7, r3, #29
 8000ce6:	08d2      	lsrs	r2, r2, #3
 8000ce8:	4665      	mov	r5, ip
 8000cea:	4317      	orrs	r7, r2
 8000cec:	08d8      	lsrs	r0, r3, #3
 8000cee:	e653      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000cf0:	1881      	adds	r1, r0, r2
 8000cf2:	4291      	cmp	r1, r2
 8000cf4:	4192      	sbcs	r2, r2
 8000cf6:	18f0      	adds	r0, r6, r3
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	1880      	adds	r0, r0, r2
 8000cfc:	0203      	lsls	r3, r0, #8
 8000cfe:	d500      	bpl.n	8000d02 <__aeabi_dadd+0x632>
 8000d00:	e768      	b.n	8000bd4 <__aeabi_dadd+0x504>
 8000d02:	0747      	lsls	r7, r0, #29
 8000d04:	08c9      	lsrs	r1, r1, #3
 8000d06:	430f      	orrs	r7, r1
 8000d08:	08c0      	lsrs	r0, r0, #3
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	e617      	b.n	800093e <__aeabi_dadd+0x26e>
 8000d0e:	08d2      	lsrs	r2, r2, #3
 8000d10:	075f      	lsls	r7, r3, #29
 8000d12:	4317      	orrs	r7, r2
 8000d14:	08d8      	lsrs	r0, r3, #3
 8000d16:	e63f      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000d18:	000c      	movs	r4, r1
 8000d1a:	2600      	movs	r6, #0
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	e620      	b.n	8000962 <__aeabi_dadd+0x292>
 8000d20:	2900      	cmp	r1, #0
 8000d22:	d156      	bne.n	8000dd2 <__aeabi_dadd+0x702>
 8000d24:	075f      	lsls	r7, r3, #29
 8000d26:	08d2      	lsrs	r2, r2, #3
 8000d28:	4317      	orrs	r7, r2
 8000d2a:	08d8      	lsrs	r0, r3, #3
 8000d2c:	e634      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000d2e:	000c      	movs	r4, r1
 8000d30:	001e      	movs	r6, r3
 8000d32:	08d0      	lsrs	r0, r2, #3
 8000d34:	e629      	b.n	800098a <__aeabi_dadd+0x2ba>
 8000d36:	08c1      	lsrs	r1, r0, #3
 8000d38:	0770      	lsls	r0, r6, #29
 8000d3a:	4301      	orrs	r1, r0
 8000d3c:	08f0      	lsrs	r0, r6, #3
 8000d3e:	2f00      	cmp	r7, #0
 8000d40:	d062      	beq.n	8000e08 <__aeabi_dadd+0x738>
 8000d42:	2480      	movs	r4, #128	@ 0x80
 8000d44:	0324      	lsls	r4, r4, #12
 8000d46:	4220      	tst	r0, r4
 8000d48:	d007      	beq.n	8000d5a <__aeabi_dadd+0x68a>
 8000d4a:	08de      	lsrs	r6, r3, #3
 8000d4c:	4226      	tst	r6, r4
 8000d4e:	d104      	bne.n	8000d5a <__aeabi_dadd+0x68a>
 8000d50:	4665      	mov	r5, ip
 8000d52:	0030      	movs	r0, r6
 8000d54:	08d1      	lsrs	r1, r2, #3
 8000d56:	075b      	lsls	r3, r3, #29
 8000d58:	4319      	orrs	r1, r3
 8000d5a:	0f4f      	lsrs	r7, r1, #29
 8000d5c:	00c9      	lsls	r1, r1, #3
 8000d5e:	08c9      	lsrs	r1, r1, #3
 8000d60:	077f      	lsls	r7, r7, #29
 8000d62:	430f      	orrs	r7, r1
 8000d64:	e618      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000d66:	000c      	movs	r4, r1
 8000d68:	0030      	movs	r0, r6
 8000d6a:	3c20      	subs	r4, #32
 8000d6c:	40e0      	lsrs	r0, r4
 8000d6e:	4684      	mov	ip, r0
 8000d70:	2920      	cmp	r1, #32
 8000d72:	d005      	beq.n	8000d80 <__aeabi_dadd+0x6b0>
 8000d74:	2440      	movs	r4, #64	@ 0x40
 8000d76:	1a61      	subs	r1, r4, r1
 8000d78:	408e      	lsls	r6, r1
 8000d7a:	4649      	mov	r1, r9
 8000d7c:	4331      	orrs	r1, r6
 8000d7e:	4689      	mov	r9, r1
 8000d80:	4648      	mov	r0, r9
 8000d82:	1e41      	subs	r1, r0, #1
 8000d84:	4188      	sbcs	r0, r1
 8000d86:	4661      	mov	r1, ip
 8000d88:	0007      	movs	r7, r0
 8000d8a:	430f      	orrs	r7, r1
 8000d8c:	e630      	b.n	80009f0 <__aeabi_dadd+0x320>
 8000d8e:	2120      	movs	r1, #32
 8000d90:	2700      	movs	r7, #0
 8000d92:	1a09      	subs	r1, r1, r0
 8000d94:	e50e      	b.n	80007b4 <__aeabi_dadd+0xe4>
 8000d96:	001e      	movs	r6, r3
 8000d98:	2f00      	cmp	r7, #0
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_dadd+0x6ce>
 8000d9c:	e522      	b.n	80007e4 <__aeabi_dadd+0x114>
 8000d9e:	2400      	movs	r4, #0
 8000da0:	e758      	b.n	8000c54 <__aeabi_dadd+0x584>
 8000da2:	2500      	movs	r5, #0
 8000da4:	2400      	movs	r4, #0
 8000da6:	2600      	movs	r6, #0
 8000da8:	e5db      	b.n	8000962 <__aeabi_dadd+0x292>
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	000007fe 	.word	0x000007fe
 8000db0:	000007ff 	.word	0x000007ff
 8000db4:	ff7fffff 	.word	0xff7fffff
 8000db8:	4647      	mov	r7, r8
 8000dba:	430f      	orrs	r7, r1
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_dadd+0x6f0>
 8000dbe:	e747      	b.n	8000c50 <__aeabi_dadd+0x580>
 8000dc0:	000e      	movs	r6, r1
 8000dc2:	46c1      	mov	r9, r8
 8000dc4:	e5b5      	b.n	8000932 <__aeabi_dadd+0x262>
 8000dc6:	08df      	lsrs	r7, r3, #3
 8000dc8:	0764      	lsls	r4, r4, #29
 8000dca:	2102      	movs	r1, #2
 8000dcc:	4327      	orrs	r7, r4
 8000dce:	0900      	lsrs	r0, r0, #4
 8000dd0:	e5b5      	b.n	800093e <__aeabi_dadd+0x26e>
 8000dd2:	0019      	movs	r1, r3
 8000dd4:	08c0      	lsrs	r0, r0, #3
 8000dd6:	0777      	lsls	r7, r6, #29
 8000dd8:	4307      	orrs	r7, r0
 8000dda:	4311      	orrs	r1, r2
 8000ddc:	08f0      	lsrs	r0, r6, #3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d100      	bne.n	8000de4 <__aeabi_dadd+0x714>
 8000de2:	e5d9      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000de4:	2180      	movs	r1, #128	@ 0x80
 8000de6:	0309      	lsls	r1, r1, #12
 8000de8:	4208      	tst	r0, r1
 8000dea:	d007      	beq.n	8000dfc <__aeabi_dadd+0x72c>
 8000dec:	08dc      	lsrs	r4, r3, #3
 8000dee:	420c      	tst	r4, r1
 8000df0:	d104      	bne.n	8000dfc <__aeabi_dadd+0x72c>
 8000df2:	08d2      	lsrs	r2, r2, #3
 8000df4:	075b      	lsls	r3, r3, #29
 8000df6:	431a      	orrs	r2, r3
 8000df8:	0017      	movs	r7, r2
 8000dfa:	0020      	movs	r0, r4
 8000dfc:	0f7b      	lsrs	r3, r7, #29
 8000dfe:	00ff      	lsls	r7, r7, #3
 8000e00:	08ff      	lsrs	r7, r7, #3
 8000e02:	075b      	lsls	r3, r3, #29
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e5c7      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000e08:	000f      	movs	r7, r1
 8000e0a:	e5c5      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <__aeabi_dadd+0x788>)
 8000e0e:	08d2      	lsrs	r2, r2, #3
 8000e10:	4033      	ands	r3, r6
 8000e12:	075f      	lsls	r7, r3, #29
 8000e14:	025b      	lsls	r3, r3, #9
 8000e16:	2401      	movs	r4, #1
 8000e18:	4317      	orrs	r7, r2
 8000e1a:	0b1e      	lsrs	r6, r3, #12
 8000e1c:	e5a1      	b.n	8000962 <__aeabi_dadd+0x292>
 8000e1e:	4226      	tst	r6, r4
 8000e20:	d012      	beq.n	8000e48 <__aeabi_dadd+0x778>
 8000e22:	4b0d      	ldr	r3, [pc, #52]	@ (8000e58 <__aeabi_dadd+0x788>)
 8000e24:	4665      	mov	r5, ip
 8000e26:	0002      	movs	r2, r0
 8000e28:	2401      	movs	r4, #1
 8000e2a:	401e      	ands	r6, r3
 8000e2c:	e4e6      	b.n	80007fc <__aeabi_dadd+0x12c>
 8000e2e:	0021      	movs	r1, r4
 8000e30:	e585      	b.n	800093e <__aeabi_dadd+0x26e>
 8000e32:	0017      	movs	r7, r2
 8000e34:	e5a8      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000e36:	003a      	movs	r2, r7
 8000e38:	e4d4      	b.n	80007e4 <__aeabi_dadd+0x114>
 8000e3a:	08db      	lsrs	r3, r3, #3
 8000e3c:	0764      	lsls	r4, r4, #29
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	0027      	movs	r7, r4
 8000e42:	2102      	movs	r1, #2
 8000e44:	0900      	lsrs	r0, r0, #4
 8000e46:	e57a      	b.n	800093e <__aeabi_dadd+0x26e>
 8000e48:	08c0      	lsrs	r0, r0, #3
 8000e4a:	0777      	lsls	r7, r6, #29
 8000e4c:	4307      	orrs	r7, r0
 8000e4e:	4665      	mov	r5, ip
 8000e50:	2100      	movs	r1, #0
 8000e52:	08f0      	lsrs	r0, r6, #3
 8000e54:	e573      	b.n	800093e <__aeabi_dadd+0x26e>
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	ff7fffff 	.word	0xff7fffff

08000e5c <__aeabi_ddiv>:
 8000e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e5e:	46de      	mov	lr, fp
 8000e60:	4645      	mov	r5, r8
 8000e62:	4657      	mov	r7, sl
 8000e64:	464e      	mov	r6, r9
 8000e66:	b5e0      	push	{r5, r6, r7, lr}
 8000e68:	b087      	sub	sp, #28
 8000e6a:	9200      	str	r2, [sp, #0]
 8000e6c:	9301      	str	r3, [sp, #4]
 8000e6e:	030b      	lsls	r3, r1, #12
 8000e70:	0b1b      	lsrs	r3, r3, #12
 8000e72:	469b      	mov	fp, r3
 8000e74:	0fca      	lsrs	r2, r1, #31
 8000e76:	004b      	lsls	r3, r1, #1
 8000e78:	0004      	movs	r4, r0
 8000e7a:	4680      	mov	r8, r0
 8000e7c:	0d5b      	lsrs	r3, r3, #21
 8000e7e:	9202      	str	r2, [sp, #8]
 8000e80:	d100      	bne.n	8000e84 <__aeabi_ddiv+0x28>
 8000e82:	e098      	b.n	8000fb6 <__aeabi_ddiv+0x15a>
 8000e84:	4a7c      	ldr	r2, [pc, #496]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d037      	beq.n	8000efa <__aeabi_ddiv+0x9e>
 8000e8a:	4659      	mov	r1, fp
 8000e8c:	0f42      	lsrs	r2, r0, #29
 8000e8e:	00c9      	lsls	r1, r1, #3
 8000e90:	430a      	orrs	r2, r1
 8000e92:	2180      	movs	r1, #128	@ 0x80
 8000e94:	0409      	lsls	r1, r1, #16
 8000e96:	4311      	orrs	r1, r2
 8000e98:	00c2      	lsls	r2, r0, #3
 8000e9a:	4690      	mov	r8, r2
 8000e9c:	4a77      	ldr	r2, [pc, #476]	@ (800107c <__aeabi_ddiv+0x220>)
 8000e9e:	4689      	mov	r9, r1
 8000ea0:	4692      	mov	sl, r2
 8000ea2:	449a      	add	sl, r3
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	2400      	movs	r4, #0
 8000ea8:	9303      	str	r3, [sp, #12]
 8000eaa:	9e00      	ldr	r6, [sp, #0]
 8000eac:	9f01      	ldr	r7, [sp, #4]
 8000eae:	033b      	lsls	r3, r7, #12
 8000eb0:	0b1b      	lsrs	r3, r3, #12
 8000eb2:	469b      	mov	fp, r3
 8000eb4:	007b      	lsls	r3, r7, #1
 8000eb6:	0030      	movs	r0, r6
 8000eb8:	0d5b      	lsrs	r3, r3, #21
 8000eba:	0ffd      	lsrs	r5, r7, #31
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d059      	beq.n	8000f74 <__aeabi_ddiv+0x118>
 8000ec0:	4a6d      	ldr	r2, [pc, #436]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d048      	beq.n	8000f58 <__aeabi_ddiv+0xfc>
 8000ec6:	4659      	mov	r1, fp
 8000ec8:	0f72      	lsrs	r2, r6, #29
 8000eca:	00c9      	lsls	r1, r1, #3
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	2180      	movs	r1, #128	@ 0x80
 8000ed0:	0409      	lsls	r1, r1, #16
 8000ed2:	4311      	orrs	r1, r2
 8000ed4:	468b      	mov	fp, r1
 8000ed6:	4969      	ldr	r1, [pc, #420]	@ (800107c <__aeabi_ddiv+0x220>)
 8000ed8:	00f2      	lsls	r2, r6, #3
 8000eda:	468c      	mov	ip, r1
 8000edc:	4651      	mov	r1, sl
 8000ede:	4463      	add	r3, ip
 8000ee0:	1acb      	subs	r3, r1, r3
 8000ee2:	469a      	mov	sl, r3
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	9e02      	ldr	r6, [sp, #8]
 8000ee8:	406e      	eors	r6, r5
 8000eea:	b2f6      	uxtb	r6, r6
 8000eec:	2c0f      	cmp	r4, #15
 8000eee:	d900      	bls.n	8000ef2 <__aeabi_ddiv+0x96>
 8000ef0:	e0ce      	b.n	8001090 <__aeabi_ddiv+0x234>
 8000ef2:	4b63      	ldr	r3, [pc, #396]	@ (8001080 <__aeabi_ddiv+0x224>)
 8000ef4:	00a4      	lsls	r4, r4, #2
 8000ef6:	591b      	ldr	r3, [r3, r4]
 8000ef8:	469f      	mov	pc, r3
 8000efa:	465a      	mov	r2, fp
 8000efc:	4302      	orrs	r2, r0
 8000efe:	4691      	mov	r9, r2
 8000f00:	d000      	beq.n	8000f04 <__aeabi_ddiv+0xa8>
 8000f02:	e090      	b.n	8001026 <__aeabi_ddiv+0x1ca>
 8000f04:	469a      	mov	sl, r3
 8000f06:	2302      	movs	r3, #2
 8000f08:	4690      	mov	r8, r2
 8000f0a:	2408      	movs	r4, #8
 8000f0c:	9303      	str	r3, [sp, #12]
 8000f0e:	e7cc      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8000f10:	46cb      	mov	fp, r9
 8000f12:	4642      	mov	r2, r8
 8000f14:	9d02      	ldr	r5, [sp, #8]
 8000f16:	9903      	ldr	r1, [sp, #12]
 8000f18:	2902      	cmp	r1, #2
 8000f1a:	d100      	bne.n	8000f1e <__aeabi_ddiv+0xc2>
 8000f1c:	e1de      	b.n	80012dc <__aeabi_ddiv+0x480>
 8000f1e:	2903      	cmp	r1, #3
 8000f20:	d100      	bne.n	8000f24 <__aeabi_ddiv+0xc8>
 8000f22:	e08d      	b.n	8001040 <__aeabi_ddiv+0x1e4>
 8000f24:	2901      	cmp	r1, #1
 8000f26:	d000      	beq.n	8000f2a <__aeabi_ddiv+0xce>
 8000f28:	e179      	b.n	800121e <__aeabi_ddiv+0x3c2>
 8000f2a:	002e      	movs	r6, r5
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2300      	movs	r3, #0
 8000f30:	2400      	movs	r4, #0
 8000f32:	4690      	mov	r8, r2
 8000f34:	051b      	lsls	r3, r3, #20
 8000f36:	4323      	orrs	r3, r4
 8000f38:	07f6      	lsls	r6, r6, #31
 8000f3a:	4333      	orrs	r3, r6
 8000f3c:	4640      	mov	r0, r8
 8000f3e:	0019      	movs	r1, r3
 8000f40:	b007      	add	sp, #28
 8000f42:	bcf0      	pop	{r4, r5, r6, r7}
 8000f44:	46bb      	mov	fp, r7
 8000f46:	46b2      	mov	sl, r6
 8000f48:	46a9      	mov	r9, r5
 8000f4a:	46a0      	mov	r8, r4
 8000f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2400      	movs	r4, #0
 8000f52:	4690      	mov	r8, r2
 8000f54:	4b48      	ldr	r3, [pc, #288]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8000f56:	e7ed      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8000f58:	465a      	mov	r2, fp
 8000f5a:	9b00      	ldr	r3, [sp, #0]
 8000f5c:	431a      	orrs	r2, r3
 8000f5e:	4b49      	ldr	r3, [pc, #292]	@ (8001084 <__aeabi_ddiv+0x228>)
 8000f60:	469c      	mov	ip, r3
 8000f62:	44e2      	add	sl, ip
 8000f64:	2a00      	cmp	r2, #0
 8000f66:	d159      	bne.n	800101c <__aeabi_ddiv+0x1c0>
 8000f68:	2302      	movs	r3, #2
 8000f6a:	431c      	orrs	r4, r3
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	2102      	movs	r1, #2
 8000f70:	469b      	mov	fp, r3
 8000f72:	e7b8      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 8000f74:	465a      	mov	r2, fp
 8000f76:	9b00      	ldr	r3, [sp, #0]
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	d049      	beq.n	8001010 <__aeabi_ddiv+0x1b4>
 8000f7c:	465b      	mov	r3, fp
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_ddiv+0x128>
 8000f82:	e19c      	b.n	80012be <__aeabi_ddiv+0x462>
 8000f84:	4658      	mov	r0, fp
 8000f86:	f7ff fa7b 	bl	8000480 <__clzsi2>
 8000f8a:	0002      	movs	r2, r0
 8000f8c:	0003      	movs	r3, r0
 8000f8e:	3a0b      	subs	r2, #11
 8000f90:	271d      	movs	r7, #29
 8000f92:	9e00      	ldr	r6, [sp, #0]
 8000f94:	1aba      	subs	r2, r7, r2
 8000f96:	0019      	movs	r1, r3
 8000f98:	4658      	mov	r0, fp
 8000f9a:	40d6      	lsrs	r6, r2
 8000f9c:	3908      	subs	r1, #8
 8000f9e:	4088      	lsls	r0, r1
 8000fa0:	0032      	movs	r2, r6
 8000fa2:	4302      	orrs	r2, r0
 8000fa4:	4693      	mov	fp, r2
 8000fa6:	9a00      	ldr	r2, [sp, #0]
 8000fa8:	408a      	lsls	r2, r1
 8000faa:	4937      	ldr	r1, [pc, #220]	@ (8001088 <__aeabi_ddiv+0x22c>)
 8000fac:	4453      	add	r3, sl
 8000fae:	468a      	mov	sl, r1
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	449a      	add	sl, r3
 8000fb4:	e797      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 8000fb6:	465b      	mov	r3, fp
 8000fb8:	4303      	orrs	r3, r0
 8000fba:	4699      	mov	r9, r3
 8000fbc:	d021      	beq.n	8001002 <__aeabi_ddiv+0x1a6>
 8000fbe:	465b      	mov	r3, fp
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d100      	bne.n	8000fc6 <__aeabi_ddiv+0x16a>
 8000fc4:	e169      	b.n	800129a <__aeabi_ddiv+0x43e>
 8000fc6:	4658      	mov	r0, fp
 8000fc8:	f7ff fa5a 	bl	8000480 <__clzsi2>
 8000fcc:	230b      	movs	r3, #11
 8000fce:	425b      	negs	r3, r3
 8000fd0:	469c      	mov	ip, r3
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	4484      	add	ip, r0
 8000fd6:	4666      	mov	r6, ip
 8000fd8:	231d      	movs	r3, #29
 8000fda:	1b9b      	subs	r3, r3, r6
 8000fdc:	0026      	movs	r6, r4
 8000fde:	0011      	movs	r1, r2
 8000fe0:	4658      	mov	r0, fp
 8000fe2:	40de      	lsrs	r6, r3
 8000fe4:	3908      	subs	r1, #8
 8000fe6:	4088      	lsls	r0, r1
 8000fe8:	0033      	movs	r3, r6
 8000fea:	4303      	orrs	r3, r0
 8000fec:	4699      	mov	r9, r3
 8000fee:	0023      	movs	r3, r4
 8000ff0:	408b      	lsls	r3, r1
 8000ff2:	4698      	mov	r8, r3
 8000ff4:	4b25      	ldr	r3, [pc, #148]	@ (800108c <__aeabi_ddiv+0x230>)
 8000ff6:	2400      	movs	r4, #0
 8000ff8:	1a9b      	subs	r3, r3, r2
 8000ffa:	469a      	mov	sl, r3
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	9303      	str	r3, [sp, #12]
 8001000:	e753      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8001002:	2300      	movs	r3, #0
 8001004:	4698      	mov	r8, r3
 8001006:	469a      	mov	sl, r3
 8001008:	3301      	adds	r3, #1
 800100a:	2404      	movs	r4, #4
 800100c:	9303      	str	r3, [sp, #12]
 800100e:	e74c      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8001010:	2301      	movs	r3, #1
 8001012:	431c      	orrs	r4, r3
 8001014:	2300      	movs	r3, #0
 8001016:	2101      	movs	r1, #1
 8001018:	469b      	mov	fp, r3
 800101a:	e764      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 800101c:	2303      	movs	r3, #3
 800101e:	0032      	movs	r2, r6
 8001020:	2103      	movs	r1, #3
 8001022:	431c      	orrs	r4, r3
 8001024:	e75f      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 8001026:	469a      	mov	sl, r3
 8001028:	2303      	movs	r3, #3
 800102a:	46d9      	mov	r9, fp
 800102c:	240c      	movs	r4, #12
 800102e:	9303      	str	r3, [sp, #12]
 8001030:	e73b      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8001032:	2300      	movs	r3, #0
 8001034:	2480      	movs	r4, #128	@ 0x80
 8001036:	4698      	mov	r8, r3
 8001038:	2600      	movs	r6, #0
 800103a:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <__aeabi_ddiv+0x21c>)
 800103c:	0324      	lsls	r4, r4, #12
 800103e:	e779      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001040:	2480      	movs	r4, #128	@ 0x80
 8001042:	465b      	mov	r3, fp
 8001044:	0324      	lsls	r4, r4, #12
 8001046:	431c      	orrs	r4, r3
 8001048:	0324      	lsls	r4, r4, #12
 800104a:	002e      	movs	r6, r5
 800104c:	4690      	mov	r8, r2
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8001050:	0b24      	lsrs	r4, r4, #12
 8001052:	e76f      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001054:	2480      	movs	r4, #128	@ 0x80
 8001056:	464b      	mov	r3, r9
 8001058:	0324      	lsls	r4, r4, #12
 800105a:	4223      	tst	r3, r4
 800105c:	d002      	beq.n	8001064 <__aeabi_ddiv+0x208>
 800105e:	465b      	mov	r3, fp
 8001060:	4223      	tst	r3, r4
 8001062:	d0f0      	beq.n	8001046 <__aeabi_ddiv+0x1ea>
 8001064:	2480      	movs	r4, #128	@ 0x80
 8001066:	464b      	mov	r3, r9
 8001068:	0324      	lsls	r4, r4, #12
 800106a:	431c      	orrs	r4, r3
 800106c:	0324      	lsls	r4, r4, #12
 800106e:	9e02      	ldr	r6, [sp, #8]
 8001070:	4b01      	ldr	r3, [pc, #4]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8001072:	0b24      	lsrs	r4, r4, #12
 8001074:	e75e      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001076:	46c0      	nop			@ (mov r8, r8)
 8001078:	000007ff 	.word	0x000007ff
 800107c:	fffffc01 	.word	0xfffffc01
 8001080:	0801b2f4 	.word	0x0801b2f4
 8001084:	fffff801 	.word	0xfffff801
 8001088:	000003f3 	.word	0x000003f3
 800108c:	fffffc0d 	.word	0xfffffc0d
 8001090:	45cb      	cmp	fp, r9
 8001092:	d200      	bcs.n	8001096 <__aeabi_ddiv+0x23a>
 8001094:	e0f8      	b.n	8001288 <__aeabi_ddiv+0x42c>
 8001096:	d100      	bne.n	800109a <__aeabi_ddiv+0x23e>
 8001098:	e0f3      	b.n	8001282 <__aeabi_ddiv+0x426>
 800109a:	2301      	movs	r3, #1
 800109c:	425b      	negs	r3, r3
 800109e:	469c      	mov	ip, r3
 80010a0:	4644      	mov	r4, r8
 80010a2:	4648      	mov	r0, r9
 80010a4:	2500      	movs	r5, #0
 80010a6:	44e2      	add	sl, ip
 80010a8:	465b      	mov	r3, fp
 80010aa:	0e17      	lsrs	r7, r2, #24
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	431f      	orrs	r7, r3
 80010b0:	0c19      	lsrs	r1, r3, #16
 80010b2:	043b      	lsls	r3, r7, #16
 80010b4:	0212      	lsls	r2, r2, #8
 80010b6:	9700      	str	r7, [sp, #0]
 80010b8:	0c1f      	lsrs	r7, r3, #16
 80010ba:	4691      	mov	r9, r2
 80010bc:	9102      	str	r1, [sp, #8]
 80010be:	9703      	str	r7, [sp, #12]
 80010c0:	f7ff f8b0 	bl	8000224 <__aeabi_uidivmod>
 80010c4:	0002      	movs	r2, r0
 80010c6:	437a      	muls	r2, r7
 80010c8:	040b      	lsls	r3, r1, #16
 80010ca:	0c21      	lsrs	r1, r4, #16
 80010cc:	4680      	mov	r8, r0
 80010ce:	4319      	orrs	r1, r3
 80010d0:	428a      	cmp	r2, r1
 80010d2:	d909      	bls.n	80010e8 <__aeabi_ddiv+0x28c>
 80010d4:	9f00      	ldr	r7, [sp, #0]
 80010d6:	2301      	movs	r3, #1
 80010d8:	46bc      	mov	ip, r7
 80010da:	425b      	negs	r3, r3
 80010dc:	4461      	add	r1, ip
 80010de:	469c      	mov	ip, r3
 80010e0:	44e0      	add	r8, ip
 80010e2:	428f      	cmp	r7, r1
 80010e4:	d800      	bhi.n	80010e8 <__aeabi_ddiv+0x28c>
 80010e6:	e15c      	b.n	80013a2 <__aeabi_ddiv+0x546>
 80010e8:	1a88      	subs	r0, r1, r2
 80010ea:	9902      	ldr	r1, [sp, #8]
 80010ec:	f7ff f89a 	bl	8000224 <__aeabi_uidivmod>
 80010f0:	9a03      	ldr	r2, [sp, #12]
 80010f2:	0424      	lsls	r4, r4, #16
 80010f4:	4342      	muls	r2, r0
 80010f6:	0409      	lsls	r1, r1, #16
 80010f8:	0c24      	lsrs	r4, r4, #16
 80010fa:	0003      	movs	r3, r0
 80010fc:	430c      	orrs	r4, r1
 80010fe:	42a2      	cmp	r2, r4
 8001100:	d906      	bls.n	8001110 <__aeabi_ddiv+0x2b4>
 8001102:	9900      	ldr	r1, [sp, #0]
 8001104:	3b01      	subs	r3, #1
 8001106:	468c      	mov	ip, r1
 8001108:	4464      	add	r4, ip
 800110a:	42a1      	cmp	r1, r4
 800110c:	d800      	bhi.n	8001110 <__aeabi_ddiv+0x2b4>
 800110e:	e142      	b.n	8001396 <__aeabi_ddiv+0x53a>
 8001110:	1aa0      	subs	r0, r4, r2
 8001112:	4642      	mov	r2, r8
 8001114:	0412      	lsls	r2, r2, #16
 8001116:	431a      	orrs	r2, r3
 8001118:	4693      	mov	fp, r2
 800111a:	464b      	mov	r3, r9
 800111c:	4659      	mov	r1, fp
 800111e:	0c1b      	lsrs	r3, r3, #16
 8001120:	001f      	movs	r7, r3
 8001122:	9304      	str	r3, [sp, #16]
 8001124:	040b      	lsls	r3, r1, #16
 8001126:	4649      	mov	r1, r9
 8001128:	0409      	lsls	r1, r1, #16
 800112a:	0c09      	lsrs	r1, r1, #16
 800112c:	000c      	movs	r4, r1
 800112e:	0c1b      	lsrs	r3, r3, #16
 8001130:	435c      	muls	r4, r3
 8001132:	0c12      	lsrs	r2, r2, #16
 8001134:	437b      	muls	r3, r7
 8001136:	4688      	mov	r8, r1
 8001138:	4351      	muls	r1, r2
 800113a:	437a      	muls	r2, r7
 800113c:	0c27      	lsrs	r7, r4, #16
 800113e:	46bc      	mov	ip, r7
 8001140:	185b      	adds	r3, r3, r1
 8001142:	4463      	add	r3, ip
 8001144:	4299      	cmp	r1, r3
 8001146:	d903      	bls.n	8001150 <__aeabi_ddiv+0x2f4>
 8001148:	2180      	movs	r1, #128	@ 0x80
 800114a:	0249      	lsls	r1, r1, #9
 800114c:	468c      	mov	ip, r1
 800114e:	4462      	add	r2, ip
 8001150:	0c19      	lsrs	r1, r3, #16
 8001152:	0424      	lsls	r4, r4, #16
 8001154:	041b      	lsls	r3, r3, #16
 8001156:	0c24      	lsrs	r4, r4, #16
 8001158:	188a      	adds	r2, r1, r2
 800115a:	191c      	adds	r4, r3, r4
 800115c:	4290      	cmp	r0, r2
 800115e:	d302      	bcc.n	8001166 <__aeabi_ddiv+0x30a>
 8001160:	d116      	bne.n	8001190 <__aeabi_ddiv+0x334>
 8001162:	42a5      	cmp	r5, r4
 8001164:	d214      	bcs.n	8001190 <__aeabi_ddiv+0x334>
 8001166:	465b      	mov	r3, fp
 8001168:	9f00      	ldr	r7, [sp, #0]
 800116a:	3b01      	subs	r3, #1
 800116c:	444d      	add	r5, r9
 800116e:	9305      	str	r3, [sp, #20]
 8001170:	454d      	cmp	r5, r9
 8001172:	419b      	sbcs	r3, r3
 8001174:	46bc      	mov	ip, r7
 8001176:	425b      	negs	r3, r3
 8001178:	4463      	add	r3, ip
 800117a:	18c0      	adds	r0, r0, r3
 800117c:	4287      	cmp	r7, r0
 800117e:	d300      	bcc.n	8001182 <__aeabi_ddiv+0x326>
 8001180:	e102      	b.n	8001388 <__aeabi_ddiv+0x52c>
 8001182:	4282      	cmp	r2, r0
 8001184:	d900      	bls.n	8001188 <__aeabi_ddiv+0x32c>
 8001186:	e129      	b.n	80013dc <__aeabi_ddiv+0x580>
 8001188:	d100      	bne.n	800118c <__aeabi_ddiv+0x330>
 800118a:	e124      	b.n	80013d6 <__aeabi_ddiv+0x57a>
 800118c:	9b05      	ldr	r3, [sp, #20]
 800118e:	469b      	mov	fp, r3
 8001190:	1b2c      	subs	r4, r5, r4
 8001192:	42a5      	cmp	r5, r4
 8001194:	41ad      	sbcs	r5, r5
 8001196:	9b00      	ldr	r3, [sp, #0]
 8001198:	1a80      	subs	r0, r0, r2
 800119a:	426d      	negs	r5, r5
 800119c:	1b40      	subs	r0, r0, r5
 800119e:	4283      	cmp	r3, r0
 80011a0:	d100      	bne.n	80011a4 <__aeabi_ddiv+0x348>
 80011a2:	e10f      	b.n	80013c4 <__aeabi_ddiv+0x568>
 80011a4:	9902      	ldr	r1, [sp, #8]
 80011a6:	f7ff f83d 	bl	8000224 <__aeabi_uidivmod>
 80011aa:	9a03      	ldr	r2, [sp, #12]
 80011ac:	040b      	lsls	r3, r1, #16
 80011ae:	4342      	muls	r2, r0
 80011b0:	0c21      	lsrs	r1, r4, #16
 80011b2:	0005      	movs	r5, r0
 80011b4:	4319      	orrs	r1, r3
 80011b6:	428a      	cmp	r2, r1
 80011b8:	d900      	bls.n	80011bc <__aeabi_ddiv+0x360>
 80011ba:	e0cb      	b.n	8001354 <__aeabi_ddiv+0x4f8>
 80011bc:	1a88      	subs	r0, r1, r2
 80011be:	9902      	ldr	r1, [sp, #8]
 80011c0:	f7ff f830 	bl	8000224 <__aeabi_uidivmod>
 80011c4:	9a03      	ldr	r2, [sp, #12]
 80011c6:	0424      	lsls	r4, r4, #16
 80011c8:	4342      	muls	r2, r0
 80011ca:	0409      	lsls	r1, r1, #16
 80011cc:	0c24      	lsrs	r4, r4, #16
 80011ce:	0003      	movs	r3, r0
 80011d0:	430c      	orrs	r4, r1
 80011d2:	42a2      	cmp	r2, r4
 80011d4:	d900      	bls.n	80011d8 <__aeabi_ddiv+0x37c>
 80011d6:	e0ca      	b.n	800136e <__aeabi_ddiv+0x512>
 80011d8:	4641      	mov	r1, r8
 80011da:	1aa4      	subs	r4, r4, r2
 80011dc:	042a      	lsls	r2, r5, #16
 80011de:	431a      	orrs	r2, r3
 80011e0:	9f04      	ldr	r7, [sp, #16]
 80011e2:	0413      	lsls	r3, r2, #16
 80011e4:	0c1b      	lsrs	r3, r3, #16
 80011e6:	4359      	muls	r1, r3
 80011e8:	4640      	mov	r0, r8
 80011ea:	437b      	muls	r3, r7
 80011ec:	469c      	mov	ip, r3
 80011ee:	0c15      	lsrs	r5, r2, #16
 80011f0:	4368      	muls	r0, r5
 80011f2:	0c0b      	lsrs	r3, r1, #16
 80011f4:	4484      	add	ip, r0
 80011f6:	4463      	add	r3, ip
 80011f8:	437d      	muls	r5, r7
 80011fa:	4298      	cmp	r0, r3
 80011fc:	d903      	bls.n	8001206 <__aeabi_ddiv+0x3aa>
 80011fe:	2080      	movs	r0, #128	@ 0x80
 8001200:	0240      	lsls	r0, r0, #9
 8001202:	4684      	mov	ip, r0
 8001204:	4465      	add	r5, ip
 8001206:	0c18      	lsrs	r0, r3, #16
 8001208:	0409      	lsls	r1, r1, #16
 800120a:	041b      	lsls	r3, r3, #16
 800120c:	0c09      	lsrs	r1, r1, #16
 800120e:	1940      	adds	r0, r0, r5
 8001210:	185b      	adds	r3, r3, r1
 8001212:	4284      	cmp	r4, r0
 8001214:	d327      	bcc.n	8001266 <__aeabi_ddiv+0x40a>
 8001216:	d023      	beq.n	8001260 <__aeabi_ddiv+0x404>
 8001218:	2301      	movs	r3, #1
 800121a:	0035      	movs	r5, r6
 800121c:	431a      	orrs	r2, r3
 800121e:	4b94      	ldr	r3, [pc, #592]	@ (8001470 <__aeabi_ddiv+0x614>)
 8001220:	4453      	add	r3, sl
 8001222:	2b00      	cmp	r3, #0
 8001224:	dd60      	ble.n	80012e8 <__aeabi_ddiv+0x48c>
 8001226:	0751      	lsls	r1, r2, #29
 8001228:	d000      	beq.n	800122c <__aeabi_ddiv+0x3d0>
 800122a:	e086      	b.n	800133a <__aeabi_ddiv+0x4de>
 800122c:	002e      	movs	r6, r5
 800122e:	08d1      	lsrs	r1, r2, #3
 8001230:	465a      	mov	r2, fp
 8001232:	01d2      	lsls	r2, r2, #7
 8001234:	d506      	bpl.n	8001244 <__aeabi_ddiv+0x3e8>
 8001236:	465a      	mov	r2, fp
 8001238:	4b8e      	ldr	r3, [pc, #568]	@ (8001474 <__aeabi_ddiv+0x618>)
 800123a:	401a      	ands	r2, r3
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	4693      	mov	fp, r2
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	4453      	add	r3, sl
 8001244:	4a8c      	ldr	r2, [pc, #560]	@ (8001478 <__aeabi_ddiv+0x61c>)
 8001246:	4293      	cmp	r3, r2
 8001248:	dd00      	ble.n	800124c <__aeabi_ddiv+0x3f0>
 800124a:	e680      	b.n	8000f4e <__aeabi_ddiv+0xf2>
 800124c:	465a      	mov	r2, fp
 800124e:	0752      	lsls	r2, r2, #29
 8001250:	430a      	orrs	r2, r1
 8001252:	4690      	mov	r8, r2
 8001254:	465a      	mov	r2, fp
 8001256:	055b      	lsls	r3, r3, #21
 8001258:	0254      	lsls	r4, r2, #9
 800125a:	0b24      	lsrs	r4, r4, #12
 800125c:	0d5b      	lsrs	r3, r3, #21
 800125e:	e669      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001260:	0035      	movs	r5, r6
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0db      	beq.n	800121e <__aeabi_ddiv+0x3c2>
 8001266:	9d00      	ldr	r5, [sp, #0]
 8001268:	1e51      	subs	r1, r2, #1
 800126a:	46ac      	mov	ip, r5
 800126c:	4464      	add	r4, ip
 800126e:	42ac      	cmp	r4, r5
 8001270:	d200      	bcs.n	8001274 <__aeabi_ddiv+0x418>
 8001272:	e09e      	b.n	80013b2 <__aeabi_ddiv+0x556>
 8001274:	4284      	cmp	r4, r0
 8001276:	d200      	bcs.n	800127a <__aeabi_ddiv+0x41e>
 8001278:	e0e1      	b.n	800143e <__aeabi_ddiv+0x5e2>
 800127a:	d100      	bne.n	800127e <__aeabi_ddiv+0x422>
 800127c:	e0ee      	b.n	800145c <__aeabi_ddiv+0x600>
 800127e:	000a      	movs	r2, r1
 8001280:	e7ca      	b.n	8001218 <__aeabi_ddiv+0x3bc>
 8001282:	4542      	cmp	r2, r8
 8001284:	d900      	bls.n	8001288 <__aeabi_ddiv+0x42c>
 8001286:	e708      	b.n	800109a <__aeabi_ddiv+0x23e>
 8001288:	464b      	mov	r3, r9
 800128a:	07dc      	lsls	r4, r3, #31
 800128c:	0858      	lsrs	r0, r3, #1
 800128e:	4643      	mov	r3, r8
 8001290:	085b      	lsrs	r3, r3, #1
 8001292:	431c      	orrs	r4, r3
 8001294:	4643      	mov	r3, r8
 8001296:	07dd      	lsls	r5, r3, #31
 8001298:	e706      	b.n	80010a8 <__aeabi_ddiv+0x24c>
 800129a:	f7ff f8f1 	bl	8000480 <__clzsi2>
 800129e:	2315      	movs	r3, #21
 80012a0:	469c      	mov	ip, r3
 80012a2:	4484      	add	ip, r0
 80012a4:	0002      	movs	r2, r0
 80012a6:	4663      	mov	r3, ip
 80012a8:	3220      	adds	r2, #32
 80012aa:	2b1c      	cmp	r3, #28
 80012ac:	dc00      	bgt.n	80012b0 <__aeabi_ddiv+0x454>
 80012ae:	e692      	b.n	8000fd6 <__aeabi_ddiv+0x17a>
 80012b0:	0023      	movs	r3, r4
 80012b2:	3808      	subs	r0, #8
 80012b4:	4083      	lsls	r3, r0
 80012b6:	4699      	mov	r9, r3
 80012b8:	2300      	movs	r3, #0
 80012ba:	4698      	mov	r8, r3
 80012bc:	e69a      	b.n	8000ff4 <__aeabi_ddiv+0x198>
 80012be:	f7ff f8df 	bl	8000480 <__clzsi2>
 80012c2:	0002      	movs	r2, r0
 80012c4:	0003      	movs	r3, r0
 80012c6:	3215      	adds	r2, #21
 80012c8:	3320      	adds	r3, #32
 80012ca:	2a1c      	cmp	r2, #28
 80012cc:	dc00      	bgt.n	80012d0 <__aeabi_ddiv+0x474>
 80012ce:	e65f      	b.n	8000f90 <__aeabi_ddiv+0x134>
 80012d0:	9900      	ldr	r1, [sp, #0]
 80012d2:	3808      	subs	r0, #8
 80012d4:	4081      	lsls	r1, r0
 80012d6:	2200      	movs	r2, #0
 80012d8:	468b      	mov	fp, r1
 80012da:	e666      	b.n	8000faa <__aeabi_ddiv+0x14e>
 80012dc:	2200      	movs	r2, #0
 80012de:	002e      	movs	r6, r5
 80012e0:	2400      	movs	r4, #0
 80012e2:	4690      	mov	r8, r2
 80012e4:	4b65      	ldr	r3, [pc, #404]	@ (800147c <__aeabi_ddiv+0x620>)
 80012e6:	e625      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 80012e8:	002e      	movs	r6, r5
 80012ea:	2101      	movs	r1, #1
 80012ec:	1ac9      	subs	r1, r1, r3
 80012ee:	2938      	cmp	r1, #56	@ 0x38
 80012f0:	dd00      	ble.n	80012f4 <__aeabi_ddiv+0x498>
 80012f2:	e61b      	b.n	8000f2c <__aeabi_ddiv+0xd0>
 80012f4:	291f      	cmp	r1, #31
 80012f6:	dc7e      	bgt.n	80013f6 <__aeabi_ddiv+0x59a>
 80012f8:	4861      	ldr	r0, [pc, #388]	@ (8001480 <__aeabi_ddiv+0x624>)
 80012fa:	0014      	movs	r4, r2
 80012fc:	4450      	add	r0, sl
 80012fe:	465b      	mov	r3, fp
 8001300:	4082      	lsls	r2, r0
 8001302:	4083      	lsls	r3, r0
 8001304:	40cc      	lsrs	r4, r1
 8001306:	1e50      	subs	r0, r2, #1
 8001308:	4182      	sbcs	r2, r0
 800130a:	4323      	orrs	r3, r4
 800130c:	431a      	orrs	r2, r3
 800130e:	465b      	mov	r3, fp
 8001310:	40cb      	lsrs	r3, r1
 8001312:	0751      	lsls	r1, r2, #29
 8001314:	d009      	beq.n	800132a <__aeabi_ddiv+0x4ce>
 8001316:	210f      	movs	r1, #15
 8001318:	4011      	ands	r1, r2
 800131a:	2904      	cmp	r1, #4
 800131c:	d005      	beq.n	800132a <__aeabi_ddiv+0x4ce>
 800131e:	1d11      	adds	r1, r2, #4
 8001320:	4291      	cmp	r1, r2
 8001322:	4192      	sbcs	r2, r2
 8001324:	4252      	negs	r2, r2
 8001326:	189b      	adds	r3, r3, r2
 8001328:	000a      	movs	r2, r1
 800132a:	0219      	lsls	r1, r3, #8
 800132c:	d400      	bmi.n	8001330 <__aeabi_ddiv+0x4d4>
 800132e:	e09b      	b.n	8001468 <__aeabi_ddiv+0x60c>
 8001330:	2200      	movs	r2, #0
 8001332:	2301      	movs	r3, #1
 8001334:	2400      	movs	r4, #0
 8001336:	4690      	mov	r8, r2
 8001338:	e5fc      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 800133a:	210f      	movs	r1, #15
 800133c:	4011      	ands	r1, r2
 800133e:	2904      	cmp	r1, #4
 8001340:	d100      	bne.n	8001344 <__aeabi_ddiv+0x4e8>
 8001342:	e773      	b.n	800122c <__aeabi_ddiv+0x3d0>
 8001344:	1d11      	adds	r1, r2, #4
 8001346:	4291      	cmp	r1, r2
 8001348:	4192      	sbcs	r2, r2
 800134a:	4252      	negs	r2, r2
 800134c:	002e      	movs	r6, r5
 800134e:	08c9      	lsrs	r1, r1, #3
 8001350:	4493      	add	fp, r2
 8001352:	e76d      	b.n	8001230 <__aeabi_ddiv+0x3d4>
 8001354:	9b00      	ldr	r3, [sp, #0]
 8001356:	3d01      	subs	r5, #1
 8001358:	469c      	mov	ip, r3
 800135a:	4461      	add	r1, ip
 800135c:	428b      	cmp	r3, r1
 800135e:	d900      	bls.n	8001362 <__aeabi_ddiv+0x506>
 8001360:	e72c      	b.n	80011bc <__aeabi_ddiv+0x360>
 8001362:	428a      	cmp	r2, r1
 8001364:	d800      	bhi.n	8001368 <__aeabi_ddiv+0x50c>
 8001366:	e729      	b.n	80011bc <__aeabi_ddiv+0x360>
 8001368:	1e85      	subs	r5, r0, #2
 800136a:	4461      	add	r1, ip
 800136c:	e726      	b.n	80011bc <__aeabi_ddiv+0x360>
 800136e:	9900      	ldr	r1, [sp, #0]
 8001370:	3b01      	subs	r3, #1
 8001372:	468c      	mov	ip, r1
 8001374:	4464      	add	r4, ip
 8001376:	42a1      	cmp	r1, r4
 8001378:	d900      	bls.n	800137c <__aeabi_ddiv+0x520>
 800137a:	e72d      	b.n	80011d8 <__aeabi_ddiv+0x37c>
 800137c:	42a2      	cmp	r2, r4
 800137e:	d800      	bhi.n	8001382 <__aeabi_ddiv+0x526>
 8001380:	e72a      	b.n	80011d8 <__aeabi_ddiv+0x37c>
 8001382:	1e83      	subs	r3, r0, #2
 8001384:	4464      	add	r4, ip
 8001386:	e727      	b.n	80011d8 <__aeabi_ddiv+0x37c>
 8001388:	4287      	cmp	r7, r0
 800138a:	d000      	beq.n	800138e <__aeabi_ddiv+0x532>
 800138c:	e6fe      	b.n	800118c <__aeabi_ddiv+0x330>
 800138e:	45a9      	cmp	r9, r5
 8001390:	d900      	bls.n	8001394 <__aeabi_ddiv+0x538>
 8001392:	e6fb      	b.n	800118c <__aeabi_ddiv+0x330>
 8001394:	e6f5      	b.n	8001182 <__aeabi_ddiv+0x326>
 8001396:	42a2      	cmp	r2, r4
 8001398:	d800      	bhi.n	800139c <__aeabi_ddiv+0x540>
 800139a:	e6b9      	b.n	8001110 <__aeabi_ddiv+0x2b4>
 800139c:	1e83      	subs	r3, r0, #2
 800139e:	4464      	add	r4, ip
 80013a0:	e6b6      	b.n	8001110 <__aeabi_ddiv+0x2b4>
 80013a2:	428a      	cmp	r2, r1
 80013a4:	d800      	bhi.n	80013a8 <__aeabi_ddiv+0x54c>
 80013a6:	e69f      	b.n	80010e8 <__aeabi_ddiv+0x28c>
 80013a8:	46bc      	mov	ip, r7
 80013aa:	1e83      	subs	r3, r0, #2
 80013ac:	4698      	mov	r8, r3
 80013ae:	4461      	add	r1, ip
 80013b0:	e69a      	b.n	80010e8 <__aeabi_ddiv+0x28c>
 80013b2:	000a      	movs	r2, r1
 80013b4:	4284      	cmp	r4, r0
 80013b6:	d000      	beq.n	80013ba <__aeabi_ddiv+0x55e>
 80013b8:	e72e      	b.n	8001218 <__aeabi_ddiv+0x3bc>
 80013ba:	454b      	cmp	r3, r9
 80013bc:	d000      	beq.n	80013c0 <__aeabi_ddiv+0x564>
 80013be:	e72b      	b.n	8001218 <__aeabi_ddiv+0x3bc>
 80013c0:	0035      	movs	r5, r6
 80013c2:	e72c      	b.n	800121e <__aeabi_ddiv+0x3c2>
 80013c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001470 <__aeabi_ddiv+0x614>)
 80013c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001484 <__aeabi_ddiv+0x628>)
 80013c8:	4453      	add	r3, sl
 80013ca:	4592      	cmp	sl, r2
 80013cc:	db43      	blt.n	8001456 <__aeabi_ddiv+0x5fa>
 80013ce:	2201      	movs	r2, #1
 80013d0:	2100      	movs	r1, #0
 80013d2:	4493      	add	fp, r2
 80013d4:	e72c      	b.n	8001230 <__aeabi_ddiv+0x3d4>
 80013d6:	42ac      	cmp	r4, r5
 80013d8:	d800      	bhi.n	80013dc <__aeabi_ddiv+0x580>
 80013da:	e6d7      	b.n	800118c <__aeabi_ddiv+0x330>
 80013dc:	2302      	movs	r3, #2
 80013de:	425b      	negs	r3, r3
 80013e0:	469c      	mov	ip, r3
 80013e2:	9900      	ldr	r1, [sp, #0]
 80013e4:	444d      	add	r5, r9
 80013e6:	454d      	cmp	r5, r9
 80013e8:	419b      	sbcs	r3, r3
 80013ea:	44e3      	add	fp, ip
 80013ec:	468c      	mov	ip, r1
 80013ee:	425b      	negs	r3, r3
 80013f0:	4463      	add	r3, ip
 80013f2:	18c0      	adds	r0, r0, r3
 80013f4:	e6cc      	b.n	8001190 <__aeabi_ddiv+0x334>
 80013f6:	201f      	movs	r0, #31
 80013f8:	4240      	negs	r0, r0
 80013fa:	1ac3      	subs	r3, r0, r3
 80013fc:	4658      	mov	r0, fp
 80013fe:	40d8      	lsrs	r0, r3
 8001400:	2920      	cmp	r1, #32
 8001402:	d004      	beq.n	800140e <__aeabi_ddiv+0x5b2>
 8001404:	4659      	mov	r1, fp
 8001406:	4b20      	ldr	r3, [pc, #128]	@ (8001488 <__aeabi_ddiv+0x62c>)
 8001408:	4453      	add	r3, sl
 800140a:	4099      	lsls	r1, r3
 800140c:	430a      	orrs	r2, r1
 800140e:	1e53      	subs	r3, r2, #1
 8001410:	419a      	sbcs	r2, r3
 8001412:	2307      	movs	r3, #7
 8001414:	0019      	movs	r1, r3
 8001416:	4302      	orrs	r2, r0
 8001418:	2400      	movs	r4, #0
 800141a:	4011      	ands	r1, r2
 800141c:	4213      	tst	r3, r2
 800141e:	d009      	beq.n	8001434 <__aeabi_ddiv+0x5d8>
 8001420:	3308      	adds	r3, #8
 8001422:	4013      	ands	r3, r2
 8001424:	2b04      	cmp	r3, #4
 8001426:	d01d      	beq.n	8001464 <__aeabi_ddiv+0x608>
 8001428:	1d13      	adds	r3, r2, #4
 800142a:	4293      	cmp	r3, r2
 800142c:	4189      	sbcs	r1, r1
 800142e:	001a      	movs	r2, r3
 8001430:	4249      	negs	r1, r1
 8001432:	0749      	lsls	r1, r1, #29
 8001434:	08d2      	lsrs	r2, r2, #3
 8001436:	430a      	orrs	r2, r1
 8001438:	4690      	mov	r8, r2
 800143a:	2300      	movs	r3, #0
 800143c:	e57a      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 800143e:	4649      	mov	r1, r9
 8001440:	9f00      	ldr	r7, [sp, #0]
 8001442:	004d      	lsls	r5, r1, #1
 8001444:	454d      	cmp	r5, r9
 8001446:	4189      	sbcs	r1, r1
 8001448:	46bc      	mov	ip, r7
 800144a:	4249      	negs	r1, r1
 800144c:	4461      	add	r1, ip
 800144e:	46a9      	mov	r9, r5
 8001450:	3a02      	subs	r2, #2
 8001452:	1864      	adds	r4, r4, r1
 8001454:	e7ae      	b.n	80013b4 <__aeabi_ddiv+0x558>
 8001456:	2201      	movs	r2, #1
 8001458:	4252      	negs	r2, r2
 800145a:	e746      	b.n	80012ea <__aeabi_ddiv+0x48e>
 800145c:	4599      	cmp	r9, r3
 800145e:	d3ee      	bcc.n	800143e <__aeabi_ddiv+0x5e2>
 8001460:	000a      	movs	r2, r1
 8001462:	e7aa      	b.n	80013ba <__aeabi_ddiv+0x55e>
 8001464:	2100      	movs	r1, #0
 8001466:	e7e5      	b.n	8001434 <__aeabi_ddiv+0x5d8>
 8001468:	0759      	lsls	r1, r3, #29
 800146a:	025b      	lsls	r3, r3, #9
 800146c:	0b1c      	lsrs	r4, r3, #12
 800146e:	e7e1      	b.n	8001434 <__aeabi_ddiv+0x5d8>
 8001470:	000003ff 	.word	0x000003ff
 8001474:	feffffff 	.word	0xfeffffff
 8001478:	000007fe 	.word	0x000007fe
 800147c:	000007ff 	.word	0x000007ff
 8001480:	0000041e 	.word	0x0000041e
 8001484:	fffffc02 	.word	0xfffffc02
 8001488:	0000043e 	.word	0x0000043e

0800148c <__eqdf2>:
 800148c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800148e:	4657      	mov	r7, sl
 8001490:	46de      	mov	lr, fp
 8001492:	464e      	mov	r6, r9
 8001494:	4645      	mov	r5, r8
 8001496:	b5e0      	push	{r5, r6, r7, lr}
 8001498:	000d      	movs	r5, r1
 800149a:	0004      	movs	r4, r0
 800149c:	0fe8      	lsrs	r0, r5, #31
 800149e:	4683      	mov	fp, r0
 80014a0:	0309      	lsls	r1, r1, #12
 80014a2:	0fd8      	lsrs	r0, r3, #31
 80014a4:	0b09      	lsrs	r1, r1, #12
 80014a6:	4682      	mov	sl, r0
 80014a8:	4819      	ldr	r0, [pc, #100]	@ (8001510 <__eqdf2+0x84>)
 80014aa:	468c      	mov	ip, r1
 80014ac:	031f      	lsls	r7, r3, #12
 80014ae:	0069      	lsls	r1, r5, #1
 80014b0:	005e      	lsls	r6, r3, #1
 80014b2:	0d49      	lsrs	r1, r1, #21
 80014b4:	0b3f      	lsrs	r7, r7, #12
 80014b6:	0d76      	lsrs	r6, r6, #21
 80014b8:	4281      	cmp	r1, r0
 80014ba:	d018      	beq.n	80014ee <__eqdf2+0x62>
 80014bc:	4286      	cmp	r6, r0
 80014be:	d00f      	beq.n	80014e0 <__eqdf2+0x54>
 80014c0:	2001      	movs	r0, #1
 80014c2:	42b1      	cmp	r1, r6
 80014c4:	d10d      	bne.n	80014e2 <__eqdf2+0x56>
 80014c6:	45bc      	cmp	ip, r7
 80014c8:	d10b      	bne.n	80014e2 <__eqdf2+0x56>
 80014ca:	4294      	cmp	r4, r2
 80014cc:	d109      	bne.n	80014e2 <__eqdf2+0x56>
 80014ce:	45d3      	cmp	fp, sl
 80014d0:	d01c      	beq.n	800150c <__eqdf2+0x80>
 80014d2:	2900      	cmp	r1, #0
 80014d4:	d105      	bne.n	80014e2 <__eqdf2+0x56>
 80014d6:	4660      	mov	r0, ip
 80014d8:	4320      	orrs	r0, r4
 80014da:	1e43      	subs	r3, r0, #1
 80014dc:	4198      	sbcs	r0, r3
 80014de:	e000      	b.n	80014e2 <__eqdf2+0x56>
 80014e0:	2001      	movs	r0, #1
 80014e2:	bcf0      	pop	{r4, r5, r6, r7}
 80014e4:	46bb      	mov	fp, r7
 80014e6:	46b2      	mov	sl, r6
 80014e8:	46a9      	mov	r9, r5
 80014ea:	46a0      	mov	r8, r4
 80014ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ee:	2001      	movs	r0, #1
 80014f0:	428e      	cmp	r6, r1
 80014f2:	d1f6      	bne.n	80014e2 <__eqdf2+0x56>
 80014f4:	4661      	mov	r1, ip
 80014f6:	4339      	orrs	r1, r7
 80014f8:	000f      	movs	r7, r1
 80014fa:	4317      	orrs	r7, r2
 80014fc:	4327      	orrs	r7, r4
 80014fe:	d1f0      	bne.n	80014e2 <__eqdf2+0x56>
 8001500:	465b      	mov	r3, fp
 8001502:	4652      	mov	r2, sl
 8001504:	1a98      	subs	r0, r3, r2
 8001506:	1e43      	subs	r3, r0, #1
 8001508:	4198      	sbcs	r0, r3
 800150a:	e7ea      	b.n	80014e2 <__eqdf2+0x56>
 800150c:	2000      	movs	r0, #0
 800150e:	e7e8      	b.n	80014e2 <__eqdf2+0x56>
 8001510:	000007ff 	.word	0x000007ff

08001514 <__gedf2>:
 8001514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001516:	4657      	mov	r7, sl
 8001518:	464e      	mov	r6, r9
 800151a:	4645      	mov	r5, r8
 800151c:	46de      	mov	lr, fp
 800151e:	b5e0      	push	{r5, r6, r7, lr}
 8001520:	000d      	movs	r5, r1
 8001522:	030e      	lsls	r6, r1, #12
 8001524:	0049      	lsls	r1, r1, #1
 8001526:	0d49      	lsrs	r1, r1, #21
 8001528:	468a      	mov	sl, r1
 800152a:	0fdf      	lsrs	r7, r3, #31
 800152c:	0fe9      	lsrs	r1, r5, #31
 800152e:	46bc      	mov	ip, r7
 8001530:	b083      	sub	sp, #12
 8001532:	4f2f      	ldr	r7, [pc, #188]	@ (80015f0 <__gedf2+0xdc>)
 8001534:	0004      	movs	r4, r0
 8001536:	4680      	mov	r8, r0
 8001538:	9101      	str	r1, [sp, #4]
 800153a:	0058      	lsls	r0, r3, #1
 800153c:	0319      	lsls	r1, r3, #12
 800153e:	4691      	mov	r9, r2
 8001540:	0b36      	lsrs	r6, r6, #12
 8001542:	0b09      	lsrs	r1, r1, #12
 8001544:	0d40      	lsrs	r0, r0, #21
 8001546:	45ba      	cmp	sl, r7
 8001548:	d01d      	beq.n	8001586 <__gedf2+0x72>
 800154a:	42b8      	cmp	r0, r7
 800154c:	d00d      	beq.n	800156a <__gedf2+0x56>
 800154e:	4657      	mov	r7, sl
 8001550:	2f00      	cmp	r7, #0
 8001552:	d12a      	bne.n	80015aa <__gedf2+0x96>
 8001554:	4334      	orrs	r4, r6
 8001556:	2800      	cmp	r0, #0
 8001558:	d124      	bne.n	80015a4 <__gedf2+0x90>
 800155a:	430a      	orrs	r2, r1
 800155c:	d036      	beq.n	80015cc <__gedf2+0xb8>
 800155e:	2c00      	cmp	r4, #0
 8001560:	d141      	bne.n	80015e6 <__gedf2+0xd2>
 8001562:	4663      	mov	r3, ip
 8001564:	0058      	lsls	r0, r3, #1
 8001566:	3801      	subs	r0, #1
 8001568:	e015      	b.n	8001596 <__gedf2+0x82>
 800156a:	4311      	orrs	r1, r2
 800156c:	d138      	bne.n	80015e0 <__gedf2+0xcc>
 800156e:	4653      	mov	r3, sl
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <__gedf2+0x64>
 8001574:	4326      	orrs	r6, r4
 8001576:	d0f4      	beq.n	8001562 <__gedf2+0x4e>
 8001578:	9b01      	ldr	r3, [sp, #4]
 800157a:	4563      	cmp	r3, ip
 800157c:	d107      	bne.n	800158e <__gedf2+0x7a>
 800157e:	9b01      	ldr	r3, [sp, #4]
 8001580:	0058      	lsls	r0, r3, #1
 8001582:	3801      	subs	r0, #1
 8001584:	e007      	b.n	8001596 <__gedf2+0x82>
 8001586:	4326      	orrs	r6, r4
 8001588:	d12a      	bne.n	80015e0 <__gedf2+0xcc>
 800158a:	4550      	cmp	r0, sl
 800158c:	d021      	beq.n	80015d2 <__gedf2+0xbe>
 800158e:	2001      	movs	r0, #1
 8001590:	9b01      	ldr	r3, [sp, #4]
 8001592:	425f      	negs	r7, r3
 8001594:	4338      	orrs	r0, r7
 8001596:	b003      	add	sp, #12
 8001598:	bcf0      	pop	{r4, r5, r6, r7}
 800159a:	46bb      	mov	fp, r7
 800159c:	46b2      	mov	sl, r6
 800159e:	46a9      	mov	r9, r5
 80015a0:	46a0      	mov	r8, r4
 80015a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015a4:	2c00      	cmp	r4, #0
 80015a6:	d0dc      	beq.n	8001562 <__gedf2+0x4e>
 80015a8:	e7e6      	b.n	8001578 <__gedf2+0x64>
 80015aa:	2800      	cmp	r0, #0
 80015ac:	d0ef      	beq.n	800158e <__gedf2+0x7a>
 80015ae:	9b01      	ldr	r3, [sp, #4]
 80015b0:	4563      	cmp	r3, ip
 80015b2:	d1ec      	bne.n	800158e <__gedf2+0x7a>
 80015b4:	4582      	cmp	sl, r0
 80015b6:	dcea      	bgt.n	800158e <__gedf2+0x7a>
 80015b8:	dbe1      	blt.n	800157e <__gedf2+0x6a>
 80015ba:	428e      	cmp	r6, r1
 80015bc:	d8e7      	bhi.n	800158e <__gedf2+0x7a>
 80015be:	d1de      	bne.n	800157e <__gedf2+0x6a>
 80015c0:	45c8      	cmp	r8, r9
 80015c2:	d8e4      	bhi.n	800158e <__gedf2+0x7a>
 80015c4:	2000      	movs	r0, #0
 80015c6:	45c8      	cmp	r8, r9
 80015c8:	d2e5      	bcs.n	8001596 <__gedf2+0x82>
 80015ca:	e7d8      	b.n	800157e <__gedf2+0x6a>
 80015cc:	2c00      	cmp	r4, #0
 80015ce:	d0e2      	beq.n	8001596 <__gedf2+0x82>
 80015d0:	e7dd      	b.n	800158e <__gedf2+0x7a>
 80015d2:	4311      	orrs	r1, r2
 80015d4:	d104      	bne.n	80015e0 <__gedf2+0xcc>
 80015d6:	9b01      	ldr	r3, [sp, #4]
 80015d8:	4563      	cmp	r3, ip
 80015da:	d1d8      	bne.n	800158e <__gedf2+0x7a>
 80015dc:	2000      	movs	r0, #0
 80015de:	e7da      	b.n	8001596 <__gedf2+0x82>
 80015e0:	2002      	movs	r0, #2
 80015e2:	4240      	negs	r0, r0
 80015e4:	e7d7      	b.n	8001596 <__gedf2+0x82>
 80015e6:	9b01      	ldr	r3, [sp, #4]
 80015e8:	4563      	cmp	r3, ip
 80015ea:	d0e6      	beq.n	80015ba <__gedf2+0xa6>
 80015ec:	e7cf      	b.n	800158e <__gedf2+0x7a>
 80015ee:	46c0      	nop			@ (mov r8, r8)
 80015f0:	000007ff 	.word	0x000007ff

080015f4 <__ledf2>:
 80015f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015f6:	4657      	mov	r7, sl
 80015f8:	464e      	mov	r6, r9
 80015fa:	4645      	mov	r5, r8
 80015fc:	46de      	mov	lr, fp
 80015fe:	b5e0      	push	{r5, r6, r7, lr}
 8001600:	000d      	movs	r5, r1
 8001602:	030e      	lsls	r6, r1, #12
 8001604:	0049      	lsls	r1, r1, #1
 8001606:	0d49      	lsrs	r1, r1, #21
 8001608:	468a      	mov	sl, r1
 800160a:	0fdf      	lsrs	r7, r3, #31
 800160c:	0fe9      	lsrs	r1, r5, #31
 800160e:	46bc      	mov	ip, r7
 8001610:	b083      	sub	sp, #12
 8001612:	4f2e      	ldr	r7, [pc, #184]	@ (80016cc <__ledf2+0xd8>)
 8001614:	0004      	movs	r4, r0
 8001616:	4680      	mov	r8, r0
 8001618:	9101      	str	r1, [sp, #4]
 800161a:	0058      	lsls	r0, r3, #1
 800161c:	0319      	lsls	r1, r3, #12
 800161e:	4691      	mov	r9, r2
 8001620:	0b36      	lsrs	r6, r6, #12
 8001622:	0b09      	lsrs	r1, r1, #12
 8001624:	0d40      	lsrs	r0, r0, #21
 8001626:	45ba      	cmp	sl, r7
 8001628:	d01e      	beq.n	8001668 <__ledf2+0x74>
 800162a:	42b8      	cmp	r0, r7
 800162c:	d00d      	beq.n	800164a <__ledf2+0x56>
 800162e:	4657      	mov	r7, sl
 8001630:	2f00      	cmp	r7, #0
 8001632:	d127      	bne.n	8001684 <__ledf2+0x90>
 8001634:	4334      	orrs	r4, r6
 8001636:	2800      	cmp	r0, #0
 8001638:	d133      	bne.n	80016a2 <__ledf2+0xae>
 800163a:	430a      	orrs	r2, r1
 800163c:	d034      	beq.n	80016a8 <__ledf2+0xb4>
 800163e:	2c00      	cmp	r4, #0
 8001640:	d140      	bne.n	80016c4 <__ledf2+0xd0>
 8001642:	4663      	mov	r3, ip
 8001644:	0058      	lsls	r0, r3, #1
 8001646:	3801      	subs	r0, #1
 8001648:	e015      	b.n	8001676 <__ledf2+0x82>
 800164a:	4311      	orrs	r1, r2
 800164c:	d112      	bne.n	8001674 <__ledf2+0x80>
 800164e:	4653      	mov	r3, sl
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <__ledf2+0x64>
 8001654:	4326      	orrs	r6, r4
 8001656:	d0f4      	beq.n	8001642 <__ledf2+0x4e>
 8001658:	9b01      	ldr	r3, [sp, #4]
 800165a:	4563      	cmp	r3, ip
 800165c:	d01d      	beq.n	800169a <__ledf2+0xa6>
 800165e:	2001      	movs	r0, #1
 8001660:	9b01      	ldr	r3, [sp, #4]
 8001662:	425f      	negs	r7, r3
 8001664:	4338      	orrs	r0, r7
 8001666:	e006      	b.n	8001676 <__ledf2+0x82>
 8001668:	4326      	orrs	r6, r4
 800166a:	d103      	bne.n	8001674 <__ledf2+0x80>
 800166c:	4550      	cmp	r0, sl
 800166e:	d1f6      	bne.n	800165e <__ledf2+0x6a>
 8001670:	4311      	orrs	r1, r2
 8001672:	d01c      	beq.n	80016ae <__ledf2+0xba>
 8001674:	2002      	movs	r0, #2
 8001676:	b003      	add	sp, #12
 8001678:	bcf0      	pop	{r4, r5, r6, r7}
 800167a:	46bb      	mov	fp, r7
 800167c:	46b2      	mov	sl, r6
 800167e:	46a9      	mov	r9, r5
 8001680:	46a0      	mov	r8, r4
 8001682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001684:	2800      	cmp	r0, #0
 8001686:	d0ea      	beq.n	800165e <__ledf2+0x6a>
 8001688:	9b01      	ldr	r3, [sp, #4]
 800168a:	4563      	cmp	r3, ip
 800168c:	d1e7      	bne.n	800165e <__ledf2+0x6a>
 800168e:	4582      	cmp	sl, r0
 8001690:	dce5      	bgt.n	800165e <__ledf2+0x6a>
 8001692:	db02      	blt.n	800169a <__ledf2+0xa6>
 8001694:	428e      	cmp	r6, r1
 8001696:	d8e2      	bhi.n	800165e <__ledf2+0x6a>
 8001698:	d00e      	beq.n	80016b8 <__ledf2+0xc4>
 800169a:	9b01      	ldr	r3, [sp, #4]
 800169c:	0058      	lsls	r0, r3, #1
 800169e:	3801      	subs	r0, #1
 80016a0:	e7e9      	b.n	8001676 <__ledf2+0x82>
 80016a2:	2c00      	cmp	r4, #0
 80016a4:	d0cd      	beq.n	8001642 <__ledf2+0x4e>
 80016a6:	e7d7      	b.n	8001658 <__ledf2+0x64>
 80016a8:	2c00      	cmp	r4, #0
 80016aa:	d0e4      	beq.n	8001676 <__ledf2+0x82>
 80016ac:	e7d7      	b.n	800165e <__ledf2+0x6a>
 80016ae:	9b01      	ldr	r3, [sp, #4]
 80016b0:	2000      	movs	r0, #0
 80016b2:	4563      	cmp	r3, ip
 80016b4:	d0df      	beq.n	8001676 <__ledf2+0x82>
 80016b6:	e7d2      	b.n	800165e <__ledf2+0x6a>
 80016b8:	45c8      	cmp	r8, r9
 80016ba:	d8d0      	bhi.n	800165e <__ledf2+0x6a>
 80016bc:	2000      	movs	r0, #0
 80016be:	45c8      	cmp	r8, r9
 80016c0:	d2d9      	bcs.n	8001676 <__ledf2+0x82>
 80016c2:	e7ea      	b.n	800169a <__ledf2+0xa6>
 80016c4:	9b01      	ldr	r3, [sp, #4]
 80016c6:	4563      	cmp	r3, ip
 80016c8:	d0e4      	beq.n	8001694 <__ledf2+0xa0>
 80016ca:	e7c8      	b.n	800165e <__ledf2+0x6a>
 80016cc:	000007ff 	.word	0x000007ff

080016d0 <__aeabi_dmul>:
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	4657      	mov	r7, sl
 80016d4:	464e      	mov	r6, r9
 80016d6:	46de      	mov	lr, fp
 80016d8:	4645      	mov	r5, r8
 80016da:	b5e0      	push	{r5, r6, r7, lr}
 80016dc:	001f      	movs	r7, r3
 80016de:	030b      	lsls	r3, r1, #12
 80016e0:	0b1b      	lsrs	r3, r3, #12
 80016e2:	0016      	movs	r6, r2
 80016e4:	469a      	mov	sl, r3
 80016e6:	0fca      	lsrs	r2, r1, #31
 80016e8:	004b      	lsls	r3, r1, #1
 80016ea:	0004      	movs	r4, r0
 80016ec:	4691      	mov	r9, r2
 80016ee:	b085      	sub	sp, #20
 80016f0:	0d5b      	lsrs	r3, r3, #21
 80016f2:	d100      	bne.n	80016f6 <__aeabi_dmul+0x26>
 80016f4:	e1cf      	b.n	8001a96 <__aeabi_dmul+0x3c6>
 80016f6:	4acd      	ldr	r2, [pc, #820]	@ (8001a2c <__aeabi_dmul+0x35c>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d055      	beq.n	80017a8 <__aeabi_dmul+0xd8>
 80016fc:	4651      	mov	r1, sl
 80016fe:	0f42      	lsrs	r2, r0, #29
 8001700:	00c9      	lsls	r1, r1, #3
 8001702:	430a      	orrs	r2, r1
 8001704:	2180      	movs	r1, #128	@ 0x80
 8001706:	0409      	lsls	r1, r1, #16
 8001708:	4311      	orrs	r1, r2
 800170a:	00c2      	lsls	r2, r0, #3
 800170c:	4690      	mov	r8, r2
 800170e:	4ac8      	ldr	r2, [pc, #800]	@ (8001a30 <__aeabi_dmul+0x360>)
 8001710:	468a      	mov	sl, r1
 8001712:	4693      	mov	fp, r2
 8001714:	449b      	add	fp, r3
 8001716:	2300      	movs	r3, #0
 8001718:	2500      	movs	r5, #0
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	033c      	lsls	r4, r7, #12
 800171e:	007b      	lsls	r3, r7, #1
 8001720:	0ffa      	lsrs	r2, r7, #31
 8001722:	9601      	str	r6, [sp, #4]
 8001724:	0b24      	lsrs	r4, r4, #12
 8001726:	0d5b      	lsrs	r3, r3, #21
 8001728:	9200      	str	r2, [sp, #0]
 800172a:	d100      	bne.n	800172e <__aeabi_dmul+0x5e>
 800172c:	e188      	b.n	8001a40 <__aeabi_dmul+0x370>
 800172e:	4abf      	ldr	r2, [pc, #764]	@ (8001a2c <__aeabi_dmul+0x35c>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d100      	bne.n	8001736 <__aeabi_dmul+0x66>
 8001734:	e092      	b.n	800185c <__aeabi_dmul+0x18c>
 8001736:	4abe      	ldr	r2, [pc, #760]	@ (8001a30 <__aeabi_dmul+0x360>)
 8001738:	4694      	mov	ip, r2
 800173a:	4463      	add	r3, ip
 800173c:	449b      	add	fp, r3
 800173e:	2d0a      	cmp	r5, #10
 8001740:	dc42      	bgt.n	80017c8 <__aeabi_dmul+0xf8>
 8001742:	00e4      	lsls	r4, r4, #3
 8001744:	0f73      	lsrs	r3, r6, #29
 8001746:	4323      	orrs	r3, r4
 8001748:	2480      	movs	r4, #128	@ 0x80
 800174a:	4649      	mov	r1, r9
 800174c:	0424      	lsls	r4, r4, #16
 800174e:	431c      	orrs	r4, r3
 8001750:	00f3      	lsls	r3, r6, #3
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	9b00      	ldr	r3, [sp, #0]
 8001756:	2000      	movs	r0, #0
 8001758:	4059      	eors	r1, r3
 800175a:	b2cb      	uxtb	r3, r1
 800175c:	9303      	str	r3, [sp, #12]
 800175e:	2d02      	cmp	r5, #2
 8001760:	dc00      	bgt.n	8001764 <__aeabi_dmul+0x94>
 8001762:	e094      	b.n	800188e <__aeabi_dmul+0x1be>
 8001764:	2301      	movs	r3, #1
 8001766:	40ab      	lsls	r3, r5
 8001768:	001d      	movs	r5, r3
 800176a:	23a6      	movs	r3, #166	@ 0xa6
 800176c:	002a      	movs	r2, r5
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	401a      	ands	r2, r3
 8001772:	421d      	tst	r5, r3
 8001774:	d000      	beq.n	8001778 <__aeabi_dmul+0xa8>
 8001776:	e229      	b.n	8001bcc <__aeabi_dmul+0x4fc>
 8001778:	2390      	movs	r3, #144	@ 0x90
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	421d      	tst	r5, r3
 800177e:	d100      	bne.n	8001782 <__aeabi_dmul+0xb2>
 8001780:	e24d      	b.n	8001c1e <__aeabi_dmul+0x54e>
 8001782:	2300      	movs	r3, #0
 8001784:	2480      	movs	r4, #128	@ 0x80
 8001786:	4699      	mov	r9, r3
 8001788:	0324      	lsls	r4, r4, #12
 800178a:	4ba8      	ldr	r3, [pc, #672]	@ (8001a2c <__aeabi_dmul+0x35c>)
 800178c:	0010      	movs	r0, r2
 800178e:	464a      	mov	r2, r9
 8001790:	051b      	lsls	r3, r3, #20
 8001792:	4323      	orrs	r3, r4
 8001794:	07d2      	lsls	r2, r2, #31
 8001796:	4313      	orrs	r3, r2
 8001798:	0019      	movs	r1, r3
 800179a:	b005      	add	sp, #20
 800179c:	bcf0      	pop	{r4, r5, r6, r7}
 800179e:	46bb      	mov	fp, r7
 80017a0:	46b2      	mov	sl, r6
 80017a2:	46a9      	mov	r9, r5
 80017a4:	46a0      	mov	r8, r4
 80017a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a8:	4652      	mov	r2, sl
 80017aa:	4302      	orrs	r2, r0
 80017ac:	4690      	mov	r8, r2
 80017ae:	d000      	beq.n	80017b2 <__aeabi_dmul+0xe2>
 80017b0:	e1ac      	b.n	8001b0c <__aeabi_dmul+0x43c>
 80017b2:	469b      	mov	fp, r3
 80017b4:	2302      	movs	r3, #2
 80017b6:	4692      	mov	sl, r2
 80017b8:	2508      	movs	r5, #8
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	e7ae      	b.n	800171c <__aeabi_dmul+0x4c>
 80017be:	9b00      	ldr	r3, [sp, #0]
 80017c0:	46a2      	mov	sl, r4
 80017c2:	4699      	mov	r9, r3
 80017c4:	9b01      	ldr	r3, [sp, #4]
 80017c6:	4698      	mov	r8, r3
 80017c8:	9b02      	ldr	r3, [sp, #8]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d100      	bne.n	80017d0 <__aeabi_dmul+0x100>
 80017ce:	e1ca      	b.n	8001b66 <__aeabi_dmul+0x496>
 80017d0:	2b03      	cmp	r3, #3
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dmul+0x106>
 80017d4:	e192      	b.n	8001afc <__aeabi_dmul+0x42c>
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d110      	bne.n	80017fc <__aeabi_dmul+0x12c>
 80017da:	2300      	movs	r3, #0
 80017dc:	2400      	movs	r4, #0
 80017de:	2200      	movs	r2, #0
 80017e0:	e7d4      	b.n	800178c <__aeabi_dmul+0xbc>
 80017e2:	2201      	movs	r2, #1
 80017e4:	087b      	lsrs	r3, r7, #1
 80017e6:	403a      	ands	r2, r7
 80017e8:	4313      	orrs	r3, r2
 80017ea:	4652      	mov	r2, sl
 80017ec:	07d2      	lsls	r2, r2, #31
 80017ee:	4313      	orrs	r3, r2
 80017f0:	4698      	mov	r8, r3
 80017f2:	4653      	mov	r3, sl
 80017f4:	085b      	lsrs	r3, r3, #1
 80017f6:	469a      	mov	sl, r3
 80017f8:	9b03      	ldr	r3, [sp, #12]
 80017fa:	4699      	mov	r9, r3
 80017fc:	465b      	mov	r3, fp
 80017fe:	1c58      	adds	r0, r3, #1
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	445b      	add	r3, fp
 8001806:	2b00      	cmp	r3, #0
 8001808:	dc00      	bgt.n	800180c <__aeabi_dmul+0x13c>
 800180a:	e1b1      	b.n	8001b70 <__aeabi_dmul+0x4a0>
 800180c:	4642      	mov	r2, r8
 800180e:	0752      	lsls	r2, r2, #29
 8001810:	d00b      	beq.n	800182a <__aeabi_dmul+0x15a>
 8001812:	220f      	movs	r2, #15
 8001814:	4641      	mov	r1, r8
 8001816:	400a      	ands	r2, r1
 8001818:	2a04      	cmp	r2, #4
 800181a:	d006      	beq.n	800182a <__aeabi_dmul+0x15a>
 800181c:	4642      	mov	r2, r8
 800181e:	1d11      	adds	r1, r2, #4
 8001820:	4541      	cmp	r1, r8
 8001822:	4192      	sbcs	r2, r2
 8001824:	4688      	mov	r8, r1
 8001826:	4252      	negs	r2, r2
 8001828:	4492      	add	sl, r2
 800182a:	4652      	mov	r2, sl
 800182c:	01d2      	lsls	r2, r2, #7
 800182e:	d506      	bpl.n	800183e <__aeabi_dmul+0x16e>
 8001830:	4652      	mov	r2, sl
 8001832:	4b80      	ldr	r3, [pc, #512]	@ (8001a34 <__aeabi_dmul+0x364>)
 8001834:	401a      	ands	r2, r3
 8001836:	2380      	movs	r3, #128	@ 0x80
 8001838:	4692      	mov	sl, r2
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	18c3      	adds	r3, r0, r3
 800183e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a38 <__aeabi_dmul+0x368>)
 8001840:	4293      	cmp	r3, r2
 8001842:	dd00      	ble.n	8001846 <__aeabi_dmul+0x176>
 8001844:	e18f      	b.n	8001b66 <__aeabi_dmul+0x496>
 8001846:	4642      	mov	r2, r8
 8001848:	08d1      	lsrs	r1, r2, #3
 800184a:	4652      	mov	r2, sl
 800184c:	0752      	lsls	r2, r2, #29
 800184e:	430a      	orrs	r2, r1
 8001850:	4651      	mov	r1, sl
 8001852:	055b      	lsls	r3, r3, #21
 8001854:	024c      	lsls	r4, r1, #9
 8001856:	0b24      	lsrs	r4, r4, #12
 8001858:	0d5b      	lsrs	r3, r3, #21
 800185a:	e797      	b.n	800178c <__aeabi_dmul+0xbc>
 800185c:	4b73      	ldr	r3, [pc, #460]	@ (8001a2c <__aeabi_dmul+0x35c>)
 800185e:	4326      	orrs	r6, r4
 8001860:	469c      	mov	ip, r3
 8001862:	44e3      	add	fp, ip
 8001864:	2e00      	cmp	r6, #0
 8001866:	d100      	bne.n	800186a <__aeabi_dmul+0x19a>
 8001868:	e16f      	b.n	8001b4a <__aeabi_dmul+0x47a>
 800186a:	2303      	movs	r3, #3
 800186c:	4649      	mov	r1, r9
 800186e:	431d      	orrs	r5, r3
 8001870:	9b00      	ldr	r3, [sp, #0]
 8001872:	4059      	eors	r1, r3
 8001874:	b2cb      	uxtb	r3, r1
 8001876:	9303      	str	r3, [sp, #12]
 8001878:	2d0a      	cmp	r5, #10
 800187a:	dd00      	ble.n	800187e <__aeabi_dmul+0x1ae>
 800187c:	e133      	b.n	8001ae6 <__aeabi_dmul+0x416>
 800187e:	2301      	movs	r3, #1
 8001880:	40ab      	lsls	r3, r5
 8001882:	001d      	movs	r5, r3
 8001884:	2303      	movs	r3, #3
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2288      	movs	r2, #136	@ 0x88
 800188a:	422a      	tst	r2, r5
 800188c:	d197      	bne.n	80017be <__aeabi_dmul+0xee>
 800188e:	4642      	mov	r2, r8
 8001890:	4643      	mov	r3, r8
 8001892:	0412      	lsls	r2, r2, #16
 8001894:	0c12      	lsrs	r2, r2, #16
 8001896:	0016      	movs	r6, r2
 8001898:	9801      	ldr	r0, [sp, #4]
 800189a:	0c1d      	lsrs	r5, r3, #16
 800189c:	0c03      	lsrs	r3, r0, #16
 800189e:	0400      	lsls	r0, r0, #16
 80018a0:	0c00      	lsrs	r0, r0, #16
 80018a2:	4346      	muls	r6, r0
 80018a4:	46b4      	mov	ip, r6
 80018a6:	001e      	movs	r6, r3
 80018a8:	436e      	muls	r6, r5
 80018aa:	9600      	str	r6, [sp, #0]
 80018ac:	0016      	movs	r6, r2
 80018ae:	0007      	movs	r7, r0
 80018b0:	435e      	muls	r6, r3
 80018b2:	4661      	mov	r1, ip
 80018b4:	46b0      	mov	r8, r6
 80018b6:	436f      	muls	r7, r5
 80018b8:	0c0e      	lsrs	r6, r1, #16
 80018ba:	44b8      	add	r8, r7
 80018bc:	4446      	add	r6, r8
 80018be:	42b7      	cmp	r7, r6
 80018c0:	d905      	bls.n	80018ce <__aeabi_dmul+0x1fe>
 80018c2:	2180      	movs	r1, #128	@ 0x80
 80018c4:	0249      	lsls	r1, r1, #9
 80018c6:	4688      	mov	r8, r1
 80018c8:	9f00      	ldr	r7, [sp, #0]
 80018ca:	4447      	add	r7, r8
 80018cc:	9700      	str	r7, [sp, #0]
 80018ce:	4661      	mov	r1, ip
 80018d0:	0409      	lsls	r1, r1, #16
 80018d2:	0c09      	lsrs	r1, r1, #16
 80018d4:	0c37      	lsrs	r7, r6, #16
 80018d6:	0436      	lsls	r6, r6, #16
 80018d8:	468c      	mov	ip, r1
 80018da:	0031      	movs	r1, r6
 80018dc:	4461      	add	r1, ip
 80018de:	9101      	str	r1, [sp, #4]
 80018e0:	0011      	movs	r1, r2
 80018e2:	0c26      	lsrs	r6, r4, #16
 80018e4:	0424      	lsls	r4, r4, #16
 80018e6:	0c24      	lsrs	r4, r4, #16
 80018e8:	4361      	muls	r1, r4
 80018ea:	468c      	mov	ip, r1
 80018ec:	0021      	movs	r1, r4
 80018ee:	4369      	muls	r1, r5
 80018f0:	4689      	mov	r9, r1
 80018f2:	4661      	mov	r1, ip
 80018f4:	0c09      	lsrs	r1, r1, #16
 80018f6:	4688      	mov	r8, r1
 80018f8:	4372      	muls	r2, r6
 80018fa:	444a      	add	r2, r9
 80018fc:	4442      	add	r2, r8
 80018fe:	4375      	muls	r5, r6
 8001900:	4591      	cmp	r9, r2
 8001902:	d903      	bls.n	800190c <__aeabi_dmul+0x23c>
 8001904:	2180      	movs	r1, #128	@ 0x80
 8001906:	0249      	lsls	r1, r1, #9
 8001908:	4688      	mov	r8, r1
 800190a:	4445      	add	r5, r8
 800190c:	0c11      	lsrs	r1, r2, #16
 800190e:	4688      	mov	r8, r1
 8001910:	4661      	mov	r1, ip
 8001912:	0409      	lsls	r1, r1, #16
 8001914:	0c09      	lsrs	r1, r1, #16
 8001916:	468c      	mov	ip, r1
 8001918:	0412      	lsls	r2, r2, #16
 800191a:	4462      	add	r2, ip
 800191c:	18b9      	adds	r1, r7, r2
 800191e:	9102      	str	r1, [sp, #8]
 8001920:	4651      	mov	r1, sl
 8001922:	0c09      	lsrs	r1, r1, #16
 8001924:	468c      	mov	ip, r1
 8001926:	4651      	mov	r1, sl
 8001928:	040f      	lsls	r7, r1, #16
 800192a:	0c3f      	lsrs	r7, r7, #16
 800192c:	0039      	movs	r1, r7
 800192e:	4341      	muls	r1, r0
 8001930:	4445      	add	r5, r8
 8001932:	4688      	mov	r8, r1
 8001934:	4661      	mov	r1, ip
 8001936:	4341      	muls	r1, r0
 8001938:	468a      	mov	sl, r1
 800193a:	4641      	mov	r1, r8
 800193c:	4660      	mov	r0, ip
 800193e:	0c09      	lsrs	r1, r1, #16
 8001940:	4689      	mov	r9, r1
 8001942:	4358      	muls	r0, r3
 8001944:	437b      	muls	r3, r7
 8001946:	4453      	add	r3, sl
 8001948:	444b      	add	r3, r9
 800194a:	459a      	cmp	sl, r3
 800194c:	d903      	bls.n	8001956 <__aeabi_dmul+0x286>
 800194e:	2180      	movs	r1, #128	@ 0x80
 8001950:	0249      	lsls	r1, r1, #9
 8001952:	4689      	mov	r9, r1
 8001954:	4448      	add	r0, r9
 8001956:	0c19      	lsrs	r1, r3, #16
 8001958:	4689      	mov	r9, r1
 800195a:	4641      	mov	r1, r8
 800195c:	0409      	lsls	r1, r1, #16
 800195e:	0c09      	lsrs	r1, r1, #16
 8001960:	4688      	mov	r8, r1
 8001962:	0039      	movs	r1, r7
 8001964:	4361      	muls	r1, r4
 8001966:	041b      	lsls	r3, r3, #16
 8001968:	4443      	add	r3, r8
 800196a:	4688      	mov	r8, r1
 800196c:	4661      	mov	r1, ip
 800196e:	434c      	muls	r4, r1
 8001970:	4371      	muls	r1, r6
 8001972:	468c      	mov	ip, r1
 8001974:	4641      	mov	r1, r8
 8001976:	4377      	muls	r7, r6
 8001978:	0c0e      	lsrs	r6, r1, #16
 800197a:	193f      	adds	r7, r7, r4
 800197c:	19f6      	adds	r6, r6, r7
 800197e:	4448      	add	r0, r9
 8001980:	42b4      	cmp	r4, r6
 8001982:	d903      	bls.n	800198c <__aeabi_dmul+0x2bc>
 8001984:	2180      	movs	r1, #128	@ 0x80
 8001986:	0249      	lsls	r1, r1, #9
 8001988:	4689      	mov	r9, r1
 800198a:	44cc      	add	ip, r9
 800198c:	9902      	ldr	r1, [sp, #8]
 800198e:	9f00      	ldr	r7, [sp, #0]
 8001990:	4689      	mov	r9, r1
 8001992:	0431      	lsls	r1, r6, #16
 8001994:	444f      	add	r7, r9
 8001996:	4689      	mov	r9, r1
 8001998:	4641      	mov	r1, r8
 800199a:	4297      	cmp	r7, r2
 800199c:	4192      	sbcs	r2, r2
 800199e:	040c      	lsls	r4, r1, #16
 80019a0:	0c24      	lsrs	r4, r4, #16
 80019a2:	444c      	add	r4, r9
 80019a4:	18ff      	adds	r7, r7, r3
 80019a6:	4252      	negs	r2, r2
 80019a8:	1964      	adds	r4, r4, r5
 80019aa:	18a1      	adds	r1, r4, r2
 80019ac:	429f      	cmp	r7, r3
 80019ae:	419b      	sbcs	r3, r3
 80019b0:	4688      	mov	r8, r1
 80019b2:	4682      	mov	sl, r0
 80019b4:	425b      	negs	r3, r3
 80019b6:	4699      	mov	r9, r3
 80019b8:	4590      	cmp	r8, r2
 80019ba:	4192      	sbcs	r2, r2
 80019bc:	42ac      	cmp	r4, r5
 80019be:	41a4      	sbcs	r4, r4
 80019c0:	44c2      	add	sl, r8
 80019c2:	44d1      	add	r9, sl
 80019c4:	4252      	negs	r2, r2
 80019c6:	4264      	negs	r4, r4
 80019c8:	4314      	orrs	r4, r2
 80019ca:	4599      	cmp	r9, r3
 80019cc:	419b      	sbcs	r3, r3
 80019ce:	4582      	cmp	sl, r0
 80019d0:	4192      	sbcs	r2, r2
 80019d2:	425b      	negs	r3, r3
 80019d4:	4252      	negs	r2, r2
 80019d6:	4313      	orrs	r3, r2
 80019d8:	464a      	mov	r2, r9
 80019da:	0c36      	lsrs	r6, r6, #16
 80019dc:	19a4      	adds	r4, r4, r6
 80019de:	18e3      	adds	r3, r4, r3
 80019e0:	4463      	add	r3, ip
 80019e2:	025b      	lsls	r3, r3, #9
 80019e4:	0dd2      	lsrs	r2, r2, #23
 80019e6:	431a      	orrs	r2, r3
 80019e8:	9901      	ldr	r1, [sp, #4]
 80019ea:	4692      	mov	sl, r2
 80019ec:	027a      	lsls	r2, r7, #9
 80019ee:	430a      	orrs	r2, r1
 80019f0:	1e50      	subs	r0, r2, #1
 80019f2:	4182      	sbcs	r2, r0
 80019f4:	0dff      	lsrs	r7, r7, #23
 80019f6:	4317      	orrs	r7, r2
 80019f8:	464a      	mov	r2, r9
 80019fa:	0252      	lsls	r2, r2, #9
 80019fc:	4317      	orrs	r7, r2
 80019fe:	46b8      	mov	r8, r7
 8001a00:	01db      	lsls	r3, r3, #7
 8001a02:	d500      	bpl.n	8001a06 <__aeabi_dmul+0x336>
 8001a04:	e6ed      	b.n	80017e2 <__aeabi_dmul+0x112>
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <__aeabi_dmul+0x36c>)
 8001a08:	9a03      	ldr	r2, [sp, #12]
 8001a0a:	445b      	add	r3, fp
 8001a0c:	4691      	mov	r9, r2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	dc00      	bgt.n	8001a14 <__aeabi_dmul+0x344>
 8001a12:	e0ac      	b.n	8001b6e <__aeabi_dmul+0x49e>
 8001a14:	003a      	movs	r2, r7
 8001a16:	0752      	lsls	r2, r2, #29
 8001a18:	d100      	bne.n	8001a1c <__aeabi_dmul+0x34c>
 8001a1a:	e710      	b.n	800183e <__aeabi_dmul+0x16e>
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	4658      	mov	r0, fp
 8001a20:	403a      	ands	r2, r7
 8001a22:	2a04      	cmp	r2, #4
 8001a24:	d000      	beq.n	8001a28 <__aeabi_dmul+0x358>
 8001a26:	e6f9      	b.n	800181c <__aeabi_dmul+0x14c>
 8001a28:	e709      	b.n	800183e <__aeabi_dmul+0x16e>
 8001a2a:	46c0      	nop			@ (mov r8, r8)
 8001a2c:	000007ff 	.word	0x000007ff
 8001a30:	fffffc01 	.word	0xfffffc01
 8001a34:	feffffff 	.word	0xfeffffff
 8001a38:	000007fe 	.word	0x000007fe
 8001a3c:	000003ff 	.word	0x000003ff
 8001a40:	0022      	movs	r2, r4
 8001a42:	4332      	orrs	r2, r6
 8001a44:	d06f      	beq.n	8001b26 <__aeabi_dmul+0x456>
 8001a46:	2c00      	cmp	r4, #0
 8001a48:	d100      	bne.n	8001a4c <__aeabi_dmul+0x37c>
 8001a4a:	e0c2      	b.n	8001bd2 <__aeabi_dmul+0x502>
 8001a4c:	0020      	movs	r0, r4
 8001a4e:	f7fe fd17 	bl	8000480 <__clzsi2>
 8001a52:	0002      	movs	r2, r0
 8001a54:	0003      	movs	r3, r0
 8001a56:	3a0b      	subs	r2, #11
 8001a58:	201d      	movs	r0, #29
 8001a5a:	1a82      	subs	r2, r0, r2
 8001a5c:	0030      	movs	r0, r6
 8001a5e:	0019      	movs	r1, r3
 8001a60:	40d0      	lsrs	r0, r2
 8001a62:	3908      	subs	r1, #8
 8001a64:	408c      	lsls	r4, r1
 8001a66:	0002      	movs	r2, r0
 8001a68:	4322      	orrs	r2, r4
 8001a6a:	0034      	movs	r4, r6
 8001a6c:	408c      	lsls	r4, r1
 8001a6e:	4659      	mov	r1, fp
 8001a70:	1acb      	subs	r3, r1, r3
 8001a72:	4986      	ldr	r1, [pc, #536]	@ (8001c8c <__aeabi_dmul+0x5bc>)
 8001a74:	468b      	mov	fp, r1
 8001a76:	449b      	add	fp, r3
 8001a78:	2d0a      	cmp	r5, #10
 8001a7a:	dd00      	ble.n	8001a7e <__aeabi_dmul+0x3ae>
 8001a7c:	e6a4      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001a7e:	4649      	mov	r1, r9
 8001a80:	9b00      	ldr	r3, [sp, #0]
 8001a82:	9401      	str	r4, [sp, #4]
 8001a84:	4059      	eors	r1, r3
 8001a86:	b2cb      	uxtb	r3, r1
 8001a88:	0014      	movs	r4, r2
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	9303      	str	r3, [sp, #12]
 8001a8e:	2d02      	cmp	r5, #2
 8001a90:	dd00      	ble.n	8001a94 <__aeabi_dmul+0x3c4>
 8001a92:	e667      	b.n	8001764 <__aeabi_dmul+0x94>
 8001a94:	e6fb      	b.n	800188e <__aeabi_dmul+0x1be>
 8001a96:	4653      	mov	r3, sl
 8001a98:	4303      	orrs	r3, r0
 8001a9a:	4698      	mov	r8, r3
 8001a9c:	d03c      	beq.n	8001b18 <__aeabi_dmul+0x448>
 8001a9e:	4653      	mov	r3, sl
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dmul+0x3d6>
 8001aa4:	e0a3      	b.n	8001bee <__aeabi_dmul+0x51e>
 8001aa6:	4650      	mov	r0, sl
 8001aa8:	f7fe fcea 	bl	8000480 <__clzsi2>
 8001aac:	230b      	movs	r3, #11
 8001aae:	425b      	negs	r3, r3
 8001ab0:	469c      	mov	ip, r3
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	4484      	add	ip, r0
 8001ab6:	0011      	movs	r1, r2
 8001ab8:	4650      	mov	r0, sl
 8001aba:	3908      	subs	r1, #8
 8001abc:	4088      	lsls	r0, r1
 8001abe:	231d      	movs	r3, #29
 8001ac0:	4680      	mov	r8, r0
 8001ac2:	4660      	mov	r0, ip
 8001ac4:	1a1b      	subs	r3, r3, r0
 8001ac6:	0020      	movs	r0, r4
 8001ac8:	40d8      	lsrs	r0, r3
 8001aca:	0003      	movs	r3, r0
 8001acc:	4640      	mov	r0, r8
 8001ace:	4303      	orrs	r3, r0
 8001ad0:	469a      	mov	sl, r3
 8001ad2:	0023      	movs	r3, r4
 8001ad4:	408b      	lsls	r3, r1
 8001ad6:	4698      	mov	r8, r3
 8001ad8:	4b6c      	ldr	r3, [pc, #432]	@ (8001c8c <__aeabi_dmul+0x5bc>)
 8001ada:	2500      	movs	r5, #0
 8001adc:	1a9b      	subs	r3, r3, r2
 8001ade:	469b      	mov	fp, r3
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	9302      	str	r3, [sp, #8]
 8001ae4:	e61a      	b.n	800171c <__aeabi_dmul+0x4c>
 8001ae6:	2d0f      	cmp	r5, #15
 8001ae8:	d000      	beq.n	8001aec <__aeabi_dmul+0x41c>
 8001aea:	e0c9      	b.n	8001c80 <__aeabi_dmul+0x5b0>
 8001aec:	2380      	movs	r3, #128	@ 0x80
 8001aee:	4652      	mov	r2, sl
 8001af0:	031b      	lsls	r3, r3, #12
 8001af2:	421a      	tst	r2, r3
 8001af4:	d002      	beq.n	8001afc <__aeabi_dmul+0x42c>
 8001af6:	421c      	tst	r4, r3
 8001af8:	d100      	bne.n	8001afc <__aeabi_dmul+0x42c>
 8001afa:	e092      	b.n	8001c22 <__aeabi_dmul+0x552>
 8001afc:	2480      	movs	r4, #128	@ 0x80
 8001afe:	4653      	mov	r3, sl
 8001b00:	0324      	lsls	r4, r4, #12
 8001b02:	431c      	orrs	r4, r3
 8001b04:	0324      	lsls	r4, r4, #12
 8001b06:	4642      	mov	r2, r8
 8001b08:	0b24      	lsrs	r4, r4, #12
 8001b0a:	e63e      	b.n	800178a <__aeabi_dmul+0xba>
 8001b0c:	469b      	mov	fp, r3
 8001b0e:	2303      	movs	r3, #3
 8001b10:	4680      	mov	r8, r0
 8001b12:	250c      	movs	r5, #12
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	e601      	b.n	800171c <__aeabi_dmul+0x4c>
 8001b18:	2300      	movs	r3, #0
 8001b1a:	469a      	mov	sl, r3
 8001b1c:	469b      	mov	fp, r3
 8001b1e:	3301      	adds	r3, #1
 8001b20:	2504      	movs	r5, #4
 8001b22:	9302      	str	r3, [sp, #8]
 8001b24:	e5fa      	b.n	800171c <__aeabi_dmul+0x4c>
 8001b26:	2101      	movs	r1, #1
 8001b28:	430d      	orrs	r5, r1
 8001b2a:	2d0a      	cmp	r5, #10
 8001b2c:	dd00      	ble.n	8001b30 <__aeabi_dmul+0x460>
 8001b2e:	e64b      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001b30:	4649      	mov	r1, r9
 8001b32:	9800      	ldr	r0, [sp, #0]
 8001b34:	4041      	eors	r1, r0
 8001b36:	b2c9      	uxtb	r1, r1
 8001b38:	9103      	str	r1, [sp, #12]
 8001b3a:	2d02      	cmp	r5, #2
 8001b3c:	dc00      	bgt.n	8001b40 <__aeabi_dmul+0x470>
 8001b3e:	e096      	b.n	8001c6e <__aeabi_dmul+0x59e>
 8001b40:	2300      	movs	r3, #0
 8001b42:	2400      	movs	r4, #0
 8001b44:	2001      	movs	r0, #1
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	e60c      	b.n	8001764 <__aeabi_dmul+0x94>
 8001b4a:	4649      	mov	r1, r9
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	9a00      	ldr	r2, [sp, #0]
 8001b50:	432b      	orrs	r3, r5
 8001b52:	4051      	eors	r1, r2
 8001b54:	b2ca      	uxtb	r2, r1
 8001b56:	9203      	str	r2, [sp, #12]
 8001b58:	2b0a      	cmp	r3, #10
 8001b5a:	dd00      	ble.n	8001b5e <__aeabi_dmul+0x48e>
 8001b5c:	e634      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001b5e:	2d00      	cmp	r5, #0
 8001b60:	d157      	bne.n	8001c12 <__aeabi_dmul+0x542>
 8001b62:	9b03      	ldr	r3, [sp, #12]
 8001b64:	4699      	mov	r9, r3
 8001b66:	2400      	movs	r4, #0
 8001b68:	2200      	movs	r2, #0
 8001b6a:	4b49      	ldr	r3, [pc, #292]	@ (8001c90 <__aeabi_dmul+0x5c0>)
 8001b6c:	e60e      	b.n	800178c <__aeabi_dmul+0xbc>
 8001b6e:	4658      	mov	r0, fp
 8001b70:	2101      	movs	r1, #1
 8001b72:	1ac9      	subs	r1, r1, r3
 8001b74:	2938      	cmp	r1, #56	@ 0x38
 8001b76:	dd00      	ble.n	8001b7a <__aeabi_dmul+0x4aa>
 8001b78:	e62f      	b.n	80017da <__aeabi_dmul+0x10a>
 8001b7a:	291f      	cmp	r1, #31
 8001b7c:	dd56      	ble.n	8001c2c <__aeabi_dmul+0x55c>
 8001b7e:	221f      	movs	r2, #31
 8001b80:	4654      	mov	r4, sl
 8001b82:	4252      	negs	r2, r2
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	40dc      	lsrs	r4, r3
 8001b88:	2920      	cmp	r1, #32
 8001b8a:	d007      	beq.n	8001b9c <__aeabi_dmul+0x4cc>
 8001b8c:	4b41      	ldr	r3, [pc, #260]	@ (8001c94 <__aeabi_dmul+0x5c4>)
 8001b8e:	4642      	mov	r2, r8
 8001b90:	469c      	mov	ip, r3
 8001b92:	4653      	mov	r3, sl
 8001b94:	4460      	add	r0, ip
 8001b96:	4083      	lsls	r3, r0
 8001b98:	431a      	orrs	r2, r3
 8001b9a:	4690      	mov	r8, r2
 8001b9c:	4642      	mov	r2, r8
 8001b9e:	2107      	movs	r1, #7
 8001ba0:	1e53      	subs	r3, r2, #1
 8001ba2:	419a      	sbcs	r2, r3
 8001ba4:	000b      	movs	r3, r1
 8001ba6:	4322      	orrs	r2, r4
 8001ba8:	4013      	ands	r3, r2
 8001baa:	2400      	movs	r4, #0
 8001bac:	4211      	tst	r1, r2
 8001bae:	d009      	beq.n	8001bc4 <__aeabi_dmul+0x4f4>
 8001bb0:	230f      	movs	r3, #15
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	2b04      	cmp	r3, #4
 8001bb6:	d05d      	beq.n	8001c74 <__aeabi_dmul+0x5a4>
 8001bb8:	1d11      	adds	r1, r2, #4
 8001bba:	4291      	cmp	r1, r2
 8001bbc:	419b      	sbcs	r3, r3
 8001bbe:	000a      	movs	r2, r1
 8001bc0:	425b      	negs	r3, r3
 8001bc2:	075b      	lsls	r3, r3, #29
 8001bc4:	08d2      	lsrs	r2, r2, #3
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e5df      	b.n	800178c <__aeabi_dmul+0xbc>
 8001bcc:	9b03      	ldr	r3, [sp, #12]
 8001bce:	4699      	mov	r9, r3
 8001bd0:	e5fa      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001bd2:	9801      	ldr	r0, [sp, #4]
 8001bd4:	f7fe fc54 	bl	8000480 <__clzsi2>
 8001bd8:	0002      	movs	r2, r0
 8001bda:	0003      	movs	r3, r0
 8001bdc:	3215      	adds	r2, #21
 8001bde:	3320      	adds	r3, #32
 8001be0:	2a1c      	cmp	r2, #28
 8001be2:	dc00      	bgt.n	8001be6 <__aeabi_dmul+0x516>
 8001be4:	e738      	b.n	8001a58 <__aeabi_dmul+0x388>
 8001be6:	9a01      	ldr	r2, [sp, #4]
 8001be8:	3808      	subs	r0, #8
 8001bea:	4082      	lsls	r2, r0
 8001bec:	e73f      	b.n	8001a6e <__aeabi_dmul+0x39e>
 8001bee:	f7fe fc47 	bl	8000480 <__clzsi2>
 8001bf2:	2315      	movs	r3, #21
 8001bf4:	469c      	mov	ip, r3
 8001bf6:	4484      	add	ip, r0
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	4663      	mov	r3, ip
 8001bfc:	3220      	adds	r2, #32
 8001bfe:	2b1c      	cmp	r3, #28
 8001c00:	dc00      	bgt.n	8001c04 <__aeabi_dmul+0x534>
 8001c02:	e758      	b.n	8001ab6 <__aeabi_dmul+0x3e6>
 8001c04:	2300      	movs	r3, #0
 8001c06:	4698      	mov	r8, r3
 8001c08:	0023      	movs	r3, r4
 8001c0a:	3808      	subs	r0, #8
 8001c0c:	4083      	lsls	r3, r0
 8001c0e:	469a      	mov	sl, r3
 8001c10:	e762      	b.n	8001ad8 <__aeabi_dmul+0x408>
 8001c12:	001d      	movs	r5, r3
 8001c14:	2300      	movs	r3, #0
 8001c16:	2400      	movs	r4, #0
 8001c18:	2002      	movs	r0, #2
 8001c1a:	9301      	str	r3, [sp, #4]
 8001c1c:	e5a2      	b.n	8001764 <__aeabi_dmul+0x94>
 8001c1e:	9002      	str	r0, [sp, #8]
 8001c20:	e632      	b.n	8001888 <__aeabi_dmul+0x1b8>
 8001c22:	431c      	orrs	r4, r3
 8001c24:	9b00      	ldr	r3, [sp, #0]
 8001c26:	9a01      	ldr	r2, [sp, #4]
 8001c28:	4699      	mov	r9, r3
 8001c2a:	e5ae      	b.n	800178a <__aeabi_dmul+0xba>
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <__aeabi_dmul+0x5c8>)
 8001c2e:	4652      	mov	r2, sl
 8001c30:	18c3      	adds	r3, r0, r3
 8001c32:	4640      	mov	r0, r8
 8001c34:	409a      	lsls	r2, r3
 8001c36:	40c8      	lsrs	r0, r1
 8001c38:	4302      	orrs	r2, r0
 8001c3a:	4640      	mov	r0, r8
 8001c3c:	4098      	lsls	r0, r3
 8001c3e:	0003      	movs	r3, r0
 8001c40:	1e58      	subs	r0, r3, #1
 8001c42:	4183      	sbcs	r3, r0
 8001c44:	4654      	mov	r4, sl
 8001c46:	431a      	orrs	r2, r3
 8001c48:	40cc      	lsrs	r4, r1
 8001c4a:	0753      	lsls	r3, r2, #29
 8001c4c:	d009      	beq.n	8001c62 <__aeabi_dmul+0x592>
 8001c4e:	230f      	movs	r3, #15
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	d005      	beq.n	8001c62 <__aeabi_dmul+0x592>
 8001c56:	1d13      	adds	r3, r2, #4
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	4192      	sbcs	r2, r2
 8001c5c:	4252      	negs	r2, r2
 8001c5e:	18a4      	adds	r4, r4, r2
 8001c60:	001a      	movs	r2, r3
 8001c62:	0223      	lsls	r3, r4, #8
 8001c64:	d508      	bpl.n	8001c78 <__aeabi_dmul+0x5a8>
 8001c66:	2301      	movs	r3, #1
 8001c68:	2400      	movs	r4, #0
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	e58e      	b.n	800178c <__aeabi_dmul+0xbc>
 8001c6e:	4689      	mov	r9, r1
 8001c70:	2400      	movs	r4, #0
 8001c72:	e58b      	b.n	800178c <__aeabi_dmul+0xbc>
 8001c74:	2300      	movs	r3, #0
 8001c76:	e7a5      	b.n	8001bc4 <__aeabi_dmul+0x4f4>
 8001c78:	0763      	lsls	r3, r4, #29
 8001c7a:	0264      	lsls	r4, r4, #9
 8001c7c:	0b24      	lsrs	r4, r4, #12
 8001c7e:	e7a1      	b.n	8001bc4 <__aeabi_dmul+0x4f4>
 8001c80:	9b00      	ldr	r3, [sp, #0]
 8001c82:	46a2      	mov	sl, r4
 8001c84:	4699      	mov	r9, r3
 8001c86:	9b01      	ldr	r3, [sp, #4]
 8001c88:	4698      	mov	r8, r3
 8001c8a:	e737      	b.n	8001afc <__aeabi_dmul+0x42c>
 8001c8c:	fffffc0d 	.word	0xfffffc0d
 8001c90:	000007ff 	.word	0x000007ff
 8001c94:	0000043e 	.word	0x0000043e
 8001c98:	0000041e 	.word	0x0000041e

08001c9c <__aeabi_dsub>:
 8001c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c9e:	4657      	mov	r7, sl
 8001ca0:	464e      	mov	r6, r9
 8001ca2:	4645      	mov	r5, r8
 8001ca4:	46de      	mov	lr, fp
 8001ca6:	b5e0      	push	{r5, r6, r7, lr}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	9000      	str	r0, [sp, #0]
 8001cac:	9101      	str	r1, [sp, #4]
 8001cae:	030c      	lsls	r4, r1, #12
 8001cb0:	004d      	lsls	r5, r1, #1
 8001cb2:	0fce      	lsrs	r6, r1, #31
 8001cb4:	0a61      	lsrs	r1, r4, #9
 8001cb6:	9c00      	ldr	r4, [sp, #0]
 8001cb8:	005f      	lsls	r7, r3, #1
 8001cba:	0f64      	lsrs	r4, r4, #29
 8001cbc:	430c      	orrs	r4, r1
 8001cbe:	9900      	ldr	r1, [sp, #0]
 8001cc0:	9200      	str	r2, [sp, #0]
 8001cc2:	9301      	str	r3, [sp, #4]
 8001cc4:	00c8      	lsls	r0, r1, #3
 8001cc6:	0319      	lsls	r1, r3, #12
 8001cc8:	0d7b      	lsrs	r3, r7, #21
 8001cca:	4699      	mov	r9, r3
 8001ccc:	9b01      	ldr	r3, [sp, #4]
 8001cce:	4fcc      	ldr	r7, [pc, #816]	@ (8002000 <__aeabi_dsub+0x364>)
 8001cd0:	0fdb      	lsrs	r3, r3, #31
 8001cd2:	469c      	mov	ip, r3
 8001cd4:	0a4b      	lsrs	r3, r1, #9
 8001cd6:	9900      	ldr	r1, [sp, #0]
 8001cd8:	4680      	mov	r8, r0
 8001cda:	0f49      	lsrs	r1, r1, #29
 8001cdc:	4319      	orrs	r1, r3
 8001cde:	9b00      	ldr	r3, [sp, #0]
 8001ce0:	468b      	mov	fp, r1
 8001ce2:	00da      	lsls	r2, r3, #3
 8001ce4:	4692      	mov	sl, r2
 8001ce6:	0d6d      	lsrs	r5, r5, #21
 8001ce8:	45b9      	cmp	r9, r7
 8001cea:	d100      	bne.n	8001cee <__aeabi_dsub+0x52>
 8001cec:	e0bf      	b.n	8001e6e <__aeabi_dsub+0x1d2>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	4661      	mov	r1, ip
 8001cf2:	4059      	eors	r1, r3
 8001cf4:	464b      	mov	r3, r9
 8001cf6:	468c      	mov	ip, r1
 8001cf8:	1aeb      	subs	r3, r5, r3
 8001cfa:	428e      	cmp	r6, r1
 8001cfc:	d075      	beq.n	8001dea <__aeabi_dsub+0x14e>
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	dc00      	bgt.n	8001d04 <__aeabi_dsub+0x68>
 8001d02:	e2a3      	b.n	800224c <__aeabi_dsub+0x5b0>
 8001d04:	4649      	mov	r1, r9
 8001d06:	2900      	cmp	r1, #0
 8001d08:	d100      	bne.n	8001d0c <__aeabi_dsub+0x70>
 8001d0a:	e0ce      	b.n	8001eaa <__aeabi_dsub+0x20e>
 8001d0c:	42bd      	cmp	r5, r7
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x76>
 8001d10:	e200      	b.n	8002114 <__aeabi_dsub+0x478>
 8001d12:	2701      	movs	r7, #1
 8001d14:	2b38      	cmp	r3, #56	@ 0x38
 8001d16:	dc19      	bgt.n	8001d4c <__aeabi_dsub+0xb0>
 8001d18:	2780      	movs	r7, #128	@ 0x80
 8001d1a:	4659      	mov	r1, fp
 8001d1c:	043f      	lsls	r7, r7, #16
 8001d1e:	4339      	orrs	r1, r7
 8001d20:	468b      	mov	fp, r1
 8001d22:	2b1f      	cmp	r3, #31
 8001d24:	dd00      	ble.n	8001d28 <__aeabi_dsub+0x8c>
 8001d26:	e1fa      	b.n	800211e <__aeabi_dsub+0x482>
 8001d28:	2720      	movs	r7, #32
 8001d2a:	1af9      	subs	r1, r7, r3
 8001d2c:	468c      	mov	ip, r1
 8001d2e:	4659      	mov	r1, fp
 8001d30:	4667      	mov	r7, ip
 8001d32:	40b9      	lsls	r1, r7
 8001d34:	000f      	movs	r7, r1
 8001d36:	0011      	movs	r1, r2
 8001d38:	40d9      	lsrs	r1, r3
 8001d3a:	430f      	orrs	r7, r1
 8001d3c:	4661      	mov	r1, ip
 8001d3e:	408a      	lsls	r2, r1
 8001d40:	1e51      	subs	r1, r2, #1
 8001d42:	418a      	sbcs	r2, r1
 8001d44:	4659      	mov	r1, fp
 8001d46:	40d9      	lsrs	r1, r3
 8001d48:	4317      	orrs	r7, r2
 8001d4a:	1a64      	subs	r4, r4, r1
 8001d4c:	1bc7      	subs	r7, r0, r7
 8001d4e:	42b8      	cmp	r0, r7
 8001d50:	4180      	sbcs	r0, r0
 8001d52:	4240      	negs	r0, r0
 8001d54:	1a24      	subs	r4, r4, r0
 8001d56:	0223      	lsls	r3, r4, #8
 8001d58:	d400      	bmi.n	8001d5c <__aeabi_dsub+0xc0>
 8001d5a:	e140      	b.n	8001fde <__aeabi_dsub+0x342>
 8001d5c:	0264      	lsls	r4, r4, #9
 8001d5e:	0a64      	lsrs	r4, r4, #9
 8001d60:	2c00      	cmp	r4, #0
 8001d62:	d100      	bne.n	8001d66 <__aeabi_dsub+0xca>
 8001d64:	e154      	b.n	8002010 <__aeabi_dsub+0x374>
 8001d66:	0020      	movs	r0, r4
 8001d68:	f7fe fb8a 	bl	8000480 <__clzsi2>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	3b08      	subs	r3, #8
 8001d70:	2120      	movs	r1, #32
 8001d72:	0038      	movs	r0, r7
 8001d74:	1aca      	subs	r2, r1, r3
 8001d76:	40d0      	lsrs	r0, r2
 8001d78:	409c      	lsls	r4, r3
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	409f      	lsls	r7, r3
 8001d7e:	4322      	orrs	r2, r4
 8001d80:	429d      	cmp	r5, r3
 8001d82:	dd00      	ble.n	8001d86 <__aeabi_dsub+0xea>
 8001d84:	e1a6      	b.n	80020d4 <__aeabi_dsub+0x438>
 8001d86:	1b58      	subs	r0, r3, r5
 8001d88:	3001      	adds	r0, #1
 8001d8a:	1a09      	subs	r1, r1, r0
 8001d8c:	003c      	movs	r4, r7
 8001d8e:	408f      	lsls	r7, r1
 8001d90:	40c4      	lsrs	r4, r0
 8001d92:	1e7b      	subs	r3, r7, #1
 8001d94:	419f      	sbcs	r7, r3
 8001d96:	0013      	movs	r3, r2
 8001d98:	408b      	lsls	r3, r1
 8001d9a:	4327      	orrs	r7, r4
 8001d9c:	431f      	orrs	r7, r3
 8001d9e:	40c2      	lsrs	r2, r0
 8001da0:	003b      	movs	r3, r7
 8001da2:	0014      	movs	r4, r2
 8001da4:	2500      	movs	r5, #0
 8001da6:	4313      	orrs	r3, r2
 8001da8:	d100      	bne.n	8001dac <__aeabi_dsub+0x110>
 8001daa:	e1f7      	b.n	800219c <__aeabi_dsub+0x500>
 8001dac:	077b      	lsls	r3, r7, #29
 8001dae:	d100      	bne.n	8001db2 <__aeabi_dsub+0x116>
 8001db0:	e377      	b.n	80024a2 <__aeabi_dsub+0x806>
 8001db2:	230f      	movs	r3, #15
 8001db4:	0038      	movs	r0, r7
 8001db6:	403b      	ands	r3, r7
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	d004      	beq.n	8001dc6 <__aeabi_dsub+0x12a>
 8001dbc:	1d38      	adds	r0, r7, #4
 8001dbe:	42b8      	cmp	r0, r7
 8001dc0:	41bf      	sbcs	r7, r7
 8001dc2:	427f      	negs	r7, r7
 8001dc4:	19e4      	adds	r4, r4, r7
 8001dc6:	0223      	lsls	r3, r4, #8
 8001dc8:	d400      	bmi.n	8001dcc <__aeabi_dsub+0x130>
 8001dca:	e368      	b.n	800249e <__aeabi_dsub+0x802>
 8001dcc:	4b8c      	ldr	r3, [pc, #560]	@ (8002000 <__aeabi_dsub+0x364>)
 8001dce:	3501      	adds	r5, #1
 8001dd0:	429d      	cmp	r5, r3
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x13a>
 8001dd4:	e0f4      	b.n	8001fc0 <__aeabi_dsub+0x324>
 8001dd6:	4b8b      	ldr	r3, [pc, #556]	@ (8002004 <__aeabi_dsub+0x368>)
 8001dd8:	056d      	lsls	r5, r5, #21
 8001dda:	401c      	ands	r4, r3
 8001ddc:	0d6d      	lsrs	r5, r5, #21
 8001dde:	0767      	lsls	r7, r4, #29
 8001de0:	08c0      	lsrs	r0, r0, #3
 8001de2:	0264      	lsls	r4, r4, #9
 8001de4:	4307      	orrs	r7, r0
 8001de6:	0b24      	lsrs	r4, r4, #12
 8001de8:	e0ec      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	dc00      	bgt.n	8001df0 <__aeabi_dsub+0x154>
 8001dee:	e329      	b.n	8002444 <__aeabi_dsub+0x7a8>
 8001df0:	4649      	mov	r1, r9
 8001df2:	2900      	cmp	r1, #0
 8001df4:	d000      	beq.n	8001df8 <__aeabi_dsub+0x15c>
 8001df6:	e0d6      	b.n	8001fa6 <__aeabi_dsub+0x30a>
 8001df8:	4659      	mov	r1, fp
 8001dfa:	4311      	orrs	r1, r2
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dsub+0x164>
 8001dfe:	e12e      	b.n	800205e <__aeabi_dsub+0x3c2>
 8001e00:	1e59      	subs	r1, r3, #1
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x16c>
 8001e06:	e1e6      	b.n	80021d6 <__aeabi_dsub+0x53a>
 8001e08:	42bb      	cmp	r3, r7
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x172>
 8001e0c:	e182      	b.n	8002114 <__aeabi_dsub+0x478>
 8001e0e:	2701      	movs	r7, #1
 8001e10:	000b      	movs	r3, r1
 8001e12:	2938      	cmp	r1, #56	@ 0x38
 8001e14:	dc14      	bgt.n	8001e40 <__aeabi_dsub+0x1a4>
 8001e16:	2b1f      	cmp	r3, #31
 8001e18:	dd00      	ble.n	8001e1c <__aeabi_dsub+0x180>
 8001e1a:	e23c      	b.n	8002296 <__aeabi_dsub+0x5fa>
 8001e1c:	2720      	movs	r7, #32
 8001e1e:	1af9      	subs	r1, r7, r3
 8001e20:	468c      	mov	ip, r1
 8001e22:	4659      	mov	r1, fp
 8001e24:	4667      	mov	r7, ip
 8001e26:	40b9      	lsls	r1, r7
 8001e28:	000f      	movs	r7, r1
 8001e2a:	0011      	movs	r1, r2
 8001e2c:	40d9      	lsrs	r1, r3
 8001e2e:	430f      	orrs	r7, r1
 8001e30:	4661      	mov	r1, ip
 8001e32:	408a      	lsls	r2, r1
 8001e34:	1e51      	subs	r1, r2, #1
 8001e36:	418a      	sbcs	r2, r1
 8001e38:	4659      	mov	r1, fp
 8001e3a:	40d9      	lsrs	r1, r3
 8001e3c:	4317      	orrs	r7, r2
 8001e3e:	1864      	adds	r4, r4, r1
 8001e40:	183f      	adds	r7, r7, r0
 8001e42:	4287      	cmp	r7, r0
 8001e44:	4180      	sbcs	r0, r0
 8001e46:	4240      	negs	r0, r0
 8001e48:	1824      	adds	r4, r4, r0
 8001e4a:	0223      	lsls	r3, r4, #8
 8001e4c:	d400      	bmi.n	8001e50 <__aeabi_dsub+0x1b4>
 8001e4e:	e0c6      	b.n	8001fde <__aeabi_dsub+0x342>
 8001e50:	4b6b      	ldr	r3, [pc, #428]	@ (8002000 <__aeabi_dsub+0x364>)
 8001e52:	3501      	adds	r5, #1
 8001e54:	429d      	cmp	r5, r3
 8001e56:	d100      	bne.n	8001e5a <__aeabi_dsub+0x1be>
 8001e58:	e0b2      	b.n	8001fc0 <__aeabi_dsub+0x324>
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	4b69      	ldr	r3, [pc, #420]	@ (8002004 <__aeabi_dsub+0x368>)
 8001e5e:	087a      	lsrs	r2, r7, #1
 8001e60:	401c      	ands	r4, r3
 8001e62:	4039      	ands	r1, r7
 8001e64:	430a      	orrs	r2, r1
 8001e66:	07e7      	lsls	r7, r4, #31
 8001e68:	4317      	orrs	r7, r2
 8001e6a:	0864      	lsrs	r4, r4, #1
 8001e6c:	e79e      	b.n	8001dac <__aeabi_dsub+0x110>
 8001e6e:	4b66      	ldr	r3, [pc, #408]	@ (8002008 <__aeabi_dsub+0x36c>)
 8001e70:	4311      	orrs	r1, r2
 8001e72:	468a      	mov	sl, r1
 8001e74:	18eb      	adds	r3, r5, r3
 8001e76:	2900      	cmp	r1, #0
 8001e78:	d028      	beq.n	8001ecc <__aeabi_dsub+0x230>
 8001e7a:	4566      	cmp	r6, ip
 8001e7c:	d02c      	beq.n	8001ed8 <__aeabi_dsub+0x23c>
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d05b      	beq.n	8001f3a <__aeabi_dsub+0x29e>
 8001e82:	2d00      	cmp	r5, #0
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dsub+0x1ec>
 8001e86:	e12c      	b.n	80020e2 <__aeabi_dsub+0x446>
 8001e88:	465b      	mov	r3, fp
 8001e8a:	4666      	mov	r6, ip
 8001e8c:	075f      	lsls	r7, r3, #29
 8001e8e:	08d2      	lsrs	r2, r2, #3
 8001e90:	4317      	orrs	r7, r2
 8001e92:	08dd      	lsrs	r5, r3, #3
 8001e94:	003b      	movs	r3, r7
 8001e96:	432b      	orrs	r3, r5
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x200>
 8001e9a:	e0e2      	b.n	8002062 <__aeabi_dsub+0x3c6>
 8001e9c:	2480      	movs	r4, #128	@ 0x80
 8001e9e:	0324      	lsls	r4, r4, #12
 8001ea0:	432c      	orrs	r4, r5
 8001ea2:	0324      	lsls	r4, r4, #12
 8001ea4:	4d56      	ldr	r5, [pc, #344]	@ (8002000 <__aeabi_dsub+0x364>)
 8001ea6:	0b24      	lsrs	r4, r4, #12
 8001ea8:	e08c      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8001eaa:	4659      	mov	r1, fp
 8001eac:	4311      	orrs	r1, r2
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_dsub+0x216>
 8001eb0:	e0d5      	b.n	800205e <__aeabi_dsub+0x3c2>
 8001eb2:	1e59      	subs	r1, r3, #1
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dsub+0x21e>
 8001eb8:	e1b9      	b.n	800222e <__aeabi_dsub+0x592>
 8001eba:	42bb      	cmp	r3, r7
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_dsub+0x224>
 8001ebe:	e1b1      	b.n	8002224 <__aeabi_dsub+0x588>
 8001ec0:	2701      	movs	r7, #1
 8001ec2:	000b      	movs	r3, r1
 8001ec4:	2938      	cmp	r1, #56	@ 0x38
 8001ec6:	dd00      	ble.n	8001eca <__aeabi_dsub+0x22e>
 8001ec8:	e740      	b.n	8001d4c <__aeabi_dsub+0xb0>
 8001eca:	e72a      	b.n	8001d22 <__aeabi_dsub+0x86>
 8001ecc:	4661      	mov	r1, ip
 8001ece:	2701      	movs	r7, #1
 8001ed0:	4079      	eors	r1, r7
 8001ed2:	468c      	mov	ip, r1
 8001ed4:	4566      	cmp	r6, ip
 8001ed6:	d1d2      	bne.n	8001e7e <__aeabi_dsub+0x1e2>
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x242>
 8001edc:	e0c5      	b.n	800206a <__aeabi_dsub+0x3ce>
 8001ede:	2d00      	cmp	r5, #0
 8001ee0:	d000      	beq.n	8001ee4 <__aeabi_dsub+0x248>
 8001ee2:	e155      	b.n	8002190 <__aeabi_dsub+0x4f4>
 8001ee4:	464b      	mov	r3, r9
 8001ee6:	0025      	movs	r5, r4
 8001ee8:	4305      	orrs	r5, r0
 8001eea:	d100      	bne.n	8001eee <__aeabi_dsub+0x252>
 8001eec:	e212      	b.n	8002314 <__aeabi_dsub+0x678>
 8001eee:	1e59      	subs	r1, r3, #1
 8001ef0:	468c      	mov	ip, r1
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d100      	bne.n	8001ef8 <__aeabi_dsub+0x25c>
 8001ef6:	e249      	b.n	800238c <__aeabi_dsub+0x6f0>
 8001ef8:	4d41      	ldr	r5, [pc, #260]	@ (8002000 <__aeabi_dsub+0x364>)
 8001efa:	42ab      	cmp	r3, r5
 8001efc:	d100      	bne.n	8001f00 <__aeabi_dsub+0x264>
 8001efe:	e28f      	b.n	8002420 <__aeabi_dsub+0x784>
 8001f00:	2701      	movs	r7, #1
 8001f02:	2938      	cmp	r1, #56	@ 0x38
 8001f04:	dc11      	bgt.n	8001f2a <__aeabi_dsub+0x28e>
 8001f06:	4663      	mov	r3, ip
 8001f08:	2b1f      	cmp	r3, #31
 8001f0a:	dd00      	ble.n	8001f0e <__aeabi_dsub+0x272>
 8001f0c:	e25b      	b.n	80023c6 <__aeabi_dsub+0x72a>
 8001f0e:	4661      	mov	r1, ip
 8001f10:	2320      	movs	r3, #32
 8001f12:	0027      	movs	r7, r4
 8001f14:	1a5b      	subs	r3, r3, r1
 8001f16:	0005      	movs	r5, r0
 8001f18:	4098      	lsls	r0, r3
 8001f1a:	409f      	lsls	r7, r3
 8001f1c:	40cd      	lsrs	r5, r1
 8001f1e:	1e43      	subs	r3, r0, #1
 8001f20:	4198      	sbcs	r0, r3
 8001f22:	40cc      	lsrs	r4, r1
 8001f24:	432f      	orrs	r7, r5
 8001f26:	4307      	orrs	r7, r0
 8001f28:	44a3      	add	fp, r4
 8001f2a:	18bf      	adds	r7, r7, r2
 8001f2c:	4297      	cmp	r7, r2
 8001f2e:	4192      	sbcs	r2, r2
 8001f30:	4252      	negs	r2, r2
 8001f32:	445a      	add	r2, fp
 8001f34:	0014      	movs	r4, r2
 8001f36:	464d      	mov	r5, r9
 8001f38:	e787      	b.n	8001e4a <__aeabi_dsub+0x1ae>
 8001f3a:	4f34      	ldr	r7, [pc, #208]	@ (800200c <__aeabi_dsub+0x370>)
 8001f3c:	1c6b      	adds	r3, r5, #1
 8001f3e:	423b      	tst	r3, r7
 8001f40:	d000      	beq.n	8001f44 <__aeabi_dsub+0x2a8>
 8001f42:	e0b6      	b.n	80020b2 <__aeabi_dsub+0x416>
 8001f44:	4659      	mov	r1, fp
 8001f46:	0023      	movs	r3, r4
 8001f48:	4311      	orrs	r1, r2
 8001f4a:	000f      	movs	r7, r1
 8001f4c:	4303      	orrs	r3, r0
 8001f4e:	2d00      	cmp	r5, #0
 8001f50:	d000      	beq.n	8001f54 <__aeabi_dsub+0x2b8>
 8001f52:	e126      	b.n	80021a2 <__aeabi_dsub+0x506>
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d100      	bne.n	8001f5a <__aeabi_dsub+0x2be>
 8001f58:	e1c0      	b.n	80022dc <__aeabi_dsub+0x640>
 8001f5a:	2900      	cmp	r1, #0
 8001f5c:	d100      	bne.n	8001f60 <__aeabi_dsub+0x2c4>
 8001f5e:	e0a1      	b.n	80020a4 <__aeabi_dsub+0x408>
 8001f60:	1a83      	subs	r3, r0, r2
 8001f62:	4698      	mov	r8, r3
 8001f64:	465b      	mov	r3, fp
 8001f66:	4540      	cmp	r0, r8
 8001f68:	41ad      	sbcs	r5, r5
 8001f6a:	1ae3      	subs	r3, r4, r3
 8001f6c:	426d      	negs	r5, r5
 8001f6e:	1b5b      	subs	r3, r3, r5
 8001f70:	2580      	movs	r5, #128	@ 0x80
 8001f72:	042d      	lsls	r5, r5, #16
 8001f74:	422b      	tst	r3, r5
 8001f76:	d100      	bne.n	8001f7a <__aeabi_dsub+0x2de>
 8001f78:	e14b      	b.n	8002212 <__aeabi_dsub+0x576>
 8001f7a:	465b      	mov	r3, fp
 8001f7c:	1a10      	subs	r0, r2, r0
 8001f7e:	4282      	cmp	r2, r0
 8001f80:	4192      	sbcs	r2, r2
 8001f82:	1b1c      	subs	r4, r3, r4
 8001f84:	0007      	movs	r7, r0
 8001f86:	2601      	movs	r6, #1
 8001f88:	4663      	mov	r3, ip
 8001f8a:	4252      	negs	r2, r2
 8001f8c:	1aa4      	subs	r4, r4, r2
 8001f8e:	4327      	orrs	r7, r4
 8001f90:	401e      	ands	r6, r3
 8001f92:	2f00      	cmp	r7, #0
 8001f94:	d100      	bne.n	8001f98 <__aeabi_dsub+0x2fc>
 8001f96:	e142      	b.n	800221e <__aeabi_dsub+0x582>
 8001f98:	422c      	tst	r4, r5
 8001f9a:	d100      	bne.n	8001f9e <__aeabi_dsub+0x302>
 8001f9c:	e26d      	b.n	800247a <__aeabi_dsub+0x7de>
 8001f9e:	4b19      	ldr	r3, [pc, #100]	@ (8002004 <__aeabi_dsub+0x368>)
 8001fa0:	2501      	movs	r5, #1
 8001fa2:	401c      	ands	r4, r3
 8001fa4:	e71b      	b.n	8001dde <__aeabi_dsub+0x142>
 8001fa6:	42bd      	cmp	r5, r7
 8001fa8:	d100      	bne.n	8001fac <__aeabi_dsub+0x310>
 8001faa:	e13b      	b.n	8002224 <__aeabi_dsub+0x588>
 8001fac:	2701      	movs	r7, #1
 8001fae:	2b38      	cmp	r3, #56	@ 0x38
 8001fb0:	dd00      	ble.n	8001fb4 <__aeabi_dsub+0x318>
 8001fb2:	e745      	b.n	8001e40 <__aeabi_dsub+0x1a4>
 8001fb4:	2780      	movs	r7, #128	@ 0x80
 8001fb6:	4659      	mov	r1, fp
 8001fb8:	043f      	lsls	r7, r7, #16
 8001fba:	4339      	orrs	r1, r7
 8001fbc:	468b      	mov	fp, r1
 8001fbe:	e72a      	b.n	8001e16 <__aeabi_dsub+0x17a>
 8001fc0:	2400      	movs	r4, #0
 8001fc2:	2700      	movs	r7, #0
 8001fc4:	052d      	lsls	r5, r5, #20
 8001fc6:	4325      	orrs	r5, r4
 8001fc8:	07f6      	lsls	r6, r6, #31
 8001fca:	4335      	orrs	r5, r6
 8001fcc:	0038      	movs	r0, r7
 8001fce:	0029      	movs	r1, r5
 8001fd0:	b003      	add	sp, #12
 8001fd2:	bcf0      	pop	{r4, r5, r6, r7}
 8001fd4:	46bb      	mov	fp, r7
 8001fd6:	46b2      	mov	sl, r6
 8001fd8:	46a9      	mov	r9, r5
 8001fda:	46a0      	mov	r8, r4
 8001fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fde:	077b      	lsls	r3, r7, #29
 8001fe0:	d004      	beq.n	8001fec <__aeabi_dsub+0x350>
 8001fe2:	230f      	movs	r3, #15
 8001fe4:	403b      	ands	r3, r7
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d000      	beq.n	8001fec <__aeabi_dsub+0x350>
 8001fea:	e6e7      	b.n	8001dbc <__aeabi_dsub+0x120>
 8001fec:	002b      	movs	r3, r5
 8001fee:	08f8      	lsrs	r0, r7, #3
 8001ff0:	4a03      	ldr	r2, [pc, #12]	@ (8002000 <__aeabi_dsub+0x364>)
 8001ff2:	0767      	lsls	r7, r4, #29
 8001ff4:	4307      	orrs	r7, r0
 8001ff6:	08e5      	lsrs	r5, r4, #3
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d100      	bne.n	8001ffe <__aeabi_dsub+0x362>
 8001ffc:	e74a      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8001ffe:	e0a5      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002000:	000007ff 	.word	0x000007ff
 8002004:	ff7fffff 	.word	0xff7fffff
 8002008:	fffff801 	.word	0xfffff801
 800200c:	000007fe 	.word	0x000007fe
 8002010:	0038      	movs	r0, r7
 8002012:	f7fe fa35 	bl	8000480 <__clzsi2>
 8002016:	0003      	movs	r3, r0
 8002018:	3318      	adds	r3, #24
 800201a:	2b1f      	cmp	r3, #31
 800201c:	dc00      	bgt.n	8002020 <__aeabi_dsub+0x384>
 800201e:	e6a7      	b.n	8001d70 <__aeabi_dsub+0xd4>
 8002020:	003a      	movs	r2, r7
 8002022:	3808      	subs	r0, #8
 8002024:	4082      	lsls	r2, r0
 8002026:	429d      	cmp	r5, r3
 8002028:	dd00      	ble.n	800202c <__aeabi_dsub+0x390>
 800202a:	e08a      	b.n	8002142 <__aeabi_dsub+0x4a6>
 800202c:	1b5b      	subs	r3, r3, r5
 800202e:	1c58      	adds	r0, r3, #1
 8002030:	281f      	cmp	r0, #31
 8002032:	dc00      	bgt.n	8002036 <__aeabi_dsub+0x39a>
 8002034:	e1d8      	b.n	80023e8 <__aeabi_dsub+0x74c>
 8002036:	0017      	movs	r7, r2
 8002038:	3b1f      	subs	r3, #31
 800203a:	40df      	lsrs	r7, r3
 800203c:	2820      	cmp	r0, #32
 800203e:	d005      	beq.n	800204c <__aeabi_dsub+0x3b0>
 8002040:	2340      	movs	r3, #64	@ 0x40
 8002042:	1a1b      	subs	r3, r3, r0
 8002044:	409a      	lsls	r2, r3
 8002046:	1e53      	subs	r3, r2, #1
 8002048:	419a      	sbcs	r2, r3
 800204a:	4317      	orrs	r7, r2
 800204c:	2500      	movs	r5, #0
 800204e:	2f00      	cmp	r7, #0
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x3b8>
 8002052:	e0e5      	b.n	8002220 <__aeabi_dsub+0x584>
 8002054:	077b      	lsls	r3, r7, #29
 8002056:	d000      	beq.n	800205a <__aeabi_dsub+0x3be>
 8002058:	e6ab      	b.n	8001db2 <__aeabi_dsub+0x116>
 800205a:	002c      	movs	r4, r5
 800205c:	e7c6      	b.n	8001fec <__aeabi_dsub+0x350>
 800205e:	08c0      	lsrs	r0, r0, #3
 8002060:	e7c6      	b.n	8001ff0 <__aeabi_dsub+0x354>
 8002062:	2700      	movs	r7, #0
 8002064:	2400      	movs	r4, #0
 8002066:	4dd1      	ldr	r5, [pc, #836]	@ (80023ac <__aeabi_dsub+0x710>)
 8002068:	e7ac      	b.n	8001fc4 <__aeabi_dsub+0x328>
 800206a:	4fd1      	ldr	r7, [pc, #836]	@ (80023b0 <__aeabi_dsub+0x714>)
 800206c:	1c6b      	adds	r3, r5, #1
 800206e:	423b      	tst	r3, r7
 8002070:	d171      	bne.n	8002156 <__aeabi_dsub+0x4ba>
 8002072:	0023      	movs	r3, r4
 8002074:	4303      	orrs	r3, r0
 8002076:	2d00      	cmp	r5, #0
 8002078:	d000      	beq.n	800207c <__aeabi_dsub+0x3e0>
 800207a:	e14e      	b.n	800231a <__aeabi_dsub+0x67e>
 800207c:	4657      	mov	r7, sl
 800207e:	2b00      	cmp	r3, #0
 8002080:	d100      	bne.n	8002084 <__aeabi_dsub+0x3e8>
 8002082:	e1b5      	b.n	80023f0 <__aeabi_dsub+0x754>
 8002084:	2f00      	cmp	r7, #0
 8002086:	d00d      	beq.n	80020a4 <__aeabi_dsub+0x408>
 8002088:	1883      	adds	r3, r0, r2
 800208a:	4283      	cmp	r3, r0
 800208c:	4180      	sbcs	r0, r0
 800208e:	445c      	add	r4, fp
 8002090:	4240      	negs	r0, r0
 8002092:	1824      	adds	r4, r4, r0
 8002094:	0222      	lsls	r2, r4, #8
 8002096:	d500      	bpl.n	800209a <__aeabi_dsub+0x3fe>
 8002098:	e1c8      	b.n	800242c <__aeabi_dsub+0x790>
 800209a:	001f      	movs	r7, r3
 800209c:	4698      	mov	r8, r3
 800209e:	4327      	orrs	r7, r4
 80020a0:	d100      	bne.n	80020a4 <__aeabi_dsub+0x408>
 80020a2:	e0bc      	b.n	800221e <__aeabi_dsub+0x582>
 80020a4:	4643      	mov	r3, r8
 80020a6:	0767      	lsls	r7, r4, #29
 80020a8:	08db      	lsrs	r3, r3, #3
 80020aa:	431f      	orrs	r7, r3
 80020ac:	08e5      	lsrs	r5, r4, #3
 80020ae:	2300      	movs	r3, #0
 80020b0:	e04c      	b.n	800214c <__aeabi_dsub+0x4b0>
 80020b2:	1a83      	subs	r3, r0, r2
 80020b4:	4698      	mov	r8, r3
 80020b6:	465b      	mov	r3, fp
 80020b8:	4540      	cmp	r0, r8
 80020ba:	41bf      	sbcs	r7, r7
 80020bc:	1ae3      	subs	r3, r4, r3
 80020be:	427f      	negs	r7, r7
 80020c0:	1bdb      	subs	r3, r3, r7
 80020c2:	021f      	lsls	r7, r3, #8
 80020c4:	d47c      	bmi.n	80021c0 <__aeabi_dsub+0x524>
 80020c6:	4647      	mov	r7, r8
 80020c8:	431f      	orrs	r7, r3
 80020ca:	d100      	bne.n	80020ce <__aeabi_dsub+0x432>
 80020cc:	e0a6      	b.n	800221c <__aeabi_dsub+0x580>
 80020ce:	001c      	movs	r4, r3
 80020d0:	4647      	mov	r7, r8
 80020d2:	e645      	b.n	8001d60 <__aeabi_dsub+0xc4>
 80020d4:	4cb7      	ldr	r4, [pc, #732]	@ (80023b4 <__aeabi_dsub+0x718>)
 80020d6:	1aed      	subs	r5, r5, r3
 80020d8:	4014      	ands	r4, r2
 80020da:	077b      	lsls	r3, r7, #29
 80020dc:	d000      	beq.n	80020e0 <__aeabi_dsub+0x444>
 80020de:	e780      	b.n	8001fe2 <__aeabi_dsub+0x346>
 80020e0:	e784      	b.n	8001fec <__aeabi_dsub+0x350>
 80020e2:	464b      	mov	r3, r9
 80020e4:	0025      	movs	r5, r4
 80020e6:	4305      	orrs	r5, r0
 80020e8:	d066      	beq.n	80021b8 <__aeabi_dsub+0x51c>
 80020ea:	1e5f      	subs	r7, r3, #1
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x456>
 80020f0:	e0fc      	b.n	80022ec <__aeabi_dsub+0x650>
 80020f2:	4dae      	ldr	r5, [pc, #696]	@ (80023ac <__aeabi_dsub+0x710>)
 80020f4:	42ab      	cmp	r3, r5
 80020f6:	d100      	bne.n	80020fa <__aeabi_dsub+0x45e>
 80020f8:	e15e      	b.n	80023b8 <__aeabi_dsub+0x71c>
 80020fa:	4666      	mov	r6, ip
 80020fc:	2f38      	cmp	r7, #56	@ 0x38
 80020fe:	dc00      	bgt.n	8002102 <__aeabi_dsub+0x466>
 8002100:	e0b4      	b.n	800226c <__aeabi_dsub+0x5d0>
 8002102:	2001      	movs	r0, #1
 8002104:	1a17      	subs	r7, r2, r0
 8002106:	42ba      	cmp	r2, r7
 8002108:	4192      	sbcs	r2, r2
 800210a:	465b      	mov	r3, fp
 800210c:	4252      	negs	r2, r2
 800210e:	464d      	mov	r5, r9
 8002110:	1a9c      	subs	r4, r3, r2
 8002112:	e620      	b.n	8001d56 <__aeabi_dsub+0xba>
 8002114:	0767      	lsls	r7, r4, #29
 8002116:	08c0      	lsrs	r0, r0, #3
 8002118:	4307      	orrs	r7, r0
 800211a:	08e5      	lsrs	r5, r4, #3
 800211c:	e6ba      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800211e:	001f      	movs	r7, r3
 8002120:	4659      	mov	r1, fp
 8002122:	3f20      	subs	r7, #32
 8002124:	40f9      	lsrs	r1, r7
 8002126:	000f      	movs	r7, r1
 8002128:	2b20      	cmp	r3, #32
 800212a:	d005      	beq.n	8002138 <__aeabi_dsub+0x49c>
 800212c:	2140      	movs	r1, #64	@ 0x40
 800212e:	1acb      	subs	r3, r1, r3
 8002130:	4659      	mov	r1, fp
 8002132:	4099      	lsls	r1, r3
 8002134:	430a      	orrs	r2, r1
 8002136:	4692      	mov	sl, r2
 8002138:	4653      	mov	r3, sl
 800213a:	1e5a      	subs	r2, r3, #1
 800213c:	4193      	sbcs	r3, r2
 800213e:	431f      	orrs	r7, r3
 8002140:	e604      	b.n	8001d4c <__aeabi_dsub+0xb0>
 8002142:	1aeb      	subs	r3, r5, r3
 8002144:	4d9b      	ldr	r5, [pc, #620]	@ (80023b4 <__aeabi_dsub+0x718>)
 8002146:	4015      	ands	r5, r2
 8002148:	076f      	lsls	r7, r5, #29
 800214a:	08ed      	lsrs	r5, r5, #3
 800214c:	032c      	lsls	r4, r5, #12
 800214e:	055d      	lsls	r5, r3, #21
 8002150:	0b24      	lsrs	r4, r4, #12
 8002152:	0d6d      	lsrs	r5, r5, #21
 8002154:	e736      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8002156:	4d95      	ldr	r5, [pc, #596]	@ (80023ac <__aeabi_dsub+0x710>)
 8002158:	42ab      	cmp	r3, r5
 800215a:	d100      	bne.n	800215e <__aeabi_dsub+0x4c2>
 800215c:	e0d6      	b.n	800230c <__aeabi_dsub+0x670>
 800215e:	1882      	adds	r2, r0, r2
 8002160:	0021      	movs	r1, r4
 8002162:	4282      	cmp	r2, r0
 8002164:	4180      	sbcs	r0, r0
 8002166:	4459      	add	r1, fp
 8002168:	4240      	negs	r0, r0
 800216a:	1808      	adds	r0, r1, r0
 800216c:	07c7      	lsls	r7, r0, #31
 800216e:	0852      	lsrs	r2, r2, #1
 8002170:	4317      	orrs	r7, r2
 8002172:	0844      	lsrs	r4, r0, #1
 8002174:	0752      	lsls	r2, r2, #29
 8002176:	d400      	bmi.n	800217a <__aeabi_dsub+0x4de>
 8002178:	e185      	b.n	8002486 <__aeabi_dsub+0x7ea>
 800217a:	220f      	movs	r2, #15
 800217c:	001d      	movs	r5, r3
 800217e:	403a      	ands	r2, r7
 8002180:	2a04      	cmp	r2, #4
 8002182:	d000      	beq.n	8002186 <__aeabi_dsub+0x4ea>
 8002184:	e61a      	b.n	8001dbc <__aeabi_dsub+0x120>
 8002186:	08ff      	lsrs	r7, r7, #3
 8002188:	0764      	lsls	r4, r4, #29
 800218a:	4327      	orrs	r7, r4
 800218c:	0905      	lsrs	r5, r0, #4
 800218e:	e7dd      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002190:	465b      	mov	r3, fp
 8002192:	08d2      	lsrs	r2, r2, #3
 8002194:	075f      	lsls	r7, r3, #29
 8002196:	4317      	orrs	r7, r2
 8002198:	08dd      	lsrs	r5, r3, #3
 800219a:	e67b      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800219c:	2700      	movs	r7, #0
 800219e:	2400      	movs	r4, #0
 80021a0:	e710      	b.n	8001fc4 <__aeabi_dsub+0x328>
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d000      	beq.n	80021a8 <__aeabi_dsub+0x50c>
 80021a6:	e0d6      	b.n	8002356 <__aeabi_dsub+0x6ba>
 80021a8:	2900      	cmp	r1, #0
 80021aa:	d000      	beq.n	80021ae <__aeabi_dsub+0x512>
 80021ac:	e12f      	b.n	800240e <__aeabi_dsub+0x772>
 80021ae:	2480      	movs	r4, #128	@ 0x80
 80021b0:	2600      	movs	r6, #0
 80021b2:	4d7e      	ldr	r5, [pc, #504]	@ (80023ac <__aeabi_dsub+0x710>)
 80021b4:	0324      	lsls	r4, r4, #12
 80021b6:	e705      	b.n	8001fc4 <__aeabi_dsub+0x328>
 80021b8:	4666      	mov	r6, ip
 80021ba:	465c      	mov	r4, fp
 80021bc:	08d0      	lsrs	r0, r2, #3
 80021be:	e717      	b.n	8001ff0 <__aeabi_dsub+0x354>
 80021c0:	465b      	mov	r3, fp
 80021c2:	1a17      	subs	r7, r2, r0
 80021c4:	42ba      	cmp	r2, r7
 80021c6:	4192      	sbcs	r2, r2
 80021c8:	1b1c      	subs	r4, r3, r4
 80021ca:	2601      	movs	r6, #1
 80021cc:	4663      	mov	r3, ip
 80021ce:	4252      	negs	r2, r2
 80021d0:	1aa4      	subs	r4, r4, r2
 80021d2:	401e      	ands	r6, r3
 80021d4:	e5c4      	b.n	8001d60 <__aeabi_dsub+0xc4>
 80021d6:	1883      	adds	r3, r0, r2
 80021d8:	4283      	cmp	r3, r0
 80021da:	4180      	sbcs	r0, r0
 80021dc:	445c      	add	r4, fp
 80021de:	4240      	negs	r0, r0
 80021e0:	1825      	adds	r5, r4, r0
 80021e2:	022a      	lsls	r2, r5, #8
 80021e4:	d400      	bmi.n	80021e8 <__aeabi_dsub+0x54c>
 80021e6:	e0da      	b.n	800239e <__aeabi_dsub+0x702>
 80021e8:	4a72      	ldr	r2, [pc, #456]	@ (80023b4 <__aeabi_dsub+0x718>)
 80021ea:	085b      	lsrs	r3, r3, #1
 80021ec:	4015      	ands	r5, r2
 80021ee:	07ea      	lsls	r2, r5, #31
 80021f0:	431a      	orrs	r2, r3
 80021f2:	0869      	lsrs	r1, r5, #1
 80021f4:	075b      	lsls	r3, r3, #29
 80021f6:	d400      	bmi.n	80021fa <__aeabi_dsub+0x55e>
 80021f8:	e14a      	b.n	8002490 <__aeabi_dsub+0x7f4>
 80021fa:	230f      	movs	r3, #15
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d100      	bne.n	8002204 <__aeabi_dsub+0x568>
 8002202:	e0fc      	b.n	80023fe <__aeabi_dsub+0x762>
 8002204:	1d17      	adds	r7, r2, #4
 8002206:	4297      	cmp	r7, r2
 8002208:	41a4      	sbcs	r4, r4
 800220a:	4264      	negs	r4, r4
 800220c:	2502      	movs	r5, #2
 800220e:	1864      	adds	r4, r4, r1
 8002210:	e6ec      	b.n	8001fec <__aeabi_dsub+0x350>
 8002212:	4647      	mov	r7, r8
 8002214:	001c      	movs	r4, r3
 8002216:	431f      	orrs	r7, r3
 8002218:	d000      	beq.n	800221c <__aeabi_dsub+0x580>
 800221a:	e743      	b.n	80020a4 <__aeabi_dsub+0x408>
 800221c:	2600      	movs	r6, #0
 800221e:	2500      	movs	r5, #0
 8002220:	2400      	movs	r4, #0
 8002222:	e6cf      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8002224:	08c0      	lsrs	r0, r0, #3
 8002226:	0767      	lsls	r7, r4, #29
 8002228:	4307      	orrs	r7, r0
 800222a:	08e5      	lsrs	r5, r4, #3
 800222c:	e632      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800222e:	1a87      	subs	r7, r0, r2
 8002230:	465b      	mov	r3, fp
 8002232:	42b8      	cmp	r0, r7
 8002234:	4180      	sbcs	r0, r0
 8002236:	1ae4      	subs	r4, r4, r3
 8002238:	4240      	negs	r0, r0
 800223a:	1a24      	subs	r4, r4, r0
 800223c:	0223      	lsls	r3, r4, #8
 800223e:	d428      	bmi.n	8002292 <__aeabi_dsub+0x5f6>
 8002240:	0763      	lsls	r3, r4, #29
 8002242:	08ff      	lsrs	r7, r7, #3
 8002244:	431f      	orrs	r7, r3
 8002246:	08e5      	lsrs	r5, r4, #3
 8002248:	2301      	movs	r3, #1
 800224a:	e77f      	b.n	800214c <__aeabi_dsub+0x4b0>
 800224c:	2b00      	cmp	r3, #0
 800224e:	d100      	bne.n	8002252 <__aeabi_dsub+0x5b6>
 8002250:	e673      	b.n	8001f3a <__aeabi_dsub+0x29e>
 8002252:	464b      	mov	r3, r9
 8002254:	1b5f      	subs	r7, r3, r5
 8002256:	003b      	movs	r3, r7
 8002258:	2d00      	cmp	r5, #0
 800225a:	d100      	bne.n	800225e <__aeabi_dsub+0x5c2>
 800225c:	e742      	b.n	80020e4 <__aeabi_dsub+0x448>
 800225e:	2f38      	cmp	r7, #56	@ 0x38
 8002260:	dd00      	ble.n	8002264 <__aeabi_dsub+0x5c8>
 8002262:	e0ec      	b.n	800243e <__aeabi_dsub+0x7a2>
 8002264:	2380      	movs	r3, #128	@ 0x80
 8002266:	000e      	movs	r6, r1
 8002268:	041b      	lsls	r3, r3, #16
 800226a:	431c      	orrs	r4, r3
 800226c:	2f1f      	cmp	r7, #31
 800226e:	dc25      	bgt.n	80022bc <__aeabi_dsub+0x620>
 8002270:	2520      	movs	r5, #32
 8002272:	0023      	movs	r3, r4
 8002274:	1bed      	subs	r5, r5, r7
 8002276:	0001      	movs	r1, r0
 8002278:	40a8      	lsls	r0, r5
 800227a:	40ab      	lsls	r3, r5
 800227c:	40f9      	lsrs	r1, r7
 800227e:	1e45      	subs	r5, r0, #1
 8002280:	41a8      	sbcs	r0, r5
 8002282:	430b      	orrs	r3, r1
 8002284:	40fc      	lsrs	r4, r7
 8002286:	4318      	orrs	r0, r3
 8002288:	465b      	mov	r3, fp
 800228a:	1b1b      	subs	r3, r3, r4
 800228c:	469b      	mov	fp, r3
 800228e:	e739      	b.n	8002104 <__aeabi_dsub+0x468>
 8002290:	4666      	mov	r6, ip
 8002292:	2501      	movs	r5, #1
 8002294:	e562      	b.n	8001d5c <__aeabi_dsub+0xc0>
 8002296:	001f      	movs	r7, r3
 8002298:	4659      	mov	r1, fp
 800229a:	3f20      	subs	r7, #32
 800229c:	40f9      	lsrs	r1, r7
 800229e:	468c      	mov	ip, r1
 80022a0:	2b20      	cmp	r3, #32
 80022a2:	d005      	beq.n	80022b0 <__aeabi_dsub+0x614>
 80022a4:	2740      	movs	r7, #64	@ 0x40
 80022a6:	4659      	mov	r1, fp
 80022a8:	1afb      	subs	r3, r7, r3
 80022aa:	4099      	lsls	r1, r3
 80022ac:	430a      	orrs	r2, r1
 80022ae:	4692      	mov	sl, r2
 80022b0:	4657      	mov	r7, sl
 80022b2:	1e7b      	subs	r3, r7, #1
 80022b4:	419f      	sbcs	r7, r3
 80022b6:	4663      	mov	r3, ip
 80022b8:	431f      	orrs	r7, r3
 80022ba:	e5c1      	b.n	8001e40 <__aeabi_dsub+0x1a4>
 80022bc:	003b      	movs	r3, r7
 80022be:	0025      	movs	r5, r4
 80022c0:	3b20      	subs	r3, #32
 80022c2:	40dd      	lsrs	r5, r3
 80022c4:	2f20      	cmp	r7, #32
 80022c6:	d004      	beq.n	80022d2 <__aeabi_dsub+0x636>
 80022c8:	2340      	movs	r3, #64	@ 0x40
 80022ca:	1bdb      	subs	r3, r3, r7
 80022cc:	409c      	lsls	r4, r3
 80022ce:	4320      	orrs	r0, r4
 80022d0:	4680      	mov	r8, r0
 80022d2:	4640      	mov	r0, r8
 80022d4:	1e43      	subs	r3, r0, #1
 80022d6:	4198      	sbcs	r0, r3
 80022d8:	4328      	orrs	r0, r5
 80022da:	e713      	b.n	8002104 <__aeabi_dsub+0x468>
 80022dc:	2900      	cmp	r1, #0
 80022de:	d09d      	beq.n	800221c <__aeabi_dsub+0x580>
 80022e0:	2601      	movs	r6, #1
 80022e2:	4663      	mov	r3, ip
 80022e4:	465c      	mov	r4, fp
 80022e6:	4690      	mov	r8, r2
 80022e8:	401e      	ands	r6, r3
 80022ea:	e6db      	b.n	80020a4 <__aeabi_dsub+0x408>
 80022ec:	1a17      	subs	r7, r2, r0
 80022ee:	465b      	mov	r3, fp
 80022f0:	42ba      	cmp	r2, r7
 80022f2:	4192      	sbcs	r2, r2
 80022f4:	1b1c      	subs	r4, r3, r4
 80022f6:	4252      	negs	r2, r2
 80022f8:	1aa4      	subs	r4, r4, r2
 80022fa:	0223      	lsls	r3, r4, #8
 80022fc:	d4c8      	bmi.n	8002290 <__aeabi_dsub+0x5f4>
 80022fe:	0763      	lsls	r3, r4, #29
 8002300:	08ff      	lsrs	r7, r7, #3
 8002302:	431f      	orrs	r7, r3
 8002304:	4666      	mov	r6, ip
 8002306:	2301      	movs	r3, #1
 8002308:	08e5      	lsrs	r5, r4, #3
 800230a:	e71f      	b.n	800214c <__aeabi_dsub+0x4b0>
 800230c:	001d      	movs	r5, r3
 800230e:	2400      	movs	r4, #0
 8002310:	2700      	movs	r7, #0
 8002312:	e657      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8002314:	465c      	mov	r4, fp
 8002316:	08d0      	lsrs	r0, r2, #3
 8002318:	e66a      	b.n	8001ff0 <__aeabi_dsub+0x354>
 800231a:	2b00      	cmp	r3, #0
 800231c:	d100      	bne.n	8002320 <__aeabi_dsub+0x684>
 800231e:	e737      	b.n	8002190 <__aeabi_dsub+0x4f4>
 8002320:	4653      	mov	r3, sl
 8002322:	08c0      	lsrs	r0, r0, #3
 8002324:	0767      	lsls	r7, r4, #29
 8002326:	4307      	orrs	r7, r0
 8002328:	08e5      	lsrs	r5, r4, #3
 800232a:	2b00      	cmp	r3, #0
 800232c:	d100      	bne.n	8002330 <__aeabi_dsub+0x694>
 800232e:	e5b1      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8002330:	2380      	movs	r3, #128	@ 0x80
 8002332:	031b      	lsls	r3, r3, #12
 8002334:	421d      	tst	r5, r3
 8002336:	d008      	beq.n	800234a <__aeabi_dsub+0x6ae>
 8002338:	4659      	mov	r1, fp
 800233a:	08c8      	lsrs	r0, r1, #3
 800233c:	4218      	tst	r0, r3
 800233e:	d104      	bne.n	800234a <__aeabi_dsub+0x6ae>
 8002340:	08d2      	lsrs	r2, r2, #3
 8002342:	0749      	lsls	r1, r1, #29
 8002344:	430a      	orrs	r2, r1
 8002346:	0017      	movs	r7, r2
 8002348:	0005      	movs	r5, r0
 800234a:	0f7b      	lsrs	r3, r7, #29
 800234c:	00ff      	lsls	r7, r7, #3
 800234e:	08ff      	lsrs	r7, r7, #3
 8002350:	075b      	lsls	r3, r3, #29
 8002352:	431f      	orrs	r7, r3
 8002354:	e59e      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8002356:	08c0      	lsrs	r0, r0, #3
 8002358:	0763      	lsls	r3, r4, #29
 800235a:	4318      	orrs	r0, r3
 800235c:	08e5      	lsrs	r5, r4, #3
 800235e:	2900      	cmp	r1, #0
 8002360:	d053      	beq.n	800240a <__aeabi_dsub+0x76e>
 8002362:	2380      	movs	r3, #128	@ 0x80
 8002364:	031b      	lsls	r3, r3, #12
 8002366:	421d      	tst	r5, r3
 8002368:	d00a      	beq.n	8002380 <__aeabi_dsub+0x6e4>
 800236a:	4659      	mov	r1, fp
 800236c:	08cc      	lsrs	r4, r1, #3
 800236e:	421c      	tst	r4, r3
 8002370:	d106      	bne.n	8002380 <__aeabi_dsub+0x6e4>
 8002372:	2601      	movs	r6, #1
 8002374:	4663      	mov	r3, ip
 8002376:	0025      	movs	r5, r4
 8002378:	08d0      	lsrs	r0, r2, #3
 800237a:	0749      	lsls	r1, r1, #29
 800237c:	4308      	orrs	r0, r1
 800237e:	401e      	ands	r6, r3
 8002380:	0f47      	lsrs	r7, r0, #29
 8002382:	00c0      	lsls	r0, r0, #3
 8002384:	08c0      	lsrs	r0, r0, #3
 8002386:	077f      	lsls	r7, r7, #29
 8002388:	4307      	orrs	r7, r0
 800238a:	e583      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800238c:	1883      	adds	r3, r0, r2
 800238e:	4293      	cmp	r3, r2
 8002390:	4192      	sbcs	r2, r2
 8002392:	445c      	add	r4, fp
 8002394:	4252      	negs	r2, r2
 8002396:	18a5      	adds	r5, r4, r2
 8002398:	022a      	lsls	r2, r5, #8
 800239a:	d500      	bpl.n	800239e <__aeabi_dsub+0x702>
 800239c:	e724      	b.n	80021e8 <__aeabi_dsub+0x54c>
 800239e:	076f      	lsls	r7, r5, #29
 80023a0:	08db      	lsrs	r3, r3, #3
 80023a2:	431f      	orrs	r7, r3
 80023a4:	08ed      	lsrs	r5, r5, #3
 80023a6:	2301      	movs	r3, #1
 80023a8:	e6d0      	b.n	800214c <__aeabi_dsub+0x4b0>
 80023aa:	46c0      	nop			@ (mov r8, r8)
 80023ac:	000007ff 	.word	0x000007ff
 80023b0:	000007fe 	.word	0x000007fe
 80023b4:	ff7fffff 	.word	0xff7fffff
 80023b8:	465b      	mov	r3, fp
 80023ba:	08d2      	lsrs	r2, r2, #3
 80023bc:	075f      	lsls	r7, r3, #29
 80023be:	4666      	mov	r6, ip
 80023c0:	4317      	orrs	r7, r2
 80023c2:	08dd      	lsrs	r5, r3, #3
 80023c4:	e566      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 80023c6:	0025      	movs	r5, r4
 80023c8:	3b20      	subs	r3, #32
 80023ca:	40dd      	lsrs	r5, r3
 80023cc:	4663      	mov	r3, ip
 80023ce:	2b20      	cmp	r3, #32
 80023d0:	d005      	beq.n	80023de <__aeabi_dsub+0x742>
 80023d2:	2340      	movs	r3, #64	@ 0x40
 80023d4:	4661      	mov	r1, ip
 80023d6:	1a5b      	subs	r3, r3, r1
 80023d8:	409c      	lsls	r4, r3
 80023da:	4320      	orrs	r0, r4
 80023dc:	4680      	mov	r8, r0
 80023de:	4647      	mov	r7, r8
 80023e0:	1e7b      	subs	r3, r7, #1
 80023e2:	419f      	sbcs	r7, r3
 80023e4:	432f      	orrs	r7, r5
 80023e6:	e5a0      	b.n	8001f2a <__aeabi_dsub+0x28e>
 80023e8:	2120      	movs	r1, #32
 80023ea:	2700      	movs	r7, #0
 80023ec:	1a09      	subs	r1, r1, r0
 80023ee:	e4d2      	b.n	8001d96 <__aeabi_dsub+0xfa>
 80023f0:	2f00      	cmp	r7, #0
 80023f2:	d100      	bne.n	80023f6 <__aeabi_dsub+0x75a>
 80023f4:	e713      	b.n	800221e <__aeabi_dsub+0x582>
 80023f6:	465c      	mov	r4, fp
 80023f8:	0017      	movs	r7, r2
 80023fa:	2500      	movs	r5, #0
 80023fc:	e5f6      	b.n	8001fec <__aeabi_dsub+0x350>
 80023fe:	08d7      	lsrs	r7, r2, #3
 8002400:	0749      	lsls	r1, r1, #29
 8002402:	2302      	movs	r3, #2
 8002404:	430f      	orrs	r7, r1
 8002406:	092d      	lsrs	r5, r5, #4
 8002408:	e6a0      	b.n	800214c <__aeabi_dsub+0x4b0>
 800240a:	0007      	movs	r7, r0
 800240c:	e542      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800240e:	465b      	mov	r3, fp
 8002410:	2601      	movs	r6, #1
 8002412:	075f      	lsls	r7, r3, #29
 8002414:	08dd      	lsrs	r5, r3, #3
 8002416:	4663      	mov	r3, ip
 8002418:	08d2      	lsrs	r2, r2, #3
 800241a:	4317      	orrs	r7, r2
 800241c:	401e      	ands	r6, r3
 800241e:	e539      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8002420:	465b      	mov	r3, fp
 8002422:	08d2      	lsrs	r2, r2, #3
 8002424:	075f      	lsls	r7, r3, #29
 8002426:	4317      	orrs	r7, r2
 8002428:	08dd      	lsrs	r5, r3, #3
 800242a:	e533      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800242c:	4a1e      	ldr	r2, [pc, #120]	@ (80024a8 <__aeabi_dsub+0x80c>)
 800242e:	08db      	lsrs	r3, r3, #3
 8002430:	4022      	ands	r2, r4
 8002432:	0757      	lsls	r7, r2, #29
 8002434:	0252      	lsls	r2, r2, #9
 8002436:	2501      	movs	r5, #1
 8002438:	431f      	orrs	r7, r3
 800243a:	0b14      	lsrs	r4, r2, #12
 800243c:	e5c2      	b.n	8001fc4 <__aeabi_dsub+0x328>
 800243e:	000e      	movs	r6, r1
 8002440:	2001      	movs	r0, #1
 8002442:	e65f      	b.n	8002104 <__aeabi_dsub+0x468>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00d      	beq.n	8002464 <__aeabi_dsub+0x7c8>
 8002448:	464b      	mov	r3, r9
 800244a:	1b5b      	subs	r3, r3, r5
 800244c:	469c      	mov	ip, r3
 800244e:	2d00      	cmp	r5, #0
 8002450:	d100      	bne.n	8002454 <__aeabi_dsub+0x7b8>
 8002452:	e548      	b.n	8001ee6 <__aeabi_dsub+0x24a>
 8002454:	2701      	movs	r7, #1
 8002456:	2b38      	cmp	r3, #56	@ 0x38
 8002458:	dd00      	ble.n	800245c <__aeabi_dsub+0x7c0>
 800245a:	e566      	b.n	8001f2a <__aeabi_dsub+0x28e>
 800245c:	2380      	movs	r3, #128	@ 0x80
 800245e:	041b      	lsls	r3, r3, #16
 8002460:	431c      	orrs	r4, r3
 8002462:	e550      	b.n	8001f06 <__aeabi_dsub+0x26a>
 8002464:	1c6b      	adds	r3, r5, #1
 8002466:	4d11      	ldr	r5, [pc, #68]	@ (80024ac <__aeabi_dsub+0x810>)
 8002468:	422b      	tst	r3, r5
 800246a:	d000      	beq.n	800246e <__aeabi_dsub+0x7d2>
 800246c:	e673      	b.n	8002156 <__aeabi_dsub+0x4ba>
 800246e:	4659      	mov	r1, fp
 8002470:	0023      	movs	r3, r4
 8002472:	4311      	orrs	r1, r2
 8002474:	468a      	mov	sl, r1
 8002476:	4303      	orrs	r3, r0
 8002478:	e600      	b.n	800207c <__aeabi_dsub+0x3e0>
 800247a:	0767      	lsls	r7, r4, #29
 800247c:	08c0      	lsrs	r0, r0, #3
 800247e:	2300      	movs	r3, #0
 8002480:	4307      	orrs	r7, r0
 8002482:	08e5      	lsrs	r5, r4, #3
 8002484:	e662      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002486:	0764      	lsls	r4, r4, #29
 8002488:	08ff      	lsrs	r7, r7, #3
 800248a:	4327      	orrs	r7, r4
 800248c:	0905      	lsrs	r5, r0, #4
 800248e:	e65d      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002490:	08d2      	lsrs	r2, r2, #3
 8002492:	0749      	lsls	r1, r1, #29
 8002494:	4311      	orrs	r1, r2
 8002496:	000f      	movs	r7, r1
 8002498:	2302      	movs	r3, #2
 800249a:	092d      	lsrs	r5, r5, #4
 800249c:	e656      	b.n	800214c <__aeabi_dsub+0x4b0>
 800249e:	0007      	movs	r7, r0
 80024a0:	e5a4      	b.n	8001fec <__aeabi_dsub+0x350>
 80024a2:	0038      	movs	r0, r7
 80024a4:	e48f      	b.n	8001dc6 <__aeabi_dsub+0x12a>
 80024a6:	46c0      	nop			@ (mov r8, r8)
 80024a8:	ff7fffff 	.word	0xff7fffff
 80024ac:	000007fe 	.word	0x000007fe

080024b0 <__aeabi_dcmpun>:
 80024b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024b2:	46c6      	mov	lr, r8
 80024b4:	031e      	lsls	r6, r3, #12
 80024b6:	0b36      	lsrs	r6, r6, #12
 80024b8:	46b0      	mov	r8, r6
 80024ba:	4e0d      	ldr	r6, [pc, #52]	@ (80024f0 <__aeabi_dcmpun+0x40>)
 80024bc:	030c      	lsls	r4, r1, #12
 80024be:	004d      	lsls	r5, r1, #1
 80024c0:	005f      	lsls	r7, r3, #1
 80024c2:	b500      	push	{lr}
 80024c4:	0b24      	lsrs	r4, r4, #12
 80024c6:	0d6d      	lsrs	r5, r5, #21
 80024c8:	0d7f      	lsrs	r7, r7, #21
 80024ca:	42b5      	cmp	r5, r6
 80024cc:	d00b      	beq.n	80024e6 <__aeabi_dcmpun+0x36>
 80024ce:	4908      	ldr	r1, [pc, #32]	@ (80024f0 <__aeabi_dcmpun+0x40>)
 80024d0:	2000      	movs	r0, #0
 80024d2:	428f      	cmp	r7, r1
 80024d4:	d104      	bne.n	80024e0 <__aeabi_dcmpun+0x30>
 80024d6:	4646      	mov	r6, r8
 80024d8:	4316      	orrs	r6, r2
 80024da:	0030      	movs	r0, r6
 80024dc:	1e43      	subs	r3, r0, #1
 80024de:	4198      	sbcs	r0, r3
 80024e0:	bc80      	pop	{r7}
 80024e2:	46b8      	mov	r8, r7
 80024e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e6:	4304      	orrs	r4, r0
 80024e8:	2001      	movs	r0, #1
 80024ea:	2c00      	cmp	r4, #0
 80024ec:	d1f8      	bne.n	80024e0 <__aeabi_dcmpun+0x30>
 80024ee:	e7ee      	b.n	80024ce <__aeabi_dcmpun+0x1e>
 80024f0:	000007ff 	.word	0x000007ff

080024f4 <__aeabi_d2iz>:
 80024f4:	000b      	movs	r3, r1
 80024f6:	0002      	movs	r2, r0
 80024f8:	b570      	push	{r4, r5, r6, lr}
 80024fa:	4d16      	ldr	r5, [pc, #88]	@ (8002554 <__aeabi_d2iz+0x60>)
 80024fc:	030c      	lsls	r4, r1, #12
 80024fe:	b082      	sub	sp, #8
 8002500:	0049      	lsls	r1, r1, #1
 8002502:	2000      	movs	r0, #0
 8002504:	9200      	str	r2, [sp, #0]
 8002506:	9301      	str	r3, [sp, #4]
 8002508:	0b24      	lsrs	r4, r4, #12
 800250a:	0d49      	lsrs	r1, r1, #21
 800250c:	0fde      	lsrs	r6, r3, #31
 800250e:	42a9      	cmp	r1, r5
 8002510:	dd04      	ble.n	800251c <__aeabi_d2iz+0x28>
 8002512:	4811      	ldr	r0, [pc, #68]	@ (8002558 <__aeabi_d2iz+0x64>)
 8002514:	4281      	cmp	r1, r0
 8002516:	dd03      	ble.n	8002520 <__aeabi_d2iz+0x2c>
 8002518:	4b10      	ldr	r3, [pc, #64]	@ (800255c <__aeabi_d2iz+0x68>)
 800251a:	18f0      	adds	r0, r6, r3
 800251c:	b002      	add	sp, #8
 800251e:	bd70      	pop	{r4, r5, r6, pc}
 8002520:	2080      	movs	r0, #128	@ 0x80
 8002522:	0340      	lsls	r0, r0, #13
 8002524:	4320      	orrs	r0, r4
 8002526:	4c0e      	ldr	r4, [pc, #56]	@ (8002560 <__aeabi_d2iz+0x6c>)
 8002528:	1a64      	subs	r4, r4, r1
 800252a:	2c1f      	cmp	r4, #31
 800252c:	dd08      	ble.n	8002540 <__aeabi_d2iz+0x4c>
 800252e:	4b0d      	ldr	r3, [pc, #52]	@ (8002564 <__aeabi_d2iz+0x70>)
 8002530:	1a5b      	subs	r3, r3, r1
 8002532:	40d8      	lsrs	r0, r3
 8002534:	0003      	movs	r3, r0
 8002536:	4258      	negs	r0, r3
 8002538:	2e00      	cmp	r6, #0
 800253a:	d1ef      	bne.n	800251c <__aeabi_d2iz+0x28>
 800253c:	0018      	movs	r0, r3
 800253e:	e7ed      	b.n	800251c <__aeabi_d2iz+0x28>
 8002540:	4b09      	ldr	r3, [pc, #36]	@ (8002568 <__aeabi_d2iz+0x74>)
 8002542:	9a00      	ldr	r2, [sp, #0]
 8002544:	469c      	mov	ip, r3
 8002546:	0003      	movs	r3, r0
 8002548:	4461      	add	r1, ip
 800254a:	408b      	lsls	r3, r1
 800254c:	40e2      	lsrs	r2, r4
 800254e:	4313      	orrs	r3, r2
 8002550:	e7f1      	b.n	8002536 <__aeabi_d2iz+0x42>
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	000003fe 	.word	0x000003fe
 8002558:	0000041d 	.word	0x0000041d
 800255c:	7fffffff 	.word	0x7fffffff
 8002560:	00000433 	.word	0x00000433
 8002564:	00000413 	.word	0x00000413
 8002568:	fffffbed 	.word	0xfffffbed

0800256c <__aeabi_ui2d>:
 800256c:	b510      	push	{r4, lr}
 800256e:	1e04      	subs	r4, r0, #0
 8002570:	d010      	beq.n	8002594 <__aeabi_ui2d+0x28>
 8002572:	f7fd ff85 	bl	8000480 <__clzsi2>
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <__aeabi_ui2d+0x44>)
 8002578:	1a1b      	subs	r3, r3, r0
 800257a:	055b      	lsls	r3, r3, #21
 800257c:	0d5b      	lsrs	r3, r3, #21
 800257e:	280a      	cmp	r0, #10
 8002580:	dc0f      	bgt.n	80025a2 <__aeabi_ui2d+0x36>
 8002582:	220b      	movs	r2, #11
 8002584:	0021      	movs	r1, r4
 8002586:	1a12      	subs	r2, r2, r0
 8002588:	40d1      	lsrs	r1, r2
 800258a:	3015      	adds	r0, #21
 800258c:	030a      	lsls	r2, r1, #12
 800258e:	4084      	lsls	r4, r0
 8002590:	0b12      	lsrs	r2, r2, #12
 8002592:	e001      	b.n	8002598 <__aeabi_ui2d+0x2c>
 8002594:	2300      	movs	r3, #0
 8002596:	2200      	movs	r2, #0
 8002598:	051b      	lsls	r3, r3, #20
 800259a:	4313      	orrs	r3, r2
 800259c:	0020      	movs	r0, r4
 800259e:	0019      	movs	r1, r3
 80025a0:	bd10      	pop	{r4, pc}
 80025a2:	0022      	movs	r2, r4
 80025a4:	380b      	subs	r0, #11
 80025a6:	4082      	lsls	r2, r0
 80025a8:	0312      	lsls	r2, r2, #12
 80025aa:	2400      	movs	r4, #0
 80025ac:	0b12      	lsrs	r2, r2, #12
 80025ae:	e7f3      	b.n	8002598 <__aeabi_ui2d+0x2c>
 80025b0:	0000041e 	.word	0x0000041e

080025b4 <__clzdi2>:
 80025b4:	b510      	push	{r4, lr}
 80025b6:	2900      	cmp	r1, #0
 80025b8:	d103      	bne.n	80025c2 <__clzdi2+0xe>
 80025ba:	f7fd ff61 	bl	8000480 <__clzsi2>
 80025be:	3020      	adds	r0, #32
 80025c0:	e002      	b.n	80025c8 <__clzdi2+0x14>
 80025c2:	0008      	movs	r0, r1
 80025c4:	f7fd ff5c 	bl	8000480 <__clzsi2>
 80025c8:	bd10      	pop	{r4, pc}
 80025ca:	46c0      	nop			@ (mov r8, r8)

080025cc <getNumberPage>:
/**
  * @brief  Get Number Page
  * @param  Adrress_: 	any Address in the Flash memory
  * @retval Address the Page
  */
uint8_t getNumberPage(uint32_t Address_){
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	uint8_t number_ = (uint8_t)((Address_ & 0x3F800)>>11);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	0adb      	lsrs	r3, r3, #11
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	200f      	movs	r0, #15
 80025dc:	183b      	adds	r3, r7, r0
 80025de:	217f      	movs	r1, #127	@ 0x7f
 80025e0:	400a      	ands	r2, r1
 80025e2:	701a      	strb	r2, [r3, #0]
	return number_;
 80025e4:	183b      	adds	r3, r7, r0
 80025e6:	781b      	ldrb	r3, [r3, #0]
}
 80025e8:	0018      	movs	r0, r3
 80025ea:	46bd      	mov	sp, r7
 80025ec:	b004      	add	sp, #16
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <getAddressPage>:
/**
  * @brief  Get Address Page
  * @param  Adrress_: 	any Address in the Flash memory
  * @retval Address the Page
  */
uint64_t getAddressPage(uint32_t Address_){
 80025f0:	b5b0      	push	{r4, r5, r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	return ( (uint64_t) (Address_ & 0xFFFFF800) );
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	000a      	movs	r2, r1
 80025fc:	2100      	movs	r1, #0
 80025fe:	000b      	movs	r3, r1
 8002600:	0ad1      	lsrs	r1, r2, #11
 8002602:	02cc      	lsls	r4, r1, #11
 8002604:	2100      	movs	r1, #0
 8002606:	400b      	ands	r3, r1
 8002608:	001d      	movs	r5, r3
 800260a:	0022      	movs	r2, r4
 800260c:	002b      	movs	r3, r5
}
 800260e:	0010      	movs	r0, r2
 8002610:	0019      	movs	r1, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	b002      	add	sp, #8
 8002616:	bdb0      	pop	{r4, r5, r7, pc}

08002618 <erasePage>:
/**
  * @brief  Erase a Page
  * @param  numberPage_: 	Select the Page number (0,1,2,3 .. 127)
  * @retval None
  */
void erasePage(uint32_t numberPage_){
 8002618:	b590      	push	{r4, r7, lr}
 800261a:	b089      	sub	sp, #36	@ 0x24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	while( HAL_FLASH_Unlock() !=  HAL_OK );
 8002620:	46c0      	nop			@ (mov r8, r8)
 8002622:	f010 fc69 	bl	8012ef8 <HAL_FLASH_Unlock>
 8002626:	1e03      	subs	r3, r0, #0
 8002628:	d1fb      	bne.n	8002622 <erasePage+0xa>

	FLASH_EraseInitTypeDef pEraseInit = {0};
 800262a:	2410      	movs	r4, #16
 800262c:	193b      	adds	r3, r7, r4
 800262e:	0018      	movs	r0, r3
 8002630:	2310      	movs	r3, #16
 8002632:	001a      	movs	r2, r3
 8002634:	2100      	movs	r1, #0
 8002636:	f018 fc21 	bl	801ae7c <memset>
	pEraseInit.NbPages = 1;
 800263a:	0021      	movs	r1, r4
 800263c:	187b      	adds	r3, r7, r1
 800263e:	2201      	movs	r2, #1
 8002640:	60da      	str	r2, [r3, #12]
	pEraseInit.Page = numberPage_;
 8002642:	187b      	adds	r3, r7, r1
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	609a      	str	r2, [r3, #8]
	pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8002648:	187b      	adds	r3, r7, r1
 800264a:	2202      	movs	r2, #2
 800264c:	601a      	str	r2, [r3, #0]

	uint32_t Error_=0;
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
	HAL_FLASHEx_Erase(&pEraseInit,&Error_);		// Erase the Page
 8002652:	230c      	movs	r3, #12
 8002654:	18fa      	adds	r2, r7, r3
 8002656:	187b      	adds	r3, r7, r1
 8002658:	0011      	movs	r1, r2
 800265a:	0018      	movs	r0, r3
 800265c:	f010 fcfa 	bl	8013054 <HAL_FLASHEx_Erase>
	HAL_IWDG_Refresh( &hiwdg );
 8002660:	4b06      	ldr	r3, [pc, #24]	@ (800267c <erasePage+0x64>)
 8002662:	0018      	movs	r0, r3
 8002664:	f013 fa30 	bl	8015ac8 <HAL_IWDG_Refresh>

	while( HAL_FLASH_Lock() !=  HAL_OK);
 8002668:	46c0      	nop			@ (mov r8, r8)
 800266a:	f010 fc69 	bl	8012f40 <HAL_FLASH_Lock>
 800266e:	1e03      	subs	r3, r0, #0
 8002670:	d1fb      	bne.n	800266a <erasePage+0x52>
}
 8002672:	46c0      	nop			@ (mov r8, r8)
 8002674:	46c0      	nop			@ (mov r8, r8)
 8002676:	46bd      	mov	sp, r7
 8002678:	b009      	add	sp, #36	@ 0x24
 800267a:	bd90      	pop	{r4, r7, pc}
 800267c:	20000504 	.word	0x20000504

08002680 <writeFLASH>:
  * @param  Adrress_: 		Select the Page number (0,1,2,3 .. 127)
  * @param  arrayData_:		Data save in Flash
  * @param  size_:			Amount of data to save
  * @retval None
  */
void writeFLASH(uint64_t * Address_, uint64_t * arrayData_,uint8_t size_){
 8002680:	b590      	push	{r4, r7, lr}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	1dfb      	adds	r3, r7, #7
 800268c:	701a      	strb	r2, [r3, #0]
	while( HAL_FLASH_Unlock() !=  HAL_OK );
 800268e:	46c0      	nop			@ (mov r8, r8)
 8002690:	f010 fc32 	bl	8012ef8 <HAL_FLASH_Unlock>
 8002694:	1e03      	subs	r3, r0, #0
 8002696:	d1fb      	bne.n	8002690 <writeFLASH+0x10>
	for(uint8_t i =0; i<size_; i++){
 8002698:	2317      	movs	r3, #23
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
 80026a0:	e015      	b.n	80026ce <writeFLASH+0x4e>
		//HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t) Address_, arrayData_[i]);
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t) &Address_[i], arrayData_[i]);
 80026a2:	2417      	movs	r4, #23
 80026a4:	193b      	adds	r3, r7, r4
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	18d3      	adds	r3, r2, r3
 80026ae:	0019      	movs	r1, r3
 80026b0:	193b      	adds	r3, r7, r4
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	18d3      	adds	r3, r2, r3
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2001      	movs	r0, #1
 80026c0:	f010 fbcc 	bl	8012e5c <HAL_FLASH_Program>
	for(uint8_t i =0; i<size_; i++){
 80026c4:	193b      	adds	r3, r7, r4
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	193b      	adds	r3, r7, r4
 80026ca:	3201      	adds	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
 80026ce:	2317      	movs	r3, #23
 80026d0:	18fa      	adds	r2, r7, r3
 80026d2:	1dfb      	adds	r3, r7, #7
 80026d4:	7812      	ldrb	r2, [r2, #0]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d3e2      	bcc.n	80026a2 <writeFLASH+0x22>
		//Address_++;
	}
	while( HAL_FLASH_Lock() !=  HAL_OK);
 80026dc:	46c0      	nop			@ (mov r8, r8)
 80026de:	f010 fc2f 	bl	8012f40 <HAL_FLASH_Lock>
 80026e2:	1e03      	subs	r3, r0, #0
 80026e4:	d1fb      	bne.n	80026de <writeFLASH+0x5e>
}
 80026e6:	46c0      	nop			@ (mov r8, r8)
 80026e8:	46c0      	nop			@ (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b007      	add	sp, #28
 80026ee:	bd90      	pop	{r4, r7, pc}

080026f0 <initEEPROMEmulated>:

/**
  * @brief  Init the EEPROM Emulated
  * @retval None
  */
void initEEPROMEmulated(void){
 80026f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026f2:	46c6      	mov	lr, r8
 80026f4:	b500      	push	{lr}
 80026f6:	4cec      	ldr	r4, [pc, #944]	@ (8002aa8 <initEEPROMEmulated+0x3b8>)
 80026f8:	44a5      	add	sp, r4
 80026fa:	af00      	add	r7, sp, #0
	uint8_t * varInit = (uint8_t *) Page_126;
 80026fc:	4beb      	ldr	r3, [pc, #940]	@ (8002aac <initEEPROMEmulated+0x3bc>)
 80026fe:	4aec      	ldr	r2, [pc, #944]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 8002700:	2430      	movs	r4, #48	@ 0x30
 8002702:	1912      	adds	r2, r2, r4
 8002704:	2108      	movs	r1, #8
 8002706:	468c      	mov	ip, r1
 8002708:	44bc      	add	ip, r7
 800270a:	4462      	add	r2, ip
 800270c:	6013      	str	r3, [r2, #0]
	uint8_t size_ = sizeEEPROM_P;
 800270e:	4be9      	ldr	r3, [pc, #932]	@ (8002ab4 <initEEPROMEmulated+0x3c4>)
 8002710:	191b      	adds	r3, r3, r4
 8002712:	2208      	movs	r2, #8
 8002714:	18ba      	adds	r2, r7, r2
 8002716:	189a      	adds	r2, r3, r2
 8002718:	2380      	movs	r3, #128	@ 0x80
 800271a:	7013      	strb	r3, [r2, #0]
	uint64_t * pointArray_;
	_Bool flagVar_ = 1;
 800271c:	49e6      	ldr	r1, [pc, #920]	@ (8002ab8 <initEEPROMEmulated+0x3c8>)
 800271e:	190b      	adds	r3, r1, r4
 8002720:	2208      	movs	r2, #8
 8002722:	18ba      	adds	r2, r7, r2
 8002724:	189a      	adds	r2, r3, r2
 8002726:	2301      	movs	r3, #1
 8002728:	7013      	strb	r3, [r2, #0]
	uint8_t Page_ = 126;
 800272a:	4be4      	ldr	r3, [pc, #912]	@ (8002abc <initEEPROMEmulated+0x3cc>)
 800272c:	191b      	adds	r3, r3, r4
 800272e:	2208      	movs	r2, #8
 8002730:	18ba      	adds	r2, r7, r2
 8002732:	189a      	adds	r2, r3, r2
 8002734:	237e      	movs	r3, #126	@ 0x7e
 8002736:	7013      	strb	r3, [r2, #0]

	// Init eePlantilla
initEEPROM_P:
	uint32_t * Flag_EEPROM = ((uint32_t *) Page_126)+1 ; //
 8002738:	4be1      	ldr	r3, [pc, #900]	@ (8002ac0 <initEEPROMEmulated+0x3d0>)
 800273a:	4ae2      	ldr	r2, [pc, #904]	@ (8002ac4 <initEEPROMEmulated+0x3d4>)
 800273c:	1910      	adds	r0, r2, r4
 800273e:	2508      	movs	r5, #8
 8002740:	46ac      	mov	ip, r5
 8002742:	44bc      	add	ip, r7
 8002744:	4460      	add	r0, ip
 8002746:	6003      	str	r3, [r0, #0]
	if(*Flag_EEPROM == (uint32_t) Page_126){	// Verify Format Flash is correct
 8002748:	1913      	adds	r3, r2, r4
 800274a:	2208      	movs	r2, #8
 800274c:	4694      	mov	ip, r2
 800274e:	44bc      	add	ip, r7
 8002750:	4463      	add	r3, ip
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	4bd5      	ldr	r3, [pc, #852]	@ (8002aac <initEEPROMEmulated+0x3bc>)
 8002758:	429a      	cmp	r2, r3
 800275a:	d025      	beq.n	80027a8 <initEEPROMEmulated+0xb8>
		goto initEEPROM_V;
	}
	flagVar_ = 0;
 800275c:	190b      	adds	r3, r1, r4
 800275e:	2208      	movs	r2, #8
 8002760:	18ba      	adds	r2, r7, r2
 8002762:	189a      	adds	r2, r3, r2
 8002764:	2300      	movs	r3, #0
 8002766:	7013      	strb	r3, [r2, #0]
	uint64_t arrayDataP_[sizeEEPROM_P] = {0};
 8002768:	4bd7      	ldr	r3, [pc, #860]	@ (8002ac8 <initEEPROMEmulated+0x3d8>)
 800276a:	2295      	movs	r2, #149	@ 0x95
 800276c:	00d2      	lsls	r2, r2, #3
 800276e:	189b      	adds	r3, r3, r2
 8002770:	2230      	movs	r2, #48	@ 0x30
 8002772:	4694      	mov	ip, r2
 8002774:	2208      	movs	r2, #8
 8002776:	4690      	mov	r8, r2
 8002778:	44b8      	add	r8, r7
 800277a:	44c4      	add	ip, r8
 800277c:	4463      	add	r3, ip
 800277e:	0018      	movs	r0, r3
 8002780:	2380      	movs	r3, #128	@ 0x80
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	001a      	movs	r2, r3
 8002786:	2100      	movs	r1, #0
 8002788:	f018 fb78 	bl	801ae7c <memset>
	pointArray_ = arrayDataP_;
 800278c:	2390      	movs	r3, #144	@ 0x90
 800278e:	191b      	adds	r3, r3, r4
 8002790:	2208      	movs	r2, #8
 8002792:	4694      	mov	ip, r2
 8002794:	44bc      	add	ip, r7
 8002796:	4463      	add	r3, ip
 8002798:	4acc      	ldr	r2, [pc, #816]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800279a:	1912      	adds	r2, r2, r4
 800279c:	2108      	movs	r1, #8
 800279e:	468c      	mov	ip, r1
 80027a0:	44bc      	add	ip, r7
 80027a2:	4462      	add	r2, ip
 80027a4:	6013      	str	r3, [r2, #0]
	goto newFormatFlash;
 80027a6:	e045      	b.n	8002834 <initEEPROMEmulated+0x144>
		goto initEEPROM_V;
 80027a8:	46c0      	nop			@ (mov r8, r8)

	// Init eeVariables
initEEPROM_V:
	Flag_EEPROM = ((uint32_t *) Page_127)+1 ;
 80027aa:	4bc9      	ldr	r3, [pc, #804]	@ (8002ad0 <initEEPROMEmulated+0x3e0>)
 80027ac:	4ac5      	ldr	r2, [pc, #788]	@ (8002ac4 <initEEPROMEmulated+0x3d4>)
 80027ae:	2430      	movs	r4, #48	@ 0x30
 80027b0:	1911      	adds	r1, r2, r4
 80027b2:	2008      	movs	r0, #8
 80027b4:	4684      	mov	ip, r0
 80027b6:	44bc      	add	ip, r7
 80027b8:	4461      	add	r1, ip
 80027ba:	600b      	str	r3, [r1, #0]
	if(*Flag_EEPROM == (uint32_t) Page_127){ // Verify Format Flash is correct
 80027bc:	1913      	adds	r3, r2, r4
 80027be:	2208      	movs	r2, #8
 80027c0:	4694      	mov	ip, r2
 80027c2:	44bc      	add	ip, r7
 80027c4:	4463      	add	r3, ip
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4bc2      	ldr	r3, [pc, #776]	@ (8002ad4 <initEEPROMEmulated+0x3e4>)
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d100      	bne.n	80027d2 <initEEPROMEmulated+0xe2>
 80027d0:	e15d      	b.n	8002a8e <initEEPROMEmulated+0x39e>
		goto saveDataEEPROM_RAM;
	}
	varInit = (uint8_t *) Page_127;
 80027d2:	4bc0      	ldr	r3, [pc, #768]	@ (8002ad4 <initEEPROMEmulated+0x3e4>)
 80027d4:	4ab6      	ldr	r2, [pc, #728]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 80027d6:	1912      	adds	r2, r2, r4
 80027d8:	2108      	movs	r1, #8
 80027da:	468c      	mov	ip, r1
 80027dc:	44bc      	add	ip, r7
 80027de:	4462      	add	r2, ip
 80027e0:	6013      	str	r3, [r2, #0]
	uint64_t arrayDataV[sizeEEPROM_V] = {0};
 80027e2:	4bbd      	ldr	r3, [pc, #756]	@ (8002ad8 <initEEPROMEmulated+0x3e8>)
 80027e4:	2295      	movs	r2, #149	@ 0x95
 80027e6:	00d2      	lsls	r2, r2, #3
 80027e8:	189b      	adds	r3, r3, r2
 80027ea:	2230      	movs	r2, #48	@ 0x30
 80027ec:	4694      	mov	ip, r2
 80027ee:	2208      	movs	r2, #8
 80027f0:	4690      	mov	r8, r2
 80027f2:	44b8      	add	r8, r7
 80027f4:	44c4      	add	ip, r8
 80027f6:	4463      	add	r3, ip
 80027f8:	0018      	movs	r0, r3
 80027fa:	2390      	movs	r3, #144	@ 0x90
 80027fc:	001a      	movs	r2, r3
 80027fe:	2100      	movs	r1, #0
 8002800:	f018 fb3c 	bl	801ae7c <memset>
	size_ = sizeEEPROM_V;
 8002804:	4bab      	ldr	r3, [pc, #684]	@ (8002ab4 <initEEPROMEmulated+0x3c4>)
 8002806:	191b      	adds	r3, r3, r4
 8002808:	2208      	movs	r2, #8
 800280a:	18ba      	adds	r2, r7, r2
 800280c:	189a      	adds	r2, r3, r2
 800280e:	2312      	movs	r3, #18
 8002810:	7013      	strb	r3, [r2, #0]
	pointArray_ = arrayDataV;
 8002812:	2308      	movs	r3, #8
 8002814:	18e3      	adds	r3, r4, r3
 8002816:	19db      	adds	r3, r3, r7
 8002818:	4aac      	ldr	r2, [pc, #688]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800281a:	1912      	adds	r2, r2, r4
 800281c:	2108      	movs	r1, #8
 800281e:	468c      	mov	ip, r1
 8002820:	44bc      	add	ip, r7
 8002822:	4462      	add	r2, ip
 8002824:	6013      	str	r3, [r2, #0]
	Page_ = 127;
 8002826:	4ba5      	ldr	r3, [pc, #660]	@ (8002abc <initEEPROMEmulated+0x3cc>)
 8002828:	191b      	adds	r3, r3, r4
 800282a:	2208      	movs	r2, #8
 800282c:	18ba      	adds	r2, r7, r2
 800282e:	189a      	adds	r2, r3, r2
 8002830:	237f      	movs	r3, #127	@ 0x7f
 8002832:	7013      	strb	r3, [r2, #0]

newFormatFlash:
	// Get data
	for(uint8_t i =0; i<size_; i++){
 8002834:	4ba9      	ldr	r3, [pc, #676]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 8002836:	2230      	movs	r2, #48	@ 0x30
 8002838:	189b      	adds	r3, r3, r2
 800283a:	2208      	movs	r2, #8
 800283c:	18ba      	adds	r2, r7, r2
 800283e:	189a      	adds	r2, r3, r2
 8002840:	2300      	movs	r3, #0
 8002842:	7013      	strb	r3, [r2, #0]
 8002844:	e0d9      	b.n	80029fa <initEEPROMEmulated+0x30a>
		pointArray_[i]  = (uint64_t) (*varInit);
 8002846:	4e9a      	ldr	r6, [pc, #616]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 8002848:	2230      	movs	r2, #48	@ 0x30
 800284a:	18b3      	adds	r3, r6, r2
 800284c:	2108      	movs	r1, #8
 800284e:	468c      	mov	ip, r1
 8002850:	44bc      	add	ip, r7
 8002852:	4463      	add	r3, ip
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	7819      	ldrb	r1, [r3, #0]
 8002858:	48a0      	ldr	r0, [pc, #640]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 800285a:	0014      	movs	r4, r2
 800285c:	1883      	adds	r3, r0, r2
 800285e:	2208      	movs	r2, #8
 8002860:	4694      	mov	ip, r2
 8002862:	44bc      	add	ip, r7
 8002864:	4463      	add	r3, ip
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	00da      	lsls	r2, r3, #3
 800286a:	4b98      	ldr	r3, [pc, #608]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800286c:	191b      	adds	r3, r3, r4
 800286e:	2508      	movs	r5, #8
 8002870:	46ac      	mov	ip, r5
 8002872:	44bc      	add	ip, r7
 8002874:	4463      	add	r3, ip
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	189b      	adds	r3, r3, r2
 800287a:	6239      	str	r1, [r7, #32]
 800287c:	2200      	movs	r2, #0
 800287e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002880:	6a39      	ldr	r1, [r7, #32]
 8002882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002884:	6019      	str	r1, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
		pointArray_[i] |= ((uint64_t )(varInit) << 32);
 8002888:	1903      	adds	r3, r0, r4
 800288a:	2208      	movs	r2, #8
 800288c:	4694      	mov	ip, r2
 800288e:	44bc      	add	ip, r7
 8002890:	4463      	add	r3, ip
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	00da      	lsls	r2, r3, #3
 8002896:	498d      	ldr	r1, [pc, #564]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 8002898:	190b      	adds	r3, r1, r4
 800289a:	2108      	movs	r1, #8
 800289c:	1879      	adds	r1, r7, r1
 800289e:	1859      	adds	r1, r3, r1
 80028a0:	680b      	ldr	r3, [r1, #0]
 80028a2:	189b      	adds	r3, r3, r2
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	6859      	ldr	r1, [r3, #4]
 80028a8:	1933      	adds	r3, r6, r4
 80028aa:	2208      	movs	r2, #8
 80028ac:	18ba      	adds	r2, r7, r2
 80028ae:	189a      	adds	r2, r3, r2
 80028b0:	6813      	ldr	r3, [r2, #0]
 80028b2:	61bb      	str	r3, [r7, #24]
 80028b4:	17db      	asrs	r3, r3, #31
 80028b6:	61fb      	str	r3, [r7, #28]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	0012      	movs	r2, r2
 80028bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028be:	2300      	movs	r3, #0
 80028c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028c2:	4b86      	ldr	r3, [pc, #536]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 80028c4:	191b      	adds	r3, r3, r4
 80028c6:	2208      	movs	r2, #8
 80028c8:	4694      	mov	ip, r2
 80028ca:	44bc      	add	ip, r7
 80028cc:	4463      	add	r3, ip
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	00da      	lsls	r2, r3, #3
 80028d2:	4b7e      	ldr	r3, [pc, #504]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 80028d4:	191b      	adds	r3, r3, r4
 80028d6:	2508      	movs	r5, #8
 80028d8:	46ac      	mov	ip, r5
 80028da:	44bc      	add	ip, r7
 80028dc:	4463      	add	r3, ip
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	189b      	adds	r3, r3, r2
 80028e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028e4:	4302      	orrs	r2, r0
 80028e6:	613a      	str	r2, [r7, #16]
 80028e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028ea:	430a      	orrs	r2, r1
 80028ec:	617a      	str	r2, [r7, #20]
 80028ee:	6939      	ldr	r1, [r7, #16]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	6019      	str	r1, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
		if( (varInit >= ((uint8_t * ) &eeCntRegDATA)) && flagVar_){
 80028f6:	0021      	movs	r1, r4
 80028f8:	1873      	adds	r3, r6, r1
 80028fa:	2208      	movs	r2, #8
 80028fc:	18ba      	adds	r2, r7, r2
 80028fe:	189a      	adds	r2, r3, r2
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	4b77      	ldr	r3, [pc, #476]	@ (8002ae0 <initEEPROMEmulated+0x3f0>)
 8002904:	429a      	cmp	r2, r3
 8002906:	d35b      	bcc.n	80029c0 <initEEPROMEmulated+0x2d0>
 8002908:	4a6b      	ldr	r2, [pc, #428]	@ (8002ab8 <initEEPROMEmulated+0x3c8>)
 800290a:	1853      	adds	r3, r2, r1
 800290c:	2208      	movs	r2, #8
 800290e:	4694      	mov	ip, r2
 8002910:	44bc      	add	ip, r7
 8002912:	4463      	add	r3, ip
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d052      	beq.n	80029c0 <initEEPROMEmulated+0x2d0>
			varInit++;
 800291a:	1873      	adds	r3, r6, r1
 800291c:	2208      	movs	r2, #8
 800291e:	18ba      	adds	r2, r7, r2
 8002920:	189a      	adds	r2, r3, r2
 8002922:	6813      	ldr	r3, [r2, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	1872      	adds	r2, r6, r1
 8002928:	2008      	movs	r0, #8
 800292a:	4684      	mov	ip, r0
 800292c:	44bc      	add	ip, r7
 800292e:	4462      	add	r2, ip
 8002930:	6013      	str	r3, [r2, #0]
			pointArray_[i]  |= ((uint64_t) (*varInit))<<8;
 8002932:	4b6a      	ldr	r3, [pc, #424]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 8002934:	0008      	movs	r0, r1
 8002936:	185b      	adds	r3, r3, r1
 8002938:	2208      	movs	r2, #8
 800293a:	4694      	mov	ip, r2
 800293c:	44bc      	add	ip, r7
 800293e:	4463      	add	r3, ip
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	00da      	lsls	r2, r3, #3
 8002944:	4961      	ldr	r1, [pc, #388]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 8002946:	0004      	movs	r4, r0
 8002948:	1809      	adds	r1, r1, r0
 800294a:	2308      	movs	r3, #8
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	18c8      	adds	r0, r1, r3
 8002950:	6803      	ldr	r3, [r0, #0]
 8002952:	189b      	adds	r3, r3, r2
 8002954:	6818      	ldr	r0, [r3, #0]
 8002956:	6859      	ldr	r1, [r3, #4]
 8002958:	0023      	movs	r3, r4
 800295a:	001c      	movs	r4, r3
 800295c:	18f2      	adds	r2, r6, r3
 800295e:	2308      	movs	r3, #8
 8002960:	469c      	mov	ip, r3
 8002962:	44bc      	add	ip, r7
 8002964:	4462      	add	r2, ip
 8002966:	6813      	ldr	r3, [r2, #0]
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	633b      	str	r3, [r7, #48]	@ 0x30
 800296c:	2300      	movs	r3, #0
 800296e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002972:	0e13      	lsrs	r3, r2, #24
 8002974:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002976:	0212      	lsls	r2, r2, #8
 8002978:	607a      	str	r2, [r7, #4]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	431a      	orrs	r2, r3
 800297e:	607a      	str	r2, [r7, #4]
 8002980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002982:	0213      	lsls	r3, r2, #8
 8002984:	603b      	str	r3, [r7, #0]
 8002986:	4b55      	ldr	r3, [pc, #340]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 8002988:	0026      	movs	r6, r4
 800298a:	199b      	adds	r3, r3, r6
 800298c:	2208      	movs	r2, #8
 800298e:	4694      	mov	ip, r2
 8002990:	44bc      	add	ip, r7
 8002992:	4463      	add	r3, ip
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	00da      	lsls	r2, r3, #3
 8002998:	4b4c      	ldr	r3, [pc, #304]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800299a:	199b      	adds	r3, r3, r6
 800299c:	2408      	movs	r4, #8
 800299e:	46a4      	mov	ip, r4
 80029a0:	44bc      	add	ip, r7
 80029a2:	4463      	add	r3, ip
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	189b      	adds	r3, r3, r2
 80029a8:	0002      	movs	r2, r0
 80029aa:	683c      	ldr	r4, [r7, #0]
 80029ac:	4322      	orrs	r2, r4
 80029ae:	60ba      	str	r2, [r7, #8]
 80029b0:	000a      	movs	r2, r1
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	60fa      	str	r2, [r7, #12]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	6019      	str	r1, [r3, #0]
 80029be:	605a      	str	r2, [r3, #4]
		}
		varInit++;
 80029c0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 80029c2:	2130      	movs	r1, #48	@ 0x30
 80029c4:	1853      	adds	r3, r2, r1
 80029c6:	2008      	movs	r0, #8
 80029c8:	4684      	mov	ip, r0
 80029ca:	44bc      	add	ip, r7
 80029cc:	4463      	add	r3, ip
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	3301      	adds	r3, #1
 80029d2:	1852      	adds	r2, r2, r1
 80029d4:	2008      	movs	r0, #8
 80029d6:	4684      	mov	ip, r0
 80029d8:	44bc      	add	ip, r7
 80029da:	4462      	add	r2, ip
 80029dc:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<size_; i++){
 80029de:	4a3f      	ldr	r2, [pc, #252]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 80029e0:	1853      	adds	r3, r2, r1
 80029e2:	2008      	movs	r0, #8
 80029e4:	4684      	mov	ip, r0
 80029e6:	44bc      	add	ip, r7
 80029e8:	4463      	add	r3, ip
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	1852      	adds	r2, r2, r1
 80029ee:	2108      	movs	r1, #8
 80029f0:	468c      	mov	ip, r1
 80029f2:	44bc      	add	ip, r7
 80029f4:	4462      	add	r2, ip
 80029f6:	3301      	adds	r3, #1
 80029f8:	7013      	strb	r3, [r2, #0]
 80029fa:	4b38      	ldr	r3, [pc, #224]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 80029fc:	2130      	movs	r1, #48	@ 0x30
 80029fe:	185b      	adds	r3, r3, r1
 8002a00:	2208      	movs	r2, #8
 8002a02:	18ba      	adds	r2, r7, r2
 8002a04:	189a      	adds	r2, r3, r2
 8002a06:	4e2b      	ldr	r6, [pc, #172]	@ (8002ab4 <initEEPROMEmulated+0x3c4>)
 8002a08:	1873      	adds	r3, r6, r1
 8002a0a:	2008      	movs	r0, #8
 8002a0c:	4684      	mov	ip, r0
 8002a0e:	44bc      	add	ip, r7
 8002a10:	4463      	add	r3, ip
 8002a12:	7812      	ldrb	r2, [r2, #0]
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d200      	bcs.n	8002a1c <initEEPROMEmulated+0x32c>
 8002a1a:	e714      	b.n	8002846 <initEEPROMEmulated+0x156>
	}
	erasePage(Page_);
 8002a1c:	4b27      	ldr	r3, [pc, #156]	@ (8002abc <initEEPROMEmulated+0x3cc>)
 8002a1e:	000c      	movs	r4, r1
 8002a20:	185b      	adds	r3, r3, r1
 8002a22:	2208      	movs	r2, #8
 8002a24:	4694      	mov	ip, r2
 8002a26:	44bc      	add	ip, r7
 8002a28:	4463      	add	r3, ip
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f7ff fdf3 	bl	8002618 <erasePage>
	writeFLASH((uint64_t *) (Flag_EEPROM-1),pointArray_,size_);
 8002a32:	4b24      	ldr	r3, [pc, #144]	@ (8002ac4 <initEEPROMEmulated+0x3d4>)
 8002a34:	0022      	movs	r2, r4
 8002a36:	189b      	adds	r3, r3, r2
 8002a38:	2108      	movs	r1, #8
 8002a3a:	468c      	mov	ip, r1
 8002a3c:	44bc      	add	ip, r7
 8002a3e:	4463      	add	r3, ip
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	1f18      	subs	r0, r3, #4
 8002a44:	0014      	movs	r4, r2
 8002a46:	1933      	adds	r3, r6, r4
 8002a48:	2208      	movs	r2, #8
 8002a4a:	4694      	mov	ip, r2
 8002a4c:	44bc      	add	ip, r7
 8002a4e:	4463      	add	r3, ip
 8002a50:	781a      	ldrb	r2, [r3, #0]
 8002a52:	4b1e      	ldr	r3, [pc, #120]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 8002a54:	191b      	adds	r3, r3, r4
 8002a56:	2108      	movs	r1, #8
 8002a58:	468c      	mov	ip, r1
 8002a5a:	44bc      	add	ip, r7
 8002a5c:	4463      	add	r3, ip
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	0019      	movs	r1, r3
 8002a62:	f7ff fe0d 	bl	8002680 <writeFLASH>
	if(!flagVar_){
 8002a66:	4914      	ldr	r1, [pc, #80]	@ (8002ab8 <initEEPROMEmulated+0x3c8>)
 8002a68:	0020      	movs	r0, r4
 8002a6a:	180b      	adds	r3, r1, r0
 8002a6c:	2208      	movs	r2, #8
 8002a6e:	4694      	mov	ip, r2
 8002a70:	44bc      	add	ip, r7
 8002a72:	4463      	add	r3, ip
 8002a74:	781a      	ldrb	r2, [r3, #0]
 8002a76:	2301      	movs	r3, #1
 8002a78:	4053      	eors	r3, r2
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d008      	beq.n	8002a92 <initEEPROMEmulated+0x3a2>
		flagVar_ = 1;
 8002a80:	180b      	adds	r3, r1, r0
 8002a82:	2208      	movs	r2, #8
 8002a84:	18ba      	adds	r2, r7, r2
 8002a86:	189a      	adds	r2, r3, r2
 8002a88:	2301      	movs	r3, #1
 8002a8a:	7013      	strb	r3, [r2, #0]
		goto initEEPROM_V;
 8002a8c:	e68d      	b.n	80027aa <initEEPROMEmulated+0xba>
		goto saveDataEEPROM_RAM;
 8002a8e:	46c0      	nop			@ (mov r8, r8)
 8002a90:	e000      	b.n	8002a94 <initEEPROMEmulated+0x3a4>
	}

	// Save the Data in RAM
saveDataEEPROM_RAM:
 8002a92:	46c0      	nop			@ (mov r8, r8)

	for (uint8_t i = 0; i<128; i++)
 8002a94:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <initEEPROMEmulated+0x3f4>)
 8002a96:	2230      	movs	r2, #48	@ 0x30
 8002a98:	189b      	adds	r3, r3, r2
 8002a9a:	2208      	movs	r2, #8
 8002a9c:	4694      	mov	ip, r2
 8002a9e:	44bc      	add	ip, r7
 8002aa0:	4463      	add	r3, ip
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
 8002aa6:	e043      	b.n	8002b30 <initEEPROMEmulated+0x440>
 8002aa8:	fffffb20 	.word	0xfffffb20
 8002aac:	0803f000 	.word	0x0803f000
 8002ab0:	000004a4 	.word	0x000004a4
 8002ab4:	000004a3 	.word	0x000004a3
 8002ab8:	0000049b 	.word	0x0000049b
 8002abc:	0000049a 	.word	0x0000049a
 8002ac0:	0803f004 	.word	0x0803f004
 8002ac4:	00000494 	.word	0x00000494
 8002ac8:	fffffbe8 	.word	0xfffffbe8
 8002acc:	0000049c 	.word	0x0000049c
 8002ad0:	0803f804 	.word	0x0803f804
 8002ad4:	0803f800 	.word	0x0803f800
 8002ad8:	fffffb58 	.word	0xfffffb58
 8002adc:	00000493 	.word	0x00000493
 8002ae0:	0803f810 	.word	0x0803f810
 8002ae4:	00000492 	.word	0x00000492
		reePlantilla[i] = (uint8_t) findLastValue((uint32_t) &eePlantilla[i]);
 8002ae8:	4c63      	ldr	r4, [pc, #396]	@ (8002c78 <initEEPROMEmulated+0x588>)
 8002aea:	2530      	movs	r5, #48	@ 0x30
 8002aec:	1963      	adds	r3, r4, r5
 8002aee:	2208      	movs	r2, #8
 8002af0:	4694      	mov	ip, r2
 8002af2:	44bc      	add	ip, r7
 8002af4:	4463      	add	r3, ip
 8002af6:	781a      	ldrb	r2, [r3, #0]
 8002af8:	4b60      	ldr	r3, [pc, #384]	@ (8002c7c <initEEPROMEmulated+0x58c>)
 8002afa:	18d3      	adds	r3, r2, r3
 8002afc:	0018      	movs	r0, r3
 8002afe:	f000 faa9 	bl	8003054 <findLastValue>
 8002b02:	0002      	movs	r2, r0
 8002b04:	1963      	adds	r3, r4, r5
 8002b06:	2108      	movs	r1, #8
 8002b08:	468c      	mov	ip, r1
 8002b0a:	44bc      	add	ip, r7
 8002b0c:	4463      	add	r3, ip
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	b2d1      	uxtb	r1, r2
 8002b12:	4a5b      	ldr	r2, [pc, #364]	@ (8002c80 <initEEPROMEmulated+0x590>)
 8002b14:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i<128; i++)
 8002b16:	1963      	adds	r3, r4, r5
 8002b18:	2208      	movs	r2, #8
 8002b1a:	4694      	mov	ip, r2
 8002b1c:	44bc      	add	ip, r7
 8002b1e:	4463      	add	r3, ip
 8002b20:	781a      	ldrb	r2, [r3, #0]
 8002b22:	1963      	adds	r3, r4, r5
 8002b24:	2108      	movs	r1, #8
 8002b26:	468c      	mov	ip, r1
 8002b28:	44bc      	add	ip, r7
 8002b2a:	4463      	add	r3, ip
 8002b2c:	3201      	adds	r2, #1
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	4b51      	ldr	r3, [pc, #324]	@ (8002c78 <initEEPROMEmulated+0x588>)
 8002b32:	2230      	movs	r2, #48	@ 0x30
 8002b34:	189b      	adds	r3, r3, r2
 8002b36:	2208      	movs	r2, #8
 8002b38:	4694      	mov	ip, r2
 8002b3a:	44bc      	add	ip, r7
 8002b3c:	4463      	add	r3, ip
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	b25b      	sxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	dad0      	bge.n	8002ae8 <initEEPROMEmulated+0x3f8>

	reevolt_div 	= 	(uint8_t) findLastValue((uint32_t) &eevolt_div);
 8002b46:	4b4f      	ldr	r3, [pc, #316]	@ (8002c84 <initEEPROMEmulated+0x594>)
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f000 fa83 	bl	8003054 <findLastValue>
 8002b4e:	0003      	movs	r3, r0
 8002b50:	b2da      	uxtb	r2, r3
 8002b52:	4b4d      	ldr	r3, [pc, #308]	@ (8002c88 <initEEPROMEmulated+0x598>)
 8002b54:	701a      	strb	r2, [r3, #0]
	reevolt_mul 	= 	(uint8_t) findLastValue((uint32_t) &eevolt_mul);
 8002b56:	4b4d      	ldr	r3, [pc, #308]	@ (8002c8c <initEEPROMEmulated+0x59c>)
 8002b58:	0018      	movs	r0, r3
 8002b5a:	f000 fa7b 	bl	8003054 <findLastValue>
 8002b5e:	0003      	movs	r3, r0
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	4b4b      	ldr	r3, [pc, #300]	@ (8002c90 <initEEPROMEmulated+0x5a0>)
 8002b64:	701a      	strb	r2, [r3, #0]
	reef_voltaje 	= 	(uint8_t) findLastValue((uint32_t) &eef_voltaje);
 8002b66:	4b4b      	ldr	r3, [pc, #300]	@ (8002c94 <initEEPROMEmulated+0x5a4>)
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f000 fa73 	bl	8003054 <findLastValue>
 8002b6e:	0003      	movs	r3, r0
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	4b49      	ldr	r3, [pc, #292]	@ (8002c98 <initEEPROMEmulated+0x5a8>)
 8002b74:	701a      	strb	r2, [r3, #0]
	reeEstado1 		= 	(uint8_t) findLastValue((uint32_t) &eeEstado1);
 8002b76:	4b49      	ldr	r3, [pc, #292]	@ (8002c9c <initEEPROMEmulated+0x5ac>)
 8002b78:	0018      	movs	r0, r3
 8002b7a:	f000 fa6b 	bl	8003054 <findLastValue>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	b2da      	uxtb	r2, r3
 8002b82:	4b47      	ldr	r3, [pc, #284]	@ (8002ca0 <initEEPROMEmulated+0x5b0>)
 8002b84:	701a      	strb	r2, [r3, #0]
	reeTimeUnix1 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix1);
 8002b86:	4b47      	ldr	r3, [pc, #284]	@ (8002ca4 <initEEPROMEmulated+0x5b4>)
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f000 fa63 	bl	8003054 <findLastValue>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	4b45      	ldr	r3, [pc, #276]	@ (8002ca8 <initEEPROMEmulated+0x5b8>)
 8002b94:	701a      	strb	r2, [r3, #0]
	reeTimeUnix2 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix2);
 8002b96:	4b45      	ldr	r3, [pc, #276]	@ (8002cac <initEEPROMEmulated+0x5bc>)
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f000 fa5b 	bl	8003054 <findLastValue>
 8002b9e:	0003      	movs	r3, r0
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	4b43      	ldr	r3, [pc, #268]	@ (8002cb0 <initEEPROMEmulated+0x5c0>)
 8002ba4:	701a      	strb	r2, [r3, #0]
	reeTimeUnix3 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix3);
 8002ba6:	4b43      	ldr	r3, [pc, #268]	@ (8002cb4 <initEEPROMEmulated+0x5c4>)
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f000 fa53 	bl	8003054 <findLastValue>
 8002bae:	0003      	movs	r3, r0
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	4b41      	ldr	r3, [pc, #260]	@ (8002cb8 <initEEPROMEmulated+0x5c8>)
 8002bb4:	701a      	strb	r2, [r3, #0]
	reeTimeUnix4 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix4);
 8002bb6:	4b41      	ldr	r3, [pc, #260]	@ (8002cbc <initEEPROMEmulated+0x5cc>)
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f000 fa4b 	bl	8003054 <findLastValue>
 8002bbe:	0003      	movs	r3, r0
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc0 <initEEPROMEmulated+0x5d0>)
 8002bc4:	701a      	strb	r2, [r3, #0]
	reeLat1 		= 	(uint8_t) findLastValue((uint32_t) &eeLat1);
 8002bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc4 <initEEPROMEmulated+0x5d4>)
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f000 fa43 	bl	8003054 <findLastValue>
 8002bce:	0003      	movs	r3, r0
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc8 <initEEPROMEmulated+0x5d8>)
 8002bd4:	701a      	strb	r2, [r3, #0]
	reeLat2 		= 	(uint8_t) findLastValue((uint32_t) &eeLat2);
 8002bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8002ccc <initEEPROMEmulated+0x5dc>)
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f000 fa3b 	bl	8003054 <findLastValue>
 8002bde:	0003      	movs	r3, r0
 8002be0:	b2da      	uxtb	r2, r3
 8002be2:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd0 <initEEPROMEmulated+0x5e0>)
 8002be4:	701a      	strb	r2, [r3, #0]
	reeLat3 		= 	(uint8_t) findLastValue((uint32_t) &eeLat3);
 8002be6:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd4 <initEEPROMEmulated+0x5e4>)
 8002be8:	0018      	movs	r0, r3
 8002bea:	f000 fa33 	bl	8003054 <findLastValue>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	4b39      	ldr	r3, [pc, #228]	@ (8002cd8 <initEEPROMEmulated+0x5e8>)
 8002bf4:	701a      	strb	r2, [r3, #0]
	reeLat4 		= 	(uint8_t) findLastValue((uint32_t) &eeLat4);
 8002bf6:	4b39      	ldr	r3, [pc, #228]	@ (8002cdc <initEEPROMEmulated+0x5ec>)
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f000 fa2b 	bl	8003054 <findLastValue>
 8002bfe:	0003      	movs	r3, r0
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	4b37      	ldr	r3, [pc, #220]	@ (8002ce0 <initEEPROMEmulated+0x5f0>)
 8002c04:	701a      	strb	r2, [r3, #0]
	reeLong1 		= 	(uint8_t) findLastValue((uint32_t) &eeLong1);
 8002c06:	4b37      	ldr	r3, [pc, #220]	@ (8002ce4 <initEEPROMEmulated+0x5f4>)
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f000 fa23 	bl	8003054 <findLastValue>
 8002c0e:	0003      	movs	r3, r0
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	4b35      	ldr	r3, [pc, #212]	@ (8002ce8 <initEEPROMEmulated+0x5f8>)
 8002c14:	701a      	strb	r2, [r3, #0]
	reeLong2 		=	(uint8_t) findLastValue((uint32_t) &eeLong2);
 8002c16:	4b35      	ldr	r3, [pc, #212]	@ (8002cec <initEEPROMEmulated+0x5fc>)
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f000 fa1b 	bl	8003054 <findLastValue>
 8002c1e:	0003      	movs	r3, r0
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	4b33      	ldr	r3, [pc, #204]	@ (8002cf0 <initEEPROMEmulated+0x600>)
 8002c24:	701a      	strb	r2, [r3, #0]
	reeLong3 		= 	(uint8_t) findLastValue((uint32_t) &eeLong3);
 8002c26:	4b33      	ldr	r3, [pc, #204]	@ (8002cf4 <initEEPROMEmulated+0x604>)
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f000 fa13 	bl	8003054 <findLastValue>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	4b31      	ldr	r3, [pc, #196]	@ (8002cf8 <initEEPROMEmulated+0x608>)
 8002c34:	701a      	strb	r2, [r3, #0]
	reeLong4 		= 	(uint8_t) findLastValue((uint32_t) &eeLong4);
 8002c36:	4b31      	ldr	r3, [pc, #196]	@ (8002cfc <initEEPROMEmulated+0x60c>)
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f000 fa0b 	bl	8003054 <findLastValue>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	4b2f      	ldr	r3, [pc, #188]	@ (8002d00 <initEEPROMEmulated+0x610>)
 8002c44:	701a      	strb	r2, [r3, #0]
	reeCntRegDATA 	=	(uint16_t) findLastValue((uint32_t) &eeCntRegDATA);
 8002c46:	4b2f      	ldr	r3, [pc, #188]	@ (8002d04 <initEEPROMEmulated+0x614>)
 8002c48:	0018      	movs	r0, r3
 8002c4a:	f000 fa03 	bl	8003054 <findLastValue>
 8002c4e:	0003      	movs	r3, r0
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	4b2d      	ldr	r3, [pc, #180]	@ (8002d08 <initEEPROMEmulated+0x618>)
 8002c54:	801a      	strh	r2, [r3, #0]
	reeCntRegEVENT 	=	(uint16_t) findLastValue((uint32_t) &eeCntRegEVENT);
 8002c56:	4b2d      	ldr	r3, [pc, #180]	@ (8002d0c <initEEPROMEmulated+0x61c>)
 8002c58:	0018      	movs	r0, r3
 8002c5a:	f000 f9fb 	bl	8003054 <findLastValue>
 8002c5e:	0003      	movs	r3, r0
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	4b2b      	ldr	r3, [pc, #172]	@ (8002d10 <initEEPROMEmulated+0x620>)
 8002c64:	801a      	strh	r2, [r3, #0]

}
 8002c66:	46c0      	nop			@ (mov r8, r8)
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	239c      	movs	r3, #156	@ 0x9c
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	449d      	add	sp, r3
 8002c70:	bc80      	pop	{r7}
 8002c72:	46b8      	mov	r8, r7
 8002c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c76:	46c0      	nop			@ (mov r8, r8)
 8002c78:	00000492 	.word	0x00000492
 8002c7c:	0803f000 	.word	0x0803f000
 8002c80:	20000cac 	.word	0x20000cac
 8002c84:	0803f800 	.word	0x0803f800
 8002c88:	200001b8 	.word	0x200001b8
 8002c8c:	0803f801 	.word	0x0803f801
 8002c90:	200001b9 	.word	0x200001b9
 8002c94:	0803f802 	.word	0x0803f802
 8002c98:	20000d2c 	.word	0x20000d2c
 8002c9c:	0803f803 	.word	0x0803f803
 8002ca0:	200001ba 	.word	0x200001ba
 8002ca4:	0803f804 	.word	0x0803f804
 8002ca8:	20000d2d 	.word	0x20000d2d
 8002cac:	0803f805 	.word	0x0803f805
 8002cb0:	20000d2e 	.word	0x20000d2e
 8002cb4:	0803f806 	.word	0x0803f806
 8002cb8:	20000d2f 	.word	0x20000d2f
 8002cbc:	0803f807 	.word	0x0803f807
 8002cc0:	20000d30 	.word	0x20000d30
 8002cc4:	0803f808 	.word	0x0803f808
 8002cc8:	200001bb 	.word	0x200001bb
 8002ccc:	0803f809 	.word	0x0803f809
 8002cd0:	200001bc 	.word	0x200001bc
 8002cd4:	0803f80a 	.word	0x0803f80a
 8002cd8:	200001bd 	.word	0x200001bd
 8002cdc:	0803f80b 	.word	0x0803f80b
 8002ce0:	200001be 	.word	0x200001be
 8002ce4:	0803f80c 	.word	0x0803f80c
 8002ce8:	200001bf 	.word	0x200001bf
 8002cec:	0803f80d 	.word	0x0803f80d
 8002cf0:	200001c0 	.word	0x200001c0
 8002cf4:	0803f80e 	.word	0x0803f80e
 8002cf8:	200001c1 	.word	0x200001c1
 8002cfc:	0803f80f 	.word	0x0803f80f
 8002d00:	200001c2 	.word	0x200001c2
 8002d04:	0803f810 	.word	0x0803f810
 8002d08:	20000d32 	.word	0x20000d32
 8002d0c:	0803f812 	.word	0x0803f812
 8002d10:	20000d34 	.word	0x20000d34

08002d14 <restartFlashMemory>:
/**
  * @brief  Restart Flash Memory
  * @param
  * @retval
  */
void restartFlashMemory(void){
 8002d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d16:	4cc3      	ldr	r4, [pc, #780]	@ (8003024 <restartFlashMemory+0x310>)
 8002d18:	44a5      	add	sp, r4
 8002d1a:	af00      	add	r7, sp, #0
	uint64_t arrayDataP_[sizeEEPROM_P] = {0};
 8002d1c:	4bc2      	ldr	r3, [pc, #776]	@ (8003028 <restartFlashMemory+0x314>)
 8002d1e:	2693      	movs	r6, #147	@ 0x93
 8002d20:	00f6      	lsls	r6, r6, #3
 8002d22:	199b      	adds	r3, r3, r6
 8002d24:	2258      	movs	r2, #88	@ 0x58
 8002d26:	4694      	mov	ip, r2
 8002d28:	44bc      	add	ip, r7
 8002d2a:	4463      	add	r3, ip
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	2380      	movs	r3, #128	@ 0x80
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	001a      	movs	r2, r3
 8002d34:	2100      	movs	r1, #0
 8002d36:	f018 f8a1 	bl	801ae7c <memset>
	uint64_t arrayDataV_[sizeEEPROM_V] = {0};
 8002d3a:	4bbc      	ldr	r3, [pc, #752]	@ (800302c <restartFlashMemory+0x318>)
 8002d3c:	199b      	adds	r3, r3, r6
 8002d3e:	2258      	movs	r2, #88	@ 0x58
 8002d40:	4694      	mov	ip, r2
 8002d42:	44bc      	add	ip, r7
 8002d44:	4463      	add	r3, ip
 8002d46:	0018      	movs	r0, r3
 8002d48:	2390      	movs	r3, #144	@ 0x90
 8002d4a:	001a      	movs	r2, r3
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	f018 f895 	bl	801ae7c <memset>

	uint8_t * varInit = (uint8_t *) Page_126;
 8002d52:	4bb7      	ldr	r3, [pc, #732]	@ (8003030 <restartFlashMemory+0x31c>)
 8002d54:	4ab7      	ldr	r2, [pc, #732]	@ (8003034 <restartFlashMemory+0x320>)
 8002d56:	2158      	movs	r1, #88	@ 0x58
 8002d58:	1852      	adds	r2, r2, r1
 8002d5a:	19d2      	adds	r2, r2, r7
 8002d5c:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_P; i++){
 8002d5e:	4bb6      	ldr	r3, [pc, #728]	@ (8003038 <restartFlashMemory+0x324>)
 8002d60:	2258      	movs	r2, #88	@ 0x58
 8002d62:	189b      	adds	r3, r3, r2
 8002d64:	19da      	adds	r2, r3, r7
 8002d66:	2300      	movs	r3, #0
 8002d68:	7013      	strb	r3, [r2, #0]
 8002d6a:	e030      	b.n	8002dce <restartFlashMemory+0xba>
		arrayDataP_[i] = ((uint64_t )(varInit) << 32);
 8002d6c:	48b1      	ldr	r0, [pc, #708]	@ (8003034 <restartFlashMemory+0x320>)
 8002d6e:	2358      	movs	r3, #88	@ 0x58
 8002d70:	18c3      	adds	r3, r0, r3
 8002d72:	19db      	adds	r3, r3, r7
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d78:	17db      	asrs	r3, r3, #31
 8002d7a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d7c:	4eae      	ldr	r6, [pc, #696]	@ (8003038 <restartFlashMemory+0x324>)
 8002d7e:	2358      	movs	r3, #88	@ 0x58
 8002d80:	18f3      	adds	r3, r6, r3
 8002d82:	19db      	adds	r3, r3, r7
 8002d84:	7819      	ldrb	r1, [r3, #0]
 8002d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d88:	001b      	movs	r3, r3
 8002d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d90:	4ba5      	ldr	r3, [pc, #660]	@ (8003028 <restartFlashMemory+0x314>)
 8002d92:	2293      	movs	r2, #147	@ 0x93
 8002d94:	00d2      	lsls	r2, r2, #3
 8002d96:	189b      	adds	r3, r3, r2
 8002d98:	2258      	movs	r2, #88	@ 0x58
 8002d9a:	18ba      	adds	r2, r7, r2
 8002d9c:	189a      	adds	r2, r3, r2
 8002d9e:	00cb      	lsls	r3, r1, #3
 8002da0:	18d3      	adds	r3, r2, r3
 8002da2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002da4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002da6:	6019      	str	r1, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
		varInit ++;
 8002daa:	2358      	movs	r3, #88	@ 0x58
 8002dac:	18c3      	adds	r3, r0, r3
 8002dae:	19db      	adds	r3, r3, r7
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	3301      	adds	r3, #1
 8002db4:	2258      	movs	r2, #88	@ 0x58
 8002db6:	1882      	adds	r2, r0, r2
 8002db8:	19d2      	adds	r2, r2, r7
 8002dba:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_P; i++){
 8002dbc:	2358      	movs	r3, #88	@ 0x58
 8002dbe:	18f3      	adds	r3, r6, r3
 8002dc0:	19db      	adds	r3, r3, r7
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2258      	movs	r2, #88	@ 0x58
 8002dc6:	18b2      	adds	r2, r6, r2
 8002dc8:	19d2      	adds	r2, r2, r7
 8002dca:	3301      	adds	r3, #1
 8002dcc:	7013      	strb	r3, [r2, #0]
 8002dce:	4b9a      	ldr	r3, [pc, #616]	@ (8003038 <restartFlashMemory+0x324>)
 8002dd0:	2258      	movs	r2, #88	@ 0x58
 8002dd2:	189b      	adds	r3, r3, r2
 8002dd4:	19db      	adds	r3, r3, r7
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	b25b      	sxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	dac6      	bge.n	8002d6c <restartFlashMemory+0x58>
	}

	arrayDataP_[eedato_seg1] |= 0xAA;
 8002dde:	4b92      	ldr	r3, [pc, #584]	@ (8003028 <restartFlashMemory+0x314>)
 8002de0:	2093      	movs	r0, #147	@ 0x93
 8002de2:	00c0      	lsls	r0, r0, #3
 8002de4:	181b      	adds	r3, r3, r0
 8002de6:	2258      	movs	r2, #88	@ 0x58
 8002de8:	4694      	mov	ip, r2
 8002dea:	44bc      	add	ip, r7
 8002dec:	4463      	add	r3, ip
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	21aa      	movs	r1, #170	@ 0xaa
 8002df4:	4311      	orrs	r1, r2
 8002df6:	000c      	movs	r4, r1
 8002df8:	2100      	movs	r1, #0
 8002dfa:	4319      	orrs	r1, r3
 8002dfc:	000d      	movs	r5, r1
 8002dfe:	4b8a      	ldr	r3, [pc, #552]	@ (8003028 <restartFlashMemory+0x314>)
 8002e00:	181b      	adds	r3, r3, r0
 8002e02:	2258      	movs	r2, #88	@ 0x58
 8002e04:	4694      	mov	ip, r2
 8002e06:	44bc      	add	ip, r7
 8002e08:	4463      	add	r3, ip
 8002e0a:	601c      	str	r4, [r3, #0]
 8002e0c:	605d      	str	r5, [r3, #4]
	arrayDataP_[eedato_seg2] |= 0x66;
 8002e0e:	4b86      	ldr	r3, [pc, #536]	@ (8003028 <restartFlashMemory+0x314>)
 8002e10:	0005      	movs	r5, r0
 8002e12:	181b      	adds	r3, r3, r0
 8002e14:	2258      	movs	r2, #88	@ 0x58
 8002e16:	18ba      	adds	r2, r7, r2
 8002e18:	189a      	adds	r2, r3, r2
 8002e1a:	2382      	movs	r3, #130	@ 0x82
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	18d3      	adds	r3, r2, r3
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2166      	movs	r1, #102	@ 0x66
 8002e26:	4311      	orrs	r1, r2
 8002e28:	6439      	str	r1, [r7, #64]	@ 0x40
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	4319      	orrs	r1, r3
 8002e2e:	6479      	str	r1, [r7, #68]	@ 0x44
 8002e30:	4b7d      	ldr	r3, [pc, #500]	@ (8003028 <restartFlashMemory+0x314>)
 8002e32:	195b      	adds	r3, r3, r5
 8002e34:	2258      	movs	r2, #88	@ 0x58
 8002e36:	18ba      	adds	r2, r7, r2
 8002e38:	189a      	adds	r2, r3, r2
 8002e3a:	2382      	movs	r3, #130	@ 0x82
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	18d3      	adds	r3, r2, r3
 8002e40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e44:	6019      	str	r1, [r3, #0]
 8002e46:	605a      	str	r2, [r3, #4]
	arrayDataP_[eedato_seg3] |= 0xCC;
 8002e48:	4b77      	ldr	r3, [pc, #476]	@ (8003028 <restartFlashMemory+0x314>)
 8002e4a:	195b      	adds	r3, r3, r5
 8002e4c:	2258      	movs	r2, #88	@ 0x58
 8002e4e:	18ba      	adds	r2, r7, r2
 8002e50:	189a      	adds	r2, r3, r2
 8002e52:	23fe      	movs	r3, #254	@ 0xfe
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	18d3      	adds	r3, r2, r3
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	21cc      	movs	r1, #204	@ 0xcc
 8002e5e:	4311      	orrs	r1, r2
 8002e60:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e62:	2100      	movs	r1, #0
 8002e64:	4319      	orrs	r1, r3
 8002e66:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8002e68:	4b6f      	ldr	r3, [pc, #444]	@ (8003028 <restartFlashMemory+0x314>)
 8002e6a:	195b      	adds	r3, r3, r5
 8002e6c:	2258      	movs	r2, #88	@ 0x58
 8002e6e:	18ba      	adds	r2, r7, r2
 8002e70:	189a      	adds	r2, r3, r2
 8002e72:	23fe      	movs	r3, #254	@ 0xfe
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	18d3      	adds	r3, r2, r3
 8002e78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002e7a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e7c:	6019      	str	r1, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
	arrayDataP_[eeversion1] |= (uint32_t) versionFirm1;
 8002e80:	4b69      	ldr	r3, [pc, #420]	@ (8003028 <restartFlashMemory+0x314>)
 8002e82:	195b      	adds	r3, r3, r5
 8002e84:	2258      	movs	r2, #88	@ 0x58
 8002e86:	18ba      	adds	r2, r7, r2
 8002e88:	189a      	adds	r2, r3, r2
 8002e8a:	23f6      	movs	r3, #246	@ 0xf6
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	18d3      	adds	r3, r2, r3
 8002e90:	6818      	ldr	r0, [r3, #0]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	4b69      	ldr	r3, [pc, #420]	@ (800303c <restartFlashMemory+0x328>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea0:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 8002ea2:	001a      	movs	r2, r3
 8002ea4:	4302      	orrs	r2, r0
 8002ea6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002ea8:	0023      	movs	r3, r4
 8002eaa:	430b      	orrs	r3, r1
 8002eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002eae:	4b5e      	ldr	r3, [pc, #376]	@ (8003028 <restartFlashMemory+0x314>)
 8002eb0:	002c      	movs	r4, r5
 8002eb2:	191b      	adds	r3, r3, r4
 8002eb4:	2258      	movs	r2, #88	@ 0x58
 8002eb6:	18ba      	adds	r2, r7, r2
 8002eb8:	189a      	adds	r2, r3, r2
 8002eba:	23f6      	movs	r3, #246	@ 0xf6
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	18d3      	adds	r3, r2, r3
 8002ec0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ec4:	6019      	str	r1, [r3, #0]
 8002ec6:	605a      	str	r2, [r3, #4]
	arrayDataP_[eeversion2] |= (uint32_t) versionFirm2;
 8002ec8:	4b57      	ldr	r3, [pc, #348]	@ (8003028 <restartFlashMemory+0x314>)
 8002eca:	191b      	adds	r3, r3, r4
 8002ecc:	2258      	movs	r2, #88	@ 0x58
 8002ece:	18ba      	adds	r2, r7, r2
 8002ed0:	189a      	adds	r2, r3, r2
 8002ed2:	23f8      	movs	r3, #248	@ 0xf8
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	18d3      	adds	r3, r2, r3
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	4958      	ldr	r1, [pc, #352]	@ (8003040 <restartFlashMemory+0x32c>)
 8002ede:	7809      	ldrb	r1, [r1, #0]
 8002ee0:	6239      	str	r1, [r7, #32]
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	6279      	str	r1, [r7, #36]	@ 0x24
 8002ee6:	6a38      	ldr	r0, [r7, #32]
 8002ee8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002eea:	0005      	movs	r5, r0
 8002eec:	4315      	orrs	r5, r2
 8002eee:	61bd      	str	r5, [r7, #24]
 8002ef0:	4319      	orrs	r1, r3
 8002ef2:	61f9      	str	r1, [r7, #28]
 8002ef4:	4b4c      	ldr	r3, [pc, #304]	@ (8003028 <restartFlashMemory+0x314>)
 8002ef6:	191b      	adds	r3, r3, r4
 8002ef8:	2258      	movs	r2, #88	@ 0x58
 8002efa:	18ba      	adds	r2, r7, r2
 8002efc:	189a      	adds	r2, r3, r2
 8002efe:	23f8      	movs	r3, #248	@ 0xf8
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	18d3      	adds	r3, r2, r3
 8002f04:	69b9      	ldr	r1, [r7, #24]
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	6019      	str	r1, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]

	varInit = (uint8_t *) Page_127;
 8002f0c:	4b4d      	ldr	r3, [pc, #308]	@ (8003044 <restartFlashMemory+0x330>)
 8002f0e:	4a49      	ldr	r2, [pc, #292]	@ (8003034 <restartFlashMemory+0x320>)
 8002f10:	2158      	movs	r1, #88	@ 0x58
 8002f12:	1852      	adds	r2, r2, r1
 8002f14:	19d2      	adds	r2, r2, r7
 8002f16:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_V; i++){
 8002f18:	4b4b      	ldr	r3, [pc, #300]	@ (8003048 <restartFlashMemory+0x334>)
 8002f1a:	2258      	movs	r2, #88	@ 0x58
 8002f1c:	189b      	adds	r3, r3, r2
 8002f1e:	19db      	adds	r3, r3, r7
 8002f20:	2200      	movs	r2, #0
 8002f22:	701a      	strb	r2, [r3, #0]
 8002f24:	e05a      	b.n	8002fdc <restartFlashMemory+0x2c8>
		arrayDataV_[i] |= ((uint64_t )(varInit) << 32);
 8002f26:	4c48      	ldr	r4, [pc, #288]	@ (8003048 <restartFlashMemory+0x334>)
 8002f28:	2358      	movs	r3, #88	@ 0x58
 8002f2a:	18e3      	adds	r3, r4, r3
 8002f2c:	19db      	adds	r3, r3, r7
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	4a3e      	ldr	r2, [pc, #248]	@ (800302c <restartFlashMemory+0x318>)
 8002f32:	2693      	movs	r6, #147	@ 0x93
 8002f34:	00f6      	lsls	r6, r6, #3
 8002f36:	1992      	adds	r2, r2, r6
 8002f38:	2158      	movs	r1, #88	@ 0x58
 8002f3a:	468c      	mov	ip, r1
 8002f3c:	44bc      	add	ip, r7
 8002f3e:	4462      	add	r2, ip
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	18d3      	adds	r3, r2, r3
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	483a      	ldr	r0, [pc, #232]	@ (8003034 <restartFlashMemory+0x320>)
 8002f4a:	2158      	movs	r1, #88	@ 0x58
 8002f4c:	1841      	adds	r1, r0, r1
 8002f4e:	19c9      	adds	r1, r1, r7
 8002f50:	6809      	ldr	r1, [r1, #0]
 8002f52:	6139      	str	r1, [r7, #16]
 8002f54:	17c9      	asrs	r1, r1, #31
 8002f56:	6179      	str	r1, [r7, #20]
 8002f58:	6939      	ldr	r1, [r7, #16]
 8002f5a:	0009      	movs	r1, r1
 8002f5c:	60f9      	str	r1, [r7, #12]
 8002f5e:	2100      	movs	r1, #0
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	2158      	movs	r1, #88	@ 0x58
 8002f64:	1861      	adds	r1, r4, r1
 8002f66:	19c9      	adds	r1, r1, r7
 8002f68:	7809      	ldrb	r1, [r1, #0]
 8002f6a:	468c      	mov	ip, r1
 8002f6c:	68bc      	ldr	r4, [r7, #8]
 8002f6e:	68fd      	ldr	r5, [r7, #12]
 8002f70:	0021      	movs	r1, r4
 8002f72:	4311      	orrs	r1, r2
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	0029      	movs	r1, r5
 8002f78:	4319      	orrs	r1, r3
 8002f7a:	6079      	str	r1, [r7, #4]
 8002f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800302c <restartFlashMemory+0x318>)
 8002f7e:	199b      	adds	r3, r3, r6
 8002f80:	2258      	movs	r2, #88	@ 0x58
 8002f82:	18ba      	adds	r2, r7, r2
 8002f84:	189a      	adds	r2, r3, r2
 8002f86:	4663      	mov	r3, ip
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	18d3      	adds	r3, r2, r3
 8002f8c:	6839      	ldr	r1, [r7, #0]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6019      	str	r1, [r3, #0]
 8002f92:	605a      	str	r2, [r3, #4]
		if( (varInit >= ((uint8_t * ) &eeCntRegDATA))){
 8002f94:	2358      	movs	r3, #88	@ 0x58
 8002f96:	18c3      	adds	r3, r0, r3
 8002f98:	19db      	adds	r3, r3, r7
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800304c <restartFlashMemory+0x338>)
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d308      	bcc.n	8002fb4 <restartFlashMemory+0x2a0>
			varInit++;
 8002fa2:	2358      	movs	r3, #88	@ 0x58
 8002fa4:	18c3      	adds	r3, r0, r3
 8002fa6:	19db      	adds	r3, r3, r7
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3301      	adds	r3, #1
 8002fac:	2258      	movs	r2, #88	@ 0x58
 8002fae:	1882      	adds	r2, r0, r2
 8002fb0:	19d2      	adds	r2, r2, r7
 8002fb2:	6013      	str	r3, [r2, #0]
		}
		varInit++;
 8002fb4:	4a1f      	ldr	r2, [pc, #124]	@ (8003034 <restartFlashMemory+0x320>)
 8002fb6:	2358      	movs	r3, #88	@ 0x58
 8002fb8:	18d3      	adds	r3, r2, r3
 8002fba:	19db      	adds	r3, r3, r7
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	2158      	movs	r1, #88	@ 0x58
 8002fc2:	1852      	adds	r2, r2, r1
 8002fc4:	19d2      	adds	r2, r2, r7
 8002fc6:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_V; i++){
 8002fc8:	491f      	ldr	r1, [pc, #124]	@ (8003048 <restartFlashMemory+0x334>)
 8002fca:	2358      	movs	r3, #88	@ 0x58
 8002fcc:	18cb      	adds	r3, r1, r3
 8002fce:	19db      	adds	r3, r3, r7
 8002fd0:	781a      	ldrb	r2, [r3, #0]
 8002fd2:	2358      	movs	r3, #88	@ 0x58
 8002fd4:	18cb      	adds	r3, r1, r3
 8002fd6:	19db      	adds	r3, r3, r7
 8002fd8:	3201      	adds	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <restartFlashMemory+0x334>)
 8002fde:	2258      	movs	r2, #88	@ 0x58
 8002fe0:	189b      	adds	r3, r3, r2
 8002fe2:	19db      	adds	r3, r3, r7
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b11      	cmp	r3, #17
 8002fe8:	d99d      	bls.n	8002f26 <restartFlashMemory+0x212>
	}
	erasePage(126);
 8002fea:	207e      	movs	r0, #126	@ 0x7e
 8002fec:	f7ff fb14 	bl	8002618 <erasePage>
	erasePage(127);
 8002ff0:	207f      	movs	r0, #127	@ 0x7f
 8002ff2:	f7ff fb11 	bl	8002618 <erasePage>
	writeFLASH((uint64_t *) (Page_126),&arrayDataP_[0],sizeEEPROM_P);
 8002ff6:	2390      	movs	r3, #144	@ 0x90
 8002ff8:	2258      	movs	r2, #88	@ 0x58
 8002ffa:	189b      	adds	r3, r3, r2
 8002ffc:	19db      	adds	r3, r3, r7
 8002ffe:	480c      	ldr	r0, [pc, #48]	@ (8003030 <restartFlashMemory+0x31c>)
 8003000:	2280      	movs	r2, #128	@ 0x80
 8003002:	0019      	movs	r1, r3
 8003004:	f7ff fb3c 	bl	8002680 <writeFLASH>
	writeFLASH((uint64_t *) (Page_127),&arrayDataV_[0],sizeEEPROM_V);
 8003008:	2358      	movs	r3, #88	@ 0x58
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	480d      	ldr	r0, [pc, #52]	@ (8003044 <restartFlashMemory+0x330>)
 800300e:	2212      	movs	r2, #18
 8003010:	0019      	movs	r1, r3
 8003012:	f7ff fb35 	bl	8002680 <writeFLASH>
	initEEPROMEmulated();
 8003016:	f7ff fb6b 	bl	80026f0 <initEEPROMEmulated>
}
 800301a:	46c0      	nop			@ (mov r8, r8)
 800301c:	46bd      	mov	sp, r7
 800301e:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <restartFlashMemory+0x33c>)
 8003020:	449d      	add	sp, r3
 8003022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003024:	fffffb0c 	.word	0xfffffb0c
 8003028:	fffffbf8 	.word	0xfffffbf8
 800302c:	fffffb68 	.word	0xfffffb68
 8003030:	0803f000 	.word	0x0803f000
 8003034:	00000494 	.word	0x00000494
 8003038:	00000493 	.word	0x00000493
 800303c:	0801eff0 	.word	0x0801eff0
 8003040:	0801eff1 	.word	0x0801eff1
 8003044:	0803f800 	.word	0x0803f800
 8003048:	00000492 	.word	0x00000492
 800304c:	0803f810 	.word	0x0803f810
 8003050:	000004f4 	.word	0x000004f4

08003054 <findLastValue>:
  * @brief  Find the Last saved Value
  * @param	AddressPage_:		Address Page
  * @param	AddressValue_:		Address Variable
  * @retval Return AddressValue_'s Data
  */
uint32_t findLastValue(uint32_t AddressValue_){
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	uint32_t * AddressPage_ = (uint32_t *) getAddressPage(AddressValue_);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	0018      	movs	r0, r3
 8003060:	f7ff fac6 	bl	80025f0 <getAddressPage>
 8003064:	0002      	movs	r2, r0
 8003066:	000b      	movs	r3, r1
 8003068:	0013      	movs	r3, r2
 800306a:	60bb      	str	r3, [r7, #8]
	uint32_t *pointValuex = AddressPage_ + SizePage_32Bits -1;
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	4a13      	ldr	r2, [pc, #76]	@ (80030bc <findLastValue+0x68>)
 8003070:	4694      	mov	ip, r2
 8003072:	4463      	add	r3, ip
 8003074:	60fb      	str	r3, [r7, #12]
	if(AddressPage_ < ((uint32_t *) 0x803F000) || AddressPage_ >= ((uint32_t *) 0x8040000)){ // Invalid Direction
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	4a11      	ldr	r2, [pc, #68]	@ (80030c0 <findLastValue+0x6c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d903      	bls.n	8003086 <findLastValue+0x32>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	4a10      	ldr	r2, [pc, #64]	@ (80030c4 <findLastValue+0x70>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d90e      	bls.n	80030a4 <findLastValue+0x50>
		return 0xFFFFFFFF;
 8003086:	2301      	movs	r3, #1
 8003088:	425b      	negs	r3, r3
 800308a:	e013      	b.n	80030b4 <findLastValue+0x60>
	}
	while(*pointValuex != AddressValue_){
		pointValuex -= 2;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	3b08      	subs	r3, #8
 8003090:	60fb      	str	r3, [r7, #12]
		if(pointValuex < AddressPage_){
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	429a      	cmp	r2, r3
 8003098:	d204      	bcs.n	80030a4 <findLastValue+0x50>
			restartFlashMemory();
 800309a:	f7ff fe3b 	bl	8002d14 <restartFlashMemory>
			return 0xFFFFFFFF;
 800309e:	2301      	movs	r3, #1
 80030a0:	425b      	negs	r3, r3
 80030a2:	e007      	b.n	80030b4 <findLastValue+0x60>
	while(*pointValuex != AddressValue_){
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d1ee      	bne.n	800308c <findLastValue+0x38>
		}
	}
	return *(pointValuex-1);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	3b04      	subs	r3, #4
 80030b2:	681b      	ldr	r3, [r3, #0]
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b004      	add	sp, #16
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	000007fc 	.word	0x000007fc
 80030c0:	0803efff 	.word	0x0803efff
 80030c4:	0803ffff 	.word	0x0803ffff

080030c8 <pushAddressData>:
  * @param	managerPoint_:		Address in Flash
  * @param	AddressValue_:		Address Variable
  * @param	Value_:				Data
  * @retval None
  */
void pushAddressData(uint64_t * managerPoint_,uint32_t AddressValue_,uint32_t Value_){
 80030c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ca:	b08d      	sub	sp, #52	@ 0x34
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6278      	str	r0, [r7, #36]	@ 0x24
 80030d0:	6239      	str	r1, [r7, #32]
 80030d2:	61fa      	str	r2, [r7, #28]
	uint64_t Data_ = 0;
 80030d4:	2200      	movs	r2, #0
 80030d6:	2300      	movs	r3, #0
 80030d8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030da:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Data_ = ((uint64_t) AddressValue_) << 32;
 80030dc:	6a3b      	ldr	r3, [r7, #32]
 80030de:	613b      	str	r3, [r7, #16]
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	001b      	movs	r3, r3
 80030e8:	60fb      	str	r3, [r7, #12]
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Data_ |= ((uint64_t) Value_);
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	603b      	str	r3, [r7, #0]
 80030fa:	2300      	movs	r3, #0
 80030fc:	607b      	str	r3, [r7, #4]
 80030fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003102:	6838      	ldr	r0, [r7, #0]
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	0006      	movs	r6, r0
 8003108:	4316      	orrs	r6, r2
 800310a:	0034      	movs	r4, r6
 800310c:	4319      	orrs	r1, r3
 800310e:	000d      	movs	r5, r1
 8003110:	62bc      	str	r4, [r7, #40]	@ 0x28
 8003112:	62fd      	str	r5, [r7, #44]	@ 0x2c
	writeFLASH(managerPoint_,&Data_,1);
 8003114:	2310      	movs	r3, #16
 8003116:	2218      	movs	r2, #24
 8003118:	189b      	adds	r3, r3, r2
 800311a:	19d9      	adds	r1, r3, r7
 800311c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311e:	2201      	movs	r2, #1
 8003120:	0018      	movs	r0, r3
 8003122:	f7ff faad 	bl	8002680 <writeFLASH>
}
 8003126:	46c0      	nop			@ (mov r8, r8)
 8003128:	46bd      	mov	sp, r7
 800312a:	b00d      	add	sp, #52	@ 0x34
 800312c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800312e <currentlyPoint>:
/**
  * @brief  Save Address and Data in Flash
  * @param	AddressPage_:		Address Page
  * @retval Return the Address then it is empty
  */
uint64_t currentlyPoint(uint64_t * AddressPage_){
 800312e:	b5b0      	push	{r4, r5, r7, lr}
 8003130:	b084      	sub	sp, #16
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
	uint64_t * Pointx =  AddressPage_ + SizePage_64Bits -1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	22ff      	movs	r2, #255	@ 0xff
 800313a:	00d2      	lsls	r2, r2, #3
 800313c:	4694      	mov	ip, r2
 800313e:	4463      	add	r3, ip
 8003140:	60fb      	str	r3, [r7, #12]
	while(*Pointx == 0xFFFFFFFFFFFFFFFF){
 8003142:	e002      	b.n	800314a <currentlyPoint+0x1c>
		Pointx --;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	3b08      	subs	r3, #8
 8003148:	60fb      	str	r3, [r7, #12]
	while(*Pointx == 0xFFFFFFFFFFFFFFFF){
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	1c51      	adds	r1, r2, #1
 8003152:	d101      	bne.n	8003158 <currentlyPoint+0x2a>
 8003154:	3301      	adds	r3, #1
 8003156:	d0f5      	beq.n	8003144 <currentlyPoint+0x16>
	}
	Pointx++;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3308      	adds	r3, #8
 800315c:	60fb      	str	r3, [r7, #12]
	return Pointx; // Return the direction Init
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	001c      	movs	r4, r3
 8003162:	17db      	asrs	r3, r3, #31
 8003164:	001d      	movs	r5, r3
 8003166:	0022      	movs	r2, r4
 8003168:	002b      	movs	r3, r5
}
 800316a:	0010      	movs	r0, r2
 800316c:	0019      	movs	r1, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	b004      	add	sp, #16
 8003172:	bdb0      	pop	{r4, r5, r7, pc}

08003174 <FlashManager>:
  * @brief  FLASH handling
  * @param	AddressValue_:		Address Variable
  * @param	Value_:				Data
  * @retval None
  */
void FlashManager(uint32_t AddressValue_, uint32_t Value_){
 8003174:	b5b0      	push	{r4, r5, r7, lr}
 8003176:	b08c      	sub	sp, #48	@ 0x30
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
	_Bool flag_Page127 = 1;
 800317e:	242f      	movs	r4, #47	@ 0x2f
 8003180:	193b      	adds	r3, r7, r4
 8003182:	2201      	movs	r2, #1
 8003184:	701a      	strb	r2, [r3, #0]
	uint8_t size_ = sizeEEPROM_V;
 8003186:	252e      	movs	r5, #46	@ 0x2e
 8003188:	197b      	adds	r3, r7, r5
 800318a:	2212      	movs	r2, #18
 800318c:	701a      	strb	r2, [r3, #0]
	uint64_t * AddressPage_ = (uint64_t *) getAddressPage(AddressValue_);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	0018      	movs	r0, r3
 8003192:	f7ff fa2d 	bl	80025f0 <getAddressPage>
 8003196:	0002      	movs	r2, r0
 8003198:	000b      	movs	r3, r1
 800319a:	0013      	movs	r3, r2
 800319c:	61fb      	str	r3, [r7, #28]
	if(AddressPage_ == (uint64_t *) (Page_126)){	// Is here Page 126?
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	4a55      	ldr	r2, [pc, #340]	@ (80032f8 <FlashManager+0x184>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d105      	bne.n	80031b2 <FlashManager+0x3e>
		flag_Page127 = 0;
 80031a6:	193b      	adds	r3, r7, r4
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
		size_ = sizeEEPROM_P;
 80031ac:	197b      	adds	r3, r7, r5
 80031ae:	2280      	movs	r2, #128	@ 0x80
 80031b0:	701a      	strb	r2, [r3, #0]
	}

	// Manager Characteristics
	uint64_t * managerPointInit = AddressPage_;									// Start Page
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	61bb      	str	r3, [r7, #24]
	uint64_t * managerPoint =  (uint64_t *) currentlyPoint(AddressPage_);		// Current Point
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	0018      	movs	r0, r3
 80031ba:	f7ff ffb8 	bl	800312e <currentlyPoint>
 80031be:	0002      	movs	r2, r0
 80031c0:	000b      	movs	r3, r1
 80031c2:	0013      	movs	r3, r2
 80031c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint64_t * managerPointEnd = managerPointInit + SizePage_64Bits -1;			// End Page
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	22ff      	movs	r2, #255	@ 0xff
 80031ca:	00d2      	lsls	r2, r2, #3
 80031cc:	4694      	mov	ip, r2
 80031ce:	4463      	add	r3, ip
 80031d0:	617b      	str	r3, [r7, #20]

	if((managerPoint - 1)== managerPointEnd){	// Is here the End Page?
 80031d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d4:	3b08      	subs	r3, #8
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d000      	beq.n	80031de <FlashManager+0x6a>
 80031dc:	e082      	b.n	80032e4 <FlashManager+0x170>
		// Find the Last Values
		uint32_t * arrayTemp = malloc(size_);
 80031de:	232e      	movs	r3, #46	@ 0x2e
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f017 fd75 	bl	801acd4 <malloc>
 80031ea:	0003      	movs	r3, r0
 80031ec:	613b      	str	r3, [r7, #16]
		uint8_t * varInit = (uint8_t *) AddressPage_;
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	627b      	str	r3, [r7, #36]	@ 0x24
		for(uint8_t i=0; i<size_; i++){
 80031f2:	2323      	movs	r3, #35	@ 0x23
 80031f4:	18fb      	adds	r3, r7, r3
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]
 80031fa:	e023      	b.n	8003244 <FlashManager+0xd0>
			arrayTemp[i] = findLastValue((uint32_t) varInit);
 80031fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80031fe:	2323      	movs	r3, #35	@ 0x23
 8003200:	18fb      	adds	r3, r7, r3
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	693a      	ldr	r2, [r7, #16]
 8003208:	18d4      	adds	r4, r2, r3
 800320a:	0008      	movs	r0, r1
 800320c:	f7ff ff22 	bl	8003054 <findLastValue>
 8003210:	0003      	movs	r3, r0
 8003212:	6023      	str	r3, [r4, #0]
			varInit++;
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	3301      	adds	r3, #1
 8003218:	627b      	str	r3, [r7, #36]	@ 0x24
			if( (varInit > ((uint8_t * ) &eeCntRegDATA))&flag_Page127){
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	4a37      	ldr	r2, [pc, #220]	@ (80032fc <FlashManager+0x188>)
 800321e:	429a      	cmp	r2, r3
 8003220:	419b      	sbcs	r3, r3
 8003222:	425b      	negs	r3, r3
 8003224:	b2db      	uxtb	r3, r3
 8003226:	001a      	movs	r2, r3
 8003228:	232f      	movs	r3, #47	@ 0x2f
 800322a:	18fb      	adds	r3, r7, r3
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	4013      	ands	r3, r2
 8003230:	d002      	beq.n	8003238 <FlashManager+0xc4>
				varInit++;
 8003232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003234:	3301      	adds	r3, #1
 8003236:	627b      	str	r3, [r7, #36]	@ 0x24
		for(uint8_t i=0; i<size_; i++){
 8003238:	2123      	movs	r1, #35	@ 0x23
 800323a:	187b      	adds	r3, r7, r1
 800323c:	781a      	ldrb	r2, [r3, #0]
 800323e:	187b      	adds	r3, r7, r1
 8003240:	3201      	adds	r2, #1
 8003242:	701a      	strb	r2, [r3, #0]
 8003244:	2323      	movs	r3, #35	@ 0x23
 8003246:	18fa      	adds	r2, r7, r3
 8003248:	232e      	movs	r3, #46	@ 0x2e
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	7812      	ldrb	r2, [r2, #0]
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d3d3      	bcc.n	80031fc <FlashManager+0x88>
			}
		}
		// Erase the Page
		//uint32_t VarAux_= (((uint32_t) ) - 0x8000000);
		uint8_t numberPage = getNumberPage((uint32_t)AddressPage_); 		// Number the Page
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	250f      	movs	r5, #15
 8003258:	197c      	adds	r4, r7, r5
 800325a:	0018      	movs	r0, r3
 800325c:	f7ff f9b6 	bl	80025cc <getNumberPage>
 8003260:	0003      	movs	r3, r0
 8003262:	7023      	strb	r3, [r4, #0]

		erasePage(numberPage);
 8003264:	197b      	adds	r3, r7, r5
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	0018      	movs	r0, r3
 800326a:	f7ff f9d5 	bl	8002618 <erasePage>

		// Return the begin Page in current Point

		managerPoint = AddressPage_;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	62bb      	str	r3, [r7, #40]	@ 0x28
		varInit =  (uint8_t *) AddressPage_;
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24

		// Write the new Values and its Addresses
		for(uint8_t i=0; i<size_; i++){
 8003276:	2322      	movs	r3, #34	@ 0x22
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	2200      	movs	r2, #0
 800327c:	701a      	strb	r2, [r3, #0]
 800327e:	e01e      	b.n	80032be <FlashManager+0x14a>
			pushAddressData(managerPoint,(uint32_t)varInit,arrayTemp[i]);
 8003280:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003282:	2322      	movs	r3, #34	@ 0x22
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	18d3      	adds	r3, r2, r3
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003292:	0018      	movs	r0, r3
 8003294:	f7ff ff18 	bl	80030c8 <pushAddressData>
			varInit++;
 8003298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329a:	3301      	adds	r3, #1
 800329c:	627b      	str	r3, [r7, #36]	@ 0x24
			if( varInit > ((uint8_t * ) &eeCntRegDATA)){
 800329e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032a0:	4b16      	ldr	r3, [pc, #88]	@ (80032fc <FlashManager+0x188>)
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d902      	bls.n	80032ac <FlashManager+0x138>
				varInit++;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	3301      	adds	r3, #1
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			managerPoint ++;
 80032ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ae:	3308      	adds	r3, #8
 80032b0:	62bb      	str	r3, [r7, #40]	@ 0x28
		for(uint8_t i=0; i<size_; i++){
 80032b2:	2122      	movs	r1, #34	@ 0x22
 80032b4:	187b      	adds	r3, r7, r1
 80032b6:	781a      	ldrb	r2, [r3, #0]
 80032b8:	187b      	adds	r3, r7, r1
 80032ba:	3201      	adds	r2, #1
 80032bc:	701a      	strb	r2, [r3, #0]
 80032be:	2322      	movs	r3, #34	@ 0x22
 80032c0:	18fa      	adds	r2, r7, r3
 80032c2:	232e      	movs	r3, #46	@ 0x2e
 80032c4:	18fb      	adds	r3, r7, r3
 80032c6:	7812      	ldrb	r2, [r2, #0]
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d3d8      	bcc.n	8003280 <FlashManager+0x10c>
		}
		pushAddressData(managerPoint,AddressValue_,Value_);
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d4:	0018      	movs	r0, r3
 80032d6:	f7ff fef7 	bl	80030c8 <pushAddressData>
		free(arrayTemp);
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	0018      	movs	r0, r3
 80032de:	f017 fd03 	bl	801ace8 <free>
	else{

		// Write de new Values and its Addresses
		pushAddressData(managerPoint,AddressValue_,Value_);
	}
}
 80032e2:	e005      	b.n	80032f0 <FlashManager+0x17c>
		pushAddressData(managerPoint,AddressValue_,Value_);
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ea:	0018      	movs	r0, r3
 80032ec:	f7ff feec 	bl	80030c8 <pushAddressData>
}
 80032f0:	46c0      	nop			@ (mov r8, r8)
 80032f2:	46bd      	mov	sp, r7
 80032f4:	b00c      	add	sp, #48	@ 0x30
 80032f6:	bdb0      	pop	{r4, r5, r7, pc}
 80032f8:	0803f000 	.word	0x0803f000
 80032fc:	0803f810 	.word	0x0803f810

08003300 <MacStringtoHex>:
#include "ModbusMap.h"
#include "ModbusRTU.h"
#include "ELTEC_EmulatedEEPROM.h"

//-------------------------------------------------------
static void MacStringtoHex(){
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
	int i;
	uint8_t tempregister =0;
 8003306:	1cfb      	adds	r3, r7, #3
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]
	uint8_t octeto =0;
 800330c:	1cbb      	adds	r3, r7, #2
 800330e:	2200      	movs	r2, #0
 8003310:	701a      	strb	r2, [r3, #0]
	uint16_t tempregister2 =0;
 8003312:	003b      	movs	r3, r7
 8003314:	2200      	movs	r2, #0
 8003316:	801a      	strh	r2, [r3, #0]

	for (i=0; i<=11;i++){
 8003318:	2300      	movs	r3, #0
 800331a:	607b      	str	r3, [r7, #4]
 800331c:	e0d8      	b.n	80034d0 <MacStringtoHex+0x1d0>
		if (Bloque_handshake[i+2] == '0')  //if (macAdress[i] == '0')
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3302      	adds	r3, #2
 8003322:	4a70      	ldr	r2, [pc, #448]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003324:	5cd3      	ldrb	r3, [r2, r3]
 8003326:	2b30      	cmp	r3, #48	@ 0x30
 8003328:	d102      	bne.n	8003330 <MacStringtoHex+0x30>
			tempregister = 0x00;
 800332a:	1cfb      	adds	r3, r7, #3
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '1')		 //if (macAdress[i] == '1')
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3302      	adds	r3, #2
 8003334:	4a6b      	ldr	r2, [pc, #428]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003336:	5cd3      	ldrb	r3, [r2, r3]
 8003338:	2b31      	cmp	r3, #49	@ 0x31
 800333a:	d102      	bne.n	8003342 <MacStringtoHex+0x42>
			tempregister = 0x01;
 800333c:	1cfb      	adds	r3, r7, #3
 800333e:	2201      	movs	r2, #1
 8003340:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '2')		 //if (macAdress[i] == '2')
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3302      	adds	r3, #2
 8003346:	4a67      	ldr	r2, [pc, #412]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003348:	5cd3      	ldrb	r3, [r2, r3]
 800334a:	2b32      	cmp	r3, #50	@ 0x32
 800334c:	d102      	bne.n	8003354 <MacStringtoHex+0x54>
			tempregister = 0x02;
 800334e:	1cfb      	adds	r3, r7, #3
 8003350:	2202      	movs	r2, #2
 8003352:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '3')		//if (macAdress[i] == '3')
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3302      	adds	r3, #2
 8003358:	4a62      	ldr	r2, [pc, #392]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800335a:	5cd3      	ldrb	r3, [r2, r3]
 800335c:	2b33      	cmp	r3, #51	@ 0x33
 800335e:	d102      	bne.n	8003366 <MacStringtoHex+0x66>
			tempregister = 0x03;
 8003360:	1cfb      	adds	r3, r7, #3
 8003362:	2203      	movs	r2, #3
 8003364:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '4')		//if (macAdress[i] == '4')
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3302      	adds	r3, #2
 800336a:	4a5e      	ldr	r2, [pc, #376]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800336c:	5cd3      	ldrb	r3, [r2, r3]
 800336e:	2b34      	cmp	r3, #52	@ 0x34
 8003370:	d102      	bne.n	8003378 <MacStringtoHex+0x78>
			tempregister = 0x04;
 8003372:	1cfb      	adds	r3, r7, #3
 8003374:	2204      	movs	r2, #4
 8003376:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '5')		//if (macAdress[i] == '5')
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3302      	adds	r3, #2
 800337c:	4a59      	ldr	r2, [pc, #356]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800337e:	5cd3      	ldrb	r3, [r2, r3]
 8003380:	2b35      	cmp	r3, #53	@ 0x35
 8003382:	d102      	bne.n	800338a <MacStringtoHex+0x8a>
			tempregister = 0x05;
 8003384:	1cfb      	adds	r3, r7, #3
 8003386:	2205      	movs	r2, #5
 8003388:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '6')		//if (macAdress[i] == '6')
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	3302      	adds	r3, #2
 800338e:	4a55      	ldr	r2, [pc, #340]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003390:	5cd3      	ldrb	r3, [r2, r3]
 8003392:	2b36      	cmp	r3, #54	@ 0x36
 8003394:	d102      	bne.n	800339c <MacStringtoHex+0x9c>
			tempregister = 0x06;
 8003396:	1cfb      	adds	r3, r7, #3
 8003398:	2206      	movs	r2, #6
 800339a:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '7')		//if (macAdress[i] == '7')
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3302      	adds	r3, #2
 80033a0:	4a50      	ldr	r2, [pc, #320]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033a2:	5cd3      	ldrb	r3, [r2, r3]
 80033a4:	2b37      	cmp	r3, #55	@ 0x37
 80033a6:	d102      	bne.n	80033ae <MacStringtoHex+0xae>
			tempregister = 0x07;
 80033a8:	1cfb      	adds	r3, r7, #3
 80033aa:	2207      	movs	r2, #7
 80033ac:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '8')		//if (macAdress[i] == '8')
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3302      	adds	r3, #2
 80033b2:	4a4c      	ldr	r2, [pc, #304]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033b4:	5cd3      	ldrb	r3, [r2, r3]
 80033b6:	2b38      	cmp	r3, #56	@ 0x38
 80033b8:	d102      	bne.n	80033c0 <MacStringtoHex+0xc0>
			tempregister = 0x08;
 80033ba:	1cfb      	adds	r3, r7, #3
 80033bc:	2208      	movs	r2, #8
 80033be:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '9')		//if (macAdress[i] == '9')
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3302      	adds	r3, #2
 80033c4:	4a47      	ldr	r2, [pc, #284]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033c6:	5cd3      	ldrb	r3, [r2, r3]
 80033c8:	2b39      	cmp	r3, #57	@ 0x39
 80033ca:	d102      	bne.n	80033d2 <MacStringtoHex+0xd2>
			tempregister = 0x09;
 80033cc:	1cfb      	adds	r3, r7, #3
 80033ce:	2209      	movs	r2, #9
 80033d0:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'A')		//if (macAdress[i] == 'A')
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	3302      	adds	r3, #2
 80033d6:	4a43      	ldr	r2, [pc, #268]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033d8:	5cd3      	ldrb	r3, [r2, r3]
 80033da:	2b41      	cmp	r3, #65	@ 0x41
 80033dc:	d102      	bne.n	80033e4 <MacStringtoHex+0xe4>
			tempregister = 0x0A;
 80033de:	1cfb      	adds	r3, r7, #3
 80033e0:	220a      	movs	r2, #10
 80033e2:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'B')		//if (macAdress[i] == 'B')
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3302      	adds	r3, #2
 80033e8:	4a3e      	ldr	r2, [pc, #248]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033ea:	5cd3      	ldrb	r3, [r2, r3]
 80033ec:	2b42      	cmp	r3, #66	@ 0x42
 80033ee:	d102      	bne.n	80033f6 <MacStringtoHex+0xf6>
			tempregister = 0x0B;
 80033f0:	1cfb      	adds	r3, r7, #3
 80033f2:	220b      	movs	r2, #11
 80033f4:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'C')		//if (macAdress[i] == 'C')
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3302      	adds	r3, #2
 80033fa:	4a3a      	ldr	r2, [pc, #232]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033fc:	5cd3      	ldrb	r3, [r2, r3]
 80033fe:	2b43      	cmp	r3, #67	@ 0x43
 8003400:	d102      	bne.n	8003408 <MacStringtoHex+0x108>
			tempregister = 0x0C;
 8003402:	1cfb      	adds	r3, r7, #3
 8003404:	220c      	movs	r2, #12
 8003406:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'D')		//if (macAdress[i] == 'D')
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3302      	adds	r3, #2
 800340c:	4a35      	ldr	r2, [pc, #212]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800340e:	5cd3      	ldrb	r3, [r2, r3]
 8003410:	2b44      	cmp	r3, #68	@ 0x44
 8003412:	d102      	bne.n	800341a <MacStringtoHex+0x11a>
			tempregister = 0x0D;
 8003414:	1cfb      	adds	r3, r7, #3
 8003416:	220d      	movs	r2, #13
 8003418:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'E')		//if (macAdress[i] == 'E')
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3302      	adds	r3, #2
 800341e:	4a31      	ldr	r2, [pc, #196]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003420:	5cd3      	ldrb	r3, [r2, r3]
 8003422:	2b45      	cmp	r3, #69	@ 0x45
 8003424:	d102      	bne.n	800342c <MacStringtoHex+0x12c>
			tempregister = 0x0E;
 8003426:	1cfb      	adds	r3, r7, #3
 8003428:	220e      	movs	r2, #14
 800342a:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'F')		//if (macAdress[i] == 'F')
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3302      	adds	r3, #2
 8003430:	4a2c      	ldr	r2, [pc, #176]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003432:	5cd3      	ldrb	r3, [r2, r3]
 8003434:	2b46      	cmp	r3, #70	@ 0x46
 8003436:	d102      	bne.n	800343e <MacStringtoHex+0x13e>
			tempregister = 0x0F;
 8003438:	1cfb      	adds	r3, r7, #3
 800343a:	220f      	movs	r2, #15
 800343c:	701a      	strb	r2, [r3, #0]

    if ((i % 2) == 0)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	4013      	ands	r3, r2
 8003444:	d105      	bne.n	8003452 <MacStringtoHex+0x152>
		octeto =  tempregister << 4;
 8003446:	1cbb      	adds	r3, r7, #2
 8003448:	1cfa      	adds	r2, r7, #3
 800344a:	7812      	ldrb	r2, [r2, #0]
 800344c:	0112      	lsls	r2, r2, #4
 800344e:	701a      	strb	r2, [r3, #0]
 8003450:	e03b      	b.n	80034ca <MacStringtoHex+0x1ca>
	else{
		octeto = octeto | tempregister;
 8003452:	1cbb      	adds	r3, r7, #2
 8003454:	1cb9      	adds	r1, r7, #2
 8003456:	1cfa      	adds	r2, r7, #3
 8003458:	7809      	ldrb	r1, [r1, #0]
 800345a:	7812      	ldrb	r2, [r2, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	701a      	strb	r2, [r3, #0]
			if( i == 1 ||  i == 5 || i == 9)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d005      	beq.n	8003472 <MacStringtoHex+0x172>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b05      	cmp	r3, #5
 800346a:	d002      	beq.n	8003472 <MacStringtoHex+0x172>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b09      	cmp	r3, #9
 8003470:	d105      	bne.n	800347e <MacStringtoHex+0x17e>
				tempregister2 = octeto << 8;
 8003472:	1cbb      	adds	r3, r7, #2
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	b29a      	uxth	r2, r3
 8003478:	003b      	movs	r3, r7
 800347a:	0212      	lsls	r2, r2, #8
 800347c:	801a      	strh	r2, [r3, #0]
			if (i == 3 || i == 7 || i == 11)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2b03      	cmp	r3, #3
 8003482:	d005      	beq.n	8003490 <MacStringtoHex+0x190>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b07      	cmp	r3, #7
 8003488:	d002      	beq.n	8003490 <MacStringtoHex+0x190>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b0b      	cmp	r3, #11
 800348e:	d107      	bne.n	80034a0 <MacStringtoHex+0x1a0>
				tempregister2 = tempregister2 | (uint16_t) octeto;
 8003490:	1cbb      	adds	r3, r7, #2
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	b299      	uxth	r1, r3
 8003496:	003b      	movs	r3, r7
 8003498:	003a      	movs	r2, r7
 800349a:	8812      	ldrh	r2, [r2, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	801a      	strh	r2, [r3, #0]

			if( i == 3 )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b03      	cmp	r3, #3
 80034a4:	d103      	bne.n	80034ae <MacStringtoHex+0x1ae>
				DatosMAC [0] = tempregister2;
 80034a6:	4b10      	ldr	r3, [pc, #64]	@ (80034e8 <MacStringtoHex+0x1e8>)
 80034a8:	003a      	movs	r2, r7
 80034aa:	8812      	ldrh	r2, [r2, #0]
 80034ac:	801a      	strh	r2, [r3, #0]
			if( i == 7 )
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b07      	cmp	r3, #7
 80034b2:	d103      	bne.n	80034bc <MacStringtoHex+0x1bc>
				DatosMAC [1] = tempregister2;
 80034b4:	4b0c      	ldr	r3, [pc, #48]	@ (80034e8 <MacStringtoHex+0x1e8>)
 80034b6:	003a      	movs	r2, r7
 80034b8:	8812      	ldrh	r2, [r2, #0]
 80034ba:	805a      	strh	r2, [r3, #2]
			if( i == 11 )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b0b      	cmp	r3, #11
 80034c0:	d103      	bne.n	80034ca <MacStringtoHex+0x1ca>
				DatosMAC [2] = tempregister2;
 80034c2:	4b09      	ldr	r3, [pc, #36]	@ (80034e8 <MacStringtoHex+0x1e8>)
 80034c4:	003a      	movs	r2, r7
 80034c6:	8812      	ldrh	r2, [r2, #0]
 80034c8:	809a      	strh	r2, [r3, #4]
	for (i=0; i<=11;i++){
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3301      	adds	r3, #1
 80034ce:	607b      	str	r3, [r7, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b0b      	cmp	r3, #11
 80034d4:	dc00      	bgt.n	80034d8 <MacStringtoHex+0x1d8>
 80034d6:	e722      	b.n	800331e <MacStringtoHex+0x1e>
		}
	}
}
 80034d8:	46c0      	nop			@ (mov r8, r8)
 80034da:	46c0      	nop			@ (mov r8, r8)
 80034dc:	46bd      	mov	sp, r7
 80034de:	b002      	add	sp, #8
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	46c0      	nop			@ (mov r8, r8)
 80034e4:	20001e94 	.word	0x20001e94
 80034e8:	20000088 	.word	0x20000088

080034ec <ReadHoldingRegistersFunctionRev>:
//*********************************************************************************************
_Bool  ReadHoldingRegistersFunctionRev (uint16_t  ReadHoldingRegisters_AddressBegin	,uint16_t ReadHoldingRegisters_AddressEnd, uint16_t *ArrydHolding){
 80034ec:	b590      	push	{r4, r7, lr}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	603a      	str	r2, [r7, #0]
 80034f4:	1dbb      	adds	r3, r7, #6
 80034f6:	1c02      	adds	r2, r0, #0
 80034f8:	801a      	strh	r2, [r3, #0]
 80034fa:	1d3b      	adds	r3, r7, #4
 80034fc:	1c0a      	adds	r2, r1, #0
 80034fe:	801a      	strh	r2, [r3, #0]

	uint8_t	GroupQtyRequestCapacity = 0;      //Manuel 06-dic-2021: Capacidad de la Cantidad de registros Requeridos
 8003500:	210d      	movs	r1, #13
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2200      	movs	r2, #0
 8003506:	701a      	strb	r2, [r3, #0]
	_Bool responseOk = 0;
 8003508:	200f      	movs	r0, #15
 800350a:	183b      	adds	r3, r7, r0
 800350c:	2200      	movs	r2, #0
 800350e:	701a      	strb	r2, [r3, #0]
	if(_u16ReadAddress >= ReadHoldingRegisters_AddressBegin && _u16ReadAddress <= ReadHoldingRegisters_AddressEnd){    // Peticion, para "Eventos"
 8003510:	4b2c      	ldr	r3, [pc, #176]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	1dba      	adds	r2, r7, #6
 8003516:	8812      	ldrh	r2, [r2, #0]
 8003518:	429a      	cmp	r2, r3
 800351a:	d84b      	bhi.n	80035b4 <ReadHoldingRegistersFunctionRev+0xc8>
 800351c:	4b29      	ldr	r3, [pc, #164]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	1d3a      	adds	r2, r7, #4
 8003522:	8812      	ldrh	r2, [r2, #0]
 8003524:	429a      	cmp	r2, r3
 8003526:	d345      	bcc.n	80035b4 <ReadHoldingRegistersFunctionRev+0xc8>
	  responseOk = 1;
 8003528:	183b      	adds	r3, r7, r0
 800352a:	2201      	movs	r2, #1
 800352c:	701a      	strb	r2, [r3, #0]
		GroupQtyRequestCapacity = (uint8_t)(ReadHoldingRegisters_AddressEnd - _u16ReadAddress + 1);
 800352e:	1d3b      	adds	r3, r7, #4
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b23      	ldr	r3, [pc, #140]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	b2db      	uxtb	r3, r3
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	b2da      	uxtb	r2, r3
 800353e:	187b      	adds	r3, r7, r1
 8003540:	3201      	adds	r2, #1
 8003542:	701a      	strb	r2, [r3, #0]
		// Manuel 06-dic-2021: La cantidad pedida es menor o igual que la cantidad del grupo en funcion del Address del primer Registro
		if (_u16ReadQty <= GroupQtyRequestCapacity){
 8003544:	187b      	adds	r3, r7, r1
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	b29a      	uxth	r2, r3
 800354a:	4b1f      	ldr	r3, [pc, #124]	@ (80035c8 <ReadHoldingRegistersFunctionRev+0xdc>)
 800354c:	881b      	ldrh	r3, [r3, #0]
 800354e:	429a      	cmp	r2, r3
 8003550:	d32d      	bcc.n	80035ae <ReadHoldingRegistersFunctionRev+0xc2>
				uint8_t	i = 0;      //Manuel 06-dic-2021: iterator
 8003552:	210e      	movs	r1, #14
 8003554:	187b      	adds	r3, r7, r1
 8003556:	2200      	movs	r2, #0
 8003558:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < _u16ReadQty; i++ )
 800355a:	187b      	adds	r3, r7, r1
 800355c:	2200      	movs	r2, #0
 800355e:	701a      	strb	r2, [r3, #0]
 8003560:	e017      	b.n	8003592 <ReadHoldingRegistersFunctionRev+0xa6>
					ModbusSlave_setTransmitBuffer (i, ArrydHolding[_u16ReadAddress - ReadHoldingRegisters_AddressBegin + i]);
 8003562:	240e      	movs	r4, #14
 8003564:	193b      	adds	r3, r7, r4
 8003566:	7818      	ldrb	r0, [r3, #0]
 8003568:	4b16      	ldr	r3, [pc, #88]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	001a      	movs	r2, r3
 800356e:	1dbb      	adds	r3, r7, #6
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	1ad2      	subs	r2, r2, r3
 8003574:	193b      	adds	r3, r7, r4
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	18d3      	adds	r3, r2, r3
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	18d3      	adds	r3, r2, r3
 8003580:	881b      	ldrh	r3, [r3, #0]
 8003582:	0019      	movs	r1, r3
 8003584:	f001 f85a 	bl	800463c <ModbusSlave_setTransmitBuffer>
				for (i = 0; i < _u16ReadQty; i++ )
 8003588:	193b      	adds	r3, r7, r4
 800358a:	781a      	ldrb	r2, [r3, #0]
 800358c:	193b      	adds	r3, r7, r4
 800358e:	3201      	adds	r2, #1
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	230e      	movs	r3, #14
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	b29a      	uxth	r2, r3
 800359a:	4b0b      	ldr	r3, [pc, #44]	@ (80035c8 <ReadHoldingRegistersFunctionRev+0xdc>)
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d3df      	bcc.n	8003562 <ReadHoldingRegistersFunctionRev+0x76>
				ModbusSlaveTransaction (u8MBFunctionSlave);
 80035a2:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <ReadHoldingRegistersFunctionRev+0xe0>)
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	0018      	movs	r0, r3
 80035a8:	f001 f866 	bl	8004678 <ModbusSlaveTransaction>
 80035ac:	e002      	b.n	80035b4 <ReadHoldingRegistersFunctionRev+0xc8>
		}else
			ModbusSlaveExceptionTransaction(ILLEGAL_DATA_VALUE);				// manda el codigo de excepcion 2			ModbusSlaveExceptionTransaction(0x02);				// manda el codigo de excepcion 2
 80035ae:	2003      	movs	r0, #3
 80035b0:	f001 f98c 	bl	80048cc <ModbusSlaveExceptionTransaction>

	}
 return responseOk;
 80035b4:	230f      	movs	r3, #15
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	781b      	ldrb	r3, [r3, #0]
}
 80035ba:	0018      	movs	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	b005      	add	sp, #20
 80035c0:	bd90      	pop	{r4, r7, pc}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	20000386 	.word	0x20000386
 80035c8:	20000388 	.word	0x20000388
 80035cc:	200003d0 	.word	0x200003d0

080035d0 <ModbusMap>:
//*********************************************************************************************
//*********************************************************************************************

void ModbusMap(void){
 80035d0:	b590      	push	{r4, r7, lr}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0

 uint8_t	modbusSlaveState = 0;					// Estado del Esclavo Modbus
 80035d6:	1dfb      	adds	r3, r7, #7
 80035d8:	2200      	movs	r2, #0
 80035da:	701a      	strb	r2, [r3, #0]
//*********************************************************************************************
//****************  Registros Imbera Control
//*********************************************************************************************

	// Plantilla Dummy de escritura de registros Eventos
 	 if(!((flagsa[3]) | (flagsC[1]) | (flagsC[2]))){// if(!(((flagsa & 0x08) >> 3) | ((flagsC & 0x02) >> 1) | ((flagsC & 0x04) >> 2))){					//	if(!(((flagsa & 0x08)>> 3) || ((flagsC & 0x02)>> 1) || ((flagsC & 0x04)>> 2))){
 80035dc:	4b75      	ldr	r3, [pc, #468]	@ (80037b4 <ModbusMap+0x1e4>)
 80035de:	78da      	ldrb	r2, [r3, #3]
 80035e0:	4b75      	ldr	r3, [pc, #468]	@ (80037b8 <ModbusMap+0x1e8>)
 80035e2:	785b      	ldrb	r3, [r3, #1]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	4b73      	ldr	r3, [pc, #460]	@ (80037b8 <ModbusMap+0x1e8>)
 80035ea:	789b      	ldrb	r3, [r3, #2]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2201      	movs	r2, #1
 80035f2:	4053      	eors	r3, r2
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <ModbusMap+0x32>
		Eventos[0]  = (uint16_t) 0;       //14-Ene/2022		Estado de operacion : Normal = 0
 80035fa:	4b70      	ldr	r3, [pc, #448]	@ (80037bc <ModbusMap+0x1ec>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	801a      	strh	r2, [r3, #0]
 8003600:	e016      	b.n	8003630 <ModbusMap+0x60>
	}
 	else if(flagsC[1])// else if(GetRegFlagState(flagsC, 1))		// ES1 ?			//	else if(((flagsC & 0x02)>> 1) == 1)		// ES1 ?
 8003602:	4b6d      	ldr	r3, [pc, #436]	@ (80037b8 <ModbusMap+0x1e8>)
 8003604:	785b      	ldrb	r3, [r3, #1]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <ModbusMap+0x42>
		Eventos[0]  = (uint16_t) 1;
 800360a:	4b6c      	ldr	r3, [pc, #432]	@ (80037bc <ModbusMap+0x1ec>)
 800360c:	2201      	movs	r2, #1
 800360e:	801a      	strh	r2, [r3, #0]
 8003610:	e00e      	b.n	8003630 <ModbusMap+0x60>
	else if(flagsC[1])// else if(GetRegFlagState(flagsC, 1))		// ES2 ?					//  else if(((flagsC & 0x02)>> 1) == 1)		// ES2 ?
 8003612:	4b69      	ldr	r3, [pc, #420]	@ (80037b8 <ModbusMap+0x1e8>)
 8003614:	785b      	ldrb	r3, [r3, #1]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d003      	beq.n	8003622 <ModbusMap+0x52>
		Eventos[0]  = (uint16_t) 2;
 800361a:	4b68      	ldr	r3, [pc, #416]	@ (80037bc <ModbusMap+0x1ec>)
 800361c:	2202      	movs	r2, #2
 800361e:	801a      	strh	r2, [r3, #0]
 8003620:	e006      	b.n	8003630 <ModbusMap+0x60>
	else if(flagsa[3])		// Nocturno ?				// else if(((flagsa & 0x08)>> 3) == 1)		// Nocturno ?
 8003622:	4b64      	ldr	r3, [pc, #400]	@ (80037b4 <ModbusMap+0x1e4>)
 8003624:	78db      	ldrb	r3, [r3, #3]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <ModbusMap+0x60>
		Eventos[0]  = (uint16_t) 6;
 800362a:	4b64      	ldr	r3, [pc, #400]	@ (80037bc <ModbusMap+0x1ec>)
 800362c:	2206      	movs	r2, #6
 800362e:	801a      	strh	r2, [r3, #0]
    Eventos[1]  = (uint16_t) (GPIOR0[1]);			//((GPIOR0 & 0x02)>> 1);       //14-Ene/2022		Deshielo
 8003630:	4b63      	ldr	r3, [pc, #396]	@ (80037c0 <ModbusMap+0x1f0>)
 8003632:	785b      	ldrb	r3, [r3, #1]
 8003634:	001a      	movs	r2, r3
 8003636:	4b61      	ldr	r3, [pc, #388]	@ (80037bc <ModbusMap+0x1ec>)
 8003638:	805a      	strh	r2, [r3, #2]
	Eventos[2]  = (uint16_t) (GPIOR1[0]);			//(GPIOR1 & 0x01);       //14-Ene/2022		Ventilador
 800363a:	4b62      	ldr	r3, [pc, #392]	@ (80037c4 <ModbusMap+0x1f4>)
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	001a      	movs	r2, r3
 8003640:	4b5e      	ldr	r3, [pc, #376]	@ (80037bc <ModbusMap+0x1ec>)
 8003642:	809a      	strh	r2, [r3, #4]
    Eventos[3]  = (uint16_t) (GPIOR0[2]); 			//((GPIOR0 & 0x04)>> 2);       //14-Ene/2022		Iluminacion
 8003644:	4b5e      	ldr	r3, [pc, #376]	@ (80037c0 <ModbusMap+0x1f0>)
 8003646:	789b      	ldrb	r3, [r3, #2]
 8003648:	001a      	movs	r2, r3
 800364a:	4b5c      	ldr	r3, [pc, #368]	@ (80037bc <ModbusMap+0x1ec>)
 800364c:	80da      	strh	r2, [r3, #6]
	Eventos[4]  = (uint16_t) (GPIOR0[0]);			//(GPIOR0 & 0x01);			  //14-Ene/2022		Compresor
 800364e:	4b5c      	ldr	r3, [pc, #368]	@ (80037c0 <ModbusMap+0x1f0>)
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	001a      	movs	r2, r3
 8003654:	4b59      	ldr	r3, [pc, #356]	@ (80037bc <ModbusMap+0x1ec>)
 8003656:	811a      	strh	r2, [r3, #8]
	Eventos[5]  = (uint16_t) (flagsC[1]);// Eventos[5]  = (uint16_t) (flagsC & 0x01);      	//14-Ene/2022		Estado de puerta : CERRADA=0, ABIERTA=1				//		Eventos[5]  = (uint16_t) (flagsC & 0x01);      	//14-Ene/2022		Estado de puerta : CERRADA=0, ABIERTA=1
 8003658:	4b57      	ldr	r3, [pc, #348]	@ (80037b8 <ModbusMap+0x1e8>)
 800365a:	785b      	ldrb	r3, [r3, #1]
 800365c:	001a      	movs	r2, r3
 800365e:	4b57      	ldr	r3, [pc, #348]	@ (80037bc <ModbusMap+0x1ec>)
 8003660:	815a      	strh	r2, [r3, #10]
    Eventos[6]  = (uint16_t) 0;				//14-Ene/2022		Relevador sensor humedad
 8003662:	4b56      	ldr	r3, [pc, #344]	@ (80037bc <ModbusMap+0x1ec>)
 8003664:	2200      	movs	r2, #0
 8003666:	819a      	strh	r2, [r3, #12]
	if (Eventos[0]  == 0)
 8003668:	4b54      	ldr	r3, [pc, #336]	@ (80037bc <ModbusMap+0x1ec>)
 800366a:	881b      	ldrh	r3, [r3, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d103      	bne.n	8003678 <ModbusMap+0xa8>
		Eventos[7]  = (uint16_t) 1;				//14-Ene/2022		Modo Normal
 8003670:	4b52      	ldr	r3, [pc, #328]	@ (80037bc <ModbusMap+0x1ec>)
 8003672:	2201      	movs	r2, #1
 8003674:	81da      	strh	r2, [r3, #14]
 8003676:	e002      	b.n	800367e <ModbusMap+0xae>
	else
		Eventos[7]  = (uint16_t) 0;				//14-Ene/2022		Modo Normal
 8003678:	4b50      	ldr	r3, [pc, #320]	@ (80037bc <ModbusMap+0x1ec>)
 800367a:	2200      	movs	r2, #0
 800367c:	81da      	strh	r2, [r3, #14]
	Eventos[8]  = (uint16_t) ((flagsC[1]));// Eventos[8]  = (uint16_t) ((flagsC & 0x02)>> 1);				//14-Ene/2022		Modo ES1 = Modo de ahorro 1		//	Eventos[8]  = (uint16_t) ((flagsC & 0x02)>> 1);				//14-Ene/2022		Modo ES1 = Modo de ahorro 1
 800367e:	4b4e      	ldr	r3, [pc, #312]	@ (80037b8 <ModbusMap+0x1e8>)
 8003680:	785b      	ldrb	r3, [r3, #1]
 8003682:	001a      	movs	r2, r3
 8003684:	4b4d      	ldr	r3, [pc, #308]	@ (80037bc <ModbusMap+0x1ec>)
 8003686:	821a      	strh	r2, [r3, #16]
	Eventos[9]  = (uint16_t) ((flagsC[2]));// Eventos[9]  = (uint16_t) ((flagsC & 0x04)>> 2);				//14-Ene/2022		Modo ES2 = Modo de ahorro 2		//	Eventos[9]  = (uint16_t) ((flagsC & 0x04)>> 2);				//14-Ene/2022		Modo ES2 = Modo de ahorro 2
 8003688:	4b4b      	ldr	r3, [pc, #300]	@ (80037b8 <ModbusMap+0x1e8>)
 800368a:	789b      	ldrb	r3, [r3, #2]
 800368c:	001a      	movs	r2, r3
 800368e:	4b4b      	ldr	r3, [pc, #300]	@ (80037bc <ModbusMap+0x1ec>)
 8003690:	825a      	strh	r2, [r3, #18]
	Eventos[10]  = (uint16_t) 0;			//14-Ene/2022		Modo OFF
 8003692:	4b4a      	ldr	r3, [pc, #296]	@ (80037bc <ModbusMap+0x1ec>)
 8003694:	2200      	movs	r2, #0
 8003696:	829a      	strh	r2, [r3, #20]
	Eventos[11]  = (uint16_t) 0;			//14-Ene/2022		Modo Alarma
 8003698:	4b48      	ldr	r3, [pc, #288]	@ (80037bc <ModbusMap+0x1ec>)
 800369a:	2200      	movs	r2, #0
 800369c:	82da      	strh	r2, [r3, #22]
	Eventos[12]  = (uint16_t) flagsa[3];	// Eventos[12]  = (uint16_t) ((flagsa & 0x08)>> 3);			//14-Ene/2022		Modo Nocturno			//	Eventos[12]  = (uint16_t) ((flagsa & 0x08)>> 3);			//14-Ene/2022		Modo Nocturno
 800369e:	4b45      	ldr	r3, [pc, #276]	@ (80037b4 <ModbusMap+0x1e4>)
 80036a0:	78db      	ldrb	r3, [r3, #3]
 80036a2:	001a      	movs	r2, r3
 80036a4:	4b45      	ldr	r3, [pc, #276]	@ (80037bc <ModbusMap+0x1ec>)
 80036a6:	831a      	strh	r2, [r3, #24]
	Eventos[13]  = (uint16_t) 0;			//14-Ene/2022		Modo Vault
 80036a8:	4b44      	ldr	r3, [pc, #272]	@ (80037bc <ModbusMap+0x1ec>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	835a      	strh	r2, [r3, #26]
	// Plantilla Dummy de escritura de registros Mediciones
	Mediciones[0] = (tdevl *256) + tdevf;		//14-Ene/2022		Temp interna
 80036ae:	4b46      	ldr	r3, [pc, #280]	@ (80037c8 <ModbusMap+0x1f8>)
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	021b      	lsls	r3, r3, #8
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	4a45      	ldr	r2, [pc, #276]	@ (80037cc <ModbusMap+0x1fc>)
 80036b8:	7812      	ldrb	r2, [r2, #0]
 80036ba:	189b      	adds	r3, r3, r2
 80036bc:	b29a      	uxth	r2, r3
 80036be:	4b44      	ldr	r3, [pc, #272]	@ (80037d0 <ModbusMap+0x200>)
 80036c0:	801a      	strh	r2, [r3, #0]
	Mediciones[1] = (teval *256) + tevaf;		//14-Ene/2022		Temp evaporador
 80036c2:	4b44      	ldr	r3, [pc, #272]	@ (80037d4 <ModbusMap+0x204>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	021b      	lsls	r3, r3, #8
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	4a43      	ldr	r2, [pc, #268]	@ (80037d8 <ModbusMap+0x208>)
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	189b      	adds	r3, r3, r2
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	4b3f      	ldr	r3, [pc, #252]	@ (80037d0 <ModbusMap+0x200>)
 80036d4:	805a      	strh	r2, [r3, #2]
	Mediciones[2] = (uint16_t) voltl*10;  //1200;	//14-Ene/2022		Voltaje
 80036d6:	4b41      	ldr	r3, [pc, #260]	@ (80037dc <ModbusMap+0x20c>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	1c1a      	adds	r2, r3, #0
 80036dc:	0092      	lsls	r2, r2, #2
 80036de:	18d3      	adds	r3, r2, r3
 80036e0:	18db      	adds	r3, r3, r3
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	4b3a      	ldr	r3, [pc, #232]	@ (80037d0 <ModbusMap+0x200>)
 80036e6:	809a      	strh	r2, [r3, #4]
	Mediciones[3] = (uint16_t) 220;		//14-Ene/2022		Temp externa 220/10= 22 grados
 80036e8:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <ModbusMap+0x200>)
 80036ea:	22dc      	movs	r2, #220	@ 0xdc
 80036ec:	80da      	strh	r2, [r3, #6]
	// Plantilla Dummy de escritura de registros Alarmas
	Alarmas[0]  = (uint16_t)  trefst[7];       								//14-Ene/2022		Alarma U						//  Alarmas[0]  = (uint16_t) ((trefst & 0x80)>> 7);       //14-Ene/2022		Alarma U
 80036ee:	4b3c      	ldr	r3, [pc, #240]	@ (80037e0 <ModbusMap+0x210>)
 80036f0:	79db      	ldrb	r3, [r3, #7]
 80036f2:	001a      	movs	r2, r3
 80036f4:	4b3b      	ldr	r3, [pc, #236]	@ (80037e4 <ModbusMap+0x214>)
 80036f6:	801a      	strh	r2, [r3, #0]
	Alarmas[1]  = (uint16_t)  trefst[6];       								//14-Ene/2022		Alarma -U						//	Alarmas[1]  = (uint16_t) ((trefst & 0x40)>> 6);       //14-Ene/2022		Alarma -U
 80036f8:	4b39      	ldr	r3, [pc, #228]	@ (80037e0 <ModbusMap+0x210>)
 80036fa:	799b      	ldrb	r3, [r3, #6]
 80036fc:	001a      	movs	r2, r3
 80036fe:	4b39      	ldr	r3, [pc, #228]	@ (80037e4 <ModbusMap+0x214>)
 8003700:	805a      	strh	r2, [r3, #2]
	Alarmas[2]  = (uint16_t)  trefst[4];       								//14-Ene/2022		Alarma P						//	Alarmas[2]  = (uint16_t) ((trefst & 0x10)>> 4);       //14-Ene/2022		Alarma P
 8003702:	4b37      	ldr	r3, [pc, #220]	@ (80037e0 <ModbusMap+0x210>)
 8003704:	791b      	ldrb	r3, [r3, #4]
 8003706:	001a      	movs	r2, r3
 8003708:	4b36      	ldr	r3, [pc, #216]	@ (80037e4 <ModbusMap+0x214>)
 800370a:	809a      	strh	r2, [r3, #4]
	Alarmas[3]  = (uint16_t) (trefst[2] | trefst[3]);   //Alarma H Evaporador								//	Alarmas[3]  = (uint16_t) (((trefst & 0x04)>> 2) || ((trefst & 0x08)>> 3));
 800370c:	4b34      	ldr	r3, [pc, #208]	@ (80037e0 <ModbusMap+0x210>)
 800370e:	789a      	ldrb	r2, [r3, #2]
 8003710:	4b33      	ldr	r3, [pc, #204]	@ (80037e0 <ModbusMap+0x210>)
 8003712:	78db      	ldrb	r3, [r3, #3]
 8003714:	4313      	orrs	r3, r2
 8003716:	b2db      	uxtb	r3, r3
 8003718:	001a      	movs	r2, r3
 800371a:	4b32      	ldr	r3, [pc, #200]	@ (80037e4 <ModbusMap+0x214>)
 800371c:	80da      	strh	r2, [r3, #6]
	Alarmas[4]  = (uint16_t) 0;			 														//14-Ene/2022		Alarma Congelamiento
 800371e:	4b31      	ldr	r3, [pc, #196]	@ (80037e4 <ModbusMap+0x214>)
 8003720:	2200      	movs	r2, #0
 8003722:	811a      	strh	r2, [r3, #8]
	Alarmas[5]  = (uint16_t) (trefst[0] | trefst[1]);      								//14-Ene/2022		Alarma H Interna				//  Alarmas[5]  = (uint16_t) ((trefst & 0x01) || ((trefst & 0x02)>> 1));      	//14-Ene/2022		Alarma H Interna
 8003724:	4b2e      	ldr	r3, [pc, #184]	@ (80037e0 <ModbusMap+0x210>)
 8003726:	781a      	ldrb	r2, [r3, #0]
 8003728:	4b2d      	ldr	r3, [pc, #180]	@ (80037e0 <ModbusMap+0x210>)
 800372a:	785b      	ldrb	r3, [r3, #1]
 800372c:	4313      	orrs	r3, r2
 800372e:	b2db      	uxtb	r3, r3
 8003730:	001a      	movs	r2, r3
 8003732:	4b2c      	ldr	r3, [pc, #176]	@ (80037e4 <ModbusMap+0x214>)
 8003734:	815a      	strh	r2, [r3, #10]
	Alarmas[6]  = (uint16_t) trefst2[1];														//14-Ene/2022		Alarma Compresor  RM_20220711	//	Alarmas[6]  = (uint16_t) ((trefst2 & 0x02)>> 1);				//14-Ene/2022		Alarma Compresor  RM_20220711
 8003736:	4b2c      	ldr	r3, [pc, #176]	@ (80037e8 <ModbusMap+0x218>)
 8003738:	785b      	ldrb	r3, [r3, #1]
 800373a:	001a      	movs	r2, r3
 800373c:	4b29      	ldr	r3, [pc, #164]	@ (80037e4 <ModbusMap+0x214>)
 800373e:	819a      	strh	r2, [r3, #12]
	Alarmas[7]  = (uint16_t) trefst2[6];														//14-Ene/2022		Alarma A  RM_20220711			//  Alarmas[7]  = (uint16_t) ((trefst2 & 0x40)>> 6);				//14-Ene/2022		Alarma A  RM_20220711
 8003740:	4b29      	ldr	r3, [pc, #164]	@ (80037e8 <ModbusMap+0x218>)
 8003742:	799b      	ldrb	r3, [r3, #6]
 8003744:	001a      	movs	r2, r3
 8003746:	4b27      	ldr	r3, [pc, #156]	@ (80037e4 <ModbusMap+0x214>)
 8003748:	81da      	strh	r2, [r3, #14]
	Alarmas[8]  = (uint16_t) (trefst[0] | trefst[1]);										//14-Ene/2022		Alarma H Externa				//  Alarmas[8]  = (uint16_t) ((trefst & 0x01) || ((trefst & 0x02)>> 1));				//14-Ene/2022		Alarma H Externa
 800374a:	4b25      	ldr	r3, [pc, #148]	@ (80037e0 <ModbusMap+0x210>)
 800374c:	781a      	ldrb	r2, [r3, #0]
 800374e:	4b24      	ldr	r3, [pc, #144]	@ (80037e0 <ModbusMap+0x210>)
 8003750:	785b      	ldrb	r3, [r3, #1]
 8003752:	4313      	orrs	r3, r2
 8003754:	b2db      	uxtb	r3, r3
 8003756:	001a      	movs	r2, r3
 8003758:	4b22      	ldr	r3, [pc, #136]	@ (80037e4 <ModbusMap+0x214>)
 800375a:	821a      	strh	r2, [r3, #16]
	// Plantilla Dummy de escritura de registros Datos MAC
	DatosMAC[0] =  0xB4A2;		//14-Ene/2022		MAC B4:A2
 800375c:	4b23      	ldr	r3, [pc, #140]	@ (80037ec <ModbusMap+0x21c>)
 800375e:	4a24      	ldr	r2, [pc, #144]	@ (80037f0 <ModbusMap+0x220>)
 8003760:	801a      	strh	r2, [r3, #0]
	DatosMAC[1] =  0xEB4F;		//14-Ene/2022		MAC EB:4F
 8003762:	4b22      	ldr	r3, [pc, #136]	@ (80037ec <ModbusMap+0x21c>)
 8003764:	4a23      	ldr	r2, [pc, #140]	@ (80037f4 <ModbusMap+0x224>)
 8003766:	805a      	strh	r2, [r3, #2]
	DatosMAC[2] =  0x00FF;		//14-Ene/2022		MAC 00:FF
 8003768:	4b20      	ldr	r3, [pc, #128]	@ (80037ec <ModbusMap+0x21c>)
 800376a:	22ff      	movs	r2, #255	@ 0xff
 800376c:	809a      	strh	r2, [r3, #4]
	MacStringtoHex();
 800376e:	f7ff fdc7 	bl	8003300 <MacStringtoHex>


    //DatosFirmware[0] =(uint16_t) ((eePlantilla[eeversion1]*256) + eePlantilla[eeversion2]);
	DatosFirmware[0] = reePlantilla[eeversion1]*256 + reePlantilla[eeversion2];
 8003772:	4b21      	ldr	r3, [pc, #132]	@ (80037f8 <ModbusMap+0x228>)
 8003774:	227b      	movs	r2, #123	@ 0x7b
 8003776:	5c9b      	ldrb	r3, [r3, r2]
 8003778:	021b      	lsls	r3, r3, #8
 800377a:	b29b      	uxth	r3, r3
 800377c:	4a1e      	ldr	r2, [pc, #120]	@ (80037f8 <ModbusMap+0x228>)
 800377e:	217c      	movs	r1, #124	@ 0x7c
 8003780:	5c52      	ldrb	r2, [r2, r1]
 8003782:	189b      	adds	r3, r3, r2
 8003784:	b29a      	uxth	r2, r3
 8003786:	4b1d      	ldr	r3, [pc, #116]	@ (80037fc <ModbusMap+0x22c>)
 8003788:	801a      	strh	r2, [r3, #0]
    //*********************************************************************************************
    //****************  Registros OXXO Control demo RW
    //*********************************************************************************************


    modbusSlaveState = ModbusSlavePool();
 800378a:	f001 f953 	bl	8004a34 <ModbusSlavePool>
 800378e:	0002      	movs	r2, r0
 8003790:	1dfb      	adds	r3, r7, #7
 8003792:	701a      	strb	r2, [r3, #0]

	if (modbusSlaveState == ku8MBSuccess){
 8003794:	1dfb      	adds	r3, r7, #7
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <ModbusMap+0x1d0>
 800379c:	f000 fe7d 	bl	800449a <ModbusMap+0xeca>
	    asm ("nop");
 80037a0:	46c0      	nop			@ (mov r8, r8)
		// OpcTestModbus =1;
		switch (u8MBFunctionSlave)
 80037a2:	4b17      	ldr	r3, [pc, #92]	@ (8003800 <ModbusMap+0x230>)
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d02c      	beq.n	8003804 <ModbusMap+0x234>
 80037aa:	2b06      	cmp	r3, #6
 80037ac:	d100      	bne.n	80037b0 <ModbusMap+0x1e0>
 80037ae:	e185      	b.n	8003abc <ModbusMap+0x4ec>
 80037b0:	f000 fe36 	bl	8004420 <ModbusMap+0xe50>
 80037b4:	20000b94 	.word	0x20000b94
 80037b8:	20000c58 	.word	0x20000c58
 80037bc:	20000050 	.word	0x20000050
 80037c0:	20000bc0 	.word	0x20000bc0
 80037c4:	20000bfc 	.word	0x20000bfc
 80037c8:	20000bcc 	.word	0x20000bcc
 80037cc:	20000bcd 	.word	0x20000bcd
 80037d0:	2000006c 	.word	0x2000006c
 80037d4:	20000bce 	.word	0x20000bce
 80037d8:	20000bcf 	.word	0x20000bcf
 80037dc:	20000bea 	.word	0x20000bea
 80037e0:	20000ba4 	.word	0x20000ba4
 80037e4:	20000074 	.word	0x20000074
 80037e8:	20000b9c 	.word	0x20000b9c
 80037ec:	20000088 	.word	0x20000088
 80037f0:	ffffb4a2 	.word	0xffffb4a2
 80037f4:	ffffeb4f 	.word	0xffffeb4f
 80037f8:	20000cac 	.word	0x20000cac
 80037fc:	20000090 	.word	0x20000090
 8003800:	200003d0 	.word	0x200003d0
			// 21-feb-2023	Manuel:  case ku8MBReadDiscreteInputs: break;
			// 21-feb-2023	Manuel:  case ku8MBReadInputRegisters: break;  //Manuel 22-MAR-2002:
			//****************************  (0x03) Function Read Holding Registers  *****************************************
			//****************************  (0x03) Function Read Holding Registers  *****************************************
			case ku8MBReadHoldingRegisters:{
			    asm ("nop");
 8003804:	46c0      	nop			@ (mov r8, r8)

					PNU_0x3002 = 0;
 8003806:	4bdf      	ldr	r3, [pc, #892]	@ (8003b84 <ModbusMap+0x5b4>)
 8003808:	2200      	movs	r2, #0
 800380a:	801a      	strh	r2, [r3, #0]
					//if (eePlantilla[eeescala] == 32)									//Manuel 23-Mar-2023
					if(reePlantilla[eeescala] == 32)
 800380c:	4bde      	ldr	r3, [pc, #888]	@ (8003b88 <ModbusMap+0x5b8>)
 800380e:	2252      	movs	r2, #82	@ 0x52
 8003810:	5c9b      	ldrb	r3, [r3, r2]
 8003812:	2b20      	cmp	r3, #32
 8003814:	d102      	bne.n	800381c <ModbusMap+0x24c>
					PNU_0x3002 = 1;
 8003816:	4bdb      	ldr	r3, [pc, #876]	@ (8003b84 <ModbusMap+0x5b4>)
 8003818:	2201      	movs	r2, #1
 800381a:	801a      	strh	r2, [r3, #0]

					//PNU_0x3004 = eePlantilla[eespdiur_H] * 256 + eePlantilla[eespdiur_L];    // eespdiur_w;       //Manuel 22-Mar-2022
					PNU_0x3004 = findLastValue((uint32_t) &eePlantilla[eespdiur_H]) * 256 + findLastValue((uint32_t) &eePlantilla[eespdiur_L]);
 800381c:	4bdb      	ldr	r3, [pc, #876]	@ (8003b8c <ModbusMap+0x5bc>)
 800381e:	0018      	movs	r0, r3
 8003820:	f7ff fc18 	bl	8003054 <findLastValue>
 8003824:	0003      	movs	r3, r0
 8003826:	b29b      	uxth	r3, r3
 8003828:	021b      	lsls	r3, r3, #8
 800382a:	b29c      	uxth	r4, r3
 800382c:	4bd8      	ldr	r3, [pc, #864]	@ (8003b90 <ModbusMap+0x5c0>)
 800382e:	0018      	movs	r0, r3
 8003830:	f7ff fc10 	bl	8003054 <findLastValue>
 8003834:	0003      	movs	r3, r0
 8003836:	b29b      	uxth	r3, r3
 8003838:	18e3      	adds	r3, r4, r3
 800383a:	b29a      	uxth	r2, r3
 800383c:	4bd5      	ldr	r3, [pc, #852]	@ (8003b94 <ModbusMap+0x5c4>)
 800383e:	801a      	strh	r2, [r3, #0]

					//PNU_0x3006 = eePlantilla[eedifdiur_H] * 256 + eePlantilla[eedifdiur_L];	//eedifdiur_w;       //Manuel 23-Mar-2022
					PNU_0x3006 = reePlantilla[eedifdiur_H] * 256 + reePlantilla[eedifdiur_L];
 8003840:	4bd1      	ldr	r3, [pc, #836]	@ (8003b88 <ModbusMap+0x5b8>)
 8003842:	78db      	ldrb	r3, [r3, #3]
 8003844:	021b      	lsls	r3, r3, #8
 8003846:	b29b      	uxth	r3, r3
 8003848:	4acf      	ldr	r2, [pc, #828]	@ (8003b88 <ModbusMap+0x5b8>)
 800384a:	7912      	ldrb	r2, [r2, #4]
 800384c:	189b      	adds	r3, r3, r2
 800384e:	b29a      	uxth	r2, r3
 8003850:	4bd1      	ldr	r3, [pc, #836]	@ (8003b98 <ModbusMap+0x5c8>)
 8003852:	801a      	strh	r2, [r3, #0]
					//PNU_0x301E  = (uint16_t) eePlantilla[eeAddModBus];       //Manuel 23-MAR-2022
					PNU_0x301E  = reePlantilla[eeAddModBus];
 8003854:	4bcc      	ldr	r3, [pc, #816]	@ (8003b88 <ModbusMap+0x5b8>)
 8003856:	2272      	movs	r2, #114	@ 0x72
 8003858:	5c9b      	ldrb	r3, [r3, r2]
 800385a:	001a      	movs	r2, r3
 800385c:	4bcf      	ldr	r3, [pc, #828]	@ (8003b9c <ModbusMap+0x5cc>)
 800385e:	801a      	strh	r2, [r3, #0]
				  //PNU_0x3104 = (uint16_t) eePlantilla[eetimepa];     // Manuel 23/MAR/2022
					PNU_0x3104 = reePlantilla[eetimepa];
 8003860:	4bc9      	ldr	r3, [pc, #804]	@ (8003b88 <ModbusMap+0x5b8>)
 8003862:	2249      	movs	r2, #73	@ 0x49
 8003864:	5c9b      	ldrb	r3, [r3, r2]
 8003866:	001a      	movs	r2, r3
 8003868:	4bcd      	ldr	r3, [pc, #820]	@ (8003ba0 <ModbusMap+0x5d0>)
 800386a:	801a      	strh	r2, [r3, #0]

				//---------------      Imbera Control solo de Lectura  --------------------------------------------
				//---------------      Imbera Control solo de Lectura  --------------------------------------------
				// El Address se encuentra dentro del rango del Grupo
				// El Address se encuentra dentro del rango del Grupo  "Eventos"
				if (ReadHoldingRegistersFunctionRev (Eventos_AddressBegin	,Eventos_AddressEnd, Eventos) == 1 )
 800386c:	4acd      	ldr	r2, [pc, #820]	@ (8003ba4 <ModbusMap+0x5d4>)
 800386e:	230e      	movs	r3, #14
 8003870:	33ff      	adds	r3, #255	@ 0xff
 8003872:	0019      	movs	r1, r3
 8003874:	2380      	movs	r3, #128	@ 0x80
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	0018      	movs	r0, r3
 800387a:	f7ff fe37 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800387e:	1e03      	subs	r3, r0, #0
 8003880:	d001      	beq.n	8003886 <ModbusMap+0x2b6>
 8003882:	f000 fdd1 	bl	8004428 <ModbusMap+0xe58>
				  break;
				// El Address se encuentra dentro del rango del Grupo "Mediciones"
				else if(ReadHoldingRegistersFunctionRev (Mediciones_AddressBegin	,Mediciones_AddressEnd, Mediciones) == 1 )
 8003886:	4ac8      	ldr	r2, [pc, #800]	@ (8003ba8 <ModbusMap+0x5d8>)
 8003888:	49c8      	ldr	r1, [pc, #800]	@ (8003bac <ModbusMap+0x5dc>)
 800388a:	2380      	movs	r3, #128	@ 0x80
 800388c:	019b      	lsls	r3, r3, #6
 800388e:	0018      	movs	r0, r3
 8003890:	f7ff fe2c 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003894:	1e03      	subs	r3, r0, #0
 8003896:	d001      	beq.n	800389c <ModbusMap+0x2cc>
 8003898:	f000 fdc8 	bl	800442c <ModbusMap+0xe5c>
					break;
				// El Address se encuentra dentro del rango del Grupo "Alarmas"
				else if(ReadHoldingRegistersFunctionRev (Alarmas_AddressBegin	,Alarmas_AddressEnd, Alarmas) == 1 )
 800389c:	4ac4      	ldr	r2, [pc, #784]	@ (8003bb0 <ModbusMap+0x5e0>)
 800389e:	2382      	movs	r3, #130	@ 0x82
 80038a0:	0099      	lsls	r1, r3, #2
 80038a2:	2380      	movs	r3, #128	@ 0x80
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7ff fe20 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038ac:	1e03      	subs	r3, r0, #0
 80038ae:	d001      	beq.n	80038b4 <ModbusMap+0x2e4>
 80038b0:	f000 fdbe 	bl	8004430 <ModbusMap+0xe60>
					break;
				// El Address se encuentra dentro del rango del Grupo "Datos MAC"
				else if(ReadHoldingRegistersFunctionRev (DatosMAC_AddressBegin	,DatosMAC_AddressEnd, DatosMAC) == 1 )
 80038b4:	4abf      	ldr	r2, [pc, #764]	@ (8003bb4 <ModbusMap+0x5e4>)
 80038b6:	49c0      	ldr	r1, [pc, #768]	@ (8003bb8 <ModbusMap+0x5e8>)
 80038b8:	23c0      	movs	r3, #192	@ 0xc0
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	0018      	movs	r0, r3
 80038be:	f7ff fe15 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038c2:	1e03      	subs	r3, r0, #0
 80038c4:	d001      	beq.n	80038ca <ModbusMap+0x2fa>
 80038c6:	f000 fdb5 	bl	8004434 <ModbusMap+0xe64>
					break;
				// El Address se encuentra dentro del rango del Grupo "DatosFirmware"
				else if(ReadHoldingRegistersFunctionRev (DatosFirmware_AddressBegin	,DatosFirmware_AddressEnd, DatosFirmware) == 1 )
 80038ca:	4abc      	ldr	r2, [pc, #752]	@ (8003bbc <ModbusMap+0x5ec>)
 80038cc:	23c4      	movs	r3, #196	@ 0xc4
 80038ce:	0099      	lsls	r1, r3, #2
 80038d0:	23c4      	movs	r3, #196	@ 0xc4
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	0018      	movs	r0, r3
 80038d6:	f7ff fe09 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038da:	1e03      	subs	r3, r0, #0
 80038dc:	d001      	beq.n	80038e2 <ModbusMap+0x312>
 80038de:	f000 fdab 	bl	8004438 <ModbusMap+0xe68>
					break;
				// El Address test, contador de Prueba ***********
				else if(ReadHoldingRegistersFunctionRev (TestAddress_AddressBegin	,TestAddress_AddressEnd, &Count_Test) == 1 )
 80038e2:	4bb7      	ldr	r3, [pc, #732]	@ (8003bc0 <ModbusMap+0x5f0>)
 80038e4:	001a      	movs	r2, r3
 80038e6:	2110      	movs	r1, #16
 80038e8:	2010      	movs	r0, #16
 80038ea:	f7ff fdff 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038ee:	1e03      	subs	r3, r0, #0
 80038f0:	d001      	beq.n	80038f6 <ModbusMap+0x326>
 80038f2:	f000 fda3 	bl	800443c <ModbusMap+0xe6c>
					break;
				//------------------------------------      OXXO Control demo RW						------------------------------------
				//------------------------------------      OXXO Control demo RW						------------------------------------
				// ID del cliente del refrigerador   "ID del cliente del refrigerador"
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3000_AddressBegin	,PNU_0x3000_AddressEnd, &PNU_0x3000) == 1 )
 80038f6:	4ab3      	ldr	r2, [pc, #716]	@ (8003bc4 <ModbusMap+0x5f4>)
 80038f8:	23c0      	movs	r3, #192	@ 0xc0
 80038fa:	0199      	lsls	r1, r3, #6
 80038fc:	23c0      	movs	r3, #192	@ 0xc0
 80038fe:	019b      	lsls	r3, r3, #6
 8003900:	0018      	movs	r0, r3
 8003902:	f7ff fdf3 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003906:	1e03      	subs	r3, r0, #0
 8003908:	d001      	beq.n	800390e <ModbusMap+0x33e>
 800390a:	f000 fd99 	bl	8004440 <ModbusMap+0xe70>
					break;
				// Unidad de temperatura  "Unidad de temperatura"
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3002_AddressBegin	,PNU_0x3002_AddressEnd, &PNU_0x3002) == 1 ){
 800390e:	4b9d      	ldr	r3, [pc, #628]	@ (8003b84 <ModbusMap+0x5b4>)
 8003910:	49ad      	ldr	r1, [pc, #692]	@ (8003bc8 <ModbusMap+0x5f8>)
 8003912:	48ad      	ldr	r0, [pc, #692]	@ (8003bc8 <ModbusMap+0x5f8>)
 8003914:	001a      	movs	r2, r3
 8003916:	f7ff fde9 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800391a:	1e03      	subs	r3, r0, #0
 800391c:	d001      	beq.n	8003922 <ModbusMap+0x352>
 800391e:	f000 fd91 	bl	8004444 <ModbusMap+0xe74>
					//if (eeescala == 32)									//Manuel 23-Mar-2023
					//PNU_0x3002 = 1;
					break;
				}
				// Temperatura Setpoint MODO NORMAL           ******* Parametro de lectura completo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3004_AddressBegin	,PNU_0x3004_AddressEnd, &PNU_0x3004) == 1 ){
 8003922:	4b9c      	ldr	r3, [pc, #624]	@ (8003b94 <ModbusMap+0x5c4>)
 8003924:	49a9      	ldr	r1, [pc, #676]	@ (8003bcc <ModbusMap+0x5fc>)
 8003926:	48a9      	ldr	r0, [pc, #676]	@ (8003bcc <ModbusMap+0x5fc>)
 8003928:	001a      	movs	r2, r3
 800392a:	f7ff fddf 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800392e:	1e03      	subs	r3, r0, #0
 8003930:	d001      	beq.n	8003936 <ModbusMap+0x366>
 8003932:	f000 fd89 	bl	8004448 <ModbusMap+0xe78>
					//PNU_0x3004 = eespdiur_w;       //Manuel 22-Mar-2022
					break;
				}
				// Temperatura Diferencial  MODO NORMAL
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3006_AddressBegin	,PNU_0x3006_AddressEnd, &PNU_0x3006) == 1 ){
 8003936:	4b98      	ldr	r3, [pc, #608]	@ (8003b98 <ModbusMap+0x5c8>)
 8003938:	49a5      	ldr	r1, [pc, #660]	@ (8003bd0 <ModbusMap+0x600>)
 800393a:	48a5      	ldr	r0, [pc, #660]	@ (8003bd0 <ModbusMap+0x600>)
 800393c:	001a      	movs	r2, r3
 800393e:	f7ff fdd5 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003942:	1e03      	subs	r3, r0, #0
 8003944:	d001      	beq.n	800394a <ModbusMap+0x37a>
 8003946:	f000 fd81 	bl	800444c <ModbusMap+0xe7c>
					//PNU_0x3006 = eedifdiur_w;       //Manuel 23-Mar-2022
					break;
				}
				// MODO NOCTURNO: duracin en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3008_AddressBegin	,PNU_0x3008_AddressEnd, &PNU_0x3008) == 1 ){
 800394a:	4ba2      	ldr	r3, [pc, #648]	@ (8003bd4 <ModbusMap+0x604>)
 800394c:	49a2      	ldr	r1, [pc, #648]	@ (8003bd8 <ModbusMap+0x608>)
 800394e:	48a2      	ldr	r0, [pc, #648]	@ (8003bd8 <ModbusMap+0x608>)
 8003950:	001a      	movs	r2, r3
 8003952:	f7ff fdcb 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003956:	1e03      	subs	r3, r0, #0
 8003958:	d001      	beq.n	800395e <ModbusMap+0x38e>
 800395a:	f000 fd79 	bl	8004450 <ModbusMap+0xe80>
					break;
				}
				// Consumo por variable
				else if(ReadHoldingRegistersFunctionRev (PNU_0x300A_AddressBegin	,PNU_0x300A_AddressEnd, &PNU_0x300A) == 1 ){
 800395e:	4b9f      	ldr	r3, [pc, #636]	@ (8003bdc <ModbusMap+0x60c>)
 8003960:	499f      	ldr	r1, [pc, #636]	@ (8003be0 <ModbusMap+0x610>)
 8003962:	489f      	ldr	r0, [pc, #636]	@ (8003be0 <ModbusMap+0x610>)
 8003964:	001a      	movs	r2, r3
 8003966:	f7ff fdc1 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800396a:	1e03      	subs	r3, r0, #0
 800396c:	d001      	beq.n	8003972 <ModbusMap+0x3a2>
 800396e:	f000 fd71 	bl	8004454 <ModbusMap+0xe84>
					break;
				}
				// Compresor: tiempo minimo de apagado en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x300C_AddressBegin	,PNU_0x300C_AddressEnd, &PNU_0x300C) == 1 ){
 8003972:	4b9c      	ldr	r3, [pc, #624]	@ (8003be4 <ModbusMap+0x614>)
 8003974:	499c      	ldr	r1, [pc, #624]	@ (8003be8 <ModbusMap+0x618>)
 8003976:	489c      	ldr	r0, [pc, #624]	@ (8003be8 <ModbusMap+0x618>)
 8003978:	001a      	movs	r2, r3
 800397a:	f7ff fdb7 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800397e:	1e03      	subs	r3, r0, #0
 8003980:	d001      	beq.n	8003986 <ModbusMap+0x3b6>
 8003982:	f000 fd69 	bl	8004458 <ModbusMap+0xe88>
					break;
				}
				// Compresor: tiempo minimo de encendido en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x300E_AddressBegin	,PNU_0x300E_AddressEnd, &PNU_0x300E) == 1 ){
 8003986:	4b99      	ldr	r3, [pc, #612]	@ (8003bec <ModbusMap+0x61c>)
 8003988:	4999      	ldr	r1, [pc, #612]	@ (8003bf0 <ModbusMap+0x620>)
 800398a:	4899      	ldr	r0, [pc, #612]	@ (8003bf0 <ModbusMap+0x620>)
 800398c:	001a      	movs	r2, r3
 800398e:	f7ff fdad 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003992:	1e03      	subs	r3, r0, #0
 8003994:	d001      	beq.n	800399a <ModbusMap+0x3ca>
 8003996:	f000 fd61 	bl	800445c <ModbusMap+0xe8c>
					break;
				}
				// Deshielo Programa 1: habilitacin de 3 o 5 fases
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3010_AddressBegin	,PNU_0x3010_AddressEnd, &PNU_0x3010) == 1 ){
 800399a:	4b96      	ldr	r3, [pc, #600]	@ (8003bf4 <ModbusMap+0x624>)
 800399c:	4996      	ldr	r1, [pc, #600]	@ (8003bf8 <ModbusMap+0x628>)
 800399e:	4896      	ldr	r0, [pc, #600]	@ (8003bf8 <ModbusMap+0x628>)
 80039a0:	001a      	movs	r2, r3
 80039a2:	f7ff fda3 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039a6:	1e03      	subs	r3, r0, #0
 80039a8:	d001      	beq.n	80039ae <ModbusMap+0x3de>
 80039aa:	f000 fd59 	bl	8004460 <ModbusMap+0xe90>
					break;
				}
				// Deshielo Programa 1: duracin fase 1 en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3012_AddressBegin	,PNU_0x3012_AddressEnd, &PNU_0x3012) == 1 ){
 80039ae:	4b93      	ldr	r3, [pc, #588]	@ (8003bfc <ModbusMap+0x62c>)
 80039b0:	4993      	ldr	r1, [pc, #588]	@ (8003c00 <ModbusMap+0x630>)
 80039b2:	4893      	ldr	r0, [pc, #588]	@ (8003c00 <ModbusMap+0x630>)
 80039b4:	001a      	movs	r2, r3
 80039b6:	f7ff fd99 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039ba:	1e03      	subs	r3, r0, #0
 80039bc:	d001      	beq.n	80039c2 <ModbusMap+0x3f2>
 80039be:	f000 fd51 	bl	8004464 <ModbusMap+0xe94>
					break;
				}
				// Deshielo Programa 1: duracin fase 2 en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3014_AddressBegin	,PNU_0x3014_AddressEnd, &PNU_0x3014) == 1 ){
 80039c2:	4b90      	ldr	r3, [pc, #576]	@ (8003c04 <ModbusMap+0x634>)
 80039c4:	4990      	ldr	r1, [pc, #576]	@ (8003c08 <ModbusMap+0x638>)
 80039c6:	4890      	ldr	r0, [pc, #576]	@ (8003c08 <ModbusMap+0x638>)
 80039c8:	001a      	movs	r2, r3
 80039ca:	f7ff fd8f 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039ce:	1e03      	subs	r3, r0, #0
 80039d0:	d001      	beq.n	80039d6 <ModbusMap+0x406>
 80039d2:	f000 fd49 	bl	8004468 <ModbusMap+0xe98>
					break;
				}
				// Deshielo Programa 1: duracin fase 3 en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3016_AddressBegin	,PNU_0x3016_AddressEnd, &PNU_0x3016) == 1 ){
 80039d6:	4b8d      	ldr	r3, [pc, #564]	@ (8003c0c <ModbusMap+0x63c>)
 80039d8:	498d      	ldr	r1, [pc, #564]	@ (8003c10 <ModbusMap+0x640>)
 80039da:	488d      	ldr	r0, [pc, #564]	@ (8003c10 <ModbusMap+0x640>)
 80039dc:	001a      	movs	r2, r3
 80039de:	f7ff fd85 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039e2:	1e03      	subs	r3, r0, #0
 80039e4:	d001      	beq.n	80039ea <ModbusMap+0x41a>
 80039e6:	f000 fd41 	bl	800446c <ModbusMap+0xe9c>
					break;
				}
				// Deshielo Programa 1: periodo en mins para iniciar deshielo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3018_AddressBegin	,PNU_0x3018_AddressEnd, &PNU_0x3018) == 1 ){
 80039ea:	4b8a      	ldr	r3, [pc, #552]	@ (8003c14 <ModbusMap+0x644>)
 80039ec:	498a      	ldr	r1, [pc, #552]	@ (8003c18 <ModbusMap+0x648>)
 80039ee:	488a      	ldr	r0, [pc, #552]	@ (8003c18 <ModbusMap+0x648>)
 80039f0:	001a      	movs	r2, r3
 80039f2:	f7ff fd7b 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039f6:	1e03      	subs	r3, r0, #0
 80039f8:	d001      	beq.n	80039fe <ModbusMap+0x42e>
 80039fa:	f000 fd39 	bl	8004470 <ModbusMap+0xea0>
					break;
				}
				// Deshielo Programa 1: temperatura para inicio de periodo de deshieloDeshielo Programa 1: temperatura para inicio de periodo de deshielo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x301A_AddressBegin	,PNU_0x301A_AddressEnd, &PNU_0x301A) == 1 ){
 80039fe:	4b87      	ldr	r3, [pc, #540]	@ (8003c1c <ModbusMap+0x64c>)
 8003a00:	4987      	ldr	r1, [pc, #540]	@ (8003c20 <ModbusMap+0x650>)
 8003a02:	4887      	ldr	r0, [pc, #540]	@ (8003c20 <ModbusMap+0x650>)
 8003a04:	001a      	movs	r2, r3
 8003a06:	f7ff fd71 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a0a:	1e03      	subs	r3, r0, #0
 8003a0c:	d001      	beq.n	8003a12 <ModbusMap+0x442>
 8003a0e:	f000 fd31 	bl	8004474 <ModbusMap+0xea4>
					break;
				}
				// Deshielo Programa 1: temperatura para salir de deshielo  y verifica si entra a deshielo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x301C_AddressBegin	,PNU_0x301C_AddressEnd, &PNU_0x301C) == 1 ){
 8003a12:	4b84      	ldr	r3, [pc, #528]	@ (8003c24 <ModbusMap+0x654>)
 8003a14:	4984      	ldr	r1, [pc, #528]	@ (8003c28 <ModbusMap+0x658>)
 8003a16:	4884      	ldr	r0, [pc, #528]	@ (8003c28 <ModbusMap+0x658>)
 8003a18:	001a      	movs	r2, r3
 8003a1a:	f7ff fd67 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a1e:	1e03      	subs	r3, r0, #0
 8003a20:	d001      	beq.n	8003a26 <ModbusMap+0x456>
 8003a22:	f000 fd29 	bl	8004478 <ModbusMap+0xea8>
					break;
				}
				// Modbus: direccin de la CIR
				else if(ReadHoldingRegistersFunctionRev (PNU_0x301E_AddressBegin	,PNU_0x301E_AddressEnd, &PNU_0x301E) == 1 ){
 8003a26:	4b5d      	ldr	r3, [pc, #372]	@ (8003b9c <ModbusMap+0x5cc>)
 8003a28:	4980      	ldr	r1, [pc, #512]	@ (8003c2c <ModbusMap+0x65c>)
 8003a2a:	4880      	ldr	r0, [pc, #512]	@ (8003c2c <ModbusMap+0x65c>)
 8003a2c:	001a      	movs	r2, r3
 8003a2e:	f7ff fd5d 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a32:	1e03      	subs	r3, r0, #0
 8003a34:	d001      	beq.n	8003a3a <ModbusMap+0x46a>
 8003a36:	f000 fd21 	bl	800447c <ModbusMap+0xeac>
					//PNU_0x301E  = (uint16_t) eeAddModBus;       //Manuel 23-MAR-2022
					break;
				}
				// Alarma puerta abierta: tiempo de activacin en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3104_AddressBegin	,PNU_0x3104_AddressEnd, &PNU_0x3104) == 1 ){
 8003a3a:	4b59      	ldr	r3, [pc, #356]	@ (8003ba0 <ModbusMap+0x5d0>)
 8003a3c:	497c      	ldr	r1, [pc, #496]	@ (8003c30 <ModbusMap+0x660>)
 8003a3e:	487c      	ldr	r0, [pc, #496]	@ (8003c30 <ModbusMap+0x660>)
 8003a40:	001a      	movs	r2, r3
 8003a42:	f7ff fd53 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a46:	1e03      	subs	r3, r0, #0
 8003a48:	d001      	beq.n	8003a4e <ModbusMap+0x47e>
 8003a4a:	f000 fd19 	bl	8004480 <ModbusMap+0xeb0>
					//PNU_0x3104 = (uint16_t) eetimepa;     // Manuel 23/MAR/2022
					break;
				}
				// Alarma Congelamiento Programa 1: temperatura para entrar en alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3106_AddressBegin	,PNU_0x3106_AddressEnd, &PNU_0x3106) == 1 ){
 8003a4e:	4b79      	ldr	r3, [pc, #484]	@ (8003c34 <ModbusMap+0x664>)
 8003a50:	4979      	ldr	r1, [pc, #484]	@ (8003c38 <ModbusMap+0x668>)
 8003a52:	4879      	ldr	r0, [pc, #484]	@ (8003c38 <ModbusMap+0x668>)
 8003a54:	001a      	movs	r2, r3
 8003a56:	f7ff fd49 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a5a:	1e03      	subs	r3, r0, #0
 8003a5c:	d001      	beq.n	8003a62 <ModbusMap+0x492>
 8003a5e:	f000 fd11 	bl	8004484 <ModbusMap+0xeb4>
					break;
				}
				// Alarma U 110V: voltaje para entrar en alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3108_AddressBegin	,PNU_0x3108_AddressEnd, &PNU_0x3108) == 1 ){
 8003a62:	4b76      	ldr	r3, [pc, #472]	@ (8003c3c <ModbusMap+0x66c>)
 8003a64:	4976      	ldr	r1, [pc, #472]	@ (8003c40 <ModbusMap+0x670>)
 8003a66:	4876      	ldr	r0, [pc, #472]	@ (8003c40 <ModbusMap+0x670>)
 8003a68:	001a      	movs	r2, r3
 8003a6a:	f7ff fd3f 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a6e:	1e03      	subs	r3, r0, #0
 8003a70:	d001      	beq.n	8003a76 <ModbusMap+0x4a6>
 8003a72:	f000 fd09 	bl	8004488 <ModbusMap+0xeb8>
					break;
				}
				// Alarma U 110V: voltaje para salir de alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x310A_AddressBegin	,PNU_0x310A_AddressEnd, &PNU_0x310A) == 1 ){
 8003a76:	4b73      	ldr	r3, [pc, #460]	@ (8003c44 <ModbusMap+0x674>)
 8003a78:	4973      	ldr	r1, [pc, #460]	@ (8003c48 <ModbusMap+0x678>)
 8003a7a:	4873      	ldr	r0, [pc, #460]	@ (8003c48 <ModbusMap+0x678>)
 8003a7c:	001a      	movs	r2, r3
 8003a7e:	f7ff fd35 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a82:	1e03      	subs	r3, r0, #0
 8003a84:	d001      	beq.n	8003a8a <ModbusMap+0x4ba>
 8003a86:	f000 fd01 	bl	800448c <ModbusMap+0xebc>
					break;
				}
				// Alarma -U 110V: voltaje para entrar en alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x310C_AddressBegin	,PNU_0x310C_AddressEnd, &PNU_0x310C) == 1 ){
 8003a8a:	4b70      	ldr	r3, [pc, #448]	@ (8003c4c <ModbusMap+0x67c>)
 8003a8c:	4970      	ldr	r1, [pc, #448]	@ (8003c50 <ModbusMap+0x680>)
 8003a8e:	4870      	ldr	r0, [pc, #448]	@ (8003c50 <ModbusMap+0x680>)
 8003a90:	001a      	movs	r2, r3
 8003a92:	f7ff fd2b 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a96:	1e03      	subs	r3, r0, #0
 8003a98:	d001      	beq.n	8003a9e <ModbusMap+0x4ce>
 8003a9a:	f000 fcf9 	bl	8004490 <ModbusMap+0xec0>
					break;
				}
				// Alarma -U 110V: voltaje para salir de alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x310E_AddressBegin	,PNU_0x310E_AddressEnd, &PNU_0x310E) == 1 ){
 8003a9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c54 <ModbusMap+0x684>)
 8003aa0:	496d      	ldr	r1, [pc, #436]	@ (8003c58 <ModbusMap+0x688>)
 8003aa2:	486d      	ldr	r0, [pc, #436]	@ (8003c58 <ModbusMap+0x688>)
 8003aa4:	001a      	movs	r2, r3
 8003aa6:	f7ff fd21 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003aaa:	1e03      	subs	r3, r0, #0
 8003aac:	d001      	beq.n	8003ab2 <ModbusMap+0x4e2>
 8003aae:	f000 fcf1 	bl	8004494 <ModbusMap+0xec4>
					break;
				}
				else{
					ModbusSlaveExceptionTransaction(ILLEGAL_DATA_ADDRESS);				// manda el codigo de excepcion 2			ModbusSlaveExceptionTransaction(0x02);				// manda el codigo de excepcion 2
 8003ab2:	2002      	movs	r0, #2
 8003ab4:	f000 ff0a 	bl	80048cc <ModbusSlaveExceptionTransaction>
				}
				break;
 8003ab8:	f000 fcef 	bl	800449a <ModbusMap+0xeca>
		  }	// cierra el case
			//****************************  (0x06) Function Write Single Register  *****************************************
			//****************************  (0x06) Function Write Single Register  *****************************************
			case	ku8MBWriteSingleRegister:{
				// ID del cliente del refrigerador
				if(_u16WriteAddress >= PNU_0x3000_AddressBegin && _u16WriteAddress <= PNU_0x3000_AddressEnd){    // Contador de prueba
 8003abc:	4b67      	ldr	r3, [pc, #412]	@ (8003c5c <ModbusMap+0x68c>)
 8003abe:	881a      	ldrh	r2, [r3, #0]
 8003ac0:	23c0      	movs	r3, #192	@ 0xc0
 8003ac2:	019b      	lsls	r3, r3, #6
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d310      	bcc.n	8003aea <ModbusMap+0x51a>
 8003ac8:	4b64      	ldr	r3, [pc, #400]	@ (8003c5c <ModbusMap+0x68c>)
 8003aca:	881a      	ldrh	r2, [r3, #0]
 8003acc:	23c0      	movs	r3, #192	@ 0xc0
 8003ace:	019b      	lsls	r3, r3, #6
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d80a      	bhi.n	8003aea <ModbusMap+0x51a>
					PNU_0x3000 = lowByte(_u16WriteVal);
 8003ad4:	4b62      	ldr	r3, [pc, #392]	@ (8003c60 <ModbusMap+0x690>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	001a      	movs	r2, r3
 8003adc:	4b39      	ldr	r3, [pc, #228]	@ (8003bc4 <ModbusMap+0x5f4>)
 8003ade:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003ae0:	4b60      	ldr	r3, [pc, #384]	@ (8003c64 <ModbusMap+0x694>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 fdc7 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Unidad de temperatura
				if(_u16WriteAddress >= PNU_0x3002_AddressBegin && _u16WriteAddress <= PNU_0x3002_AddressEnd){    // Contador de prueba
 8003aea:	4b5c      	ldr	r3, [pc, #368]	@ (8003c5c <ModbusMap+0x68c>)
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	4a5e      	ldr	r2, [pc, #376]	@ (8003c68 <ModbusMap+0x698>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d800      	bhi.n	8003af6 <ModbusMap+0x526>
 8003af4:	e0c4      	b.n	8003c80 <ModbusMap+0x6b0>
 8003af6:	4b59      	ldr	r3, [pc, #356]	@ (8003c5c <ModbusMap+0x68c>)
 8003af8:	881b      	ldrh	r3, [r3, #0]
 8003afa:	4a33      	ldr	r2, [pc, #204]	@ (8003bc8 <ModbusMap+0x5f8>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d900      	bls.n	8003b02 <ModbusMap+0x532>
 8003b00:	e0be      	b.n	8003c80 <ModbusMap+0x6b0>
					PNU_0x3002 = lowByte(_u16WriteVal);
 8003b02:	4b57      	ldr	r3, [pc, #348]	@ (8003c60 <ModbusMap+0x690>)
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	001a      	movs	r2, r3
 8003b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b84 <ModbusMap+0x5b4>)
 8003b0c:	801a      	strh	r2, [r3, #0]
					if (PNU_0x3002 == 1){
 8003b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b84 <ModbusMap+0x5b4>)
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d118      	bne.n	8003b48 <ModbusMap+0x578>
						//if((uint16_t) (eePlantilla[eeescala] == 32)){
						if(reePlantilla[eeescala] == 32){
 8003b16:	4b1c      	ldr	r3, [pc, #112]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b18:	2252      	movs	r2, #82	@ 0x52
 8003b1a:	5c9b      	ldrb	r3, [r3, r2]
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d101      	bne.n	8003b24 <ModbusMap+0x554>
							asm ("nop");
 8003b20:	46c0      	nop			@ (mov r8, r8)
 8003b22:	e011      	b.n	8003b48 <ModbusMap+0x578>
						}
						else{
							//Cambia a C
							waux = 32;	// mov			waux,#32;	/ Carga
 8003b24:	4b51      	ldr	r3, [pc, #324]	@ (8003c6c <ModbusMap+0x69c>)
 8003b26:	2220      	movs	r2, #32
 8003b28:	701a      	strb	r2, [r3, #0]
							// ldw			X,#eeescala; / Escribe en EEPROM
							wreeprom(waux , &eePlantilla[eeescala]);// call
 8003b2a:	4b50      	ldr	r3, [pc, #320]	@ (8003c6c <ModbusMap+0x69c>)
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	001a      	movs	r2, r3
 8003b30:	4b4f      	ldr	r3, [pc, #316]	@ (8003c70 <ModbusMap+0x6a0>)
 8003b32:	0019      	movs	r1, r3
 8003b34:	0010      	movs	r0, r2
 8003b36:	f003 fe73 	bl	8007820 <wreeprom>
							reePlantilla[eeescala] = waux;
 8003b3a:	4b4c      	ldr	r3, [pc, #304]	@ (8003c6c <ModbusMap+0x69c>)
 8003b3c:	7819      	ldrb	r1, [r3, #0]
 8003b3e:	4b12      	ldr	r3, [pc, #72]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b40:	2252      	movs	r2, #82	@ 0x52
 8003b42:	5499      	strb	r1, [r3, r2]
			//reset_escala1:
							while(1);//goto reset_escala1;// jra    reset_escala1
 8003b44:	46c0      	nop			@ (mov r8, r8)
 8003b46:	e7fd      	b.n	8003b44 <ModbusMap+0x574>
						}
					}
					if (PNU_0x3002 == 0){
 8003b48:	4b0e      	ldr	r3, [pc, #56]	@ (8003b84 <ModbusMap+0x5b4>)
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d000      	beq.n	8003b52 <ModbusMap+0x582>
 8003b50:	e091      	b.n	8003c76 <ModbusMap+0x6a6>
						//if((uint16_t) (eePlantilla[eeescala] == 32)){
						if(reePlantilla[eeescala]== 32){
 8003b52:	4b0d      	ldr	r3, [pc, #52]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b54:	2252      	movs	r2, #82	@ 0x52
 8003b56:	5c9b      	ldrb	r3, [r3, r2]
 8003b58:	2b20      	cmp	r3, #32
 8003b5a:	d000      	beq.n	8003b5e <ModbusMap+0x58e>
 8003b5c:	e08a      	b.n	8003c74 <ModbusMap+0x6a4>
							waux = 0;//mov			waux,#0;	/ Carga
 8003b5e:	4b43      	ldr	r3, [pc, #268]	@ (8003c6c <ModbusMap+0x69c>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
							// ldw			X,#eeescala; / Escribe en EEPROM
							wreeprom(waux , &eePlantilla[eeescala]);// call		wreeprom
 8003b64:	4b41      	ldr	r3, [pc, #260]	@ (8003c6c <ModbusMap+0x69c>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	001a      	movs	r2, r3
 8003b6a:	4b41      	ldr	r3, [pc, #260]	@ (8003c70 <ModbusMap+0x6a0>)
 8003b6c:	0019      	movs	r1, r3
 8003b6e:	0010      	movs	r0, r2
 8003b70:	f003 fe56 	bl	8007820 <wreeprom>
							reePlantilla[eeescala] = waux;
 8003b74:	4b3d      	ldr	r3, [pc, #244]	@ (8003c6c <ModbusMap+0x69c>)
 8003b76:	7819      	ldrb	r1, [r3, #0]
 8003b78:	4b03      	ldr	r3, [pc, #12]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b7a:	2252      	movs	r2, #82	@ 0x52
 8003b7c:	5499      	strb	r1, [r3, r2]
			//reset_escala:
							while(1);//goto reset_escala; //jra    reset_escala
 8003b7e:	46c0      	nop			@ (mov r8, r8)
 8003b80:	e7fd      	b.n	8003b7e <ModbusMap+0x5ae>
 8003b82:	46c0      	nop			@ (mov r8, r8)
 8003b84:	20000b08 	.word	0x20000b08
 8003b88:	20000cac 	.word	0x20000cac
 8003b8c:	0803f001 	.word	0x0803f001
 8003b90:	0803f002 	.word	0x0803f002
 8003b94:	20000094 	.word	0x20000094
 8003b98:	20000096 	.word	0x20000096
 8003b9c:	200000aa 	.word	0x200000aa
 8003ba0:	200000ac 	.word	0x200000ac
 8003ba4:	20000050 	.word	0x20000050
 8003ba8:	2000006c 	.word	0x2000006c
 8003bac:	00002003 	.word	0x00002003
 8003bb0:	20000074 	.word	0x20000074
 8003bb4:	20000088 	.word	0x20000088
 8003bb8:	00000302 	.word	0x00000302
 8003bbc:	20000090 	.word	0x20000090
 8003bc0:	20000b06 	.word	0x20000b06
 8003bc4:	20000092 	.word	0x20000092
 8003bc8:	00003002 	.word	0x00003002
 8003bcc:	00003004 	.word	0x00003004
 8003bd0:	00003006 	.word	0x00003006
 8003bd4:	20000098 	.word	0x20000098
 8003bd8:	00003008 	.word	0x00003008
 8003bdc:	20000b0a 	.word	0x20000b0a
 8003be0:	0000300a 	.word	0x0000300a
 8003be4:	2000009a 	.word	0x2000009a
 8003be8:	0000300c 	.word	0x0000300c
 8003bec:	20000b0c 	.word	0x20000b0c
 8003bf0:	0000300e 	.word	0x0000300e
 8003bf4:	2000009c 	.word	0x2000009c
 8003bf8:	00003010 	.word	0x00003010
 8003bfc:	2000009e 	.word	0x2000009e
 8003c00:	00003012 	.word	0x00003012
 8003c04:	200000a0 	.word	0x200000a0
 8003c08:	00003014 	.word	0x00003014
 8003c0c:	200000a2 	.word	0x200000a2
 8003c10:	00003016 	.word	0x00003016
 8003c14:	200000a4 	.word	0x200000a4
 8003c18:	00003018 	.word	0x00003018
 8003c1c:	200000a6 	.word	0x200000a6
 8003c20:	0000301a 	.word	0x0000301a
 8003c24:	200000a8 	.word	0x200000a8
 8003c28:	0000301c 	.word	0x0000301c
 8003c2c:	0000301e 	.word	0x0000301e
 8003c30:	00003104 	.word	0x00003104
 8003c34:	200000ae 	.word	0x200000ae
 8003c38:	00003106 	.word	0x00003106
 8003c3c:	200000b0 	.word	0x200000b0
 8003c40:	00003108 	.word	0x00003108
 8003c44:	200000b2 	.word	0x200000b2
 8003c48:	0000310a 	.word	0x0000310a
 8003c4c:	200000b4 	.word	0x200000b4
 8003c50:	0000310c 	.word	0x0000310c
 8003c54:	200000b6 	.word	0x200000b6
 8003c58:	0000310e 	.word	0x0000310e
 8003c5c:	2000038a 	.word	0x2000038a
 8003c60:	2000038c 	.word	0x2000038c
 8003c64:	200003d0 	.word	0x200003d0
 8003c68:	00003001 	.word	0x00003001
 8003c6c:	20000b6f 	.word	0x20000b6f
 8003c70:	0803f052 	.word	0x0803f052
						}
						else{
							asm ("nop");
 8003c74:	46c0      	nop			@ (mov r8, r8)
						}
					}
					//reset_param = TRUE;                      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003c76:	4bbd      	ldr	r3, [pc, #756]	@ (8003f6c <ModbusMap+0x99c>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f000 fcfc 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Temperatura Setpoint MODO NORMAL
				if(_u16WriteAddress >= PNU_0x3004_AddressBegin && _u16WriteAddress <= PNU_0x3004_AddressEnd){    //
 8003c80:	4bbb      	ldr	r3, [pc, #748]	@ (8003f70 <ModbusMap+0x9a0>)
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	4abb      	ldr	r2, [pc, #748]	@ (8003f74 <ModbusMap+0x9a4>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d92e      	bls.n	8003ce8 <ModbusMap+0x718>
 8003c8a:	4bb9      	ldr	r3, [pc, #740]	@ (8003f70 <ModbusMap+0x9a0>)
 8003c8c:	881b      	ldrh	r3, [r3, #0]
 8003c8e:	4aba      	ldr	r2, [pc, #744]	@ (8003f78 <ModbusMap+0x9a8>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d829      	bhi.n	8003ce8 <ModbusMap+0x718>
					PNU_0x3004 = _u16WriteVal;
 8003c94:	4bb9      	ldr	r3, [pc, #740]	@ (8003f7c <ModbusMap+0x9ac>)
 8003c96:	881a      	ldrh	r2, [r3, #0]
 8003c98:	4bb9      	ldr	r3, [pc, #740]	@ (8003f80 <ModbusMap+0x9b0>)
 8003c9a:	801a      	strh	r2, [r3, #0]

					waux = highByte (PNU_0x3004);
 8003c9c:	4bb8      	ldr	r3, [pc, #736]	@ (8003f80 <ModbusMap+0x9b0>)
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	0a1b      	lsrs	r3, r3, #8
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4bb7      	ldr	r3, [pc, #732]	@ (8003f84 <ModbusMap+0x9b4>)
 8003ca8:	701a      	strb	r2, [r3, #0]
					wreg = lowByte(PNU_0x3004);
 8003caa:	4bb5      	ldr	r3, [pc, #724]	@ (8003f80 <ModbusMap+0x9b0>)
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	b2da      	uxtb	r2, r3
 8003cb0:	4bb5      	ldr	r3, [pc, #724]	@ (8003f88 <ModbusMap+0x9b8>)
 8003cb2:	701a      	strb	r2, [r3, #0]
					//ldw			X,#eespdiur_w; / Escribe en EEPROM
					//call		wreeprom
					//mov			waux,wreg;	/ Carga
					//incw    X
					//call		wreeprom
					wreeprom(waux,&eePlantilla[eespdiur_H]);
 8003cb4:	4bb3      	ldr	r3, [pc, #716]	@ (8003f84 <ModbusMap+0x9b4>)
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	001a      	movs	r2, r3
 8003cba:	4bb4      	ldr	r3, [pc, #720]	@ (8003f8c <ModbusMap+0x9bc>)
 8003cbc:	0019      	movs	r1, r3
 8003cbe:	0010      	movs	r0, r2
 8003cc0:	f003 fdae 	bl	8007820 <wreeprom>
					wreeprom(wreg,&eePlantilla[eespdiur_L]);
 8003cc4:	4bb0      	ldr	r3, [pc, #704]	@ (8003f88 <ModbusMap+0x9b8>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	001a      	movs	r2, r3
 8003cca:	4bb1      	ldr	r3, [pc, #708]	@ (8003f90 <ModbusMap+0x9c0>)
 8003ccc:	0019      	movs	r1, r3
 8003cce:	0010      	movs	r0, r2
 8003cd0:	f003 fda6 	bl	8007820 <wreeprom>

					reePlantilla[eespdiur_H] = waux;
 8003cd4:	4bab      	ldr	r3, [pc, #684]	@ (8003f84 <ModbusMap+0x9b4>)
 8003cd6:	781a      	ldrb	r2, [r3, #0]
 8003cd8:	4bae      	ldr	r3, [pc, #696]	@ (8003f94 <ModbusMap+0x9c4>)
 8003cda:	705a      	strb	r2, [r3, #1]
					reePlantilla[eespdiur_L] = wreg;
 8003cdc:	4baa      	ldr	r3, [pc, #680]	@ (8003f88 <ModbusMap+0x9b8>)
 8003cde:	781a      	ldrb	r2, [r3, #0]
 8003ce0:	4bac      	ldr	r3, [pc, #688]	@ (8003f94 <ModbusMap+0x9c4>)
 8003ce2:	709a      	strb	r2, [r3, #2]

			//reset_escala_0x3004:
					while(1);//jra    reset_escala_0x3004 Descomentar cuando ya se tenga el watchDog
 8003ce4:	46c0      	nop			@ (mov r8, r8)
 8003ce6:	e7fd      	b.n	8003ce4 <ModbusMap+0x714>
				  //reset_param = TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// Temperatura Diferencial  MODO NORMAL
				if(_u16WriteAddress >= PNU_0x3006_AddressBegin && _u16WriteAddress <= PNU_0x3006_AddressEnd){    //
 8003ce8:	4ba1      	ldr	r3, [pc, #644]	@ (8003f70 <ModbusMap+0x9a0>)
 8003cea:	881b      	ldrh	r3, [r3, #0]
 8003cec:	4aaa      	ldr	r2, [pc, #680]	@ (8003f98 <ModbusMap+0x9c8>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d92e      	bls.n	8003d50 <ModbusMap+0x780>
 8003cf2:	4b9f      	ldr	r3, [pc, #636]	@ (8003f70 <ModbusMap+0x9a0>)
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	4aa9      	ldr	r2, [pc, #676]	@ (8003f9c <ModbusMap+0x9cc>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d829      	bhi.n	8003d50 <ModbusMap+0x780>
					PNU_0x3006 = _u16WriteVal;
 8003cfc:	4b9f      	ldr	r3, [pc, #636]	@ (8003f7c <ModbusMap+0x9ac>)
 8003cfe:	881a      	ldrh	r2, [r3, #0]
 8003d00:	4ba7      	ldr	r3, [pc, #668]	@ (8003fa0 <ModbusMap+0x9d0>)
 8003d02:	801a      	strh	r2, [r3, #0]
					waux = highByte (PNU_0x3006);
 8003d04:	4ba6      	ldr	r3, [pc, #664]	@ (8003fa0 <ModbusMap+0x9d0>)
 8003d06:	881b      	ldrh	r3, [r3, #0]
 8003d08:	0a1b      	lsrs	r3, r3, #8
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	4b9d      	ldr	r3, [pc, #628]	@ (8003f84 <ModbusMap+0x9b4>)
 8003d10:	701a      	strb	r2, [r3, #0]
					wreg = lowByte(PNU_0x3006);
 8003d12:	4ba3      	ldr	r3, [pc, #652]	@ (8003fa0 <ModbusMap+0x9d0>)
 8003d14:	881b      	ldrh	r3, [r3, #0]
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	4b9b      	ldr	r3, [pc, #620]	@ (8003f88 <ModbusMap+0x9b8>)
 8003d1a:	701a      	strb	r2, [r3, #0]
					// ldw			X,#eedifdiur_w; / Escribe en EEPROM
					// call		wreeprom
					//mov			waux,wreg;	/ Carga
					//incw    X
					//call		wreeprom
					wreeprom(waux,&eePlantilla[eedifdiur_H]);
 8003d1c:	4b99      	ldr	r3, [pc, #612]	@ (8003f84 <ModbusMap+0x9b4>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	001a      	movs	r2, r3
 8003d22:	4ba0      	ldr	r3, [pc, #640]	@ (8003fa4 <ModbusMap+0x9d4>)
 8003d24:	0019      	movs	r1, r3
 8003d26:	0010      	movs	r0, r2
 8003d28:	f003 fd7a 	bl	8007820 <wreeprom>
					wreeprom(wreg,&eePlantilla[eedifdiur_L]);
 8003d2c:	4b96      	ldr	r3, [pc, #600]	@ (8003f88 <ModbusMap+0x9b8>)
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	001a      	movs	r2, r3
 8003d32:	4b9d      	ldr	r3, [pc, #628]	@ (8003fa8 <ModbusMap+0x9d8>)
 8003d34:	0019      	movs	r1, r3
 8003d36:	0010      	movs	r0, r2
 8003d38:	f003 fd72 	bl	8007820 <wreeprom>

					reePlantilla[eedifdiur_H] = waux;
 8003d3c:	4b91      	ldr	r3, [pc, #580]	@ (8003f84 <ModbusMap+0x9b4>)
 8003d3e:	781a      	ldrb	r2, [r3, #0]
 8003d40:	4b94      	ldr	r3, [pc, #592]	@ (8003f94 <ModbusMap+0x9c4>)
 8003d42:	70da      	strb	r2, [r3, #3]
					reePlantilla[eedifdiur_L] = wreg;
 8003d44:	4b90      	ldr	r3, [pc, #576]	@ (8003f88 <ModbusMap+0x9b8>)
 8003d46:	781a      	ldrb	r2, [r3, #0]
 8003d48:	4b92      	ldr	r3, [pc, #584]	@ (8003f94 <ModbusMap+0x9c4>)
 8003d4a:	711a      	strb	r2, [r3, #4]

			//reset_escala_0x3006:
					while(1);//jra    reset_escala_0x3006
 8003d4c:	46c0      	nop			@ (mov r8, r8)
 8003d4e:	e7fd      	b.n	8003d4c <ModbusMap+0x77c>
					//reset_param = TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// MODO NOCTURNO: duracin en mins
				if(_u16WriteAddress >= PNU_0x3008_AddressBegin && _u16WriteAddress <= PNU_0x3008_AddressEnd){    //
 8003d50:	4b87      	ldr	r3, [pc, #540]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d52:	881b      	ldrh	r3, [r3, #0]
 8003d54:	4a95      	ldr	r2, [pc, #596]	@ (8003fac <ModbusMap+0x9dc>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d90f      	bls.n	8003d7a <ModbusMap+0x7aa>
 8003d5a:	4b85      	ldr	r3, [pc, #532]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	4a94      	ldr	r2, [pc, #592]	@ (8003fb0 <ModbusMap+0x9e0>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d80a      	bhi.n	8003d7a <ModbusMap+0x7aa>
					PNU_0x3008 = lowByte(_u16WriteVal);
 8003d64:	4b85      	ldr	r3, [pc, #532]	@ (8003f7c <ModbusMap+0x9ac>)
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	001a      	movs	r2, r3
 8003d6c:	4b91      	ldr	r3, [pc, #580]	@ (8003fb4 <ModbusMap+0x9e4>)
 8003d6e:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003d70:	4b7e      	ldr	r3, [pc, #504]	@ (8003f6c <ModbusMap+0x99c>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	0018      	movs	r0, r3
 8003d76:	f000 fc7f 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Consumo por variable
				if(_u16WriteAddress >= PNU_0x300A_AddressBegin && _u16WriteAddress <= PNU_0x300A_AddressEnd){    //
 8003d7a:	4b7d      	ldr	r3, [pc, #500]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	4a8e      	ldr	r2, [pc, #568]	@ (8003fb8 <ModbusMap+0x9e8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d90f      	bls.n	8003da4 <ModbusMap+0x7d4>
 8003d84:	4b7a      	ldr	r3, [pc, #488]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	4a8c      	ldr	r2, [pc, #560]	@ (8003fbc <ModbusMap+0x9ec>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d80a      	bhi.n	8003da4 <ModbusMap+0x7d4>
					PNU_0x300A = lowByte(_u16WriteVal);
 8003d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8003f7c <ModbusMap+0x9ac>)
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	001a      	movs	r2, r3
 8003d96:	4b8a      	ldr	r3, [pc, #552]	@ (8003fc0 <ModbusMap+0x9f0>)
 8003d98:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003d9a:	4b74      	ldr	r3, [pc, #464]	@ (8003f6c <ModbusMap+0x99c>)
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 fc6a 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Compresor: tiempo minimo de apagado en mins
				if(_u16WriteAddress >= PNU_0x300C_AddressBegin && _u16WriteAddress <= PNU_0x300C_AddressEnd){    //
 8003da4:	4b72      	ldr	r3, [pc, #456]	@ (8003f70 <ModbusMap+0x9a0>)
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	4a86      	ldr	r2, [pc, #536]	@ (8003fc4 <ModbusMap+0x9f4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d90f      	bls.n	8003dce <ModbusMap+0x7fe>
 8003dae:	4b70      	ldr	r3, [pc, #448]	@ (8003f70 <ModbusMap+0x9a0>)
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	4a85      	ldr	r2, [pc, #532]	@ (8003fc8 <ModbusMap+0x9f8>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d80a      	bhi.n	8003dce <ModbusMap+0x7fe>
					PNU_0x300C = lowByte(_u16WriteVal);
 8003db8:	4b70      	ldr	r3, [pc, #448]	@ (8003f7c <ModbusMap+0x9ac>)
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	001a      	movs	r2, r3
 8003dc0:	4b82      	ldr	r3, [pc, #520]	@ (8003fcc <ModbusMap+0x9fc>)
 8003dc2:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003dc4:	4b69      	ldr	r3, [pc, #420]	@ (8003f6c <ModbusMap+0x99c>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f000 fc55 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Compresor: tiempo minimo de encendido en mins
				if(_u16WriteAddress >= PNU_0x300E_AddressBegin && _u16WriteAddress <= PNU_0x300E_AddressEnd){    //
 8003dce:	4b68      	ldr	r3, [pc, #416]	@ (8003f70 <ModbusMap+0x9a0>)
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	4a7f      	ldr	r2, [pc, #508]	@ (8003fd0 <ModbusMap+0xa00>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d90f      	bls.n	8003df8 <ModbusMap+0x828>
 8003dd8:	4b65      	ldr	r3, [pc, #404]	@ (8003f70 <ModbusMap+0x9a0>)
 8003dda:	881b      	ldrh	r3, [r3, #0]
 8003ddc:	4a7d      	ldr	r2, [pc, #500]	@ (8003fd4 <ModbusMap+0xa04>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d80a      	bhi.n	8003df8 <ModbusMap+0x828>
					PNU_0x300E = lowByte(_u16WriteVal);
 8003de2:	4b66      	ldr	r3, [pc, #408]	@ (8003f7c <ModbusMap+0x9ac>)
 8003de4:	881b      	ldrh	r3, [r3, #0]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	001a      	movs	r2, r3
 8003dea:	4b7b      	ldr	r3, [pc, #492]	@ (8003fd8 <ModbusMap+0xa08>)
 8003dec:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003dee:	4b5f      	ldr	r3, [pc, #380]	@ (8003f6c <ModbusMap+0x99c>)
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	0018      	movs	r0, r3
 8003df4:	f000 fc40 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: habilitacin de 3 o 5 fases
				if(_u16WriteAddress >= PNU_0x3010_AddressBegin && _u16WriteAddress <= PNU_0x3010_AddressEnd){    // Contador de prueba
 8003df8:	4b5d      	ldr	r3, [pc, #372]	@ (8003f70 <ModbusMap+0x9a0>)
 8003dfa:	881b      	ldrh	r3, [r3, #0]
 8003dfc:	4a77      	ldr	r2, [pc, #476]	@ (8003fdc <ModbusMap+0xa0c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d90f      	bls.n	8003e22 <ModbusMap+0x852>
 8003e02:	4b5b      	ldr	r3, [pc, #364]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e04:	881b      	ldrh	r3, [r3, #0]
 8003e06:	4a76      	ldr	r2, [pc, #472]	@ (8003fe0 <ModbusMap+0xa10>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d80a      	bhi.n	8003e22 <ModbusMap+0x852>
					PNU_0x3010 = lowByte(_u16WriteVal);
 8003e0c:	4b5b      	ldr	r3, [pc, #364]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	001a      	movs	r2, r3
 8003e14:	4b73      	ldr	r3, [pc, #460]	@ (8003fe4 <ModbusMap+0xa14>)
 8003e16:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e18:	4b54      	ldr	r3, [pc, #336]	@ (8003f6c <ModbusMap+0x99c>)
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	f000 fc2b 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: duracin fase 1 en mins
				if(_u16WriteAddress >= PNU_0x3012_AddressBegin && _u16WriteAddress <= PNU_0x3012_AddressEnd){    // Contador de prueba
 8003e22:	4b53      	ldr	r3, [pc, #332]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e24:	881b      	ldrh	r3, [r3, #0]
 8003e26:	4a70      	ldr	r2, [pc, #448]	@ (8003fe8 <ModbusMap+0xa18>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d90f      	bls.n	8003e4c <ModbusMap+0x87c>
 8003e2c:	4b50      	ldr	r3, [pc, #320]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	4a6e      	ldr	r2, [pc, #440]	@ (8003fec <ModbusMap+0xa1c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d80a      	bhi.n	8003e4c <ModbusMap+0x87c>
					PNU_0x3012 = lowByte(_u16WriteVal);
 8003e36:	4b51      	ldr	r3, [pc, #324]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e38:	881b      	ldrh	r3, [r3, #0]
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	001a      	movs	r2, r3
 8003e3e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ff0 <ModbusMap+0xa20>)
 8003e40:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e42:	4b4a      	ldr	r3, [pc, #296]	@ (8003f6c <ModbusMap+0x99c>)
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	0018      	movs	r0, r3
 8003e48:	f000 fc16 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: duracin fase 2 en mins
				if(_u16WriteAddress >= PNU_0x3014_AddressBegin && _u16WriteAddress <= PNU_0x3014_AddressEnd){    // Contador de prueba
 8003e4c:	4b48      	ldr	r3, [pc, #288]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	4a68      	ldr	r2, [pc, #416]	@ (8003ff4 <ModbusMap+0xa24>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d90f      	bls.n	8003e76 <ModbusMap+0x8a6>
 8003e56:	4b46      	ldr	r3, [pc, #280]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	4a67      	ldr	r2, [pc, #412]	@ (8003ff8 <ModbusMap+0xa28>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d80a      	bhi.n	8003e76 <ModbusMap+0x8a6>
					PNU_0x3014 = lowByte(_u16WriteVal);
 8003e60:	4b46      	ldr	r3, [pc, #280]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	001a      	movs	r2, r3
 8003e68:	4b64      	ldr	r3, [pc, #400]	@ (8003ffc <ModbusMap+0xa2c>)
 8003e6a:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e6c:	4b3f      	ldr	r3, [pc, #252]	@ (8003f6c <ModbusMap+0x99c>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	0018      	movs	r0, r3
 8003e72:	f000 fc01 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: duracin fase 3 en mins
				if(_u16WriteAddress >= PNU_0x3016_AddressBegin && _u16WriteAddress <= PNU_0x3016_AddressEnd){    // Contador de prueba
 8003e76:	4b3e      	ldr	r3, [pc, #248]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e78:	881b      	ldrh	r3, [r3, #0]
 8003e7a:	4a61      	ldr	r2, [pc, #388]	@ (8004000 <ModbusMap+0xa30>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d90f      	bls.n	8003ea0 <ModbusMap+0x8d0>
 8003e80:	4b3b      	ldr	r3, [pc, #236]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e82:	881b      	ldrh	r3, [r3, #0]
 8003e84:	4a5f      	ldr	r2, [pc, #380]	@ (8004004 <ModbusMap+0xa34>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d80a      	bhi.n	8003ea0 <ModbusMap+0x8d0>
					PNU_0x3016 = lowByte(_u16WriteVal);
 8003e8a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	001a      	movs	r2, r3
 8003e92:	4b5d      	ldr	r3, [pc, #372]	@ (8004008 <ModbusMap+0xa38>)
 8003e94:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e96:	4b35      	ldr	r3, [pc, #212]	@ (8003f6c <ModbusMap+0x99c>)
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f000 fbec 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: periodo en mins para iniciar deshielo
				if(_u16WriteAddress >= PNU_0x3018_AddressBegin && _u16WriteAddress <= PNU_0x3018_AddressEnd){    //
 8003ea0:	4b33      	ldr	r3, [pc, #204]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ea2:	881b      	ldrh	r3, [r3, #0]
 8003ea4:	4a59      	ldr	r2, [pc, #356]	@ (800400c <ModbusMap+0xa3c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d90f      	bls.n	8003eca <ModbusMap+0x8fa>
 8003eaa:	4b31      	ldr	r3, [pc, #196]	@ (8003f70 <ModbusMap+0x9a0>)
 8003eac:	881b      	ldrh	r3, [r3, #0]
 8003eae:	4a58      	ldr	r2, [pc, #352]	@ (8004010 <ModbusMap+0xa40>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d80a      	bhi.n	8003eca <ModbusMap+0x8fa>
					PNU_0x3018 = lowByte(_u16WriteVal);
 8003eb4:	4b31      	ldr	r3, [pc, #196]	@ (8003f7c <ModbusMap+0x9ac>)
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	001a      	movs	r2, r3
 8003ebc:	4b55      	ldr	r3, [pc, #340]	@ (8004014 <ModbusMap+0xa44>)
 8003ebe:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8003f6c <ModbusMap+0x99c>)
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	f000 fbd7 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: temperatura para inicio de periodo de deshieloDeshielo Programa 1: temperatura para inicio de periodo de deshielo
				if(_u16WriteAddress >= PNU_0x301A_AddressBegin && _u16WriteAddress <= PNU_0x301A_AddressEnd){    // Contador de prueba
 8003eca:	4b29      	ldr	r3, [pc, #164]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	4a52      	ldr	r2, [pc, #328]	@ (8004018 <ModbusMap+0xa48>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d90f      	bls.n	8003ef4 <ModbusMap+0x924>
 8003ed4:	4b26      	ldr	r3, [pc, #152]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	4a50      	ldr	r2, [pc, #320]	@ (800401c <ModbusMap+0xa4c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d80a      	bhi.n	8003ef4 <ModbusMap+0x924>
					PNU_0x301A = lowByte(_u16WriteVal);
 8003ede:	4b27      	ldr	r3, [pc, #156]	@ (8003f7c <ModbusMap+0x9ac>)
 8003ee0:	881b      	ldrh	r3, [r3, #0]
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	4b4e      	ldr	r3, [pc, #312]	@ (8004020 <ModbusMap+0xa50>)
 8003ee8:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003eea:	4b20      	ldr	r3, [pc, #128]	@ (8003f6c <ModbusMap+0x99c>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f000 fbc2 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: temperatura para salir de deshielo  y verifica si entra a deshielo
				if(_u16WriteAddress >= PNU_0x301C_AddressBegin && _u16WriteAddress <= PNU_0x301C_AddressEnd){    // Contador de prueba
 8003ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ef6:	881b      	ldrh	r3, [r3, #0]
 8003ef8:	4a4a      	ldr	r2, [pc, #296]	@ (8004024 <ModbusMap+0xa54>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d90f      	bls.n	8003f1e <ModbusMap+0x94e>
 8003efe:	4b1c      	ldr	r3, [pc, #112]	@ (8003f70 <ModbusMap+0x9a0>)
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	4a49      	ldr	r2, [pc, #292]	@ (8004028 <ModbusMap+0xa58>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d80a      	bhi.n	8003f1e <ModbusMap+0x94e>
					PNU_0x301C = lowByte(_u16WriteVal);
 8003f08:	4b1c      	ldr	r3, [pc, #112]	@ (8003f7c <ModbusMap+0x9ac>)
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	001a      	movs	r2, r3
 8003f10:	4b46      	ldr	r3, [pc, #280]	@ (800402c <ModbusMap+0xa5c>)
 8003f12:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003f14:	4b15      	ldr	r3, [pc, #84]	@ (8003f6c <ModbusMap+0x99c>)
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	0018      	movs	r0, r3
 8003f1a:	f000 fbad 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Modbus: direccin de la CIR
				if(_u16WriteAddress >= PNU_0x301E_AddressBegin && _u16WriteAddress <= PNU_0x301E_AddressEnd){    // Contador de prueba
 8003f1e:	4b14      	ldr	r3, [pc, #80]	@ (8003f70 <ModbusMap+0x9a0>)
 8003f20:	881b      	ldrh	r3, [r3, #0]
 8003f22:	4a43      	ldr	r2, [pc, #268]	@ (8004030 <ModbusMap+0xa60>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d800      	bhi.n	8003f2a <ModbusMap+0x95a>
 8003f28:	e08a      	b.n	8004040 <ModbusMap+0xa70>
 8003f2a:	4b11      	ldr	r3, [pc, #68]	@ (8003f70 <ModbusMap+0x9a0>)
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	4a41      	ldr	r2, [pc, #260]	@ (8004034 <ModbusMap+0xa64>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d900      	bls.n	8003f36 <ModbusMap+0x966>
 8003f34:	e084      	b.n	8004040 <ModbusMap+0xa70>
					PNU_0x301E = lowByte(_u16WriteVal);
 8003f36:	4b11      	ldr	r3, [pc, #68]	@ (8003f7c <ModbusMap+0x9ac>)
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	001a      	movs	r2, r3
 8003f3e:	4b3e      	ldr	r3, [pc, #248]	@ (8004038 <ModbusMap+0xa68>)
 8003f40:	801a      	strh	r2, [r3, #0]

					waux = (uint8_t) PNU_0x301E;
 8003f42:	4b3d      	ldr	r3, [pc, #244]	@ (8004038 <ModbusMap+0xa68>)
 8003f44:	881b      	ldrh	r3, [r3, #0]
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	4b0e      	ldr	r3, [pc, #56]	@ (8003f84 <ModbusMap+0x9b4>)
 8003f4a:	701a      	strb	r2, [r3, #0]

					//ldw			X,#eeAddModBus; / Escribe en EEPROM
					wreeprom(waux,&eePlantilla[eeAddModBus]);//call		wreeprom
 8003f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8003f84 <ModbusMap+0x9b4>)
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	001a      	movs	r2, r3
 8003f52:	4b3a      	ldr	r3, [pc, #232]	@ (800403c <ModbusMap+0xa6c>)
 8003f54:	0019      	movs	r1, r3
 8003f56:	0010      	movs	r0, r2
 8003f58:	f003 fc62 	bl	8007820 <wreeprom>
					reePlantilla[eeAddModBus] = waux;
 8003f5c:	4b09      	ldr	r3, [pc, #36]	@ (8003f84 <ModbusMap+0x9b4>)
 8003f5e:	7819      	ldrb	r1, [r3, #0]
 8003f60:	4b0c      	ldr	r3, [pc, #48]	@ (8003f94 <ModbusMap+0x9c4>)
 8003f62:	2272      	movs	r2, #114	@ 0x72
 8003f64:	5499      	strb	r1, [r3, r2]

			//reset_escala_0x301E:
					while(1);//jra    reset_escala_0x301E
 8003f66:	46c0      	nop			@ (mov r8, r8)
 8003f68:	e7fd      	b.n	8003f66 <ModbusMap+0x996>
 8003f6a:	46c0      	nop			@ (mov r8, r8)
 8003f6c:	200003d0 	.word	0x200003d0
 8003f70:	2000038a 	.word	0x2000038a
 8003f74:	00003003 	.word	0x00003003
 8003f78:	00003004 	.word	0x00003004
 8003f7c:	2000038c 	.word	0x2000038c
 8003f80:	20000094 	.word	0x20000094
 8003f84:	20000b6f 	.word	0x20000b6f
 8003f88:	20000b70 	.word	0x20000b70
 8003f8c:	0803f001 	.word	0x0803f001
 8003f90:	0803f002 	.word	0x0803f002
 8003f94:	20000cac 	.word	0x20000cac
 8003f98:	00003005 	.word	0x00003005
 8003f9c:	00003006 	.word	0x00003006
 8003fa0:	20000096 	.word	0x20000096
 8003fa4:	0803f003 	.word	0x0803f003
 8003fa8:	0803f004 	.word	0x0803f004
 8003fac:	00003007 	.word	0x00003007
 8003fb0:	00003008 	.word	0x00003008
 8003fb4:	20000098 	.word	0x20000098
 8003fb8:	00003009 	.word	0x00003009
 8003fbc:	0000300a 	.word	0x0000300a
 8003fc0:	20000b0a 	.word	0x20000b0a
 8003fc4:	0000300b 	.word	0x0000300b
 8003fc8:	0000300c 	.word	0x0000300c
 8003fcc:	2000009a 	.word	0x2000009a
 8003fd0:	0000300d 	.word	0x0000300d
 8003fd4:	0000300e 	.word	0x0000300e
 8003fd8:	20000b0c 	.word	0x20000b0c
 8003fdc:	0000300f 	.word	0x0000300f
 8003fe0:	00003010 	.word	0x00003010
 8003fe4:	2000009c 	.word	0x2000009c
 8003fe8:	00003011 	.word	0x00003011
 8003fec:	00003012 	.word	0x00003012
 8003ff0:	2000009e 	.word	0x2000009e
 8003ff4:	00003013 	.word	0x00003013
 8003ff8:	00003014 	.word	0x00003014
 8003ffc:	200000a0 	.word	0x200000a0
 8004000:	00003015 	.word	0x00003015
 8004004:	00003016 	.word	0x00003016
 8004008:	200000a2 	.word	0x200000a2
 800400c:	00003017 	.word	0x00003017
 8004010:	00003018 	.word	0x00003018
 8004014:	200000a4 	.word	0x200000a4
 8004018:	00003019 	.word	0x00003019
 800401c:	0000301a 	.word	0x0000301a
 8004020:	200000a6 	.word	0x200000a6
 8004024:	0000301b 	.word	0x0000301b
 8004028:	0000301c 	.word	0x0000301c
 800402c:	200000a8 	.word	0x200000a8
 8004030:	0000301d 	.word	0x0000301d
 8004034:	0000301e 	.word	0x0000301e
 8004038:	200000aa 	.word	0x200000aa
 800403c:	0803f072 	.word	0x0803f072
					//reset_param = TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// Alarma puerta abierta: tiempo de activacin en mins
				if(_u16WriteAddress >= PNU_0x3104_AddressBegin && _u16WriteAddress <= PNU_0x3104_AddressEnd){    //
 8004040:	4baa      	ldr	r3, [pc, #680]	@ (80042ec <ModbusMap+0xd1c>)
 8004042:	881b      	ldrh	r3, [r3, #0]
 8004044:	4aaa      	ldr	r2, [pc, #680]	@ (80042f0 <ModbusMap+0xd20>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d91e      	bls.n	8004088 <ModbusMap+0xab8>
 800404a:	4ba8      	ldr	r3, [pc, #672]	@ (80042ec <ModbusMap+0xd1c>)
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	4aa9      	ldr	r2, [pc, #676]	@ (80042f4 <ModbusMap+0xd24>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d819      	bhi.n	8004088 <ModbusMap+0xab8>
					PNU_0x3104 = lowByte(_u16WriteVal);
 8004054:	4ba8      	ldr	r3, [pc, #672]	@ (80042f8 <ModbusMap+0xd28>)
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	001a      	movs	r2, r3
 800405c:	4ba7      	ldr	r3, [pc, #668]	@ (80042fc <ModbusMap+0xd2c>)
 800405e:	801a      	strh	r2, [r3, #0]

					waux = (uint8_t) PNU_0x3104;
 8004060:	4ba6      	ldr	r3, [pc, #664]	@ (80042fc <ModbusMap+0xd2c>)
 8004062:	881b      	ldrh	r3, [r3, #0]
 8004064:	b2da      	uxtb	r2, r3
 8004066:	4ba6      	ldr	r3, [pc, #664]	@ (8004300 <ModbusMap+0xd30>)
 8004068:	701a      	strb	r2, [r3, #0]

					//ldw			X,#eetimepa; / Escribe en EEPROM
					wreeprom(waux,&eePlantilla[eetimepa]);//call		wreeprom
 800406a:	4ba5      	ldr	r3, [pc, #660]	@ (8004300 <ModbusMap+0xd30>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	001a      	movs	r2, r3
 8004070:	4ba4      	ldr	r3, [pc, #656]	@ (8004304 <ModbusMap+0xd34>)
 8004072:	0019      	movs	r1, r3
 8004074:	0010      	movs	r0, r2
 8004076:	f003 fbd3 	bl	8007820 <wreeprom>
					reePlantilla[eetimepa] = waux;
 800407a:	4ba1      	ldr	r3, [pc, #644]	@ (8004300 <ModbusMap+0xd30>)
 800407c:	7819      	ldrb	r1, [r3, #0]
 800407e:	4ba2      	ldr	r3, [pc, #648]	@ (8004308 <ModbusMap+0xd38>)
 8004080:	2249      	movs	r2, #73	@ 0x49
 8004082:	5499      	strb	r1, [r3, r2]
			//reset_escala_0x3104:
					while(1);// jra    reset_escala_0x3104
 8004084:	46c0      	nop			@ (mov r8, r8)
 8004086:	e7fd      	b.n	8004084 <ModbusMap+0xab4>
					//reset_param	= TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// Alarma Congelamiento Programa 1: temperatura para entrar en alarma
				if(_u16WriteAddress >= PNU_0x3106_AddressBegin && _u16WriteAddress <= PNU_0x3106_AddressEnd){    //
 8004088:	4b98      	ldr	r3, [pc, #608]	@ (80042ec <ModbusMap+0xd1c>)
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	4a9f      	ldr	r2, [pc, #636]	@ (800430c <ModbusMap+0xd3c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d90f      	bls.n	80040b2 <ModbusMap+0xae2>
 8004092:	4b96      	ldr	r3, [pc, #600]	@ (80042ec <ModbusMap+0xd1c>)
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	4a9e      	ldr	r2, [pc, #632]	@ (8004310 <ModbusMap+0xd40>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d80a      	bhi.n	80040b2 <ModbusMap+0xae2>
					PNU_0x3106 = lowByte(_u16WriteVal);
 800409c:	4b96      	ldr	r3, [pc, #600]	@ (80042f8 <ModbusMap+0xd28>)
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	001a      	movs	r2, r3
 80040a4:	4b9b      	ldr	r3, [pc, #620]	@ (8004314 <ModbusMap+0xd44>)
 80040a6:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80040a8:	4b9b      	ldr	r3, [pc, #620]	@ (8004318 <ModbusMap+0xd48>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	0018      	movs	r0, r3
 80040ae:	f000 fae3 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma U 110V: voltaje para entrar en alarma
				if(_u16WriteAddress >= PNU_0x3108_AddressBegin && _u16WriteAddress <= PNU_0x3108_AddressEnd){    //
 80040b2:	4b8e      	ldr	r3, [pc, #568]	@ (80042ec <ModbusMap+0xd1c>)
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	4a99      	ldr	r2, [pc, #612]	@ (800431c <ModbusMap+0xd4c>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d90f      	bls.n	80040dc <ModbusMap+0xb0c>
 80040bc:	4b8b      	ldr	r3, [pc, #556]	@ (80042ec <ModbusMap+0xd1c>)
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	4a97      	ldr	r2, [pc, #604]	@ (8004320 <ModbusMap+0xd50>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d80a      	bhi.n	80040dc <ModbusMap+0xb0c>
					PNU_0x3108 = lowByte(_u16WriteVal);
 80040c6:	4b8c      	ldr	r3, [pc, #560]	@ (80042f8 <ModbusMap+0xd28>)
 80040c8:	881b      	ldrh	r3, [r3, #0]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	001a      	movs	r2, r3
 80040ce:	4b95      	ldr	r3, [pc, #596]	@ (8004324 <ModbusMap+0xd54>)
 80040d0:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80040d2:	4b91      	ldr	r3, [pc, #580]	@ (8004318 <ModbusMap+0xd48>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	0018      	movs	r0, r3
 80040d8:	f000 face 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma U 110V: voltaje para salir de alarma
				if(_u16WriteAddress >= PNU_0x310A_AddressBegin && _u16WriteAddress <= PNU_0x310A_AddressEnd){    //
 80040dc:	4b83      	ldr	r3, [pc, #524]	@ (80042ec <ModbusMap+0xd1c>)
 80040de:	881b      	ldrh	r3, [r3, #0]
 80040e0:	4a91      	ldr	r2, [pc, #580]	@ (8004328 <ModbusMap+0xd58>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d90f      	bls.n	8004106 <ModbusMap+0xb36>
 80040e6:	4b81      	ldr	r3, [pc, #516]	@ (80042ec <ModbusMap+0xd1c>)
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	4a90      	ldr	r2, [pc, #576]	@ (800432c <ModbusMap+0xd5c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d80a      	bhi.n	8004106 <ModbusMap+0xb36>
					PNU_0x310A = lowByte(_u16WriteVal);
 80040f0:	4b81      	ldr	r3, [pc, #516]	@ (80042f8 <ModbusMap+0xd28>)
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	001a      	movs	r2, r3
 80040f8:	4b8d      	ldr	r3, [pc, #564]	@ (8004330 <ModbusMap+0xd60>)
 80040fa:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80040fc:	4b86      	ldr	r3, [pc, #536]	@ (8004318 <ModbusMap+0xd48>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	0018      	movs	r0, r3
 8004102:	f000 fab9 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma -U 110V: voltaje para entrar en alarma
				if(_u16WriteAddress >= PNU_0x310C_AddressBegin && _u16WriteAddress <= PNU_0x310C_AddressEnd){    //
 8004106:	4b79      	ldr	r3, [pc, #484]	@ (80042ec <ModbusMap+0xd1c>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	4a8a      	ldr	r2, [pc, #552]	@ (8004334 <ModbusMap+0xd64>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d90f      	bls.n	8004130 <ModbusMap+0xb60>
 8004110:	4b76      	ldr	r3, [pc, #472]	@ (80042ec <ModbusMap+0xd1c>)
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	4a88      	ldr	r2, [pc, #544]	@ (8004338 <ModbusMap+0xd68>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d80a      	bhi.n	8004130 <ModbusMap+0xb60>
					PNU_0x310C = lowByte(_u16WriteVal);
 800411a:	4b77      	ldr	r3, [pc, #476]	@ (80042f8 <ModbusMap+0xd28>)
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	001a      	movs	r2, r3
 8004122:	4b86      	ldr	r3, [pc, #536]	@ (800433c <ModbusMap+0xd6c>)
 8004124:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004126:	4b7c      	ldr	r3, [pc, #496]	@ (8004318 <ModbusMap+0xd48>)
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	0018      	movs	r0, r3
 800412c:	f000 faa4 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma -U 110V: voltaje para salir de alarma
				if(_u16WriteAddress >= PNU_0x310E_AddressBegin && _u16WriteAddress <= PNU_0x310E_AddressEnd){    //
 8004130:	4b6e      	ldr	r3, [pc, #440]	@ (80042ec <ModbusMap+0xd1c>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	4a82      	ldr	r2, [pc, #520]	@ (8004340 <ModbusMap+0xd70>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d90f      	bls.n	800415a <ModbusMap+0xb8a>
 800413a:	4b6c      	ldr	r3, [pc, #432]	@ (80042ec <ModbusMap+0xd1c>)
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	4a81      	ldr	r2, [pc, #516]	@ (8004344 <ModbusMap+0xd74>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d80a      	bhi.n	800415a <ModbusMap+0xb8a>
					PNU_0x310E = lowByte(_u16WriteVal);
 8004144:	4b6c      	ldr	r3, [pc, #432]	@ (80042f8 <ModbusMap+0xd28>)
 8004146:	881b      	ldrh	r3, [r3, #0]
 8004148:	b2db      	uxtb	r3, r3
 800414a:	001a      	movs	r2, r3
 800414c:	4b7e      	ldr	r3, [pc, #504]	@ (8004348 <ModbusMap+0xd78>)
 800414e:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004150:	4b71      	ldr	r3, [pc, #452]	@ (8004318 <ModbusMap+0xd48>)
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	0018      	movs	r0, r3
 8004156:	f000 fa8f 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar Modo Nocturno
				if(_u16WriteAddress >= PNU_0x3200_AddressBegin && _u16WriteAddress <= PNU_0x3200_AddressEnd){    //
 800415a:	4b64      	ldr	r3, [pc, #400]	@ (80042ec <ModbusMap+0xd1c>)
 800415c:	881a      	ldrh	r2, [r3, #0]
 800415e:	23c8      	movs	r3, #200	@ 0xc8
 8004160:	019b      	lsls	r3, r3, #6
 8004162:	429a      	cmp	r2, r3
 8004164:	d310      	bcc.n	8004188 <ModbusMap+0xbb8>
 8004166:	4b61      	ldr	r3, [pc, #388]	@ (80042ec <ModbusMap+0xd1c>)
 8004168:	881a      	ldrh	r2, [r3, #0]
 800416a:	23c8      	movs	r3, #200	@ 0xc8
 800416c:	019b      	lsls	r3, r3, #6
 800416e:	429a      	cmp	r2, r3
 8004170:	d80a      	bhi.n	8004188 <ModbusMap+0xbb8>
					PNU_0x3200 = lowByte(_u16WriteVal);
 8004172:	4b61      	ldr	r3, [pc, #388]	@ (80042f8 <ModbusMap+0xd28>)
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	b2db      	uxtb	r3, r3
 8004178:	001a      	movs	r2, r3
 800417a:	4b74      	ldr	r3, [pc, #464]	@ (800434c <ModbusMap+0xd7c>)
 800417c:	801a      	strh	r2, [r3, #0]
					//08/FEB/2022		DeshieloH_T =lowByte(_u16WriteVal);   // 24/ENE/2022
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 800417e:	4b66      	ldr	r3, [pc, #408]	@ (8004318 <ModbusMap+0xd48>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	0018      	movs	r0, r3
 8004184:	f000 fa78 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar MODO DE AHORRO ES2
				if(_u16WriteAddress >= PNU_0x3202_AddressBegin && _u16WriteAddress <= PNU_0x3202_AddressEnd){    //
 8004188:	4b58      	ldr	r3, [pc, #352]	@ (80042ec <ModbusMap+0xd1c>)
 800418a:	881b      	ldrh	r3, [r3, #0]
 800418c:	4a70      	ldr	r2, [pc, #448]	@ (8004350 <ModbusMap+0xd80>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d90f      	bls.n	80041b2 <ModbusMap+0xbe2>
 8004192:	4b56      	ldr	r3, [pc, #344]	@ (80042ec <ModbusMap+0xd1c>)
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	4a6f      	ldr	r2, [pc, #444]	@ (8004354 <ModbusMap+0xd84>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d80a      	bhi.n	80041b2 <ModbusMap+0xbe2>
					PNU_0x3202 = lowByte(_u16WriteVal);
 800419c:	4b56      	ldr	r3, [pc, #344]	@ (80042f8 <ModbusMap+0xd28>)
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	001a      	movs	r2, r3
 80041a4:	4b6c      	ldr	r3, [pc, #432]	@ (8004358 <ModbusMap+0xd88>)
 80041a6:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80041a8:	4b5b      	ldr	r3, [pc, #364]	@ (8004318 <ModbusMap+0xd48>)
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	0018      	movs	r0, r3
 80041ae:	f000 fa63 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar MODO VAULT
				if(_u16WriteAddress >= PNU_0x3204_AddressBegin && _u16WriteAddress <= PNU_0x3204_AddressEnd){    //
 80041b2:	4b4e      	ldr	r3, [pc, #312]	@ (80042ec <ModbusMap+0xd1c>)
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	4a69      	ldr	r2, [pc, #420]	@ (800435c <ModbusMap+0xd8c>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d90f      	bls.n	80041dc <ModbusMap+0xc0c>
 80041bc:	4b4b      	ldr	r3, [pc, #300]	@ (80042ec <ModbusMap+0xd1c>)
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	4a67      	ldr	r2, [pc, #412]	@ (8004360 <ModbusMap+0xd90>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d80a      	bhi.n	80041dc <ModbusMap+0xc0c>
					PNU_0x3204 = lowByte(_u16WriteVal);
 80041c6:	4b4c      	ldr	r3, [pc, #304]	@ (80042f8 <ModbusMap+0xd28>)
 80041c8:	881b      	ldrh	r3, [r3, #0]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	001a      	movs	r2, r3
 80041ce:	4b65      	ldr	r3, [pc, #404]	@ (8004364 <ModbusMap+0xd94>)
 80041d0:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80041d2:	4b51      	ldr	r3, [pc, #324]	@ (8004318 <ModbusMap+0xd48>)
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	0018      	movs	r0, r3
 80041d8:	f000 fa4e 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando desactivar MODO VAULT
				if(_u16WriteAddress >= PNU_0x3206_AddressBegin && _u16WriteAddress <= PNU_0x3206_AddressEnd){    //
 80041dc:	4b43      	ldr	r3, [pc, #268]	@ (80042ec <ModbusMap+0xd1c>)
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	4a61      	ldr	r2, [pc, #388]	@ (8004368 <ModbusMap+0xd98>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d90f      	bls.n	8004206 <ModbusMap+0xc36>
 80041e6:	4b41      	ldr	r3, [pc, #260]	@ (80042ec <ModbusMap+0xd1c>)
 80041e8:	881b      	ldrh	r3, [r3, #0]
 80041ea:	4a60      	ldr	r2, [pc, #384]	@ (800436c <ModbusMap+0xd9c>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d80a      	bhi.n	8004206 <ModbusMap+0xc36>
					PNU_0x3206 = lowByte(_u16WriteVal);
 80041f0:	4b41      	ldr	r3, [pc, #260]	@ (80042f8 <ModbusMap+0xd28>)
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	001a      	movs	r2, r3
 80041f8:	4b5d      	ldr	r3, [pc, #372]	@ (8004370 <ModbusMap+0xda0>)
 80041fa:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80041fc:	4b46      	ldr	r3, [pc, #280]	@ (8004318 <ModbusMap+0xd48>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	0018      	movs	r0, r3
 8004202:	f000 fa39 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar MODO Servicio
				if(_u16WriteAddress >= PNU_0x3208_AddressBegin && _u16WriteAddress <= PNU_0x3208_AddressEnd){    //
 8004206:	4b39      	ldr	r3, [pc, #228]	@ (80042ec <ModbusMap+0xd1c>)
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	4a5a      	ldr	r2, [pc, #360]	@ (8004374 <ModbusMap+0xda4>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d90f      	bls.n	8004230 <ModbusMap+0xc60>
 8004210:	4b36      	ldr	r3, [pc, #216]	@ (80042ec <ModbusMap+0xd1c>)
 8004212:	881b      	ldrh	r3, [r3, #0]
 8004214:	4a58      	ldr	r2, [pc, #352]	@ (8004378 <ModbusMap+0xda8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d80a      	bhi.n	8004230 <ModbusMap+0xc60>
					PNU_0x3208 = lowByte(_u16WriteVal);
 800421a:	4b37      	ldr	r3, [pc, #220]	@ (80042f8 <ModbusMap+0xd28>)
 800421c:	881b      	ldrh	r3, [r3, #0]
 800421e:	b2db      	uxtb	r3, r3
 8004220:	001a      	movs	r2, r3
 8004222:	4b56      	ldr	r3, [pc, #344]	@ (800437c <ModbusMap+0xdac>)
 8004224:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004226:	4b3c      	ldr	r3, [pc, #240]	@ (8004318 <ModbusMap+0xd48>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	0018      	movs	r0, r3
 800422c:	f000 fa24 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando Ventilador siempre ON con compresor OFF
				if(_u16WriteAddress >= PNU_0x320A_AddressBegin && _u16WriteAddress <= PNU_0x320A_AddressEnd){    //
 8004230:	4b2e      	ldr	r3, [pc, #184]	@ (80042ec <ModbusMap+0xd1c>)
 8004232:	881b      	ldrh	r3, [r3, #0]
 8004234:	4a52      	ldr	r2, [pc, #328]	@ (8004380 <ModbusMap+0xdb0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d90f      	bls.n	800425a <ModbusMap+0xc8a>
 800423a:	4b2c      	ldr	r3, [pc, #176]	@ (80042ec <ModbusMap+0xd1c>)
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	4a51      	ldr	r2, [pc, #324]	@ (8004384 <ModbusMap+0xdb4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d80a      	bhi.n	800425a <ModbusMap+0xc8a>
					PNU_0x320A = lowByte(_u16WriteVal);
 8004244:	4b2c      	ldr	r3, [pc, #176]	@ (80042f8 <ModbusMap+0xd28>)
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	b2db      	uxtb	r3, r3
 800424a:	001a      	movs	r2, r3
 800424c:	4b4e      	ldr	r3, [pc, #312]	@ (8004388 <ModbusMap+0xdb8>)
 800424e:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004250:	4b31      	ldr	r3, [pc, #196]	@ (8004318 <ModbusMap+0xd48>)
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	0018      	movs	r0, r3
 8004256:	f000 fa0f 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando Ventilador activar ciclos ON-OFF con compresor OFF
				if(_u16WriteAddress >= PNU_0x320C_AddressBegin && _u16WriteAddress <= PNU_0x320C_AddressEnd){    //
 800425a:	4b24      	ldr	r3, [pc, #144]	@ (80042ec <ModbusMap+0xd1c>)
 800425c:	881b      	ldrh	r3, [r3, #0]
 800425e:	4a4b      	ldr	r2, [pc, #300]	@ (800438c <ModbusMap+0xdbc>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d90f      	bls.n	8004284 <ModbusMap+0xcb4>
 8004264:	4b21      	ldr	r3, [pc, #132]	@ (80042ec <ModbusMap+0xd1c>)
 8004266:	881b      	ldrh	r3, [r3, #0]
 8004268:	4a49      	ldr	r2, [pc, #292]	@ (8004390 <ModbusMap+0xdc0>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d80a      	bhi.n	8004284 <ModbusMap+0xcb4>
					PNU_0x320C = lowByte(_u16WriteVal);
 800426e:	4b22      	ldr	r3, [pc, #136]	@ (80042f8 <ModbusMap+0xd28>)
 8004270:	881b      	ldrh	r3, [r3, #0]
 8004272:	b2db      	uxtb	r3, r3
 8004274:	001a      	movs	r2, r3
 8004276:	4b47      	ldr	r3, [pc, #284]	@ (8004394 <ModbusMap+0xdc4>)
 8004278:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 800427a:	4b27      	ldr	r3, [pc, #156]	@ (8004318 <ModbusMap+0xd48>)
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	0018      	movs	r0, r3
 8004280:	f000 f9fa 	bl	8004678 <ModbusSlaveTransaction>
				}


				// Comando  Manuel  07-MAR-2022: Activacion/Desactivacion Nocturno
				if(_u16WriteAddress >= AndyWRegisters_0x30_AddressBegin && _u16WriteAddress <= AndyWRegisters_0x30_AddressEnd){    //
 8004284:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <ModbusMap+0xd1c>)
 8004286:	881b      	ldrh	r3, [r3, #0]
 8004288:	2b2f      	cmp	r3, #47	@ 0x2f
 800428a:	d91a      	bls.n	80042c2 <ModbusMap+0xcf2>
 800428c:	4b17      	ldr	r3, [pc, #92]	@ (80042ec <ModbusMap+0xd1c>)
 800428e:	881b      	ldrh	r3, [r3, #0]
 8004290:	2b30      	cmp	r3, #48	@ 0x30
 8004292:	d816      	bhi.n	80042c2 <ModbusMap+0xcf2>

					if (_u16WriteVal == 1){
 8004294:	4b18      	ldr	r3, [pc, #96]	@ (80042f8 <ModbusMap+0xd28>)
 8004296:	881b      	ldrh	r3, [r3, #0]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d104      	bne.n	80042a6 <ModbusMap+0xcd6>
						if(flagsa[3]){
 800429c:	4b3e      	ldr	r3, [pc, #248]	@ (8004398 <ModbusMap+0xdc8>)
 800429e:	78db      	ldrb	r3, [r3, #3]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d000      	beq.n	80042a6 <ModbusMap+0xcd6>
							asm ("nop");
 80042a4:	46c0      	nop			@ (mov r8, r8)
						}
						else{

						}
					}
					if (_u16WriteVal == 0){
 80042a6:	4b14      	ldr	r3, [pc, #80]	@ (80042f8 <ModbusMap+0xd28>)
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d104      	bne.n	80042b8 <ModbusMap+0xce8>
						if(flagsa[3]){
 80042ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004398 <ModbusMap+0xdc8>)
 80042b0:	78db      	ldrb	r3, [r3, #3]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d100      	bne.n	80042b8 <ModbusMap+0xce8>

						}
						else{
							asm ("nop");
 80042b6:	46c0      	nop			@ (mov r8, r8)
						}
					}

					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80042b8:	4b17      	ldr	r3, [pc, #92]	@ (8004318 <ModbusMap+0xd48>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	0018      	movs	r0, r3
 80042be:	f000 f9db 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando Manuel  07-MAR-2022: Activacion/Desactivacion Deshielo
				if(_u16WriteAddress >= AndyWRegisters_0x31_AddressBegin && _u16WriteAddress <= AndyWRegisters_0x31_AddressEnd){    // Contador de prueba
 80042c2:	4b0a      	ldr	r3, [pc, #40]	@ (80042ec <ModbusMap+0xd1c>)
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	2b30      	cmp	r3, #48	@ 0x30
 80042c8:	d800      	bhi.n	80042cc <ModbusMap+0xcfc>
 80042ca:	e07e      	b.n	80043ca <ModbusMap+0xdfa>
 80042cc:	4b07      	ldr	r3, [pc, #28]	@ (80042ec <ModbusMap+0xd1c>)
 80042ce:	881b      	ldrh	r3, [r3, #0]
 80042d0:	2b31      	cmp	r3, #49	@ 0x31
 80042d2:	d900      	bls.n	80042d6 <ModbusMap+0xd06>
 80042d4:	e079      	b.n	80043ca <ModbusMap+0xdfa>
					//PNU_0x320C = lowByte(_u16WriteVal);

					if (_u16WriteVal == 1){
 80042d6:	4b08      	ldr	r3, [pc, #32]	@ (80042f8 <ModbusMap+0xd28>)
 80042d8:	881b      	ldrh	r3, [r3, #0]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d167      	bne.n	80043ae <ModbusMap+0xdde>
						if(GPIOR0[1]){
 80042de:	4b2f      	ldr	r3, [pc, #188]	@ (800439c <ModbusMap+0xdcc>)
 80042e0:	785b      	ldrb	r3, [r3, #1]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d05c      	beq.n	80043a0 <ModbusMap+0xdd0>
							asm ("nop");
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	e061      	b.n	80043ae <ModbusMap+0xdde>
 80042ea:	46c0      	nop			@ (mov r8, r8)
 80042ec:	2000038a 	.word	0x2000038a
 80042f0:	00003103 	.word	0x00003103
 80042f4:	00003104 	.word	0x00003104
 80042f8:	2000038c 	.word	0x2000038c
 80042fc:	200000ac 	.word	0x200000ac
 8004300:	20000b6f 	.word	0x20000b6f
 8004304:	0803f049 	.word	0x0803f049
 8004308:	20000cac 	.word	0x20000cac
 800430c:	00003105 	.word	0x00003105
 8004310:	00003106 	.word	0x00003106
 8004314:	200000ae 	.word	0x200000ae
 8004318:	200003d0 	.word	0x200003d0
 800431c:	00003107 	.word	0x00003107
 8004320:	00003108 	.word	0x00003108
 8004324:	200000b0 	.word	0x200000b0
 8004328:	00003109 	.word	0x00003109
 800432c:	0000310a 	.word	0x0000310a
 8004330:	200000b2 	.word	0x200000b2
 8004334:	0000310b 	.word	0x0000310b
 8004338:	0000310c 	.word	0x0000310c
 800433c:	200000b4 	.word	0x200000b4
 8004340:	0000310d 	.word	0x0000310d
 8004344:	0000310e 	.word	0x0000310e
 8004348:	200000b6 	.word	0x200000b6
 800434c:	20000b0e 	.word	0x20000b0e
 8004350:	00003201 	.word	0x00003201
 8004354:	00003202 	.word	0x00003202
 8004358:	20000b10 	.word	0x20000b10
 800435c:	00003203 	.word	0x00003203
 8004360:	00003204 	.word	0x00003204
 8004364:	20000b12 	.word	0x20000b12
 8004368:	00003205 	.word	0x00003205
 800436c:	00003206 	.word	0x00003206
 8004370:	20000b14 	.word	0x20000b14
 8004374:	00003207 	.word	0x00003207
 8004378:	00003208 	.word	0x00003208
 800437c:	20000b16 	.word	0x20000b16
 8004380:	00003209 	.word	0x00003209
 8004384:	0000320a 	.word	0x0000320a
 8004388:	20000b18 	.word	0x20000b18
 800438c:	0000320b 	.word	0x0000320b
 8004390:	0000320c 	.word	0x0000320c
 8004394:	20000b1a 	.word	0x20000b1a
 8004398:	20000b94 	.word	0x20000b94
 800439c:	20000bc0 	.word	0x20000bc0
						}
						else{
							flags_accMenu |=0x01;
 80043a0:	4b40      	ldr	r3, [pc, #256]	@ (80044a4 <ModbusMap+0xed4>)
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	2201      	movs	r2, #1
 80043a6:	4313      	orrs	r3, r2
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	4b3e      	ldr	r3, [pc, #248]	@ (80044a4 <ModbusMap+0xed4>)
 80043ac:	701a      	strb	r2, [r3, #0]
							//botonst = botonst | 0x20;
							//	bset		botonst,#b3_f2
						}
					}
					if (_u16WriteVal == 0){
 80043ae:	4b3e      	ldr	r3, [pc, #248]	@ (80044a8 <ModbusMap+0xed8>)
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d104      	bne.n	80043c0 <ModbusMap+0xdf0>
						if(GPIOR0[1]){
 80043b6:	4b3d      	ldr	r3, [pc, #244]	@ (80044ac <ModbusMap+0xedc>)
 80043b8:	785b      	ldrb	r3, [r3, #1]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d100      	bne.n	80043c0 <ModbusMap+0xdf0>
						}
						else{
							asm ("nop");
 80043be:	46c0      	nop			@ (mov r8, r8)
						}
					}

					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80043c0:	4b3b      	ldr	r3, [pc, #236]	@ (80044b0 <ModbusMap+0xee0>)
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	0018      	movs	r0, r3
 80043c6:	f000 f957 	bl	8004678 <ModbusSlaveTransaction>
				}
				// Comando Manuel  07-MAR-2022: Activacion/Desactivacion Lampara
				if(_u16WriteAddress >= AndyWRegisters_0x32_AddressBegin && _u16WriteAddress <= AndyWRegisters_0x32_AddressEnd){    // Contador de prueba
 80043ca:	4b3a      	ldr	r3, [pc, #232]	@ (80044b4 <ModbusMap+0xee4>)
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	2b31      	cmp	r3, #49	@ 0x31
 80043d0:	d800      	bhi.n	80043d4 <ModbusMap+0xe04>
 80043d2:	e061      	b.n	8004498 <ModbusMap+0xec8>
 80043d4:	4b37      	ldr	r3, [pc, #220]	@ (80044b4 <ModbusMap+0xee4>)
 80043d6:	881b      	ldrh	r3, [r3, #0]
 80043d8:	2b32      	cmp	r3, #50	@ 0x32
 80043da:	d900      	bls.n	80043de <ModbusMap+0xe0e>
 80043dc:	e05c      	b.n	8004498 <ModbusMap+0xec8>

					if (_u16WriteVal == 1){
 80043de:	4b32      	ldr	r3, [pc, #200]	@ (80044a8 <ModbusMap+0xed8>)
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d108      	bne.n	80043f8 <ModbusMap+0xe28>
						if(GPIOR0[2]){
 80043e6:	4b31      	ldr	r3, [pc, #196]	@ (80044ac <ModbusMap+0xedc>)
 80043e8:	789b      	ldrb	r3, [r3, #2]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <ModbusMap+0xe22>
							asm ("nop");
 80043ee:	46c0      	nop			@ (mov r8, r8)
 80043f0:	e002      	b.n	80043f8 <ModbusMap+0xe28>
						}
						else{
							flagsb[0] = 1;
 80043f2:	4b31      	ldr	r3, [pc, #196]	@ (80044b8 <ModbusMap+0xee8>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	701a      	strb	r2, [r3, #0]
							//	bset		botonst,#b3_f2
						}
					}
					if (_u16WriteVal == 0){
 80043f8:	4b2b      	ldr	r3, [pc, #172]	@ (80044a8 <ModbusMap+0xed8>)
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d109      	bne.n	8004414 <ModbusMap+0xe44>
						if(GPIOR0[2]){
 8004400:	4b2a      	ldr	r3, [pc, #168]	@ (80044ac <ModbusMap+0xedc>)
 8004402:	789b      	ldrb	r3, [r3, #2]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d004      	beq.n	8004412 <ModbusMap+0xe42>
							asm ("nop");
 8004408:	46c0      	nop			@ (mov r8, r8)
							flagsb[0] = 0;// bres   flagsb,#0
 800440a:	4b2b      	ldr	r3, [pc, #172]	@ (80044b8 <ModbusMap+0xee8>)
 800440c:	2200      	movs	r2, #0
 800440e:	701a      	strb	r2, [r3, #0]
 8004410:	e000      	b.n	8004414 <ModbusMap+0xe44>

						}
						else{
							asm ("nop");
 8004412:	46c0      	nop			@ (mov r8, r8)
						}
					}

					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004414:	4b26      	ldr	r3, [pc, #152]	@ (80044b0 <ModbusMap+0xee0>)
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	0018      	movs	r0, r3
 800441a:	f000 f92d 	bl	8004678 <ModbusSlaveTransaction>
				}
			break;
 800441e:	e03b      	b.n	8004498 <ModbusMap+0xec8>
		  }

		  default:{                  // No entendio ninguna funcion
				ModbusSlaveExceptionTransaction(ILLEGAL_FUNCTION);      // manda el codigo de excepcion 1			ModbusSlaveExceptionTransaction(0x01);      // manda el codigo de excepcion 1
 8004420:	2001      	movs	r0, #1
 8004422:	f000 fa53 	bl	80048cc <ModbusSlaveExceptionTransaction>
			}
		}

	}
}
 8004426:	e038      	b.n	800449a <ModbusMap+0xeca>
				  break;
 8004428:	46c0      	nop			@ (mov r8, r8)
 800442a:	e036      	b.n	800449a <ModbusMap+0xeca>
					break;
 800442c:	46c0      	nop			@ (mov r8, r8)
 800442e:	e034      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004430:	46c0      	nop			@ (mov r8, r8)
 8004432:	e032      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004434:	46c0      	nop			@ (mov r8, r8)
 8004436:	e030      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004438:	46c0      	nop			@ (mov r8, r8)
 800443a:	e02e      	b.n	800449a <ModbusMap+0xeca>
					break;
 800443c:	46c0      	nop			@ (mov r8, r8)
 800443e:	e02c      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004440:	46c0      	nop			@ (mov r8, r8)
 8004442:	e02a      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004444:	46c0      	nop			@ (mov r8, r8)
 8004446:	e028      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004448:	46c0      	nop			@ (mov r8, r8)
 800444a:	e026      	b.n	800449a <ModbusMap+0xeca>
					break;
 800444c:	46c0      	nop			@ (mov r8, r8)
 800444e:	e024      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004450:	46c0      	nop			@ (mov r8, r8)
 8004452:	e022      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004454:	46c0      	nop			@ (mov r8, r8)
 8004456:	e020      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004458:	46c0      	nop			@ (mov r8, r8)
 800445a:	e01e      	b.n	800449a <ModbusMap+0xeca>
					break;
 800445c:	46c0      	nop			@ (mov r8, r8)
 800445e:	e01c      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004460:	46c0      	nop			@ (mov r8, r8)
 8004462:	e01a      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004464:	46c0      	nop			@ (mov r8, r8)
 8004466:	e018      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004468:	46c0      	nop			@ (mov r8, r8)
 800446a:	e016      	b.n	800449a <ModbusMap+0xeca>
					break;
 800446c:	46c0      	nop			@ (mov r8, r8)
 800446e:	e014      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004470:	46c0      	nop			@ (mov r8, r8)
 8004472:	e012      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004474:	46c0      	nop			@ (mov r8, r8)
 8004476:	e010      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004478:	46c0      	nop			@ (mov r8, r8)
 800447a:	e00e      	b.n	800449a <ModbusMap+0xeca>
					break;
 800447c:	46c0      	nop			@ (mov r8, r8)
 800447e:	e00c      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004480:	46c0      	nop			@ (mov r8, r8)
 8004482:	e00a      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004484:	46c0      	nop			@ (mov r8, r8)
 8004486:	e008      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004488:	46c0      	nop			@ (mov r8, r8)
 800448a:	e006      	b.n	800449a <ModbusMap+0xeca>
					break;
 800448c:	46c0      	nop			@ (mov r8, r8)
 800448e:	e004      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004490:	46c0      	nop			@ (mov r8, r8)
 8004492:	e002      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004494:	46c0      	nop			@ (mov r8, r8)
 8004496:	e000      	b.n	800449a <ModbusMap+0xeca>
			break;
 8004498:	46c0      	nop			@ (mov r8, r8)
}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	46bd      	mov	sp, r7
 800449e:	b003      	add	sp, #12
 80044a0:	bd90      	pop	{r4, r7, pc}
 80044a2:	46c0      	nop			@ (mov r8, r8)
 80044a4:	20000c6c 	.word	0x20000c6c
 80044a8:	2000038c 	.word	0x2000038c
 80044ac:	20000bc0 	.word	0x20000bc0
 80044b0:	200003d0 	.word	0x200003d0
 80044b4:	2000038a 	.word	0x2000038a
 80044b8:	20000c04 	.word	0x20000c04

080044bc <serialEvent_RS485>:
//------------------------------------------------------------------------------------------------------------------
//Completa--------------------------------
//Source_T: SerializeDMA.c
//------------------------------------------------------------------------------------------------------------------
uint8_t serialEvent_RS485 (void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
	//------------------------------------------------------------------------------------------------
		uint8_t u8ModbusADUSize =0;
 80044c2:	1dfb      	adds	r3, r7, #7
 80044c4:	2200      	movs	r2, #0
 80044c6:	701a      	strb	r2, [r3, #0]

		uint16_t sizeBufferRx = sizeof(RxBuffer_RS485);
 80044c8:	1d3b      	adds	r3, r7, #4
 80044ca:	221e      	movs	r2, #30
 80044cc:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_DMA ( &huart4, RxBuffer_RS485, sizeBufferRx );
 80044ce:	1d3b      	adds	r3, r7, #4
 80044d0:	881a      	ldrh	r2, [r3, #0]
 80044d2:	4929      	ldr	r1, [pc, #164]	@ (8004578 <serialEvent_RS485+0xbc>)
 80044d4:	4b29      	ldr	r3, [pc, #164]	@ (800457c <serialEvent_RS485+0xc0>)
 80044d6:	0018      	movs	r0, r3
 80044d8:	f014 ffac 	bl	8019434 <HAL_UART_Receive_DMA>

		uint16_t contadorRx = __HAL_DMA_GET_COUNTER(&hdma_usart4_rx );
 80044dc:	4b28      	ldr	r3, [pc, #160]	@ (8004580 <serialEvent_RS485+0xc4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	1cbb      	adds	r3, r7, #2
 80044e4:	801a      	strh	r2, [r3, #0]
		if( contadorRx < sizeBufferRx ){						// si cambio esta relacion, es porque ya llego algo al buffer
 80044e6:	1cba      	adds	r2, r7, #2
 80044e8:	1d3b      	adds	r3, r7, #4
 80044ea:	8812      	ldrh	r2, [r2, #0]
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d23c      	bcs.n	800456c <serialEvent_RS485+0xb0>

			//timeoutRx ++;
			//if( timeoutRx >= 17 )
			// 18-oct-2021  if( USART1->SR & USART_SR_IDLE )
			if( USART4->ISR & USART_ISR_IDLE ){
 80044f2:	4b24      	ldr	r3, [pc, #144]	@ (8004584 <serialEvent_RS485+0xc8>)
 80044f4:	69db      	ldr	r3, [r3, #28]
 80044f6:	2210      	movs	r2, #16
 80044f8:	4013      	ands	r3, r2
 80044fa:	d037      	beq.n	800456c <serialEvent_RS485+0xb0>
			// if(__HAL_UART_GET_FLAG(&handleUART1,UART_FLAG_IDLE))
				asm ("nop");
 80044fc:	46c0      	nop			@ (mov r8, r8)

				// HAL_UART_DMAStop(&huart4);
				HAL_UART_AbortReceive(&huart4);
 80044fe:	4b1f      	ldr	r3, [pc, #124]	@ (800457c <serialEvent_RS485+0xc0>)
 8004500:	0018      	movs	r0, r3
 8004502:	f015 f803 	bl	801950c <HAL_UART_AbortReceive>


				if( (USART4->ISR & USART_ISR_IDLE)  )
 8004506:	4b1f      	ldr	r3, [pc, #124]	@ (8004584 <serialEvent_RS485+0xc8>)
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	2210      	movs	r2, #16
 800450c:	4013      	ands	r3, r2
 800450e:	d003      	beq.n	8004518 <serialEvent_RS485+0x5c>
					__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8004510:	4b1a      	ldr	r3, [pc, #104]	@ (800457c <serialEvent_RS485+0xc0>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2210      	movs	r2, #16
 8004516:	621a      	str	r2, [r3, #32]

				uint8_t i;
				for (i=0;i<(sizeof(RxBuffer_RS485)-contadorRx);i++)
 8004518:	1dbb      	adds	r3, r7, #6
 800451a:	2200      	movs	r2, #0
 800451c:	701a      	strb	r2, [r3, #0]
 800451e:	e00c      	b.n	800453a <serialEvent_RS485+0x7e>
					{
						SerialAnsModBus[i]=RxBuffer_RS485[i];
 8004520:	1dbb      	adds	r3, r7, #6
 8004522:	781a      	ldrb	r2, [r3, #0]
 8004524:	1dbb      	adds	r3, r7, #6
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	4913      	ldr	r1, [pc, #76]	@ (8004578 <serialEvent_RS485+0xbc>)
 800452a:	5c89      	ldrb	r1, [r1, r2]
 800452c:	4a16      	ldr	r2, [pc, #88]	@ (8004588 <serialEvent_RS485+0xcc>)
 800452e:	54d1      	strb	r1, [r2, r3]
				for (i=0;i<(sizeof(RxBuffer_RS485)-contadorRx);i++)
 8004530:	1dbb      	adds	r3, r7, #6
 8004532:	781a      	ldrb	r2, [r3, #0]
 8004534:	1dbb      	adds	r3, r7, #6
 8004536:	3201      	adds	r2, #1
 8004538:	701a      	strb	r2, [r3, #0]
 800453a:	1dbb      	adds	r3, r7, #6
 800453c:	781a      	ldrb	r2, [r3, #0]
 800453e:	1cbb      	adds	r3, r7, #2
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	211e      	movs	r1, #30
 8004544:	1acb      	subs	r3, r1, r3
 8004546:	429a      	cmp	r2, r3
 8004548:	d3ea      	bcc.n	8004520 <serialEvent_RS485+0x64>
					}
				SerialAnsModBus[i]= 0;					// Add Null byte
 800454a:	1dbb      	adds	r3, r7, #6
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	4a0e      	ldr	r2, [pc, #56]	@ (8004588 <serialEvent_RS485+0xcc>)
 8004550:	2100      	movs	r1, #0
 8004552:	54d1      	strb	r1, [r2, r3]
				u8ModbusADUSize = sizeBufferRx - contadorRx;
 8004554:	1d3b      	adds	r3, r7, #4
 8004556:	881b      	ldrh	r3, [r3, #0]
 8004558:	b2d9      	uxtb	r1, r3
 800455a:	1cbb      	adds	r3, r7, #2
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	b2da      	uxtb	r2, r3
 8004560:	1dfb      	adds	r3, r7, #7
 8004562:	1a8a      	subs	r2, r1, r2
 8004564:	701a      	strb	r2, [r3, #0]
				receivecomplete_RS485 = 1;
 8004566:	4b09      	ldr	r3, [pc, #36]	@ (800458c <serialEvent_RS485+0xd0>)
 8004568:	2201      	movs	r2, #1
 800456a:	701a      	strb	r2, [r3, #0]
			}

		}
		return  u8ModbusADUSize;
 800456c:	1dfb      	adds	r3, r7, #7
 800456e:	781b      	ldrb	r3, [r3, #0]
}
 8004570:	0018      	movs	r0, r3
 8004572:	46bd      	mov	sp, r7
 8004574:	b002      	add	sp, #8
 8004576:	bd80      	pop	{r7, pc}
 8004578:	20000ac8 	.word	0x20000ac8
 800457c:	200006c0 	.word	0x200006c0
 8004580:	20000814 	.word	0x20000814
 8004584:	40004c00 	.word	0x40004c00
 8004588:	20000ae8 	.word	0x20000ae8
 800458c:	20000384 	.word	0x20000384

08004590 <SerializeDMAArray_RS485>:
//--------------------------------------- Serializacion de Strings -------------------------------------------------------
/*
 * //Source_T: SerializeDMA.c
*/
void   SerializeDMAArray_RS485 (uint8_t *tosend,uint8_t cantidadBytes)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	000a      	movs	r2, r1
 800459a:	1cfb      	adds	r3, r7, #3
 800459c:	701a      	strb	r2, [r3, #0]
		asm ("nop");
 800459e:	46c0      	nop			@ (mov r8, r8)
	    memcpy(TxBuffer_RS485, tosend, cantidadBytes);
 80045a0:	1cfb      	adds	r3, r7, #3
 80045a2:	781a      	ldrb	r2, [r3, #0]
 80045a4:	6879      	ldr	r1, [r7, #4]
 80045a6:	4b08      	ldr	r3, [pc, #32]	@ (80045c8 <SerializeDMAArray_RS485+0x38>)
 80045a8:	0018      	movs	r0, r3
 80045aa:	f016 fcd1 	bl	801af50 <memcpy>
		HAL_UART_Transmit_DMA(&huart4, TxBuffer_RS485, (uint16_t)cantidadBytes );
 80045ae:	1cfb      	adds	r3, r7, #3
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	4904      	ldr	r1, [pc, #16]	@ (80045c8 <SerializeDMAArray_RS485+0x38>)
 80045b6:	4b05      	ldr	r3, [pc, #20]	@ (80045cc <SerializeDMAArray_RS485+0x3c>)
 80045b8:	0018      	movs	r0, r3
 80045ba:	f014 fea9 	bl	8019310 <HAL_UART_Transmit_DMA>

}
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	46bd      	mov	sp, r7
 80045c2:	b002      	add	sp, #8
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	46c0      	nop			@ (mov r8, r8)
 80045c8:	20000aa8 	.word	0x20000aa8
 80045cc:	200006c0 	.word	0x200006c0

080045d0 <crc16_update>:
//------------------------------------------------------------------------------------------------------------------
//Completa--------------------------------
// ModbusRTU.c
//------------------------------------------------------------------------------------------------------------------
static uint16_t crc16_update(uint16_t crc, uint8_t a)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	0002      	movs	r2, r0
 80045d8:	1dbb      	adds	r3, r7, #6
 80045da:	801a      	strh	r2, [r3, #0]
 80045dc:	1d7b      	adds	r3, r7, #5
 80045de:	1c0a      	adds	r2, r1, #0
 80045e0:	701a      	strb	r2, [r3, #0]
int i;

crc ^= a;
 80045e2:	1d7b      	adds	r3, r7, #5
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	b299      	uxth	r1, r3
 80045e8:	1dbb      	adds	r3, r7, #6
 80045ea:	1dba      	adds	r2, r7, #6
 80045ec:	8812      	ldrh	r2, [r2, #0]
 80045ee:	404a      	eors	r2, r1
 80045f0:	801a      	strh	r2, [r3, #0]
for (i = 0; i < 8; ++i)
 80045f2:	2300      	movs	r3, #0
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	e015      	b.n	8004624 <crc16_update+0x54>
{
if (crc & 1)
 80045f8:	1dbb      	adds	r3, r7, #6
 80045fa:	881b      	ldrh	r3, [r3, #0]
 80045fc:	2201      	movs	r2, #1
 80045fe:	4013      	ands	r3, r2
 8004600:	d008      	beq.n	8004614 <crc16_update+0x44>
  crc = (crc >> 1) ^ 0xA001;
 8004602:	1dbb      	adds	r3, r7, #6
 8004604:	881b      	ldrh	r3, [r3, #0]
 8004606:	085b      	lsrs	r3, r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	1dbb      	adds	r3, r7, #6
 800460c:	490a      	ldr	r1, [pc, #40]	@ (8004638 <crc16_update+0x68>)
 800460e:	404a      	eors	r2, r1
 8004610:	801a      	strh	r2, [r3, #0]
 8004612:	e004      	b.n	800461e <crc16_update+0x4e>
else
  crc = (crc >> 1);
 8004614:	1dbb      	adds	r3, r7, #6
 8004616:	1dba      	adds	r2, r7, #6
 8004618:	8812      	ldrh	r2, [r2, #0]
 800461a:	0852      	lsrs	r2, r2, #1
 800461c:	801a      	strh	r2, [r3, #0]
for (i = 0; i < 8; ++i)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	3301      	adds	r3, #1
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b07      	cmp	r3, #7
 8004628:	dde6      	ble.n	80045f8 <crc16_update+0x28>
}

return crc;
 800462a:	1dbb      	adds	r3, r7, #6
 800462c:	881b      	ldrh	r3, [r3, #0]
}
 800462e:	0018      	movs	r0, r3
 8004630:	46bd      	mov	sp, r7
 8004632:	b004      	add	sp, #16
 8004634:	bd80      	pop	{r7, pc}
 8004636:	46c0      	nop			@ (mov r8, r8)
 8004638:	ffffa001 	.word	0xffffa001

0800463c <ModbusSlave_setTransmitBuffer>:
@param u16Value value to place in position u8Index of transmit buffer (0x0000..0xFFFF)
@return 0 on success; exception number on failure
@ingroup buffer
*/
uint8_t ModbusSlave_setTransmitBuffer(uint8_t u8Index, uint16_t u16Value)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	0002      	movs	r2, r0
 8004644:	1dfb      	adds	r3, r7, #7
 8004646:	701a      	strb	r2, [r3, #0]
 8004648:	1d3b      	adds	r3, r7, #4
 800464a:	1c0a      	adds	r2, r1, #0
 800464c:	801a      	strh	r2, [r3, #0]
  if (u8Index < ku8MaxBufferSize)
 800464e:	1dfb      	adds	r3, r7, #7
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	2b1f      	cmp	r3, #31
 8004654:	d808      	bhi.n	8004668 <ModbusSlave_setTransmitBuffer+0x2c>
  {
    _u16TransmitBuffer[u8Index] = u16Value;
 8004656:	1dfb      	adds	r3, r7, #7
 8004658:	781a      	ldrb	r2, [r3, #0]
 800465a:	4b06      	ldr	r3, [pc, #24]	@ (8004674 <ModbusSlave_setTransmitBuffer+0x38>)
 800465c:	0052      	lsls	r2, r2, #1
 800465e:	1d39      	adds	r1, r7, #4
 8004660:	8809      	ldrh	r1, [r1, #0]
 8004662:	52d1      	strh	r1, [r2, r3]
    return ku8MBSuccess;
 8004664:	2300      	movs	r3, #0
 8004666:	e000      	b.n	800466a <ModbusSlave_setTransmitBuffer+0x2e>
  }
  else
  {
    return ku8MBIllegalDataAddress;
 8004668:	2302      	movs	r3, #2
  }
}
 800466a:	0018      	movs	r0, r3
 800466c:	46bd      	mov	sp, r7
 800466e:	b002      	add	sp, #8
 8004670:	bd80      	pop	{r7, pc}
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	20000390 	.word	0x20000390

08004678 <ModbusSlaveTransaction>:

@param u8MBFunction Modbus function (0x01..0xFF)
@return 0 on success; exception number on failure
*/
void		ModbusSlaveTransaction (uint8_t u8MBFunction)
{
 8004678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800467a:	b0c5      	sub	sp, #276	@ 0x114
 800467c:	af00      	add	r7, sp, #0
 800467e:	0002      	movs	r2, r0
 8004680:	4b89      	ldr	r3, [pc, #548]	@ (80048a8 <ModbusSlaveTransaction+0x230>)
 8004682:	2588      	movs	r5, #136	@ 0x88
 8004684:	006d      	lsls	r5, r5, #1
 8004686:	195b      	adds	r3, r3, r5
 8004688:	19db      	adds	r3, r3, r7
 800468a:	701a      	strb	r2, [r3, #0]

  uint8_t u8ModbusADU[256];
  uint8_t u8ModbusADUSize = 0;
 800468c:	2410      	movs	r4, #16
 800468e:	34ff      	adds	r4, #255	@ 0xff
 8004690:	193b      	adds	r3, r7, r4
 8004692:	2200      	movs	r2, #0
 8004694:	701a      	strb	r2, [r3, #0]
	uint8_t i;
  uint16_t u16CRC;

	//Hablita la trasnmision 17-Dic-2021
    HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_SET);      //28-May-2024:  Habilita trasnmision por modbus
 8004696:	4b85      	ldr	r3, [pc, #532]	@ (80048ac <ModbusSlaveTransaction+0x234>)
 8004698:	2201      	movs	r2, #1
 800469a:	2104      	movs	r1, #4
 800469c:	0018      	movs	r0, r3
 800469e:	f00e ffe4 	bl	801366a <HAL_GPIO_WritePin>


  // assemble Modbus Request Application Data Unit
  u8ModbusADU[u8ModbusADUSize++] = _u8MBSlave;						//Manuel 1-dic-2021, para todas las respuestas inician asi
 80046a2:	0020      	movs	r0, r4
 80046a4:	183b      	adds	r3, r7, r0
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	183a      	adds	r2, r7, r0
 80046aa:	1c59      	adds	r1, r3, #1
 80046ac:	7011      	strb	r1, [r2, #0]
 80046ae:	001a      	movs	r2, r3
 80046b0:	4b7f      	ldr	r3, [pc, #508]	@ (80048b0 <ModbusSlaveTransaction+0x238>)
 80046b2:	7819      	ldrb	r1, [r3, #0]
 80046b4:	4b7f      	ldr	r3, [pc, #508]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80046b6:	195b      	adds	r3, r3, r5
 80046b8:	19db      	adds	r3, r3, r7
 80046ba:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize++] = u8MBFunctionSlave;			//Manuel 1-dic-2021, para todas las respuestas inician asi
 80046bc:	183b      	adds	r3, r7, r0
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	183a      	adds	r2, r7, r0
 80046c2:	1c59      	adds	r1, r3, #1
 80046c4:	7011      	strb	r1, [r2, #0]
 80046c6:	001a      	movs	r2, r3
 80046c8:	4b7b      	ldr	r3, [pc, #492]	@ (80048b8 <ModbusSlaveTransaction+0x240>)
 80046ca:	7819      	ldrb	r1, [r3, #0]
 80046cc:	4b79      	ldr	r3, [pc, #484]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80046ce:	195b      	adds	r3, r3, r5
 80046d0:	19db      	adds	r3, r3, r7
 80046d2:	5499      	strb	r1, [r3, r2]

	switch(u8MBFunction)
 80046d4:	4b74      	ldr	r3, [pc, #464]	@ (80048a8 <ModbusSlaveTransaction+0x230>)
 80046d6:	195b      	adds	r3, r3, r5
 80046d8:	19db      	adds	r3, r3, r7
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b04      	cmp	r3, #4
 80046de:	dc02      	bgt.n	80046e6 <ModbusSlaveTransaction+0x6e>
 80046e0:	2b03      	cmp	r3, #3
 80046e2:	da03      	bge.n	80046ec <ModbusSlaveTransaction+0x74>
 80046e4:	e079      	b.n	80047da <ModbusSlaveTransaction+0x162>
 80046e6:	2b06      	cmp	r3, #6
 80046e8:	d051      	beq.n	800478e <ModbusSlaveTransaction+0x116>
 80046ea:	e076      	b.n	80047da <ModbusSlaveTransaction+0x162>
  {

    case ku8MBReadInputRegisters: //Manuel 20-MAR-200:	break;
    case ku8MBReadHoldingRegisters:					//Manuel 1-dic-2021, Modbus function 0x03 Read Holding Registers
      u8ModbusADU[u8ModbusADUSize++] = lowByte(_u16ReadQty << 1);
 80046ec:	4b73      	ldr	r3, [pc, #460]	@ (80048bc <ModbusSlaveTransaction+0x244>)
 80046ee:	881b      	ldrh	r3, [r3, #0]
 80046f0:	b2d9      	uxtb	r1, r3
 80046f2:	2210      	movs	r2, #16
 80046f4:	32ff      	adds	r2, #255	@ 0xff
 80046f6:	18bb      	adds	r3, r7, r2
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	18ba      	adds	r2, r7, r2
 80046fc:	1c58      	adds	r0, r3, #1
 80046fe:	7010      	strb	r0, [r2, #0]
 8004700:	001a      	movs	r2, r3
 8004702:	1c0b      	adds	r3, r1, #0
 8004704:	18db      	adds	r3, r3, r3
 8004706:	b2d9      	uxtb	r1, r3
 8004708:	4b6a      	ldr	r3, [pc, #424]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 800470a:	2088      	movs	r0, #136	@ 0x88
 800470c:	0040      	lsls	r0, r0, #1
 800470e:	181b      	adds	r3, r3, r0
 8004710:	19db      	adds	r3, r3, r7
 8004712:	5499      	strb	r1, [r3, r2]

      for (i = 0; i < lowByte(_u16ReadQty); i++)
 8004714:	2387      	movs	r3, #135	@ 0x87
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	18fb      	adds	r3, r7, r3
 800471a:	2200      	movs	r2, #0
 800471c:	701a      	strb	r2, [r3, #0]
 800471e:	e02c      	b.n	800477a <ModbusSlaveTransaction+0x102>
      {
        u8ModbusADU[u8ModbusADUSize++] = highByte(_u16TransmitBuffer[i]);
 8004720:	2487      	movs	r4, #135	@ 0x87
 8004722:	0064      	lsls	r4, r4, #1
 8004724:	193b      	adds	r3, r7, r4
 8004726:	781a      	ldrb	r2, [r3, #0]
 8004728:	4b65      	ldr	r3, [pc, #404]	@ (80048c0 <ModbusSlaveTransaction+0x248>)
 800472a:	0052      	lsls	r2, r2, #1
 800472c:	5ad3      	ldrh	r3, [r2, r3]
 800472e:	0a1b      	lsrs	r3, r3, #8
 8004730:	b299      	uxth	r1, r3
 8004732:	2510      	movs	r5, #16
 8004734:	35ff      	adds	r5, #255	@ 0xff
 8004736:	197b      	adds	r3, r7, r5
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	197a      	adds	r2, r7, r5
 800473c:	1c58      	adds	r0, r3, #1
 800473e:	7010      	strb	r0, [r2, #0]
 8004740:	001a      	movs	r2, r3
 8004742:	b2c9      	uxtb	r1, r1
 8004744:	4b5b      	ldr	r3, [pc, #364]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004746:	2688      	movs	r6, #136	@ 0x88
 8004748:	0076      	lsls	r6, r6, #1
 800474a:	199b      	adds	r3, r3, r6
 800474c:	19db      	adds	r3, r3, r7
 800474e:	5499      	strb	r1, [r3, r2]
        u8ModbusADU[u8ModbusADUSize++] = lowByte(_u16TransmitBuffer[i]);
 8004750:	193b      	adds	r3, r7, r4
 8004752:	781a      	ldrb	r2, [r3, #0]
 8004754:	4b5a      	ldr	r3, [pc, #360]	@ (80048c0 <ModbusSlaveTransaction+0x248>)
 8004756:	0052      	lsls	r2, r2, #1
 8004758:	5ad1      	ldrh	r1, [r2, r3]
 800475a:	197b      	adds	r3, r7, r5
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	197a      	adds	r2, r7, r5
 8004760:	1c58      	adds	r0, r3, #1
 8004762:	7010      	strb	r0, [r2, #0]
 8004764:	001a      	movs	r2, r3
 8004766:	b2c9      	uxtb	r1, r1
 8004768:	4b52      	ldr	r3, [pc, #328]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 800476a:	199b      	adds	r3, r3, r6
 800476c:	19db      	adds	r3, r3, r7
 800476e:	5499      	strb	r1, [r3, r2]
      for (i = 0; i < lowByte(_u16ReadQty); i++)
 8004770:	193b      	adds	r3, r7, r4
 8004772:	781a      	ldrb	r2, [r3, #0]
 8004774:	193b      	adds	r3, r7, r4
 8004776:	3201      	adds	r2, #1
 8004778:	701a      	strb	r2, [r3, #0]
 800477a:	4b50      	ldr	r3, [pc, #320]	@ (80048bc <ModbusSlaveTransaction+0x244>)
 800477c:	881b      	ldrh	r3, [r3, #0]
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2287      	movs	r2, #135	@ 0x87
 8004782:	0052      	lsls	r2, r2, #1
 8004784:	18ba      	adds	r2, r7, r2
 8004786:	7812      	ldrb	r2, [r2, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d3c9      	bcc.n	8004720 <ModbusSlaveTransaction+0xa8>
      }
		break;
 800478c:	e025      	b.n	80047da <ModbusSlaveTransaction+0x162>
		case ku8MBWriteSingleRegister:													//Manuel 10-Ene-2022 : Escritura de registro Simple
		  for (i = 2; i <= 5; i++){
 800478e:	2387      	movs	r3, #135	@ 0x87
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	18fb      	adds	r3, r7, r3
 8004794:	2202      	movs	r2, #2
 8004796:	701a      	strb	r2, [r3, #0]
 8004798:	e018      	b.n	80047cc <ModbusSlaveTransaction+0x154>
				u8ModbusADU[u8ModbusADUSize++] = SerialAnsModBus[i];					//Manuel 10-Ene-2022 : para todas las respuestas inician asi
 800479a:	2487      	movs	r4, #135	@ 0x87
 800479c:	0064      	lsls	r4, r4, #1
 800479e:	193b      	adds	r3, r7, r4
 80047a0:	781a      	ldrb	r2, [r3, #0]
 80047a2:	2110      	movs	r1, #16
 80047a4:	31ff      	adds	r1, #255	@ 0xff
 80047a6:	187b      	adds	r3, r7, r1
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	1879      	adds	r1, r7, r1
 80047ac:	1c58      	adds	r0, r3, #1
 80047ae:	7008      	strb	r0, [r1, #0]
 80047b0:	0019      	movs	r1, r3
 80047b2:	4b44      	ldr	r3, [pc, #272]	@ (80048c4 <ModbusSlaveTransaction+0x24c>)
 80047b4:	5c9a      	ldrb	r2, [r3, r2]
 80047b6:	4b3f      	ldr	r3, [pc, #252]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80047b8:	2088      	movs	r0, #136	@ 0x88
 80047ba:	0040      	lsls	r0, r0, #1
 80047bc:	181b      	adds	r3, r3, r0
 80047be:	19db      	adds	r3, r3, r7
 80047c0:	545a      	strb	r2, [r3, r1]
		  for (i = 2; i <= 5; i++){
 80047c2:	193b      	adds	r3, r7, r4
 80047c4:	781a      	ldrb	r2, [r3, #0]
 80047c6:	193b      	adds	r3, r7, r4
 80047c8:	3201      	adds	r2, #1
 80047ca:	701a      	strb	r2, [r3, #0]
 80047cc:	2387      	movs	r3, #135	@ 0x87
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	18fb      	adds	r3, r7, r3
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b05      	cmp	r3, #5
 80047d6:	d9e0      	bls.n	800479a <ModbusSlaveTransaction+0x122>
			}
		break;
 80047d8:	46c0      	nop			@ (mov r8, r8)
  }


  // append CRC
  u16CRC = 0xFFFF;
 80047da:	2386      	movs	r3, #134	@ 0x86
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	18fb      	adds	r3, r7, r3
 80047e0:	2201      	movs	r2, #1
 80047e2:	4252      	negs	r2, r2
 80047e4:	801a      	strh	r2, [r3, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 80047e6:	2387      	movs	r3, #135	@ 0x87
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	18fb      	adds	r3, r7, r3
 80047ec:	2200      	movs	r2, #0
 80047ee:	701a      	strb	r2, [r3, #0]
 80047f0:	e019      	b.n	8004826 <ModbusSlaveTransaction+0x1ae>
  {
    u16CRC = crc16_update(u16CRC, u8ModbusADU[i]);
 80047f2:	2587      	movs	r5, #135	@ 0x87
 80047f4:	006d      	lsls	r5, r5, #1
 80047f6:	197b      	adds	r3, r7, r5
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	4a2e      	ldr	r2, [pc, #184]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80047fc:	2188      	movs	r1, #136	@ 0x88
 80047fe:	0049      	lsls	r1, r1, #1
 8004800:	1852      	adds	r2, r2, r1
 8004802:	19d2      	adds	r2, r2, r7
 8004804:	5cd2      	ldrb	r2, [r2, r3]
 8004806:	2386      	movs	r3, #134	@ 0x86
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	18fc      	adds	r4, r7, r3
 800480c:	18fb      	adds	r3, r7, r3
 800480e:	881b      	ldrh	r3, [r3, #0]
 8004810:	0011      	movs	r1, r2
 8004812:	0018      	movs	r0, r3
 8004814:	f7ff fedc 	bl	80045d0 <crc16_update>
 8004818:	0003      	movs	r3, r0
 800481a:	8023      	strh	r3, [r4, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 800481c:	197b      	adds	r3, r7, r5
 800481e:	781a      	ldrb	r2, [r3, #0]
 8004820:	197b      	adds	r3, r7, r5
 8004822:	3201      	adds	r2, #1
 8004824:	701a      	strb	r2, [r3, #0]
 8004826:	2387      	movs	r3, #135	@ 0x87
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	18fa      	adds	r2, r7, r3
 800482c:	2010      	movs	r0, #16
 800482e:	30ff      	adds	r0, #255	@ 0xff
 8004830:	183b      	adds	r3, r7, r0
 8004832:	7812      	ldrb	r2, [r2, #0]
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	429a      	cmp	r2, r3
 8004838:	d3db      	bcc.n	80047f2 <ModbusSlaveTransaction+0x17a>
  }
  u8ModbusADU[u8ModbusADUSize++] = lowByte(u16CRC);
 800483a:	183b      	adds	r3, r7, r0
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	183a      	adds	r2, r7, r0
 8004840:	1c59      	adds	r1, r3, #1
 8004842:	7011      	strb	r1, [r2, #0]
 8004844:	001a      	movs	r2, r3
 8004846:	2486      	movs	r4, #134	@ 0x86
 8004848:	0064      	lsls	r4, r4, #1
 800484a:	193b      	adds	r3, r7, r4
 800484c:	881b      	ldrh	r3, [r3, #0]
 800484e:	b2d9      	uxtb	r1, r3
 8004850:	4b18      	ldr	r3, [pc, #96]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004852:	2588      	movs	r5, #136	@ 0x88
 8004854:	006d      	lsls	r5, r5, #1
 8004856:	195b      	adds	r3, r3, r5
 8004858:	19db      	adds	r3, r3, r7
 800485a:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize++] = highByte(u16CRC);
 800485c:	193b      	adds	r3, r7, r4
 800485e:	881b      	ldrh	r3, [r3, #0]
 8004860:	0a1b      	lsrs	r3, r3, #8
 8004862:	b299      	uxth	r1, r3
 8004864:	183b      	adds	r3, r7, r0
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	0004      	movs	r4, r0
 800486a:	183a      	adds	r2, r7, r0
 800486c:	1c58      	adds	r0, r3, #1
 800486e:	7010      	strb	r0, [r2, #0]
 8004870:	001a      	movs	r2, r3
 8004872:	b2c9      	uxtb	r1, r1
 8004874:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004876:	195b      	adds	r3, r3, r5
 8004878:	19db      	adds	r3, r3, r7
 800487a:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize] = 0;       // Manuel, ver si borro este Quantity, me podria servir para el DMA
 800487c:	193b      	adds	r3, r7, r4
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	4a0c      	ldr	r2, [pc, #48]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004882:	1952      	adds	r2, r2, r5
 8004884:	19d2      	adds	r2, r2, r7
 8004886:	2100      	movs	r1, #0
 8004888:	54d1      	strb	r1, [r2, r3]

  // Manuel 06-dic-2021 : Transmite la respuesta al MASTER
	SerializeDMAArray_RS485 (u8ModbusADU,u8ModbusADUSize);
 800488a:	193b      	adds	r3, r7, r4
 800488c:	781a      	ldrb	r2, [r3, #0]
 800488e:	230c      	movs	r3, #12
 8004890:	18fb      	adds	r3, r7, r3
 8004892:	0011      	movs	r1, r2
 8004894:	0018      	movs	r0, r3
 8004896:	f7ff fe7b 	bl	8004590 <SerializeDMAArray_RS485>

	// _ASM: Semaforo de comunicacin verde
	timeClearComst = 70;               //Refresca el contador de tiempo
 800489a:	4b0b      	ldr	r3, [pc, #44]	@ (80048c8 <ModbusSlaveTransaction+0x250>)
 800489c:	2246      	movs	r2, #70	@ 0x46
 800489e:	801a      	strh	r2, [r3, #0]


}
 80048a0:	46c0      	nop			@ (mov r8, r8)
 80048a2:	46bd      	mov	sp, r7
 80048a4:	b045      	add	sp, #276	@ 0x114
 80048a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048a8:	fffffef7 	.word	0xfffffef7
 80048ac:	50000800 	.word	0x50000800
 80048b0:	20000385 	.word	0x20000385
 80048b4:	fffffefc 	.word	0xfffffefc
 80048b8:	200003d0 	.word	0x200003d0
 80048bc:	20000388 	.word	0x20000388
 80048c0:	20000390 	.word	0x20000390
 80048c4:	20000ae8 	.word	0x20000ae8
 80048c8:	20002172 	.word	0x20002172

080048cc <ModbusSlaveExceptionTransaction>:
//------------------------------------------------------------------------------------------------------------------
// Respuestas de excepcion para Modbus
void		ModbusSlaveExceptionTransaction (uint8_t ExceptionCode)
{
 80048cc:	b5b0      	push	{r4, r5, r7, lr}
 80048ce:	b0c4      	sub	sp, #272	@ 0x110
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	0002      	movs	r2, r0
 80048d4:	4b51      	ldr	r3, [pc, #324]	@ (8004a1c <ModbusSlaveExceptionTransaction+0x150>)
 80048d6:	2588      	movs	r5, #136	@ 0x88
 80048d8:	006d      	lsls	r5, r5, #1
 80048da:	195b      	adds	r3, r3, r5
 80048dc:	19db      	adds	r3, r3, r7
 80048de:	701a      	strb	r2, [r3, #0]


  uint8_t u8ModbusADU[256];
  uint8_t u8ModbusADUSize = 0;
 80048e0:	240c      	movs	r4, #12
 80048e2:	34ff      	adds	r4, #255	@ 0xff
 80048e4:	193b      	adds	r3, r7, r4
 80048e6:	2200      	movs	r2, #0
 80048e8:	701a      	strb	r2, [r3, #0]
  uint8_t i;
  uint16_t u16CRC;

   asm ("nop");
 80048ea:	46c0      	nop			@ (mov r8, r8)

	// Semaforo de comunicacin amarillo
	timeClearComst1=20;		//		Carga tiempo con 20 segundos
 80048ec:	4b4c      	ldr	r3, [pc, #304]	@ (8004a20 <ModbusSlaveExceptionTransaction+0x154>)
 80048ee:	2214      	movs	r2, #20
 80048f0:	801a      	strh	r2, [r3, #0]


	//Hablita la trasnmision 17-Dic-2021
    HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_SET);      //28-May-2024:  Habilita trasnmision por modbus
 80048f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004a24 <ModbusSlaveExceptionTransaction+0x158>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	2104      	movs	r1, #4
 80048f8:	0018      	movs	r0, r3
 80048fa:	f00e feb6 	bl	801366a <HAL_GPIO_WritePin>

	u8ModbusADU[u8ModbusADUSize++] = _u8MBSlave;						//Manuel 1-dic-2021, para todas las respuestas inician asi
 80048fe:	193b      	adds	r3, r7, r4
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	193a      	adds	r2, r7, r4
 8004904:	1c59      	adds	r1, r3, #1
 8004906:	7011      	strb	r1, [r2, #0]
 8004908:	001a      	movs	r2, r3
 800490a:	4b47      	ldr	r3, [pc, #284]	@ (8004a28 <ModbusSlaveExceptionTransaction+0x15c>)
 800490c:	7819      	ldrb	r1, [r3, #0]
 800490e:	4b47      	ldr	r3, [pc, #284]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004910:	195b      	adds	r3, r3, r5
 8004912:	19db      	adds	r3, r3, r7
 8004914:	5499      	strb	r1, [r3, r2]
	u8ModbusADU[u8ModbusADUSize++] = (u8MBFunctionSlave | 0x80);			//Manuel 1-dic-2021, para todas las respuestas inician asi
 8004916:	4b46      	ldr	r3, [pc, #280]	@ (8004a30 <ModbusSlaveExceptionTransaction+0x164>)
 8004918:	781a      	ldrb	r2, [r3, #0]
 800491a:	193b      	adds	r3, r7, r4
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	1939      	adds	r1, r7, r4
 8004920:	1c58      	adds	r0, r3, #1
 8004922:	7008      	strb	r0, [r1, #0]
 8004924:	0019      	movs	r1, r3
 8004926:	2380      	movs	r3, #128	@ 0x80
 8004928:	425b      	negs	r3, r3
 800492a:	4313      	orrs	r3, r2
 800492c:	b2da      	uxtb	r2, r3
 800492e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004930:	195b      	adds	r3, r3, r5
 8004932:	19db      	adds	r3, r3, r7
 8004934:	545a      	strb	r2, [r3, r1]
	u8ModbusADU[u8ModbusADUSize++] = ExceptionCode;			//Manuel 1-dic-2021, para todas las respuestas inician asi
 8004936:	193b      	adds	r3, r7, r4
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	193a      	adds	r2, r7, r4
 800493c:	1c59      	adds	r1, r3, #1
 800493e:	7011      	strb	r1, [r2, #0]
 8004940:	0019      	movs	r1, r3
 8004942:	4b3a      	ldr	r3, [pc, #232]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004944:	195b      	adds	r3, r3, r5
 8004946:	19db      	adds	r3, r3, r7
 8004948:	4a34      	ldr	r2, [pc, #208]	@ (8004a1c <ModbusSlaveExceptionTransaction+0x150>)
 800494a:	1952      	adds	r2, r2, r5
 800494c:	19d2      	adds	r2, r2, r7
 800494e:	7812      	ldrb	r2, [r2, #0]
 8004950:	545a      	strb	r2, [r3, r1]

  // append CRC
  u16CRC = 0xFFFF;
 8004952:	2386      	movs	r3, #134	@ 0x86
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	18fb      	adds	r3, r7, r3
 8004958:	2201      	movs	r2, #1
 800495a:	4252      	negs	r2, r2
 800495c:	801a      	strh	r2, [r3, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 800495e:	2310      	movs	r3, #16
 8004960:	33ff      	adds	r3, #255	@ 0xff
 8004962:	18fb      	adds	r3, r7, r3
 8004964:	2200      	movs	r2, #0
 8004966:	701a      	strb	r2, [r3, #0]
 8004968:	e019      	b.n	800499e <ModbusSlaveExceptionTransaction+0xd2>
  {
    u16CRC = crc16_update(u16CRC, u8ModbusADU[i]);
 800496a:	2510      	movs	r5, #16
 800496c:	35ff      	adds	r5, #255	@ 0xff
 800496e:	197b      	adds	r3, r7, r5
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	4a2e      	ldr	r2, [pc, #184]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004974:	2188      	movs	r1, #136	@ 0x88
 8004976:	0049      	lsls	r1, r1, #1
 8004978:	1852      	adds	r2, r2, r1
 800497a:	19d2      	adds	r2, r2, r7
 800497c:	5cd2      	ldrb	r2, [r2, r3]
 800497e:	2386      	movs	r3, #134	@ 0x86
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	18fc      	adds	r4, r7, r3
 8004984:	18fb      	adds	r3, r7, r3
 8004986:	881b      	ldrh	r3, [r3, #0]
 8004988:	0011      	movs	r1, r2
 800498a:	0018      	movs	r0, r3
 800498c:	f7ff fe20 	bl	80045d0 <crc16_update>
 8004990:	0003      	movs	r3, r0
 8004992:	8023      	strh	r3, [r4, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 8004994:	197b      	adds	r3, r7, r5
 8004996:	781a      	ldrb	r2, [r3, #0]
 8004998:	197b      	adds	r3, r7, r5
 800499a:	3201      	adds	r2, #1
 800499c:	701a      	strb	r2, [r3, #0]
 800499e:	2310      	movs	r3, #16
 80049a0:	33ff      	adds	r3, #255	@ 0xff
 80049a2:	18fa      	adds	r2, r7, r3
 80049a4:	200c      	movs	r0, #12
 80049a6:	30ff      	adds	r0, #255	@ 0xff
 80049a8:	183b      	adds	r3, r7, r0
 80049aa:	7812      	ldrb	r2, [r2, #0]
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d3db      	bcc.n	800496a <ModbusSlaveExceptionTransaction+0x9e>
  }
  u8ModbusADU[u8ModbusADUSize++] = lowByte(u16CRC);
 80049b2:	183b      	adds	r3, r7, r0
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	183a      	adds	r2, r7, r0
 80049b8:	1c59      	adds	r1, r3, #1
 80049ba:	7011      	strb	r1, [r2, #0]
 80049bc:	001a      	movs	r2, r3
 80049be:	2486      	movs	r4, #134	@ 0x86
 80049c0:	0064      	lsls	r4, r4, #1
 80049c2:	193b      	adds	r3, r7, r4
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	b2d9      	uxtb	r1, r3
 80049c8:	4b18      	ldr	r3, [pc, #96]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 80049ca:	2588      	movs	r5, #136	@ 0x88
 80049cc:	006d      	lsls	r5, r5, #1
 80049ce:	195b      	adds	r3, r3, r5
 80049d0:	19db      	adds	r3, r3, r7
 80049d2:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize++] = highByte(u16CRC);
 80049d4:	193b      	adds	r3, r7, r4
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	0a1b      	lsrs	r3, r3, #8
 80049da:	b299      	uxth	r1, r3
 80049dc:	183b      	adds	r3, r7, r0
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	0004      	movs	r4, r0
 80049e2:	183a      	adds	r2, r7, r0
 80049e4:	1c58      	adds	r0, r3, #1
 80049e6:	7010      	strb	r0, [r2, #0]
 80049e8:	001a      	movs	r2, r3
 80049ea:	b2c9      	uxtb	r1, r1
 80049ec:	4b0f      	ldr	r3, [pc, #60]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 80049ee:	195b      	adds	r3, r3, r5
 80049f0:	19db      	adds	r3, r3, r7
 80049f2:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize] = 0;       // Manuel, ver si borro este Quantity, me podria servir para el DMA
 80049f4:	193b      	adds	r3, r7, r4
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	4a0c      	ldr	r2, [pc, #48]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 80049fa:	1952      	adds	r2, r2, r5
 80049fc:	19d2      	adds	r2, r2, r7
 80049fe:	2100      	movs	r1, #0
 8004a00:	54d1      	strb	r1, [r2, r3]


	// Manuel 06-dic-2021 : Transmite la respuesta al MASTER
	SerializeDMAArray_RS485 (u8ModbusADU,u8ModbusADUSize);
 8004a02:	193b      	adds	r3, r7, r4
 8004a04:	781a      	ldrb	r2, [r3, #0]
 8004a06:	2308      	movs	r3, #8
 8004a08:	18fb      	adds	r3, r7, r3
 8004a0a:	0011      	movs	r1, r2
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f7ff fdbf 	bl	8004590 <SerializeDMAArray_RS485>

}
 8004a12:	46c0      	nop			@ (mov r8, r8)
 8004a14:	46bd      	mov	sp, r7
 8004a16:	b044      	add	sp, #272	@ 0x110
 8004a18:	bdb0      	pop	{r4, r5, r7, pc}
 8004a1a:	46c0      	nop			@ (mov r8, r8)
 8004a1c:	fffffef7 	.word	0xfffffef7
 8004a20:	20002174 	.word	0x20002174
 8004a24:	50000800 	.word	0x50000800
 8004a28:	20000385 	.word	0x20000385
 8004a2c:	fffffef8 	.word	0xfffffef8
 8004a30:	200003d0 	.word	0x200003d0

08004a34 <ModbusSlavePool>:
//------------------------------------------------------------------------------------------------------------------
//Completa--------------------------------   Comienza ModBus  Slave Pool  --------------------------------------------
//------------------------------------------------------------------------------------------------------------------
uint8_t 	ModbusSlavePool (void){
 8004a34:	b5b0      	push	{r4, r5, r7, lr}
 8004a36:	b0c2      	sub	sp, #264	@ 0x108
 8004a38:	af00      	add	r7, sp, #0


	uint8_t u8ModbusADU[256];
	uint8_t u8ModbusADUSize = 0;
 8004a3a:	1cfb      	adds	r3, r7, #3
 8004a3c:	33ff      	adds	r3, #255	@ 0xff
 8004a3e:	2200      	movs	r2, #0
 8004a40:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	uint16_t u16CRC;
	uint8_t u8MBStatus = 0xFF;
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	33ff      	adds	r3, #255	@ 0xff
 8004a46:	22ff      	movs	r2, #255	@ 0xff
 8004a48:	701a      	strb	r2, [r3, #0]

	// Leego algo por el Serial ???
	u8ModbusADUSize = serialEvent_RS485 ();
 8004a4a:	1cfc      	adds	r4, r7, #3
 8004a4c:	34ff      	adds	r4, #255	@ 0xff
 8004a4e:	f7ff fd35 	bl	80044bc <serialEvent_RS485>
 8004a52:	0003      	movs	r3, r0
 8004a54:	7023      	strb	r3, [r4, #0]
	asm ("nop");
 8004a56:	46c0      	nop			@ (mov r8, r8)
	asm ("nop");
 8004a58:	46c0      	nop			@ (mov r8, r8)

	if (receivecomplete_RS485){
 8004a5a:	4b5a      	ldr	r3, [pc, #360]	@ (8004bc4 <ModbusSlavePool+0x190>)
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d100      	bne.n	8004a64 <ModbusSlavePool+0x30>
 8004a62:	e0a8      	b.n	8004bb6 <ModbusSlavePool+0x182>
		receivecomplete_RS485 = 0;
 8004a64:	4b57      	ldr	r3, [pc, #348]	@ (8004bc4 <ModbusSlavePool+0x190>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	701a      	strb	r2, [r3, #0]
		u8MBStatus = ku8MBSuccess;
 8004a6a:	1d3b      	adds	r3, r7, #4
 8004a6c:	33ff      	adds	r3, #255	@ 0xff
 8004a6e:	2200      	movs	r2, #0
 8004a70:	701a      	strb	r2, [r3, #0]
    // verify response is for correct Modbus slave
    if (SerialAnsModBus[0] == _u8MBSlave){			// Manuel 1-dic-2021, Matchea con el Address
 8004a72:	4b55      	ldr	r3, [pc, #340]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004a74:	781a      	ldrb	r2, [r3, #0]
 8004a76:	4b55      	ldr	r3, [pc, #340]	@ (8004bcc <ModbusSlavePool+0x198>)
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d000      	beq.n	8004a80 <ModbusSlavePool+0x4c>
 8004a7e:	e091      	b.n	8004ba4 <ModbusSlavePool+0x170>

			u8MBFunctionSlave = SerialAnsModBus[1];				//Manuel 30-Nov-2021
 8004a80:	4b51      	ldr	r3, [pc, #324]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004a82:	785a      	ldrb	r2, [r3, #1]
 8004a84:	4b52      	ldr	r3, [pc, #328]	@ (8004bd0 <ModbusSlavePool+0x19c>)
 8004a86:	701a      	strb	r2, [r3, #0]

			// verify response is for correct Modbus function code (mask exception bit 7)
      if ((SerialAnsModBus[1] & 0x7F) != u8MBFunctionSlave)
 8004a88:	4b4f      	ldr	r3, [pc, #316]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	001a      	movs	r2, r3
 8004a8e:	237f      	movs	r3, #127	@ 0x7f
 8004a90:	4013      	ands	r3, r2
 8004a92:	4a4f      	ldr	r2, [pc, #316]	@ (8004bd0 <ModbusSlavePool+0x19c>)
 8004a94:	7812      	ldrb	r2, [r2, #0]
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d003      	beq.n	8004aa2 <ModbusSlavePool+0x6e>
      {
        u8MBStatus = ku8MBInvalidFunction;
 8004a9a:	1d3b      	adds	r3, r7, #4
 8004a9c:	33ff      	adds	r3, #255	@ 0xff
 8004a9e:	22e1      	movs	r2, #225	@ 0xe1
 8004aa0:	701a      	strb	r2, [r3, #0]
        // Manuel: Rompia el While	break;
      }

			// calculate CRC
			u16CRC = 0xFFFF;
 8004aa2:	1d7b      	adds	r3, r7, #5
 8004aa4:	33ff      	adds	r3, #255	@ 0xff
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	4252      	negs	r2, r2
 8004aaa:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < (u8ModbusADUSize - 2); i++){
 8004aac:	2308      	movs	r3, #8
 8004aae:	33ff      	adds	r3, #255	@ 0xff
 8004ab0:	18fb      	adds	r3, r7, r3
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	701a      	strb	r2, [r3, #0]
 8004ab6:	e015      	b.n	8004ae4 <ModbusSlavePool+0xb0>
				u16CRC = crc16_update(u16CRC, SerialAnsModBus[i]);
 8004ab8:	2508      	movs	r5, #8
 8004aba:	35ff      	adds	r5, #255	@ 0xff
 8004abc:	197b      	adds	r3, r7, r5
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	4a41      	ldr	r2, [pc, #260]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004ac2:	5cd2      	ldrb	r2, [r2, r3]
 8004ac4:	1d7c      	adds	r4, r7, #5
 8004ac6:	34ff      	adds	r4, #255	@ 0xff
 8004ac8:	1d7b      	adds	r3, r7, #5
 8004aca:	33ff      	adds	r3, #255	@ 0xff
 8004acc:	881b      	ldrh	r3, [r3, #0]
 8004ace:	0011      	movs	r1, r2
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	f7ff fd7d 	bl	80045d0 <crc16_update>
 8004ad6:	0003      	movs	r3, r0
 8004ad8:	8023      	strh	r3, [r4, #0]
			for (i = 0; i < (u8ModbusADUSize - 2); i++){
 8004ada:	197b      	adds	r3, r7, r5
 8004adc:	781a      	ldrb	r2, [r3, #0]
 8004ade:	197b      	adds	r3, r7, r5
 8004ae0:	3201      	adds	r2, #1
 8004ae2:	701a      	strb	r2, [r3, #0]
 8004ae4:	2308      	movs	r3, #8
 8004ae6:	33ff      	adds	r3, #255	@ 0xff
 8004ae8:	18fb      	adds	r3, r7, r3
 8004aea:	781a      	ldrb	r2, [r3, #0]
 8004aec:	1cfb      	adds	r3, r7, #3
 8004aee:	33ff      	adds	r3, #255	@ 0xff
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	3b02      	subs	r3, #2
 8004af4:	429a      	cmp	r2, r3
 8004af6:	dbdf      	blt.n	8004ab8 <ModbusSlavePool+0x84>
			}

			// verify CRC
			if (!u8MBStatus && (lowByte(u16CRC) != SerialAnsModBus[u8ModbusADUSize - 2] ||
 8004af8:	1d3b      	adds	r3, r7, #4
 8004afa:	33ff      	adds	r3, #255	@ 0xff
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d11d      	bne.n	8004b3e <ModbusSlavePool+0x10a>
 8004b02:	1d7b      	adds	r3, r7, #5
 8004b04:	33ff      	adds	r3, #255	@ 0xff
 8004b06:	881b      	ldrh	r3, [r3, #0]
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	1cfb      	adds	r3, r7, #3
 8004b0c:	33ff      	adds	r3, #255	@ 0xff
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	3b02      	subs	r3, #2
 8004b12:	492d      	ldr	r1, [pc, #180]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b14:	5ccb      	ldrb	r3, [r1, r3]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d10d      	bne.n	8004b36 <ModbusSlavePool+0x102>
      highByte(u16CRC) != SerialAnsModBus[u8ModbusADUSize - 1]))
 8004b1a:	1d7b      	adds	r3, r7, #5
 8004b1c:	33ff      	adds	r3, #255	@ 0xff
 8004b1e:	881b      	ldrh	r3, [r3, #0]
 8004b20:	0a1b      	lsrs	r3, r3, #8
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	1cfb      	adds	r3, r7, #3
 8004b28:	33ff      	adds	r3, #255	@ 0xff
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	4926      	ldr	r1, [pc, #152]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b30:	5ccb      	ldrb	r3, [r1, r3]
			if (!u8MBStatus && (lowByte(u16CRC) != SerialAnsModBus[u8ModbusADUSize - 2] ||
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d003      	beq.n	8004b3e <ModbusSlavePool+0x10a>
			{
				u8MBStatus = ku8MBInvalidCRC;
 8004b36:	1d3b      	adds	r3, r7, #4
 8004b38:	33ff      	adds	r3, #255	@ 0xff
 8004b3a:	22e3      	movs	r2, #227	@ 0xe3
 8004b3c:	701a      	strb	r2, [r3, #0]
			}

			// evaluate  Modbus function code
			switch(u8MBFunctionSlave)
 8004b3e:	4b24      	ldr	r3, [pc, #144]	@ (8004bd0 <ModbusSlavePool+0x19c>)
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b06      	cmp	r3, #6
 8004b44:	d019      	beq.n	8004b7a <ModbusSlavePool+0x146>
 8004b46:	dc36      	bgt.n	8004bb6 <ModbusSlavePool+0x182>
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	dc34      	bgt.n	8004bb6 <ModbusSlavePool+0x182>
 8004b4c:	2b03      	cmp	r3, #3
 8004b4e:	db31      	blt.n	8004bb4 <ModbusSlavePool+0x180>
			{
				case ku8MBReadCoils:	break;
				case ku8MBReadDiscreteInputs: break;
				case ku8MBReadInputRegisters: 					//Manuel 20-MAR-200:	break;
				case ku8MBReadHoldingRegisters:
					_u16ReadAddress = (SerialAnsModBus[2]*256) + SerialAnsModBus[3];				// Data Address Request
 8004b50:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b52:	789b      	ldrb	r3, [r3, #2]
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b5a:	78d2      	ldrb	r2, [r2, #3]
 8004b5c:	189b      	adds	r3, r3, r2
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	4b1c      	ldr	r3, [pc, #112]	@ (8004bd4 <ModbusSlavePool+0x1a0>)
 8004b62:	801a      	strh	r2, [r3, #0]
					_u16ReadQty = (SerialAnsModBus[4]*256) + SerialAnsModBus[5];						// Data Address Request
 8004b64:	4b18      	ldr	r3, [pc, #96]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b66:	791b      	ldrb	r3, [r3, #4]
 8004b68:	021b      	lsls	r3, r3, #8
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	4a16      	ldr	r2, [pc, #88]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b6e:	7952      	ldrb	r2, [r2, #5]
 8004b70:	189b      	adds	r3, r3, r2
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	4b18      	ldr	r3, [pc, #96]	@ (8004bd8 <ModbusSlavePool+0x1a4>)
 8004b76:	801a      	strh	r2, [r3, #0]
				break;
 8004b78:	e01d      	b.n	8004bb6 <ModbusSlavePool+0x182>
				case ku8MBWriteSingleRegister:           																	// Manuel 10-Ene-2022 : Nuevo case para la escritura
					_u16WriteAddress = (SerialAnsModBus[2]*256) + SerialAnsModBus[3];				// Data Address Request
 8004b7a:	4b13      	ldr	r3, [pc, #76]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b7c:	789b      	ldrb	r3, [r3, #2]
 8004b7e:	021b      	lsls	r3, r3, #8
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	4a11      	ldr	r2, [pc, #68]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b84:	78d2      	ldrb	r2, [r2, #3]
 8004b86:	189b      	adds	r3, r3, r2
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	4b14      	ldr	r3, [pc, #80]	@ (8004bdc <ModbusSlavePool+0x1a8>)
 8004b8c:	801a      	strh	r2, [r3, #0]
					_u16WriteVal = (SerialAnsModBus[4]*256) + SerialAnsModBus[5];
 8004b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b90:	791b      	ldrb	r3, [r3, #4]
 8004b92:	021b      	lsls	r3, r3, #8
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	4a0c      	ldr	r2, [pc, #48]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b98:	7952      	ldrb	r2, [r2, #5]
 8004b9a:	189b      	adds	r3, r3, r2
 8004b9c:	b29a      	uxth	r2, r3
 8004b9e:	4b10      	ldr	r3, [pc, #64]	@ (8004be0 <ModbusSlavePool+0x1ac>)
 8004ba0:	801a      	strh	r2, [r3, #0]
				break;
 8004ba2:	e008      	b.n	8004bb6 <ModbusSlavePool+0x182>
			}

		}
		else{
			u8MBStatus = ku8MBInvalidSlaveID;
 8004ba4:	1d3b      	adds	r3, r7, #4
 8004ba6:	33ff      	adds	r3, #255	@ 0xff
 8004ba8:	22e0      	movs	r2, #224	@ 0xe0
 8004baa:	701a      	strb	r2, [r3, #0]

			// Semaforo de comunicacin amarillo
			timeClearComst1 =20;		//		Carga tiempo con 20 segundos
 8004bac:	4b0d      	ldr	r3, [pc, #52]	@ (8004be4 <ModbusSlavePool+0x1b0>)
 8004bae:	2214      	movs	r2, #20
 8004bb0:	801a      	strh	r2, [r3, #0]
 8004bb2:	e000      	b.n	8004bb6 <ModbusSlavePool+0x182>
				case ku8MBReadCoils:	break;
 8004bb4:	46c0      	nop			@ (mov r8, r8)

		}
	}


return u8MBStatus;
 8004bb6:	1d3b      	adds	r3, r7, #4
 8004bb8:	33ff      	adds	r3, #255	@ 0xff
 8004bba:	781b      	ldrb	r3, [r3, #0]
}
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	b042      	add	sp, #264	@ 0x108
 8004bc2:	bdb0      	pop	{r4, r5, r7, pc}
 8004bc4:	20000384 	.word	0x20000384
 8004bc8:	20000ae8 	.word	0x20000ae8
 8004bcc:	20000385 	.word	0x20000385
 8004bd0:	200003d0 	.word	0x200003d0
 8004bd4:	20000386 	.word	0x20000386
 8004bd8:	20000388 	.word	0x20000388
 8004bdc:	2000038a 	.word	0x2000038a
 8004be0:	2000038c 	.word	0x2000038c
 8004be4:	20002174 	.word	0x20002174

08004be8 <AtParsing_Ble>:
//********************************************************************************************************************************
//------------------------------------------------------------------------------------------------------------------------------------------------
/*
*/
unsigned int AtParsing_Ble (int Caseuno,int Casedos,char *replystr)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
	unsigned int AnsAtParsing = 0;			// 12-ene-2021, inicializa la respuesta de la funcion
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]
	//  manuel if ((MQTT.TCP_Flag == false) && (receivecomplete))
	if (receivecomplete_Ble)
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c24 <AtParsing_Ble+0x3c>)
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00c      	beq.n	8004c1a <AtParsing_Ble+0x32>
	{
	  receivecomplete_Ble = 0;
 8004c00:	4b08      	ldr	r3, [pc, #32]	@ (8004c24 <AtParsing_Ble+0x3c>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	701a      	strb	r2, [r3, #0]

		if (strstr(SerialAnswBLE, replystr) != 0)  //     NULL != NULL  ?
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	4b07      	ldr	r3, [pc, #28]	@ (8004c28 <AtParsing_Ble+0x40>)
 8004c0a:	0011      	movs	r1, r2
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	f016 f94b 	bl	801aea8 <strstr>
 8004c12:	1e03      	subs	r3, r0, #0
 8004c14:	d001      	beq.n	8004c1a <AtParsing_Ble+0x32>
		{
			AnsAtParsing = Caseuno;		// 12-ene-2021,
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	617b      	str	r3, [r7, #20]
		}

	}
	return AnsAtParsing;
 8004c1a:	697b      	ldr	r3, [r7, #20]
}
 8004c1c:	0018      	movs	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b006      	add	sp, #24
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	200003d2 	.word	0x200003d2
 8004c28:	20000a18 	.word	0x20000a18

08004c2c <SerializeString_Ble>:
//--------------------------------------- Serializacion de Strings -------------------------------------------------------
/*
*/
void   SerializeString_Ble (char *tosend)
{
 8004c2c:	b590      	push	{r4, r7, lr}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
		asm ("nop");
 8004c34:	46c0      	nop			@ (mov r8, r8)
		uint16_t localLength = strlen(tosend);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	0018      	movs	r0, r3
 8004c3a:	f7fb fa65 	bl	8000108 <strlen>
 8004c3e:	0002      	movs	r2, r0
 8004c40:	240e      	movs	r4, #14
 8004c42:	193b      	adds	r3, r7, r4
 8004c44:	801a      	strh	r2, [r3, #0]
	    memcpy(TxBuffer_Ble, tosend, localLength);
 8004c46:	193b      	adds	r3, r7, r4
 8004c48:	881a      	ldrh	r2, [r3, #0]
 8004c4a:	6879      	ldr	r1, [r7, #4]
 8004c4c:	4b07      	ldr	r3, [pc, #28]	@ (8004c6c <SerializeString_Ble+0x40>)
 8004c4e:	0018      	movs	r0, r3
 8004c50:	f016 f97e 	bl	801af50 <memcpy>
		HAL_UART_Transmit_DMA(&huart2, TxBuffer_Ble, localLength);
 8004c54:	193b      	adds	r3, r7, r4
 8004c56:	881a      	ldrh	r2, [r3, #0]
 8004c58:	4904      	ldr	r1, [pc, #16]	@ (8004c6c <SerializeString_Ble+0x40>)
 8004c5a:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <SerializeString_Ble+0x44>)
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	f014 fb57 	bl	8019310 <HAL_UART_Transmit_DMA>
}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	46bd      	mov	sp, r7
 8004c66:	b005      	add	sp, #20
 8004c68:	bd90      	pop	{r4, r7, pc}
 8004c6a:	46c0      	nop			@ (mov r8, r8)
 8004c6c:	200008f8 	.word	0x200008f8
 8004c70:	2000062c 	.word	0x2000062c

08004c74 <SerializeString2>:
//---------------------------------------------------------------------------------------------------------------

void   SerializeString2 (uint8_t *tosend, uint8_t tamano)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	000a      	movs	r2, r1
 8004c7e:	1cfb      	adds	r3, r7, #3
 8004c80:	701a      	strb	r2, [r3, #0]
	asm ("nop");
 8004c82:	46c0      	nop			@ (mov r8, r8)
	uint16_t localLength = (uint16_t)tamano;
 8004c84:	210e      	movs	r1, #14
 8004c86:	187b      	adds	r3, r7, r1
 8004c88:	1cfa      	adds	r2, r7, #3
 8004c8a:	7812      	ldrb	r2, [r2, #0]
 8004c8c:	801a      	strh	r2, [r3, #0]
    memcpy(TxBuffer_Ble, tosend, localLength);
 8004c8e:	187b      	adds	r3, r7, r1
 8004c90:	881a      	ldrh	r2, [r3, #0]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4b0a      	ldr	r3, [pc, #40]	@ (8004cc0 <SerializeString2+0x4c>)
 8004c96:	0018      	movs	r0, r3
 8004c98:	f016 f95a 	bl	801af50 <memcpy>
    while(huart2.gState == HAL_UART_STATE_BUSY_TX);
 8004c9c:	46c0      	nop			@ (mov r8, r8)
 8004c9e:	4b09      	ldr	r3, [pc, #36]	@ (8004cc4 <SerializeString2+0x50>)
 8004ca0:	2288      	movs	r2, #136	@ 0x88
 8004ca2:	589b      	ldr	r3, [r3, r2]
 8004ca4:	2b21      	cmp	r3, #33	@ 0x21
 8004ca6:	d0fa      	beq.n	8004c9e <SerializeString2+0x2a>
	HAL_UART_Transmit_DMA(&huart2, TxBuffer_Ble, localLength);
 8004ca8:	230e      	movs	r3, #14
 8004caa:	18fb      	adds	r3, r7, r3
 8004cac:	881a      	ldrh	r2, [r3, #0]
 8004cae:	4904      	ldr	r1, [pc, #16]	@ (8004cc0 <SerializeString2+0x4c>)
 8004cb0:	4b04      	ldr	r3, [pc, #16]	@ (8004cc4 <SerializeString2+0x50>)
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	f014 fb2c 	bl	8019310 <HAL_UART_Transmit_DMA>
}
 8004cb8:	46c0      	nop			@ (mov r8, r8)
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b004      	add	sp, #16
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	200008f8 	.word	0x200008f8
 8004cc4:	2000062c 	.word	0x2000062c

08004cc8 <serialEvent_Ble>:
/*
*/
void serialEvent_Ble ()
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
	//------------------------------------------------------------------------------------------------
		uint16_t sizeBufferRx_1;
		sizeBufferRx_1 = sizeof(RxBuffer_Ble);
 8004cce:	1d3b      	adds	r3, r7, #4
 8004cd0:	2290      	movs	r2, #144	@ 0x90
 8004cd2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_DMA ( &huart2, RxBuffer_Ble, sizeBufferRx_1 );
 8004cd4:	1d3b      	adds	r3, r7, #4
 8004cd6:	881a      	ldrh	r2, [r3, #0]
 8004cd8:	4929      	ldr	r1, [pc, #164]	@ (8004d80 <serialEvent_Ble+0xb8>)
 8004cda:	4b2a      	ldr	r3, [pc, #168]	@ (8004d84 <serialEvent_Ble+0xbc>)
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f014 fba9 	bl	8019434 <HAL_UART_Receive_DMA>

		uint16_t delta;
		uint16_t contadorRx = __HAL_DMA_GET_COUNTER(&hdma_usart2_rx );
 8004ce2:	4b29      	ldr	r3, [pc, #164]	@ (8004d88 <serialEvent_Ble+0xc0>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	1cbb      	adds	r3, r7, #2
 8004cea:	801a      	strh	r2, [r3, #0]
		if( contadorRx < sizeBufferRx_1 ){						// si cambio esta relacion, es porque ya llego algo al buffer
 8004cec:	1cba      	adds	r2, r7, #2
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	8812      	ldrh	r2, [r2, #0]
 8004cf2:	881b      	ldrh	r3, [r3, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d23f      	bcs.n	8004d78 <serialEvent_Ble+0xb0>

			//timeoutRx ++;
			//if( timeoutRx >= 17 )
			// 18-oct-2021  if( USART1->SR & USART_SR_IDLE )
			if( USART2->ISR & USART_ISR_IDLE ){
 8004cf8:	4b24      	ldr	r3, [pc, #144]	@ (8004d8c <serialEvent_Ble+0xc4>)
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	2210      	movs	r2, #16
 8004cfe:	4013      	ands	r3, r2
 8004d00:	d03a      	beq.n	8004d78 <serialEvent_Ble+0xb0>
			// if(__HAL_UART_GET_FLAG(&handleUART1,UART_FLAG_IDLE))
				asm ("nop");
 8004d02:	46c0      	nop			@ (mov r8, r8)

				contadorRx = __HAL_DMA_GET_COUNTER(&hdma_usart2_rx );
 8004d04:	4b20      	ldr	r3, [pc, #128]	@ (8004d88 <serialEvent_Ble+0xc0>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	1cbb      	adds	r3, r7, #2
 8004d0c:	801a      	strh	r2, [r3, #0]
				delta = sizeBufferRx_1 - contadorRx;
 8004d0e:	003b      	movs	r3, r7
 8004d10:	1d39      	adds	r1, r7, #4
 8004d12:	1cba      	adds	r2, r7, #2
 8004d14:	8809      	ldrh	r1, [r1, #0]
 8004d16:	8812      	ldrh	r2, [r2, #0]
 8004d18:	1a8a      	subs	r2, r1, r2
 8004d1a:	801a      	strh	r2, [r3, #0]
				// HAL_UART_DMAStop(&huart2);
				// HAL_UART_DMAPause(&huart2);
				// HAL_UART_DMAResume(&huart2);
				HAL_UART_AbortReceive(&huart2);
 8004d1c:	4b19      	ldr	r3, [pc, #100]	@ (8004d84 <serialEvent_Ble+0xbc>)
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f014 fbf4 	bl	801950c <HAL_UART_AbortReceive>

			    /* Configure the source, destination address and the data length & clear flags*/
			    // DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);


				if( (USART2->ISR & USART_ISR_IDLE)  )
 8004d24:	4b19      	ldr	r3, [pc, #100]	@ (8004d8c <serialEvent_Ble+0xc4>)
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	2210      	movs	r2, #16
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	d003      	beq.n	8004d36 <serialEvent_Ble+0x6e>
					__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8004d2e:	4b15      	ldr	r3, [pc, #84]	@ (8004d84 <serialEvent_Ble+0xbc>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2210      	movs	r2, #16
 8004d34:	621a      	str	r2, [r3, #32]

				uint8_t i;
				for (i=0;i<(sizeof(RxBuffer_Ble)-contadorRx);i++)
 8004d36:	1dfb      	adds	r3, r7, #7
 8004d38:	2200      	movs	r2, #0
 8004d3a:	701a      	strb	r2, [r3, #0]
 8004d3c:	e00c      	b.n	8004d58 <serialEvent_Ble+0x90>
					{
						SerialAnswBLE[i]=RxBuffer_Ble[i];
 8004d3e:	1dfb      	adds	r3, r7, #7
 8004d40:	781a      	ldrb	r2, [r3, #0]
 8004d42:	1dfb      	adds	r3, r7, #7
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	490e      	ldr	r1, [pc, #56]	@ (8004d80 <serialEvent_Ble+0xb8>)
 8004d48:	5c89      	ldrb	r1, [r1, r2]
 8004d4a:	4a11      	ldr	r2, [pc, #68]	@ (8004d90 <serialEvent_Ble+0xc8>)
 8004d4c:	54d1      	strb	r1, [r2, r3]
				for (i=0;i<(sizeof(RxBuffer_Ble)-contadorRx);i++)
 8004d4e:	1dfb      	adds	r3, r7, #7
 8004d50:	781a      	ldrb	r2, [r3, #0]
 8004d52:	1dfb      	adds	r3, r7, #7
 8004d54:	3201      	adds	r2, #1
 8004d56:	701a      	strb	r2, [r3, #0]
 8004d58:	1dfb      	adds	r3, r7, #7
 8004d5a:	781a      	ldrb	r2, [r3, #0]
 8004d5c:	1cbb      	adds	r3, r7, #2
 8004d5e:	881b      	ldrh	r3, [r3, #0]
 8004d60:	2190      	movs	r1, #144	@ 0x90
 8004d62:	1acb      	subs	r3, r1, r3
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d3ea      	bcc.n	8004d3e <serialEvent_Ble+0x76>
					}
				SerialAnswBLE[i]= 0;					// Add Null byte
 8004d68:	1dfb      	adds	r3, r7, #7
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	4a08      	ldr	r2, [pc, #32]	@ (8004d90 <serialEvent_Ble+0xc8>)
 8004d6e:	2100      	movs	r1, #0
 8004d70:	54d1      	strb	r1, [r2, r3]
				receivecomplete_Ble = 1;
 8004d72:	4b08      	ldr	r3, [pc, #32]	@ (8004d94 <serialEvent_Ble+0xcc>)
 8004d74:	2201      	movs	r2, #1
 8004d76:	701a      	strb	r2, [r3, #0]
			}

		}
}
 8004d78:	46c0      	nop			@ (mov r8, r8)
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	b002      	add	sp, #8
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	20000988 	.word	0x20000988
 8004d84:	2000062c 	.word	0x2000062c
 8004d88:	20000754 	.word	0x20000754
 8004d8c:	40004400 	.word	0x40004400
 8004d90:	20000a18 	.word	0x20000a18
 8004d94:	200003d2 	.word	0x200003d2

08004d98 <SendATreply_Ble>:
//----------------------------------------------------------------------------------------------------------------------
unsigned int SendATreply_Ble(char command[20], char replystr[30],int Caseuno,int Casedos, unsigned long waitms)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08a      	sub	sp, #40	@ 0x28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
	unsigned int AnsSendATreply = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	627b      	str	r3, [r7, #36]	@ 0x24
	char reply[20];			;//	char reply[10];

	if (!WaitSerAnsw_Ble)
 8004daa:	4b18      	ldr	r3, [pc, #96]	@ (8004e0c <SendATreply_Ble+0x74>)
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	2201      	movs	r2, #1
 8004db0:	4053      	eors	r3, r2
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00c      	beq.n	8004dd2 <SendATreply_Ble+0x3a>
	{
		WaitSerAnsw_Ble = 1;  						// bandera, esperando respuesta por el puerto serial
 8004db8:	4b14      	ldr	r3, [pc, #80]	@ (8004e0c <SendATreply_Ble+0x74>)
 8004dba:	2201      	movs	r2, #1
 8004dbc:	701a      	strb	r2, [r3, #0]

		PrevMillis = millis();
 8004dbe:	f004 fe69 	bl	8009a94 <millis>
 8004dc2:	0003      	movs	r3, r0
 8004dc4:	001a      	movs	r2, r3
 8004dc6:	4b12      	ldr	r3, [pc, #72]	@ (8004e10 <SendATreply_Ble+0x78>)
 8004dc8:	601a      	str	r2, [r3, #0]
		// Test Manuel 03-sep-2021 	strcpy(reply, replystr);       //????????? Modificar esta funcion para mandar argunto dentro de la misma

		SerializeString_Ble(command);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	0018      	movs	r0, r3
 8004dce:	f7ff ff2d 	bl	8004c2c <SerializeString_Ble>
	}

	serialEvent_Ble();                  // Manuel, Hace revision si llego algun dato serial
 8004dd2:	f7ff ff79 	bl	8004cc8 <serialEvent_Ble>

	AnsSendATreply = AtParsing_Ble(Caseuno,Casedos,replystr);  // 12-ene-2021
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	6839      	ldr	r1, [r7, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	0018      	movs	r0, r3
 8004dde:	f7ff ff03 	bl	8004be8 <AtParsing_Ble>
 8004de2:	0003      	movs	r3, r0
 8004de4:	627b      	str	r3, [r7, #36]	@ 0x24

	//02-SEP-2021		  currentMillis = millis();       // Manuel, se actualizan los ms que estan transcurriendo actualmente
	if ((millis() - PrevMillis) >= waitms)
 8004de6:	f004 fe55 	bl	8009a94 <millis>
 8004dea:	0003      	movs	r3, r0
 8004dec:	001a      	movs	r2, r3
 8004dee:	4b08      	ldr	r3, [pc, #32]	@ (8004e10 <SendATreply_Ble+0x78>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d802      	bhi.n	8004e00 <SendATreply_Ble+0x68>
	{
		WaitSerAnsw_Ble = 0;	// intenta nuevamente el comando
 8004dfa:	4b04      	ldr	r3, [pc, #16]	@ (8004e0c <SendATreply_Ble+0x74>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	701a      	strb	r2, [r3, #0]
	}

	return	AnsSendATreply;
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004e02:	0018      	movs	r0, r3
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b00a      	add	sp, #40	@ 0x28
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	46c0      	nop			@ (mov r8, r8)
 8004e0c:	200003d1 	.word	0x200003d1
 8004e10:	200003d4 	.word	0x200003d4

08004e14 <SetUpBluetooth_Ble>:
//*************************************************************************************************

static unsigned int  ParamItem = 1;
static unsigned int  BaudRateTest = 1;

void SetUpBluetooth_Ble(){
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
	//if (findLastValue((uint32_t)&eePlantilla[eeFlagBLE]) == 0){				// Mauel 09-dic-2021:	Si ya fue configurado "EEPROM VAR", jamas vuelve a llamar a configuracion ???
		ConfigBLE_Ble ();
 8004e18:	f000 f80c 	bl	8004e34 <ConfigBLE_Ble>
	//}
	//else{
	//	if (tick_1s == 1){
			//BluetoothState = 2;
			HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Enciende Modulo WIFI
 8004e1c:	4b04      	ldr	r3, [pc, #16]	@ (8004e30 <SetUpBluetooth_Ble+0x1c>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	2140      	movs	r1, #64	@ 0x40
 8004e22:	0018      	movs	r0, r3
 8004e24:	f00e fc21 	bl	801366a <HAL_GPIO_WritePin>
			//GPIOC->BSRR = GPIO_BSRR_BR_6;
	//	}
	//}
}
 8004e28:	46c0      	nop			@ (mov r8, r8)
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	46c0      	nop			@ (mov r8, r8)
 8004e30:	50000800 	.word	0x50000800

08004e34 <ConfigBLE_Ble>:

void	ConfigBLE_Ble (){
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af02      	add	r7, sp, #8

	if (tick_1s == 1){
 8004e3a:	4b26      	ldr	r3, [pc, #152]	@ (8004ed4 <ConfigBLE_Ble+0xa0>)
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d005      	beq.n	8004e4e <ConfigBLE_Ble+0x1a>
		HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);    // Libera la energia del modulo, despues de 1 segundo del power on
 8004e42:	4b25      	ldr	r3, [pc, #148]	@ (8004ed8 <ConfigBLE_Ble+0xa4>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	2140      	movs	r1, #64	@ 0x40
 8004e48:	0018      	movs	r0, r3
 8004e4a:	f00e fc0e 	bl	801366a <HAL_GPIO_WritePin>
		//GPIOC->BSRR = GPIO_BSRR_BR_6;
	}

	switch (ParamItem){
 8004e4e:	4b23      	ldr	r3, [pc, #140]	@ (8004edc <ConfigBLE_Ble+0xa8>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d002      	beq.n	8004e5c <ConfigBLE_Ble+0x28>
 8004e56:	2b05      	cmp	r3, #5
 8004e58:	d014      	beq.n	8004e84 <ConfigBLE_Ble+0x50>
 8004e5a:	e027      	b.n	8004eac <ConfigBLE_Ble+0x78>
	  uint8_t i;


		case 1:			//  Manuel,   Baud Rate Scan
			if (SendATreply_Ble("BLE_AT+AT","BLE_OK\r\n",ParamItem,0,1000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
 8004e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8004edc <ConfigBLE_Ble+0xa8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	001a      	movs	r2, r3
 8004e62:	491f      	ldr	r1, [pc, #124]	@ (8004ee0 <ConfigBLE_Ble+0xac>)
 8004e64:	481f      	ldr	r0, [pc, #124]	@ (8004ee4 <ConfigBLE_Ble+0xb0>)
 8004e66:	23fa      	movs	r3, #250	@ 0xfa
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	f7ff ff93 	bl	8004d98 <SendATreply_Ble>
 8004e72:	0002      	movs	r2, r0
 8004e74:	4b19      	ldr	r3, [pc, #100]	@ (8004edc <ConfigBLE_Ble+0xa8>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d124      	bne.n	8004ec6 <ConfigBLE_Ble+0x92>
				WaitSerAnsw_Ble_func(5);
 8004e7c:	2005      	movs	r0, #5
 8004e7e:	f000 fb49 	bl	8005514 <WaitSerAnsw_Ble_func>
					case 9:  ChangeBaud_Ble (230400); break;
					default: BaudRateTest = 0; break;
				}
			}
			*/
			break;
 8004e82:	e020      	b.n	8004ec6 <ConfigBLE_Ble+0x92>
				ParamItem = 1;
			}
			break;
*/
	  case 5:			//  Manuel,   Cambia el nombre de difusion
		  	if (SendATreply_Ble("BLE_AT+NAMEIMBERA-CTOF-WF\r\n","BLE_OK\r\n",ParamItem,0,2000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
 8004e84:	4b15      	ldr	r3, [pc, #84]	@ (8004edc <ConfigBLE_Ble+0xa8>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	001a      	movs	r2, r3
 8004e8a:	4915      	ldr	r1, [pc, #84]	@ (8004ee0 <ConfigBLE_Ble+0xac>)
 8004e8c:	4816      	ldr	r0, [pc, #88]	@ (8004ee8 <ConfigBLE_Ble+0xb4>)
 8004e8e:	23fa      	movs	r3, #250	@ 0xfa
 8004e90:	00db      	lsls	r3, r3, #3
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	2300      	movs	r3, #0
 8004e96:	f7ff ff7f 	bl	8004d98 <SendATreply_Ble>
 8004e9a:	0002      	movs	r2, r0
 8004e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004edc <ConfigBLE_Ble+0xa8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d112      	bne.n	8004eca <ConfigBLE_Ble+0x96>
			//if (SendATreply_Ble("BLE_AT+NAMEIMBERA-HEALTH\r\n\r\n","BLE_OK\r\n",ParamItem,0,2000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
				WaitSerAnsw_Ble_func(6);
 8004ea4:	2006      	movs	r0, #6
 8004ea6:	f000 fb35 	bl	8005514 <WaitSerAnsw_Ble_func>
//				WaitSerAnsw_Ble = 0;
//				ParamItem = 6;
			}
			break;
 8004eaa:	e00e      	b.n	8004eca <ConfigBLE_Ble+0x96>
			}
			break;
			*/

		default:
			BluetoothState = 2;
 8004eac:	4b0f      	ldr	r3, [pc, #60]	@ (8004eec <ConfigBLE_Ble+0xb8>)
 8004eae:	2202      	movs	r2, #2
 8004eb0:	701a      	strb	r2, [r3, #0]
			WaitSerAnsw_Ble_func(1);
 8004eb2:	2001      	movs	r0, #1
 8004eb4:	f000 fb2e 	bl	8005514 <WaitSerAnsw_Ble_func>
//			WaitSerAnsw_Ble = 0;
//			ParamItem = 1;
			asm ("nop");
 8004eb8:	46c0      	nop			@ (mov r8, r8)
			// Termina configuracion, escribe en EEPROM un testigo

			FlashManager((uint32_t) &eePlantilla[eeFlagBLE], 0x66);			// Revisar si es necesario poner este testigo
 8004eba:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef0 <ConfigBLE_Ble+0xbc>)
 8004ebc:	2166      	movs	r1, #102	@ 0x66
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f7fe f958 	bl	8003174 <FlashManager>

			break;
 8004ec4:	e002      	b.n	8004ecc <ConfigBLE_Ble+0x98>
			break;
 8004ec6:	46c0      	nop			@ (mov r8, r8)
 8004ec8:	e000      	b.n	8004ecc <ConfigBLE_Ble+0x98>
			break;
 8004eca:	46c0      	nop			@ (mov r8, r8)
	}
}
 8004ecc:	46c0      	nop			@ (mov r8, r8)
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	46c0      	nop			@ (mov r8, r8)
 8004ed4:	200008db 	.word	0x200008db
 8004ed8:	50000800 	.word	0x50000800
 8004edc:	20000000 	.word	0x20000000
 8004ee0:	0801b238 	.word	0x0801b238
 8004ee4:	0801b244 	.word	0x0801b244
 8004ee8:	0801b250 	.word	0x0801b250
 8004eec:	2000004c 	.word	0x2000004c
 8004ef0:	0803f061 	.word	0x0803f061

08004ef4 <GetParamBluetooth_Ble>:
  	  Para Adaptar UART2 en otros modelos de BLE
 */

}
//*************************************************************************************************
void GetParamBluetooth_Ble(){
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af02      	add	r7, sp, #8
	uint8_t i =0;
 8004efa:	1dfb      	adds	r3, r7, #7
 8004efc:	2200      	movs	r2, #0
 8004efe:	701a      	strb	r2, [r3, #0]
	char *foo;

	HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Enciende Modulo WIFI
 8004f00:	4b25      	ldr	r3, [pc, #148]	@ (8004f98 <GetParamBluetooth_Ble+0xa4>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	2140      	movs	r1, #64	@ 0x40
 8004f06:	0018      	movs	r0, r3
 8004f08:	f00e fbaf 	bl	801366a <HAL_GPIO_WritePin>
	//GPIOC->BSRR = GPIO_BSRR_BR_6;
	switch (ParamItem){
 8004f0c:	4b23      	ldr	r3, [pc, #140]	@ (8004f9c <GetParamBluetooth_Ble+0xa8>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d002      	beq.n	8004f1a <GetParamBluetooth_Ble+0x26>
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d033      	beq.n	8004f80 <GetParamBluetooth_Ble+0x8c>
	  case 2:			//  Manuel,   Obtiene la Mac Adress
		 BluetoothState = 3;
		 ParamItem = 1;
	 break;
	}
}
 8004f18:	e03a      	b.n	8004f90 <GetParamBluetooth_Ble+0x9c>
		if (SendATreply_Ble("BLE_AT+MAC","BLE_+MAC=",ParamItem,0,2000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
 8004f1a:	4b20      	ldr	r3, [pc, #128]	@ (8004f9c <GetParamBluetooth_Ble+0xa8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	001a      	movs	r2, r3
 8004f20:	491f      	ldr	r1, [pc, #124]	@ (8004fa0 <GetParamBluetooth_Ble+0xac>)
 8004f22:	4820      	ldr	r0, [pc, #128]	@ (8004fa4 <GetParamBluetooth_Ble+0xb0>)
 8004f24:	23fa      	movs	r3, #250	@ 0xfa
 8004f26:	00db      	lsls	r3, r3, #3
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	f7ff ff34 	bl	8004d98 <SendATreply_Ble>
 8004f30:	0002      	movs	r2, r0
 8004f32:	4b1a      	ldr	r3, [pc, #104]	@ (8004f9c <GetParamBluetooth_Ble+0xa8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d129      	bne.n	8004f8e <GetParamBluetooth_Ble+0x9a>
			 foo = strchr(SerialAnswBLE,'=');
 8004f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa8 <GetParamBluetooth_Ble+0xb4>)
 8004f3c:	213d      	movs	r1, #61	@ 0x3d
 8004f3e:	0018      	movs	r0, r3
 8004f40:	f015 ffa4 	bl	801ae8c <strchr>
 8004f44:	0003      	movs	r3, r0
 8004f46:	603b      	str	r3, [r7, #0]
			 for (i = 0; i<=11; i++)
 8004f48:	1dfb      	adds	r3, r7, #7
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	701a      	strb	r2, [r3, #0]
 8004f4e:	e00f      	b.n	8004f70 <GetParamBluetooth_Ble+0x7c>
				 Bloque_handshake [i+2] = foo[i+1];		//macAdress [i] = foo[i+1];
 8004f50:	1dfb      	adds	r3, r7, #7
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	3301      	adds	r3, #1
 8004f56:	683a      	ldr	r2, [r7, #0]
 8004f58:	18d2      	adds	r2, r2, r3
 8004f5a:	1dfb      	adds	r3, r7, #7
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	3302      	adds	r3, #2
 8004f60:	7811      	ldrb	r1, [r2, #0]
 8004f62:	4a12      	ldr	r2, [pc, #72]	@ (8004fac <GetParamBluetooth_Ble+0xb8>)
 8004f64:	54d1      	strb	r1, [r2, r3]
			 for (i = 0; i<=11; i++)
 8004f66:	1dfb      	adds	r3, r7, #7
 8004f68:	781a      	ldrb	r2, [r3, #0]
 8004f6a:	1dfb      	adds	r3, r7, #7
 8004f6c:	3201      	adds	r2, #1
 8004f6e:	701a      	strb	r2, [r3, #0]
 8004f70:	1dfb      	adds	r3, r7, #7
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	2b0b      	cmp	r3, #11
 8004f76:	d9eb      	bls.n	8004f50 <GetParamBluetooth_Ble+0x5c>
			 ParamItem = 2;
 8004f78:	4b08      	ldr	r3, [pc, #32]	@ (8004f9c <GetParamBluetooth_Ble+0xa8>)
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	601a      	str	r2, [r3, #0]
		 break;
 8004f7e:	e006      	b.n	8004f8e <GetParamBluetooth_Ble+0x9a>
		 BluetoothState = 3;
 8004f80:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb0 <GetParamBluetooth_Ble+0xbc>)
 8004f82:	2203      	movs	r2, #3
 8004f84:	701a      	strb	r2, [r3, #0]
		 ParamItem = 1;
 8004f86:	4b05      	ldr	r3, [pc, #20]	@ (8004f9c <GetParamBluetooth_Ble+0xa8>)
 8004f88:	2201      	movs	r2, #1
 8004f8a:	601a      	str	r2, [r3, #0]
	 break;
 8004f8c:	e000      	b.n	8004f90 <GetParamBluetooth_Ble+0x9c>
		 break;
 8004f8e:	46c0      	nop			@ (mov r8, r8)
}
 8004f90:	46c0      	nop			@ (mov r8, r8)
 8004f92:	46bd      	mov	sp, r7
 8004f94:	b002      	add	sp, #8
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	50000800 	.word	0x50000800
 8004f9c:	20000000 	.word	0x20000000
 8004fa0:	0801b26c 	.word	0x0801b26c
 8004fa4:	0801b278 	.word	0x0801b278
 8004fa8:	20000a18 	.word	0x20000a18
 8004fac:	20001e94 	.word	0x20001e94
 8004fb0:	2000004c 	.word	0x2000004c

08004fb4 <TransmitReceive_Ble>:
uint8_t PasswordALG = 0 ;       // RGM_8-Dic-2023
uint8_t RndNumber = 0 ;       // RGM_8-Dic-2023      //RM_20240304 Para agregar PASSWORD de seguridad BLE
//uint8_t DevLock = 0 ;       // RGM_8-Dic-2023        //RM_20240304 Para agregar PASSWORD de seguridad BLE

//*************************************************************************************************
void TransmitReceive_Ble(){
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
    asm ("nop");
 8004fba:	46c0      	nop			@ (mov r8, r8)

    uint8_t i_ = 0;
 8004fbc:	1dbb      	adds	r3, r7, #6
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Enciende Modulo WIFI
 8004fc2:	4b5b      	ldr	r3, [pc, #364]	@ (8005130 <TransmitReceive_Ble+0x17c>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	2140      	movs	r1, #64	@ 0x40
 8004fc8:	0018      	movs	r0, r3
 8004fca:	f00e fb4e 	bl	801366a <HAL_GPIO_WritePin>
	//GPIOC->BSRR = GPIO_BSRR_BR_6;
	serialEvent_Ble ();
 8004fce:	f7ff fe7b 	bl	8004cc8 <serialEvent_Ble>
	if (receivecomplete_Ble){
 8004fd2:	4b58      	ldr	r3, [pc, #352]	@ (8005134 <TransmitReceive_Ble+0x180>)
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d100      	bne.n	8004fdc <TransmitReceive_Ble+0x28>
 8004fda:	e1e5      	b.n	80053a8 <TransmitReceive_Ble+0x3f4>
		 receivecomplete_Ble = 0;
 8004fdc:	4b55      	ldr	r3, [pc, #340]	@ (8005134 <TransmitReceive_Ble+0x180>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	701a      	strb	r2, [r3, #0]

		 //		#include "chkRxFlag.asm"
		 if (flagsRxFirm [1]){    			// Ya se sabe cuantos bloques se van a recibir ?
 8004fe2:	4b55      	ldr	r3, [pc, #340]	@ (8005138 <TransmitReceive_Ble+0x184>)
 8004fe4:	785b      	ldrb	r3, [r3, #1]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d002      	beq.n	8004ff0 <TransmitReceive_Ble+0x3c>
			 flagsRxFirm [2] = 1;				// indica que ya lleg un paquete
 8004fea:	4b53      	ldr	r3, [pc, #332]	@ (8005138 <TransmitReceive_Ble+0x184>)
 8004fec:	2201      	movs	r2, #1
 8004fee:	709a      	strb	r2, [r3, #2]
		 }

		 // 18-oct-2021  if (strstr(SerialAnswBLE, "\x40\x21")){
		 if (memcmp(SerialAnswBLE, "\x40\x21",(size_t) 2) == 0){	 		// CDIGO DE "CONFIRMACIN DE CONEXIN (HANDSHAKE)"
 8004ff0:	4952      	ldr	r1, [pc, #328]	@ (800513c <TransmitReceive_Ble+0x188>)
 8004ff2:	4b53      	ldr	r3, [pc, #332]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 8004ff4:	2202      	movs	r2, #2
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	f015 ff32 	bl	801ae60 <memcmp>
 8004ffc:	1e03      	subs	r3, r0, #0
 8004ffe:	d102      	bne.n	8005006 <TransmitReceive_Ble+0x52>
			 codeTX = 0x21;
 8005000:	4b50      	ldr	r3, [pc, #320]	@ (8005144 <TransmitReceive_Ble+0x190>)
 8005002:	2221      	movs	r2, #33	@ 0x21
 8005004:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\x40\x5C",2) == 0){		 	// CDIGO DE TIEMPO BCD "ESCRITURA DEL TIEMPO EN FORMATO BCD"
 8005006:	4950      	ldr	r1, [pc, #320]	@ (8005148 <TransmitReceive_Ble+0x194>)
 8005008:	4b4d      	ldr	r3, [pc, #308]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 800500a:	2202      	movs	r2, #2
 800500c:	0018      	movs	r0, r3
 800500e:	f015 ff27 	bl	801ae60 <memcmp>
 8005012:	1e03      	subs	r3, r0, #0
 8005014:	d102      	bne.n	800501c <TransmitReceive_Ble+0x68>
			 codeTX = 0x5C;
 8005016:	4b4b      	ldr	r3, [pc, #300]	@ (8005144 <TransmitReceive_Ble+0x190>)
 8005018:	225c      	movs	r2, #92	@ 0x5c
 800501a:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\x40\x80",2) == 0){			// "TOKEN DE FUNCIONAMIENTO AL MDULO WIFI"
 800501c:	494b      	ldr	r1, [pc, #300]	@ (800514c <TransmitReceive_Ble+0x198>)
 800501e:	4b48      	ldr	r3, [pc, #288]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 8005020:	2202      	movs	r2, #2
 8005022:	0018      	movs	r0, r3
 8005024:	f015 ff1c 	bl	801ae60 <memcmp>
 8005028:	1e03      	subs	r3, r0, #0
 800502a:	d102      	bne.n	8005032 <TransmitReceive_Ble+0x7e>
			 codeTX = 0x80;
 800502c:	4b45      	ldr	r3, [pc, #276]	@ (8005144 <TransmitReceive_Ble+0x190>)
 800502e:	2280      	movs	r2, #128	@ 0x80
 8005030:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\x40\x81",2) == 0){
 8005032:	4947      	ldr	r1, [pc, #284]	@ (8005150 <TransmitReceive_Ble+0x19c>)
 8005034:	4b42      	ldr	r3, [pc, #264]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 8005036:	2202      	movs	r2, #2
 8005038:	0018      	movs	r0, r3
 800503a:	f015 ff11 	bl	801ae60 <memcmp>
 800503e:	1e03      	subs	r3, r0, #0
 8005040:	d102      	bne.n	8005048 <TransmitReceive_Ble+0x94>
			 codeTX = 0x81;
 8005042:	4b40      	ldr	r3, [pc, #256]	@ (8005144 <TransmitReceive_Ble+0x190>)
 8005044:	2281      	movs	r2, #129	@ 0x81
 8005046:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\xF1\x3D",2) == 0){			// RESPUESTA ENVO DE LOGGER MODULO WIFI
 8005048:	4942      	ldr	r1, [pc, #264]	@ (8005154 <TransmitReceive_Ble+0x1a0>)
 800504a:	4b3d      	ldr	r3, [pc, #244]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 800504c:	2202      	movs	r2, #2
 800504e:	0018      	movs	r0, r3
 8005050:	f015 ff06 	bl	801ae60 <memcmp>
 8005054:	1e03      	subs	r3, r0, #0
 8005056:	d102      	bne.n	800505e <TransmitReceive_Ble+0xaa>
			 codeTX = 0x3D;
 8005058:	4b3a      	ldr	r3, [pc, #232]	@ (8005144 <TransmitReceive_Ble+0x190>)
 800505a:	223d      	movs	r2, #61	@ 0x3d
 800505c:	701a      	strb	r2, [r3, #0]
		 }


		 if (memcmp(SerialAnswBLE, "\x40\x5E",2) == 0){		   // CDIGO DE DESBLOQUEO TEMPORAL
 800505e:	493e      	ldr	r1, [pc, #248]	@ (8005158 <TransmitReceive_Ble+0x1a4>)
 8005060:	4b37      	ldr	r3, [pc, #220]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 8005062:	2202      	movs	r2, #2
 8005064:	0018      	movs	r0, r3
 8005066:	f015 fefb 	bl	801ae60 <memcmp>
 800506a:	1e03      	subs	r3, r0, #0
 800506c:	d106      	bne.n	800507c <TransmitReceive_Ble+0xc8>
			 //timeUnlockWIFI = 255;	// carga tiempo de desbloqueo de comandos protegidos por password
			 DevLock = 0x72;
 800506e:	4b3b      	ldr	r3, [pc, #236]	@ (800515c <TransmitReceive_Ble+0x1a8>)
 8005070:	2272      	movs	r2, #114	@ 0x72
 8005072:	701a      	strb	r2, [r3, #0]
			 //	#pragma asm
			 // Carga datos de bloque para transmitir la respuesta
			 grabacion_exitosa_handshake();
 8005074:	f000 fa64 	bl	8005540 <grabacion_exitosa_handshake>
//			 Bloque_handshake[comando1] =	0xF1;	//comando1 = 0xF1;
//			 Bloque_handshake[comando2] =  0x3D;	//comando2 = 0x3D;				// indica que la grabacin fue exitosa

			//pointTx = (uint16_t)&comando1;
			manda_transmision();
 8005078:	f000 fa70 	bl	800555c <manda_transmision>
			///flagsTX [3] = 1;				// evita que se Calcule y se mande checksum
			//keyTx = 0x55;					// listo para mandar transmisin
		 }
		// Inicia preambulo para password
		//if (memcmp(SerialAnswBLE, "\x40\x60",2) == 0){
		if (memcmp(SerialAnswBLE, "\x40\x70",2) == 0){
 800507c:	4938      	ldr	r1, [pc, #224]	@ (8005160 <TransmitReceive_Ble+0x1ac>)
 800507e:	4b30      	ldr	r3, [pc, #192]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 8005080:	2202      	movs	r2, #2
 8005082:	0018      	movs	r0, r3
 8005084:	f015 feec 	bl	801ae60 <memcmp>
 8005088:	1e03      	subs	r3, r0, #0
 800508a:	d112      	bne.n	80050b2 <TransmitReceive_Ble+0xfe>
		    asm ("nop");
 800508c:	46c0      	nop			@ (mov r8, r8)
			PasswordALG = RndNumber;
 800508e:	4b35      	ldr	r3, [pc, #212]	@ (8005164 <TransmitReceive_Ble+0x1b0>)
 8005090:	781a      	ldrb	r2, [r3, #0]
 8005092:	4b35      	ldr	r3, [pc, #212]	@ (8005168 <TransmitReceive_Ble+0x1b4>)
 8005094:	701a      	strb	r2, [r3, #0]
			ImberaProtocolBuffer[0] = (char)(PasswordALG);   // RGM_29/NOV/2023 se manda sin complemento
 8005096:	4b34      	ldr	r3, [pc, #208]	@ (8005168 <TransmitReceive_Ble+0x1b4>)
 8005098:	781a      	ldrb	r2, [r3, #0]
 800509a:	4b34      	ldr	r3, [pc, #208]	@ (800516c <TransmitReceive_Ble+0x1b8>)
 800509c:	701a      	strb	r2, [r3, #0]
			sizeTX = 1;  // 4;
 800509e:	4b34      	ldr	r3, [pc, #208]	@ (8005170 <TransmitReceive_Ble+0x1bc>)
 80050a0:	2201      	movs	r2, #1
 80050a2:	701a      	strb	r2, [r3, #0]
			SerializeString2(ImberaProtocolBuffer, sizeTX);
 80050a4:	4b32      	ldr	r3, [pc, #200]	@ (8005170 <TransmitReceive_Ble+0x1bc>)
 80050a6:	781a      	ldrb	r2, [r3, #0]
 80050a8:	4b30      	ldr	r3, [pc, #192]	@ (800516c <TransmitReceive_Ble+0x1b8>)
 80050aa:	0011      	movs	r1, r2
 80050ac:	0018      	movs	r0, r3
 80050ae:	f7ff fde1 	bl	8004c74 <SerializeString2>
		 }
		// Step2 Comprobacion MAC para password
		//if (memcmp(SerialAnswBLE, "\x40\x61",2) == 0){
		if (memcmp(SerialAnswBLE, "\x40\x71",2) == 0){
 80050b2:	4930      	ldr	r1, [pc, #192]	@ (8005174 <TransmitReceive_Ble+0x1c0>)
 80050b4:	4b22      	ldr	r3, [pc, #136]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 80050b6:	2202      	movs	r2, #2
 80050b8:	0018      	movs	r0, r3
 80050ba:	f015 fed1 	bl	801ae60 <memcmp>
 80050be:	1e03      	subs	r3, r0, #0
 80050c0:	d16c      	bne.n	800519c <TransmitReceive_Ble+0x1e8>
			uint8_t foo,foo2;
		    asm ("nop");
 80050c2:	46c0      	nop			@ (mov r8, r8)
			foo = PasswordALG & (~0xF0);
 80050c4:	4b28      	ldr	r3, [pc, #160]	@ (8005168 <TransmitReceive_Ble+0x1b4>)
 80050c6:	781a      	ldrb	r2, [r3, #0]
 80050c8:	1dfb      	adds	r3, r7, #7
 80050ca:	210f      	movs	r1, #15
 80050cc:	400a      	ands	r2, r1
 80050ce:	701a      	strb	r2, [r3, #0]
			if (foo >0x0B)
 80050d0:	1dfb      	adds	r3, r7, #7
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	2b0b      	cmp	r3, #11
 80050d6:	d905      	bls.n	80050e4 <TransmitReceive_Ble+0x130>
			  foo = PasswordALG & (~0xF8);
 80050d8:	4b23      	ldr	r3, [pc, #140]	@ (8005168 <TransmitReceive_Ble+0x1b4>)
 80050da:	781a      	ldrb	r2, [r3, #0]
 80050dc:	1dfb      	adds	r3, r7, #7
 80050de:	2107      	movs	r1, #7
 80050e0:	400a      	ands	r2, r1
 80050e2:	701a      	strb	r2, [r3, #0]
			foo2 = Bloque_handshake [foo+2] + (~PasswordALG);		// foo2 = macAdress [foo] + (~PasswordALG);
 80050e4:	1dfb      	adds	r3, r7, #7
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	3302      	adds	r3, #2
 80050ea:	4a23      	ldr	r2, [pc, #140]	@ (8005178 <TransmitReceive_Ble+0x1c4>)
 80050ec:	5cd2      	ldrb	r2, [r2, r3]
 80050ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005168 <TransmitReceive_Ble+0x1b4>)
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	b2da      	uxtb	r2, r3
 80050f6:	1d7b      	adds	r3, r7, #5
 80050f8:	3a01      	subs	r2, #1
 80050fa:	701a      	strb	r2, [r3, #0]
			if (SerialAnswBLE [2] == foo2){
 80050fc:	4b10      	ldr	r3, [pc, #64]	@ (8005140 <TransmitReceive_Ble+0x18c>)
 80050fe:	789b      	ldrb	r3, [r3, #2]
 8005100:	1d7a      	adds	r2, r7, #5
 8005102:	7812      	ldrb	r2, [r2, #0]
 8005104:	429a      	cmp	r2, r3
 8005106:	d139      	bne.n	800517c <TransmitReceive_Ble+0x1c8>
				DevLock = 0x72;    // RGM_29/NOV/2023Dispositivo Desbloqueado
 8005108:	4b14      	ldr	r3, [pc, #80]	@ (800515c <TransmitReceive_Ble+0x1a8>)
 800510a:	2272      	movs	r2, #114	@ 0x72
 800510c:	701a      	strb	r2, [r3, #0]
				ImberaProtocolBuffer[0] = 0xF1;							ImberaProtocolBuffer[1] = 0x3D;					sizeTX = 2;
 800510e:	4b17      	ldr	r3, [pc, #92]	@ (800516c <TransmitReceive_Ble+0x1b8>)
 8005110:	22f1      	movs	r2, #241	@ 0xf1
 8005112:	701a      	strb	r2, [r3, #0]
 8005114:	4b15      	ldr	r3, [pc, #84]	@ (800516c <TransmitReceive_Ble+0x1b8>)
 8005116:	223d      	movs	r2, #61	@ 0x3d
 8005118:	705a      	strb	r2, [r3, #1]
 800511a:	4b15      	ldr	r3, [pc, #84]	@ (8005170 <TransmitReceive_Ble+0x1bc>)
 800511c:	2202      	movs	r2, #2
 800511e:	701a      	strb	r2, [r3, #0]
				SerializeString2(ImberaProtocolBuffer, sizeTX);
 8005120:	4b13      	ldr	r3, [pc, #76]	@ (8005170 <TransmitReceive_Ble+0x1bc>)
 8005122:	781a      	ldrb	r2, [r3, #0]
 8005124:	4b11      	ldr	r3, [pc, #68]	@ (800516c <TransmitReceive_Ble+0x1b8>)
 8005126:	0011      	movs	r1, r2
 8005128:	0018      	movs	r0, r3
 800512a:	f7ff fda3 	bl	8004c74 <SerializeString2>
 800512e:	e035      	b.n	800519c <TransmitReceive_Ble+0x1e8>
 8005130:	50000800 	.word	0x50000800
 8005134:	200003d2 	.word	0x200003d2
 8005138:	20001f90 	.word	0x20001f90
 800513c:	0801b284 	.word	0x0801b284
 8005140:	20000a18 	.word	0x20000a18
 8005144:	20001ed8 	.word	0x20001ed8
 8005148:	0801b288 	.word	0x0801b288
 800514c:	0801b28c 	.word	0x0801b28c
 8005150:	0801b290 	.word	0x0801b290
 8005154:	0801b294 	.word	0x0801b294
 8005158:	0801b298 	.word	0x0801b298
 800515c:	200021b9 	.word	0x200021b9
 8005160:	0801b29c 	.word	0x0801b29c
 8005164:	200003e1 	.word	0x200003e1
 8005168:	200003e0 	.word	0x200003e0
 800516c:	20001eec 	.word	0x20001eec
 8005170:	20001ee6 	.word	0x20001ee6
 8005174:	0801b2a0 	.word	0x0801b2a0
 8005178:	20001e94 	.word	0x20001e94
			}
			else{
				ImberaProtocolBuffer[0] = 0xF1;							ImberaProtocolBuffer[1] = 0x3E;  				sizeTX = 2;
 800517c:	4ba0      	ldr	r3, [pc, #640]	@ (8005400 <TransmitReceive_Ble+0x44c>)
 800517e:	22f1      	movs	r2, #241	@ 0xf1
 8005180:	701a      	strb	r2, [r3, #0]
 8005182:	4b9f      	ldr	r3, [pc, #636]	@ (8005400 <TransmitReceive_Ble+0x44c>)
 8005184:	223e      	movs	r2, #62	@ 0x3e
 8005186:	705a      	strb	r2, [r3, #1]
 8005188:	4b9e      	ldr	r3, [pc, #632]	@ (8005404 <TransmitReceive_Ble+0x450>)
 800518a:	2202      	movs	r2, #2
 800518c:	701a      	strb	r2, [r3, #0]
				SerializeString2(ImberaProtocolBuffer, sizeTX);
 800518e:	4b9d      	ldr	r3, [pc, #628]	@ (8005404 <TransmitReceive_Ble+0x450>)
 8005190:	781a      	ldrb	r2, [r3, #0]
 8005192:	4b9b      	ldr	r3, [pc, #620]	@ (8005400 <TransmitReceive_Ble+0x44c>)
 8005194:	0011      	movs	r1, r2
 8005196:	0018      	movs	r0, r3
 8005198:	f7ff fd6c 	bl	8004c74 <SerializeString2>
			}
		}

		//if ( (DevLock == 0x72) || (timeUnlockWIFI) ){			// Dispositivo desbloqieado por password ?
		if ( (DevLock == 0x72) || (statComWIFIFlag) ){
 800519c:	4b9a      	ldr	r3, [pc, #616]	@ (8005408 <TransmitReceive_Ble+0x454>)
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	2b72      	cmp	r3, #114	@ 0x72
 80051a2:	d004      	beq.n	80051ae <TransmitReceive_Ble+0x1fa>
 80051a4:	4b99      	ldr	r3, [pc, #612]	@ (800540c <TransmitReceive_Ble+0x458>)
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d100      	bne.n	80051ae <TransmitReceive_Ble+0x1fa>
 80051ac:	e0fc      	b.n	80053a8 <TransmitReceive_Ble+0x3f4>
		  if (memcmp(SerialAnswBLE, "\x40\x60",2) == 0)			//"Lectura de datos tipo TIEMPO\n\r"
 80051ae:	4998      	ldr	r1, [pc, #608]	@ (8005410 <TransmitReceive_Ble+0x45c>)
 80051b0:	4b98      	ldr	r3, [pc, #608]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80051b2:	2202      	movs	r2, #2
 80051b4:	0018      	movs	r0, r3
 80051b6:	f015 fe53 	bl	801ae60 <memcmp>
 80051ba:	1e03      	subs	r3, r0, #0
 80051bc:	d102      	bne.n	80051c4 <TransmitReceive_Ble+0x210>
			 codeTX = 0x60;
 80051be:	4b96      	ldr	r3, [pc, #600]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80051c0:	2260      	movs	r2, #96	@ 0x60
 80051c2:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x61",2) == 0)			//"Lectura de datos tipo EVENTO\n\r"
 80051c4:	4995      	ldr	r1, [pc, #596]	@ (800541c <TransmitReceive_Ble+0x468>)
 80051c6:	4b93      	ldr	r3, [pc, #588]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80051c8:	2202      	movs	r2, #2
 80051ca:	0018      	movs	r0, r3
 80051cc:	f015 fe48 	bl	801ae60 <memcmp>
 80051d0:	1e03      	subs	r3, r0, #0
 80051d2:	d102      	bne.n	80051da <TransmitReceive_Ble+0x226>
			 codeTX = 0x61;
 80051d4:	4b90      	ldr	r3, [pc, #576]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80051d6:	2261      	movs	r2, #97	@ 0x61
 80051d8:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x53",2) == 0)			//"Estado en TIEMPO REAL\n\r"
 80051da:	4991      	ldr	r1, [pc, #580]	@ (8005420 <TransmitReceive_Ble+0x46c>)
 80051dc:	4b8d      	ldr	r3, [pc, #564]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80051de:	2202      	movs	r2, #2
 80051e0:	0018      	movs	r0, r3
 80051e2:	f015 fe3d 	bl	801ae60 <memcmp>
 80051e6:	1e03      	subs	r3, r0, #0
 80051e8:	d102      	bne.n	80051f0 <TransmitReceive_Ble+0x23c>
			 codeTX = 0x53;
 80051ea:	4b8b      	ldr	r3, [pc, #556]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80051ec:	2253      	movs	r2, #83	@ 0x53
 80051ee:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x50",2) == 0)			//"MODIFICACION de parametros de operacion\n\r"
 80051f0:	498c      	ldr	r1, [pc, #560]	@ (8005424 <TransmitReceive_Ble+0x470>)
 80051f2:	4b88      	ldr	r3, [pc, #544]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80051f4:	2202      	movs	r2, #2
 80051f6:	0018      	movs	r0, r3
 80051f8:	f015 fe32 	bl	801ae60 <memcmp>
 80051fc:	1e03      	subs	r3, r0, #0
 80051fe:	d102      	bne.n	8005206 <TransmitReceive_Ble+0x252>
			 codeTX = 0x50;
 8005200:	4b85      	ldr	r3, [pc, #532]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005202:	2250      	movs	r2, #80	@ 0x50
 8005204:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x51",2) == 0)			//"LECTURA de parametros de operacion\n\r"
 8005206:	4988      	ldr	r1, [pc, #544]	@ (8005428 <TransmitReceive_Ble+0x474>)
 8005208:	4b82      	ldr	r3, [pc, #520]	@ (8005414 <TransmitReceive_Ble+0x460>)
 800520a:	2202      	movs	r2, #2
 800520c:	0018      	movs	r0, r3
 800520e:	f015 fe27 	bl	801ae60 <memcmp>
 8005212:	1e03      	subs	r3, r0, #0
 8005214:	d102      	bne.n	800521c <TransmitReceive_Ble+0x268>
			 codeTX = 0x51;
 8005216:	4b80      	ldr	r3, [pc, #512]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005218:	2251      	movs	r2, #81	@ 0x51
 800521a:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x46",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 800521c:	4983      	ldr	r1, [pc, #524]	@ (800542c <TransmitReceive_Ble+0x478>)
 800521e:	4b7d      	ldr	r3, [pc, #500]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005220:	2202      	movs	r2, #2
 8005222:	0018      	movs	r0, r3
 8005224:	f015 fe1c 	bl	801ae60 <memcmp>
 8005228:	1e03      	subs	r3, r0, #0
 800522a:	d102      	bne.n	8005232 <TransmitReceive_Ble+0x27e>
			 codeTX = 0x46;
 800522c:	4b7a      	ldr	r3, [pc, #488]	@ (8005418 <TransmitReceive_Ble+0x464>)
 800522e:	2246      	movs	r2, #70	@ 0x46
 8005230:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x49",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 8005232:	497f      	ldr	r1, [pc, #508]	@ (8005430 <TransmitReceive_Ble+0x47c>)
 8005234:	4b77      	ldr	r3, [pc, #476]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005236:	2202      	movs	r2, #2
 8005238:	0018      	movs	r0, r3
 800523a:	f015 fe11 	bl	801ae60 <memcmp>
 800523e:	1e03      	subs	r3, r0, #0
 8005240:	d102      	bne.n	8005248 <TransmitReceive_Ble+0x294>
			 codeTX = 0x49;
 8005242:	4b75      	ldr	r3, [pc, #468]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005244:	2249      	movs	r2, #73	@ 0x49
 8005246:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x4A",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 8005248:	497a      	ldr	r1, [pc, #488]	@ (8005434 <TransmitReceive_Ble+0x480>)
 800524a:	4b72      	ldr	r3, [pc, #456]	@ (8005414 <TransmitReceive_Ble+0x460>)
 800524c:	2202      	movs	r2, #2
 800524e:	0018      	movs	r0, r3
 8005250:	f015 fe06 	bl	801ae60 <memcmp>
 8005254:	1e03      	subs	r3, r0, #0
 8005256:	d102      	bne.n	800525e <TransmitReceive_Ble+0x2aa>
			 codeTX = 0x4A;
 8005258:	4b6f      	ldr	r3, [pc, #444]	@ (8005418 <TransmitReceive_Ble+0x464>)
 800525a:	224a      	movs	r2, #74	@ 0x4a
 800525c:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x54",2) == 0)			// cdigo de limpieza de logger
 800525e:	4976      	ldr	r1, [pc, #472]	@ (8005438 <TransmitReceive_Ble+0x484>)
 8005260:	4b6c      	ldr	r3, [pc, #432]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005262:	2202      	movs	r2, #2
 8005264:	0018      	movs	r0, r3
 8005266:	f015 fdfb 	bl	801ae60 <memcmp>
 800526a:	1e03      	subs	r3, r0, #0
 800526c:	d102      	bne.n	8005274 <TransmitReceive_Ble+0x2c0>
			 codeTX = 0x54;
 800526e:	4b6a      	ldr	r3, [pc, #424]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005270:	2254      	movs	r2, #84	@ 0x54
 8005272:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x80",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 8005274:	4971      	ldr	r1, [pc, #452]	@ (800543c <TransmitReceive_Ble+0x488>)
 8005276:	4b67      	ldr	r3, [pc, #412]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005278:	2202      	movs	r2, #2
 800527a:	0018      	movs	r0, r3
 800527c:	f015 fdf0 	bl	801ae60 <memcmp>
 8005280:	1e03      	subs	r3, r0, #0
 8005282:	d102      	bne.n	800528a <TransmitReceive_Ble+0x2d6>
	   		 codeTX = 0x80;
 8005284:	4b64      	ldr	r3, [pc, #400]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005286:	2280      	movs	r2, #128	@ 0x80
 8005288:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\xF1\x3D",2) == 0)			// RESPUESTA ENVO DE LOGGER MODULO WIFI
 800528a:	496d      	ldr	r1, [pc, #436]	@ (8005440 <TransmitReceive_Ble+0x48c>)
 800528c:	4b61      	ldr	r3, [pc, #388]	@ (8005414 <TransmitReceive_Ble+0x460>)
 800528e:	2202      	movs	r2, #2
 8005290:	0018      	movs	r0, r3
 8005292:	f015 fde5 	bl	801ae60 <memcmp>
 8005296:	1e03      	subs	r3, r0, #0
 8005298:	d102      	bne.n	80052a0 <TransmitReceive_Ble+0x2ec>
	   		 codeTX = 0x3D;
 800529a:	4b5f      	ldr	r3, [pc, #380]	@ (8005418 <TransmitReceive_Ble+0x464>)
 800529c:	223d      	movs	r2, #61	@ 0x3d
 800529e:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x55",2) == 0)			// Grabacin de parmetros especificos
 80052a0:	4968      	ldr	r1, [pc, #416]	@ (8005444 <TransmitReceive_Ble+0x490>)
 80052a2:	4b5c      	ldr	r3, [pc, #368]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80052a4:	2202      	movs	r2, #2
 80052a6:	0018      	movs	r0, r3
 80052a8:	f015 fdda 	bl	801ae60 <memcmp>
 80052ac:	1e03      	subs	r3, r0, #0
 80052ae:	d102      	bne.n	80052b6 <TransmitReceive_Ble+0x302>
			 codeTX = 0x55;
 80052b0:	4b59      	ldr	r3, [pc, #356]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80052b2:	2255      	movs	r2, #85	@ 0x55
 80052b4:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x56",2) == 0)			// Ejecucuin de estados
 80052b6:	4964      	ldr	r1, [pc, #400]	@ (8005448 <TransmitReceive_Ble+0x494>)
 80052b8:	4b56      	ldr	r3, [pc, #344]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80052ba:	2202      	movs	r2, #2
 80052bc:	0018      	movs	r0, r3
 80052be:	f015 fdcf 	bl	801ae60 <memcmp>
 80052c2:	1e03      	subs	r3, r0, #0
 80052c4:	d102      	bne.n	80052cc <TransmitReceive_Ble+0x318>
	   		 codeTX = 0x56;
 80052c6:	4b54      	ldr	r3, [pc, #336]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80052c8:	2256      	movs	r2, #86	@ 0x56
 80052ca:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x57",2) == 0)			// lectura de estados
 80052cc:	495f      	ldr	r1, [pc, #380]	@ (800544c <TransmitReceive_Ble+0x498>)
 80052ce:	4b51      	ldr	r3, [pc, #324]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80052d0:	2202      	movs	r2, #2
 80052d2:	0018      	movs	r0, r3
 80052d4:	f015 fdc4 	bl	801ae60 <memcmp>
 80052d8:	1e03      	subs	r3, r0, #0
 80052da:	d102      	bne.n	80052e2 <TransmitReceive_Ble+0x32e>
	   		 codeTX = 0x57;
 80052dc:	4b4e      	ldr	r3, [pc, #312]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80052de:	2257      	movs	r2, #87	@ 0x57
 80052e0:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x58",2) == 0)			// CDIGO DE TIEMPO UNIX
 80052e2:	495b      	ldr	r1, [pc, #364]	@ (8005450 <TransmitReceive_Ble+0x49c>)
 80052e4:	4b4b      	ldr	r3, [pc, #300]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80052e6:	2202      	movs	r2, #2
 80052e8:	0018      	movs	r0, r3
 80052ea:	f015 fdb9 	bl	801ae60 <memcmp>
 80052ee:	1e03      	subs	r3, r0, #0
 80052f0:	d102      	bne.n	80052f8 <TransmitReceive_Ble+0x344>
	   		 codeTX = 0x58;
 80052f2:	4b49      	ldr	r3, [pc, #292]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80052f4:	2258      	movs	r2, #88	@ 0x58
 80052f6:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x59",2) == 0)			// CDIGO DE ENVO DE GEOLOCALIZACIN
 80052f8:	4956      	ldr	r1, [pc, #344]	@ (8005454 <TransmitReceive_Ble+0x4a0>)
 80052fa:	4b46      	ldr	r3, [pc, #280]	@ (8005414 <TransmitReceive_Ble+0x460>)
 80052fc:	2202      	movs	r2, #2
 80052fe:	0018      	movs	r0, r3
 8005300:	f015 fdae 	bl	801ae60 <memcmp>
 8005304:	1e03      	subs	r3, r0, #0
 8005306:	d102      	bne.n	800530e <TransmitReceive_Ble+0x35a>
	   		 codeTX = 0x59;
 8005308:	4b43      	ldr	r3, [pc, #268]	@ (8005418 <TransmitReceive_Ble+0x464>)
 800530a:	2259      	movs	r2, #89	@ 0x59
 800530c:	701a      	strb	r2, [r3, #0]
	      if (memcmp(SerialAnswBLE, "\x40\x5A",2) == 0)			// CDIGO DE LECTURA DE GEOLOCALIZACION
 800530e:	4952      	ldr	r1, [pc, #328]	@ (8005458 <TransmitReceive_Ble+0x4a4>)
 8005310:	4b40      	ldr	r3, [pc, #256]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005312:	2202      	movs	r2, #2
 8005314:	0018      	movs	r0, r3
 8005316:	f015 fda3 	bl	801ae60 <memcmp>
 800531a:	1e03      	subs	r3, r0, #0
 800531c:	d102      	bne.n	8005324 <TransmitReceive_Ble+0x370>
	    	 codeTX = 0x5A;
 800531e:	4b3e      	ldr	r3, [pc, #248]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005320:	225a      	movs	r2, #90	@ 0x5a
 8005322:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x5B",2) == 0)			// CDIGO DE LECTURA DE TIEMPO UNIX
 8005324:	494d      	ldr	r1, [pc, #308]	@ (800545c <TransmitReceive_Ble+0x4a8>)
 8005326:	4b3b      	ldr	r3, [pc, #236]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005328:	2202      	movs	r2, #2
 800532a:	0018      	movs	r0, r3
 800532c:	f015 fd98 	bl	801ae60 <memcmp>
 8005330:	1e03      	subs	r3, r0, #0
 8005332:	d102      	bne.n	800533a <TransmitReceive_Ble+0x386>
	   		 codeTX = 0x5B;
 8005334:	4b38      	ldr	r3, [pc, #224]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005336:	225b      	movs	r2, #91	@ 0x5b
 8005338:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x5C",2) == 0)			// CDIGO DE TIEMPO BCD
 800533a:	4949      	ldr	r1, [pc, #292]	@ (8005460 <TransmitReceive_Ble+0x4ac>)
 800533c:	4b35      	ldr	r3, [pc, #212]	@ (8005414 <TransmitReceive_Ble+0x460>)
 800533e:	2202      	movs	r2, #2
 8005340:	0018      	movs	r0, r3
 8005342:	f015 fd8d 	bl	801ae60 <memcmp>
 8005346:	1e03      	subs	r3, r0, #0
 8005348:	d102      	bne.n	8005350 <TransmitReceive_Ble+0x39c>
		 	 codeTX = 0x5C;
 800534a:	4b33      	ldr	r3, [pc, #204]	@ (8005418 <TransmitReceive_Ble+0x464>)
 800534c:	225c      	movs	r2, #92	@ 0x5c
 800534e:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x5F",2) == 0)			// CDIGO DE INFORMACION DE RELOJ
 8005350:	4944      	ldr	r1, [pc, #272]	@ (8005464 <TransmitReceive_Ble+0x4b0>)
 8005352:	4b30      	ldr	r3, [pc, #192]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005354:	2202      	movs	r2, #2
 8005356:	0018      	movs	r0, r3
 8005358:	f015 fd82 	bl	801ae60 <memcmp>
 800535c:	1e03      	subs	r3, r0, #0
 800535e:	d102      	bne.n	8005366 <TransmitReceive_Ble+0x3b2>
			  codeTX = 0x5F;
 8005360:	4b2d      	ldr	r3, [pc, #180]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005362:	225f      	movs	r2, #95	@ 0x5f
 8005364:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x62",2) == 0)	 		// CDIGO DE logger tiempo wifi
 8005366:	4940      	ldr	r1, [pc, #256]	@ (8005468 <TransmitReceive_Ble+0x4b4>)
 8005368:	4b2a      	ldr	r3, [pc, #168]	@ (8005414 <TransmitReceive_Ble+0x460>)
 800536a:	2202      	movs	r2, #2
 800536c:	0018      	movs	r0, r3
 800536e:	f015 fd77 	bl	801ae60 <memcmp>
 8005372:	1e03      	subs	r3, r0, #0
 8005374:	d102      	bne.n	800537c <TransmitReceive_Ble+0x3c8>
	   		  codeTX = 0x62;
 8005376:	4b28      	ldr	r3, [pc, #160]	@ (8005418 <TransmitReceive_Ble+0x464>)
 8005378:	2262      	movs	r2, #98	@ 0x62
 800537a:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x63",2) == 0)		 	// CDIGO DE logger eventos wifi
 800537c:	493b      	ldr	r1, [pc, #236]	@ (800546c <TransmitReceive_Ble+0x4b8>)
 800537e:	4b25      	ldr	r3, [pc, #148]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005380:	2202      	movs	r2, #2
 8005382:	0018      	movs	r0, r3
 8005384:	f015 fd6c 	bl	801ae60 <memcmp>
 8005388:	1e03      	subs	r3, r0, #0
 800538a:	d102      	bne.n	8005392 <TransmitReceive_Ble+0x3de>
	   		  codeTX = 0x63;
 800538c:	4b22      	ldr	r3, [pc, #136]	@ (8005418 <TransmitReceive_Ble+0x464>)
 800538e:	2263      	movs	r2, #99	@ 0x63
 8005390:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x64",2) == 0)		    // Comando para prueba de cargas
 8005392:	4937      	ldr	r1, [pc, #220]	@ (8005470 <TransmitReceive_Ble+0x4bc>)
 8005394:	4b1f      	ldr	r3, [pc, #124]	@ (8005414 <TransmitReceive_Ble+0x460>)
 8005396:	2202      	movs	r2, #2
 8005398:	0018      	movs	r0, r3
 800539a:	f015 fd61 	bl	801ae60 <memcmp>
 800539e:	1e03      	subs	r3, r0, #0
 80053a0:	d102      	bne.n	80053a8 <TransmitReceive_Ble+0x3f4>
	   		  codeTX = 0x64;
 80053a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005418 <TransmitReceive_Ble+0x464>)
 80053a4:	2264      	movs	r2, #100	@ 0x64
 80053a6:	701a      	strb	r2, [r3, #0]
	   	}// close  if (DevLock == 0x72)

	} //Close if (receivecomplete_Ble)


	if ( ((millis() - TestMessMilis ) >= 8)){     // ya paso 3 segundos
 80053a8:	f004 fb74 	bl	8009a94 <millis>
 80053ac:	0003      	movs	r3, r0
 80053ae:	001a      	movs	r2, r3
 80053b0:	4b30      	ldr	r3, [pc, #192]	@ (8005474 <TransmitReceive_Ble+0x4c0>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b07      	cmp	r3, #7
 80053b8:	d91d      	bls.n	80053f6 <TransmitReceive_Ble+0x442>
		TestMessMilis = millis();
 80053ba:	f004 fb6b 	bl	8009a94 <millis>
 80053be:	0003      	movs	r3, r0
 80053c0:	001a      	movs	r2, r3
 80053c2:	4b2c      	ldr	r3, [pc, #176]	@ (8005474 <TransmitReceive_Ble+0x4c0>)
 80053c4:	601a      	str	r2, [r3, #0]

		if (keyTx == 0x55){
 80053c6:	4b2c      	ldr	r3, [pc, #176]	@ (8005478 <TransmitReceive_Ble+0x4c4>)
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	2b55      	cmp	r3, #85	@ 0x55
 80053cc:	d102      	bne.n	80053d4 <TransmitReceive_Ble+0x420>
		    asm ("nop");
 80053ce:	46c0      	nop			@ (mov r8, r8)
    //	#pragma asm
		    tx_buffer_prep ();
 80053d0:	f008 fbe6 	bl	800dba0 <tx_buffer_prep>
    //	#pragma endasm
			}
		if (keyTx == 0x55){
 80053d4:	4b28      	ldr	r3, [pc, #160]	@ (8005478 <TransmitReceive_Ble+0x4c4>)
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	2b55      	cmp	r3, #85	@ 0x55
 80053da:	d10c      	bne.n	80053f6 <TransmitReceive_Ble+0x442>
		    asm ("nop");
 80053dc:	46c0      	nop			@ (mov r8, r8)
			SerializeString2(ImberaProtocolBuffer, sizeTX);
 80053de:	4b09      	ldr	r3, [pc, #36]	@ (8005404 <TransmitReceive_Ble+0x450>)
 80053e0:	781a      	ldrb	r2, [r3, #0]
 80053e2:	4b07      	ldr	r3, [pc, #28]	@ (8005400 <TransmitReceive_Ble+0x44c>)
 80053e4:	0011      	movs	r1, r2
 80053e6:	0018      	movs	r0, r3
 80053e8:	f7ff fc44 	bl	8004c74 <SerializeString2>
			i_++;
 80053ec:	1dbb      	adds	r3, r7, #6
 80053ee:	781a      	ldrb	r2, [r3, #0]
 80053f0:	1dbb      	adds	r3, r7, #6
 80053f2:	3201      	adds	r2, #1
 80053f4:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80053f6:	46c0      	nop			@ (mov r8, r8)
 80053f8:	46bd      	mov	sp, r7
 80053fa:	b002      	add	sp, #8
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	46c0      	nop			@ (mov r8, r8)
 8005400:	20001eec 	.word	0x20001eec
 8005404:	20001ee6 	.word	0x20001ee6
 8005408:	200021b9 	.word	0x200021b9
 800540c:	200021bb 	.word	0x200021bb
 8005410:	0801b2a4 	.word	0x0801b2a4
 8005414:	20000a18 	.word	0x20000a18
 8005418:	20001ed8 	.word	0x20001ed8
 800541c:	0801b2a8 	.word	0x0801b2a8
 8005420:	0801b2ac 	.word	0x0801b2ac
 8005424:	0801b2b0 	.word	0x0801b2b0
 8005428:	0801b2b4 	.word	0x0801b2b4
 800542c:	0801b2b8 	.word	0x0801b2b8
 8005430:	0801b2bc 	.word	0x0801b2bc
 8005434:	0801b2c0 	.word	0x0801b2c0
 8005438:	0801b2c4 	.word	0x0801b2c4
 800543c:	0801b28c 	.word	0x0801b28c
 8005440:	0801b294 	.word	0x0801b294
 8005444:	0801b2c8 	.word	0x0801b2c8
 8005448:	0801b2cc 	.word	0x0801b2cc
 800544c:	0801b2d0 	.word	0x0801b2d0
 8005450:	0801b2d4 	.word	0x0801b2d4
 8005454:	0801b2d8 	.word	0x0801b2d8
 8005458:	0801b2dc 	.word	0x0801b2dc
 800545c:	0801b2e0 	.word	0x0801b2e0
 8005460:	0801b288 	.word	0x0801b288
 8005464:	0801b2e4 	.word	0x0801b2e4
 8005468:	0801b2e8 	.word	0x0801b2e8
 800546c:	0801b2ec 	.word	0x0801b2ec
 8005470:	0801b2f0 	.word	0x0801b2f0
 8005474:	200003dc 	.word	0x200003dc
 8005478:	20001ecd 	.word	0x20001ecd

0800547c <Read_Inpunts_ble>:



//------------------------------------------------------------------------------------------------
void	Read_Inpunts_ble()
{
 800547c:	b580      	push	{r7, lr}
 800547e:	af00      	add	r7, sp, #0
	if (tick_1ms == 1)						//Manuel., checa el tick, cada 1ms
 8005480:	4b1f      	ldr	r3, [pc, #124]	@ (8005500 <Read_Inpunts_ble+0x84>)
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d037      	beq.n	80054f8 <Read_Inpunts_ble+0x7c>
		{
			// Manuel, lee la linea de entrada 1 "STAT"
			if	(HAL_GPIO_ReadPin(GPIOB,PFULLDEF_STAT_VB))
 8005488:	2380      	movs	r3, #128	@ 0x80
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	4a1d      	ldr	r2, [pc, #116]	@ (8005504 <Read_Inpunts_ble+0x88>)
 800548e:	0019      	movs	r1, r3
 8005490:	0010      	movs	r0, r2
 8005492:	f00e f8cd 	bl	8013630 <HAL_GPIO_ReadPin>
 8005496:	1e03      	subs	r3, r0, #0
 8005498:	d017      	beq.n	80054ca <Read_Inpunts_ble+0x4e>
				{
					if (CntDebInp1 <= 50)
 800549a:	4b1b      	ldr	r3, [pc, #108]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	2b32      	cmp	r3, #50	@ 0x32
 80054a0:	d805      	bhi.n	80054ae <Read_Inpunts_ble+0x32>
						CntDebInp1++;
 80054a2:	4b19      	ldr	r3, [pc, #100]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	3301      	adds	r3, #1
 80054a8:	b2da      	uxtb	r2, r3
 80054aa:	4b17      	ldr	r3, [pc, #92]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054ac:	701a      	strb	r2, [r3, #0]
					if (CntDebInp1==50)
 80054ae:	4b16      	ldr	r3, [pc, #88]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	2b32      	cmp	r3, #50	@ 0x32
 80054b4:	d120      	bne.n	80054f8 <Read_Inpunts_ble+0x7c>
						{
							device_conected = 1;
 80054b6:	4b15      	ldr	r3, [pc, #84]	@ (800550c <Read_Inpunts_ble+0x90>)
 80054b8:	2201      	movs	r2, #1
 80054ba:	701a      	strb	r2, [r3, #0]
							CntDebInp1 = 51;
 80054bc:	4b12      	ldr	r3, [pc, #72]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054be:	2233      	movs	r2, #51	@ 0x33
 80054c0:	701a      	strb	r2, [r3, #0]
							statComFlag = 255;
 80054c2:	4b13      	ldr	r3, [pc, #76]	@ (8005510 <Read_Inpunts_ble+0x94>)
 80054c4:	22ff      	movs	r2, #255	@ 0xff
 80054c6:	701a      	strb	r2, [r3, #0]
					CntDebInp1 = 0;
					statComFlag = 0;
				}
			}
		}
}
 80054c8:	e016      	b.n	80054f8 <Read_Inpunts_ble+0x7c>
				if (CntDebInp1 >= 1)
 80054ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d005      	beq.n	80054de <Read_Inpunts_ble+0x62>
					CntDebInp1--;
 80054d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	3b01      	subs	r3, #1
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054dc:	701a      	strb	r2, [r3, #0]
				if (CntDebInp1==1)
 80054de:	4b0a      	ldr	r3, [pc, #40]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d108      	bne.n	80054f8 <Read_Inpunts_ble+0x7c>
					device_conected = 0;
 80054e6:	4b09      	ldr	r3, [pc, #36]	@ (800550c <Read_Inpunts_ble+0x90>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	701a      	strb	r2, [r3, #0]
					CntDebInp1 = 0;
 80054ec:	4b06      	ldr	r3, [pc, #24]	@ (8005508 <Read_Inpunts_ble+0x8c>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	701a      	strb	r2, [r3, #0]
					statComFlag = 0;
 80054f2:	4b07      	ldr	r3, [pc, #28]	@ (8005510 <Read_Inpunts_ble+0x94>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	701a      	strb	r2, [r3, #0]
}
 80054f8:	46c0      	nop			@ (mov r8, r8)
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	46c0      	nop			@ (mov r8, r8)
 8005500:	200008d8 	.word	0x200008d8
 8005504:	50000400 	.word	0x50000400
 8005508:	200003d8 	.word	0x200003d8
 800550c:	200008dc 	.word	0x200008dc
 8005510:	200021ba 	.word	0x200021ba

08005514 <WaitSerAnsw_Ble_func>:

//--------------------------------------------------------------------------------------------------------
void WaitSerAnsw_Ble_func (uint8_t valParamItem)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	0002      	movs	r2, r0
 800551c:	1dfb      	adds	r3, r7, #7
 800551e:	701a      	strb	r2, [r3, #0]
	WaitSerAnsw_Ble = 0;
 8005520:	4b05      	ldr	r3, [pc, #20]	@ (8005538 <WaitSerAnsw_Ble_func+0x24>)
 8005522:	2200      	movs	r2, #0
 8005524:	701a      	strb	r2, [r3, #0]
	ParamItem = valParamItem;
 8005526:	1dfb      	adds	r3, r7, #7
 8005528:	781a      	ldrb	r2, [r3, #0]
 800552a:	4b04      	ldr	r3, [pc, #16]	@ (800553c <WaitSerAnsw_Ble_func+0x28>)
 800552c:	601a      	str	r2, [r3, #0]
}
 800552e:	46c0      	nop			@ (mov r8, r8)
 8005530:	46bd      	mov	sp, r7
 8005532:	b002      	add	sp, #8
 8005534:	bd80      	pop	{r7, pc}
 8005536:	46c0      	nop			@ (mov r8, r8)
 8005538:	200003d1 	.word	0x200003d1
 800553c:	20000000 	.word	0x20000000

08005540 <grabacion_exitosa_handshake>:

void grabacion_exitosa_handshake (void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
	Bloque_handshake[comando1] =	0xF1;	//mov		comando1,#$F1
 8005544:	4b04      	ldr	r3, [pc, #16]	@ (8005558 <grabacion_exitosa_handshake+0x18>)
 8005546:	22f1      	movs	r2, #241	@ 0xf1
 8005548:	701a      	strb	r2, [r3, #0]
	Bloque_handshake[comando2] =	0x3D;	//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800554a:	4b03      	ldr	r3, [pc, #12]	@ (8005558 <grabacion_exitosa_handshake+0x18>)
 800554c:	223d      	movs	r2, #61	@ 0x3d
 800554e:	705a      	strb	r2, [r3, #1]
}
 8005550:	46c0      	nop			@ (mov r8, r8)
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	46c0      	nop			@ (mov r8, r8)
 8005558:	20001e94 	.word	0x20001e94

0800555c <manda_transmision>:

void manda_transmision (void)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	af00      	add	r7, sp, #0
	pointTx = &Bloque_handshake[comando1];
 8005560:	4b0b      	ldr	r3, [pc, #44]	@ (8005590 <manda_transmision+0x34>)
 8005562:	4a0c      	ldr	r2, [pc, #48]	@ (8005594 <manda_transmision+0x38>)
 8005564:	601a      	str	r2, [r3, #0]
	pointInitTx = &Bloque_handshake[comando1];
 8005566:	4b0c      	ldr	r3, [pc, #48]	@ (8005598 <manda_transmision+0x3c>)
 8005568:	4a0a      	ldr	r2, [pc, #40]	@ (8005594 <manda_transmision+0x38>)
 800556a:	601a      	str	r2, [r3, #0]
	pointEndTx = &Bloque_handshake [comando2];
 800556c:	4b0b      	ldr	r3, [pc, #44]	@ (800559c <manda_transmision+0x40>)
 800556e:	4a0c      	ldr	r2, [pc, #48]	@ (80055a0 <manda_transmision+0x44>)
 8005570:	601a      	str	r2, [r3, #0]
	blockSizeTX = 2;
 8005572:	4b0c      	ldr	r3, [pc, #48]	@ (80055a4 <manda_transmision+0x48>)
 8005574:	2202      	movs	r2, #2
 8005576:	701a      	strb	r2, [r3, #0]
	flagsTX [3] = 1;
 8005578:	4b0b      	ldr	r3, [pc, #44]	@ (80055a8 <manda_transmision+0x4c>)
 800557a:	2201      	movs	r2, #1
 800557c:	70da      	strb	r2, [r3, #3]
	keyTx = 0x55;						// listo para mandar transmisin
 800557e:	4b0b      	ldr	r3, [pc, #44]	@ (80055ac <manda_transmision+0x50>)
 8005580:	2255      	movs	r2, #85	@ 0x55
 8005582:	701a      	strb	r2, [r3, #0]
	codeTX = 0x00;
 8005584:	4b0a      	ldr	r3, [pc, #40]	@ (80055b0 <manda_transmision+0x54>)
 8005586:	2200      	movs	r2, #0
 8005588:	701a      	strb	r2, [r3, #0]

}
 800558a:	46c0      	nop			@ (mov r8, r8)
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	20001ec8 	.word	0x20001ec8
 8005594:	20001e94 	.word	0x20001e94
 8005598:	20001ec0 	.word	0x20001ec0
 800559c:	20001ec4 	.word	0x20001ec4
 80055a0:	20001e95 	.word	0x20001e95
 80055a4:	20001ee4 	.word	0x20001ee4
 80055a8:	20001ed0 	.word	0x20001ed0
 80055ac:	20001ecd 	.word	0x20001ecd
 80055b0:	20001ed8 	.word	0x20001ed8

080055b4 <bootloader>:
#include "main.h"
#include "customMain.h"



void bootloader (void){
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80055ba:	b672      	cpsid	i
}
 80055bc:	46c0      	nop			@ (mov r8, r8)
//	//while(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, direccion_fw, buffer_recepcion) != HAL_OK);
//	while(HAL_FLASH_Lock()!=  HAL_OK );

    // Desbloquea el controlador FLASH

	void (*app_reset_handler) (void) = (void*) (*(volatile uint32_t *) (0x0801F000 + 4));
 80055be:	4b04      	ldr	r3, [pc, #16]	@ (80055d0 <bootloader+0x1c>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	607b      	str	r3, [r7, #4]
    //__set_MSP((*(volatile uint32_t *)(0x0801E800)) );0x801E800
	app_reset_handler();
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4798      	blx	r3
}
 80055c8:	46c0      	nop			@ (mov r8, r8)
 80055ca:	46bd      	mov	sp, r7
 80055cc:	b002      	add	sp, #8
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	0801f004 	.word	0x0801f004

080055d4 <main10>:

// rutina refrigera Adaptada CTOF Completa ..............


//***************************** Traduccion Completa *******************************************
void main10(void){
 80055d4:	b580      	push	{r7, lr}
 80055d6:	af00      	add	r7, sp, #0
		//Operacion exlusiva para el control SW Display i2c
		if(!portX[dp_sw]){
 80055d8:	4b5f      	ldr	r3, [pc, #380]	@ (8005758 <main10+0x184>)
 80055da:	785b      	ldrb	r3, [r3, #1]
 80055dc:	2201      	movs	r2, #1
 80055de:	4053      	eors	r3, r2
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d106      	bne.n	80055f4 <main10+0x20>
			goto	put_dp_sw_low;
		}
		HAL_GPIO_WritePin(PFULLDEF_dp_sw, GPIO_PIN_SET);        //28-May-2024:  Enciende DPY I2C
 80055e6:	4b5d      	ldr	r3, [pc, #372]	@ (800575c <main10+0x188>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	2108      	movs	r1, #8
 80055ec:	0018      	movs	r0, r3
 80055ee:	f00e f83c 	bl	801366a <HAL_GPIO_WritePin>
		goto	end_dp_sw;			//jra		end_dp_sw
 80055f2:	e006      	b.n	8005602 <main10+0x2e>
			goto	put_dp_sw_low;
 80055f4:	46c0      	nop			@ (mov r8, r8)
put_dp_sw_low:
		HAL_GPIO_WritePin(PFULLDEF_dp_sw, GPIO_PIN_RESET);      //28-May-2024:  Apaga DPY I2C
 80055f6:	4b59      	ldr	r3, [pc, #356]	@ (800575c <main10+0x188>)
 80055f8:	2200      	movs	r2, #0
 80055fa:	2108      	movs	r1, #8
 80055fc:	0018      	movs	r0, r3
 80055fe:	f00e f834 	bl	801366a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 1 40A			J7:2....PA5: Compresor
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//(1)Operacion exlusiva para el compresor
		if(!GetRegFlagState(Plantilla[logicos2],modLogic)){
 8005602:	4b57      	ldr	r3, [pc, #348]	@ (8005760 <main10+0x18c>)
 8005604:	225b      	movs	r2, #91	@ 0x5b
 8005606:	5c9b      	ldrb	r3, [r3, r2]
 8005608:	001a      	movs	r2, r3
 800560a:	2310      	movs	r3, #16
 800560c:	4013      	ands	r3, r2
 800560e:	d007      	beq.n	8005620 <main10+0x4c>
				goto	noModlog_00;
		}
		if(!portX[rel_dh]){
 8005610:	4b51      	ldr	r3, [pc, #324]	@ (8005758 <main10+0x184>)
 8005612:	791b      	ldrb	r3, [r3, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	4053      	eors	r3, r2
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b00      	cmp	r3, #0
 800561c:	d009      	beq.n	8005632 <main10+0x5e>
			goto	put_rel_co_low;
 800561e:	e013      	b.n	8005648 <main10+0x74>
				goto	noModlog_00;
 8005620:	46c0      	nop			@ (mov r8, r8)
		}
		goto	put_rel_co_high;		//jra		put_rel_co_high
noModlog_00:
		if(!portX[rel_co]){				//;RM_20220622 Cambio de puerto para compresor en PCB V3
 8005622:	4b4d      	ldr	r3, [pc, #308]	@ (8005758 <main10+0x184>)
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	2201      	movs	r2, #1
 8005628:	4053      	eors	r3, r2
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10a      	bne.n	8005646 <main10+0x72>
			goto	put_rel_co_low;
		}
put_rel_co_high:
 8005630:	e000      	b.n	8005634 <main10+0x60>
		goto	put_rel_co_high;		//jra		put_rel_co_high
 8005632:	46c0      	nop			@ (mov r8, r8)
		  HAL_GPIO_WritePin(PFULLDEF_rel_co, GPIO_PIN_SET);        //28-May-2024:  Enciende compresor
 8005634:	2380      	movs	r3, #128	@ 0x80
 8005636:	0099      	lsls	r1, r3, #2
 8005638:	23a0      	movs	r3, #160	@ 0xa0
 800563a:	05db      	lsls	r3, r3, #23
 800563c:	2201      	movs	r2, #1
 800563e:	0018      	movs	r0, r3
 8005640:	f00e f813 	bl	801366a <HAL_GPIO_WritePin>
		  goto		end_rel_co;		//jra		end_rel_co
 8005644:	e008      	b.n	8005658 <main10+0x84>
			goto	put_rel_co_low;
 8005646:	46c0      	nop			@ (mov r8, r8)
put_rel_co_low:
		  HAL_GPIO_WritePin(PFULLDEF_rel_co, GPIO_PIN_RESET);      //28-May-2024:  Apaga compresor
 8005648:	2380      	movs	r3, #128	@ 0x80
 800564a:	0099      	lsls	r1, r3, #2
 800564c:	23a0      	movs	r3, #160	@ 0xa0
 800564e:	05db      	lsls	r3, r3, #23
 8005650:	2200      	movs	r2, #0
 8005652:	0018      	movs	r0, r3
 8005654:	f00e f809 	bl	801366a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 4 10A				J7:4....PE6: Aux./Luz
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//;(2)Operacion exlusiva para  Aux.Luz				-----Manuel 10-Mar-2022: Para ADaptar pines
		if(!GetRegFlagState(Plantilla[logicos2],modLogic)){
 8005658:	4b41      	ldr	r3, [pc, #260]	@ (8005760 <main10+0x18c>)
 800565a:	225b      	movs	r2, #91	@ 0x5b
 800565c:	5c9b      	ldrb	r3, [r3, r2]
 800565e:	001a      	movs	r2, r3
 8005660:	2310      	movs	r3, #16
 8005662:	4013      	ands	r3, r2
 8005664:	d007      	beq.n	8005676 <main10+0xa2>
			goto	noModlog_01;
		}
		if(!portX[rel_co]){
 8005666:	4b3c      	ldr	r3, [pc, #240]	@ (8005758 <main10+0x184>)
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	2201      	movs	r2, #1
 800566c:	4053      	eors	r3, r2
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d009      	beq.n	8005688 <main10+0xb4>
			goto	put_rel_lz_low;
 8005674:	e012      	b.n	800569c <main10+0xc8>
			goto	noModlog_01;
 8005676:	46c0      	nop			@ (mov r8, r8)
		}
		goto	put_rel_lz_high;		//jra		put_rel_co_high
noModlog_01:
		if(!portX[rel_lz]){				//;RM_20220622 Cambio de puerto para compresor en PCB V3
 8005678:	4b37      	ldr	r3, [pc, #220]	@ (8005758 <main10+0x184>)
 800567a:	789b      	ldrb	r3, [r3, #2]
 800567c:	2201      	movs	r2, #1
 800567e:	4053      	eors	r3, r2
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <main10+0xc6>
			goto	put_rel_lz_low;
		}
put_rel_lz_high:
 8005686:	e000      	b.n	800568a <main10+0xb6>
		goto	put_rel_lz_high;		//jra		put_rel_co_high
 8005688:	46c0      	nop			@ (mov r8, r8)
		HAL_GPIO_WritePin(PFULLDEF_rel_lz, GPIO_PIN_SET);        //28-May-2024:  Enciende  Aux.Luz
 800568a:	2380      	movs	r3, #128	@ 0x80
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4833      	ldr	r0, [pc, #204]	@ (800575c <main10+0x188>)
 8005690:	2201      	movs	r2, #1
 8005692:	0019      	movs	r1, r3
 8005694:	f00d ffe9 	bl	801366a <HAL_GPIO_WritePin>
		goto		end_rel_lz;		//jra		end_rel_co
 8005698:	e007      	b.n	80056aa <main10+0xd6>
			goto	put_rel_lz_low;
 800569a:	46c0      	nop			@ (mov r8, r8)
put_rel_lz_low:
		HAL_GPIO_WritePin(PFULLDEF_rel_lz, GPIO_PIN_RESET);      //28-May-2024:  Apaga  Aux.Luz
 800569c:	2380      	movs	r3, #128	@ 0x80
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	482e      	ldr	r0, [pc, #184]	@ (800575c <main10+0x188>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	0019      	movs	r1, r3
 80056a6:	f00d ffe0 	bl	801366a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 2 40A     J7:1....PA2: Ventilador o segundo Compresor
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//;(3)Operacion exlusiva para Ventilador			-----Manuel 10-Mar-2022: Para ADaptar pines
		if(!portX[rel_fn]){
 80056aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005758 <main10+0x184>)
 80056ac:	78db      	ldrb	r3, [r3, #3]
 80056ae:	2201      	movs	r2, #1
 80056b0:	4053      	eors	r3, r2
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d108      	bne.n	80056ca <main10+0xf6>
			goto	put_rel_fn_low;
		}
		HAL_GPIO_WritePin(PFULLDEF_rel_fn, GPIO_PIN_SET);        //28-May-2024:  Enciende Ventilador
 80056b8:	2380      	movs	r3, #128	@ 0x80
 80056ba:	0059      	lsls	r1, r3, #1
 80056bc:	23a0      	movs	r3, #160	@ 0xa0
 80056be:	05db      	lsls	r3, r3, #23
 80056c0:	2201      	movs	r2, #1
 80056c2:	0018      	movs	r0, r3
 80056c4:	f00d ffd1 	bl	801366a <HAL_GPIO_WritePin>
		goto		end_rel_fn;		//jra		end_rel_fn
 80056c8:	e008      	b.n	80056dc <main10+0x108>
			goto	put_rel_fn_low;
 80056ca:	46c0      	nop			@ (mov r8, r8)
put_rel_fn_low:
		HAL_GPIO_WritePin(PFULLDEF_rel_fn, GPIO_PIN_RESET);      //28-May-2024:  Apaga Ventilador
 80056cc:	2380      	movs	r3, #128	@ 0x80
 80056ce:	0059      	lsls	r1, r3, #1
 80056d0:	23a0      	movs	r3, #160	@ 0xa0
 80056d2:	05db      	lsls	r3, r3, #23
 80056d4:	2200      	movs	r2, #0
 80056d6:	0018      	movs	r0, r3
 80056d8:	f00d ffc7 	bl	801366a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 3 20A		J7:3....PE7: Deshielo
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//;(4)Operacion exlusiva para Deshielo
		cntproc++;
 80056dc:	4b21      	ldr	r3, [pc, #132]	@ (8005764 <main10+0x190>)
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	3301      	adds	r3, #1
 80056e2:	b2da      	uxtb	r2, r3
 80056e4:	4b1f      	ldr	r3, [pc, #124]	@ (8005764 <main10+0x190>)
 80056e6:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[logicos2],modLogic)){
 80056e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005760 <main10+0x18c>)
 80056ea:	225b      	movs	r2, #91	@ 0x5b
 80056ec:	5c9b      	ldrb	r3, [r3, r2]
 80056ee:	001a      	movs	r2, r3
 80056f0:	2310      	movs	r3, #16
 80056f2:	4013      	ands	r3, r2
 80056f4:	d007      	beq.n	8005706 <main10+0x132>
			goto	noModlog_02;
		}
		if(!portX[rel_lz]){
 80056f6:	4b18      	ldr	r3, [pc, #96]	@ (8005758 <main10+0x184>)
 80056f8:	789b      	ldrb	r3, [r3, #2]
 80056fa:	2201      	movs	r2, #1
 80056fc:	4053      	eors	r3, r2
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d009      	beq.n	8005718 <main10+0x144>
			goto	put_rel_dh_low;
 8005704:	e010      	b.n	8005728 <main10+0x154>
			goto	noModlog_02;
 8005706:	46c0      	nop			@ (mov r8, r8)
		}
		goto	put_rel_dh_high;		//jra		put_rel_co_high
noModlog_02:
		if(!portX[rel_dh]){				//;RM_20220622 Cambio de puerto para compresor en PCB V3
 8005708:	4b13      	ldr	r3, [pc, #76]	@ (8005758 <main10+0x184>)
 800570a:	791b      	ldrb	r3, [r3, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	4053      	eors	r3, r2
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d107      	bne.n	8005726 <main10+0x152>
			goto	put_rel_dh_low;
		}
put_rel_dh_high:
 8005716:	e000      	b.n	800571a <main10+0x146>
		goto	put_rel_dh_high;		//jra		put_rel_co_high
 8005718:	46c0      	nop			@ (mov r8, r8)
//		if(!GetRegFlagState(cntproc,0)){			//btjf		cntproc,#0,put_rel_dh_low;		/ El contador de procesos esta en un valor non?
//			goto	put_rel_dh_low;
//		}
		HAL_TIM_PWM_Start (&htim1,TIM_CHANNEL_3);
 800571a:	4b13      	ldr	r3, [pc, #76]	@ (8005768 <main10+0x194>)
 800571c:	2108      	movs	r1, #8
 800571e:	0018      	movs	r0, r3
 8005720:	f012 fd38 	bl	8018194 <HAL_TIM_PWM_Start>
//		HAL_GPIO_WritePin(PFULLDEF_rel_dh, GPIO_PIN_SET);        //bset		PE_ODR,#rel_dh;	/ Borra el puerto para generar tono   ;RM_20220622 Cambio de puerto para deshielo en PCB V3   RM_20230208 Equipo peafiel relevador de deshielo es de lmpara
		goto		end_rel_dh;		//jra		end_rel_co
 8005724:	e005      	b.n	8005732 <main10+0x15e>
			goto	put_rel_dh_low;
 8005726:	46c0      	nop			@ (mov r8, r8)
put_rel_dh_low:
		HAL_TIM_PWM_Stop (&htim1,TIM_CHANNEL_3);
 8005728:	4b0f      	ldr	r3, [pc, #60]	@ (8005768 <main10+0x194>)
 800572a:	2108      	movs	r1, #8
 800572c:	0018      	movs	r0, r3
 800572e:	f012 fe13 	bl	8018358 <HAL_TIM_PWM_Stop>
//		HAL_GPIO_WritePin(PFULLDEF_rel_dh, GPIO_PIN_RESET);      /// Borra el puerto para generar tono  ;RM_20220622 Cambio de puerto para deshielo en PCB V3    RM_20230208 Equipo peafiel relevador de deshielo es de lmpara
end_rel_dh:


	//;----------------------------
	cntbase++;			// Incrementa contador base
 8005732:	4b0e      	ldr	r3, [pc, #56]	@ (800576c <main10+0x198>)
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	3301      	adds	r3, #1
 8005738:	b2da      	uxtb	r2, r3
 800573a:	4b0c      	ldr	r3, [pc, #48]	@ (800576c <main10+0x198>)
 800573c:	701a      	strb	r2, [r3, #0]
    if (cntbase >= 40){
 800573e:	4b0b      	ldr	r3, [pc, #44]	@ (800576c <main10+0x198>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	2b27      	cmp	r3, #39	@ 0x27
 8005744:	d904      	bls.n	8005750 <main10+0x17c>
        asm ("nop");
 8005746:	46c0      	nop			@ (mov r8, r8)
        asm ("nop");
 8005748:	46c0      	nop			@ (mov r8, r8)
    	cntbase =0;			// Inicia una nueva centsima//Manuel 03-Mar-2022	 80;				// Ya cont 80 octavos de milsima?
 800574a:	4b08      	ldr	r3, [pc, #32]	@ (800576c <main10+0x198>)
 800574c:	2200      	movs	r2, #0
 800574e:	701a      	strb	r2, [r3, #0]
    }
	//;----------
}
 8005750:	46c0      	nop			@ (mov r8, r8)
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	46c0      	nop			@ (mov r8, r8)
 8005758:	20000b74 	.word	0x20000b74
 800575c:	50000800 	.word	0x50000800
 8005760:	200000b8 	.word	0x200000b8
 8005764:	20000b64 	.word	0x20000b64
 8005768:	20000548 	.word	0x20000548
 800576c:	20000bda 	.word	0x20000bda

08005770 <retardoDeActuadores>:

//***************************** Traduccion Completa *******************************************
void retardoDeActuadores(void){
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0
		//Revisa el retardo para encender COMPRESOR por cruece por cero
			if(!GPIOR0[f_comp]){						//btjf  	GPIOR0,#f_comp,revisa_ret_comp_00          ;//Debe prenderse el COMPRESOR?
 8005774:	4b46      	ldr	r3, [pc, #280]	@ (8005890 <retardoDeActuadores+0x120>)
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	2201      	movs	r2, #1
 800577a:	4053      	eors	r3, r2
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d114      	bne.n	80057ac <retardoDeActuadores+0x3c>
				goto 	revisa_ret_comp_00;
			}
			if(cruze_por_cero[1]){			//btjt   cruze_por_cero,#1,dec_retcz_comp          ;//SI, Si ya arranco el cruce solo decrementa
 8005782:	4b44      	ldr	r3, [pc, #272]	@ (8005894 <retardoDeActuadores+0x124>)
 8005784:	785b      	ldrb	r3, [r3, #1]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10a      	bne.n	80057a0 <retardoDeActuadores+0x30>
				goto	dec_retcz_comp;
			}
			if(!cruze_por_cero[0]){		//btjf   cruze_por_cero,#0,revisa_ret_deshielo   ;//Espera a detectar cruce por cero
 800578a:	4b42      	ldr	r3, [pc, #264]	@ (8005894 <retardoDeActuadores+0x124>)
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	2201      	movs	r2, #1
 8005790:	4053      	eors	r3, r2
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d10e      	bne.n	80057b6 <retardoDeActuadores+0x46>
				goto	revisa_ret_deshielo;
			}
			cruze_por_cero[1] = 1;			//bset    cruze_por_cero,#1                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 8005798:	4b3e      	ldr	r3, [pc, #248]	@ (8005894 <retardoDeActuadores+0x124>)
 800579a:	2201      	movs	r2, #1
 800579c:	705a      	strb	r2, [r3, #1]
 800579e:	e000      	b.n	80057a2 <retardoDeActuadores+0x32>
				goto	dec_retcz_comp;
 80057a0:	46c0      	nop			@ (mov r8, r8)
dec_retcz_comp:
			decwreg(&retzc_ms_compresor);		//	ldw			X,#retzc_ms_compresor   ;//Decrementa cada 1ms los retardos
 80057a2:	4b3d      	ldr	r3, [pc, #244]	@ (8005898 <retardoDeActuadores+0x128>)
 80057a4:	0018      	movs	r0, r3
 80057a6:	f001 ff34 	bl	8007612 <decwreg>
			goto	revisa_ret_deshielo;		//	jra     revisa_ret_deshielo
 80057aa:	e005      	b.n	80057b8 <retardoDeActuadores+0x48>
				goto 	revisa_ret_comp_00;
 80057ac:	46c0      	nop			@ (mov r8, r8)

revisa_ret_comp_00:
			cruze_por_cero[1] = 0;			//	;bres    cruze_por_cero,#1                        ;//Limpia bandera
 80057ae:	4b39      	ldr	r3, [pc, #228]	@ (8005894 <retardoDeActuadores+0x124>)
 80057b0:	2200      	movs	r2, #0
 80057b2:	705a      	strb	r2, [r3, #1]
 80057b4:	e000      	b.n	80057b8 <retardoDeActuadores+0x48>
				goto	revisa_ret_deshielo;
 80057b6:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
revisa_ret_deshielo:			//Revisa el retardo para encender DESHILEO por cruece por cero
			if(!GPIOR0[f_dh]){						//btjf  	GPIOR0,#f_dh,revisa_ret_desh_00            ;//Debe prenderse el DESHIELO?
 80057b8:	4b35      	ldr	r3, [pc, #212]	@ (8005890 <retardoDeActuadores+0x120>)
 80057ba:	785b      	ldrb	r3, [r3, #1]
 80057bc:	2201      	movs	r2, #1
 80057be:	4053      	eors	r3, r2
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d114      	bne.n	80057f0 <retardoDeActuadores+0x80>
				goto 	revisa_ret_desh_00;
			}
			if(cruze_por_cero[2]){			//btjt   cruze_por_cero,#2,dec_retcz_desh          ;//SI, Si ya arranco el cruce solo decrementa
 80057c6:	4b33      	ldr	r3, [pc, #204]	@ (8005894 <retardoDeActuadores+0x124>)
 80057c8:	789b      	ldrb	r3, [r3, #2]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10a      	bne.n	80057e4 <retardoDeActuadores+0x74>
				goto	dec_retcz_desh;
			}
			if(!cruze_por_cero[0]){		//btjf   cruze_por_cero,#0,revisa_ret_ventilador ;//Espera a detectar cruce por cero
 80057ce:	4b31      	ldr	r3, [pc, #196]	@ (8005894 <retardoDeActuadores+0x124>)
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2201      	movs	r2, #1
 80057d4:	4053      	eors	r3, r2
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10e      	bne.n	80057fa <retardoDeActuadores+0x8a>
				goto	revisa_ret_ventilador;
			}
			cruze_por_cero[2] = 1;			//		bset    cruze_por_cero,#2                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 80057dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005894 <retardoDeActuadores+0x124>)
 80057de:	2201      	movs	r2, #1
 80057e0:	709a      	strb	r2, [r3, #2]
 80057e2:	e000      	b.n	80057e6 <retardoDeActuadores+0x76>
				goto	dec_retcz_desh;
 80057e4:	46c0      	nop			@ (mov r8, r8)
dec_retcz_desh:
			decwreg(&retzc_ms_deshielo);		//	ldw			X,#retzc_ms_deshielo   ;//Decrementa cada 1ms los retardos
 80057e6:	4b2d      	ldr	r3, [pc, #180]	@ (800589c <retardoDeActuadores+0x12c>)
 80057e8:	0018      	movs	r0, r3
 80057ea:	f001 ff12 	bl	8007612 <decwreg>
			goto	revisa_ret_ventilador;		//
 80057ee:	e005      	b.n	80057fc <retardoDeActuadores+0x8c>
				goto 	revisa_ret_desh_00;
 80057f0:	46c0      	nop			@ (mov r8, r8)

revisa_ret_desh_00:
			cruze_por_cero[2] = 0;			//		bres    cruze_por_cero,#2                        ;//Limpia bandera
 80057f2:	4b28      	ldr	r3, [pc, #160]	@ (8005894 <retardoDeActuadores+0x124>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	709a      	strb	r2, [r3, #2]
 80057f8:	e000      	b.n	80057fc <retardoDeActuadores+0x8c>
				goto	revisa_ret_ventilador;
 80057fa:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
revisa_ret_ventilador:      ;//Revisa el retardo para encender VENTILADOR por cruece por cero
			if(!GPIOR1[f_fan]){						// btjf  	GPIOR1,#f_fan,revisa_ret_vent_00            ;//Debe prenderse el DESHIELO?
 80057fc:	4b28      	ldr	r3, [pc, #160]	@ (80058a0 <retardoDeActuadores+0x130>)
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	2201      	movs	r2, #1
 8005802:	4053      	eors	r3, r2
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d114      	bne.n	8005834 <retardoDeActuadores+0xc4>
				goto 	revisa_ret_vent_00;
			}
			if(cruze_por_cero[3]){			// btjt   cruze_por_cero,#3,dec_retcz_vent          ;//SI, Si ya arranco el cruce solo decrementa
 800580a:	4b22      	ldr	r3, [pc, #136]	@ (8005894 <retardoDeActuadores+0x124>)
 800580c:	78db      	ldrb	r3, [r3, #3]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d10a      	bne.n	8005828 <retardoDeActuadores+0xb8>
				goto	dec_retcz_vent;
			}
			if(!cruze_por_cero[0]){		// btjf   cruze_por_cero,#0,revisa_ret_lampara ;//Espera a detectar cruce por cero
 8005812:	4b20      	ldr	r3, [pc, #128]	@ (8005894 <retardoDeActuadores+0x124>)
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	2201      	movs	r2, #1
 8005818:	4053      	eors	r3, r2
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10e      	bne.n	800583e <retardoDeActuadores+0xce>
				goto	revisa_ret_lampara;
			}
			cruze_por_cero[3] = 1;			//		bset    cruze_por_cero,#3                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 8005820:	4b1c      	ldr	r3, [pc, #112]	@ (8005894 <retardoDeActuadores+0x124>)
 8005822:	2201      	movs	r2, #1
 8005824:	70da      	strb	r2, [r3, #3]
 8005826:	e000      	b.n	800582a <retardoDeActuadores+0xba>
				goto	dec_retcz_vent;
 8005828:	46c0      	nop			@ (mov r8, r8)
dec_retcz_vent:
			decwreg(&retzc_ms_ventilador);		//  ldw			X,#retzc_ms_ventilador   ;//Decrementa cada 1ms los retardos
 800582a:	4b1e      	ldr	r3, [pc, #120]	@ (80058a4 <retardoDeActuadores+0x134>)
 800582c:	0018      	movs	r0, r3
 800582e:	f001 fef0 	bl	8007612 <decwreg>
			goto	revisa_ret_lampara;		//
 8005832:	e005      	b.n	8005840 <retardoDeActuadores+0xd0>
				goto 	revisa_ret_vent_00;
 8005834:	46c0      	nop			@ (mov r8, r8)

revisa_ret_vent_00:
			cruze_por_cero[3] = 0;			//bres    cruze_por_cero,#3                        ;//Limpia bandera
 8005836:	4b17      	ldr	r3, [pc, #92]	@ (8005894 <retardoDeActuadores+0x124>)
 8005838:	2200      	movs	r2, #0
 800583a:	70da      	strb	r2, [r3, #3]
 800583c:	e000      	b.n	8005840 <retardoDeActuadores+0xd0>
				goto	revisa_ret_lampara;
 800583e:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
revisa_ret_lampara:            ;//Revisa el retardo para encender LAMPARA por cruece por cero
			if(!GPIOR0[f_lamp]){						//btjf  	GPIOR0,#f_lamp,revisa_ret_lamp_00            ;//Debe prenderse la LAMPARA?
 8005840:	4b13      	ldr	r3, [pc, #76]	@ (8005890 <retardoDeActuadores+0x120>)
 8005842:	789b      	ldrb	r3, [r3, #2]
 8005844:	2201      	movs	r2, #1
 8005846:	4053      	eors	r3, r2
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d114      	bne.n	8005878 <retardoDeActuadores+0x108>
				goto 	revisa_ret_lamp_00;
			}
			if(cruze_por_cero[4]){			//btjt   cruze_por_cero,#4,dec_retcz_lamp          ;//SI, Si ya arranco el cruce solo decrementa
 800584e:	4b11      	ldr	r3, [pc, #68]	@ (8005894 <retardoDeActuadores+0x124>)
 8005850:	791b      	ldrb	r3, [r3, #4]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10a      	bne.n	800586c <retardoDeActuadores+0xfc>
				goto	dec_retcz_lamp;
			}
			if(!cruze_por_cero[0]){		//btjf   cruze_por_cero,#0,fin_retardos_cruce    ;//Espera a detectar cruce por cero
 8005856:	4b0f      	ldr	r3, [pc, #60]	@ (8005894 <retardoDeActuadores+0x124>)
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	2201      	movs	r2, #1
 800585c:	4053      	eors	r3, r2
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10e      	bne.n	8005882 <retardoDeActuadores+0x112>
				goto	fin_retardos_cruce;					//
			}
			cruze_por_cero[4] = 1;						//	bset    cruze_por_cero,#4                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 8005864:	4b0b      	ldr	r3, [pc, #44]	@ (8005894 <retardoDeActuadores+0x124>)
 8005866:	2201      	movs	r2, #1
 8005868:	711a      	strb	r2, [r3, #4]
 800586a:	e000      	b.n	800586e <retardoDeActuadores+0xfe>
				goto	dec_retcz_lamp;
 800586c:	46c0      	nop			@ (mov r8, r8)
dec_retcz_lamp:
			decwreg(&retzc_ms_lampara);		//	ldw			X,#retzc_ms_lampara   ;//Decrementa cada 1ms los retardos
 800586e:	4b0e      	ldr	r3, [pc, #56]	@ (80058a8 <retardoDeActuadores+0x138>)
 8005870:	0018      	movs	r0, r3
 8005872:	f001 fece 	bl	8007612 <decwreg>
			goto	fin_retardos_cruce;		//	jra     fin_retardos_cruce
 8005876:	e005      	b.n	8005884 <retardoDeActuadores+0x114>
				goto 	revisa_ret_lamp_00;
 8005878:	46c0      	nop			@ (mov r8, r8)
revisa_ret_lamp_00:
			cruze_por_cero[4] = 0;			//	bres    cruze_por_cero,#4                        ;//Limpia bandera
 800587a:	4b06      	ldr	r3, [pc, #24]	@ (8005894 <retardoDeActuadores+0x124>)
 800587c:	2200      	movs	r2, #0
 800587e:	711a      	strb	r2, [r3, #4]
 8005880:	e000      	b.n	8005884 <retardoDeActuadores+0x114>
				goto	fin_retardos_cruce;					//
 8005882:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
fin_retardos_cruce:
			cruze_por_cero[0] = 0;			//bres    cruze_por_cero,#0     ;//Apaga bandera de cruce por cero
 8005884:	4b03      	ldr	r3, [pc, #12]	@ (8005894 <retardoDeActuadores+0x124>)
 8005886:	2200      	movs	r2, #0
 8005888:	701a      	strb	r2, [r3, #0]
}
 800588a:	46c0      	nop			@ (mov r8, r8)
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	20000bc0 	.word	0x20000bc0
 8005894:	20000c78 	.word	0x20000c78
 8005898:	20000c72 	.word	0x20000c72
 800589c:	20000c73 	.word	0x20000c73
 80058a0:	20000bfc 	.word	0x20000bfc
 80058a4:	20000c74 	.word	0x20000c74
 80058a8:	20000c75 	.word	0x20000c75

080058ac <calculando_tiempo_UNIX>:

//------------------------------------------------------------------------------------------
//		calculando tiempo UNIX
//------------------------------------------------------------------------------------------
void calculando_tiempo_UNIX (void){
 80058ac:	b580      	push	{r7, lr}
 80058ae:	af00      	add	r7, sp, #0
    asm ("nop");
 80058b0:	46c0      	nop			@ (mov r8, r8)
				...
				...
				...			*/
    //#pragma endasm

	timeUNIX = 0;
 80058b2:	4b4d      	ldr	r3, [pc, #308]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	601a      	str	r2, [r3, #0]

	// Si es ao bisiesto y ya pas febrero aade un da (segundo por da =86400)
	if ( (!(time_year%4))  && (time_month>2) ) {
 80058b8:	4b4c      	ldr	r3, [pc, #304]	@ (80059ec <calculando_tiempo_UNIX+0x140>)
 80058ba:	881b      	ldrh	r3, [r3, #0]
 80058bc:	2203      	movs	r2, #3
 80058be:	4013      	ands	r3, r2
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d109      	bne.n	80058da <calculando_tiempo_UNIX+0x2e>
 80058c6:	4b4a      	ldr	r3, [pc, #296]	@ (80059f0 <calculando_tiempo_UNIX+0x144>)
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d905      	bls.n	80058da <calculando_tiempo_UNIX+0x2e>
		timeUNIX += 86400;
 80058ce:	4b46      	ldr	r3, [pc, #280]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a48      	ldr	r2, [pc, #288]	@ (80059f4 <calculando_tiempo_UNIX+0x148>)
 80058d4:	189a      	adds	r2, r3, r2
 80058d6:	4b44      	ldr	r3, [pc, #272]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80058d8:	601a      	str	r2, [r3, #0]
	while(time_month){
		time_month--;
		timeUNIX += (daysToMonth[time_month])*86400;
	}
	*/
	if(time_month){
 80058da:	4b45      	ldr	r3, [pc, #276]	@ (80059f0 <calculando_tiempo_UNIX+0x144>)
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d013      	beq.n	800590a <calculando_tiempo_UNIX+0x5e>
		timeUNIX += (daysToMonth[(time_month-1)])*86400;
 80058e2:	4b43      	ldr	r3, [pc, #268]	@ (80059f0 <calculando_tiempo_UNIX+0x144>)
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	1e5a      	subs	r2, r3, #1
 80058e8:	4b43      	ldr	r3, [pc, #268]	@ (80059f8 <calculando_tiempo_UNIX+0x14c>)
 80058ea:	0092      	lsls	r2, r2, #2
 80058ec:	58d2      	ldr	r2, [r2, r3]
 80058ee:	0013      	movs	r3, r2
 80058f0:	005b      	lsls	r3, r3, #1
 80058f2:	189b      	adds	r3, r3, r2
 80058f4:	011a      	lsls	r2, r3, #4
 80058f6:	1ad2      	subs	r2, r2, r3
 80058f8:	0113      	lsls	r3, r2, #4
 80058fa:	1a9b      	subs	r3, r3, r2
 80058fc:	01db      	lsls	r3, r3, #7
 80058fe:	001a      	movs	r2, r3
 8005900:	4b39      	ldr	r3, [pc, #228]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	18d2      	adds	r2, r2, r3
 8005906:	4b38      	ldr	r3, [pc, #224]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 8005908:	601a      	str	r2, [r3, #0]
	}

	// Aade el numero de das transcurridos des del ao 1970, incluye los aos bisiestos transcurridos
	timeUNIX += ( ((time_year-1970)*365)*86400 );   // + (((time_year-1970)/4)*86400) );
 800590a:	4b38      	ldr	r3, [pc, #224]	@ (80059ec <calculando_tiempo_UNIX+0x140>)
 800590c:	881b      	ldrh	r3, [r3, #0]
 800590e:	4a3b      	ldr	r2, [pc, #236]	@ (80059fc <calculando_tiempo_UNIX+0x150>)
 8005910:	189a      	adds	r2, r3, r2
 8005912:	0013      	movs	r3, r2
 8005914:	025b      	lsls	r3, r3, #9
 8005916:	189b      	adds	r3, r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	189b      	adds	r3, r3, r2
 800591c:	00db      	lsls	r3, r3, #3
 800591e:	189b      	adds	r3, r3, r2
 8005920:	011a      	lsls	r2, r3, #4
 8005922:	1ad2      	subs	r2, r2, r3
 8005924:	01d3      	lsls	r3, r2, #7
 8005926:	001a      	movs	r2, r3
 8005928:	0013      	movs	r3, r2
 800592a:	001a      	movs	r2, r3
 800592c:	4b2e      	ldr	r3, [pc, #184]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	18d2      	adds	r2, r2, r3
 8005932:	4b2d      	ldr	r3, [pc, #180]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 8005934:	601a      	str	r2, [r3, #0]
	leapYears = ( ((time_year-1)-1968)/4 );
 8005936:	4b2d      	ldr	r3, [pc, #180]	@ (80059ec <calculando_tiempo_UNIX+0x140>)
 8005938:	881b      	ldrh	r3, [r3, #0]
 800593a:	4a31      	ldr	r2, [pc, #196]	@ (8005a00 <calculando_tiempo_UNIX+0x154>)
 800593c:	4694      	mov	ip, r2
 800593e:	4463      	add	r3, ip
 8005940:	2b00      	cmp	r3, #0
 8005942:	da00      	bge.n	8005946 <calculando_tiempo_UNIX+0x9a>
 8005944:	3303      	adds	r3, #3
 8005946:	109b      	asrs	r3, r3, #2
 8005948:	b2da      	uxtb	r2, r3
 800594a:	4b2e      	ldr	r3, [pc, #184]	@ (8005a04 <calculando_tiempo_UNIX+0x158>)
 800594c:	701a      	strb	r2, [r3, #0]
	timeUNIX += ( leapYears*86400);
 800594e:	4b2d      	ldr	r3, [pc, #180]	@ (8005a04 <calculando_tiempo_UNIX+0x158>)
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	001a      	movs	r2, r3
 8005954:	0013      	movs	r3, r2
 8005956:	005b      	lsls	r3, r3, #1
 8005958:	189b      	adds	r3, r3, r2
 800595a:	011a      	lsls	r2, r3, #4
 800595c:	1ad2      	subs	r2, r2, r3
 800595e:	0113      	lsls	r3, r2, #4
 8005960:	1a9b      	subs	r3, r3, r2
 8005962:	01db      	lsls	r3, r3, #7
 8005964:	001a      	movs	r2, r3
 8005966:	4b20      	ldr	r3, [pc, #128]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	18d2      	adds	r2, r2, r3
 800596c:	4b1e      	ldr	r3, [pc, #120]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 800596e:	601a      	str	r2, [r3, #0]

	// Aade el nmero de das transcurridos
	timeUNIX += ((time_day - 1)*86400);
 8005970:	4b25      	ldr	r3, [pc, #148]	@ (8005a08 <calculando_tiempo_UNIX+0x15c>)
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	1e5a      	subs	r2, r3, #1
 8005976:	0013      	movs	r3, r2
 8005978:	005b      	lsls	r3, r3, #1
 800597a:	189b      	adds	r3, r3, r2
 800597c:	011a      	lsls	r2, r3, #4
 800597e:	1ad2      	subs	r2, r2, r3
 8005980:	0113      	lsls	r3, r2, #4
 8005982:	1a9b      	subs	r3, r3, r2
 8005984:	01db      	lsls	r3, r3, #7
 8005986:	001a      	movs	r2, r3
 8005988:	4b17      	ldr	r3, [pc, #92]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	18d2      	adds	r2, r2, r3
 800598e:	4b16      	ldr	r3, [pc, #88]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 8005990:	601a      	str	r2, [r3, #0]

	// Aade el nmero de horas transcurridos
	timeUNIX += ((time_hour)*(unsigned long)3600);
 8005992:	4b1e      	ldr	r3, [pc, #120]	@ (8005a0c <calculando_tiempo_UNIX+0x160>)
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	001a      	movs	r2, r3
 8005998:	0013      	movs	r3, r2
 800599a:	011b      	lsls	r3, r3, #4
 800599c:	1a9b      	subs	r3, r3, r2
 800599e:	011a      	lsls	r2, r3, #4
 80059a0:	1ad2      	subs	r2, r2, r3
 80059a2:	0113      	lsls	r3, r2, #4
 80059a4:	001a      	movs	r2, r3
 80059a6:	4b10      	ldr	r3, [pc, #64]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	18d2      	adds	r2, r2, r3
 80059ac:	4b0e      	ldr	r3, [pc, #56]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80059ae:	601a      	str	r2, [r3, #0]

	// Aade el nmero de minutos transcurridos
	timeUNIX += ((time_min)*60);
 80059b0:	4b17      	ldr	r3, [pc, #92]	@ (8005a10 <calculando_tiempo_UNIX+0x164>)
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	001a      	movs	r2, r3
 80059b6:	0013      	movs	r3, r2
 80059b8:	011b      	lsls	r3, r3, #4
 80059ba:	1a9b      	subs	r3, r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	001a      	movs	r2, r3
 80059c0:	4b09      	ldr	r3, [pc, #36]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	18d2      	adds	r2, r2, r3
 80059c6:	4b08      	ldr	r3, [pc, #32]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80059c8:	601a      	str	r2, [r3, #0]

	// Aade el nmero de segundos transcurridos
	timeUNIX += time_sec;
 80059ca:	4b12      	ldr	r3, [pc, #72]	@ (8005a14 <calculando_tiempo_UNIX+0x168>)
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	001a      	movs	r2, r3
 80059d0:	4b05      	ldr	r3, [pc, #20]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	18d2      	adds	r2, r2, r3
 80059d6:	4b04      	ldr	r3, [pc, #16]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80059d8:	601a      	str	r2, [r3, #0]

	timeUNIX_copy = timeUNIX;
 80059da:	4b03      	ldr	r3, [pc, #12]	@ (80059e8 <calculando_tiempo_UNIX+0x13c>)
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	4b0e      	ldr	r3, [pc, #56]	@ (8005a18 <calculando_tiempo_UNIX+0x16c>)
 80059e0:	601a      	str	r2, [r3, #0]
				...
				...
				...			*/
    //#pragma endasm

}
 80059e2:	46c0      	nop			@ (mov r8, r8)
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	20002148 	.word	0x20002148
 80059ec:	20002140 	.word	0x20002140
 80059f0:	20002142 	.word	0x20002142
 80059f4:	00015180 	.word	0x00015180
 80059f8:	200001c4 	.word	0x200001c4
 80059fc:	fffff84e 	.word	0xfffff84e
 8005a00:	fffff84f 	.word	0xfffff84f
 8005a04:	20002150 	.word	0x20002150
 8005a08:	20002143 	.word	0x20002143
 8005a0c:	20002144 	.word	0x20002144
 8005a10:	20002145 	.word	0x20002145
 8005a14:	20002146 	.word	0x20002146
 8005a18:	2000214c 	.word	0x2000214c

08005a1c <prom8m1b>:
uint16_t TwoByteInArrayToWord (uint8_t  *PointArray);
_Bool cambio_rutina;
extern uint16_t temperatureRTP;

//;LN 5910 ------------------------- Rutina que promedia 8 muestras de 1 byte
uint16_t prom8m1b (uint8_t *array , uint8_t prom){
 8005a1c:	b590      	push	{r4, r7, lr}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	000a      	movs	r2, r1
 8005a26:	1cfb      	adds	r3, r7, #3
 8005a28:	701a      	strb	r2, [r3, #0]
	uint16_t   foo = 0 ;
 8005a2a:	230e      	movs	r3, #14
 8005a2c:	18fb      	adds	r3, r7, r3
 8005a2e:	2200      	movs	r2, #0
 8005a30:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < prom ; i++ ){
 8005a32:	230d      	movs	r3, #13
 8005a34:	18fb      	adds	r3, r7, r3
 8005a36:	2200      	movs	r2, #0
 8005a38:	701a      	strb	r2, [r3, #0]
 8005a3a:	e011      	b.n	8005a60 <prom8m1b+0x44>
		foo += array[i];
 8005a3c:	200d      	movs	r0, #13
 8005a3e:	183b      	adds	r3, r7, r0
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	18d3      	adds	r3, r2, r3
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	0019      	movs	r1, r3
 8005a4a:	220e      	movs	r2, #14
 8005a4c:	18bb      	adds	r3, r7, r2
 8005a4e:	18ba      	adds	r2, r7, r2
 8005a50:	8812      	ldrh	r2, [r2, #0]
 8005a52:	188a      	adds	r2, r1, r2
 8005a54:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < prom ; i++ ){
 8005a56:	183b      	adds	r3, r7, r0
 8005a58:	781a      	ldrb	r2, [r3, #0]
 8005a5a:	183b      	adds	r3, r7, r0
 8005a5c:	3201      	adds	r2, #1
 8005a5e:	701a      	strb	r2, [r3, #0]
 8005a60:	230d      	movs	r3, #13
 8005a62:	18fa      	adds	r2, r7, r3
 8005a64:	1cfb      	adds	r3, r7, #3
 8005a66:	7812      	ldrb	r2, [r2, #0]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d3e6      	bcc.n	8005a3c <prom8m1b+0x20>
	}
	foo /=  prom;
 8005a6e:	240e      	movs	r4, #14
 8005a70:	193b      	adds	r3, r7, r4
 8005a72:	881a      	ldrh	r2, [r3, #0]
 8005a74:	1cfb      	adds	r3, r7, #3
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	0019      	movs	r1, r3
 8005a7a:	0010      	movs	r0, r2
 8005a7c:	f7fa fbd6 	bl	800022c <__divsi3>
 8005a80:	0003      	movs	r3, r0
 8005a82:	001a      	movs	r2, r3
 8005a84:	193b      	adds	r3, r7, r4
 8005a86:	801a      	strh	r2, [r3, #0]
	return foo;
 8005a88:	193b      	adds	r3, r7, r4
 8005a8a:	881b      	ldrh	r3, [r3, #0]
}
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	b005      	add	sp, #20
 8005a92:	bd90      	pop	{r4, r7, pc}

08005a94 <prog_param>:


//;LN 5944 ============================================================
//;///manuel  esta parte se llama desde el proceso  display
void  prog_param (void){
 8005a94:	b5b0      	push	{r4, r5, r7, lr}
 8005a96:	b088      	sub	sp, #32
 8005a98:	af02      	add	r7, sp, #8

		if(!botonst2[1]){//btjf botonst2,#1,no_set_prog;
 8005a9a:	4be3      	ldr	r3, [pc, #908]	@ (8005e28 <prog_param+0x394>)
 8005a9c:	785b      	ldrb	r3, [r3, #1]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	4053      	eors	r3, r2
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d140      	bne.n	8005b2a <prog_param+0x96>
			goto no_set_prog;
		}
		flagsb[f_prog] = 1;//bset flagsb,#f_prog
 8005aa8:	4be0      	ldr	r3, [pc, #896]	@ (8005e2c <prog_param+0x398>)
 8005aaa:	2201      	movs	r2, #1
 8005aac:	705a      	strb	r2, [r3, #1]
		cnt_prog = 20;//mov cnt_prog,#20
 8005aae:	4be0      	ldr	r3, [pc, #896]	@ (8005e30 <prog_param+0x39c>)
 8005ab0:	2214      	movs	r2, #20
 8005ab2:	701a      	strb	r2, [r3, #0]
		key = 0;//clr	key
 8005ab4:	4bdf      	ldr	r3, [pc, #892]	@ (8005e34 <prog_param+0x3a0>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	701a      	strb	r2, [r3, #0]
		param = 0; //clr param
 8005aba:	4bdf      	ldr	r3, [pc, #892]	@ (8005e38 <prog_param+0x3a4>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 8005ac0:	2317      	movs	r3, #23
 8005ac2:	18fb      	adds	r3, r7, r3
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	701a      	strb	r2, [r3, #0]
 8005ac8:	e00a      	b.n	8005ae0 <prog_param+0x4c>
			flags_menu[k] = 0; //clr flags_menu;
 8005aca:	2017      	movs	r0, #23
 8005acc:	183b      	adds	r3, r7, r0
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	4ada      	ldr	r2, [pc, #872]	@ (8005e3c <prog_param+0x3a8>)
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0; k<8; k++){
 8005ad6:	183b      	adds	r3, r7, r0
 8005ad8:	781a      	ldrb	r2, [r3, #0]
 8005ada:	183b      	adds	r3, r7, r0
 8005adc:	3201      	adds	r2, #1
 8005ade:	701a      	strb	r2, [r3, #0]
 8005ae0:	2317      	movs	r3, #23
 8005ae2:	18fb      	adds	r3, r7, r3
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	2b07      	cmp	r3, #7
 8005ae8:	d9ef      	bls.n	8005aca <prog_param+0x36>
		}
		//ldw X,#eedato_seg1
		//ldw Y,#cdato_seg1 ************** ?
		//uint8_t *X = &eePlantilla[eedato_seg1];					// manuel_ apuntador para la eeprom
		uint8_t *X = &eePlantilla[eedato_seg1];
 8005aea:	4bd5      	ldr	r3, [pc, #852]	@ (8005e40 <prog_param+0x3ac>)
 8005aec:	613b      	str	r3, [r7, #16]
		uint8_t *Y = &copiaPlantilla[cdato_seg1];								// manuel_ apuntador ram para la compia de parametros
 8005aee:	4bd5      	ldr	r3, [pc, #852]	@ (8005e44 <prog_param+0x3b0>)
 8005af0:	60fb      	str	r3, [r7, #12]
		uint8_t *Z = &reePlantilla[eedato_seg1];
 8005af2:	4bd5      	ldr	r3, [pc, #852]	@ (8005e48 <prog_param+0x3b4>)
 8005af4:	60bb      	str	r3, [r7, #8]
		// manuel_ copia los parametros de eeprom a una ram copia para modificarlos
copy_eeprom: //********************************?
		//call rdeeprom
		//ld A,waux
		*Y = (uint8_t) findLastValue((uint32_t)X);	//ld (Y), A
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	0018      	movs	r0, r3
 8005afa:	f7fd faab 	bl	8003054 <findLastValue>
 8005afe:	0003      	movs	r3, r0
 8005b00:	b2da      	uxtb	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	701a      	strb	r2, [r3, #0]
		*Z = *Y;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	781a      	ldrb	r2, [r3, #0]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	701a      	strb	r2, [r3, #0]
		//*Y = *X;
		X++;//incw X
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	3301      	adds	r3, #1
 8005b12:	613b      	str	r3, [r7, #16]
		Y++;//incw Y
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3301      	adds	r3, #1
 8005b18:	60fb      	str	r3, [r7, #12]
		Z++;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	60bb      	str	r3, [r7, #8]
		if(Y <= &copiaPlantilla[cdato_seg3]){//cpw Y,#cdato_seg3
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	4bca      	ldr	r3, [pc, #808]	@ (8005e4c <prog_param+0x3b8>)
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d802      	bhi.n	8005b2e <prog_param+0x9a>
			goto copy_eeprom;//jrule copy_eeprom
 8005b28:	e7e5      	b.n	8005af6 <prog_param+0x62>
			goto no_set_prog;
 8005b2a:	46c0      	nop			@ (mov r8, r8)
 8005b2c:	e000      	b.n	8005b30 <prog_param+0x9c>
		}

no_set_prog:
 8005b2e:	46c0      	nop			@ (mov r8, r8)

		if(flagsb[f_prog]){//btjt flagsb,#f_prog,ask_btn_prsd
 8005b30:	4bbe      	ldr	r3, [pc, #760]	@ (8005e2c <prog_param+0x398>)
 8005b32:	785b      	ldrb	r3, [r3, #1]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <prog_param+0xa8>
 8005b38:	f000 fc28 	bl	800638c <prog_param+0x8f8>
			goto ask_btn_prsd;
 8005b3c:	46c0      	nop			@ (mov r8, r8)
		}
		goto fin_prog_param; //jp fin_prog_param
ask_btn_prsd:
	for(uint8_t k=0; k<8; k++){
 8005b3e:	1dfb      	adds	r3, r7, #7
 8005b40:	2200      	movs	r2, #0
 8005b42:	701a      	strb	r2, [r3, #0]
 8005b44:	e00d      	b.n	8005b62 <prog_param+0xce>
		if(!btn_pr[k]){//tnz btn_pr				;// manuel_ no es un contador es copia de los botones, pregunta practicmante si alguna tecla se presiono
 8005b46:	1dfb      	adds	r3, r7, #7
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	4ac1      	ldr	r2, [pc, #772]	@ (8005e50 <prog_param+0x3bc>)
 8005b4c:	5cd3      	ldrb	r3, [r2, r3]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	4053      	eors	r3, r2
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10c      	bne.n	8005b72 <prog_param+0xde>
	for(uint8_t k=0; k<8; k++){
 8005b58:	1dfb      	adds	r3, r7, #7
 8005b5a:	781a      	ldrb	r2, [r3, #0]
 8005b5c:	1dfb      	adds	r3, r7, #7
 8005b5e:	3201      	adds	r2, #1
 8005b60:	701a      	strb	r2, [r3, #0]
 8005b62:	1dfb      	adds	r3, r7, #7
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	2b07      	cmp	r3, #7
 8005b68:	d9ed      	bls.n	8005b46 <prog_param+0xb2>
			goto no_btn_pres; //jreq no_btn_pres
		}
	}
		cnt_prog = 20;//mov cnt_prog,#20		;// manuel_ cada que se presiona cualquier tecla se recarga el tiempo de programacion a 30s
 8005b6a:	4bb1      	ldr	r3, [pc, #708]	@ (8005e30 <prog_param+0x39c>)
 8005b6c:	2214      	movs	r2, #20
 8005b6e:	701a      	strb	r2, [r3, #0]
 8005b70:	e000      	b.n	8005b74 <prog_param+0xe0>
			goto no_btn_pres; //jreq no_btn_pres
 8005b72:	46c0      	nop			@ (mov r8, r8)
no_btn_pres:
		if(cnt_prog != 0){//tnz cnt_prog
 8005b74:	4bae      	ldr	r3, [pc, #696]	@ (8005e30 <prog_param+0x39c>)
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <prog_param+0xec>
 8005b7c:	f000 fbf1 	bl	8006362 <prog_param+0x8ce>
			goto no_exp_tmp;//jrne	no_exp_tmp
 8005b80:	46c0      	nop			@ (mov r8, r8)
		goto cancel_prog;

		// manuel_ 1er primer paso para ver si ya se introdujo el password correctamente
no_exp_tmp:

		if(!flagsb[f_menu2]){//btjf flagsb,#f_menu2,noMenu2
 8005b82:	4baa      	ldr	r3, [pc, #680]	@ (8005e2c <prog_param+0x398>)
 8005b84:	789b      	ldrb	r3, [r3, #2]
 8005b86:	2201      	movs	r2, #1
 8005b88:	4053      	eors	r3, r2
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d114      	bne.n	8005bba <prog_param+0x126>
			goto noMenu2;
		}
		if(flagsb[f_nv2Menu2]){//btjt flagsb,#f_nv2Menu2,jmp_nv2Menu2
 8005b90:	4ba6      	ldr	r3, [pc, #664]	@ (8005e2c <prog_param+0x398>)
 8005b92:	791b      	ldrb	r3, [r3, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d100      	bne.n	8005b9a <prog_param+0x106>
 8005b98:	e268      	b.n	800606c <prog_param+0x5d8>
			goto jmp_nv2Menu2;
 8005b9a:	46c0      	nop			@ (mov r8, r8)
		}
		goto menu2; //jp menu2
jmp_nv2Menu2:
		goto nv2Menu2;
 8005b9c:	46c0      	nop			@ (mov r8, r8)
//;============================================================
nv2Menu2:
//			//	ld  A,#%00000111
//			//	and  A,param2    	    ;/ Para evitar saltos indeseados
//			// param2 &= 0x07;
			STM8_A = param2 & 0x07;			//;/ Para evitar saltos indeseados
 8005b9e:	4bad      	ldr	r3, [pc, #692]	@ (8005e54 <prog_param+0x3c0>)
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	2207      	movs	r2, #7
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	b2da      	uxtb	r2, r3
 8005ba8:	4bab      	ldr	r3, [pc, #684]	@ (8005e58 <prog_param+0x3c4>)
 8005baa:	701a      	strb	r2, [r3, #0]
//			//	ldw  X,#$0003
//			//	mul  X,A
//		   //  param2 = param2 * 0x03;
//			//jp (menu_02_nv2,X) ***********************************
menu_02_nv2:
			switch(STM8_A)
 8005bac:	4baa      	ldr	r3, [pc, #680]	@ (8005e58 <prog_param+0x3c4>)
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b04      	cmp	r3, #4
 8005bb2:	d901      	bls.n	8005bb8 <prog_param+0x124>
 8005bb4:	f000 fbc3 	bl	800633e <prog_param+0x8aa>
 8005bb8:	e305      	b.n	80061c6 <prog_param+0x732>
			goto noMenu2;
 8005bba:	46c0      	nop			@ (mov r8, r8)
		if(!flagsb[f_sprm]){//btjf flagsb,#f_sprm,sel_param
 8005bbc:	4b9b      	ldr	r3, [pc, #620]	@ (8005e2c <prog_param+0x398>)
 8005bbe:	78db      	ldrb	r3, [r3, #3]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	4053      	eors	r3, r2
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d100      	bne.n	8005bcc <prog_param+0x138>
 8005bca:	e0cc      	b.n	8005d66 <prog_param+0x2d2>
			goto sel_param;
 8005bcc:	46c0      	nop			@ (mov r8, r8)
		btn_pr[b1_f2] = 0;//bres btn_pr,#b1_f2
 8005bce:	4ba0      	ldr	r3, [pc, #640]	@ (8005e50 <prog_param+0x3bc>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	705a      	strb	r2, [r3, #1]
		btn_pr[b3_f2] = 0;//bres btn_pr,#b3_f2
 8005bd4:	4b9e      	ldr	r3, [pc, #632]	@ (8005e50 <prog_param+0x3bc>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	715a      	strb	r2, [r3, #5]
		STM8_A = param;		//ld a, param
 8005bda:	4b97      	ldr	r3, [pc, #604]	@ (8005e38 <prog_param+0x3a4>)
 8005bdc:	781a      	ldrb	r2, [r3, #0]
 8005bde:	4b9e      	ldr	r3, [pc, #632]	@ (8005e58 <prog_param+0x3c4>)
 8005be0:	701a      	strb	r2, [r3, #0]
		lmt_up_w  = 9;		//mov lmt_up_w + 1,#9
 8005be2:	4b9e      	ldr	r3, [pc, #632]	@ (8005e5c <prog_param+0x3c8>)
 8005be4:	2209      	movs	r2, #9
 8005be6:	801a      	strh	r2, [r3, #0]
		lmt_dw_w = 0;		//mov lmt_dw_w + 1,#00
 8005be8:	4b9d      	ldr	r3, [pc, #628]	@ (8005e60 <prog_param+0x3cc>)
 8005bea:	2200      	movs	r2, #0
 8005bec:	801a      	strh	r2, [r3, #0]
		md_dif_math();	 	//call md_dif_math;					//24-oct-2024 RGM:	Funcion Revisada
 8005bee:	f000 fbd9 	bl	80063a4 <md_dif_math>
		param = wreg;		//mov param,wreg
 8005bf2:	4b9c      	ldr	r3, [pc, #624]	@ (8005e64 <prog_param+0x3d0>)
 8005bf4:	781a      	ldrb	r2, [r3, #0]
 8005bf6:	4b90      	ldr	r3, [pc, #576]	@ (8005e38 <prog_param+0x3a4>)
 8005bf8:	701a      	strb	r2, [r3, #0]
		STM8_A = param & 0x0F;			//;/ Para evitar saltos indeseados
 8005bfa:	4b8f      	ldr	r3, [pc, #572]	@ (8005e38 <prog_param+0x3a4>)
 8005bfc:	781b      	ldrb	r3, [r3, #0]
 8005bfe:	220f      	movs	r2, #15
 8005c00:	4013      	ands	r3, r2
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	4b94      	ldr	r3, [pc, #592]	@ (8005e58 <prog_param+0x3c4>)
 8005c06:	701a      	strb	r2, [r3, #0]
		switch (STM8_A)
 8005c08:	4b93      	ldr	r3, [pc, #588]	@ (8005e58 <prog_param+0x3c4>)
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	2b09      	cmp	r3, #9
 8005c0e:	d840      	bhi.n	8005c92 <prog_param+0x1fe>
 8005c10:	009a      	lsls	r2, r3, #2
 8005c12:	4b95      	ldr	r3, [pc, #596]	@ (8005e68 <prog_param+0x3d4>)
 8005c14:	18d3      	adds	r3, r2, r3
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	469f      	mov	pc, r3
			case 0: goto opc00m01;
 8005c1a:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x05, 0x25);
 8005c1c:	2125      	movs	r1, #37	@ 0x25
 8005c1e:	2005      	movs	r0, #5
 8005c20:	f001 fe12 	bl	8007848 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c24:	e03a      	b.n	8005c9c <prog_param+0x208>
			case 1: goto opc01m01;
 8005c26:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x0D, 0x0F);
 8005c28:	210f      	movs	r1, #15
 8005c2a:	200d      	movs	r0, #13
 8005c2c:	f001 fe0c 	bl	8007848 <op_menu>
		goto ask_enter; // jra ask_enter
 8005c30:	e034      	b.n	8005c9c <prog_param+0x208>
			case 2: goto opc02m01;
 8005c32:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x20, 0x0A);
 8005c34:	210a      	movs	r1, #10
 8005c36:	2020      	movs	r0, #32
 8005c38:	f001 fe06 	bl	8007848 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c3c:	e02e      	b.n	8005c9c <prog_param+0x208>
			case 3: goto opc03m01;
 8005c3e:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x20, 0x0B);
 8005c40:	210b      	movs	r1, #11
 8005c42:	2020      	movs	r0, #32
 8005c44:	f001 fe00 	bl	8007848 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c48:	e028      	b.n	8005c9c <prog_param+0x208>
			case 4: goto opc04m01;
 8005c4a:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x00, 0x0F);
 8005c4c:	210f      	movs	r1, #15
 8005c4e:	2000      	movs	r0, #0
 8005c50:	f001 fdfa 	bl	8007848 <op_menu>
		goto ask_enter;//jra	ask_enter
 8005c54:	e022      	b.n	8005c9c <prog_param+0x208>
			case 5: goto opc05m01;
 8005c56:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x25, 0x05);
 8005c58:	2105      	movs	r1, #5
 8005c5a:	2025      	movs	r0, #37	@ 0x25
 8005c5c:	f001 fdf4 	bl	8007848 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c60:	e01c      	b.n	8005c9c <prog_param+0x208>
			case 6: goto opc06m01;
 8005c62:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x0F, 0x27);
 8005c64:	2127      	movs	r1, #39	@ 0x27
 8005c66:	200f      	movs	r0, #15
 8005c68:	f001 fdee 	bl	8007848 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c6c:	e016      	b.n	8005c9c <prog_param+0x208>
			case 7: goto opc07m01;
 8005c6e:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x0F, 0x0A);
 8005c70:	210a      	movs	r1, #10
 8005c72:	200f      	movs	r0, #15
 8005c74:	f001 fde8 	bl	8007848 <op_menu>
		goto ask_enter;//jra	ask_enter
 8005c78:	e010      	b.n	8005c9c <prog_param+0x208>
			case 8: goto opc08m01;
 8005c7a:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x05, 0x0E);
 8005c7c:	210e      	movs	r1, #14
 8005c7e:	2005      	movs	r0, #5
 8005c80:	f001 fde2 	bl	8007848 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c84:	e00a      	b.n	8005c9c <prog_param+0x208>
			case 9: goto opc09m01;
 8005c86:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x1F, 0x0E);
 8005c88:	210e      	movs	r1, #14
 8005c8a:	201f      	movs	r0, #31
 8005c8c:	f001 fddc 	bl	8007848 <op_menu>
		goto ask_enter;//jra	ask_enter
 8005c90:	e004      	b.n	8005c9c <prog_param+0x208>
			default: goto opcNA;
 8005c92:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x26, 0x26);
 8005c94:	2126      	movs	r1, #38	@ 0x26
 8005c96:	2026      	movs	r0, #38	@ 0x26
 8005c98:	f001 fdd6 	bl	8007848 <op_menu>
		datled_clear();
 8005c9c:	f001 fdee 	bl	800787c <datled_clear>
		if(!btn_pr[b2_f1]){//btjf btn_pr,#b2_f1,fin_sel_param;		Se acepto la seleccin del parmetro?
 8005ca0:	4b6b      	ldr	r3, [pc, #428]	@ (8005e50 <prog_param+0x3bc>)
 8005ca2:	789b      	ldrb	r3, [r3, #2]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	4053      	eors	r3, r2
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d157      	bne.n	8005d5e <prog_param+0x2ca>
		flagsb[f_sprm] = 1;//bset flagsb,#f_sprm;		indica que sea sseleccionado una parametro
 8005cae:	4b5f      	ldr	r3, [pc, #380]	@ (8005e2c <prog_param+0x398>)
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	70da      	strb	r2, [r3, #3]
		if(param != 9){//cp A,#9;
 8005cb4:	4b60      	ldr	r3, [pc, #384]	@ (8005e38 <prog_param+0x3a4>)
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	2b09      	cmp	r3, #9
 8005cba:	d100      	bne.n	8005cbe <prog_param+0x22a>
 8005cbc:	e353      	b.n	8006366 <prog_param+0x8d2>
			goto ask_set_prog;//jrne ask_set_prog
 8005cbe:	46c0      	nop			@ (mov r8, r8)
		if(param != 8){//cp A,#8;
 8005cc0:	4b5d      	ldr	r3, [pc, #372]	@ (8005e38 <prog_param+0x3a4>)
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	2b08      	cmp	r3, #8
 8005cc6:	d14c      	bne.n	8005d62 <prog_param+0x2ce>
		if(!flags_menu[0]){//btjf flags_menu,#0,no_desh_forz
 8005cc8:	4b5c      	ldr	r3, [pc, #368]	@ (8005e3c <prog_param+0x3a8>)
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	4053      	eors	r3, r2
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d103      	bne.n	8005cde <prog_param+0x24a>
		flags_accMenu = 1;		//bset flags_accMenu,#0
 8005cd6:	4b65      	ldr	r3, [pc, #404]	@ (8005e6c <prog_param+0x3d8>)
 8005cd8:	2201      	movs	r2, #1
 8005cda:	701a      	strb	r2, [r3, #0]
 8005cdc:	e000      	b.n	8005ce0 <prog_param+0x24c>
			goto no_desh_forz;
 8005cde:	46c0      	nop			@ (mov r8, r8)
		if(!flags_menu[1]){//btjf	flags_menu,#1,no_def_param
 8005ce0:	4b56      	ldr	r3, [pc, #344]	@ (8005e3c <prog_param+0x3a8>)
 8005ce2:	785b      	ldrb	r3, [r3, #1]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	4053      	eors	r3, r2
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d12f      	bne.n	8005d4e <prog_param+0x2ba>
		flags_menu[1] = 0; //bres flags_menu,#1
 8005cee:	4b53      	ldr	r3, [pc, #332]	@ (8005e3c <prog_param+0x3a8>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	705a      	strb	r2, [r3, #1]
		copiaPlantilla[cspdiur_H] =  copiaPlantilla[cspdiur_BK_H];			//mov	cspdiur_w,cspdiur_w_BK
 8005cf4:	4b53      	ldr	r3, [pc, #332]	@ (8005e44 <prog_param+0x3b0>)
 8005cf6:	2239      	movs	r2, #57	@ 0x39
 8005cf8:	5c9a      	ldrb	r2, [r3, r2]
 8005cfa:	4b52      	ldr	r3, [pc, #328]	@ (8005e44 <prog_param+0x3b0>)
 8005cfc:	705a      	strb	r2, [r3, #1]
		copiaPlantilla[cspdiur_L] =  copiaPlantilla[cspdiur_BK_L];			//mov	cspdiur_w+1,cspdiur_w_BK+1
 8005cfe:	4b51      	ldr	r3, [pc, #324]	@ (8005e44 <prog_param+0x3b0>)
 8005d00:	223a      	movs	r2, #58	@ 0x3a
 8005d02:	5c9a      	ldrb	r2, [r3, r2]
 8005d04:	4b4f      	ldr	r3, [pc, #316]	@ (8005e44 <prog_param+0x3b0>)
 8005d06:	709a      	strb	r2, [r3, #2]
		copiaPlantilla[cdifdiur_H] = copiaPlantilla[cdifdiur_BK_H];			//mov	cdifdiur_w,cdifdiur_w_BK
 8005d08:	4b4e      	ldr	r3, [pc, #312]	@ (8005e44 <prog_param+0x3b0>)
 8005d0a:	223b      	movs	r2, #59	@ 0x3b
 8005d0c:	5c9a      	ldrb	r2, [r3, r2]
 8005d0e:	4b4d      	ldr	r3, [pc, #308]	@ (8005e44 <prog_param+0x3b0>)
 8005d10:	70da      	strb	r2, [r3, #3]
		copiaPlantilla[cdifdiur_L] = copiaPlantilla[cdifdiur_BK_L];			//mov	cdifdiur_w+1,cdifdiur_w_BK+1
 8005d12:	4b4c      	ldr	r3, [pc, #304]	@ (8005e44 <prog_param+0x3b0>)
 8005d14:	223c      	movs	r2, #60	@ 0x3c
 8005d16:	5c9a      	ldrb	r2, [r3, r2]
 8005d18:	4b4a      	ldr	r3, [pc, #296]	@ (8005e44 <prog_param+0x3b0>)
 8005d1a:	711a      	strb	r2, [r3, #4]
		copiaPlantilla[climsual_H] = copiaPlantilla[climsual_BK_H];			//mov	climsual_w,climsual_w_BK
 8005d1c:	4b49      	ldr	r3, [pc, #292]	@ (8005e44 <prog_param+0x3b0>)
 8005d1e:	223d      	movs	r2, #61	@ 0x3d
 8005d20:	5c99      	ldrb	r1, [r3, r2]
 8005d22:	4b48      	ldr	r3, [pc, #288]	@ (8005e44 <prog_param+0x3b0>)
 8005d24:	222d      	movs	r2, #45	@ 0x2d
 8005d26:	5499      	strb	r1, [r3, r2]
		copiaPlantilla[climsual_L] = copiaPlantilla[climsual_BK_L];			//mov	climsual_w+1,climsual_w_BK+1
 8005d28:	4b46      	ldr	r3, [pc, #280]	@ (8005e44 <prog_param+0x3b0>)
 8005d2a:	223e      	movs	r2, #62	@ 0x3e
 8005d2c:	5c99      	ldrb	r1, [r3, r2]
 8005d2e:	4b45      	ldr	r3, [pc, #276]	@ (8005e44 <prog_param+0x3b0>)
 8005d30:	222e      	movs	r2, #46	@ 0x2e
 8005d32:	5499      	strb	r1, [r3, r2]
		copiaPlantilla[climinal_H] = copiaPlantilla[climinal_BK_H];			//mov	climinal_w,climinal_w_BK
 8005d34:	4b43      	ldr	r3, [pc, #268]	@ (8005e44 <prog_param+0x3b0>)
 8005d36:	223f      	movs	r2, #63	@ 0x3f
 8005d38:	5c99      	ldrb	r1, [r3, r2]
 8005d3a:	4b42      	ldr	r3, [pc, #264]	@ (8005e44 <prog_param+0x3b0>)
 8005d3c:	222f      	movs	r2, #47	@ 0x2f
 8005d3e:	5499      	strb	r1, [r3, r2]
		copiaPlantilla[climinal_L] = copiaPlantilla[climinal_BK_L];			//mov	climinal_w+1,climinal_w_BK+1
 8005d40:	4b40      	ldr	r3, [pc, #256]	@ (8005e44 <prog_param+0x3b0>)
 8005d42:	2240      	movs	r2, #64	@ 0x40
 8005d44:	5c99      	ldrb	r1, [r3, r2]
 8005d46:	4b3f      	ldr	r3, [pc, #252]	@ (8005e44 <prog_param+0x3b0>)
 8005d48:	2230      	movs	r2, #48	@ 0x30
 8005d4a:	5499      	strb	r1, [r3, r2]
 8005d4c:	e000      	b.n	8005d50 <prog_param+0x2bc>
			goto no_def_param;
 8005d4e:	46c0      	nop			@ (mov r8, r8)
		cntmemo = 0x00;//mov cntmemo,#$00			//Para grabar desde la primera localidad de EEPROM
 8005d50:	4b47      	ldr	r3, [pc, #284]	@ (8005e70 <prog_param+0x3dc>)
 8005d52:	2200      	movs	r2, #0
 8005d54:	701a      	strb	r2, [r3, #0]
		ctlmemo = 0xAA;//mov ctlmemo,#$AA			//Graba los datos en EEPROM
 8005d56:	4b47      	ldr	r3, [pc, #284]	@ (8005e74 <prog_param+0x3e0>)
 8005d58:	22aa      	movs	r2, #170	@ 0xaa
 8005d5a:	701a      	strb	r2, [r3, #0]
		goto cancel_prog;//jp cancel_prog
 8005d5c:	e306      	b.n	800636c <prog_param+0x8d8>
			goto fin_sel_param;
 8005d5e:	46c0      	nop			@ (mov r8, r8)
 8005d60:	e315      	b.n	800638e <prog_param+0x8fa>
			goto fin_sel_param; //jrne fin_sel_param
 8005d62:	46c0      	nop			@ (mov r8, r8)
		goto fin_prog_param;
 8005d64:	e313      	b.n	800638e <prog_param+0x8fa>
		goto mod_param;//jra mod_param;		/ Si ya se selecciono el parmetro ve a la modificacin
 8005d66:	46c0      	nop			@ (mov r8, r8)
		STM8_A = param & 0x0F;
 8005d68:	4b33      	ldr	r3, [pc, #204]	@ (8005e38 <prog_param+0x3a4>)
 8005d6a:	781b      	ldrb	r3, [r3, #0]
 8005d6c:	220f      	movs	r2, #15
 8005d6e:	4013      	ands	r3, r2
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	4b39      	ldr	r3, [pc, #228]	@ (8005e58 <prog_param+0x3c4>)
 8005d74:	701a      	strb	r2, [r3, #0]
		switch (STM8_A)
 8005d76:	4b38      	ldr	r3, [pc, #224]	@ (8005e58 <prog_param+0x3c4>)
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	2b09      	cmp	r3, #9
 8005d7c:	d900      	bls.n	8005d80 <prog_param+0x2ec>
 8005d7e:	e132      	b.n	8005fe6 <prog_param+0x552>
 8005d80:	009a      	lsls	r2, r3, #2
 8005d82:	4b3d      	ldr	r3, [pc, #244]	@ (8005e78 <prog_param+0x3e4>)
 8005d84:	18d3      	adds	r3, r2, r3
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	469f      	mov	pc, r3
			case 0: goto opc00m01nv2;
 8005d8a:	46c0      	nop			@ (mov r8, r8)
			opc_nv (TwoByteInArrayToWord (&copiaPlantilla[crngmax_H]), TwoByteInArrayToWord (&copiaPlantilla[crngmin_H]),TwoByteInArrayToWord (&copiaPlantilla[cspdiur_H]), cspdiur_H, cspdiur_L);
 8005d8c:	4b3b      	ldr	r3, [pc, #236]	@ (8005e7c <prog_param+0x3e8>)
 8005d8e:	0018      	movs	r0, r3
 8005d90:	f000 fbe2 	bl	8006558 <TwoByteInArrayToWord>
 8005d94:	0003      	movs	r3, r0
 8005d96:	001c      	movs	r4, r3
 8005d98:	4b39      	ldr	r3, [pc, #228]	@ (8005e80 <prog_param+0x3ec>)
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	f000 fbdc 	bl	8006558 <TwoByteInArrayToWord>
 8005da0:	0003      	movs	r3, r0
 8005da2:	001d      	movs	r5, r3
 8005da4:	4b37      	ldr	r3, [pc, #220]	@ (8005e84 <prog_param+0x3f0>)
 8005da6:	0018      	movs	r0, r3
 8005da8:	f000 fbd6 	bl	8006558 <TwoByteInArrayToWord>
 8005dac:	0003      	movs	r3, r0
 8005dae:	001a      	movs	r2, r3
 8005db0:	2302      	movs	r3, #2
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	2301      	movs	r3, #1
 8005db6:	0029      	movs	r1, r5
 8005db8:	0020      	movs	r0, r4
 8005dba:	f001 fd99 	bl	80078f0 <opc_nv>
			goto ask_enter_nv2; //jra ask_enter_nv2
 8005dbe:	e117      	b.n	8005ff0 <prog_param+0x55c>
			case 1: goto opc01m01nv2;
 8005dc0:	46c0      	nop			@ (mov r8, r8)
			opc_nv (99, 0, TwoByteInArrayToWord (&copiaPlantilla[cdifdiur_H]), cdifdiur_H, cdifdiur_L);
 8005dc2:	4b31      	ldr	r3, [pc, #196]	@ (8005e88 <prog_param+0x3f4>)
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	f000 fbc7 	bl	8006558 <TwoByteInArrayToWord>
 8005dca:	0003      	movs	r3, r0
 8005dcc:	001a      	movs	r2, r3
 8005dce:	2304      	movs	r3, #4
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	2063      	movs	r0, #99	@ 0x63
 8005dd8:	f001 fd8a 	bl	80078f0 <opc_nv>
			goto ask_enter_nv2;//jra ask_enter_nv2
 8005ddc:	e108      	b.n	8005ff0 <prog_param+0x55c>
			case 2: goto opc02m01nv2;
 8005dde:	46c0      	nop			@ (mov r8, r8)
			opc_nv (TwoByteInArrayToWord (&copiaPlantilla[crngmax_H]) + 150, (TwoByteInArrayToWord (&copiaPlantilla[cspdiur_H])) + (TwoByteInArrayToWord (&copiaPlantilla[cdifdiur_H])) + 10 , TwoByteInArrayToWord (&copiaPlantilla[climsual_H]), climsual_H, climsual_L);
 8005de0:	4b26      	ldr	r3, [pc, #152]	@ (8005e7c <prog_param+0x3e8>)
 8005de2:	0018      	movs	r0, r3
 8005de4:	f000 fbb8 	bl	8006558 <TwoByteInArrayToWord>
 8005de8:	0003      	movs	r3, r0
 8005dea:	3396      	adds	r3, #150	@ 0x96
 8005dec:	001c      	movs	r4, r3
 8005dee:	4b25      	ldr	r3, [pc, #148]	@ (8005e84 <prog_param+0x3f0>)
 8005df0:	0018      	movs	r0, r3
 8005df2:	f000 fbb1 	bl	8006558 <TwoByteInArrayToWord>
 8005df6:	0003      	movs	r3, r0
 8005df8:	001d      	movs	r5, r3
 8005dfa:	4b23      	ldr	r3, [pc, #140]	@ (8005e88 <prog_param+0x3f4>)
 8005dfc:	0018      	movs	r0, r3
 8005dfe:	f000 fbab 	bl	8006558 <TwoByteInArrayToWord>
 8005e02:	0003      	movs	r3, r0
 8005e04:	18eb      	adds	r3, r5, r3
 8005e06:	330a      	adds	r3, #10
 8005e08:	001d      	movs	r5, r3
 8005e0a:	4b20      	ldr	r3, [pc, #128]	@ (8005e8c <prog_param+0x3f8>)
 8005e0c:	0018      	movs	r0, r3
 8005e0e:	f000 fba3 	bl	8006558 <TwoByteInArrayToWord>
 8005e12:	0003      	movs	r3, r0
 8005e14:	001a      	movs	r2, r3
 8005e16:	232e      	movs	r3, #46	@ 0x2e
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	232d      	movs	r3, #45	@ 0x2d
 8005e1c:	0029      	movs	r1, r5
 8005e1e:	0020      	movs	r0, r4
 8005e20:	f001 fd66 	bl	80078f0 <opc_nv>
			goto ask_enter_nv2;//	jra ask_enter_nv2
 8005e24:	e0e4      	b.n	8005ff0 <prog_param+0x55c>
 8005e26:	46c0      	nop			@ (mov r8, r8)
 8005e28:	20000c34 	.word	0x20000c34
 8005e2c:	20000c04 	.word	0x20000c04
 8005e30:	20000b8e 	.word	0x20000b8e
 8005e34:	20000c1c 	.word	0x20000c1c
 8005e38:	20000c1b 	.word	0x20000c1b
 8005e3c:	20000c64 	.word	0x20000c64
 8005e40:	0803f000 	.word	0x0803f000
 8005e44:	20000138 	.word	0x20000138
 8005e48:	20000cac 	.word	0x20000cac
 8005e4c:	200001b7 	.word	0x200001b7
 8005e50:	20000c0c 	.word	0x20000c0c
 8005e54:	20000c1a 	.word	0x20000c1a
 8005e58:	200008d4 	.word	0x200008d4
 8005e5c:	20000c1e 	.word	0x20000c1e
 8005e60:	20000c20 	.word	0x20000c20
 8005e64:	20000b70 	.word	0x20000b70
 8005e68:	0801b334 	.word	0x0801b334
 8005e6c:	20000c6c 	.word	0x20000c6c
 8005e70:	20000c84 	.word	0x20000c84
 8005e74:	20000c83 	.word	0x20000c83
 8005e78:	0801b35c 	.word	0x0801b35c
 8005e7c:	20000147 	.word	0x20000147
 8005e80:	20000145 	.word	0x20000145
 8005e84:	20000139 	.word	0x20000139
 8005e88:	2000013b 	.word	0x2000013b
 8005e8c:	20000165 	.word	0x20000165
			case 3: goto opc03m01nv2;
 8005e90:	46c0      	nop			@ (mov r8, r8)
			opc_nv (TwoByteInArrayToWord (&copiaPlantilla[cspdiur_H]) - 10, TwoByteInArrayToWord (&copiaPlantilla[crngmin_H]) - 150, TwoByteInArrayToWord (&copiaPlantilla[climinal_H]), climinal_H, climinal_L);
 8005e92:	4bd4      	ldr	r3, [pc, #848]	@ (80061e4 <prog_param+0x750>)
 8005e94:	0018      	movs	r0, r3
 8005e96:	f000 fb5f 	bl	8006558 <TwoByteInArrayToWord>
 8005e9a:	0003      	movs	r3, r0
 8005e9c:	3b0a      	subs	r3, #10
 8005e9e:	001c      	movs	r4, r3
 8005ea0:	4bd1      	ldr	r3, [pc, #836]	@ (80061e8 <prog_param+0x754>)
 8005ea2:	0018      	movs	r0, r3
 8005ea4:	f000 fb58 	bl	8006558 <TwoByteInArrayToWord>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	3b96      	subs	r3, #150	@ 0x96
 8005eac:	001d      	movs	r5, r3
 8005eae:	4bcf      	ldr	r3, [pc, #828]	@ (80061ec <prog_param+0x758>)
 8005eb0:	0018      	movs	r0, r3
 8005eb2:	f000 fb51 	bl	8006558 <TwoByteInArrayToWord>
 8005eb6:	0003      	movs	r3, r0
 8005eb8:	001a      	movs	r2, r3
 8005eba:	2330      	movs	r3, #48	@ 0x30
 8005ebc:	9300      	str	r3, [sp, #0]
 8005ebe:	232f      	movs	r3, #47	@ 0x2f
 8005ec0:	0029      	movs	r1, r5
 8005ec2:	0020      	movs	r0, r4
 8005ec4:	f001 fd14 	bl	80078f0 <opc_nv>
			goto ask_enter_nv2;		//jra ask_enter_nv2
 8005ec8:	e092      	b.n	8005ff0 <prog_param+0x55c>
			case 4: goto opc04m01nv2;
 8005eca:	46c0      	nop			@ (mov r8, r8)
			if(btn_pr[b1_f1]){ //btjt btn_pr,#b1_f1,toggle_opc04m01nv2
 8005ecc:	4bc8      	ldr	r3, [pc, #800]	@ (80061f0 <prog_param+0x75c>)
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d104      	bne.n	8005ede <prog_param+0x44a>
			if(btn_pr[b3_f1]){ //btjt btn_pr,#b3_f1,toggle_opc04m01nv2
 8005ed4:	4bc6      	ldr	r3, [pc, #792]	@ (80061f0 <prog_param+0x75c>)
 8005ed6:	791b      	ldrb	r3, [r3, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00c      	beq.n	8005ef6 <prog_param+0x462>
				goto toggle_opc04m01nv2;
 8005edc:	e000      	b.n	8005ee0 <prog_param+0x44c>
				goto toggle_opc04m01nv2;
 8005ede:	46c0      	nop			@ (mov r8, r8)
			flags_menu[0] ^= 1; // BitComplement(flags_menu,0);		//bcpl flags_menu,#0
 8005ee0:	4bc4      	ldr	r3, [pc, #784]	@ (80061f4 <prog_param+0x760>)
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	4053      	eors	r3, r2
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	1e5a      	subs	r2, r3, #1
 8005eec:	4193      	sbcs	r3, r2
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	4bc0      	ldr	r3, [pc, #768]	@ (80061f4 <prog_param+0x760>)
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	e000      	b.n	8005ef8 <prog_param+0x464>
			goto dpy_opc04m01nv2; //jra dpy_opc04m01nv2
 8005ef6:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x28, 0x01);
 8005ef8:	2101      	movs	r1, #1
 8005efa:	2028      	movs	r0, #40	@ 0x28
 8005efc:	f001 fca4 	bl	8007848 <op_menu>
			if(!flags_menu[0]){//btjf flags_menu,#0,dpy2_opc04m01nv2
 8005f00:	4bbc      	ldr	r3, [pc, #752]	@ (80061f4 <prog_param+0x760>)
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	2201      	movs	r2, #1
 8005f06:	4053      	eors	r3, r2
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d104      	bne.n	8005f18 <prog_param+0x484>
			op_menu (0x00, 0x1D);
 8005f0e:	211d      	movs	r1, #29
 8005f10:	2000      	movs	r0, #0
 8005f12:	f001 fc99 	bl	8007848 <op_menu>
 8005f16:	e000      	b.n	8005f1a <prog_param+0x486>
				goto dpy2_opc04m01nv2;
 8005f18:	46c0      	nop			@ (mov r8, r8)
			datled_clear();
 8005f1a:	f001 fcaf 	bl	800787c <datled_clear>
			goto ask_enter_nv2;//jra ask_enter_nv2
 8005f1e:	e067      	b.n	8005ff0 <prog_param+0x55c>
			case 5: goto opc05m01nv2;
 8005f20:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x25, 0x05);
 8005f22:	2105      	movs	r1, #5
 8005f24:	2025      	movs	r0, #37	@ 0x25
 8005f26:	f001 fc8f 	bl	8007848 <op_menu>
			lmt_up_w = 99;//	mov lmt_up_w + 1,#99
 8005f2a:	4bb3      	ldr	r3, [pc, #716]	@ (80061f8 <prog_param+0x764>)
 8005f2c:	2263      	movs	r2, #99	@ 0x63
 8005f2e:	801a      	strh	r2, [r3, #0]
			lmt_dw_w = 0;//	mov	lmt_dw_w + 1,#00
 8005f30:	4bb2      	ldr	r3, [pc, #712]	@ (80061fc <prog_param+0x768>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	801a      	strh	r2, [r3, #0]
			STM8_A = key;		//	ld	a,key ;			/ Carga el dato apuntado en la direccin del parmetro
 8005f36:	4bb2      	ldr	r3, [pc, #712]	@ (8006200 <prog_param+0x76c>)
 8005f38:	781a      	ldrb	r2, [r3, #0]
 8005f3a:	4bb2      	ldr	r3, [pc, #712]	@ (8006204 <prog_param+0x770>)
 8005f3c:	701a      	strb	r2, [r3, #0]
			md_dif_math();	//	call md_dif_math;		/ modificacion de un dato sin signo entero
 8005f3e:	f000 fa31 	bl	80063a4 <md_dif_math>
			key = wreg;//	mov	key,wreg
 8005f42:	4bb1      	ldr	r3, [pc, #708]	@ (8006208 <prog_param+0x774>)
 8005f44:	781a      	ldrb	r2, [r3, #0]
 8005f46:	4bae      	ldr	r3, [pc, #696]	@ (8006200 <prog_param+0x76c>)
 8005f48:	701a      	strb	r2, [r3, #0]
			soloent1();//	call soloent1;				/ Muestra valor del parmetro
 8005f4a:	f000 fd3b 	bl	80069c4 <soloent1>
			datled_clear();
 8005f4e:	f001 fc95 	bl	800787c <datled_clear>
			goto ask_enter_nv2;//	jra	 ask_enter_nv2
 8005f52:	e04d      	b.n	8005ff0 <prog_param+0x55c>
			case 6: goto opc06m01nv2;
 8005f54:	46c0      	nop			@ (mov r8, r8)
			op_menu  (reePlantilla[eeversion1], reePlantilla[eeversion2]/10);
 8005f56:	4bad      	ldr	r3, [pc, #692]	@ (800620c <prog_param+0x778>)
 8005f58:	227b      	movs	r2, #123	@ 0x7b
 8005f5a:	5c9c      	ldrb	r4, [r3, r2]
 8005f5c:	4bab      	ldr	r3, [pc, #684]	@ (800620c <prog_param+0x778>)
 8005f5e:	227c      	movs	r2, #124	@ 0x7c
 8005f60:	5c9b      	ldrb	r3, [r3, r2]
 8005f62:	210a      	movs	r1, #10
 8005f64:	0018      	movs	r0, r3
 8005f66:	f7fa f8d7 	bl	8000118 <__udivsi3>
 8005f6a:	0003      	movs	r3, r0
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	0019      	movs	r1, r3
 8005f70:	0020      	movs	r0, r4
 8005f72:	f001 fc69 	bl	8007848 <op_menu>
			goto ask_enter_nv2;//jra ask_enter_nv2
 8005f76:	e03b      	b.n	8005ff0 <prog_param+0x55c>
			case 7: goto opc07m01nv2;
 8005f78:	46c0      	nop			@ (mov r8, r8)
		   if(btn_pr[b1_f1]){ //btjt btn_pr,#b1_f1,toggle_opc07m01nv2
 8005f7a:	4b9d      	ldr	r3, [pc, #628]	@ (80061f0 <prog_param+0x75c>)
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d104      	bne.n	8005f8c <prog_param+0x4f8>
		   if(btn_pr[b3_f1]){//btjt btn_pr,#b3_f1,toggle_opc07m01nv2
 8005f82:	4b9b      	ldr	r3, [pc, #620]	@ (80061f0 <prog_param+0x75c>)
 8005f84:	791b      	ldrb	r3, [r3, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00c      	beq.n	8005fa4 <prog_param+0x510>
			   goto toggle_opc07m01nv2;
 8005f8a:	e000      	b.n	8005f8e <prog_param+0x4fa>
			   goto toggle_opc07m01nv2;
 8005f8c:	46c0      	nop			@ (mov r8, r8)
			flags_menu[1] ^= 1; //bcpl flags_menu,#1
 8005f8e:	4b99      	ldr	r3, [pc, #612]	@ (80061f4 <prog_param+0x760>)
 8005f90:	785b      	ldrb	r3, [r3, #1]
 8005f92:	2201      	movs	r2, #1
 8005f94:	4053      	eors	r3, r2
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	1e5a      	subs	r2, r3, #1
 8005f9a:	4193      	sbcs	r3, r2
 8005f9c:	b2da      	uxtb	r2, r3
 8005f9e:	4b95      	ldr	r3, [pc, #596]	@ (80061f4 <prog_param+0x760>)
 8005fa0:	705a      	strb	r2, [r3, #1]
 8005fa2:	e000      	b.n	8005fa6 <prog_param+0x512>
		   goto dpy_opc07m01nv2; //jra dpy_opc07m01nv2
 8005fa4:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x28, 0x01);
 8005fa6:	2101      	movs	r1, #1
 8005fa8:	2028      	movs	r0, #40	@ 0x28
 8005faa:	f001 fc4d 	bl	8007848 <op_menu>
			if(!flags_menu[1]){	//btjf flags_menu,#1,dpy2_opc07m01nv2
 8005fae:	4b91      	ldr	r3, [pc, #580]	@ (80061f4 <prog_param+0x760>)
 8005fb0:	785b      	ldrb	r3, [r3, #1]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	4053      	eors	r3, r2
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d104      	bne.n	8005fc6 <prog_param+0x532>
			op_menu (0x00, 0x1D);
 8005fbc:	211d      	movs	r1, #29
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	f001 fc42 	bl	8007848 <op_menu>
 8005fc4:	e000      	b.n	8005fc8 <prog_param+0x534>
				goto dpy2_opc07m01nv2;
 8005fc6:	46c0      	nop			@ (mov r8, r8)
			datled_clear();
 8005fc8:	f001 fc58 	bl	800787c <datled_clear>
			goto ask_enter_nv2;//	jra ask_enter_nv2
 8005fcc:	e010      	b.n	8005ff0 <prog_param+0x55c>
			case 8: goto opc08m01nv2;
 8005fce:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x05, 0x0E);
 8005fd0:	210e      	movs	r1, #14
 8005fd2:	2005      	movs	r0, #5
 8005fd4:	f001 fc38 	bl	8007848 <op_menu>
			goto ask_enter_nv2;//	jra	ask_enter_nv2
 8005fd8:	e00a      	b.n	8005ff0 <prog_param+0x55c>
			case 9: goto opc09m01nv2;
 8005fda:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x1F, 0X0E);
 8005fdc:	210e      	movs	r1, #14
 8005fde:	201f      	movs	r0, #31
 8005fe0:	f001 fc32 	bl	8007848 <op_menu>
			goto ask_enter_nv2;// jra	ask_enter_nv2
 8005fe4:	e004      	b.n	8005ff0 <prog_param+0x55c>
			default: goto opcNAnv2;
 8005fe6:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x26, 0x26);
 8005fe8:	2126      	movs	r1, #38	@ 0x26
 8005fea:	2026      	movs	r0, #38	@ 0x26
 8005fec:	f001 fc2c 	bl	8007848 <op_menu>
			if(!btn_pr[b2_f1]){//btjf	btn_pr,#b2_f1,no_enter_nv2;
 8005ff0:	4b7f      	ldr	r3, [pc, #508]	@ (80061f0 <prog_param+0x75c>)
 8005ff2:	789b      	ldrb	r3, [r3, #2]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	4053      	eors	r3, r2
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d12e      	bne.n	800605c <prog_param+0x5c8>
			flagsb[f_sprm] = 0;//bres	flagsb,#f_sprm;
 8005ffe:	4b84      	ldr	r3, [pc, #528]	@ (8006210 <prog_param+0x77c>)
 8006000:	2200      	movs	r2, #0
 8006002:	70da      	strb	r2, [r3, #3]
			if(param != 5){//cp A,#5;							/ es opcion PS (password)?
 8006004:	4b83      	ldr	r3, [pc, #524]	@ (8006214 <prog_param+0x780>)
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	2b05      	cmp	r3, #5
 800600a:	d129      	bne.n	8006060 <prog_param+0x5cc>
			if(key != Plantilla [password]){//cp A,password		/ es opcion PS (password)?
 800600c:	4b82      	ldr	r3, [pc, #520]	@ (8006218 <prog_param+0x784>)
 800600e:	2273      	movs	r2, #115	@ 0x73
 8006010:	5c9a      	ldrb	r2, [r3, r2]
 8006012:	4b7b      	ldr	r3, [pc, #492]	@ (8006200 <prog_param+0x76c>)
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	429a      	cmp	r2, r3
 8006018:	d124      	bne.n	8006064 <prog_param+0x5d0>
			Bset_Clear_trfst(flagsb, flags_menu, f_menu2, 3);
 800601a:	4976      	ldr	r1, [pc, #472]	@ (80061f4 <prog_param+0x760>)
 800601c:	487c      	ldr	r0, [pc, #496]	@ (8006210 <prog_param+0x77c>)
 800601e:	2303      	movs	r3, #3
 8006020:	2202      	movs	r2, #2
 8006022:	f007 faeb 	bl	800d5fc <Bset_Clear_trfst>
			param2 = 0;//clr param2
 8006026:	4b7d      	ldr	r3, [pc, #500]	@ (800621c <prog_param+0x788>)
 8006028:	2200      	movs	r2, #0
 800602a:	701a      	strb	r2, [r3, #0]
			if(!flagsb[f_luzb]){//btjf flagsb,#f_luzb,noSetFlagLU
 800602c:	4b78      	ldr	r3, [pc, #480]	@ (8006210 <prog_param+0x77c>)
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	2201      	movs	r2, #1
 8006032:	4053      	eors	r3, r2
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d103      	bne.n	8006042 <prog_param+0x5ae>
			flags_menu[3] = 1;//bset flags_menu,#3
 800603a:	4b6e      	ldr	r3, [pc, #440]	@ (80061f4 <prog_param+0x760>)
 800603c:	2201      	movs	r2, #1
 800603e:	70da      	strb	r2, [r3, #3]
 8006040:	e000      	b.n	8006044 <prog_param+0x5b0>
				goto noSetFlagLU;
 8006042:	46c0      	nop			@ (mov r8, r8)
			flags_menu[4] = 0;//	bres flags_menu,#4
 8006044:	4b6b      	ldr	r3, [pc, #428]	@ (80061f4 <prog_param+0x760>)
 8006046:	2200      	movs	r2, #0
 8006048:	711a      	strb	r2, [r3, #4]
			if(Plantilla[escala] != 0x20){//	cp	A,#$20
 800604a:	4b73      	ldr	r3, [pc, #460]	@ (8006218 <prog_param+0x784>)
 800604c:	2252      	movs	r2, #82	@ 0x52
 800604e:	5c9b      	ldrb	r3, [r3, r2]
 8006050:	2b20      	cmp	r3, #32
 8006052:	d109      	bne.n	8006068 <prog_param+0x5d4>
			flags_menu[4] = 1;//	bset flags_menu,#4
 8006054:	4b67      	ldr	r3, [pc, #412]	@ (80061f4 <prog_param+0x760>)
 8006056:	2201      	movs	r2, #1
 8006058:	711a      	strb	r2, [r3, #4]
		       goto fin_prog_param; //jp fin_prog_param
 800605a:	e198      	b.n	800638e <prog_param+0x8fa>
				goto no_enter_nv2;
 800605c:	46c0      	nop			@ (mov r8, r8)
 800605e:	e196      	b.n	800638e <prog_param+0x8fa>
				goto no_enter_nv2;//jrne no_enter_nv2;
 8006060:	46c0      	nop			@ (mov r8, r8)
 8006062:	e194      	b.n	800638e <prog_param+0x8fa>
				goto no_enter_nv2;//jrne no_enter_nv2
 8006064:	46c0      	nop			@ (mov r8, r8)
 8006066:	e192      	b.n	800638e <prog_param+0x8fa>
				goto noFahrenheitFlag;//	jrne noFahrenheitFlag
 8006068:	46c0      	nop			@ (mov r8, r8)
		       goto fin_prog_param; //jp fin_prog_param
 800606a:	e190      	b.n	800638e <prog_param+0x8fa>
		goto menu2; //jp menu2
 800606c:	46c0      	nop			@ (mov r8, r8)
		Bclear_Clear_trfst(btn_pr, btn_pr,b1_f2, b3_f2);
 800606e:	4960      	ldr	r1, [pc, #384]	@ (80061f0 <prog_param+0x75c>)
 8006070:	485f      	ldr	r0, [pc, #380]	@ (80061f0 <prog_param+0x75c>)
 8006072:	2305      	movs	r3, #5
 8006074:	2201      	movs	r2, #1
 8006076:	f007 fadc 	bl	800d632 <Bclear_Clear_trfst>
		STM8_A = param2;	//	ld	a,param2
 800607a:	4b68      	ldr	r3, [pc, #416]	@ (800621c <prog_param+0x788>)
 800607c:	781a      	ldrb	r2, [r3, #0]
 800607e:	4b61      	ldr	r3, [pc, #388]	@ (8006204 <prog_param+0x770>)
 8006080:	701a      	strb	r2, [r3, #0]
		lmt_up_w = 4;		//	mov  lmt_up_w + 1,#4
 8006082:	4b5d      	ldr	r3, [pc, #372]	@ (80061f8 <prog_param+0x764>)
 8006084:	2204      	movs	r2, #4
 8006086:	801a      	strh	r2, [r3, #0]
		lmt_dw_w = 0;		//	mov	lmt_dw_w + 1,#00
 8006088:	4b5c      	ldr	r3, [pc, #368]	@ (80061fc <prog_param+0x768>)
 800608a:	2200      	movs	r2, #0
 800608c:	801a      	strh	r2, [r3, #0]
		md_dif_math	();		//	call md_dif_math;
 800608e:	f000 f989 	bl	80063a4 <md_dif_math>
		param2 = wreg;//	mov	param2,wreg
 8006092:	4b5d      	ldr	r3, [pc, #372]	@ (8006208 <prog_param+0x774>)
 8006094:	781a      	ldrb	r2, [r3, #0]
 8006096:	4b61      	ldr	r3, [pc, #388]	@ (800621c <prog_param+0x788>)
 8006098:	701a      	strb	r2, [r3, #0]
		STM8_A = param2 & 0x07;			//;/ Para evitar saltos indeseados
 800609a:	4b60      	ldr	r3, [pc, #384]	@ (800621c <prog_param+0x788>)
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	2207      	movs	r2, #7
 80060a0:	4013      	ands	r3, r2
 80060a2:	b2da      	uxtb	r2, r3
 80060a4:	4b57      	ldr	r3, [pc, #348]	@ (8006204 <prog_param+0x770>)
 80060a6:	701a      	strb	r2, [r3, #0]
		switch(STM8_A)
 80060a8:	4b56      	ldr	r3, [pc, #344]	@ (8006204 <prog_param+0x770>)
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	2b04      	cmp	r3, #4
 80060ae:	d822      	bhi.n	80060f6 <prog_param+0x662>
 80060b0:	009a      	lsls	r2, r3, #2
 80060b2:	4b5b      	ldr	r3, [pc, #364]	@ (8006220 <prog_param+0x78c>)
 80060b4:	18d3      	adds	r3, r2, r3
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	469f      	mov	pc, r3
			case 0: goto opc00m02;
 80060ba:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x00, 0x0F);
 80060bc:	210f      	movs	r1, #15
 80060be:	2000      	movs	r0, #0
 80060c0:	f001 fbc2 	bl	8007848 <op_menu>
		goto ask_enter_m02;//	jra	ask_enter_m02
 80060c4:	e01c      	b.n	8006100 <prog_param+0x66c>
			case 1: goto opc01m02;
 80060c6:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x11, 0x27);
 80060c8:	2127      	movs	r1, #39	@ 0x27
 80060ca:	2011      	movs	r0, #17
 80060cc:	f001 fbbc 	bl	8007848 <op_menu>
		goto ask_enter_m02;//	jra	ask_enter_m02
 80060d0:	e016      	b.n	8006100 <prog_param+0x66c>
			case 2: goto opc02m02;
 80060d2:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x27, 0x1D);
 80060d4:	211d      	movs	r1, #29
 80060d6:	2027      	movs	r0, #39	@ 0x27
 80060d8:	f001 fbb6 	bl	8007848 <op_menu>
		goto ask_enter_m02; //	jra ask_enter_m02
 80060dc:	e010      	b.n	8006100 <prog_param+0x66c>
			case 3: goto opc03m02;
 80060de:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x05, 0x0E);
 80060e0:	210e      	movs	r1, #14
 80060e2:	2005      	movs	r0, #5
 80060e4:	f001 fbb0 	bl	8007848 <op_menu>
		goto ask_enter_m02;//	jra ask_enter_m02
 80060e8:	e00a      	b.n	8006100 <prog_param+0x66c>
			case 4: goto opc04m02;
 80060ea:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x1F, 0X0E);
 80060ec:	210e      	movs	r1, #14
 80060ee:	201f      	movs	r0, #31
 80060f0:	f001 fbaa 	bl	8007848 <op_menu>
		goto ask_enter_m02;//jra	ask_enter_m02
 80060f4:	e004      	b.n	8006100 <prog_param+0x66c>
			default: goto opcNA_m02;
 80060f6:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x26, 0x26);
 80060f8:	2126      	movs	r1, #38	@ 0x26
 80060fa:	2026      	movs	r0, #38	@ 0x26
 80060fc:	f001 fba4 	bl	8007848 <op_menu>
		datled_clear();
 8006100:	f001 fbbc 	bl	800787c <datled_clear>
		if(!btn_pr[b2_f1]){// btjf btn_pr,#b2_f1,fin_menu2;  Se acepto la seleccin del parmetro?
 8006104:	4b3a      	ldr	r3, [pc, #232]	@ (80061f0 <prog_param+0x75c>)
 8006106:	789b      	ldrb	r3, [r3, #2]
 8006108:	2201      	movs	r2, #1
 800610a:	4053      	eors	r3, r2
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d155      	bne.n	80061be <prog_param+0x72a>
		flagsb[f_nv2Menu2]= 1;		//	bset flagsb,#f_nv2Menu2;   indica que sea sseleccionado una parametro
 8006112:	4b3f      	ldr	r3, [pc, #252]	@ (8006210 <prog_param+0x77c>)
 8006114:	2201      	movs	r2, #1
 8006116:	711a      	strb	r2, [r3, #4]
		if(param2 != 4){//	cp A,#4;    / es opcion E (exit)?
 8006118:	4b40      	ldr	r3, [pc, #256]	@ (800621c <prog_param+0x788>)
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	2b04      	cmp	r3, #4
 800611e:	d100      	bne.n	8006122 <prog_param+0x68e>
 8006120:	e123      	b.n	800636a <prog_param+0x8d6>
			goto ask_set_prog_m02;//	jrne ask_set_prog_m02
 8006122:	46c0      	nop			@ (mov r8, r8)
		if(param2 != 3){//	cp	A,#3;
 8006124:	4b3d      	ldr	r3, [pc, #244]	@ (800621c <prog_param+0x788>)
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	2b03      	cmp	r3, #3
 800612a:	d14a      	bne.n	80061c2 <prog_param+0x72e>
		flagsb[f_luzb]= 0;//	bres flagsb,#f_luzb
 800612c:	4b38      	ldr	r3, [pc, #224]	@ (8006210 <prog_param+0x77c>)
 800612e:	2200      	movs	r2, #0
 8006130:	701a      	strb	r2, [r3, #0]
		if(!flags_menu[3]){//	btjf flags_menu,#3,noOnLuz
 8006132:	4b30      	ldr	r3, [pc, #192]	@ (80061f4 <prog_param+0x760>)
 8006134:	78db      	ldrb	r3, [r3, #3]
 8006136:	2201      	movs	r2, #1
 8006138:	4053      	eors	r3, r2
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	d103      	bne.n	8006148 <prog_param+0x6b4>
		flagsb[f_luzb]= 1;// bset flagsb,#f_luzb
 8006140:	4b33      	ldr	r3, [pc, #204]	@ (8006210 <prog_param+0x77c>)
 8006142:	2201      	movs	r2, #1
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	e000      	b.n	800614a <prog_param+0x6b6>
			goto noOnLuz;
 8006148:	46c0      	nop			@ (mov r8, r8)
		if(!flags_menu[2]){//	btjf flags_menu,#2,noOffManto
 800614a:	4b2a      	ldr	r3, [pc, #168]	@ (80061f4 <prog_param+0x760>)
 800614c:	789b      	ldrb	r3, [r3, #2]
 800614e:	2201      	movs	r2, #1
 8006150:	4053      	eors	r3, r2
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d103      	bne.n	8006160 <prog_param+0x6cc>
		timerOffManto = 120;//	mov	 timerOffManto,#120;	/ carga tiempo de apagado de mantenimiento (minutos)
 8006158:	4b32      	ldr	r3, [pc, #200]	@ (8006224 <prog_param+0x790>)
 800615a:	2278      	movs	r2, #120	@ 0x78
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	e000      	b.n	8006162 <prog_param+0x6ce>
			goto noOffManto;
 8006160:	46c0      	nop			@ (mov r8, r8)
		copiaPlantilla [cescala] = 0;//mov cescala,#$00
 8006162:	4b31      	ldr	r3, [pc, #196]	@ (8006228 <prog_param+0x794>)
 8006164:	2252      	movs	r2, #82	@ 0x52
 8006166:	2100      	movs	r1, #0
 8006168:	5499      	strb	r1, [r3, r2]
		if(!flags_menu[4]){//btjf flags_menu,#4,noFahrenheitFlagDpy
 800616a:	4b22      	ldr	r3, [pc, #136]	@ (80061f4 <prog_param+0x760>)
 800616c:	791b      	ldrb	r3, [r3, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	4053      	eors	r3, r2
 8006172:	b2db      	uxtb	r3, r3
 8006174:	2b00      	cmp	r3, #0
 8006176:	d104      	bne.n	8006182 <prog_param+0x6ee>
		copiaPlantilla [cescala] = 0x20;//mov cescala,#$20
 8006178:	4b2b      	ldr	r3, [pc, #172]	@ (8006228 <prog_param+0x794>)
 800617a:	2252      	movs	r2, #82	@ 0x52
 800617c:	2120      	movs	r1, #32
 800617e:	5499      	strb	r1, [r3, r2]
 8006180:	e000      	b.n	8006184 <prog_param+0x6f0>
			goto noFahrenheitFlagDpy;
 8006182:	46c0      	nop			@ (mov r8, r8)
		if(copiaPlantilla [cescala] == reePlantilla[eeescala]){
 8006184:	4b28      	ldr	r3, [pc, #160]	@ (8006228 <prog_param+0x794>)
 8006186:	2252      	movs	r2, #82	@ 0x52
 8006188:	5c9a      	ldrb	r2, [r3, r2]
 800618a:	4b20      	ldr	r3, [pc, #128]	@ (800620c <prog_param+0x778>)
 800618c:	2152      	movs	r1, #82	@ 0x52
 800618e:	5c5b      	ldrb	r3, [r3, r1]
 8006190:	429a      	cmp	r2, r3
 8006192:	d012      	beq.n	80061ba <prog_param+0x726>
		waux = copiaPlantilla [cescala];//	mov			waux,cescala;
 8006194:	4b24      	ldr	r3, [pc, #144]	@ (8006228 <prog_param+0x794>)
 8006196:	2252      	movs	r2, #82	@ 0x52
 8006198:	5c9a      	ldrb	r2, [r3, r2]
 800619a:	4b24      	ldr	r3, [pc, #144]	@ (800622c <prog_param+0x798>)
 800619c:	701a      	strb	r2, [r3, #0]
		wreeprom(waux, &eePlantilla[eeescala]);//	call		wreeprom;
 800619e:	4b23      	ldr	r3, [pc, #140]	@ (800622c <prog_param+0x798>)
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	001a      	movs	r2, r3
 80061a4:	4b22      	ldr	r3, [pc, #136]	@ (8006230 <prog_param+0x79c>)
 80061a6:	0019      	movs	r1, r3
 80061a8:	0010      	movs	r0, r2
 80061aa:	f001 fb39 	bl	8007820 <wreeprom>
		reePlantilla[eeescala] = waux;
 80061ae:	4b1f      	ldr	r3, [pc, #124]	@ (800622c <prog_param+0x798>)
 80061b0:	7819      	ldrb	r1, [r3, #0]
 80061b2:	4b16      	ldr	r3, [pc, #88]	@ (800620c <prog_param+0x778>)
 80061b4:	2252      	movs	r2, #82	@ 0x52
 80061b6:	5499      	strb	r1, [r3, r2]
		 goto cancel_prog; //jp cancel_prog
 80061b8:	e0d8      	b.n	800636c <prog_param+0x8d8>
			goto noCambiaEscala;//	jreq noCambiaEscala
 80061ba:	46c0      	nop			@ (mov r8, r8)
		 goto cancel_prog; //jp cancel_prog
 80061bc:	e0d6      	b.n	800636c <prog_param+0x8d8>
			goto fin_menu2;
 80061be:	46c0      	nop			@ (mov r8, r8)
 80061c0:	e0e5      	b.n	800638e <prog_param+0x8fa>
			goto fin_menu2;//	jrne fin_menu2;
 80061c2:	46c0      	nop			@ (mov r8, r8)
		goto fin_prog_param;  //jp fin_prog_param
 80061c4:	e0e3      	b.n	800638e <prog_param+0x8fa>
			switch(STM8_A)
 80061c6:	009a      	lsls	r2, r3, #2
 80061c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006234 <prog_param+0x7a0>)
 80061ca:	18d3      	adds	r3, r2, r3
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	469f      	mov	pc, r3
			{
				case 0:  goto opc00m02nv2;
 80061d0:	46c0      	nop			@ (mov r8, r8)

//opcion +++++++
opc00m02nv2:
			//;mov			datdig1,#$00;	"O"
			//;mov			datdig2,#$0F;	"F"
			if(btn_pr[b1_f1]){//	btjt btn_pr,#b1_f1,toggle_opc00m02nv2
 80061d2:	4b07      	ldr	r3, [pc, #28]	@ (80061f0 <prog_param+0x75c>)
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d12e      	bne.n	8006238 <prog_param+0x7a4>
				goto toggle_opc00m02nv2;
			}
			if(btn_pr[b3_f1]){//	btjt btn_pr,#b3_f1,toggle_opc00m02nv2
 80061da:	4b05      	ldr	r3, [pc, #20]	@ (80061f0 <prog_param+0x75c>)
 80061dc:	791b      	ldrb	r3, [r3, #4]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d036      	beq.n	8006250 <prog_param+0x7bc>
				goto toggle_opc00m02nv2;
 80061e2:	e02a      	b.n	800623a <prog_param+0x7a6>
 80061e4:	20000139 	.word	0x20000139
 80061e8:	20000145 	.word	0x20000145
 80061ec:	20000167 	.word	0x20000167
 80061f0:	20000c0c 	.word	0x20000c0c
 80061f4:	20000c64 	.word	0x20000c64
 80061f8:	20000c1e 	.word	0x20000c1e
 80061fc:	20000c20 	.word	0x20000c20
 8006200:	20000c1c 	.word	0x20000c1c
 8006204:	200008d4 	.word	0x200008d4
 8006208:	20000b70 	.word	0x20000b70
 800620c:	20000cac 	.word	0x20000cac
 8006210:	20000c04 	.word	0x20000c04
 8006214:	20000c1b 	.word	0x20000c1b
 8006218:	200000b8 	.word	0x200000b8
 800621c:	20000c1a 	.word	0x20000c1a
 8006220:	0801b384 	.word	0x0801b384
 8006224:	20000c6d 	.word	0x20000c6d
 8006228:	20000138 	.word	0x20000138
 800622c:	20000b6f 	.word	0x20000b6f
 8006230:	0803f052 	.word	0x0803f052
 8006234:	0801b398 	.word	0x0801b398
				goto toggle_opc00m02nv2;
 8006238:	46c0      	nop			@ (mov r8, r8)
			}
			goto dpy_opc00m02nv2; //	jra			dpy_opc00m02nv2
toggle_opc00m02nv2:
			flags_menu[2] ^= 0x2;//bcpl flags_menu,#2
 800623a:	4b57      	ldr	r3, [pc, #348]	@ (8006398 <prog_param+0x904>)
 800623c:	789b      	ldrb	r3, [r3, #2]
 800623e:	001a      	movs	r2, r3
 8006240:	2302      	movs	r3, #2
 8006242:	4053      	eors	r3, r2
 8006244:	1e5a      	subs	r2, r3, #1
 8006246:	4193      	sbcs	r3, r2
 8006248:	b2da      	uxtb	r2, r3
 800624a:	4b53      	ldr	r3, [pc, #332]	@ (8006398 <prog_param+0x904>)
 800624c:	709a      	strb	r2, [r3, #2]
 800624e:	e000      	b.n	8006252 <prog_param+0x7be>
			goto dpy_opc00m02nv2; //	jra			dpy_opc00m02nv2
 8006250:	46c0      	nop			@ (mov r8, r8)

dpy_opc00m02nv2:
			op_menu (0x28, 0x01);
 8006252:	2101      	movs	r1, #1
 8006254:	2028      	movs	r0, #40	@ 0x28
 8006256:	f001 faf7 	bl	8007848 <op_menu>
			//datdig1 = 0x28;//	mov			datdig1,#$28;	"r"
			//datdig2 = 0x01;//	mov			datdig2,#$01;	"1"
			if(!flags_menu[2]){//	btjf flags_menu,#2,dpy2_opc00m02nv2
 800625a:	4b4f      	ldr	r3, [pc, #316]	@ (8006398 <prog_param+0x904>)
 800625c:	789b      	ldrb	r3, [r3, #2]
 800625e:	2201      	movs	r2, #1
 8006260:	4053      	eors	r3, r2
 8006262:	b2db      	uxtb	r3, r3
 8006264:	2b00      	cmp	r3, #0
 8006266:	d104      	bne.n	8006272 <prog_param+0x7de>
				goto dpy2_opc00m02nv2;
			}
			op_menu (0x00, 0x1D);
 8006268:	211d      	movs	r1, #29
 800626a:	2000      	movs	r0, #0
 800626c:	f001 faec 	bl	8007848 <op_menu>
 8006270:	e000      	b.n	8006274 <prog_param+0x7e0>
				goto dpy2_opc00m02nv2;
 8006272:	46c0      	nop			@ (mov r8, r8)
			//datdig1 = 0x00;//	mov			datdig1,#$00;	"o"
			//datdig2 = 0x1D;//	mov			datdig2,#$1D;	"n"
dpy2_opc00m02nv2:
			datled_clear();
 8006274:	f001 fb02 	bl	800787c <datled_clear>
			//BitClear(datled,0);// bres		datled,#0;		/ apaga el punto
			//BitClear(datled,1);// bres		datled,#1;		/ apaga el signo

			goto ask_enter_m02nv2;
 8006278:	e066      	b.n	8006348 <prog_param+0x8b4>
				case 1:  goto opc01m02nv2;
 800627a:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc01m02nv2:
			//;mov			datdig1,#$11;	"L"
			//;mov			datdig2,#$27;	"U"

			if(btn_pr[b1_f1]){//btjt btn_pr,#b1_f1,toggle_opc01m02nv2
 800627c:	4b47      	ldr	r3, [pc, #284]	@ (800639c <prog_param+0x908>)
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d104      	bne.n	800628e <prog_param+0x7fa>
				goto toggle_opc01m02nv2;
			}
			if(btn_pr[b3_f1]){ //btjt btn_pr,#b3_f1,toggle_opc01m02nv2
 8006284:	4b45      	ldr	r3, [pc, #276]	@ (800639c <prog_param+0x908>)
 8006286:	791b      	ldrb	r3, [r3, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00c      	beq.n	80062a6 <prog_param+0x812>
				goto toggle_opc01m02nv2;
 800628c:	e000      	b.n	8006290 <prog_param+0x7fc>
				goto toggle_opc01m02nv2;
 800628e:	46c0      	nop			@ (mov r8, r8)
			}
			goto dpy_opc01m02nv2; //jra dpy_opc01m02nv2
 toggle_opc01m02nv2:
 	 	 	flags_menu[3] ^= 1;//bcpl flags_menu,#3
 8006290:	4b41      	ldr	r3, [pc, #260]	@ (8006398 <prog_param+0x904>)
 8006292:	78db      	ldrb	r3, [r3, #3]
 8006294:	2201      	movs	r2, #1
 8006296:	4053      	eors	r3, r2
 8006298:	b2db      	uxtb	r3, r3
 800629a:	1e5a      	subs	r2, r3, #1
 800629c:	4193      	sbcs	r3, r2
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	4b3d      	ldr	r3, [pc, #244]	@ (8006398 <prog_param+0x904>)
 80062a2:	70da      	strb	r2, [r3, #3]
 80062a4:	e000      	b.n	80062a8 <prog_param+0x814>
			goto dpy_opc01m02nv2; //jra dpy_opc01m02nv2
 80062a6:	46c0      	nop			@ (mov r8, r8)

 dpy_opc01m02nv2:
 	 	 	op_menu (0x00, 0x0f);
 80062a8:	210f      	movs	r1, #15
 80062aa:	2000      	movs	r0, #0
 80062ac:	f001 facc 	bl	8007848 <op_menu>
			//datdig1 = 0x00;//mov datdig1,#$00;	"0"
			//datdig2 = 0x0f;//mov datdig2,#$0f;	"f"
			if(!flags_menu[3]){ //btjf flags_menu,#3,dpy2_opc01m02nv2
 80062b0:	4b39      	ldr	r3, [pc, #228]	@ (8006398 <prog_param+0x904>)
 80062b2:	78db      	ldrb	r3, [r3, #3]
 80062b4:	2201      	movs	r2, #1
 80062b6:	4053      	eors	r3, r2
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d104      	bne.n	80062c8 <prog_param+0x834>
				goto dpy2_opc01m02nv2;
			}
			op_menu (0x00, 0x1D);
 80062be:	211d      	movs	r1, #29
 80062c0:	2000      	movs	r0, #0
 80062c2:	f001 fac1 	bl	8007848 <op_menu>
 80062c6:	e000      	b.n	80062ca <prog_param+0x836>
				goto dpy2_opc01m02nv2;
 80062c8:	46c0      	nop			@ (mov r8, r8)
			//datdig1 = 0x00;//mov datdig1,#$00	"O"
			//datdig2 = 0x1D;//mov datdig2,#$1D;	"n"
 dpy2_opc01m02nv2:
 	 	   datled_clear();
 80062ca:	f001 fad7 	bl	800787c <datled_clear>
 	 	   //BitClear(datled, 0);//bres datled,#0;		// apaga el punto
		   //BitClear(datled, 1);//bres datled,#1;		// apaga el signo

		   goto ask_enter_m02nv2;// jra ask_enter_m02nv2
 80062ce:	e03b      	b.n	8006348 <prog_param+0x8b4>
				case 2:  goto opc02m02nv2;
 80062d0:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc02m02nv2:
			//;mov			datdig1,#$27;	"U"
			//;mov			datdig2,#$1D;	"n"

			if(btn_pr[b1_f1]){//btjt btn_pr,#b1_f1,toggle_opc02m02nv2
 80062d2:	4b32      	ldr	r3, [pc, #200]	@ (800639c <prog_param+0x908>)
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d104      	bne.n	80062e4 <prog_param+0x850>
			   goto toggle_opc02m02nv2;
			}
			if(btn_pr[b3_f1]){//btjt btn_pr,#b3_f1,toggle_opc02m02nv2
 80062da:	4b30      	ldr	r3, [pc, #192]	@ (800639c <prog_param+0x908>)
 80062dc:	791b      	ldrb	r3, [r3, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00c      	beq.n	80062fc <prog_param+0x868>
			   goto toggle_opc02m02nv2;
 80062e2:	e000      	b.n	80062e6 <prog_param+0x852>
			   goto toggle_opc02m02nv2;
 80062e4:	46c0      	nop			@ (mov r8, r8)
			}
			goto dpy_opc02m02nv2;//jra dpy_opc02m02nv2
toggle_opc02m02nv2:
			flags_menu[4] ^= 1;//bcpl flags_menu,#4
 80062e6:	4b2c      	ldr	r3, [pc, #176]	@ (8006398 <prog_param+0x904>)
 80062e8:	791b      	ldrb	r3, [r3, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	4053      	eors	r3, r2
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	1e5a      	subs	r2, r3, #1
 80062f2:	4193      	sbcs	r3, r2
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	4b28      	ldr	r3, [pc, #160]	@ (8006398 <prog_param+0x904>)
 80062f8:	711a      	strb	r2, [r3, #4]
 80062fa:	e000      	b.n	80062fe <prog_param+0x86a>
			goto dpy_opc02m02nv2;//jra dpy_opc02m02nv2
 80062fc:	46c0      	nop			@ (mov r8, r8)

dpy_opc02m02nv2:
			  op_menu (0x29, 0x0C);
 80062fe:	210c      	movs	r1, #12
 8006300:	2029      	movs	r0, #41	@ 0x29
 8006302:	f001 faa1 	bl	8007848 <op_menu>
			  //datdig1 = 0x29;//mov datdig1,#$29;  	""
//			  /datdig2 = 0x0C;//mov datdig2,#$0C;	"C"
			  if(!flags_menu[4]){//btjf flags_menu,#4,dpy2_opc02m02nv2
 8006306:	4b24      	ldr	r3, [pc, #144]	@ (8006398 <prog_param+0x904>)
 8006308:	791b      	ldrb	r3, [r3, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	4053      	eors	r3, r2
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b00      	cmp	r3, #0
 8006312:	d104      	bne.n	800631e <prog_param+0x88a>
				  goto dpy2_opc02m02nv2;
			  }
			  op_menu (0x29, 0x0F);
 8006314:	210f      	movs	r1, #15
 8006316:	2029      	movs	r0, #41	@ 0x29
 8006318:	f001 fa96 	bl	8007848 <op_menu>
 800631c:	e000      	b.n	8006320 <prog_param+0x88c>
				  goto dpy2_opc02m02nv2;
 800631e:	46c0      	nop			@ (mov r8, r8)
			  //datdig1 = 0x29;//mov datdig1,#$29;	""
			  //datdig2 = 0x0F;//mov datdig2,#$0F		"F"
dpy2_opc02m02nv2:
				datled_clear();
 8006320:	f001 faac 	bl	800787c <datled_clear>
				//BitClear (datled,0);//bres datled,#0;				/ apaga el punto
				//BitClear (datled,1); // bres datled,#1;			/ apaga el signo

				goto ask_enter_m02nv2;//jra ask_enter_m02nv2;
 8006324:	e010      	b.n	8006348 <prog_param+0x8b4>
				case 3:  goto opc03m02nv2;
 8006326:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc03m02nv2:
			 op_menu (0x05, 0x0E);
 8006328:	210e      	movs	r1, #14
 800632a:	2005      	movs	r0, #5
 800632c:	f001 fa8c 	bl	8007848 <op_menu>
			 //datdig1 = 0x05;//mov datdig1,#$05;		"S"
			 //datdig2 = 0x0E;//mov datdig2,#$0E;		"E"
			 goto ask_enter_m02nv2;//jra ask_enter_m02nv2
 8006330:	e00a      	b.n	8006348 <prog_param+0x8b4>
				case 4:  goto opc04m02nv2;
 8006332:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc04m02nv2:
			 op_menu (0x1F, 0x0E);
 8006334:	210e      	movs	r1, #14
 8006336:	201f      	movs	r0, #31
 8006338:	f001 fa86 	bl	8007848 <op_menu>
			 //datdig1 = 0x1F;//mov datdig1,#$1F		" "
			 //datdig2 = 0x0E;//mov datdig2,#$0E		"E"
			 goto ask_enter_m02nv2;//jra ask_enter_m02nv2
 800633c:	e004      	b.n	8006348 <prog_param+0x8b4>
				default: goto opcNAm02nv2;
 800633e:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opcNAm02nv2:
			 op_menu (0x26, 0x26);
 8006340:	2126      	movs	r1, #38	@ 0x26
 8006342:	2026      	movs	r0, #38	@ 0x26
 8006344:	f001 fa80 	bl	8007848 <op_menu>
			 //datdig1 = 0x26;//mov datdig1,#$26;		"-"
			 //datdig2 = 0x26;//mov datdig2,#$26	    "-"


ask_enter_m02nv2:
		if(!btn_pr[b2_f1]){//btjf btn_pr,#b2_f1,no_enter_m02nv2
 8006348:	4b14      	ldr	r3, [pc, #80]	@ (800639c <prog_param+0x908>)
 800634a:	789b      	ldrb	r3, [r3, #2]
 800634c:	2201      	movs	r2, #1
 800634e:	4053      	eors	r3, r2
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d103      	bne.n	800635e <prog_param+0x8ca>
			goto no_enter_m02nv2;
		}
		flagsb[f_nv2Menu2] = 0;//bres flagsb,#f_nv2Menu2;
 8006356:	4b12      	ldr	r3, [pc, #72]	@ (80063a0 <prog_param+0x90c>)
 8006358:	2200      	movs	r2, #0
 800635a:	711a      	strb	r2, [r3, #4]

no_enter_m02nv2:
		goto fin_prog_param; //jp fin_prog_param;
 800635c:	e017      	b.n	800638e <prog_param+0x8fa>
			goto no_enter_m02nv2;
 800635e:	46c0      	nop			@ (mov r8, r8)
		goto fin_prog_param; //jp fin_prog_param;
 8006360:	e015      	b.n	800638e <prog_param+0x8fa>
		goto cancel_prog;
 8006362:	46c0      	nop			@ (mov r8, r8)
 8006364:	e002      	b.n	800636c <prog_param+0x8d8>
		goto cancel_prog;//jp cancel_prog;
 8006366:	46c0      	nop			@ (mov r8, r8)
 8006368:	e000      	b.n	800636c <prog_param+0x8d8>
		goto cancel_prog; ////	jp	cancel_prog   / S, sal sin realizar ningn cambio
 800636a:	46c0      	nop			@ (mov r8, r8)
//;============================================================

cancel_prog:
		Bclear_Clear_trfst(flagsb, flagsb,f_prog, f_sprm);
 800636c:	490c      	ldr	r1, [pc, #48]	@ (80063a0 <prog_param+0x90c>)
 800636e:	480c      	ldr	r0, [pc, #48]	@ (80063a0 <prog_param+0x90c>)
 8006370:	2303      	movs	r3, #3
 8006372:	2201      	movs	r2, #1
 8006374:	f007 f95d 	bl	800d632 <Bclear_Clear_trfst>
//		BitClear(flagsb,f_prog);//bres flagsb,#f_prog
//		BitClear(flagsb,f_sprm); //bres flagsb,#f_sprm
		//bres		flagsb,#f_sgpo;								/ cancela bandera de programacion
		Bclear_Clear_trfst(flagsb, flagsb,f_ulck, f_menu2);
 8006378:	4909      	ldr	r1, [pc, #36]	@ (80063a0 <prog_param+0x90c>)
 800637a:	4809      	ldr	r0, [pc, #36]	@ (80063a0 <prog_param+0x90c>)
 800637c:	2302      	movs	r3, #2
 800637e:	2205      	movs	r2, #5
 8006380:	f007 f957 	bl	800d632 <Bclear_Clear_trfst>
//		BitClear(flagsb,f_ulck); //bres flagsb,#f_ulck
//		BitClear(flagsb,f_menu2); // bres flagsb,#f_menu2
		flagsb[f_nv2Menu2] = 0; // bres flagsb,#f_nv2Menu2
 8006384:	4b06      	ldr	r3, [pc, #24]	@ (80063a0 <prog_param+0x90c>)
 8006386:	2200      	movs	r2, #0
 8006388:	711a      	strb	r2, [r3, #4]
fin_prog_param:
		//	bres		flagsb,#f_lmt									;//manuel_ Bandera que indica paso por el limite de programacion (segun definiciones de banderas)
		//	ret

}
 800638a:	e000      	b.n	800638e <prog_param+0x8fa>
		goto fin_prog_param; //jp fin_prog_param
 800638c:	46c0      	nop			@ (mov r8, r8)
}
 800638e:	46c0      	nop			@ (mov r8, r8)
 8006390:	46bd      	mov	sp, r7
 8006392:	b006      	add	sp, #24
 8006394:	bdb0      	pop	{r4, r5, r7, pc}
 8006396:	46c0      	nop			@ (mov r8, r8)
 8006398:	20000c64 	.word	0x20000c64
 800639c:	20000c0c 	.word	0x20000c0c
 80063a0:	20000c04 	.word	0x20000c04

080063a4 <md_dif_math>:
//;===================================================================================
//;LN 6338 ============================================================
//;subrrutina para la modificacion del valor porgramado para temperatura
void md_dif_math (){
 80063a4:	b580      	push	{r7, lr}
 80063a6:	af00      	add	r7, sp, #0
			flagsb[f_nd_temp]=1; 		// bset flagsb,#f_nd_temp			;// enciende bandera indica no es dato de temperatura
 80063a8:	4b06      	ldr	r3, [pc, #24]	@ (80063c4 <md_dif_math+0x20>)
 80063aa:	2201      	movs	r2, #1
 80063ac:	719a      	strb	r2, [r3, #6]
			//clrw X
			STM8_16_X = (uint16_t)STM8_A; 	// ld XL,A
 80063ae:	4b06      	ldr	r3, [pc, #24]	@ (80063c8 <md_dif_math+0x24>)
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	001a      	movs	r2, r3
 80063b4:	4b05      	ldr	r3, [pc, #20]	@ (80063cc <md_dif_math+0x28>)
 80063b6:	801a      	strh	r2, [r3, #0]
			//lmt_up_w = 0;					// clr lmt_up_w ******** 	Se comentaron estas dos instrucciones:
			//lmt_dw_w = 0;					// clr lmt_dw_w	********	En Ensamblador se borran solo 8 bits de una variable de 16 bits
			md_signfrac_math();				//				********	CGM 22/Nov/2024
 80063b8:	f000 f80a 	bl	80063d0 <md_signfrac_math>
}
 80063bc:	46c0      	nop			@ (mov r8, r8)
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	46c0      	nop			@ (mov r8, r8)
 80063c4:	20000c04 	.word	0x20000c04
 80063c8:	200008d4 	.word	0x200008d4
 80063cc:	200008d6 	.word	0x200008d6

080063d0 <md_signfrac_math>:
//;				------------------------------------------------------------
void md_signfrac_math(){
 80063d0:	b580      	push	{r7, lr}
 80063d2:	af00      	add	r7, sp, #0
	 	 	 if(btn_pr[b1_f1]){//btjt btn_pr,#b1_f1,inc_sf //
 80063d4:	4b4b      	ldr	r3, [pc, #300]	@ (8006504 <md_signfrac_math+0x134>)
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d121      	bne.n	8006420 <md_signfrac_math+0x50>
	 	 		 goto inc_sf;
	 	 	 }
	 	 	 if(btn_pr[b3_f1]){ //btjt btn_pr,#b3_f1,dec_sf //
 80063dc:	4b49      	ldr	r3, [pc, #292]	@ (8006504 <md_signfrac_math+0x134>)
 80063de:	791b      	ldrb	r3, [r3, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d14f      	bne.n	8006484 <md_signfrac_math+0xb4>
	 	 		 goto dec_sf;
	 	 	 }

	 	 	 if(cnt_btn != 0){//tnz cnt_btn
 80063e4:	4b48      	ldr	r3, [pc, #288]	@ (8006508 <md_signfrac_math+0x138>)
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d117      	bne.n	800641c <md_signfrac_math+0x4c>
	 	 		 goto fin_md_signfrac2_0;//jrne fin_md_signfrac2_0
	 	 	 }
	 	 	 cnt_btn = 25;//mov cnt_btn,#25
 80063ec:	4b46      	ldr	r3, [pc, #280]	@ (8006508 <md_signfrac_math+0x138>)
 80063ee:	2219      	movs	r2, #25
 80063f0:	701a      	strb	r2, [r3, #0]
	 	 	 if(cnt_btn_hld != 0){//tnz cnt_btn_hld
 80063f2:	4b46      	ldr	r3, [pc, #280]	@ (800650c <md_signfrac_math+0x13c>)
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d103      	bne.n	8006402 <md_signfrac_math+0x32>
	 	 		 goto md_signfrac2;//jrne md_signfrac2
	 	 	 }
	 	 	 cnt_btn = 10;//mov cnt_btn,#10
 80063fa:	4b43      	ldr	r3, [pc, #268]	@ (8006508 <md_signfrac_math+0x138>)
 80063fc:	220a      	movs	r2, #10
 80063fe:	701a      	strb	r2, [r3, #0]
 8006400:	e000      	b.n	8006404 <md_signfrac_math+0x34>
	 	 		 goto md_signfrac2;//jrne md_signfrac2
 8006402:	46c0      	nop			@ (mov r8, r8)
md_signfrac2:

			if(btn_pr[b1_f2]){ //btjt btn_pr,#b1_f2,inc_sf
 8006404:	4b3f      	ldr	r3, [pc, #252]	@ (8006504 <md_signfrac_math+0x134>)
 8006406:	785b      	ldrb	r3, [r3, #1]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10b      	bne.n	8006424 <md_signfrac_math+0x54>
				goto inc_sf;
			}
			if(btn_pr[b3_f2]){ //btjt btn_pr,#b3_f2,dec_sf
 800640c:	4b3d      	ldr	r3, [pc, #244]	@ (8006504 <md_signfrac_math+0x134>)
 800640e:	795b      	ldrb	r3, [r3, #5]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d139      	bne.n	8006488 <md_signfrac_math+0xb8>
				goto dec_sf;
			}

			cnt_btn_hld = 5;//mov cnt_btn_hld,#5
 8006414:	4b3d      	ldr	r3, [pc, #244]	@ (800650c <md_signfrac_math+0x13c>)
 8006416:	2205      	movs	r2, #5
 8006418:	701a      	strb	r2, [r3, #0]
fin_md_signfrac2_0:
			goto fin_md_signfrac2;
 800641a:	e067      	b.n	80064ec <md_signfrac_math+0x11c>
	 	 		 goto fin_md_signfrac2_0;//jrne fin_md_signfrac2_0
 800641c:	46c0      	nop			@ (mov r8, r8)
			goto fin_md_signfrac2;
 800641e:	e065      	b.n	80064ec <md_signfrac_math+0x11c>
	 	 		 goto inc_sf;
 8006420:	46c0      	nop			@ (mov r8, r8)
 8006422:	e000      	b.n	8006426 <md_signfrac_math+0x56>
				goto inc_sf;
 8006424:	46c0      	nop			@ (mov r8, r8)

//;        ---- incremento cuando se presiona la tecla + de la decima  ----------
inc_sf:
		 	 if((int16_t)STM8_16_X < (int16_t)lmt_up_w){//cpw X,lmt_up_w *******************************?
 8006426:	4b3a      	ldr	r3, [pc, #232]	@ (8006510 <md_signfrac_math+0x140>)
 8006428:	881b      	ldrh	r3, [r3, #0]
 800642a:	b21a      	sxth	r2, r3
 800642c:	4b39      	ldr	r3, [pc, #228]	@ (8006514 <md_signfrac_math+0x144>)
 800642e:	881b      	ldrh	r3, [r3, #0]
 8006430:	b21b      	sxth	r3, r3
 8006432:	429a      	cmp	r2, r3
 8006434:	db04      	blt.n	8006440 <md_signfrac_math+0x70>
			 	 goto inc_sf1; //jrslt inc_sf1
		 	 }
		 	 STM8_16_X = lmt_dw_w; //ldw X,lmt_dw_w   ; entonces carga el limite minimo para dar la vuelta
 8006436:	4b38      	ldr	r3, [pc, #224]	@ (8006518 <md_signfrac_math+0x148>)
 8006438:	881a      	ldrh	r2, [r3, #0]
 800643a:	4b35      	ldr	r3, [pc, #212]	@ (8006510 <md_signfrac_math+0x140>)
 800643c:	801a      	strh	r2, [r3, #0]
		 	 goto fin_md_signfrac;//jra fin_md_signfrac
 800643e:	e052      	b.n	80064e6 <md_signfrac_math+0x116>
			 	 goto inc_sf1; //jrslt inc_sf1
 8006440:	46c0      	nop			@ (mov r8, r8)
inc_sf1:
			if(flagsb[f_nd_temp]){//btjt flagsb,#f_nd_temp,inc_simple_ent
 8006442:	4b36      	ldr	r3, [pc, #216]	@ (800651c <md_signfrac_math+0x14c>)
 8006444:	799b      	ldrb	r3, [r3, #6]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10a      	bne.n	8006460 <md_signfrac_math+0x90>
				goto inc_simple_ent;
			}
			if((int16_t)STM8_16_X >= (int16_t)100 ){//cpw X,#100
 800644a:	4b31      	ldr	r3, [pc, #196]	@ (8006510 <md_signfrac_math+0x140>)
 800644c:	881b      	ldrh	r3, [r3, #0]
 800644e:	b21b      	sxth	r3, r3
 8006450:	2b63      	cmp	r3, #99	@ 0x63
 8006452:	dc0d      	bgt.n	8006470 <md_signfrac_math+0xa0>
				goto inc_ent;//jrsge inc_ent
			}
			if((int16_t)STM8_16_X < (int16_t)0xFF9C){//cpw X,#$FF9C
 8006454:	4b2e      	ldr	r3, [pc, #184]	@ (8006510 <md_signfrac_math+0x140>)
 8006456:	881b      	ldrh	r3, [r3, #0]
 8006458:	b21b      	sxth	r3, r3
 800645a:	3364      	adds	r3, #100	@ 0x64
 800645c:	db0a      	blt.n	8006474 <md_signfrac_math+0xa4>
				goto inc_ent;//JRSLT inc_ent
			}

inc_simple_ent:
 800645e:	e000      	b.n	8006462 <md_signfrac_math+0x92>
				goto inc_simple_ent;
 8006460:	46c0      	nop			@ (mov r8, r8)
			STM8_16_X += 1;//addw X,#1
 8006462:	4b2b      	ldr	r3, [pc, #172]	@ (8006510 <md_signfrac_math+0x140>)
 8006464:	881b      	ldrh	r3, [r3, #0]
 8006466:	3301      	adds	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	4b29      	ldr	r3, [pc, #164]	@ (8006510 <md_signfrac_math+0x140>)
 800646c:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac; //jra fin_md_signfrac
 800646e:	e03a      	b.n	80064e6 <md_signfrac_math+0x116>
				goto inc_ent;//jrsge inc_ent
 8006470:	46c0      	nop			@ (mov r8, r8)
 8006472:	e000      	b.n	8006476 <md_signfrac_math+0xa6>
				goto inc_ent;//JRSLT inc_ent
 8006474:	46c0      	nop			@ (mov r8, r8)
inc_ent:
			STM8_16_X += 10;//addw X,#10
 8006476:	4b26      	ldr	r3, [pc, #152]	@ (8006510 <md_signfrac_math+0x140>)
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	330a      	adds	r3, #10
 800647c:	b29a      	uxth	r2, r3
 800647e:	4b24      	ldr	r3, [pc, #144]	@ (8006510 <md_signfrac_math+0x140>)
 8006480:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac; //jra fin_md_signfrac
 8006482:	e030      	b.n	80064e6 <md_signfrac_math+0x116>
	 	 		 goto dec_sf;
 8006484:	46c0      	nop			@ (mov r8, r8)
 8006486:	e000      	b.n	800648a <md_signfrac_math+0xba>
				goto dec_sf;
 8006488:	46c0      	nop			@ (mov r8, r8)

//;        ---- decremento cuando se presiona la tecla + de la decima  ----------
dec_sf:
			if((int16_t)STM8_16_X > (int16_t)lmt_dw_w){//cpw X,lmt_dw_w
 800648a:	4b21      	ldr	r3, [pc, #132]	@ (8006510 <md_signfrac_math+0x140>)
 800648c:	881b      	ldrh	r3, [r3, #0]
 800648e:	b21a      	sxth	r2, r3
 8006490:	4b21      	ldr	r3, [pc, #132]	@ (8006518 <md_signfrac_math+0x148>)
 8006492:	881b      	ldrh	r3, [r3, #0]
 8006494:	b21b      	sxth	r3, r3
 8006496:	429a      	cmp	r2, r3
 8006498:	dc04      	bgt.n	80064a4 <md_signfrac_math+0xd4>
				goto dec_sf1;// jrsgt dec_sf1
			}
			STM8_16_X = lmt_up_w;//ldw  X,lmt_up_w ***********************************
 800649a:	4b1e      	ldr	r3, [pc, #120]	@ (8006514 <md_signfrac_math+0x144>)
 800649c:	881a      	ldrh	r2, [r3, #0]
 800649e:	4b1c      	ldr	r3, [pc, #112]	@ (8006510 <md_signfrac_math+0x140>)
 80064a0:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac;
 80064a2:	e020      	b.n	80064e6 <md_signfrac_math+0x116>
				goto dec_sf1;// jrsgt dec_sf1
 80064a4:	46c0      	nop			@ (mov r8, r8)

dec_sf1:
			if(flagsb[f_nd_temp]){// btjt flagsb,#f_nd_temp,dec_simple_ent
 80064a6:	4b1d      	ldr	r3, [pc, #116]	@ (800651c <md_signfrac_math+0x14c>)
 80064a8:	799b      	ldrb	r3, [r3, #6]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10a      	bne.n	80064c4 <md_signfrac_math+0xf4>
				goto dec_simple_ent;
			}
			if((int16_t)STM8_16_X > (int16_t)100){ //cpw X,#100;
 80064ae:	4b18      	ldr	r3, [pc, #96]	@ (8006510 <md_signfrac_math+0x140>)
 80064b0:	881b      	ldrh	r3, [r3, #0]
 80064b2:	b21b      	sxth	r3, r3
 80064b4:	2b64      	cmp	r3, #100	@ 0x64
 80064b6:	dc0d      	bgt.n	80064d4 <md_signfrac_math+0x104>
				goto dec_ent;//jrsgt dec_ent
			}
			if((int16_t)STM8_16_X <= (int16_t)0xFF9C){
 80064b8:	4b15      	ldr	r3, [pc, #84]	@ (8006510 <md_signfrac_math+0x140>)
 80064ba:	881b      	ldrh	r3, [r3, #0]
 80064bc:	b21b      	sxth	r3, r3
 80064be:	3363      	adds	r3, #99	@ 0x63
 80064c0:	db0a      	blt.n	80064d8 <md_signfrac_math+0x108>
				goto dec_ent; //jrsle dec_ent
			}

dec_simple_ent:
 80064c2:	e000      	b.n	80064c6 <md_signfrac_math+0xf6>
				goto dec_simple_ent;
 80064c4:	46c0      	nop			@ (mov r8, r8)
			STM8_16_X -= 1;//subw X,#1;
 80064c6:	4b12      	ldr	r3, [pc, #72]	@ (8006510 <md_signfrac_math+0x140>)
 80064c8:	881b      	ldrh	r3, [r3, #0]
 80064ca:	3b01      	subs	r3, #1
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	4b10      	ldr	r3, [pc, #64]	@ (8006510 <md_signfrac_math+0x140>)
 80064d0:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac;
 80064d2:	e008      	b.n	80064e6 <md_signfrac_math+0x116>
				goto dec_ent;//jrsgt dec_ent
 80064d4:	46c0      	nop			@ (mov r8, r8)
 80064d6:	e000      	b.n	80064da <md_signfrac_math+0x10a>
				goto dec_ent; //jrsle dec_ent
 80064d8:	46c0      	nop			@ (mov r8, r8)

dec_ent:
			STM8_16_X -= 10;//subw x,#10
 80064da:	4b0d      	ldr	r3, [pc, #52]	@ (8006510 <md_signfrac_math+0x140>)
 80064dc:	881b      	ldrh	r3, [r3, #0]
 80064de:	3b0a      	subs	r3, #10
 80064e0:	b29a      	uxth	r2, r3
 80064e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006510 <md_signfrac_math+0x140>)
 80064e4:	801a      	strh	r2, [r3, #0]



fin_md_signfrac:
			cnt_prog = 30;//mov cnt_prog, #30
 80064e6:	4b0e      	ldr	r3, [pc, #56]	@ (8006520 <md_signfrac_math+0x150>)
 80064e8:	221e      	movs	r2, #30
 80064ea:	701a      	strb	r2, [r3, #0]
fin_md_signfrac2:
			//ldw tempo2, X
			flagsb[f_nd_temp] = 0;//bres flagsb,#f_nd_temp			;// borra el proceso para dato de temperatura
 80064ec:	4b0b      	ldr	r3, [pc, #44]	@ (800651c <md_signfrac_math+0x14c>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	719a      	strb	r2, [r3, #6]
			wreg = lowByte(STM8_16_X);//mov wreg,tempo1					;// mueve el dato a wreg cuando es simple
 80064f2:	4b07      	ldr	r3, [pc, #28]	@ (8006510 <md_signfrac_math+0x140>)
 80064f4:	881b      	ldrh	r3, [r3, #0]
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006524 <md_signfrac_math+0x154>)
 80064fa:	701a      	strb	r2, [r3, #0]
			//ret
}
 80064fc:	46c0      	nop			@ (mov r8, r8)
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	46c0      	nop			@ (mov r8, r8)
 8006504:	20000c0c 	.word	0x20000c0c
 8006508:	20000c3e 	.word	0x20000c3e
 800650c:	20000b8f 	.word	0x20000b8f
 8006510:	200008d6 	.word	0x200008d6
 8006514:	20000c1e 	.word	0x20000c1e
 8006518:	20000c20 	.word	0x20000c20
 800651c:	20000c04 	.word	0x20000c04
 8006520:	20000b8e 	.word	0x20000b8e
 8006524:	20000b70 	.word	0x20000b70

08006528 <tdev_to_Word>:
/********************************************************************************************************
 * Convierte uint16_t foo = tdevl:tdevf
********************************************************************************************************/
//;  ----- _Rev STM32	CUBE IDE
uint16_t	tdev_to_Word(){
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
	uint16_t   foo;
	foo = (uint16_t)(tdevl * 256) + (uint16_t)(tdevf);
 800652e:	4b08      	ldr	r3, [pc, #32]	@ (8006550 <tdev_to_Word+0x28>)
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	021b      	lsls	r3, r3, #8
 8006534:	b29a      	uxth	r2, r3
 8006536:	4b07      	ldr	r3, [pc, #28]	@ (8006554 <tdev_to_Word+0x2c>)
 8006538:	781b      	ldrb	r3, [r3, #0]
 800653a:	0019      	movs	r1, r3
 800653c:	1dbb      	adds	r3, r7, #6
 800653e:	1852      	adds	r2, r2, r1
 8006540:	801a      	strh	r2, [r3, #0]
	return	foo;
 8006542:	1dbb      	adds	r3, r7, #6
 8006544:	881b      	ldrh	r3, [r3, #0]
}
 8006546:	0018      	movs	r0, r3
 8006548:	46bd      	mov	sp, r7
 800654a:	b002      	add	sp, #8
 800654c:	bd80      	pop	{r7, pc}
 800654e:	46c0      	nop			@ (mov r8, r8)
 8006550:	20000bcc 	.word	0x20000bcc
 8006554:	20000bcd 	.word	0x20000bcd

08006558 <TwoByteInArrayToWord>:
//--------------------------------------------------------------------------------------------------
uint16_t	TwoByteInArrayToWord (uint8_t  *PointArray){
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
	uint16_t   foo;
	foo = (uint16_t)((PointArray[0]) * 256) + (uint16_t)((PointArray [1]));
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	021b      	lsls	r3, r3, #8
 8006566:	b29a      	uxth	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3301      	adds	r3, #1
 800656c:	781b      	ldrb	r3, [r3, #0]
 800656e:	0019      	movs	r1, r3
 8006570:	200e      	movs	r0, #14
 8006572:	183b      	adds	r3, r7, r0
 8006574:	1852      	adds	r2, r2, r1
 8006576:	801a      	strh	r2, [r3, #0]
	return	 foo;
 8006578:	183b      	adds	r3, r7, r0
 800657a:	881b      	ldrh	r3, [r3, #0]
}
 800657c:	0018      	movs	r0, r3
 800657e:	46bd      	mov	sp, r7
 8006580:	b004      	add	sp, #16
 8006582:	bd80      	pop	{r7, pc}

08006584 <Load_ret1>:
//--------------------------------------------------------------------------------------------------
//;Carga retardos para entrar a funcion nocturno.
//Load_ret:
//;							mov			retnoct,#$14	;	/ Carga el retardo para entrar a nocturno con 20 minutos
//;  ----- _Rev STM32	CUBE IDE
void Load_ret1(){
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
    asm ("nop");
 8006588:	46c0      	nop			@ (mov r8, r8)
    asm ("nop");
 800658a:	46c0      	nop			@ (mov r8, r8)

}
 800658c:	46c0      	nop			@ (mov r8, r8)
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
	...

08006594 <Load_ret2>:
//;  ----- _Rev STM32	CUBE IDE
void Load_ret2 (){
 8006594:	b580      	push	{r7, lr}
 8006596:	af00      	add	r7, sp, #0
	cntpah = Plantilla[timepa] *60;		 // Carga el contador de tiempo de puerta abierta
 8006598:	4b05      	ldr	r3, [pc, #20]	@ (80065b0 <Load_ret2+0x1c>)
 800659a:	2249      	movs	r2, #73	@ 0x49
 800659c:	5c9b      	ldrb	r3, [r3, r2]
 800659e:	001a      	movs	r2, r3
 80065a0:	233c      	movs	r3, #60	@ 0x3c
 80065a2:	4353      	muls	r3, r2
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	4b03      	ldr	r3, [pc, #12]	@ (80065b4 <Load_ret2+0x20>)
 80065a8:	801a      	strh	r2, [r3, #0]
}
 80065aa:	46c0      	nop			@ (mov r8, r8)
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	200000b8 	.word	0x200000b8
 80065b4:	20000b82 	.word	0x20000b82

080065b8 <ldadaptivo>:
//;LN 5377	--------------------------------------------------------------------------------------------------
//;Rutina que carga el intervalo entre deshielos y el valor de comparacin para modo adaptivo
//;  ----- _Rev STM32	CUBE IDE
void ldadaptivo(){
 80065b8:	b580      	push	{r7, lr}
 80065ba:	af00      	add	r7, sp, #0
	interdhh = (Plantilla[interdh] * 3600) ;   // Toma el tiempo mnimo de interdeshielo en horas , 3600 Nmero de segundos por hora
 80065bc:	4b0c      	ldr	r3, [pc, #48]	@ (80065f0 <ldadaptivo+0x38>)
 80065be:	2246      	movs	r2, #70	@ 0x46
 80065c0:	5c9b      	ldrb	r3, [r3, r2]
 80065c2:	001a      	movs	r2, r3
 80065c4:	23e1      	movs	r3, #225	@ 0xe1
 80065c6:	011b      	lsls	r3, r3, #4
 80065c8:	4353      	muls	r3, r2
 80065ca:	b29a      	uxth	r2, r3
 80065cc:	4b09      	ldr	r3, [pc, #36]	@ (80065f4 <ldadaptivo+0x3c>)
 80065ce:	801a      	strh	r2, [r3, #0]

	coontimeh = (Plantilla[timeadap] * (interdhh/8));  		// Toma el parmetro de tiempo adaptivo
 80065d0:	4b07      	ldr	r3, [pc, #28]	@ (80065f0 <ldadaptivo+0x38>)
 80065d2:	2256      	movs	r2, #86	@ 0x56
 80065d4:	5c9b      	ldrb	r3, [r3, r2]
 80065d6:	001a      	movs	r2, r3
 80065d8:	4b06      	ldr	r3, [pc, #24]	@ (80065f4 <ldadaptivo+0x3c>)
 80065da:	881b      	ldrh	r3, [r3, #0]
 80065dc:	08db      	lsrs	r3, r3, #3
 80065de:	b29b      	uxth	r3, r3
 80065e0:	4353      	muls	r3, r2
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	4b04      	ldr	r3, [pc, #16]	@ (80065f8 <ldadaptivo+0x40>)
 80065e6:	801a      	strh	r2, [r3, #0]

	asm ("nop");
 80065e8:	46c0      	nop			@ (mov r8, r8)
												// Interdeshielo completamente adaptivo
}
 80065ea:	46c0      	nop			@ (mov r8, r8)
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	200000b8 	.word	0x200000b8
 80065f4:	20000bd2 	.word	0x20000bd2
 80065f8:	20000bd8 	.word	0x20000bd8

080065fc <blink_640>:
//;  ----- Manuel_Rev
//;  ----- _Rev STM32	CUBE IDE
void blink_640 (){
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
	uint16_t  foo = 0;
 8006602:	1dbb      	adds	r3, r7, #6
 8006604:	2200      	movs	r2, #0
 8006606:	801a      	strh	r2, [r3, #0]
	foo = cntblkh;
 8006608:	1dbb      	adds	r3, r7, #6
 800660a:	4a0e      	ldr	r2, [pc, #56]	@ (8006644 <blink_640+0x48>)
 800660c:	8812      	ldrh	r2, [r2, #0]
 800660e:	801a      	strh	r2, [r3, #0]
	foo = foo << 1;
 8006610:	1dba      	adds	r2, r7, #6
 8006612:	1dbb      	adds	r3, r7, #6
 8006614:	881b      	ldrh	r3, [r3, #0]
 8006616:	18db      	adds	r3, r3, r3
 8006618:	8013      	strh	r3, [r2, #0]
	foo = foo << 1;
 800661a:	1dba      	adds	r2, r7, #6
 800661c:	1dbb      	adds	r3, r7, #6
 800661e:	881b      	ldrh	r3, [r3, #0]
 8006620:	18db      	adds	r3, r3, r3
 8006622:	8013      	strh	r3, [r2, #0]
	waux =  lowByte(foo);
 8006624:	1dbb      	adds	r3, r7, #6
 8006626:	881b      	ldrh	r3, [r3, #0]
 8006628:	b2da      	uxtb	r2, r3
 800662a:	4b07      	ldr	r3, [pc, #28]	@ (8006648 <blink_640+0x4c>)
 800662c:	701a      	strb	r2, [r3, #0]
	wreg = 	highByte(foo);				//wreg;			/ En wreg quedan los mltiplos de 640 ms
 800662e:	1dbb      	adds	r3, r7, #6
 8006630:	881b      	ldrh	r3, [r3, #0]
 8006632:	0a1b      	lsrs	r3, r3, #8
 8006634:	b29b      	uxth	r3, r3
 8006636:	b2da      	uxtb	r2, r3
 8006638:	4b04      	ldr	r3, [pc, #16]	@ (800664c <blink_640+0x50>)
 800663a:	701a      	strb	r2, [r3, #0]
}
 800663c:	46c0      	nop			@ (mov r8, r8)
 800663e:	46bd      	mov	sp, r7
 8006640:	b002      	add	sp, #8
 8006642:	bd80      	pop	{r7, pc}
 8006644:	20000b68 	.word	0x20000b68
 8006648:	20000b6f 	.word	0x20000b6f
 800664c:	20000b70 	.word	0x20000b70

08006650 <sp_dpy>:
//;LN 5403	--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	sp_dpy (){				//sp_dpy:					;// manuel_math_change//	mov			tempo1,liminf_f ;// manuel_math_change//	liminff;
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
								// manuel_math_change//	mov			tempo2,liminf_i ;// manuel_math_change//	liminfl;
								//	ldw			X,liminf_w
								//			ldw     tempo2,X
	convadec_math(liminf_w);	//			call		convadec_math  ;// manuel_math_change//  convadec;		/ Despliega el Set Point que esta operando
 8006654:	4b03      	ldr	r3, [pc, #12]	@ (8006664 <sp_dpy+0x14>)
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	0018      	movs	r0, r3
 800665a:	f000 f8af 	bl	80067bc <convadec_math>
								//			//ret	;
}
 800665e:	46c0      	nop			@ (mov r8, r8)
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}
 8006664:	20000bc8 	.word	0x20000bc8

08006668 <dif_dpy>:
//;LN 5410	--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	dif_dpy (){					//	dif_dpy:			;// manuel_math_change// mov			tempo1,limsup_f ;// manuel_math_change// limsupf;	/ Toma lmite superior
 8006668:	b580      	push	{r7, lr}
 800666a:	b082      	sub	sp, #8
 800666c:	af00      	add	r7, sp, #0
									//  manuel_math_change// mov			tempo2,limsup_i ;// manuel_math_change// limsupl;
	uint16_t  foo = 0;			// ldw     X,limsup_w
 800666e:	1dbb      	adds	r3, r7, #6
 8006670:	2200      	movs	r2, #0
 8006672:	801a      	strh	r2, [r3, #0]
									// ldw     tempo2,X
									// manuel_math_change//  mov			wreg,liminf_f  ;// manuel_math_change//	liminff;	/ Toma lmite inferior
									// manuel_math_change//  mov			waux,liminf_i  ;// manuel_math_change//	liminfl;
									// ldw     X,liminf_w
									// ldw     waux,X
	foo = limsup_w - liminf_w;	// call		restfbcd_math   ;// manuel_math_change//     restfbcd;		/ Resta
 8006674:	4b07      	ldr	r3, [pc, #28]	@ (8006694 <dif_dpy+0x2c>)
 8006676:	8819      	ldrh	r1, [r3, #0]
 8006678:	4b07      	ldr	r3, [pc, #28]	@ (8006698 <dif_dpy+0x30>)
 800667a:	881a      	ldrh	r2, [r3, #0]
 800667c:	1dbb      	adds	r3, r7, #6
 800667e:	1a8a      	subs	r2, r1, r2
 8006680:	801a      	strh	r2, [r3, #0]
									// manuel_math_change//  call		convad10;		/ Despliega el Diferencial que este operando
	convadec_math(foo);			// call		conv_temper_positiva
 8006682:	1dbb      	adds	r3, r7, #6
 8006684:	881b      	ldrh	r3, [r3, #0]
 8006686:	0018      	movs	r0, r3
 8006688:	f000 f898 	bl	80067bc <convadec_math>
									// ret ;
}
 800668c:	46c0      	nop			@ (mov r8, r8)
 800668e:	46bd      	mov	sp, r7
 8006690:	b002      	add	sp, #8
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20000bca 	.word	0x20000bca
 8006698:	20000bc8 	.word	0x20000bc8

0800669c <minbrake_load>:
//;LN 5423	--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	minbrake_load (){			//	;Subrutina agregada para la optimizacin de cdigo  >> IJG JULIO 2012
 800669c:	b580      	push	{r7, lr}
 800669e:	af00      	add	r7, sp, #0
		wreg = Plantilla [minbrake];			// 	mov			wreg,minbrake;	/ Carga el tiempo mnimo de descanso del compresor
 80066a0:	4b09      	ldr	r3, [pc, #36]	@ (80066c8 <minbrake_load+0x2c>)
 80066a2:	2265      	movs	r2, #101	@ 0x65
 80066a4:	5c9a      	ldrb	r2, [r3, r2]
 80066a6:	4b09      	ldr	r3, [pc, #36]	@ (80066cc <minbrake_load+0x30>)
 80066a8:	701a      	strb	r2, [r3, #0]
		BaBentre10_math();			// 	call		BaBentre10_math   ;// manuel_math_change//  BaBentre10;
 80066aa:	f000 f99f 	bl	80069ec <BaBentre10_math>
		//  >>>>>>> ERROR, aqui no carga lo que hay en (waux:wreg)
		// tminstopl = resull;			//	mov			tminstopl,resull;
		// tminstoph = resulh;			//	mov			tminstoph,resulh;/ Carga el tiempo mnimo de descanso del compresor
		tminstoph = (resulh*256) + resull;			//;/ Carga el tiempo mnimo de descanso del compresor
 80066ae:	4b08      	ldr	r3, [pc, #32]	@ (80066d0 <minbrake_load+0x34>)
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	021b      	lsls	r3, r3, #8
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	4a07      	ldr	r2, [pc, #28]	@ (80066d4 <minbrake_load+0x38>)
 80066b8:	7812      	ldrb	r2, [r2, #0]
 80066ba:	189b      	adds	r3, r3, r2
 80066bc:	b29a      	uxth	r2, r3
 80066be:	4b06      	ldr	r3, [pc, #24]	@ (80066d8 <minbrake_load+0x3c>)
 80066c0:	801a      	strh	r2, [r3, #0]
}
 80066c2:	46c0      	nop			@ (mov r8, r8)
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	200000b8 	.word	0x200000b8
 80066cc:	20000b70 	.word	0x20000b70
 80066d0:	20000b62 	.word	0x20000b62
 80066d4:	20000b63 	.word	0x20000b63
 80066d8:	20000b7e 	.word	0x20000b7e

080066dc <desptdv_math>:
//;LN 6429 --------------------------------------------------------------------------------------------------
//;Rutina que despliega el dato de temperatura contenido en tdevdpy
void	desptdv_math (){
 80066dc:	b590      	push	{r4, r7, lr}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0

			// Valor de display para despliegue de informacion
			// tdevdpy_w =  tsac_w;
			// Valor de display para despliegue de informacion
			uint16_t  foo = 0;
 80066e2:	1dbb      	adds	r3, r7, #6
 80066e4:	2200      	movs	r2, #0
 80066e6:	801a      	strh	r2, [r3, #0]

			foo = tdevdpy_w;
 80066e8:	1dbb      	adds	r3, r7, #6
 80066ea:	4a31      	ldr	r2, [pc, #196]	@ (80067b0 <desptdv_math+0xd4>)
 80066ec:	8812      	ldrh	r2, [r2, #0]
 80066ee:	801a      	strh	r2, [r3, #0]
			//ldw			X,osdiur_w ;	/ Toma la constante de offset de diurno

off_diur:	//ldw     waux,X
			//call		sumafbcd_math   ;// manuel_math_change//    sumafbcd;
			//  waux:wreg = tempo2:tempo1 +  waux:wreg
			foo = 	foo	+ TwoByteInArrayToWord (&Plantilla[osdiur_H]);
 80066f0:	4b30      	ldr	r3, [pc, #192]	@ (80067b4 <desptdv_math+0xd8>)
 80066f2:	0018      	movs	r0, r3
 80066f4:	f7ff ff30 	bl	8006558 <TwoByteInArrayToWord>
 80066f8:	0003      	movs	r3, r0
 80066fa:	0019      	movs	r1, r3
 80066fc:	1dbb      	adds	r3, r7, #6
 80066fe:	1dba      	adds	r2, r7, #6
 8006700:	8812      	ldrh	r2, [r2, #0]
 8006702:	188a      	adds	r2, r1, r2
 8006704:	801a      	strh	r2, [r3, #0]

			if(Plantilla[escala] != 0x20){
 8006706:	4b2c      	ldr	r3, [pc, #176]	@ (80067b8 <desptdv_math+0xdc>)
 8006708:	2252      	movs	r2, #82	@ 0x52
 800670a:	5c9b      	ldrb	r3, [r3, r2]
 800670c:	2b20      	cmp	r3, #32
 800670e:	d145      	bne.n	800679c <desptdv_math+0xc0>
				goto	dpyTempCelcius;
			}
			if(!(foo & 0x8000)){					// / El dato es negativo?
 8006710:	1dbb      	adds	r3, r7, #6
 8006712:	2200      	movs	r2, #0
 8006714:	5e9b      	ldrsh	r3, [r3, r2]
 8006716:	2b00      	cmp	r3, #0
 8006718:	da22      	bge.n	8006760 <desptdv_math+0x84>
				goto positivo2Fahrenheit;
			}
			foo = (~foo) +1;
 800671a:	1dbb      	adds	r3, r7, #6
 800671c:	1dba      	adds	r2, r7, #6
 800671e:	8812      	ldrh	r2, [r2, #0]
 8006720:	4252      	negs	r2, r2
 8006722:	801a      	strh	r2, [r3, #0]
			foo = foo/2;
 8006724:	1dbb      	adds	r3, r7, #6
 8006726:	1dba      	adds	r2, r7, #6
 8006728:	8812      	ldrh	r2, [r2, #0]
 800672a:	0852      	lsrs	r2, r2, #1
 800672c:	801a      	strh	r2, [r3, #0]
			foo = foo * 18;
 800672e:	1dba      	adds	r2, r7, #6
 8006730:	1dbb      	adds	r3, r7, #6
 8006732:	881b      	ldrh	r3, [r3, #0]
 8006734:	1c19      	adds	r1, r3, #0
 8006736:	00c9      	lsls	r1, r1, #3
 8006738:	18cb      	adds	r3, r1, r3
 800673a:	18db      	adds	r3, r3, r3
 800673c:	8013      	strh	r3, [r2, #0]
			foo = foo/5;
 800673e:	1dbc      	adds	r4, r7, #6
 8006740:	1dbb      	adds	r3, r7, #6
 8006742:	881b      	ldrh	r3, [r3, #0]
 8006744:	2105      	movs	r1, #5
 8006746:	0018      	movs	r0, r3
 8006748:	f7f9 fce6 	bl	8000118 <__udivsi3>
 800674c:	0003      	movs	r3, r0
 800674e:	8023      	strh	r3, [r4, #0]
			foo = 320 - foo;
 8006750:	1dbb      	adds	r3, r7, #6
 8006752:	1dba      	adds	r2, r7, #6
 8006754:	8812      	ldrh	r2, [r2, #0]
 8006756:	21a0      	movs	r1, #160	@ 0xa0
 8006758:	0049      	lsls	r1, r1, #1
 800675a:	1a8a      	subs	r2, r1, r2
 800675c:	801a      	strh	r2, [r3, #0]
			goto	finConvFahrenheit;			//jra			finConvFahrenheit
 800675e:	e01e      	b.n	800679e <desptdv_math+0xc2>
				goto positivo2Fahrenheit;
 8006760:	46c0      	nop			@ (mov r8, r8)
positivo2Fahrenheit:
			foo = foo/2;
 8006762:	1dbb      	adds	r3, r7, #6
 8006764:	1dba      	adds	r2, r7, #6
 8006766:	8812      	ldrh	r2, [r2, #0]
 8006768:	0852      	lsrs	r2, r2, #1
 800676a:	801a      	strh	r2, [r3, #0]
			foo = foo * 18;
 800676c:	1dba      	adds	r2, r7, #6
 800676e:	1dbb      	adds	r3, r7, #6
 8006770:	881b      	ldrh	r3, [r3, #0]
 8006772:	1c19      	adds	r1, r3, #0
 8006774:	00c9      	lsls	r1, r1, #3
 8006776:	18cb      	adds	r3, r1, r3
 8006778:	18db      	adds	r3, r3, r3
 800677a:	8013      	strh	r3, [r2, #0]
			foo = foo/5;
 800677c:	1dbc      	adds	r4, r7, #6
 800677e:	1dbb      	adds	r3, r7, #6
 8006780:	881b      	ldrh	r3, [r3, #0]
 8006782:	2105      	movs	r1, #5
 8006784:	0018      	movs	r0, r3
 8006786:	f7f9 fcc7 	bl	8000118 <__udivsi3>
 800678a:	0003      	movs	r3, r0
 800678c:	8023      	strh	r3, [r4, #0]
			foo = foo + 320;
 800678e:	1dbb      	adds	r3, r7, #6
 8006790:	1dba      	adds	r2, r7, #6
 8006792:	8812      	ldrh	r2, [r2, #0]
 8006794:	3241      	adds	r2, #65	@ 0x41
 8006796:	32ff      	adds	r2, #255	@ 0xff
 8006798:	801a      	strh	r2, [r3, #0]
 800679a:	e000      	b.n	800679e <desptdv_math+0xc2>
				goto	dpyTempCelcius;
 800679c:	46c0      	nop			@ (mov r8, r8)
finConvFahrenheit:
			//ldw			tempo2,X

dpyTempCelcius:
			convadec_math(foo);						//;subrrutina para preparar los registros a mostrar temperatura
 800679e:	1dbb      	adds	r3, r7, #6
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	0018      	movs	r0, r3
 80067a4:	f000 f80a 	bl	80067bc <convadec_math>

}
 80067a8:	46c0      	nop			@ (mov r8, r8)
 80067aa:	46bd      	mov	sp, r7
 80067ac:	b003      	add	sp, #12
 80067ae:	bd90      	pop	{r4, r7, pc}
 80067b0:	20000bd0 	.word	0x20000bd0
 80067b4:	200000bd 	.word	0x200000bd
 80067b8:	200000b8 	.word	0x200000b8

080067bc <convadec_math>:
//;Rutina que convierte un nmero signado, normalizado a 128 y lo despliega
//;El dato esta en los registros tempo1 para la fraccin y tempo2 para el entero
//;============================================================
//;subrrutina para preparar los registros a mostrar temperatura
//;  ----- _Rev STM32	CUBE IDE
void convadec_math (uint16_t  tempo2){
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	0002      	movs	r2, r0
 80067c4:	1dbb      	adds	r3, r7, #6
 80067c6:	801a      	strh	r2, [r3, #0]

		offdpy();				//call		offdpy;
 80067c8:	f000 face 	bl	8006d68 <offdpy>

		//-------Procesamiento temporal de temperatura-------------------
		uint8_t tempo_2 =0;
 80067cc:	230f      	movs	r3, #15
 80067ce:	18fb      	adds	r3, r7, r3
 80067d0:	2200      	movs	r2, #0
 80067d2:	701a      	strb	r2, [r3, #0]
		uint8_t tempo_1 =0;
 80067d4:	230e      	movs	r3, #14
 80067d6:	18fb      	adds	r3, r7, r3
 80067d8:	2200      	movs	r2, #0
 80067da:	701a      	strb	r2, [r3, #0]

		if(!(tempo2 & 0x8000)){					// / El dato es negativo?
 80067dc:	1dbb      	adds	r3, r7, #6
 80067de:	2200      	movs	r2, #0
 80067e0:	5e9b      	ldrsh	r3, [r3, r2]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	da08      	bge.n	80067f8 <convadec_math+0x3c>
			goto conv_temper_positiva;
		}
      	//;manuel tratamiento para dato  negativo
		tempo2 = (~tempo2) +1;
 80067e6:	1dbb      	adds	r3, r7, #6
 80067e8:	1dba      	adds	r2, r7, #6
 80067ea:	8812      	ldrh	r2, [r2, #0]
 80067ec:	4252      	negs	r2, r2
 80067ee:	801a      	strh	r2, [r3, #0]
		datled[sign] = 1;			//bset		datled,#1;0x02;	/ Enciende el signo
 80067f0:	4b45      	ldr	r3, [pc, #276]	@ (8006908 <convadec_math+0x14c>)
 80067f2:	2201      	movs	r2, #1
 80067f4:	705a      	strb	r2, [r3, #1]
 80067f6:	e000      	b.n	80067fa <convadec_math+0x3e>
			goto conv_temper_positiva;
 80067f8:	46c0      	nop			@ (mov r8, r8)


	   //   ;manuel tratamiento para la fraccion positiva
conv_temper_positiva:
		tempo_1 = (uint8_t)(tempo2%10);		// guarda la decena
 80067fa:	1dbb      	adds	r3, r7, #6
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	210a      	movs	r1, #10
 8006800:	0018      	movs	r0, r3
 8006802:	f7f9 fd0f 	bl	8000224 <__aeabi_uidivmod>
 8006806:	000b      	movs	r3, r1
 8006808:	b29a      	uxth	r2, r3
 800680a:	230e      	movs	r3, #14
 800680c:	18fb      	adds	r3, r7, r3
 800680e:	701a      	strb	r2, [r3, #0]
		tempo_2 = (uint8_t)(tempo2/10);		// guarda el entero
 8006810:	1dbb      	adds	r3, r7, #6
 8006812:	881b      	ldrh	r3, [r3, #0]
 8006814:	210a      	movs	r1, #10
 8006816:	0018      	movs	r0, r3
 8006818:	f7f9 fc7e 	bl	8000118 <__udivsi3>
 800681c:	0003      	movs	r3, r0
 800681e:	b29a      	uxth	r2, r3
 8006820:	230f      	movs	r3, #15
 8006822:	18fb      	adds	r3, r7, r3
 8006824:	701a      	strb	r2, [r3, #0]

		if(!datled[1]){//if(!GetRegFlagState(datled, 1)){						// Enciende el signo
 8006826:	4b38      	ldr	r3, [pc, #224]	@ (8006908 <convadec_math+0x14c>)
 8006828:	785b      	ldrb	r3, [r3, #1]
 800682a:	2201      	movs	r2, #1
 800682c:	4053      	eors	r3, r2
 800682e:	b2db      	uxtb	r3, r3
 8006830:	2b00      	cmp	r3, #0
 8006832:	d116      	bne.n	8006862 <convadec_math+0xa6>
			goto conv_signo_positivo;
		}
		wreg = 0x23;
 8006834:	4b35      	ldr	r3, [pc, #212]	@ (800690c <convadec_math+0x150>)
 8006836:	2223      	movs	r2, #35	@ 0x23
 8006838:	701a      	strb	r2, [r3, #0]
		if(!flagsb[f_prog]){						// Esta en modo de programacin???
 800683a:	4b35      	ldr	r3, [pc, #212]	@ (8006910 <convadec_math+0x154>)
 800683c:	785b      	ldrb	r3, [r3, #1]
 800683e:	2201      	movs	r2, #1
 8006840:	4053      	eors	r3, r2
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2b00      	cmp	r3, #0
 8006846:	d103      	bne.n	8006850 <convadec_math+0x94>
			goto cp_25;
		}
		wreg = 0x64;
 8006848:	4b30      	ldr	r3, [pc, #192]	@ (800690c <convadec_math+0x150>)
 800684a:	2264      	movs	r2, #100	@ 0x64
 800684c:	701a      	strb	r2, [r3, #0]
 800684e:	e000      	b.n	8006852 <convadec_math+0x96>
			goto cp_25;
 8006850:	46c0      	nop			@ (mov r8, r8)
cp_25:
		if(tempo_2 >= wreg){			// La parte entera es Es mayor a wreg
 8006852:	4b2e      	ldr	r3, [pc, #184]	@ (800690c <convadec_math+0x150>)
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	220f      	movs	r2, #15
 8006858:	18ba      	adds	r2, r7, r2
 800685a:	7812      	ldrb	r2, [r2, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d318      	bcc.n	8006892 <convadec_math+0xd6>
			goto dpy_oL;			  // Despliega "-oL"
 8006860:	e03d      	b.n	80068de <convadec_math+0x122>
			goto conv_signo_positivo;
 8006862:	46c0      	nop			@ (mov r8, r8)
		}
		goto     convad10;
conv_signo_positivo:
		wreg = 0x63;
 8006864:	4b29      	ldr	r3, [pc, #164]	@ (800690c <convadec_math+0x150>)
 8006866:	2263      	movs	r2, #99	@ 0x63
 8006868:	701a      	strb	r2, [r3, #0]
		if(!flagsb[f_prog]){						// Esta en modo de programacin???
 800686a:	4b29      	ldr	r3, [pc, #164]	@ (8006910 <convadec_math+0x154>)
 800686c:	785b      	ldrb	r3, [r3, #1]
 800686e:	2201      	movs	r2, #1
 8006870:	4053      	eors	r3, r2
 8006872:	b2db      	uxtb	r3, r3
 8006874:	2b00      	cmp	r3, #0
 8006876:	d103      	bne.n	8006880 <convadec_math+0xc4>
			goto cp_99;
		}
		wreg = 0x64;
 8006878:	4b24      	ldr	r3, [pc, #144]	@ (800690c <convadec_math+0x150>)
 800687a:	2264      	movs	r2, #100	@ 0x64
 800687c:	701a      	strb	r2, [r3, #0]
 800687e:	e000      	b.n	8006882 <convadec_math+0xc6>
			goto cp_99;
 8006880:	46c0      	nop			@ (mov r8, r8)
cp_99:
		if(tempo_2 >= wreg){			// La parte entera es Es mayor a wreg
 8006882:	4b22      	ldr	r3, [pc, #136]	@ (800690c <convadec_math+0x150>)
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	220f      	movs	r2, #15
 8006888:	18ba      	adds	r2, r7, r2
 800688a:	7812      	ldrb	r2, [r2, #0]
 800688c:	429a      	cmp	r2, r3
 800688e:	d225      	bcs.n	80068dc <convadec_math+0x120>
			goto dpy_oL;			  // Despliega "-oL"
		}
convad10:
 8006890:	e000      	b.n	8006894 <convadec_math+0xd8>
		goto     convad10;
 8006892:	46c0      	nop			@ (mov r8, r8)
		if(tempo_2 >= 10){						//  El entero es mayor a 10 x
 8006894:	210f      	movs	r1, #15
 8006896:	187b      	adds	r3, r7, r1
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	2b09      	cmp	r3, #9
 800689c:	d80d      	bhi.n	80068ba <convadec_math+0xfe>
			goto soloent;
		}
fraccion:
 800689e:	46c0      	nop			@ (mov r8, r8)
		datled[dp]=1;//BitSet(datled,dp);;				// bset		datled,#0;0x01;	/ Enciende el punto decimal
 80068a0:	4b19      	ldr	r3, [pc, #100]	@ (8006908 <convadec_math+0x14c>)
 80068a2:	2201      	movs	r2, #1
 80068a4:	701a      	strb	r2, [r3, #0]
		//	ldw   	X,tempo2;	/ Despliega el entero en el dgito1
		//	jrne		dpy_sign_no_00;
		//	bres		datled,#1;0x02;	/ Apaga el signo
		//	dpy_sign_no_00:	swapw  	X
dpy_sign_no_00:
			op_menu (tempo_2,tempo_1);
 80068a6:	230e      	movs	r3, #14
 80068a8:	18fb      	adds	r3, r7, r3
 80068aa:	781a      	ldrb	r2, [r3, #0]
 80068ac:	187b      	adds	r3, r7, r1
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	0011      	movs	r1, r2
 80068b2:	0018      	movs	r0, r3
 80068b4:	f000 ffc8 	bl	8007848 <op_menu>
			//datdig1 = tempo_2;
			//datdig2 = tempo_1;
			goto	finconvad;
 80068b8:	e021      	b.n	80068fe <convadec_math+0x142>
			goto soloent;
 80068ba:	46c0      	nop			@ (mov r8, r8)

soloent:
		wreg = tempo_2; 		//mov			wreg,tempo2;
 80068bc:	4b13      	ldr	r3, [pc, #76]	@ (800690c <convadec_math+0x150>)
 80068be:	220f      	movs	r2, #15
 80068c0:	18ba      	adds	r2, r7, r2
 80068c2:	7812      	ldrb	r2, [r2, #0]
 80068c4:	701a      	strb	r2, [r3, #0]

soloent1:
		BaBentre10_math();		// call		BaBentre10_math
 80068c6:	f000 f891 	bl	80069ec <BaBentre10_math>
		op_menu (waux,wreg);
 80068ca:	4b12      	ldr	r3, [pc, #72]	@ (8006914 <convadec_math+0x158>)
 80068cc:	781a      	ldrb	r2, [r3, #0]
 80068ce:	4b0f      	ldr	r3, [pc, #60]	@ (800690c <convadec_math+0x150>)
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	0019      	movs	r1, r3
 80068d4:	0010      	movs	r0, r2
 80068d6:	f000 ffb7 	bl	8007848 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 80068da:	e010      	b.n	80068fe <convadec_math+0x142>
			goto dpy_oL;			  // Despliega "-oL"
 80068dc:	46c0      	nop			@ (mov r8, r8)

dpy_oL:
		if (GetRegFlagState(lowByte(cntblkh), 5)){
 80068de:	4b0e      	ldr	r3, [pc, #56]	@ (8006918 <convadec_math+0x15c>)
 80068e0:	881b      	ldrh	r3, [r3, #0]
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	001a      	movs	r2, r3
 80068e6:	2320      	movs	r3, #32
 80068e8:	4013      	ands	r3, r2
 80068ea:	d102      	bne.n	80068f2 <convadec_math+0x136>
			goto convadec_j02;
		}
		offdpy ();			//jp			offdpy;
 80068ec:	f000 fa3c 	bl	8006d68 <offdpy>
		goto	finconvad;
 80068f0:	e005      	b.n	80068fe <convadec_math+0x142>
			goto convadec_j02;
 80068f2:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
 80068f4:	2111      	movs	r1, #17
 80068f6:	2010      	movs	r0, #16
 80068f8:	f000 ffa6 	bl	8007848 <op_menu>
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 80068fc:	46c0      	nop			@ (mov r8, r8)
 80068fe:	46c0      	nop			@ (mov r8, r8)
 8006900:	46bd      	mov	sp, r7
 8006902:	b004      	add	sp, #16
 8006904:	bd80      	pop	{r7, pc}
 8006906:	46c0      	nop			@ (mov r8, r8)
 8006908:	20000bac 	.word	0x20000bac
 800690c:	20000b70 	.word	0x20000b70
 8006910:	20000c04 	.word	0x20000c04
 8006914:	20000b6f 	.word	0x20000b6f
 8006918:	20000b68 	.word	0x20000b68

0800691c <convad10>:
//-------------------------------------------
void convad10(uint8_t tempo_2){
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	0002      	movs	r2, r0
 8006924:	1dfb      	adds	r3, r7, #7
 8006926:	701a      	strb	r2, [r3, #0]

	uint8_t tempo_1 =0;
 8006928:	210f      	movs	r1, #15
 800692a:	187b      	adds	r3, r7, r1
 800692c:	2200      	movs	r2, #0
 800692e:	701a      	strb	r2, [r3, #0]

		if(tempo_2 >= 10){						//  El entero es mayor a 10 x
 8006930:	1dfb      	adds	r3, r7, #7
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	2b09      	cmp	r3, #9
 8006936:	d80c      	bhi.n	8006952 <convad10+0x36>
			goto soloent;
		}
fraccion:
 8006938:	46c0      	nop			@ (mov r8, r8)
		datled[0] = 1;//BitSet(datled,0);;				// Enciende punto decimal
 800693a:	4b10      	ldr	r3, [pc, #64]	@ (800697c <convad10+0x60>)
 800693c:	2201      	movs	r2, #1
 800693e:	701a      	strb	r2, [r3, #0]
		//	ldw   	X,tempo2;	/ Despliega el entero en el dgito1
		//	jrne		dpy_sign_no_00;
		//	bres		datled,#1;0x02;	/ Apaga el signo
		//	dpy_sign_no_00:	swapw  	X
		op_menu (tempo_2,tempo_1);
 8006940:	187b      	adds	r3, r7, r1
 8006942:	781a      	ldrb	r2, [r3, #0]
 8006944:	1dfb      	adds	r3, r7, #7
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	0011      	movs	r1, r2
 800694a:	0018      	movs	r0, r3
 800694c:	f000 ff7c 	bl	8007848 <op_menu>
		//datdig1 = tempo_2;
		//datdig2 = tempo_1;
		goto	finconvad;
 8006950:	e00f      	b.n	8006972 <convad10+0x56>
			goto soloent;
 8006952:	46c0      	nop			@ (mov r8, r8)

soloent:
		wreg = tempo_2; 		//mov			wreg,tempo2;
 8006954:	4b0a      	ldr	r3, [pc, #40]	@ (8006980 <convad10+0x64>)
 8006956:	1dfa      	adds	r2, r7, #7
 8006958:	7812      	ldrb	r2, [r2, #0]
 800695a:	701a      	strb	r2, [r3, #0]

soloent1:
		BaBentre10_math();		// call		BaBentre10_math
 800695c:	f000 f846 	bl	80069ec <BaBentre10_math>
		op_menu (waux,wreg);
 8006960:	4b08      	ldr	r3, [pc, #32]	@ (8006984 <convad10+0x68>)
 8006962:	781a      	ldrb	r2, [r3, #0]
 8006964:	4b06      	ldr	r3, [pc, #24]	@ (8006980 <convad10+0x64>)
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	0019      	movs	r1, r3
 800696a:	0010      	movs	r0, r2
 800696c:	f000 ff6c 	bl	8007848 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 8006970:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 8006972:	46c0      	nop			@ (mov r8, r8)
 8006974:	46bd      	mov	sp, r7
 8006976:	b004      	add	sp, #16
 8006978:	bd80      	pop	{r7, pc}
 800697a:	46c0      	nop			@ (mov r8, r8)
 800697c:	20000bac 	.word	0x20000bac
 8006980:	20000b70 	.word	0x20000b70
 8006984:	20000b6f 	.word	0x20000b6f

08006988 <soloent>:
//-------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void soloent (uint8_t  tempo2){
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	0002      	movs	r2, r0
 8006990:	1dfb      	adds	r3, r7, #7
 8006992:	701a      	strb	r2, [r3, #0]

soloent:
		wreg = tempo2; 		//mov			wreg,tempo_2;
 8006994:	4b09      	ldr	r3, [pc, #36]	@ (80069bc <soloent+0x34>)
 8006996:	1dfa      	adds	r2, r7, #7
 8006998:	7812      	ldrb	r2, [r2, #0]
 800699a:	701a      	strb	r2, [r3, #0]

soloent1:
		BaBentre10_math();		// call		BaBentre10_math
 800699c:	f000 f826 	bl	80069ec <BaBentre10_math>
		op_menu (waux,wreg);
 80069a0:	4b07      	ldr	r3, [pc, #28]	@ (80069c0 <soloent+0x38>)
 80069a2:	781a      	ldrb	r2, [r3, #0]
 80069a4:	4b05      	ldr	r3, [pc, #20]	@ (80069bc <soloent+0x34>)
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	0019      	movs	r1, r3
 80069aa:	0010      	movs	r0, r2
 80069ac:	f000 ff4c 	bl	8007848 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 80069b0:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 80069b2:	46c0      	nop			@ (mov r8, r8)
 80069b4:	46bd      	mov	sp, r7
 80069b6:	b002      	add	sp, #8
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	46c0      	nop			@ (mov r8, r8)
 80069bc:	20000b70 	.word	0x20000b70
 80069c0:	20000b6f 	.word	0x20000b6f

080069c4 <soloent1>:
//-------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void soloent1 (){
 80069c4:	b580      	push	{r7, lr}
 80069c6:	af00      	add	r7, sp, #0

		BaBentre10_math();		// call		BaBentre10_math
 80069c8:	f000 f810 	bl	80069ec <BaBentre10_math>
		op_menu (waux,wreg);
 80069cc:	4b05      	ldr	r3, [pc, #20]	@ (80069e4 <soloent1+0x20>)
 80069ce:	781a      	ldrb	r2, [r3, #0]
 80069d0:	4b05      	ldr	r3, [pc, #20]	@ (80069e8 <soloent1+0x24>)
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	0019      	movs	r1, r3
 80069d6:	0010      	movs	r0, r2
 80069d8:	f000 ff36 	bl	8007848 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 80069dc:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 80069de:	46c0      	nop			@ (mov r8, r8)
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	20000b6f 	.word	0x20000b6f
 80069e8:	20000b70 	.word	0x20000b70

080069ec <BaBentre10_math>:
//;LN 6574 Rutina que convierte un dato de tipo Byte a la forma Byte/10
//;en wreg esta el dato a convertir, y se regresa en waux las decenas y en wreg el residuo
//;--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	BaBentre10_math(void){
 80069ec:	b580      	push	{r7, lr}
 80069ee:	af00      	add	r7, sp, #0
		waux = 0;						//clr		 waux;    waux:wreg   ; solo trabaja sobre WREG
 80069f0:	4b11      	ldr	r3, [pc, #68]	@ (8006a38 <BaBentre10_math+0x4c>)
 80069f2:	2200      	movs	r2, #0
 80069f4:	701a      	strb	r2, [r3, #0]
		STM8_16_X = (uint16_t)wreg;
 80069f6:	4b11      	ldr	r3, [pc, #68]	@ (8006a3c <BaBentre10_math+0x50>)
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	001a      	movs	r2, r3
 80069fc:	4b10      	ldr	r3, [pc, #64]	@ (8006a40 <BaBentre10_math+0x54>)
 80069fe:	801a      	strh	r2, [r3, #0]
		wreg =  (uint8_t)STM8_16_X%10;				// wreg el residuo
 8006a00:	4b0f      	ldr	r3, [pc, #60]	@ (8006a40 <BaBentre10_math+0x54>)
 8006a02:	881b      	ldrh	r3, [r3, #0]
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	210a      	movs	r1, #10
 8006a08:	0018      	movs	r0, r3
 8006a0a:	f7f9 fc0b 	bl	8000224 <__aeabi_uidivmod>
 8006a0e:	000b      	movs	r3, r1
 8006a10:	b2da      	uxtb	r2, r3
 8006a12:	4b0a      	ldr	r3, [pc, #40]	@ (8006a3c <BaBentre10_math+0x50>)
 8006a14:	701a      	strb	r2, [r3, #0]
		waux = (uint8_t)STM8_16_X/10;					// waux las decenas
 8006a16:	4b0a      	ldr	r3, [pc, #40]	@ (8006a40 <BaBentre10_math+0x54>)
 8006a18:	881b      	ldrh	r3, [r3, #0]
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	210a      	movs	r1, #10
 8006a1e:	0018      	movs	r0, r3
 8006a20:	f7f9 fb7a 	bl	8000118 <__udivsi3>
 8006a24:	0003      	movs	r3, r0
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	4b03      	ldr	r3, [pc, #12]	@ (8006a38 <BaBentre10_math+0x4c>)
 8006a2a:	701a      	strb	r2, [r3, #0]
		conv60_6_math();
 8006a2c:	f000 f80a 	bl	8006a44 <conv60_6_math>
}
 8006a30:	46c0      	nop			@ (mov r8, r8)
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	46c0      	nop			@ (mov r8, r8)
 8006a38:	20000b6f 	.word	0x20000b6f
 8006a3c:	20000b70 	.word	0x20000b70
 8006a40:	200008d6 	.word	0x200008d6

08006a44 <conv60_6_math>:
//;Rutina que convierte un dato Byte/10 en formato 60_6 a valor de cuenta
//;en waux_wreg esta el dato a convertir, y se regresa el valor en resulh:resull
//;wreg y waux no sufern cambio
//;OJO!!!!!!   NO QUITAR DE AQUI PORQUE ES CONTINUACIN DE LA RUTINA ANTERIOR
//;  ----- Manuel_Rev
void conv60_6_math (void) {
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
	uint16_t  foo = 0;
 8006a4a:	1dbb      	adds	r3, r7, #6
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	801a      	strh	r2, [r3, #0]
	foo = (uint16_t)(6 * wreg); 						// ldw     X,#$0006, Convierte el Byte de residuo a valor de cuenta
 8006a50:	4b11      	ldr	r3, [pc, #68]	@ (8006a98 <conv60_6_math+0x54>)
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	1dba      	adds	r2, r7, #6
 8006a56:	1c19      	adds	r1, r3, #0
 8006a58:	1c0b      	adds	r3, r1, #0
 8006a5a:	18db      	adds	r3, r3, r3
 8006a5c:	185b      	adds	r3, r3, r1
 8006a5e:	18db      	adds	r3, r3, r3
 8006a60:	8013      	strh	r3, [r2, #0]
	foo = foo + (uint16_t)(60* waux);		// Convierte el Byte de decenas a valor de cuenta
 8006a62:	4b0e      	ldr	r3, [pc, #56]	@ (8006a9c <conv60_6_math+0x58>)
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	001a      	movs	r2, r3
 8006a68:	233c      	movs	r3, #60	@ 0x3c
 8006a6a:	4353      	muls	r3, r2
 8006a6c:	b299      	uxth	r1, r3
 8006a6e:	1dbb      	adds	r3, r7, #6
 8006a70:	1dba      	adds	r2, r7, #6
 8006a72:	8812      	ldrh	r2, [r2, #0]
 8006a74:	188a      	adds	r2, r1, r2
 8006a76:	801a      	strh	r2, [r3, #0]
	resulh = highByte(foo);
 8006a78:	1dbb      	adds	r3, r7, #6
 8006a7a:	881b      	ldrh	r3, [r3, #0]
 8006a7c:	0a1b      	lsrs	r3, r3, #8
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	4b07      	ldr	r3, [pc, #28]	@ (8006aa0 <conv60_6_math+0x5c>)
 8006a84:	701a      	strb	r2, [r3, #0]
	resull= lowByte(foo);
 8006a86:	1dbb      	adds	r3, r7, #6
 8006a88:	881b      	ldrh	r3, [r3, #0]
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	4b05      	ldr	r3, [pc, #20]	@ (8006aa4 <conv60_6_math+0x60>)
 8006a8e:	701a      	strb	r2, [r3, #0]
}
 8006a90:	46c0      	nop			@ (mov r8, r8)
 8006a92:	46bd      	mov	sp, r7
 8006a94:	b002      	add	sp, #8
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	20000b70 	.word	0x20000b70
 8006a9c:	20000b6f 	.word	0x20000b6f
 8006aa0:	20000b62 	.word	0x20000b62
 8006aa4:	20000b63 	.word	0x20000b63

08006aa8 <fallas>:
//;LN 4928 --------------------------------------------------------------------------------------------------
//;Rutina que determina el tipo de fallas a sealizar y desplegar
//;  ----- Manuel_Rev
fallas(){						//fallas:
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0

		flagsBuzzer[0] = 0;		//bres flagsBuzzer,#0
 8006aae:	4ba3      	ldr	r3, [pc, #652]	@ (8006d3c <fallas+0x294>)
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	701a      	strb	r2, [r3, #0]

	    if(edorefri != 0){ //tnz edorefri
 8006ab4:	4ba2      	ldr	r3, [pc, #648]	@ (8006d40 <fallas+0x298>)
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <fallas+0x18>
	      	 goto fallas10; //jrne fallas10
	    }
finfallas_00:
 8006abc:	46c0      	nop			@ (mov r8, r8)
	    goto finfallas; //jp finfallas
 8006abe:	e138      	b.n	8006d32 <fallas+0x28a>
	      	 goto fallas10; //jrne fallas10
 8006ac0:	46c0      	nop			@ (mov r8, r8)

fallas10:
	    if(edorefri == 1){//cp A,#1;
 8006ac2:	4b9f      	ldr	r3, [pc, #636]	@ (8006d40 <fallas+0x298>)
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d003      	beq.n	8006ad2 <fallas+0x2a>
	      	   goto fallas11;//jreq fallas11;
	    }
	    datled[5] = 0;			 //bres datled,#5
 8006aca:	4b9e      	ldr	r3, [pc, #632]	@ (8006d44 <fallas+0x29c>)
 8006acc:	2200      	movs	r2, #0
 8006ace:	715a      	strb	r2, [r3, #5]
 8006ad0:	e000      	b.n	8006ad4 <fallas+0x2c>
	      	   goto fallas11;//jreq fallas11;
 8006ad2:	46c0      	nop			@ (mov r8, r8)

fallas11:

		for(int k=0; k<8;k++){
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	607b      	str	r3, [r7, #4]
 8006ad8:	e014      	b.n	8006b04 <fallas+0x5c>
			if((trefst[k] ) | (trefst2[k]) | (flagsBattery [k])){//	tnz trefst,	tnz     trefst2,	tnz			flagsBattery
 8006ada:	4a9b      	ldr	r2, [pc, #620]	@ (8006d48 <fallas+0x2a0>)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	18d3      	adds	r3, r2, r3
 8006ae0:	781a      	ldrb	r2, [r3, #0]
 8006ae2:	499a      	ldr	r1, [pc, #616]	@ (8006d4c <fallas+0x2a4>)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	18cb      	adds	r3, r1, r3
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	4998      	ldr	r1, [pc, #608]	@ (8006d50 <fallas+0x2a8>)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	18cb      	adds	r3, r1, r3
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d107      	bne.n	8006b0e <fallas+0x66>
		for(int k=0; k<8;k++){
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	3301      	adds	r3, #1
 8006b02:	607b      	str	r3, [r7, #4]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b07      	cmp	r3, #7
 8006b08:	dde7      	ble.n	8006ada <fallas+0x32>
				goto fallas12;//jrne fallas12
			}
		}

finfallas_01:
 8006b0a:	46c0      	nop			@ (mov r8, r8)
	    goto finfallas_00; //  jra finfallas_00
 8006b0c:	e7d7      	b.n	8006abe <fallas+0x16>
				goto fallas12;//jrne fallas12
 8006b0e:	46c0      	nop			@ (mov r8, r8)

fallas12:
	    if(fauto[0]){//btjt fauto,#0,fallas16
 8006b10:	4b90      	ldr	r3, [pc, #576]	@ (8006d54 <fallas+0x2ac>)
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d12c      	bne.n	8006b72 <fallas+0xca>
	       	goto fallas16;//
	    }
	    datled[5] = 1;			//bset datled,#5
 8006b18:	4b8a      	ldr	r3, [pc, #552]	@ (8006d44 <fallas+0x29c>)
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	715a      	strb	r2, [r3, #5]
	    flagsBuzzer[0] = 1;		//bset flagsBuzzer,#0
 8006b1e:	4b87      	ldr	r3, [pc, #540]	@ (8006d3c <fallas+0x294>)
 8006b20:	2201      	movs	r2, #1
 8006b22:	701a      	strb	r2, [r3, #0]
	    //waux = 0x1F;			//mov waux,#$1F;
	    waux = 0x13;			//mov waux,#$13;
 8006b24:	4b8c      	ldr	r3, [pc, #560]	@ (8006d58 <fallas+0x2b0>)
 8006b26:	2213      	movs	r2, #19
 8006b28:	701a      	strb	r2, [r3, #0]
	    if(!trefst[f_sac]){//btjf trefst,#f_sac,fallas_j00
 8006b2a:	4b87      	ldr	r3, [pc, #540]	@ (8006d48 <fallas+0x2a0>)
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	4053      	eors	r3, r2
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d009      	beq.n	8006b4c <fallas+0xa4>
	       	goto fallas_j00;
 8006b38:	46c0      	nop			@ (mov r8, r8)
	    }
	    goto fallas15; //jra fallas15;

fallas_j00:
	    if(trefst[f_saa]){//btjt trefst,#f_saa,fallas_j01
 8006b3a:	4b83      	ldr	r3, [pc, #524]	@ (8006d48 <fallas+0x2a0>)
 8006b3c:	785b      	ldrb	r3, [r3, #1]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d019      	beq.n	8006b76 <fallas+0xce>
	       	goto fallas_j01;
 8006b42:	46c0      	nop			@ (mov r8, r8)
	    }
	    goto fallas20;//jra fallas20

fallas_j01:
	    //waux = 0x1F;//mov waux,#$1F
		waux = 0x13;			//mov waux,#$13;
 8006b44:	4b84      	ldr	r3, [pc, #528]	@ (8006d58 <fallas+0x2b0>)
 8006b46:	2213      	movs	r2, #19
 8006b48:	701a      	strb	r2, [r3, #0]
 8006b4a:	e000      	b.n	8006b4e <fallas+0xa6>
	    goto fallas15; //jra fallas15;
 8006b4c:	46c0      	nop			@ (mov r8, r8)

fallas15:
	    // tempo1 = waux;//mov tempo1, waux
	    //call Load_ret;		No hace nada en ensamblador
	    load_tiempoAhorro1();	//	call load_tiempoAhorro1;
 8006b4e:	f000 f977 	bl	8006e40 <load_tiempoAhorro1>
	    load_tiempoAhorro2();	//call		load_tiempoAhorro2;
 8006b52:	f000 f991 	bl	8006e78 <load_tiempoAhorro2>
	    // waux = tempo1;//mov waux,tempo1;

fallas_j02:
		datled_clear();
 8006b56:	f000 fe91 	bl	800787c <datled_clear>
		//BitClear(datled,0);			//bres datled,#0
		//BitClear(datled,1);			//bres datled,#1;
		//wreg = 0x13;//mov wreg,#$13;
		wreg = 0x01;//mov wreg,#$01;
 8006b5a:	4b80      	ldr	r3, [pc, #512]	@ (8006d5c <fallas+0x2b4>)
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	701a      	strb	r2, [r3, #0]
		op_menu (waux,wreg);
 8006b60:	4b7d      	ldr	r3, [pc, #500]	@ (8006d58 <fallas+0x2b0>)
 8006b62:	781a      	ldrb	r2, [r3, #0]
 8006b64:	4b7d      	ldr	r3, [pc, #500]	@ (8006d5c <fallas+0x2b4>)
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	0019      	movs	r1, r3
 8006b6a:	0010      	movs	r0, r2
 8006b6c:	f000 fe6c 	bl	8007848 <op_menu>
		//datdig1 = waux;//mov datdig1,waux;
		//datdig2 = wreg;//mov datdig2,wreg;
fallas16:
		goto finfallas;//jp finfallas
 8006b70:	e0df      	b.n	8006d32 <fallas+0x28a>
	       	goto fallas16;//
 8006b72:	46c0      	nop			@ (mov r8, r8)
		goto finfallas;//jp finfallas
 8006b74:	e0dd      	b.n	8006d32 <fallas+0x28a>
	    goto fallas20;//jra fallas20
 8006b76:	46c0      	nop			@ (mov r8, r8)

fallas20:
		if(!trefst[f_hv]){//btjf trefst,#f_hv,fallas_j07;
 8006b78:	4b73      	ldr	r3, [pc, #460]	@ (8006d48 <fallas+0x2a0>)
 8006b7a:	79db      	ldrb	r3, [r3, #7]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	4053      	eors	r3, r2
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d105      	bne.n	8006b92 <fallas+0xea>
			goto fallas_j07;
		}
		wreg_waux_conf(0x1F, 0x27, 1);
 8006b86:	2201      	movs	r2, #1
 8006b88:	2127      	movs	r1, #39	@ 0x27
 8006b8a:	201f      	movs	r0, #31
 8006b8c:	f000 fe84 	bl	8007898 <wreg_waux_conf>
 8006b90:	e000      	b.n	8006b94 <fallas+0xec>
			goto fallas_j07;
 8006b92:	46c0      	nop			@ (mov r8, r8)
		//wreg = 0x1F;//mov wreg,#$1F;			" "
		//waux = 0X27;//mov waux,#$27;			"U"
		//BitSet(flagsBuzzer,0);//bset flagsBuzzer,#0
fallas_j07:
		if(!trefst[f_lv]){//btjf trefst,#f_lv,fallas_j08
 8006b94:	4b6c      	ldr	r3, [pc, #432]	@ (8006d48 <fallas+0x2a0>)
 8006b96:	799b      	ldrb	r3, [r3, #6]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	4053      	eors	r3, r2
 8006b9c:	b2db      	uxtb	r3, r3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d105      	bne.n	8006bae <fallas+0x106>
			goto fallas_j08;
		}
		wreg_waux_conf(0x26, 0x27, 1);
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	2127      	movs	r1, #39	@ 0x27
 8006ba6:	2026      	movs	r0, #38	@ 0x26
 8006ba8:	f000 fe76 	bl	8007898 <wreg_waux_conf>
 8006bac:	e000      	b.n	8006bb0 <fallas+0x108>
			goto fallas_j08;
 8006bae:	46c0      	nop			@ (mov r8, r8)
		//wreg = 0x26;//mov wreg,#$26;			"-"
		//waux = 0x27;//mov waux,#$27;			"U"
		//BitSet(flagsBuzzer,0);//bset flagsBuzzer,#0
fallas_j08:
		if(!trefst2[f_tvolt]){//btjf trefst2,#f_tvolt,fallas_j08b
 8006bb0:	4b66      	ldr	r3, [pc, #408]	@ (8006d4c <fallas+0x2a4>)
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	4053      	eors	r3, r2
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d105      	bne.n	8006bca <fallas+0x122>
			goto fallas_j08b;
		}
		wreg_waux_conf(0x0E, 0x2F, 0);
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	212f      	movs	r1, #47	@ 0x2f
 8006bc2:	200e      	movs	r0, #14
 8006bc4:	f000 fe68 	bl	8007898 <wreg_waux_conf>
 8006bc8:	e000      	b.n	8006bcc <fallas+0x124>
			goto fallas_j08b;
 8006bca:	46c0      	nop			@ (mov r8, r8)
		//wreg = 0x0E;//mov wreg,#$0E;			"E"
		//waux = 0x2F;//mov waux,#$2F;			"u"
		//BitClear(flagsBuzzer,0);//bres	flagsBuzzer,#0
fallas_j08b:
		if(!flagsBattery[batON]){		//btjf flagsBattery,#batON,fallas_j08c
 8006bcc:	4b60      	ldr	r3, [pc, #384]	@ (8006d50 <fallas+0x2a8>)
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	4053      	eors	r3, r2
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d105      	bne.n	8006be6 <fallas+0x13e>
			goto fallas_j08c;
		}
		wreg_waux_conf(0x0B, 0x0A, 1);
 8006bda:	2201      	movs	r2, #1
 8006bdc:	210a      	movs	r1, #10
 8006bde:	200b      	movs	r0, #11
 8006be0:	f000 fe5a 	bl	8007898 <wreg_waux_conf>
 8006be4:	e000      	b.n	8006be8 <fallas+0x140>
			goto fallas_j08c;
 8006be6:	46c0      	nop			@ (mov r8, r8)
		//wreg = 0x0B;//mov	wreg,#$0B;			"B"
		//waux = 0x0A;//mov	waux,#$0A;			"A"
		//BitSet(flagsBuzzer, 0);//bset flagsBuzzer,#0
fallas_j08c:
		if(trefst[f_s4short]){//btjt trefst,#f_s4short,fallas_j01c
 8006be8:	4b57      	ldr	r3, [pc, #348]	@ (8006d48 <fallas+0x2a0>)
 8006bea:	795b      	ldrb	r3, [r3, #5]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d107      	bne.n	8006c00 <fallas+0x158>
			goto fallas_j01c;
		}
		if(!trefst2[f_s4open]){//btjf trefst2,#f_s4open,fallas_j02c
 8006bf0:	4b56      	ldr	r3, [pc, #344]	@ (8006d4c <fallas+0x2a4>)
 8006bf2:	79db      	ldrb	r3, [r3, #7]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	4053      	eors	r3, r2
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d107      	bne.n	8006c0e <fallas+0x166>
			goto fallas_j02c;
		}
fallas_j01c:
 8006bfe:	e000      	b.n	8006c02 <fallas+0x15a>
			goto fallas_j01c;
 8006c00:	46c0      	nop			@ (mov r8, r8)
		//wreg_waux_conf(0x1F, 0x13, 1);
        //wreg = 0x1F;//mov wreg,#$1F			" "
        //waux = 0x13;//mov	waux,#$13;		"H"
        //BitSet(flagsBuzzer, 0);//bset flagsBuzzer,#0
		wreg_waux_conf(0x13, 0x04, 1);
 8006c02:	2201      	movs	r2, #1
 8006c04:	2104      	movs	r1, #4
 8006c06:	2013      	movs	r0, #19
 8006c08:	f000 fe46 	bl	8007898 <wreg_waux_conf>
 8006c0c:	e000      	b.n	8006c10 <fallas+0x168>
			goto fallas_j02c;
 8006c0e:	46c0      	nop			@ (mov r8, r8)
//		mov			wreg,#$13;					"H"
//		mov			waux,#$04;
fallas_j02c:

		if(trefst2[f_s3short]){//btjt trefst2,#f_s3short,fallas_j01b
 8006c10:	4b4e      	ldr	r3, [pc, #312]	@ (8006d4c <fallas+0x2a4>)
 8006c12:	791b      	ldrb	r3, [r3, #4]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d107      	bne.n	8006c28 <fallas+0x180>
	       	  goto fallas_j01b;
	    }
	    if(!trefst2[f_s3open]){//btjf trefst2,#f_s3open,fallas_j02b
 8006c18:	4b4c      	ldr	r3, [pc, #304]	@ (8006d4c <fallas+0x2a4>)
 8006c1a:	795b      	ldrb	r3, [r3, #5]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	4053      	eors	r3, r2
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d107      	bne.n	8006c36 <fallas+0x18e>
	       	  goto fallas_j02b;
	    }
fallas_j01b:
 8006c26:	e000      	b.n	8006c2a <fallas+0x182>
	       	  goto fallas_j01b;
 8006c28:	46c0      	nop			@ (mov r8, r8)
		//wreg_waux_conf(0x1F, 0x13, 1);
		//wreg = 0x1F;//mov wreg,#$1F;		" "
	    //waux = 0x13;//mov waux,#$13			"H"
	    //BitSet(flagsBuzzer, 0);//bset flagsBuzzer,#0
		wreg_waux_conf(0x13, 0x2, 1);
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	2102      	movs	r1, #2
 8006c2e:	2013      	movs	r0, #19
 8006c30:	f000 fe32 	bl	8007898 <wreg_waux_conf>
 8006c34:	e000      	b.n	8006c38 <fallas+0x190>
	       	  goto fallas_j02b;
 8006c36:	46c0      	nop			@ (mov r8, r8)
fallas_j02b:
		if(trefst[f_sdc]){//btjt trefst,#f_sdc,fallas_j03
 8006c38:	4b43      	ldr	r3, [pc, #268]	@ (8006d48 <fallas+0x2a0>)
 8006c3a:	789b      	ldrb	r3, [r3, #2]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d107      	bne.n	8006c50 <fallas+0x1a8>
			goto fallas_j03;
		}
		if(!trefst[f_sda]){//btjf trefst,#f_sda,fallas_j04
 8006c40:	4b41      	ldr	r3, [pc, #260]	@ (8006d48 <fallas+0x2a0>)
 8006c42:	78db      	ldrb	r3, [r3, #3]
 8006c44:	2201      	movs	r2, #1
 8006c46:	4053      	eors	r3, r2
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d107      	bne.n	8006c5e <fallas+0x1b6>
			goto fallas_j04;
		}
fallas_j03:
 8006c4e:	e000      	b.n	8006c52 <fallas+0x1aa>
			goto fallas_j03;
 8006c50:	46c0      	nop			@ (mov r8, r8)
		 wreg_waux_conf(0x1F, 0X13, 1);
 8006c52:	2201      	movs	r2, #1
 8006c54:	2113      	movs	r1, #19
 8006c56:	201f      	movs	r0, #31
 8006c58:	f000 fe1e 	bl	8007898 <wreg_waux_conf>
 8006c5c:	e000      	b.n	8006c60 <fallas+0x1b8>
			goto fallas_j04;
 8006c5e:	46c0      	nop			@ (mov r8, r8)
	     //waux = 0X13;//			"H"
	     //BitSet(flagsBuzzer, 0); //bset flagsBuzzer,#0
fallas_j04:

fallas_j05:
		if(!trefst[f_pa]){//btjf trefst,#f_pa,fallas_j06
 8006c60:	4b39      	ldr	r3, [pc, #228]	@ (8006d48 <fallas+0x2a0>)
 8006c62:	791b      	ldrb	r3, [r3, #4]
 8006c64:	2201      	movs	r2, #1
 8006c66:	4053      	eors	r3, r2
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d105      	bne.n	8006c7a <fallas+0x1d2>
			goto fallas_j06;
		}
		wreg_waux_conf(0X1F, 0x1E, 1);
 8006c6e:	2201      	movs	r2, #1
 8006c70:	211e      	movs	r1, #30
 8006c72:	201f      	movs	r0, #31
 8006c74:	f000 fe10 	bl	8007898 <wreg_waux_conf>
 8006c78:	e000      	b.n	8006c7c <fallas+0x1d4>
			goto fallas_j06;
 8006c7a:	46c0      	nop			@ (mov r8, r8)
	    //wreg = 0X1F;//		" "
	    //waux = 0x1E;//		"P"
	    //BitSet(flagsBuzzer, 0);//bset	flagsBuzzer,#0
fallas_j06:
		if(!trefst2[f_defi]){ //btjf trefst2,#f_defi,fallas_j06a
 8006c7c:	4b33      	ldr	r3, [pc, #204]	@ (8006d4c <fallas+0x2a4>)
 8006c7e:	799b      	ldrb	r3, [r3, #6]
 8006c80:	2201      	movs	r2, #1
 8006c82:	4053      	eors	r3, r2
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d105      	bne.n	8006c96 <fallas+0x1ee>
			goto fallas_j06a;
		}
		wreg_waux_conf(0x1F, 0X0A, 1);
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	210a      	movs	r1, #10
 8006c8e:	201f      	movs	r0, #31
 8006c90:	f000 fe02 	bl	8007898 <wreg_waux_conf>
 8006c94:	e000      	b.n	8006c98 <fallas+0x1f0>
			goto fallas_j06a;
 8006c96:	46c0      	nop			@ (mov r8, r8)
		//wreg = 0x1F;			//" "
		//waux = 0X0A;			//"A"
		//BitSet(flagsBuzzer,0); //bset	flagsBuzzer,#0
fallas_j06a:

		if(!trefst2[f_ambHi]){//btjf trefst2,#f_ambHi,fallas_j04b
 8006c98:	4b2c      	ldr	r3, [pc, #176]	@ (8006d4c <fallas+0x2a4>)
 8006c9a:	789b      	ldrb	r3, [r3, #2]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	4053      	eors	r3, r2
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d105      	bne.n	8006cb2 <fallas+0x20a>
			goto fallas_j04b;
		}
		wreg_waux_conf(0x20, 0x0C, 1);
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	210c      	movs	r1, #12
 8006caa:	2020      	movs	r0, #32
 8006cac:	f000 fdf4 	bl	8007898 <wreg_waux_conf>
 8006cb0:	e000      	b.n	8006cb4 <fallas+0x20c>
			goto fallas_j04b;
 8006cb2:	46c0      	nop			@ (mov r8, r8)
		//wreg = 0x20;//		"t"
		//waux = 0x0C;//		"C"
		//BitSet(flagsBuzzer, 0); //bset	flagsBuzzer,#0
fallas_j04b:
		if(!trefst2[f_ambLo]){//btjf	trefst2,#f_ambLo,fallas_j04c
 8006cb4:	4b25      	ldr	r3, [pc, #148]	@ (8006d4c <fallas+0x2a4>)
 8006cb6:	78db      	ldrb	r3, [r3, #3]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	4053      	eors	r3, r2
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d105      	bne.n	8006cce <fallas+0x226>
			goto fallas_j04c;
		}
		wreg_waux_conf(0x20, 0x0B, 1);
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	210b      	movs	r1, #11
 8006cc6:	2020      	movs	r0, #32
 8006cc8:	f000 fde6 	bl	8007898 <wreg_waux_conf>
 8006ccc:	e000      	b.n	8006cd0 <fallas+0x228>
			goto fallas_j04c;
 8006cce:	46c0      	nop			@ (mov r8, r8)
		//wreg = 0x20;//			"t"
		//waux = 0x0B;//			"b"
		//BitSet(flagsBuzzer, 0); //bset flagsBuzzer,#0
fallas_j04c:

		if(!trefst2[f_co_ex]){ //btjf trefst2,#f_co_ex,fallas_j06b
 8006cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8006d4c <fallas+0x2a4>)
 8006cd2:	785b      	ldrb	r3, [r3, #1]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	4053      	eors	r3, r2
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d105      	bne.n	8006cea <fallas+0x242>
			goto fallas_j06b;
		}
		wreg_waux_conf(0x1F, 0X0C, 1);
 8006cde:	2201      	movs	r2, #1
 8006ce0:	210c      	movs	r1, #12
 8006ce2:	201f      	movs	r0, #31
 8006ce4:	f000 fdd8 	bl	8007898 <wreg_waux_conf>
 8006ce8:	e000      	b.n	8006cec <fallas+0x244>
			goto fallas_j06b;
 8006cea:	46c0      	nop			@ (mov r8, r8)
		//BitSet(flagsBuzzer, 0); //bset flagsBuzzer,#0

fallas_j06b:
	              //
parpadeo2:
		if(edorefri == 1 ){
 8006cec:	4b14      	ldr	r3, [pc, #80]	@ (8006d40 <fallas+0x298>)
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d00c      	beq.n	8006d0e <fallas+0x266>
			goto parpadeo2a;
		}

		if((highByte(cntblkh) & Plantilla[nivDpyFail]) == 0){
 8006cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d60 <fallas+0x2b8>)
 8006cf6:	881b      	ldrh	r3, [r3, #0]
 8006cf8:	0a1b      	lsrs	r3, r3, #8
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	4a19      	ldr	r2, [pc, #100]	@ (8006d64 <fallas+0x2bc>)
 8006d00:	215a      	movs	r1, #90	@ 0x5a
 8006d02:	5c52      	ldrb	r2, [r2, r1]
 8006d04:	4013      	ands	r3, r2
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d111      	bne.n	8006d30 <fallas+0x288>
			goto parpadeo2a;
 8006d0c:	e000      	b.n	8006d10 <fallas+0x268>
			goto parpadeo2a;
 8006d0e:	46c0      	nop			@ (mov r8, r8)
		}
		goto finfallas;

parpadeo2a:

		goto fallas_j09; //jra	fallas_j09;
 8006d10:	46c0      	nop			@ (mov r8, r8)
			goto fallas_j09;
		}
offdpy:   waux = 0x1F;
	      wreg = 0x1F;
fallas_j09:
		op_menu (wreg,waux);
 8006d12:	4b12      	ldr	r3, [pc, #72]	@ (8006d5c <fallas+0x2b4>)
 8006d14:	781a      	ldrb	r2, [r3, #0]
 8006d16:	4b10      	ldr	r3, [pc, #64]	@ (8006d58 <fallas+0x2b0>)
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	0019      	movs	r1, r3
 8006d1c:	0010      	movs	r0, r2
 8006d1e:	f000 fd93 	bl	8007848 <op_menu>
		//datdig1 = wreg;
		//datdig2 = waux;
								// ld      A,datled
								//	and		A,#$FC;0xBC;	/ Apaga el punto y el signo	 >> IJG JULIO 2012
		datled[0] = 0;			//	ld      datled,A
 8006d22:	4b08      	ldr	r3, [pc, #32]	@ (8006d44 <fallas+0x29c>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	701a      	strb	r2, [r3, #0]
		datled[1] = 0;
 8006d28:	4b06      	ldr	r3, [pc, #24]	@ (8006d44 <fallas+0x29c>)
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	705a      	strb	r2, [r3, #1]
 8006d2e:	e000      	b.n	8006d32 <fallas+0x28a>
		goto finfallas;
 8006d30:	46c0      	nop			@ (mov r8, r8)
finfallas:


}
 8006d32:	46c0      	nop			@ (mov r8, r8)
 8006d34:	0018      	movs	r0, r3
 8006d36:	46bd      	mov	sp, r7
 8006d38:	b002      	add	sp, #8
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	2000204c 	.word	0x2000204c
 8006d40:	20000bb4 	.word	0x20000bb4
 8006d44:	20000bac 	.word	0x20000bac
 8006d48:	20000ba4 	.word	0x20000ba4
 8006d4c:	20000b9c 	.word	0x20000b9c
 8006d50:	20002168 	.word	0x20002168
 8006d54:	20000bf4 	.word	0x20000bf4
 8006d58:	20000b6f 	.word	0x20000b6f
 8006d5c:	20000b70 	.word	0x20000b70
 8006d60:	20000b68 	.word	0x20000b68
 8006d64:	200000b8 	.word	0x200000b8

08006d68 <offdpy>:
void offdpy (){				//	offdpy:
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	af00      	add	r7, sp, #0
							//	mov			waux,#$1F;		/ Apaga los dgitos
							//	mov			wreg,#$1F;		/ Apaga los dgitos
							//	fallas_j09:		;mov			datdig1,waux;
							//					;mov			datdig2,waux;}
	op_menu (0x1F,0x1F);
 8006d6c:	211f      	movs	r1, #31
 8006d6e:	201f      	movs	r0, #31
 8006d70:	f000 fd6a 	bl	8007848 <op_menu>
	//datdig2 = 0x1F;				//mov			datdig2,waux;
							//	ld      A,datled
							//	and		A,#$FC;0xBC;	/ Apaga el punto y el signo	 >> IJG JULIO 2012
	//datled &= 0xFC;			//	ld      datled,A
							//	finfallas:		ret ;
	datled[0]=0;
 8006d74:	4b04      	ldr	r3, [pc, #16]	@ (8006d88 <offdpy+0x20>)
 8006d76:	2200      	movs	r2, #0
 8006d78:	701a      	strb	r2, [r3, #0]
	datled[1]=0;
 8006d7a:	4b03      	ldr	r3, [pc, #12]	@ (8006d88 <offdpy+0x20>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	705a      	strb	r2, [r3, #1]
}
 8006d80:	46c0      	nop			@ (mov r8, r8)
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	46c0      	nop			@ (mov r8, r8)
 8006d88:	20000bac 	.word	0x20000bac

08006d8c <ram_reserved>:
//;	Para que esta rutina Funcione se debe pasar esta seccin del Cdigo a RAM.
//;	Debe trabajar en conjunto con la Funcion GRABA_EEPROM
//;=====================================================================
// Rutina completa Adaptada <<_RGM
//GRABA_FLASH_EEPR:
void ram_reserved(){
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
sig_blocking:
		//CLR				cntByteLoaded												;	Borra el contador de bytes cargados
		//BSET			FLASH_CR2,#0												;	Habilita el block programming


		if( ProgMemCode != 0xAA){	//LD				A,ProgMemCode												;	Estamos en el modo bootloader??
 8006d92:	4b27      	ldr	r3, [pc, #156]	@ (8006e30 <ram_reserved+0xa4>)
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	2baa      	cmp	r3, #170	@ 0xaa
 8006d98:	d119      	bne.n	8006dce <ram_reserved+0x42>
//					BTJF			FLASH_IAPSR,#1,MEM_FLASH_LOCKED			;	Si la Flash no esta desbloqueada entonces repite la llave
//					;JRA				MEM_UNLOCKED1												;	Si ya esta desbloqueada ve a grabar en la memoria
//


GRABA_FLASH:
 8006d9a:	46c0      	nop			@ (mov r8, r8)
			 * Optimizacin de cdigo, para que se necesite menos memoria
			 * CGM 21/04/2024
			 */
			//uint32_t VarAux_= (((uint32_t) dirPointer) - 0x8000000);
			//if(VarAux_ % 2048 == 0){
			if(( ((uint32_t) dirPointer) & 0x7FF) == 0){
 8006d9c:	4b25      	ldr	r3, [pc, #148]	@ (8006e34 <ram_reserved+0xa8>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	055b      	lsls	r3, r3, #21
 8006da2:	0d5b      	lsrs	r3, r3, #21
 8006da4:	d10a      	bne.n	8006dbc <ram_reserved+0x30>
				// Estamos a inicio de Pagina, es necesario un borrado, debido a que se necesita escribir
				uint32_t numberPage = getNumberPage((uint32_t) dirPointer); 		// Number the Page
 8006da6:	4b23      	ldr	r3, [pc, #140]	@ (8006e34 <ram_reserved+0xa8>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	0018      	movs	r0, r3
 8006dac:	f7fb fc0e 	bl	80025cc <getNumberPage>
 8006db0:	0003      	movs	r3, r0
 8006db2:	603b      	str	r3, [r7, #0]
				erasePage(numberPage);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	0018      	movs	r0, r3
 8006db8:	f7fb fc2e 	bl	8002618 <erasePage>
//
//			}

			// Escritura de la FLASH
			// CGM 21/04/2025
			writeFLASH( (uint64_t *) dirPointer, (uint64_t *) dataPointer,16);
 8006dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8006e34 <ram_reserved+0xa8>)
 8006dbe:	6818      	ldr	r0, [r3, #0]
 8006dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e38 <ram_reserved+0xac>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2210      	movs	r2, #16
 8006dc6:	0019      	movs	r1, r3
 8006dc8:	f7fb fc5a 	bl	8002680 <writeFLASH>
//			CP				A,#127															;	Si no entonces ve a cargar el siguiente dato
//			JRULE			GRABA_FLASH
//			;CP				A,#0															;	Si no entonces ve a cargar el siguiente dato
//			;JRNE			GRABA_FLASH
			//asm ("nop");
			goto	WAIT_FOR_GRAB_0;							//			JRA				WAIT_FOR_GRAB_0
 8006dcc:	e02b      	b.n	8006e26 <ram_reserved+0x9a>
			goto PROG_eepr_mode;		//JRNE			PROG_eepr_mode											;	No, entonces programa la eeprom
 8006dce:	46c0      	nop			@ (mov r8, r8)
//				dirPointer +=4;
//				HAL_IWDG_Refresh( &hiwdg );				// evita time out watch
//				asm ("nop");
//			}
			//HAL_IWDG_Refresh( &hiwdg );
			for(uint8_t i = 0; i < 128 ; i++){
 8006dd0:	1dfb      	adds	r3, r7, #7
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	701a      	strb	r2, [r3, #0]
 8006dd6:	e01f      	b.n	8006e18 <ram_reserved+0x8c>
				FlashManager((uint32_t)dirPointer, (uint32_t)*dataPointer);
 8006dd8:	4b16      	ldr	r3, [pc, #88]	@ (8006e34 <ram_reserved+0xa8>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	001a      	movs	r2, r3
 8006dde:	4b16      	ldr	r3, [pc, #88]	@ (8006e38 <ram_reserved+0xac>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	0019      	movs	r1, r3
 8006de6:	0010      	movs	r0, r2
 8006de8:	f7fc f9c4 	bl	8003174 <FlashManager>
				reePlantilla[i] = *dataPointer;		// Guardando el respaldo en RAM
 8006dec:	4b12      	ldr	r3, [pc, #72]	@ (8006e38 <ram_reserved+0xac>)
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	1dfb      	adds	r3, r7, #7
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	7811      	ldrb	r1, [r2, #0]
 8006df6:	4a11      	ldr	r2, [pc, #68]	@ (8006e3c <ram_reserved+0xb0>)
 8006df8:	54d1      	strb	r1, [r2, r3]
				dataPointer++;
 8006dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8006e38 <ram_reserved+0xac>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	1c5a      	adds	r2, r3, #1
 8006e00:	4b0d      	ldr	r3, [pc, #52]	@ (8006e38 <ram_reserved+0xac>)
 8006e02:	601a      	str	r2, [r3, #0]
				dirPointer++;
 8006e04:	4b0b      	ldr	r3, [pc, #44]	@ (8006e34 <ram_reserved+0xa8>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8006e34 <ram_reserved+0xa8>)
 8006e0c:	601a      	str	r2, [r3, #0]
			for(uint8_t i = 0; i < 128 ; i++){
 8006e0e:	1dfb      	adds	r3, r7, #7
 8006e10:	781a      	ldrb	r2, [r3, #0]
 8006e12:	1dfb      	adds	r3, r7, #7
 8006e14:	3201      	adds	r2, #1
 8006e16:	701a      	strb	r2, [r3, #0]
 8006e18:	1dfb      	adds	r3, r7, #7
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	b25b      	sxtb	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	dada      	bge.n	8006dd8 <ram_reserved+0x4c>
				//HAL_IWDG_Refresh( &hiwdg );
			}



WAIT_FOR_GRAB_0:
 8006e22:	46c0      	nop			@ (mov r8, r8)
		//HAL_FLASH_Lock();
		//HAL_FLASHEx_DATAEEPROM_Lock();
//		JP				Return_RAM													;	Devuelve la funcion a la ejecucion en el main Program
//GRABA_FLASH_EEPR_00:

}
 8006e24:	46c0      	nop			@ (mov r8, r8)
 8006e26:	46c0      	nop			@ (mov r8, r8)
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	b002      	add	sp, #8
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	46c0      	nop			@ (mov r8, r8)
 8006e30:	20000e38 	.word	0x20000e38
 8006e34:	20000e3c 	.word	0x20000e3c
 8006e38:	20000e40 	.word	0x20000e40
 8006e3c:	20000cac 	.word	0x20000cac

08006e40 <load_tiempoAhorro1>:
//----------------------------------------------------------------------------------------------
//;LN 7001 --------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void load_tiempoAhorro1(){
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
	uint16_t	foo = 0;
 8006e46:	1dbb      	adds	r3, r7, #6
 8006e48:	2200      	movs	r2, #0
 8006e4a:	801a      	strh	r2, [r3, #0]
	foo= reePlantilla[eetiempoAhorro1]*360;
 8006e4c:	4b08      	ldr	r3, [pc, #32]	@ (8006e70 <load_tiempoAhorro1+0x30>)
 8006e4e:	226f      	movs	r2, #111	@ 0x6f
 8006e50:	5c9b      	ldrb	r3, [r3, r2]
 8006e52:	0019      	movs	r1, r3
 8006e54:	1dbb      	adds	r3, r7, #6
 8006e56:	22b4      	movs	r2, #180	@ 0xb4
 8006e58:	0052      	lsls	r2, r2, #1
 8006e5a:	434a      	muls	r2, r1
 8006e5c:	801a      	strh	r2, [r3, #0]
													//	ldw			Y,#360;		/ Nmero de segundos por hora (entre 10)
													//	;ldw			Y,#30;#60;		/ Nmero de segundos por minuto (para prueba solamente)
													//	call		mult1x2;		/ Multiplicalos
													//	mov			t_ahorro1_L,resull;
													//	mov			t_ahorro1_H,resulh;/ Carga el Tiempo total en segundos
	t_ahorro1_H = foo;							//	ret
 8006e5e:	4b05      	ldr	r3, [pc, #20]	@ (8006e74 <load_tiempoAhorro1+0x34>)
 8006e60:	1dba      	adds	r2, r7, #6
 8006e62:	8812      	ldrh	r2, [r2, #0]
 8006e64:	801a      	strh	r2, [r3, #0]
}
 8006e66:	46c0      	nop			@ (mov r8, r8)
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	b002      	add	sp, #8
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	46c0      	nop			@ (mov r8, r8)
 8006e70:	20000cac 	.word	0x20000cac
 8006e74:	20000c4c 	.word	0x20000c4c

08006e78 <load_tiempoAhorro2>:
//;LN 7020 --------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void load_tiempoAhorro2(){
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
		uint16_t	foo = 0;
 8006e7e:	1dbb      	adds	r3, r7, #6
 8006e80:	2200      	movs	r2, #0
 8006e82:	801a      	strh	r2, [r3, #0]
		foo= reePlantilla[eetiempoAhorro2]*360;
 8006e84:	4b08      	ldr	r3, [pc, #32]	@ (8006ea8 <load_tiempoAhorro2+0x30>)
 8006e86:	2270      	movs	r2, #112	@ 0x70
 8006e88:	5c9b      	ldrb	r3, [r3, r2]
 8006e8a:	0019      	movs	r1, r3
 8006e8c:	1dbb      	adds	r3, r7, #6
 8006e8e:	22b4      	movs	r2, #180	@ 0xb4
 8006e90:	0052      	lsls	r2, r2, #1
 8006e92:	434a      	muls	r2, r1
 8006e94:	801a      	strh	r2, [r3, #0]
														//	ldw			Y,#360;		/ Nmero de segundos por hora  (entre 10)
														//	;ldw			Y,#30;#60;		/ Nmero de segundos por minuto (para prueba solamente)
														//	call		mult1x2;		/ Multiplicalos
														//	mov			t_ahorro2_L,resull;
														//	mov			t_ahorro2_H,resulh;/ Carga el Tiempo total en segundos
		t_ahorro2_H = foo;							//	ret ;
 8006e96:	4b05      	ldr	r3, [pc, #20]	@ (8006eac <load_tiempoAhorro2+0x34>)
 8006e98:	1dba      	adds	r2, r7, #6
 8006e9a:	8812      	ldrh	r2, [r2, #0]
 8006e9c:	801a      	strh	r2, [r3, #0]
}
 8006e9e:	46c0      	nop			@ (mov r8, r8)
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	b002      	add	sp, #8
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	46c0      	nop			@ (mov r8, r8)
 8006ea8:	20000cac 	.word	0x20000cac
 8006eac:	20000c4e 	.word	0x20000c4e

08006eb0 <load_timeNoct>:

void load_timeNoct(){
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	af00      	add	r7, sp, #0
	//cntNoct_H = eePlantilla[eetimeNoct] * 60;
	cntNoct_H = reePlantilla[eetimeNoct]*60;
 8006eb4:	4b05      	ldr	r3, [pc, #20]	@ (8006ecc <load_timeNoct+0x1c>)
 8006eb6:	224b      	movs	r2, #75	@ 0x4b
 8006eb8:	5c9b      	ldrb	r3, [r3, r2]
 8006eba:	001a      	movs	r2, r3
 8006ebc:	233c      	movs	r3, #60	@ 0x3c
 8006ebe:	4353      	muls	r3, r2
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	4b03      	ldr	r3, [pc, #12]	@ (8006ed0 <load_timeNoct+0x20>)
 8006ec4:	801a      	strh	r2, [r3, #0]
}
 8006ec6:	46c0      	nop			@ (mov r8, r8)
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	20000cac 	.word	0x20000cac
 8006ed0:	20000c60 	.word	0x20000c60

08006ed4 <load_next_buffer>:
//;=====================================================================
//;	SUBRUTINA QUE CARGA EL BUFFER DE DATOS CON LOS DATOS DEL SIGUIENTE BLOQUE A GRABAR
//;
//;=====================================================================
//Rev_RGM: 06-NOV-2024_RGM
void load_next_buffer (void){
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
	uint8_t *point_X;
	uint8_t *point_Y;

	point_Y = dirBuffer;							// apunta al buffer de datos en RAM
 8006eda:	4b16      	ldr	r3, [pc, #88]	@ (8006f34 <load_next_buffer+0x60>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	603b      	str	r3, [r7, #0]
	STM8_16_X = cntBlockFlash * 128;
 8006ee0:	4b15      	ldr	r3, [pc, #84]	@ (8006f38 <load_next_buffer+0x64>)
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	01db      	lsls	r3, r3, #7
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	4b14      	ldr	r3, [pc, #80]	@ (8006f3c <load_next_buffer+0x68>)
 8006eea:	801a      	strh	r2, [r3, #0]
	point_X = &dirLogger[STM8_16_X];	//	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
 8006eec:	4b14      	ldr	r3, [pc, #80]	@ (8006f40 <load_next_buffer+0x6c>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a12      	ldr	r2, [pc, #72]	@ (8006f3c <load_next_buffer+0x68>)
 8006ef2:	8812      	ldrh	r2, [r2, #0]
 8006ef4:	189b      	adds	r3, r3, r2
 8006ef6:	607b      	str	r3, [r7, #4]
	wreg = 0;
 8006ef8:	4b12      	ldr	r3, [pc, #72]	@ (8006f44 <load_next_buffer+0x70>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	701a      	strb	r2, [r3, #0]
load_next_buffer_01:
	(*point_Y) = (*point_X);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	781a      	ldrb	r2, [r3, #0]
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	701a      	strb	r2, [r3, #0]
	point_X++;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	607b      	str	r3, [r7, #4]
	point_Y++;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	603b      	str	r3, [r7, #0]
	wreg++;
 8006f12:	4b0c      	ldr	r3, [pc, #48]	@ (8006f44 <load_next_buffer+0x70>)
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	3301      	adds	r3, #1
 8006f18:	b2da      	uxtb	r2, r3
 8006f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006f44 <load_next_buffer+0x70>)
 8006f1c:	701a      	strb	r2, [r3, #0]
	if(wreg < 128){
 8006f1e:	4b09      	ldr	r3, [pc, #36]	@ (8006f44 <load_next_buffer+0x70>)
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	b25b      	sxtb	r3, r3
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	db00      	blt.n	8006f2a <load_next_buffer+0x56>
		goto load_next_buffer_01;
 8006f28:	e7e9      	b.n	8006efe <load_next_buffer+0x2a>
	}
    asm ("nop");
 8006f2a:	46c0      	nop			@ (mov r8, r8)
}
 8006f2c:	46c0      	nop			@ (mov r8, r8)
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	b002      	add	sp, #8
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	20000e50 	.word	0x20000e50
 8006f38:	20000e46 	.word	0x20000e46
 8006f3c:	200008d6 	.word	0x200008d6
 8006f40:	20000e4c 	.word	0x20000e4c
 8006f44:	20000b70 	.word	0x20000b70

08006f48 <save_cntReg>:
//;  (LogTiempo:9 x N Cantidad)   (LogEventos:14 x N Cantidad)
//  07-Nov-2024 RGM: Valor usado ????
// Rutina completa Adaptada <<_RGM_Funciona
//;=====================================================================
// Rutina completa Adaptada <<_RGM
void	save_cntReg (){
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	af00      	add	r7, sp, #0
		//
		//waux = lowByte(cntReg);		// 		mov		waux,resull;
		//point_X++;  // cntRegPNT++;						//		incw	X
		//wreeprom (waux, point_X);		//wreeprom (waux, cntRegPNT);			//		call	wreeprom;						/ ejecuta el grabado

		FlashManager(cntRegPNT, cntReg);
 8006f4c:	4b05      	ldr	r3, [pc, #20]	@ (8006f64 <save_cntReg+0x1c>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	001a      	movs	r2, r3
 8006f52:	4b05      	ldr	r3, [pc, #20]	@ (8006f68 <save_cntReg+0x20>)
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	0019      	movs	r1, r3
 8006f58:	0010      	movs	r0, r2
 8006f5a:	f7fc f90b 	bl	8003174 <FlashManager>


		//HAL_IWDG_Refresh( &hiwdg );			//		MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria
		//
//		ret
}
 8006f5e:	46c0      	nop			@ (mov r8, r8)
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	200020f0 	.word	0x200020f0
 8006f68:	200020ee 	.word	0x200020ee

08006f6c <save_timeUNIX>:
//;=====================================================================
//;	SUBRUTINA QUE GRABA TIEMPO UNIX EN EEPROM
//;
//;=====================================================================
// Rutina completa Adaptada <<_RGM_Funciona
void save_timeUNIX (){
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	af00      	add	r7, sp, #0

	//	ldw		X,timeSeconds_HW
	//	ldw		resulh,X

	waux = highByte(timeSeconds_HW);	//	mov		waux,resulh;
 8006f70:	4b25      	ldr	r3, [pc, #148]	@ (8007008 <save_timeUNIX+0x9c>)
 8006f72:	881b      	ldrh	r3, [r3, #0]
 8006f74:	0a1b      	lsrs	r3, r3, #8
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	4b24      	ldr	r3, [pc, #144]	@ (800700c <save_timeUNIX+0xa0>)
 8006f7c:	701a      	strb	r2, [r3, #0]
	//  ldw		X,#eeTimeUnix1;
	wreeprom (waux, &eeTimeUnix1);		//  call	wreeprom;				/ ejecuta el grabado
 8006f7e:	4b23      	ldr	r3, [pc, #140]	@ (800700c <save_timeUNIX+0xa0>)
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	001a      	movs	r2, r3
 8006f84:	4b22      	ldr	r3, [pc, #136]	@ (8007010 <save_timeUNIX+0xa4>)
 8006f86:	0019      	movs	r1, r3
 8006f88:	0010      	movs	r0, r2
 8006f8a:	f000 fc49 	bl	8007820 <wreeprom>
	reeTimeUnix1 = waux;
 8006f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800700c <save_timeUNIX+0xa0>)
 8006f90:	781a      	ldrb	r2, [r3, #0]
 8006f92:	4b20      	ldr	r3, [pc, #128]	@ (8007014 <save_timeUNIX+0xa8>)
 8006f94:	701a      	strb	r2, [r3, #0]
	//HAL_IWDG_Refresh( &hiwdg );			//  MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria

	waux = lowByte(timeSeconds_HW);		// mov		waux,resull;
 8006f96:	4b1c      	ldr	r3, [pc, #112]	@ (8007008 <save_timeUNIX+0x9c>)
 8006f98:	881b      	ldrh	r3, [r3, #0]
 8006f9a:	b2da      	uxtb	r2, r3
 8006f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800700c <save_timeUNIX+0xa0>)
 8006f9e:	701a      	strb	r2, [r3, #0]
	//	ldw		X,#eeTimeUnix2;
	wreeprom (waux, &eeTimeUnix2);		//  call	wreeprom;				/ ejecuta el grabado
 8006fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800700c <save_timeUNIX+0xa0>)
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	001a      	movs	r2, r3
 8006fa6:	4b1c      	ldr	r3, [pc, #112]	@ (8007018 <save_timeUNIX+0xac>)
 8006fa8:	0019      	movs	r1, r3
 8006faa:	0010      	movs	r0, r2
 8006fac:	f000 fc38 	bl	8007820 <wreeprom>
	reeTimeUnix2 = waux;
 8006fb0:	4b16      	ldr	r3, [pc, #88]	@ (800700c <save_timeUNIX+0xa0>)
 8006fb2:	781a      	ldrb	r2, [r3, #0]
 8006fb4:	4b19      	ldr	r3, [pc, #100]	@ (800701c <save_timeUNIX+0xb0>)
 8006fb6:	701a      	strb	r2, [r3, #0]


	//	ldw		X,timeSeconds_LW
	//	ldw		resulh,X

	waux = highByte(timeSeconds_LW);	//	mov		waux,resulh;
 8006fb8:	4b19      	ldr	r3, [pc, #100]	@ (8007020 <save_timeUNIX+0xb4>)
 8006fba:	881b      	ldrh	r3, [r3, #0]
 8006fbc:	0a1b      	lsrs	r3, r3, #8
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	b2da      	uxtb	r2, r3
 8006fc2:	4b12      	ldr	r3, [pc, #72]	@ (800700c <save_timeUNIX+0xa0>)
 8006fc4:	701a      	strb	r2, [r3, #0]
	//	ldw		X,#eeTimeUnix3;
	wreeprom (waux, &eeTimeUnix3);		// call	wreeprom;					/ ejecuta el grabado
 8006fc6:	4b11      	ldr	r3, [pc, #68]	@ (800700c <save_timeUNIX+0xa0>)
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	001a      	movs	r2, r3
 8006fcc:	4b15      	ldr	r3, [pc, #84]	@ (8007024 <save_timeUNIX+0xb8>)
 8006fce:	0019      	movs	r1, r3
 8006fd0:	0010      	movs	r0, r2
 8006fd2:	f000 fc25 	bl	8007820 <wreeprom>
	reeTimeUnix3 = waux;
 8006fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800700c <save_timeUNIX+0xa0>)
 8006fd8:	781a      	ldrb	r2, [r3, #0]
 8006fda:	4b13      	ldr	r3, [pc, #76]	@ (8007028 <save_timeUNIX+0xbc>)
 8006fdc:	701a      	strb	r2, [r3, #0]
	//HAL_IWDG_Refresh( &hiwdg );			// MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria

	waux = lowByte(timeSeconds_LW);		// mov		waux,resull;
 8006fde:	4b10      	ldr	r3, [pc, #64]	@ (8007020 <save_timeUNIX+0xb4>)
 8006fe0:	881b      	ldrh	r3, [r3, #0]
 8006fe2:	b2da      	uxtb	r2, r3
 8006fe4:	4b09      	ldr	r3, [pc, #36]	@ (800700c <save_timeUNIX+0xa0>)
 8006fe6:	701a      	strb	r2, [r3, #0]
	// ldw		X,#eeTimeUnix4;
	wreeprom (waux, &eeTimeUnix4);   	// call	wreeprom;					/ ejecuta el grabado
 8006fe8:	4b08      	ldr	r3, [pc, #32]	@ (800700c <save_timeUNIX+0xa0>)
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	001a      	movs	r2, r3
 8006fee:	4b0f      	ldr	r3, [pc, #60]	@ (800702c <save_timeUNIX+0xc0>)
 8006ff0:	0019      	movs	r1, r3
 8006ff2:	0010      	movs	r0, r2
 8006ff4:	f000 fc14 	bl	8007820 <wreeprom>
	reeTimeUnix4 = waux;
 8006ff8:	4b04      	ldr	r3, [pc, #16]	@ (800700c <save_timeUNIX+0xa0>)
 8006ffa:	781a      	ldrb	r2, [r3, #0]
 8006ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8007030 <save_timeUNIX+0xc4>)
 8006ffe:	701a      	strb	r2, [r3, #0]
	//HAL_IWDG_Refresh( &hiwdg );			//  MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria

}
 8007000:	46c0      	nop			@ (mov r8, r8)
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	46c0      	nop			@ (mov r8, r8)
 8007008:	20001e64 	.word	0x20001e64
 800700c:	20000b6f 	.word	0x20000b6f
 8007010:	0803f804 	.word	0x0803f804
 8007014:	20000d2d 	.word	0x20000d2d
 8007018:	0803f805 	.word	0x0803f805
 800701c:	20000d2e 	.word	0x20000d2e
 8007020:	20001e66 	.word	0x20001e66
 8007024:	0803f806 	.word	0x0803f806
 8007028:	20000d2f 	.word	0x20000d2f
 800702c:	0803f807 	.word	0x0803f807
 8007030:	20000d30 	.word	0x20000d30

08007034 <buildChksumBloq>:
/*;=====================================================================
;	SUBRUTINA QUE calcula el checksum de un bloque
;	en X se apunta al inicio del bloque y waux contiene el tamao del bloque
;=====================================================================*/
void buildChksumBloq (uint8_t *point_X , uint8_t waux){
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	000a      	movs	r2, r1
 800703e:	1cfb      	adds	r3, r7, #3
 8007040:	701a      	strb	r2, [r3, #0]

	uint8_t A_STM8;
	while (waux){
 8007042:	e011      	b.n	8007068 <buildChksumBloq+0x34>
		A_STM8 = *point_X;
 8007044:	210f      	movs	r1, #15
 8007046:	187b      	adds	r3, r7, r1
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	7812      	ldrb	r2, [r2, #0]
 800704c:	701a      	strb	r2, [r3, #0]
		build_chksum(A_STM8);
 800704e:	187b      	adds	r3, r7, r1
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	0018      	movs	r0, r3
 8007054:	f000 fab0 	bl	80075b8 <build_chksum>
		*point_X++;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	3301      	adds	r3, #1
 800705c:	607b      	str	r3, [r7, #4]
		waux--;
 800705e:	1cfb      	adds	r3, r7, #3
 8007060:	781a      	ldrb	r2, [r3, #0]
 8007062:	1cfb      	adds	r3, r7, #3
 8007064:	3a01      	subs	r2, #1
 8007066:	701a      	strb	r2, [r3, #0]
	while (waux){
 8007068:	1cfb      	adds	r3, r7, #3
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d1e9      	bne.n	8007044 <buildChksumBloq+0x10>
								ld		a,(X)
								ld		tempo1,a;							/ carga los 16 bits ms significativos del checksum transmitido

*
*/
}
 8007070:	46c0      	nop			@ (mov r8, r8)
 8007072:	46c0      	nop			@ (mov r8, r8)
 8007074:	46bd      	mov	sp, r7
 8007076:	b004      	add	sp, #16
 8007078:	bd80      	pop	{r7, pc}
	...

0800707c <ld_alarmDelay>:
//;------ Adaptacion Completa C ---------------------------------------------------------------------------------------
void	ld_alarmDelay (){
 800707c:	b580      	push	{r7, lr}
 800707e:	af00      	add	r7, sp, #0
	//Plantilla[alarmDelay]			/ Toma el tiempo de silencio de alarma en minutos
	//	ldw			X,#$003C;		/ Nmero de segundos por minuto
	silencioAlarmH = Plantilla[alarmDelay] *60; 	// Carga el tiempo que durara el deshielo en segundos
 8007080:	4b05      	ldr	r3, [pc, #20]	@ (8007098 <ld_alarmDelay+0x1c>)
 8007082:	224e      	movs	r2, #78	@ 0x4e
 8007084:	5c9b      	ldrb	r3, [r3, r2]
 8007086:	001a      	movs	r2, r3
 8007088:	233c      	movs	r3, #60	@ 0x3c
 800708a:	4353      	muls	r3, r2
 800708c:	b29a      	uxth	r2, r3
 800708e:	4b03      	ldr	r3, [pc, #12]	@ (800709c <ld_alarmDelay+0x20>)
 8007090:	801a      	strh	r2, [r3, #0]
}
 8007092:	46c0      	nop			@ (mov r8, r8)
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	200000b8 	.word	0x200000b8
 800709c:	20002054 	.word	0x20002054

080070a0 <clean_buffer>:
 * =====================================================================
 *	SUBRUTINA QUE LIMPIA EL BUFFER DE DATOS DE RAM
 * =====================================================================
 * CGM 26/11/2024
*/
void clean_buffer (){
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
	for(int i = 0; i<128; i++){
 80070a6:	2300      	movs	r3, #0
 80070a8:	607b      	str	r3, [r7, #4]
 80070aa:	e00c      	b.n	80070c6 <clean_buffer+0x26>
		data_buffer[i] = 0xFF;
 80070ac:	4a0a      	ldr	r2, [pc, #40]	@ (80070d8 <clean_buffer+0x38>)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	18d3      	adds	r3, r2, r3
 80070b2:	22ff      	movs	r2, #255	@ 0xff
 80070b4:	701a      	strb	r2, [r3, #0]
		event_buffer[i] = 0xFF;
 80070b6:	4a09      	ldr	r2, [pc, #36]	@ (80070dc <clean_buffer+0x3c>)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	18d3      	adds	r3, r2, r3
 80070bc:	22ff      	movs	r2, #255	@ 0xff
 80070be:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<128; i++){
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	3301      	adds	r3, #1
 80070c4:	607b      	str	r3, [r7, #4]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80070ca:	ddef      	ble.n	80070ac <clean_buffer+0xc>
	}
}
 80070cc:	46c0      	nop			@ (mov r8, r8)
 80070ce:	46c0      	nop			@ (mov r8, r8)
 80070d0:	46bd      	mov	sp, r7
 80070d2:	b002      	add	sp, #8
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	46c0      	nop			@ (mov r8, r8)
 80070d8:	20000d38 	.word	0x20000d38
 80070dc:	20000db8 	.word	0x20000db8

080070e0 <copyVector>:

//;=====================================================================
//;	SUBRUTINA para copiar vectores X es la direccion de origen Y direccin de destino wreg tamao del vecto
//;			CGM 26/11/2024
//;=====================================================================
void copyVector(uint8_t *srcX, uint8_t *dstY){
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
	for(int i=0; i<wreg; i++){
 80070ea:	2300      	movs	r3, #0
 80070ec:	60fb      	str	r3, [r7, #12]
 80070ee:	e00c      	b.n	800710a <copyVector+0x2a>
		*dstY = *srcX;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	781a      	ldrb	r2, [r3, #0]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	701a      	strb	r2, [r3, #0]
		srcX++;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	3301      	adds	r3, #1
 80070fc:	607b      	str	r3, [r7, #4]
		dstY++;
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	3301      	adds	r3, #1
 8007102:	603b      	str	r3, [r7, #0]
	for(int i=0; i<wreg; i++){
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	3301      	adds	r3, #1
 8007108:	60fb      	str	r3, [r7, #12]
 800710a:	4b06      	ldr	r3, [pc, #24]	@ (8007124 <copyVector+0x44>)
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	001a      	movs	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	4293      	cmp	r3, r2
 8007114:	dbec      	blt.n	80070f0 <copyVector+0x10>
	}
	wreg = 0;
 8007116:	4b03      	ldr	r3, [pc, #12]	@ (8007124 <copyVector+0x44>)
 8007118:	2200      	movs	r2, #0
 800711a:	701a      	strb	r2, [r3, #0]
}
 800711c:	46c0      	nop			@ (mov r8, r8)
 800711e:	46bd      	mov	sp, r7
 8007120:	b004      	add	sp, #16
 8007122:	bd80      	pop	{r7, pc}
 8007124:	20000b70 	.word	0x20000b70

08007128 <vaho_func>:

//;=====================================================================
//;	Subrutina de control funcin vaho
//;=====================================================================
void vaho_func(){
 8007128:	b580      	push	{r7, lr}
 800712a:	af00      	add	r7, sp, #0

				if(Plantilla[tOnVh] == 0){
 800712c:	4b20      	ldr	r3, [pc, #128]	@ (80071b0 <vaho_func+0x88>)
 800712e:	226b      	movs	r2, #107	@ 0x6b
 8007130:	5c9b      	ldrb	r3, [r3, r2]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d034      	beq.n	80071a0 <vaho_func+0x78>
					goto	vaho_end;		//jreq		vaho_end
				}
				if(Plantilla[tOffVh] == 0){
 8007136:	4b1e      	ldr	r3, [pc, #120]	@ (80071b0 <vaho_func+0x88>)
 8007138:	226c      	movs	r2, #108	@ 0x6c
 800713a:	5c9b      	ldrb	r3, [r3, r2]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d031      	beq.n	80071a4 <vaho_func+0x7c>
					goto	vaho_end;		//jreq		vaho_end
				}

				if(flagsVaho[0]){
 8007140:	4b1c      	ldr	r3, [pc, #112]	@ (80071b4 <vaho_func+0x8c>)
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d116      	bne.n	8007176 <vaho_func+0x4e>
					goto	vaho_ON;						//btjt		flagsVaho,#0,vaho_ON
				}


vaho_OFF:
 8007148:	46c0      	nop			@ (mov r8, r8)
 800714a:	e000      	b.n	800714e <vaho_func+0x26>

				GPIOR0[f_dh] = 1;							//bset		GPIOR0,#f_dh
				flagsVaho[0] = 1;							//bset		flagsVaho,#0
				timeOffVaho_w = Plantilla[tOffVh] * 60 ;	//mov		wreg,tOffVh;
				if(timeOnVaho_w == 0){
					goto	vaho_OFF;						//jreq		vaho_OFF
 800714c:	46c0      	nop			@ (mov r8, r8)
				GPIOR0[f_dh] = 0;							//bres		GPIOR0,#f_dh
 800714e:	4b1a      	ldr	r3, [pc, #104]	@ (80071b8 <vaho_func+0x90>)
 8007150:	2200      	movs	r2, #0
 8007152:	705a      	strb	r2, [r3, #1]
				flagsVaho[0] = 0;							//bres		flagsVaho,#0
 8007154:	4b17      	ldr	r3, [pc, #92]	@ (80071b4 <vaho_func+0x8c>)
 8007156:	2200      	movs	r2, #0
 8007158:	701a      	strb	r2, [r3, #0]
				timeOnVaho_w = Plantilla[tOnVh] * 60 ;		//mov		wreg,tOnVh;
 800715a:	4b15      	ldr	r3, [pc, #84]	@ (80071b0 <vaho_func+0x88>)
 800715c:	226b      	movs	r2, #107	@ 0x6b
 800715e:	5c9b      	ldrb	r3, [r3, r2]
 8007160:	001a      	movs	r2, r3
 8007162:	233c      	movs	r3, #60	@ 0x3c
 8007164:	4353      	muls	r3, r2
 8007166:	b29a      	uxth	r2, r3
 8007168:	4b14      	ldr	r3, [pc, #80]	@ (80071bc <vaho_func+0x94>)
 800716a:	801a      	strh	r2, [r3, #0]
				if(timeOffVaho_w == 0){
 800716c:	4b14      	ldr	r3, [pc, #80]	@ (80071c0 <vaho_func+0x98>)
 800716e:	881b      	ldrh	r3, [r3, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d119      	bne.n	80071a8 <vaho_func+0x80>
					goto	vaho_ON;						//jreq		vaho_ON
 8007174:	e000      	b.n	8007178 <vaho_func+0x50>
					goto	vaho_ON;						//btjt		flagsVaho,#0,vaho_ON
 8007176:	46c0      	nop			@ (mov r8, r8)
				GPIOR0[f_dh] = 1;							//bset		GPIOR0,#f_dh
 8007178:	4b0f      	ldr	r3, [pc, #60]	@ (80071b8 <vaho_func+0x90>)
 800717a:	2201      	movs	r2, #1
 800717c:	705a      	strb	r2, [r3, #1]
				flagsVaho[0] = 1;							//bset		flagsVaho,#0
 800717e:	4b0d      	ldr	r3, [pc, #52]	@ (80071b4 <vaho_func+0x8c>)
 8007180:	2201      	movs	r2, #1
 8007182:	701a      	strb	r2, [r3, #0]
				timeOffVaho_w = Plantilla[tOffVh] * 60 ;	//mov		wreg,tOffVh;
 8007184:	4b0a      	ldr	r3, [pc, #40]	@ (80071b0 <vaho_func+0x88>)
 8007186:	226c      	movs	r2, #108	@ 0x6c
 8007188:	5c9b      	ldrb	r3, [r3, r2]
 800718a:	001a      	movs	r2, r3
 800718c:	233c      	movs	r3, #60	@ 0x3c
 800718e:	4353      	muls	r3, r2
 8007190:	b29a      	uxth	r2, r3
 8007192:	4b0b      	ldr	r3, [pc, #44]	@ (80071c0 <vaho_func+0x98>)
 8007194:	801a      	strh	r2, [r3, #0]
				if(timeOnVaho_w == 0){
 8007196:	4b09      	ldr	r3, [pc, #36]	@ (80071bc <vaho_func+0x94>)
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d0d6      	beq.n	800714c <vaho_func+0x24>
				}
				goto	vaho_end;							//jra		vaho_end
 800719e:	e004      	b.n	80071aa <vaho_func+0x82>
					goto	vaho_end;		//jreq		vaho_end
 80071a0:	46c0      	nop			@ (mov r8, r8)
 80071a2:	e002      	b.n	80071aa <vaho_func+0x82>
					goto	vaho_end;		//jreq		vaho_end
 80071a4:	46c0      	nop			@ (mov r8, r8)
 80071a6:	e000      	b.n	80071aa <vaho_func+0x82>
				goto	vaho_end;							//jra		vaho_end
 80071a8:	46c0      	nop			@ (mov r8, r8)
vaho_end:

}
 80071aa:	46c0      	nop			@ (mov r8, r8)
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	200000b8 	.word	0x200000b8
 80071b4:	2000215c 	.word	0x2000215c
 80071b8:	20000bc0 	.word	0x20000bc0
 80071bc:	20002156 	.word	0x20002156
 80071c0:	20002158 	.word	0x20002158

080071c4 <detecta_flanco>:
//;=========================================  Rutina DETECCIN DE FLANCO DE BAJADA
//;Por las caractersticas del hardware no se considera cruce por cero como tal.
//;La seal se obtiene de un circuito aislado que tiene DEFASE.

// Adaptacion revisada 30-MAY-2025 ........
void detecta_flanco(){
 80071c4:	b580      	push	{r7, lr}
 80071c6:	af00      	add	r7, sp, #0

			s_reloj[2] = 0;//bres    s_reloj,#2        ;[b_flancob] ;Desactiva bandera de flanco de bajada
 80071c8:	4b1b      	ldr	r3, [pc, #108]	@ (8007238 <detecta_flanco+0x74>)
 80071ca:	2200      	movs	r2, #0
 80071cc:	709a      	strb	r2, [r3, #2]

up_anterior:
			if(s_reloj[0]){	//btjt s_reloj,#0,alto   [actual]	   ;El valor de la bandera "actual" es 1?
 80071ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007238 <detecta_flanco+0x74>)
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d103      	bne.n	80071de <detecta_flanco+0x1a>
				goto alto;
			}
			s_reloj[1] = 0;   				//bres s_reloj,#1    ;[anterior]  ;NO: Anterior <- 0
 80071d6:	4b18      	ldr	r3, [pc, #96]	@ (8007238 <detecta_flanco+0x74>)
 80071d8:	2200      	movs	r2, #0
 80071da:	705a      	strb	r2, [r3, #1]
			goto end_up_anterior;//jra end_up_anterior
 80071dc:	e003      	b.n	80071e6 <detecta_flanco+0x22>
				goto alto;
 80071de:	46c0      	nop			@ (mov r8, r8)

alto:
			s_reloj[1] = 1; 	//bset s_reloj,#1		;[anterior]   ;SI: Anterior <- 1
 80071e0:	4b15      	ldr	r3, [pc, #84]	@ (8007238 <detecta_flanco+0x74>)
 80071e2:	2201      	movs	r2, #1
 80071e4:	705a      	strb	r2, [r3, #1]
end_up_anterior:

up_actual:	 //;Actualiza la bandera "actual", con el valor actual del pin de flanco
			if	(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15)){
 80071e6:	2380      	movs	r3, #128	@ 0x80
 80071e8:	021a      	lsls	r2, r3, #8
 80071ea:	23a0      	movs	r3, #160	@ 0xa0
 80071ec:	05db      	lsls	r3, r3, #23
 80071ee:	0011      	movs	r1, r2
 80071f0:	0018      	movs	r0, r3
 80071f2:	f00c fa1d 	bl	8013630 <HAL_GPIO_ReadPin>
 80071f6:	1e03      	subs	r3, r0, #0
 80071f8:	d103      	bne.n	8007202 <detecta_flanco+0x3e>
				goto pin_cruce_alto;//jruge   pin_cruce_alto
			}
			s_reloj[0] = 0;		// bres    s_reloj,#0       ;[actual] ;NO: actual <- 0
 80071fa:	4b0f      	ldr	r3, [pc, #60]	@ (8007238 <detecta_flanco+0x74>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	701a      	strb	r2, [r3, #0]
			goto end_up_actual;//;Determina si existi cruce
 8007200:	e003      	b.n	800720a <detecta_flanco+0x46>
				goto pin_cruce_alto;//jruge   pin_cruce_alto
 8007202:	46c0      	nop			@ (mov r8, r8)
pin_cruce_alto:
			s_reloj[0] = 1;	 		//bset    s_reloj,#0         ;[actual] ;SI: actual <- 1
 8007204:	4b0c      	ldr	r3, [pc, #48]	@ (8007238 <detecta_flanco+0x74>)
 8007206:	2201      	movs	r2, #1
 8007208:	701a      	strb	r2, [r3, #0]

determina_flanco: //---------------------------------------------------------?
			//ld      A,s_reloj     ;Enmascara variable para determinar flanco
			//and     A,#$03        ;Las banderas son 0 ANT y 1 ACT enmascara con '00000011'
			//cp      A,#$02        ;Estado buscado flanco de bajada ANT = 1 y ACT = 0,'00000010'
	        if((s_reloj[1]) & (!s_reloj[0]) ){// jreq    flanco_bajada ;Coloca bandera de flanco de bajada
 800720a:	4b0b      	ldr	r3, [pc, #44]	@ (8007238 <detecta_flanco+0x74>)
 800720c:	785b      	ldrb	r3, [r3, #1]
 800720e:	0019      	movs	r1, r3
 8007210:	4b09      	ldr	r3, [pc, #36]	@ (8007238 <detecta_flanco+0x74>)
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	2201      	movs	r2, #1
 8007216:	4053      	eors	r3, r2
 8007218:	b2db      	uxtb	r3, r3
 800721a:	400b      	ands	r3, r1
 800721c:	d007      	beq.n	800722e <detecta_flanco+0x6a>
				goto flanco_bajada;			//jreq    flanco_bajada ;Coloca bandera de flanco de bajada
 800721e:	46c0      	nop			@ (mov r8, r8)
			}
			goto fin_detecta_flanco;//jra fin_detecta_flanco


flanco_bajada:
			s_reloj[2] = 1;				//bset    s_reloj,#2     ;[b_flancos]    ;Activar bandera de flanco de subida
 8007220:	4b05      	ldr	r3, [pc, #20]	@ (8007238 <detecta_flanco+0x74>)
 8007222:	2201      	movs	r2, #1
 8007224:	709a      	strb	r2, [r3, #2]
			cruze_por_cero[0] = 1;		//bset    cruze_por_cero,#0     ;Activa bandera de cruce por cero
 8007226:	4b05      	ldr	r3, [pc, #20]	@ (800723c <detecta_flanco+0x78>)
 8007228:	2201      	movs	r2, #1
 800722a:	701a      	strb	r2, [r3, #0]

fin_detecta_flanco:

}
 800722c:	e000      	b.n	8007230 <detecta_flanco+0x6c>
			goto fin_detecta_flanco;//jra fin_detecta_flanco
 800722e:	46c0      	nop			@ (mov r8, r8)
}
 8007230:	46c0      	nop			@ (mov r8, r8)
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	46c0      	nop			@ (mov r8, r8)
 8007238:	20000b1c 	.word	0x20000b1c
 800723c:	20000c78 	.word	0x20000c78

08007240 <calibra_voltaje>:
//;2. En el instante que se va a realizar la calibracin se deben tener 3
//;muestras promediadas (8 muestras) IGUALES
//;3. Las muestras deben estar en un rango definido

// Adaptacion revisada 30-MAY-2025 ........
void calibra_voltaje(){
 8007240:	b580      	push	{r7, lr}
 8007242:	af00      	add	r7, sp, #0

			muestras_cal_volt++; 			//inc  	muestras_cal_volt
 8007244:	4b33      	ldr	r3, [pc, #204]	@ (8007314 <calibra_voltaje+0xd4>)
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	3301      	adds	r3, #1
 800724a:	b2da      	uxtb	r2, r3
 800724c:	4b31      	ldr	r3, [pc, #196]	@ (8007314 <calibra_voltaje+0xd4>)
 800724e:	701a      	strb	r2, [r3, #0]
			if(muestras_cal_volt >= 23){	//	cp      A,#23                     ;23 muestras (23*8*16.6ms = 3 segundos)
 8007250:	4b30      	ldr	r3, [pc, #192]	@ (8007314 <calibra_voltaje+0xd4>)
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2b16      	cmp	r3, #22
 8007256:	d956      	bls.n	8007306 <calibra_voltaje+0xc6>
				goto espera_iguales;//jruge   espera_iguales
 8007258:	46c0      	nop			@ (mov r8, r8)
			}
			goto fin_calibra_voltaje;// jp fin_calibra_voltaje

espera_iguales:
			if(muestras_cal_volt != 23) {	//cp      A,#23
 800725a:	4b2e      	ldr	r3, [pc, #184]	@ (8007314 <calibra_voltaje+0xd4>)
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	2b17      	cmp	r3, #23
 8007260:	d104      	bne.n	800726c <calibra_voltaje+0x2c>
				goto segunda_muestra;		//jrne    segunda_muestra
			}
			voltaje_ant_cal = volt_trms;	//	mov voltaje_ant_cal,volt_trms
 8007262:	4b2d      	ldr	r3, [pc, #180]	@ (8007318 <calibra_voltaje+0xd8>)
 8007264:	781a      	ldrb	r2, [r3, #0]
 8007266:	4b2d      	ldr	r3, [pc, #180]	@ (800731c <calibra_voltaje+0xdc>)
 8007268:	701a      	strb	r2, [r3, #0]
			goto fin_calibra_voltaje;		//jp  fin_calibra_voltaje
 800726a:	e04f      	b.n	800730c <calibra_voltaje+0xcc>
				goto segunda_muestra;		//jrne    segunda_muestra
 800726c:	46c0      	nop			@ (mov r8, r8)

segunda_muestra:
			//goto calibracion_valida;
			if(muestras_cal_volt != 24){	//cp      A,#24
 800726e:	4b29      	ldr	r3, [pc, #164]	@ (8007314 <calibra_voltaje+0xd4>)
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	2b18      	cmp	r3, #24
 8007274:	d106      	bne.n	8007284 <calibra_voltaje+0x44>
				goto tercera_muestra;		//jrne    tercera_muestra
			}
			tolerancia_cal_volt();			//call    tolerancia_cal_volt
 8007276:	f000 f95f 	bl	8007538 <tolerancia_cal_volt>
			//STM8_A viene de  "tolerancia_cal_volt()"
			if(STM8_A != 0x55){					//cp      A,#24
 800727a:	4b29      	ldr	r3, [pc, #164]	@ (8007320 <calibra_voltaje+0xe0>)
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	2b55      	cmp	r3, #85	@ 0x55
 8007280:	d043      	beq.n	800730a <calibra_voltaje+0xca>
				goto calibra_reset;			//jrne    tercera_muestra
 8007282:	e03d      	b.n	8007300 <calibra_voltaje+0xc0>
				goto tercera_muestra;		//jrne    tercera_muestra
 8007284:	46c0      	nop			@ (mov r8, r8)
			}
			goto	fin_calibra_voltaje;	//jp      fin_calibra_voltaje


tercera_muestra:
			tolerancia_cal_volt();			//call    tolerancia_cal_volt
 8007286:	f000 f957 	bl	8007538 <tolerancia_cal_volt>
			//STM8_A viene de  "tolerancia_cal_volt()"
			if(STM8_A == 0x55){					//cp      A,#55
 800728a:	4b25      	ldr	r3, [pc, #148]	@ (8007320 <calibra_voltaje+0xe0>)
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	2b55      	cmp	r3, #85	@ 0x55
 8007290:	d10a      	bne.n	80072a8 <calibra_voltaje+0x68>
					goto calibracion_valida;			//jreq    calibracion_valida
 8007292:	46c0      	nop			@ (mov r8, r8)

v_ubajo_cv:
				//ldw Y,#60
				//ldw waux,Y
				//waux = 60;
				if(volt_trms > 60 ){//cpw X,waux -------x =   ;Compara la medicin sin factor con el umbral bajo
 8007294:	4b20      	ldr	r3, [pc, #128]	@ (8007318 <calibra_voltaje+0xd8>)
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	2b3c      	cmp	r3, #60	@ 0x3c
 800729a:	d907      	bls.n	80072ac <calibra_voltaje+0x6c>
					goto v_ualto_cv;//jrugt  v_ualto_cv
 800729c:	46c0      	nop			@ (mov r8, r8)

v_ualto_cv:
				//ldw     Y,#80
				//ldw     waux,Y
				//waux = 80;
				if(volt_trms >= 80 ){//cpw     X,waux, x  ;Mayor o igual al umbral alto, resistores mal soldados o inadecuados
 800729e:	4b1e      	ldr	r3, [pc, #120]	@ (8007318 <calibra_voltaje+0xd8>)
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	2b4f      	cmp	r3, #79	@ 0x4f
 80072a4:	d904      	bls.n	80072b0 <calibra_voltaje+0x70>
					goto calibra_reset;//jruge   calibra_reset
 80072a6:	e02b      	b.n	8007300 <calibra_voltaje+0xc0>
			goto	calibra_reset;	//jp      calibra_reset
 80072a8:	46c0      	nop			@ (mov r8, r8)
 80072aa:	e029      	b.n	8007300 <calibra_voltaje+0xc0>
				goto calibra_reset;//jp   calibra_reset
 80072ac:	46c0      	nop			@ (mov r8, r8)
 80072ae:	e027      	b.n	8007300 <calibra_voltaje+0xc0>
				}
				wreg = 100;					//mov  wreg,#100
 80072b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007324 <calibra_voltaje+0xe4>)
 80072b2:	2264      	movs	r2, #100	@ 0x64
 80072b4:	701a      	strb	r2, [r3, #0]
				waux = volt_trms;			//mov  waux,volt_trms
 80072b6:	4b18      	ldr	r3, [pc, #96]	@ (8007318 <calibra_voltaje+0xd8>)
 80072b8:	781a      	ldrb	r2, [r3, #0]
 80072ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007328 <calibra_voltaje+0xe8>)
 80072bc:	701a      	strb	r2, [r3, #0]
				//ld  A, wreg
				//ldw  X, #eevolt_mul
				// (eevolt_mul) = wreg; //ld (X), A
				//Data = (uint32_t)wreg;											//;Guarda la variable de multiplicacin en EEPROM
				//AddressDestination = &eevolt_mul;
				wreeprom(wreg,&eevolt_mul);
 80072be:	4b19      	ldr	r3, [pc, #100]	@ (8007324 <calibra_voltaje+0xe4>)
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	001a      	movs	r2, r3
 80072c4:	4b19      	ldr	r3, [pc, #100]	@ (800732c <calibra_voltaje+0xec>)
 80072c6:	0019      	movs	r1, r3
 80072c8:	0010      	movs	r0, r2
 80072ca:	f000 faa9 	bl	8007820 <wreeprom>
				reevolt_mul = wreg;
 80072ce:	4b15      	ldr	r3, [pc, #84]	@ (8007324 <calibra_voltaje+0xe4>)
 80072d0:	781a      	ldrb	r2, [r3, #0]
 80072d2:	4b17      	ldr	r3, [pc, #92]	@ (8007330 <calibra_voltaje+0xf0>)
 80072d4:	701a      	strb	r2, [r3, #0]
				//ld  A,waux
				 //ldw  X,#eevolt_div
				 //ld	(X),A
				//Data = (uint32_t)waux;										//;Guarda la variable de divisin en EEPROM
				//AddressDestination = &eevolt_div;
				wreeprom(waux,&eevolt_div);
 80072d6:	4b14      	ldr	r3, [pc, #80]	@ (8007328 <calibra_voltaje+0xe8>)
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	001a      	movs	r2, r3
 80072dc:	4b15      	ldr	r3, [pc, #84]	@ (8007334 <calibra_voltaje+0xf4>)
 80072de:	0019      	movs	r1, r3
 80072e0:	0010      	movs	r0, r2
 80072e2:	f000 fa9d 	bl	8007820 <wreeprom>
				reevolt_div = waux;
 80072e6:	4b10      	ldr	r3, [pc, #64]	@ (8007328 <calibra_voltaje+0xe8>)
 80072e8:	781a      	ldrb	r2, [r3, #0]
 80072ea:	4b13      	ldr	r3, [pc, #76]	@ (8007338 <calibra_voltaje+0xf8>)
 80072ec:	701a      	strb	r2, [r3, #0]
				//ldw X,#eef_voltaje
				//ld (X),A
				//Data = (uint32_t)0x3C;										//;Indica que ya se realizo calibracin de voltaje en EEPROM
				//AddressDestination = &eef_voltaje;
	//			HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_BYTE, AddressDestination, Data);
				wreeprom(0x3C,&eef_voltaje);
 80072ee:	4b13      	ldr	r3, [pc, #76]	@ (800733c <calibra_voltaje+0xfc>)
 80072f0:	0019      	movs	r1, r3
 80072f2:	203c      	movs	r0, #60	@ 0x3c
 80072f4:	f000 fa94 	bl	8007820 <wreeprom>
				reef_voltaje = 0x3C;
 80072f8:	4b11      	ldr	r3, [pc, #68]	@ (8007340 <calibra_voltaje+0x100>)
 80072fa:	223c      	movs	r2, #60	@ 0x3c
 80072fc:	701a      	strb	r2, [r3, #0]

graba_3: //----------------------------------registro
		        //btjt FLASH_IAPSR,#2,graba_3
		        // mov FLASH_IAPSR,#$00	   ;Bloquea la EEPROM inmediatamente
	//			HAL_FLASHEx_DATAEEPROM_Lock();
		        goto fin_calibra_voltaje;//jp fin_calibra_voltaje
 80072fe:	e005      	b.n	800730c <calibra_voltaje+0xcc>

calibra_reset:
				asm ("nop");
 8007300:	46c0      	nop			@ (mov r8, r8)
				asm ("nop");
 8007302:	46c0      	nop			@ (mov r8, r8)
		        goto calibra_reset;//jp      calibra_reset
 8007304:	e7fc      	b.n	8007300 <calibra_voltaje+0xc0>
			goto fin_calibra_voltaje;// jp fin_calibra_voltaje
 8007306:	46c0      	nop			@ (mov r8, r8)
 8007308:	e000      	b.n	800730c <calibra_voltaje+0xcc>
			goto	fin_calibra_voltaje;	//jp      fin_calibra_voltaje
 800730a:	46c0      	nop			@ (mov r8, r8)
//				edo_muestreo = 0;//mov edo_muestreo,#0
//fin_voltrms:



}
 800730c:	46c0      	nop			@ (mov r8, r8)
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	46c0      	nop			@ (mov r8, r8)
 8007314:	20000c81 	.word	0x20000c81
 8007318:	20000b38 	.word	0x20000b38
 800731c:	20000c82 	.word	0x20000c82
 8007320:	200008d4 	.word	0x200008d4
 8007324:	20000b70 	.word	0x20000b70
 8007328:	20000b6f 	.word	0x20000b6f
 800732c:	0803f801 	.word	0x0803f801
 8007330:	200001b9 	.word	0x200001b9
 8007334:	0803f800 	.word	0x0803f800
 8007338:	200001b8 	.word	0x200001b8
 800733c:	0803f802 	.word	0x0803f802
 8007340:	20000d2c 	.word	0x20000d2c

08007344 <muestreo_trms>:

//;==============================================================  Rutina muestreo
//;Adquiere y procesa 64 muestras de voltaje y corriente.

// Adaptacion revisada 30-MAY-2025 ........
void muestreo_trms(){
 8007344:	b580      	push	{r7, lr}
 8007346:	af00      	add	r7, sp, #0

		if(!ban_muestreo[0]){						//btjf    ban_muestreo,#0,adq_muestra_i ;Nuevo ciclo a medir?
 8007348:	4b3e      	ldr	r3, [pc, #248]	@ (8007444 <muestreo_trms+0x100>)
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	2201      	movs	r2, #1
 800734e:	4053      	eors	r3, r2
 8007350:	b2db      	uxtb	r3, r3
 8007352:	2b00      	cmp	r3, #0
 8007354:	d10c      	bne.n	8007370 <muestreo_trms+0x2c>
			goto adq_muestra_i;
		}
		ban_muestreo[0] = 0;		//bres    ban_muestreo,#0           ;Limpia bandera que indica que es inicio de un nuevo ciclo
 8007356:	4b3b      	ldr	r3, [pc, #236]	@ (8007444 <muestreo_trms+0x100>)
 8007358:	2200      	movs	r2, #0
 800735a:	701a      	strb	r2, [r3, #0]
		//clr     sigma_cuad_sampl_1_1      ;Limpia las variables de la sumatoria CH1
		//clr     sigma_cuad_sampl_2_1      ;/
		//clr     sigma_cuad_sampl_3_1      ;/
		//clr     sigma_cuad_sampl_4_1      ;/
		sigma_cuad_sampl_1 = 0;
 800735c:	4b3a      	ldr	r3, [pc, #232]	@ (8007448 <muestreo_trms+0x104>)
 800735e:	2200      	movs	r2, #0
 8007360:	601a      	str	r2, [r3, #0]
		//clr     sigma_cuad_sampl_1_2      ;Limpia las variables de la sumatoria CH2
		//clr     sigma_cuad_sampl_2_2      ;/
		//clr     sigma_cuad_sampl_3_2      ;/
		//clr     sigma_cuad_sampl_4_2      ;/
	    sigma_cuad_sampl_2 = 0;
 8007362:	4b3a      	ldr	r3, [pc, #232]	@ (800744c <muestreo_trms+0x108>)
 8007364:	2200      	movs	r2, #0
 8007366:	601a      	str	r2, [r3, #0]
		cnt_mues = 0;				//clr     cnt_mues                  ;Limpia el contador de muestras
 8007368:	4b39      	ldr	r3, [pc, #228]	@ (8007450 <muestreo_trms+0x10c>)
 800736a:	2200      	movs	r2, #0
 800736c:	701a      	strb	r2, [r3, #0]
 800736e:	e000      	b.n	8007372 <muestreo_trms+0x2e>
			goto adq_muestra_i;
 8007370:	46c0      	nop			@ (mov r8, r8)


adq_muestra_i:            //;------------------------------  Adquiere la muestra n
		if(cnt_mues <= 64){						//jrule   adq_muestra_i_1
 8007372:	4b37      	ldr	r3, [pc, #220]	@ (8007450 <muestreo_trms+0x10c>)
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	2b40      	cmp	r3, #64	@ 0x40
 8007378:	d860      	bhi.n	800743c <muestreo_trms+0xf8>
			goto adq_muestra_i_1;
 800737a:	46c0      	nop			@ (mov r8, r8)
		}
		goto	fin_muestreo_trms;		//fin_muestreo_trms			//jp      fin_muestreo_trms

adq_muestra_i_1:
		//Captura ADC CANAL de CORRIENTE
		ADC1->CHSELR = 0;
 800737c:	4b35      	ldr	r3, [pc, #212]	@ (8007454 <muestreo_trms+0x110>)
 800737e:	2200      	movs	r2, #0
 8007380:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL0;  // "STM32U:PC0_Canal 0_FOTOCELDA"  ----->  "STM8:PE5 ADC_IN 23"
 8007382:	4b34      	ldr	r3, [pc, #208]	@ (8007454 <muestreo_trms+0x110>)
 8007384:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007386:	4b33      	ldr	r3, [pc, #204]	@ (8007454 <muestreo_trms+0x110>)
 8007388:	2101      	movs	r1, #1
 800738a:	430a      	orrs	r2, r1
 800738c:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD();
 800738e:	f006 f899 	bl	800d4c4 <capturaAD>

		ram_h = adcramh;			// ;Guarda el resultado de la conversin en RAM TEMPORAL
 8007392:	4b31      	ldr	r3, [pc, #196]	@ (8007458 <muestreo_trms+0x114>)
 8007394:	881a      	ldrh	r2, [r3, #0]
 8007396:	4b31      	ldr	r3, [pc, #196]	@ (800745c <muestreo_trms+0x118>)
 8007398:	801a      	strh	r2, [r3, #0]
//		;  subw    X,#512
//		;  ldw     ram_h,X

fin_acond_corriente:

		STM8_16_X = ram_h;  		  //ldw     X,ram_h        ;Almacena la muestra en X para calculos en RAM
 800739a:	4b30      	ldr	r3, [pc, #192]	@ (800745c <muestreo_trms+0x118>)
 800739c:	881a      	ldrh	r2, [r3, #0]
 800739e:	4b30      	ldr	r3, [pc, #192]	@ (8007460 <muestreo_trms+0x11c>)
 80073a0:	801a      	strh	r2, [r3, #0]
		  	  	  	  	  	  	  	  //ldw     Y,ram_h        ;Almacena la muestra en Y para colocarlo en RAM

		fact_mul = 1;  				//mov     fact_mul,#1     ;eecorr_mul    ;Aplica factor, el resultado llega en X
 80073a2:	4b30      	ldr	r3, [pc, #192]	@ (8007464 <muestreo_trms+0x120>)
 80073a4:	2201      	movs	r2, #1
 80073a6:	701a      	strb	r2, [r3, #0]
		fact_div = 1;  				//mov     fact_div,#1     ;eecorr_div    ;/
 80073a8:	4b2f      	ldr	r3, [pc, #188]	@ (8007468 <muestreo_trms+0x124>)
 80073aa:	2201      	movs	r2, #1
 80073ac:	701a      	strb	r2, [r3, #0]
		aplica_factor();			//call    aplica_factor          ;Aplica el factor a la muestra adquirida
 80073ae:	f000 f863 	bl	8007478 <aplica_factor>

		//  mov     sigma_cuad_sampl_4,sigma_cuad_sampl_4_1   ;CANAL 1 es la corriente
		//  mov     sigma_cuad_sampl_3,sigma_cuad_sampl_3_1   ;/
		//  mov     sigma_cuad_sampl_2,sigma_cuad_sampl_2_1   ;/
		//  mov     sigma_cuad_sampl_1,sigma_cuad_sampl_1_1   ;/
		sigma_cuad_sampl = sigma_cuad_sampl_1;
 80073b2:	4b25      	ldr	r3, [pc, #148]	@ (8007448 <muestreo_trms+0x104>)
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	4b2d      	ldr	r3, [pc, #180]	@ (800746c <muestreo_trms+0x128>)
 80073b8:	601a      	str	r2, [r3, #0]
		cuadrado_suma();			//call    cuadrado_suma  ;Eleva la muestra al cuadrado y realiza suma acumulada
 80073ba:	f000 f87b 	bl	80074b4 <cuadrado_suma>
//		  mov     sigma_cuad_sampl_4_1,sigma_cuad_sampl_4   ;CANAL 1 es la corriente
//		  mov     sigma_cuad_sampl_3_1,sigma_cuad_sampl_3   ;/
//		  mov     sigma_cuad_sampl_2_1,sigma_cuad_sampl_2   ;/
//		  mov     sigma_cuad_sampl_1_1,sigma_cuad_sampl_1   ;/
		sigma_cuad_sampl_1 = sigma_cuad_sampl;
 80073be:	4b2b      	ldr	r3, [pc, #172]	@ (800746c <muestreo_trms+0x128>)
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	4b21      	ldr	r3, [pc, #132]	@ (8007448 <muestreo_trms+0x104>)
 80073c4:	601a      	str	r2, [r3, #0]

adq_muestra_v:            //;------------------------------  Adquiere la muestra n
		//Captura ADC CANAL de Voltaje
		ADC1->CHSELR = 0;
 80073c6:	4b23      	ldr	r3, [pc, #140]	@ (8007454 <muestreo_trms+0x110>)
 80073c8:	2200      	movs	r2, #0
 80073ca:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL9;  // "STM32U:PC0_Canal 0_FOTOCELDA"  ----->  "STM8:PE5 ADC_IN 23"
 80073cc:	4b21      	ldr	r3, [pc, #132]	@ (8007454 <muestreo_trms+0x110>)
 80073ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073d0:	4b20      	ldr	r3, [pc, #128]	@ (8007454 <muestreo_trms+0x110>)
 80073d2:	2180      	movs	r1, #128	@ 0x80
 80073d4:	0089      	lsls	r1, r1, #2
 80073d6:	430a      	orrs	r2, r1
 80073d8:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD();
 80073da:	f006 f873 	bl	800d4c4 <capturaAD>

		ram_h = adcramh;		//;Guarda el resultado de la conversin en RAM TEMPORAL
 80073de:	4b1e      	ldr	r3, [pc, #120]	@ (8007458 <muestreo_trms+0x114>)
 80073e0:	881a      	ldrh	r2, [r3, #0]
 80073e2:	4b1e      	ldr	r3, [pc, #120]	@ (800745c <muestreo_trms+0x118>)
 80073e4:	801a      	strh	r2, [r3, #0]

		ram_h >>= 1;    			//srlw    X              ;Convierte la muestra de 10 bits en 9 bits
 80073e6:	4b1d      	ldr	r3, [pc, #116]	@ (800745c <muestreo_trms+0x118>)
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	085b      	lsrs	r3, r3, #1
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	4b1b      	ldr	r3, [pc, #108]	@ (800745c <muestreo_trms+0x118>)
 80073f0:	801a      	strh	r2, [r3, #0]
		ram_h >>= 1; 				//srlw    X              ;Convierte la muestra de  9 bits en 8 bits
 80073f2:	4b1a      	ldr	r3, [pc, #104]	@ (800745c <muestreo_trms+0x118>)
 80073f4:	881b      	ldrh	r3, [r3, #0]
 80073f6:	085b      	lsrs	r3, r3, #1
 80073f8:	b29a      	uxth	r2, r3
 80073fa:	4b18      	ldr	r3, [pc, #96]	@ (800745c <muestreo_trms+0x118>)
 80073fc:	801a      	strh	r2, [r3, #0]

		STM8_16_X = ram_h;
 80073fe:	4b17      	ldr	r3, [pc, #92]	@ (800745c <muestreo_trms+0x118>)
 8007400:	881a      	ldrh	r2, [r3, #0]
 8007402:	4b17      	ldr	r3, [pc, #92]	@ (8007460 <muestreo_trms+0x11c>)
 8007404:	801a      	strh	r2, [r3, #0]

		fact_mul = reevolt_mul;  	//mov     fact_mul,eevolt_mul    ;Aplica factor, el resultado llega en X
 8007406:	4b1a      	ldr	r3, [pc, #104]	@ (8007470 <muestreo_trms+0x12c>)
 8007408:	781a      	ldrb	r2, [r3, #0]
 800740a:	4b16      	ldr	r3, [pc, #88]	@ (8007464 <muestreo_trms+0x120>)
 800740c:	701a      	strb	r2, [r3, #0]
		fact_div = reevolt_div;  	//mov     fact_div,eevolt_div    ;/
 800740e:	4b19      	ldr	r3, [pc, #100]	@ (8007474 <muestreo_trms+0x130>)
 8007410:	781a      	ldrb	r2, [r3, #0]
 8007412:	4b15      	ldr	r3, [pc, #84]	@ (8007468 <muestreo_trms+0x124>)
 8007414:	701a      	strb	r2, [r3, #0]
		aplica_factor();			//call    aplica_factor          ;Aplica el factor a la muestra adquirida
 8007416:	f000 f82f 	bl	8007478 <aplica_factor>

//		  mov     sigma_cuad_sampl_4,sigma_cuad_sampl_4_2   ;CANAL 2 es el voltaje
//		  mov     sigma_cuad_sampl_3,sigma_cuad_sampl_3_2   ;/
//		  mov     sigma_cuad_sampl_2,sigma_cuad_sampl_2_2   ;/
//		  mov     sigma_cuad_sampl_1,sigma_cuad_sampl_1_2   ;/
		sigma_cuad_sampl =  sigma_cuad_sampl_2;
 800741a:	4b0c      	ldr	r3, [pc, #48]	@ (800744c <muestreo_trms+0x108>)
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	4b13      	ldr	r3, [pc, #76]	@ (800746c <muestreo_trms+0x128>)
 8007420:	601a      	str	r2, [r3, #0]
		cuadrado_suma();			//call    cuadrado_suma  ;Eleva la muestra al cuadrado y realiza suma acumulada
 8007422:	f000 f847 	bl	80074b4 <cuadrado_suma>
//		  mov     sigma_cuad_sampl_4_2,sigma_cuad_sampl_4   ;CANAL 1 es la corriente
//		  mov     sigma_cuad_sampl_3_2,sigma_cuad_sampl_3   ;/
//		  mov     sigma_cuad_sampl_2_2,sigma_cuad_sampl_2   ;/
//		  mov     sigma_cuad_sampl_1_2,sigma_cuad_sampl_1   ;/
		 sigma_cuad_sampl_2 = sigma_cuad_sampl;
 8007426:	4b11      	ldr	r3, [pc, #68]	@ (800746c <muestreo_trms+0x128>)
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	4b08      	ldr	r3, [pc, #32]	@ (800744c <muestreo_trms+0x108>)
 800742c:	601a      	str	r2, [r3, #0]

		 cnt_mues++;			//inc     cnt_mues       ;Una muestra ms
 800742e:	4b08      	ldr	r3, [pc, #32]	@ (8007450 <muestreo_trms+0x10c>)
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	3301      	adds	r3, #1
 8007434:	b2da      	uxtb	r2, r3
 8007436:	4b06      	ldr	r3, [pc, #24]	@ (8007450 <muestreo_trms+0x10c>)
 8007438:	701a      	strb	r2, [r3, #0]

fin_muestreo_trms:

}
 800743a:	e000      	b.n	800743e <muestreo_trms+0xfa>
		goto	fin_muestreo_trms;		//fin_muestreo_trms			//jp      fin_muestreo_trms
 800743c:	46c0      	nop			@ (mov r8, r8)
}
 800743e:	46c0      	nop			@ (mov r8, r8)
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	20000b24 	.word	0x20000b24
 8007448:	20000b44 	.word	0x20000b44
 800744c:	20000b48 	.word	0x20000b48
 8007450:	20000b21 	.word	0x20000b21
 8007454:	40012400 	.word	0x40012400
 8007458:	20000b7c 	.word	0x20000b7c
 800745c:	20000b54 	.word	0x20000b54
 8007460:	200008d6 	.word	0x200008d6
 8007464:	20000b1f 	.word	0x20000b1f
 8007468:	20000b20 	.word	0x20000b20
 800746c:	20000b3c 	.word	0x20000b3c
 8007470:	200001b9 	.word	0x200001b9
 8007474:	200001b8 	.word	0x200001b8

08007478 <aplica_factor>:
//;=========================================================  Rutina aplica factor
//;Llega un dato de 2 BYTES en X, el dato es multiplicado por un factor que la
//;aprxima al valor calculado (revisar tablas de diseo).

// Adaptacion revisada 30-MAY-2025 ........
void aplica_factor(){
 8007478:	b580      	push	{r7, lr}
 800747a:	b082      	sub	sp, #8
 800747c:	af00      	add	r7, sp, #0
											//;*fact_mul lmitado a 64 para resultado 2 BYTES
	uint32_t foo = STM8_16_X * fact_mul;		//call    mul_16x16
 800747e:	4b0a      	ldr	r3, [pc, #40]	@ (80074a8 <aplica_factor+0x30>)
 8007480:	881b      	ldrh	r3, [r3, #0]
 8007482:	001a      	movs	r2, r3
 8007484:	4b09      	ldr	r3, [pc, #36]	@ (80074ac <aplica_factor+0x34>)
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	4353      	muls	r3, r2
 800748a:	607b      	str	r3, [r7, #4]
											//;Resultado de 2 BYTES en level_1st_result_H
	STM8_16_X = (uint16_t)(foo / fact_div);  		//;Divide entre factor
 800748c:	4b08      	ldr	r3, [pc, #32]	@ (80074b0 <aplica_factor+0x38>)
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	0019      	movs	r1, r3
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f7f8 fe40 	bl	8000118 <__udivsi3>
 8007498:	0003      	movs	r3, r0
 800749a:	b29a      	uxth	r2, r3
 800749c:	4b02      	ldr	r3, [pc, #8]	@ (80074a8 <aplica_factor+0x30>)
 800749e:	801a      	strh	r2, [r3, #0]

}
 80074a0:	46c0      	nop			@ (mov r8, r8)
 80074a2:	46bd      	mov	sp, r7
 80074a4:	b002      	add	sp, #8
 80074a6:	bd80      	pop	{r7, pc}
 80074a8:	200008d6 	.word	0x200008d6
 80074ac:	20000b1f 	.word	0x20000b1f
 80074b0:	20000b20 	.word	0x20000b20

080074b4 <cuadrado_suma>:
//;variables para la suma acumulada de las muestras elevadas al cuadrado, el
//;resultado es de 4 BYTES.
//;Antes de llamar la rutina y al regreso se deben indicar las variables del CANAL

// Adaptacion revisada 30-MAY-2025 ........
void cuadrado_suma(){
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
		//	  ldw     resulh,X          ;resulh:resull.. mult 2 X Muestra con factor 2 BYTES
		//	  call    mul_16x16         ;El resultado es un dato de 4B (En la aplicacin 3B)
//;waux:wreg      mult 1
//;resulh:resull  mult 2
//;El resultado lo almacena en [level_2st_result_H:level_1st_result_L]
		uint32_t	foo = STM8_16_X * STM8_16_X;
 80074ba:	4b08      	ldr	r3, [pc, #32]	@ (80074dc <cuadrado_suma+0x28>)
 80074bc:	881b      	ldrh	r3, [r3, #0]
 80074be:	001a      	movs	r2, r3
 80074c0:	4b06      	ldr	r3, [pc, #24]	@ (80074dc <cuadrado_suma+0x28>)
 80074c2:	881b      	ldrh	r3, [r3, #0]
 80074c4:	4353      	muls	r3, r2
 80074c6:	607b      	str	r3, [r7, #4]
//not_inc_byte3_2:
//ldw     X,waux                 ;/
//addw    X,level_2st_result_H   ;Suma acumulada PARTE ALTA
//addw    X,sigma_cuad_sampl_4   ;/
//ldw     sigma_cuad_sampl_4,X   ;sigma_cuad_sampl_X auxiliar suma acumulada
		sigma_cuad_sampl = sigma_cuad_sampl + foo;
 80074c8:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <cuadrado_suma+0x2c>)
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	18d2      	adds	r2, r2, r3
 80074d0:	4b03      	ldr	r3, [pc, #12]	@ (80074e0 <cuadrado_suma+0x2c>)
 80074d2:	601a      	str	r2, [r3, #0]

}
 80074d4:	46c0      	nop			@ (mov r8, r8)
 80074d6:	46bd      	mov	sp, r7
 80074d8:	b002      	add	sp, #8
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	200008d6 	.word	0x200008d6
 80074e0:	20000b3c 	.word	0x20000b3c

080074e4 <prom_muestras>:
//
//;Para realizar el promedio de 64 muestras se realizan 6 corrimientos 2^6 = 64
//;Para realizar el promedio de 32 muestras se realizan 5 corrimientos 2^5 = 32

// Adaptacion revisada 30-MAY-2025 ........
void prom_muestras(){
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0
//  	  rrc     c_sigma_cuad_sampl_1   ;/
//  	  dec     A                      ;"A" corrimientos realizados?
//  	  tnz     A                      ;/
//  	  jrne    taking_prom            ;/

	c_sigma_cuad_sampl = c_sigma_cuad_sampl / 32;
 80074e8:	4b03      	ldr	r3, [pc, #12]	@ (80074f8 <prom_muestras+0x14>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	095a      	lsrs	r2, r3, #5
 80074ee:	4b02      	ldr	r3, [pc, #8]	@ (80074f8 <prom_muestras+0x14>)
 80074f0:	601a      	str	r2, [r3, #0]

}
 80074f2:	46c0      	nop			@ (mov r8, r8)
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	20000b40 	.word	0x20000b40

080074fc <calcula_raiz>:
//;Dato a calcular / 4 -> calcula raz y el resultado es multiplicado por 2
//;Antes de llamar la rutina se debe indicar a que CANAL se le calcular la RAZ
//;*Revisar archivo de diseo medidor TRMS

// Adaptacion revisada 30-MAY-2025 ........
void calcula_raiz(){
 80074fc:	b580      	push	{r7, lr}
 80074fe:	af00      	add	r7, sp, #0

	STM8_16_X = sqrt(c_sigma_cuad_sampl);
 8007500:	4b0b      	ldr	r3, [pc, #44]	@ (8007530 <calcula_raiz+0x34>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	0018      	movs	r0, r3
 8007506:	f7fb f831 	bl	800256c <__aeabi_ui2d>
 800750a:	0002      	movs	r2, r0
 800750c:	000b      	movs	r3, r1
 800750e:	0010      	movs	r0, r2
 8007510:	0019      	movs	r1, r3
 8007512:	f013 fd71 	bl	801aff8 <sqrt>
 8007516:	0002      	movs	r2, r0
 8007518:	000b      	movs	r3, r1
 800751a:	0010      	movs	r0, r2
 800751c:	0019      	movs	r1, r3
 800751e:	f7f8 ffed 	bl	80004fc <__aeabi_d2uiz>
 8007522:	0003      	movs	r3, r0
 8007524:	b29a      	uxth	r2, r3
 8007526:	4b03      	ldr	r3, [pc, #12]	@ (8007534 <calcula_raiz+0x38>)
 8007528:	801a      	strh	r2, [r3, #0]


}
 800752a:	46c0      	nop			@ (mov r8, r8)
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}
 8007530:	20000b40 	.word	0x20000b40
 8007534:	200008d6 	.word	0x200008d6

08007538 <tolerancia_cal_volt>:
//;comparadas al realizar la calibracin.
//;Se usan las variables volt_trms y voltaje_ant_cal, si estan en tolerancia
//;en A se carga el valor 55 decimal

// Adaptacion revisada 30-MAY-2025 ........
void	tolerancia_cal_volt(){
 8007538:	b580      	push	{r7, lr}
 800753a:	af00      	add	r7, sp, #0

		STM8_A = volt_trms;					//ld      A,volt_trms
 800753c:	4b1b      	ldr	r3, [pc, #108]	@ (80075ac <tolerancia_cal_volt+0x74>)
 800753e:	781a      	ldrb	r2, [r3, #0]
 8007540:	4b1b      	ldr	r3, [pc, #108]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 8007542:	701a      	strb	r2, [r3, #0]
		if(STM8_A == voltaje_ant_cal){
 8007544:	4b1a      	ldr	r3, [pc, #104]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 8007546:	781a      	ldrb	r2, [r3, #0]
 8007548:	4b1a      	ldr	r3, [pc, #104]	@ (80075b4 <tolerancia_cal_volt+0x7c>)
 800754a:	781b      	ldrb	r3, [r3, #0]
 800754c:	429a      	cmp	r2, r3
 800754e:	d021      	beq.n	8007594 <tolerancia_cal_volt+0x5c>
			goto med_en_tolerancia;			//	cp      A,voltaje_ant_cal
		}									//	jreq    med_en_tolerancia
			STM8_A--;							//dec     A
 8007550:	4b17      	ldr	r3, [pc, #92]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	3b01      	subs	r3, #1
 8007556:	b2da      	uxtb	r2, r3
 8007558:	4b15      	ldr	r3, [pc, #84]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 800755a:	701a      	strb	r2, [r3, #0]
			if(STM8_A == voltaje_ant_cal){		//
 800755c:	4b14      	ldr	r3, [pc, #80]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 800755e:	781a      	ldrb	r2, [r3, #0]
 8007560:	4b14      	ldr	r3, [pc, #80]	@ (80075b4 <tolerancia_cal_volt+0x7c>)
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	429a      	cmp	r2, r3
 8007566:	d017      	beq.n	8007598 <tolerancia_cal_volt+0x60>
				goto med_en_tolerancia;			//	cp      A,voltaje_ant_cal
			}									//jreq    med_en_tolerancia
				STM8_A++;							//inc A;
 8007568:	4b11      	ldr	r3, [pc, #68]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	3301      	adds	r3, #1
 800756e:	b2da      	uxtb	r2, r3
 8007570:	4b0f      	ldr	r3, [pc, #60]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 8007572:	701a      	strb	r2, [r3, #0]
				STM8_A++;							//inc A;
 8007574:	4b0e      	ldr	r3, [pc, #56]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	3301      	adds	r3, #1
 800757a:	b2da      	uxtb	r2, r3
 800757c:	4b0c      	ldr	r3, [pc, #48]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 800757e:	701a      	strb	r2, [r3, #0]
				if(STM8_A == voltaje_ant_cal){		//
 8007580:	4b0b      	ldr	r3, [pc, #44]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 8007582:	781a      	ldrb	r2, [r3, #0]
 8007584:	4b0b      	ldr	r3, [pc, #44]	@ (80075b4 <tolerancia_cal_volt+0x7c>)
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	429a      	cmp	r2, r3
 800758a:	d007      	beq.n	800759c <tolerancia_cal_volt+0x64>
					goto med_en_tolerancia;			//	cp      A,voltaje_ant_cal
				}
				STM8_A = 0;							//clr     A
 800758c:	4b08      	ldr	r3, [pc, #32]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 800758e:	2200      	movs	r2, #0
 8007590:	701a      	strb	r2, [r3, #0]
				goto	fin_tolerancia_cal_volt;	//jra     fin_tolerancia_cal_volt
 8007592:	e008      	b.n	80075a6 <tolerancia_cal_volt+0x6e>
			goto med_en_tolerancia;			//	cp      A,voltaje_ant_cal
 8007594:	46c0      	nop			@ (mov r8, r8)
 8007596:	e002      	b.n	800759e <tolerancia_cal_volt+0x66>
				goto med_en_tolerancia;			//	cp      A,voltaje_ant_cal
 8007598:	46c0      	nop			@ (mov r8, r8)
 800759a:	e000      	b.n	800759e <tolerancia_cal_volt+0x66>
					goto med_en_tolerancia;			//	cp      A,voltaje_ant_cal
 800759c:	46c0      	nop			@ (mov r8, r8)


med_en_tolerancia:
		STM8_A = 0x55;						//ld      A,#55
 800759e:	4b04      	ldr	r3, [pc, #16]	@ (80075b0 <tolerancia_cal_volt+0x78>)
 80075a0:	2255      	movs	r2, #85	@ 0x55
 80075a2:	701a      	strb	r2, [r3, #0]
		goto fin_tolerancia_cal_volt;		//jra     fin_tolerancia_cal_volt
 80075a4:	46c0      	nop			@ (mov r8, r8)

fin_tolerancia_cal_volt:
}
 80075a6:	46c0      	nop			@ (mov r8, r8)
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	20000b38 	.word	0x20000b38
 80075b0:	200008d4 	.word	0x200008d4
 80075b4:	20000c82 	.word	0x20000c82

080075b8 <build_chksum>:

/*;=====================================================================
;	SUBRUTINA para calcular checksum. el dato debe estar en el acumulador
;
;=====================================================================*/
void build_chksum(uint8_t A_STM8){
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	0002      	movs	r2, r0
 80075c0:	1dfb      	adds	r3, r7, #7
 80075c2:	701a      	strb	r2, [r3, #0]
    asm ("nop");
 80075c4:	46c0      	nop			@ (mov r8, r8)
	// uint32_t A_STM8 = (uint32_t)(*point_Y);
    chksum_32_HW_LW = chksum_32_HW_LW +  (uint32_t)(A_STM8);
 80075c6:	1dfb      	adds	r3, r7, #7
 80075c8:	781a      	ldrb	r2, [r3, #0]
 80075ca:	4b04      	ldr	r3, [pc, #16]	@ (80075dc <build_chksum+0x24>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	18d2      	adds	r2, r2, r3
 80075d0:	4b02      	ldr	r3, [pc, #8]	@ (80075dc <build_chksum+0x24>)
 80075d2:	601a      	str	r2, [r3, #0]
}
 80075d4:	46c0      	nop			@ (mov r8, r8)
 80075d6:	46bd      	mov	sp, r7
 80075d8:	b002      	add	sp, #8
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	20001ee8 	.word	0x20001ee8

080075e0 <GRABA_BLOCK>:
//;=====================================================================
//;	SUBRUTINA QUE GUARDA LOS DATOS DEL PROGRAMA EN EEPROM
//;	Carga inicialmente el programa a la seccion de ram para ejecutarla
//;=====================================================================
// Rutina completa Adaptada <<_RGM
void GRABA_BLOCK(){
 80075e0:	b580      	push	{r7, lr}
 80075e2:	af00      	add	r7, sp, #0





		ram_reserved();		//JP				ram_reserved // DESCOMENTAR
 80075e4:	f7ff fbd2 	bl	8006d8c <ram_reserved>
Return_RAM:

}
 80075e8:	46c0      	nop			@ (mov r8, r8)
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}

080075ee <decword>:
//;LN 4676 --------------------------------------------------------------------------------------------------
//;Subrrutina que decrementa una palabra apuntada por x
//;  ----- _Rev STM32	CUBE IDE
void decword(uint16_t *decwreg_Reg){
 80075ee:	b580      	push	{r7, lr}
 80075f0:	b082      	sub	sp, #8
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	6078      	str	r0, [r7, #4]
	if (*decwreg_Reg)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	881b      	ldrh	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d005      	beq.n	800760a <decword+0x1c>
		(*decwreg_Reg)--;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	881b      	ldrh	r3, [r3, #0]
 8007602:	3b01      	subs	r3, #1
 8007604:	b29a      	uxth	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	801a      	strh	r2, [r3, #0]
}
 800760a:	46c0      	nop			@ (mov r8, r8)
 800760c:	46bd      	mov	sp, r7
 800760e:	b002      	add	sp, #8
 8007610:	bd80      	pop	{r7, pc}

08007612 <decwreg>:
//;Subrrutina que decrementa el registro wreg y si ya es cero se sale
//;..................................................completo
//;  ----- _Rev STM32	CUBE IDE
void decwreg(uint8_t *decwreg_Reg){
 8007612:	b580      	push	{r7, lr}
 8007614:	b082      	sub	sp, #8
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
	if (*decwreg_Reg)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	781b      	ldrb	r3, [r3, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d005      	beq.n	800762e <decwreg+0x1c>
		(*decwreg_Reg)--;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	3b01      	subs	r3, #1
 8007628:	b2da      	uxtb	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	701a      	strb	r2, [r3, #0]
}
 800762e:	46c0      	nop			@ (mov r8, r8)
 8007630:	46bd      	mov	sp, r7
 8007632:	b002      	add	sp, #8
 8007634:	bd80      	pop	{r7, pc}
	...

08007638 <buildmode>:
//;  ----- Manuel_Rev   ----------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void buildmode(){
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
			waux = 0;				//clr			waux;
 800763e:	4b40      	ldr	r3, [pc, #256]	@ (8007740 <buildmode+0x108>)
 8007640:	2200      	movs	r2, #0
 8007642:	701a      	strb	r2, [r3, #0]

			if(latchtimeh != 0){
 8007644:	4b3f      	ldr	r3, [pc, #252]	@ (8007744 <buildmode+0x10c>)
 8007646:	881b      	ldrh	r3, [r3, #0]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d107      	bne.n	800765c <buildmode+0x24>
				goto build10;			 //build10;		/ Ya termin el tiempo del estado vigente?
			}
			BitSet(waux,0);				//bset		waux,#0;0x01;		/ Si, indicalo
 800764c:	4b3c      	ldr	r3, [pc, #240]	@ (8007740 <buildmode+0x108>)
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	2201      	movs	r2, #1
 8007652:	4313      	orrs	r3, r2
 8007654:	b2da      	uxtb	r2, r3
 8007656:	4b3a      	ldr	r3, [pc, #232]	@ (8007740 <buildmode+0x108>)
 8007658:	701a      	strb	r2, [r3, #0]
 800765a:	e000      	b.n	800765e <buildmode+0x26>
				goto build10;			 //build10;		/ Ya termin el tiempo del estado vigente?
 800765c:	46c0      	nop			@ (mov r8, r8)
build10:

			int16_t foo = 0;
 800765e:	1dbb      	adds	r3, r7, #6
 8007660:	2200      	movs	r2, #0
 8007662:	801a      	strh	r2, [r3, #0]
			foo = (Plantilla[limambch_H]*256) + Plantilla[limambch_L];	//  manuel_math_change//						/ Temperatura ambiente para terminar deshielo
 8007664:	4b38      	ldr	r3, [pc, #224]	@ (8007748 <buildmode+0x110>)
 8007666:	2223      	movs	r2, #35	@ 0x23
 8007668:	5c9b      	ldrb	r3, [r3, r2]
 800766a:	021b      	lsls	r3, r3, #8
 800766c:	b29b      	uxth	r3, r3
 800766e:	4a36      	ldr	r2, [pc, #216]	@ (8007748 <buildmode+0x110>)
 8007670:	2124      	movs	r1, #36	@ 0x24
 8007672:	5c52      	ldrb	r2, [r2, r1]
 8007674:	189b      	adds	r3, r3, r2
 8007676:	b29a      	uxth	r2, r3
 8007678:	1dbb      	adds	r3, r7, #6
 800767a:	801a      	strh	r2, [r3, #0]
			STM8_16_X = (tdevl*256) + tdevf;										//  manuel_math_change//
 800767c:	4b33      	ldr	r3, [pc, #204]	@ (800774c <buildmode+0x114>)
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	021b      	lsls	r3, r3, #8
 8007682:	b29b      	uxth	r3, r3
 8007684:	4a32      	ldr	r2, [pc, #200]	@ (8007750 <buildmode+0x118>)
 8007686:	7812      	ldrb	r2, [r2, #0]
 8007688:	189b      	adds	r3, r3, r2
 800768a:	b29a      	uxth	r2, r3
 800768c:	4b31      	ldr	r3, [pc, #196]	@ (8007754 <buildmode+0x11c>)
 800768e:	801a      	strh	r2, [r3, #0]
			if( (int16_t)STM8_16_X < (int16_t)foo ){
 8007690:	4b30      	ldr	r3, [pc, #192]	@ (8007754 <buildmode+0x11c>)
 8007692:	881b      	ldrh	r3, [r3, #0]
 8007694:	b21b      	sxth	r3, r3
 8007696:	1dba      	adds	r2, r7, #6
 8007698:	2100      	movs	r1, #0
 800769a:	5e52      	ldrsh	r2, [r2, r1]
 800769c:	429a      	cmp	r2, r3
 800769e:	dc07      	bgt.n	80076b0 <buildmode+0x78>
				goto build20;				//JRSLT		build20;		/ Esta por debajo de la temperatura lmite?
			}
			BitSet(waux,1);				//bset		waux,#1;0x02;		/ No, Indicalo
 80076a0:	4b27      	ldr	r3, [pc, #156]	@ (8007740 <buildmode+0x108>)
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	2202      	movs	r2, #2
 80076a6:	4313      	orrs	r3, r2
 80076a8:	b2da      	uxtb	r2, r3
 80076aa:	4b25      	ldr	r3, [pc, #148]	@ (8007740 <buildmode+0x108>)
 80076ac:	701a      	strb	r2, [r3, #0]
 80076ae:	e000      	b.n	80076b2 <buildmode+0x7a>
				goto build20;				//JRSLT		build20;		/ Esta por debajo de la temperatura lmite?
 80076b0:	46c0      	nop			@ (mov r8, r8)

build20:

			if(Plantilla[numSens] == 1){
 80076b2:	4b25      	ldr	r3, [pc, #148]	@ (8007748 <buildmode+0x110>)
 80076b4:	2259      	movs	r2, #89	@ 0x59
 80076b6:	5c9b      	ldrb	r3, [r3, r2]
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d025      	beq.n	8007708 <buildmode+0xd0>
				goto	build30;				//	jreq		build30; 				 / Si el nmero de sensores con el que trabaja es 1, no preguntes por temperatura evaporador
			}

			STM8_16_X = (teval*256) + tevaf;										 //  manuel_math_change//
 80076bc:	4b26      	ldr	r3, [pc, #152]	@ (8007758 <buildmode+0x120>)
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	021b      	lsls	r3, r3, #8
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	4a25      	ldr	r2, [pc, #148]	@ (800775c <buildmode+0x124>)
 80076c6:	7812      	ldrb	r2, [r2, #0]
 80076c8:	189b      	adds	r3, r3, r2
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	4b21      	ldr	r3, [pc, #132]	@ (8007754 <buildmode+0x11c>)
 80076ce:	801a      	strh	r2, [r3, #0]
			foo = (Plantilla[limevach_H]*256) + Plantilla[limevach_L];	//  manuel_math_change// / Temperatura de evaporador para terminar deshielo
 80076d0:	4b1d      	ldr	r3, [pc, #116]	@ (8007748 <buildmode+0x110>)
 80076d2:	2221      	movs	r2, #33	@ 0x21
 80076d4:	5c9b      	ldrb	r3, [r3, r2]
 80076d6:	021b      	lsls	r3, r3, #8
 80076d8:	b29b      	uxth	r3, r3
 80076da:	4a1b      	ldr	r2, [pc, #108]	@ (8007748 <buildmode+0x110>)
 80076dc:	2122      	movs	r1, #34	@ 0x22
 80076de:	5c52      	ldrb	r2, [r2, r1]
 80076e0:	189b      	adds	r3, r3, r2
 80076e2:	b29a      	uxth	r2, r3
 80076e4:	1dbb      	adds	r3, r7, #6
 80076e6:	801a      	strh	r2, [r3, #0]
			if( (int16_t)STM8_16_X < (int16_t)foo ){
 80076e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007754 <buildmode+0x11c>)
 80076ea:	881b      	ldrh	r3, [r3, #0]
 80076ec:	b21b      	sxth	r3, r3
 80076ee:	1dba      	adds	r2, r7, #6
 80076f0:	2100      	movs	r1, #0
 80076f2:	5e52      	ldrsh	r2, [r2, r1]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	dc09      	bgt.n	800770c <buildmode+0xd4>
				goto build30;				//JRSLT		build30;		/ La temperatura del evaporador es menor que el lmite esperado?
			}
			BitSet(waux,4);						//bset 		waux,#4;0x10;		/ No, Indicalo
 80076f8:	4b11      	ldr	r3, [pc, #68]	@ (8007740 <buildmode+0x108>)
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	2210      	movs	r2, #16
 80076fe:	4313      	orrs	r3, r2
 8007700:	b2da      	uxtb	r2, r3
 8007702:	4b0f      	ldr	r3, [pc, #60]	@ (8007740 <buildmode+0x108>)
 8007704:	701a      	strb	r2, [r3, #0]
 8007706:	e002      	b.n	800770e <buildmode+0xd6>
				goto	build30;				//	jreq		build30; 				 / Si el nmero de sensores con el que trabaja es 1, no preguntes por temperatura evaporador
 8007708:	46c0      	nop			@ (mov r8, r8)
 800770a:	e000      	b.n	800770e <buildmode+0xd6>
				goto build30;				//JRSLT		build30;		/ La temperatura del evaporador es menor que el lmite esperado?
 800770c:	46c0      	nop			@ (mov r8, r8)

build30:
			if(!flagsa[arran]){//if(!GetRegFlagState(flagsa, arran)){
 800770e:	4b14      	ldr	r3, [pc, #80]	@ (8007760 <buildmode+0x128>)
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	2201      	movs	r2, #1
 8007714:	4053      	eors	r3, r2
 8007716:	b2db      	uxtb	r3, r3
 8007718:	2b00      	cmp	r3, #0
 800771a:	d108      	bne.n	800772e <buildmode+0xf6>
				goto	buildmode_j00;			//buildmode_j00;	/ Esta en perodo de arranque?
			}
			BitSet(waux,7);						//bset		waux,#7;0x80;		/ Si, indcalo
 800771c:	4b08      	ldr	r3, [pc, #32]	@ (8007740 <buildmode+0x108>)
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	2280      	movs	r2, #128	@ 0x80
 8007722:	4252      	negs	r2, r2
 8007724:	4313      	orrs	r3, r2
 8007726:	b2da      	uxtb	r2, r3
 8007728:	4b05      	ldr	r3, [pc, #20]	@ (8007740 <buildmode+0x108>)
 800772a:	701a      	strb	r2, [r3, #0]
 800772c:	e000      	b.n	8007730 <buildmode+0xf8>
				goto	buildmode_j00;			//buildmode_j00;	/ Esta en perodo de arranque?
 800772e:	46c0      	nop			@ (mov r8, r8)
buildmode_j00:
finbuild:	modo = waux;						//mov			modo,waux ;		/ Entrega el nuevo modo de cambio
 8007730:	4b03      	ldr	r3, [pc, #12]	@ (8007740 <buildmode+0x108>)
 8007732:	781a      	ldrb	r2, [r3, #0]
 8007734:	4b0b      	ldr	r3, [pc, #44]	@ (8007764 <buildmode+0x12c>)
 8007736:	701a      	strb	r2, [r3, #0]

}
 8007738:	46c0      	nop			@ (mov r8, r8)
 800773a:	46bd      	mov	sp, r7
 800773c:	b002      	add	sp, #8
 800773e:	bd80      	pop	{r7, pc}
 8007740:	20000b6f 	.word	0x20000b6f
 8007744:	20000bd6 	.word	0x20000bd6
 8007748:	200000b8 	.word	0x200000b8
 800774c:	20000bcc 	.word	0x20000bcc
 8007750:	20000bcd 	.word	0x20000bcd
 8007754:	200008d6 	.word	0x200008d6
 8007758:	20000bce 	.word	0x20000bce
 800775c:	20000bcf 	.word	0x20000bcf
 8007760:	20000b94 	.word	0x20000b94
 8007764:	20000b6d 	.word	0x20000b6d

08007768 <memodriver>:
//;Rutina que carga los datos contanidos en la EEPROM hacia la RAM,  graba los datos de la RAM hacia
//;la EEPROM, dependiendo del registro de control cltmemo. Para mandar a grabar se hace ctlmemo=0xAA
//;Hace un movimiento cada 1/64 s
//;  ----- Manuel_Rev
//;..................................................
void memodriver  (){
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0

			uint8_t *point_Y = &Plantilla[dato_seg1];			// Apunta al inicio de la plantilla en RAM
 800776e:	4b26      	ldr	r3, [pc, #152]	@ (8007808 <memodriver+0xa0>)
 8007770:	607b      	str	r3, [r7, #4]
			uint8_t *point_X = &eePlantilla[eedato_seg1];		// Apunta al inicio de la  eeprom
 8007772:	4b26      	ldr	r3, [pc, #152]	@ (800780c <memodriver+0xa4>)
 8007774:	603b      	str	r3, [r7, #0]

			if(ctlmemo != 0xAA){							// No, carga los datos de la EEPROM a la RAM
 8007776:	4b26      	ldr	r3, [pc, #152]	@ (8007810 <memodriver+0xa8>)
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	2baa      	cmp	r3, #170	@ 0xaa
 800777c:	d11f      	bne.n	80077be <memodriver+0x56>
				goto  loaddat;
			}
grabmemo:
 800777e:	46c0      	nop			@ (mov r8, r8)
			if(cntmemo==Plantilla[dato_seg1]){
 8007780:	4b21      	ldr	r3, [pc, #132]	@ (8007808 <memodriver+0xa0>)
 8007782:	781a      	ldrb	r2, [r3, #0]
 8007784:	4b23      	ldr	r3, [pc, #140]	@ (8007814 <memodriver+0xac>)
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	429a      	cmp	r2, r3
 800778a:	d025      	beq.n	80077d8 <memodriver+0x70>
				goto nextdat;
			}
			wreeprom(copiaPlantilla[cntmemo],&eePlantilla[cntmemo]);
 800778c:	4b21      	ldr	r3, [pc, #132]	@ (8007814 <memodriver+0xac>)
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	001a      	movs	r2, r3
 8007792:	4b21      	ldr	r3, [pc, #132]	@ (8007818 <memodriver+0xb0>)
 8007794:	5c9b      	ldrb	r3, [r3, r2]
 8007796:	0018      	movs	r0, r3
 8007798:	4b1e      	ldr	r3, [pc, #120]	@ (8007814 <memodriver+0xac>)
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	001a      	movs	r2, r3
 800779e:	4b1b      	ldr	r3, [pc, #108]	@ (800780c <memodriver+0xa4>)
 80077a0:	18d3      	adds	r3, r2, r3
 80077a2:	0019      	movs	r1, r3
 80077a4:	f000 f83c 	bl	8007820 <wreeprom>
			reePlantilla[cntmemo] = copiaPlantilla[cntmemo];
 80077a8:	4b1a      	ldr	r3, [pc, #104]	@ (8007814 <memodriver+0xac>)
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	0019      	movs	r1, r3
 80077ae:	4b19      	ldr	r3, [pc, #100]	@ (8007814 <memodriver+0xac>)
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	001a      	movs	r2, r3
 80077b4:	4b18      	ldr	r3, [pc, #96]	@ (8007818 <memodriver+0xb0>)
 80077b6:	5c59      	ldrb	r1, [r3, r1]
 80077b8:	4b18      	ldr	r3, [pc, #96]	@ (800781c <memodriver+0xb4>)
 80077ba:	5499      	strb	r1, [r3, r2]
			goto nextdat;
 80077bc:	e00d      	b.n	80077da <memodriver+0x72>
				goto  loaddat;
 80077be:	46c0      	nop			@ (mov r8, r8)

loaddat:
			//call		rdeeprom;								// Toma el dato de la EEPROM
			//point_Y[cntmemo] = point_X[cntmemo]; 				// y cargalo a la RAM
			point_Y[cntmemo] = reePlantilla[cntmemo];
 80077c0:	4b14      	ldr	r3, [pc, #80]	@ (8007814 <memodriver+0xac>)
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	0019      	movs	r1, r3
 80077c6:	4b13      	ldr	r3, [pc, #76]	@ (8007814 <memodriver+0xac>)
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	001a      	movs	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	189b      	adds	r3, r3, r2
 80077d0:	4a12      	ldr	r2, [pc, #72]	@ (800781c <memodriver+0xb4>)
 80077d2:	5c52      	ldrb	r2, [r2, r1]
 80077d4:	701a      	strb	r2, [r3, #0]
 80077d6:	e000      	b.n	80077da <memodriver+0x72>
				goto nextdat;
 80077d8:	46c0      	nop			@ (mov r8, r8)
nextdat:	cntmemo++;							// Para apuntar al siguiente dato
 80077da:	4b0e      	ldr	r3, [pc, #56]	@ (8007814 <memodriver+0xac>)
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	3301      	adds	r3, #1
 80077e0:	b2da      	uxtb	r2, r3
 80077e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <memodriver+0xac>)
 80077e4:	701a      	strb	r2, [r3, #0]
			if(cntmemo < Fam_ID){
 80077e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007814 <memodriver+0xac>)
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	b25b      	sxtb	r3, r3
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	da06      	bge.n	80077fe <memodriver+0x96>
				goto finmemodr;
			}
			ctlmemo = 0;		//clr		 	ctlmemo ;		/ Deten la grabacin de datos
 80077f0:	4b07      	ldr	r3, [pc, #28]	@ (8007810 <memodriver+0xa8>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	701a      	strb	r2, [r3, #0]
firstdat:	cntmemo = 0;			//clr		 	cntmemo;			/ Si, reinicia el contador
 80077f6:	4b07      	ldr	r3, [pc, #28]	@ (8007814 <memodriver+0xac>)
 80077f8:	2200      	movs	r2, #0
 80077fa:	701a      	strb	r2, [r3, #0]

finmemodr:

}
 80077fc:	e000      	b.n	8007800 <memodriver+0x98>
				goto finmemodr;
 80077fe:	46c0      	nop			@ (mov r8, r8)
}
 8007800:	46c0      	nop			@ (mov r8, r8)
 8007802:	46bd      	mov	sp, r7
 8007804:	b002      	add	sp, #8
 8007806:	bd80      	pop	{r7, pc}
 8007808:	200000b8 	.word	0x200000b8
 800780c:	0803f000 	.word	0x0803f000
 8007810:	20000c83 	.word	0x20000c83
 8007814:	20000c84 	.word	0x20000c84
 8007818:	20000138 	.word	0x20000138
 800781c:	20000cac 	.word	0x20000cac

08007820 <wreeprom>:
//;LN 4822 --------------------------------------------------------------------------------------------------
//;Rutina para escritura de la memoria EEPROM
//;En wreg debe venir la direccin en donde se desea grabar y en waux el dato a grabar
//;  ----- _Rev STM32	CUBE IDE
void wreeprom (uint8_t Data8bit, uint32_t AddressDestination) {
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	0002      	movs	r2, r0
 8007828:	6039      	str	r1, [r7, #0]
 800782a:	1dfb      	adds	r3, r7, #7
 800782c:	701a      	strb	r2, [r3, #0]
	uint32_t Data;
	Data = (uint32_t) Data8bit;
 800782e:	1dfb      	adds	r3, r7, #7
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	60fb      	str	r3, [r7, #12]

//	while( HAL_FLASHEx_DATAEEPROM_Unlock() != HAL_OK);
//	while(HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_BYTE, AddressDestination, Data) != HAL_OK);
//	HAL_FLASHEx_DATAEEPROM_Lock();
	FlashManager((uint32_t)AddressDestination, (uint32_t)Data);
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	0011      	movs	r1, r2
 800783a:	0018      	movs	r0, r3
 800783c:	f7fb fc9a 	bl	8003174 <FlashManager>
}
 8007840:	46c0      	nop			@ (mov r8, r8)
 8007842:	46bd      	mov	sp, r7
 8007844:	b004      	add	sp, #16
 8007846:	bd80      	pop	{r7, pc}

08007848 <op_menu>:

void op_menu (uint8_t dig1, uint8_t dig2)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b082      	sub	sp, #8
 800784c:	af00      	add	r7, sp, #0
 800784e:	0002      	movs	r2, r0
 8007850:	1dfb      	adds	r3, r7, #7
 8007852:	701a      	strb	r2, [r3, #0]
 8007854:	1dbb      	adds	r3, r7, #6
 8007856:	1c0a      	adds	r2, r1, #0
 8007858:	701a      	strb	r2, [r3, #0]
	datdig1 = dig1;
 800785a:	4b06      	ldr	r3, [pc, #24]	@ (8007874 <op_menu+0x2c>)
 800785c:	1dfa      	adds	r2, r7, #7
 800785e:	7812      	ldrb	r2, [r2, #0]
 8007860:	701a      	strb	r2, [r3, #0]
	datdig2 = dig2;
 8007862:	4b05      	ldr	r3, [pc, #20]	@ (8007878 <op_menu+0x30>)
 8007864:	1dba      	adds	r2, r7, #6
 8007866:	7812      	ldrb	r2, [r2, #0]
 8007868:	701a      	strb	r2, [r3, #0]
}
 800786a:	46c0      	nop			@ (mov r8, r8)
 800786c:	46bd      	mov	sp, r7
 800786e:	b002      	add	sp, #8
 8007870:	bd80      	pop	{r7, pc}
 8007872:	46c0      	nop			@ (mov r8, r8)
 8007874:	20000b6c 	.word	0x20000b6c
 8007878:	20000b6b 	.word	0x20000b6b

0800787c <datled_clear>:

void datled_clear()
{
 800787c:	b580      	push	{r7, lr}
 800787e:	af00      	add	r7, sp, #0
	datled[0] = 0;//BitClear(datled,0);//bres datled,#0; / apaga el punto
 8007880:	4b04      	ldr	r3, [pc, #16]	@ (8007894 <datled_clear+0x18>)
 8007882:	2200      	movs	r2, #0
 8007884:	701a      	strb	r2, [r3, #0]
	datled[1] = 0;//BitClear(datled,1);//bres datled,#1; / apaga el signo
 8007886:	4b03      	ldr	r3, [pc, #12]	@ (8007894 <datled_clear+0x18>)
 8007888:	2200      	movs	r2, #0
 800788a:	705a      	strb	r2, [r3, #1]
}
 800788c:	46c0      	nop			@ (mov r8, r8)
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	46c0      	nop			@ (mov r8, r8)
 8007894:	20000bac 	.word	0x20000bac

08007898 <wreg_waux_conf>:

void wreg_waux_conf(uint8_t wreg_1, uint8_t waux_2, _Bool cambio_rutina)
{
 8007898:	b590      	push	{r4, r7, lr}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	0004      	movs	r4, r0
 80078a0:	0008      	movs	r0, r1
 80078a2:	0011      	movs	r1, r2
 80078a4:	1dfb      	adds	r3, r7, #7
 80078a6:	1c22      	adds	r2, r4, #0
 80078a8:	701a      	strb	r2, [r3, #0]
 80078aa:	1dbb      	adds	r3, r7, #6
 80078ac:	1c02      	adds	r2, r0, #0
 80078ae:	701a      	strb	r2, [r3, #0]
 80078b0:	1d7b      	adds	r3, r7, #5
 80078b2:	1c0a      	adds	r2, r1, #0
 80078b4:	701a      	strb	r2, [r3, #0]
	wreg = wreg_1;//mov wreg,#$1F;			" "
 80078b6:	4b0b      	ldr	r3, [pc, #44]	@ (80078e4 <wreg_waux_conf+0x4c>)
 80078b8:	1dfa      	adds	r2, r7, #7
 80078ba:	7812      	ldrb	r2, [r2, #0]
 80078bc:	701a      	strb	r2, [r3, #0]
	waux = waux_2;//mov waux,#$27;			"U"
 80078be:	4b0a      	ldr	r3, [pc, #40]	@ (80078e8 <wreg_waux_conf+0x50>)
 80078c0:	1dba      	adds	r2, r7, #6
 80078c2:	7812      	ldrb	r2, [r2, #0]
 80078c4:	701a      	strb	r2, [r3, #0]
	if(cambio_rutina)
 80078c6:	1d7b      	adds	r3, r7, #5
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d003      	beq.n	80078d6 <wreg_waux_conf+0x3e>
		flagsBuzzer[0]=1;	// BitSet(flagsBuzzer,0);//bset flagsBuzzer,#0
 80078ce:	4b07      	ldr	r3, [pc, #28]	@ (80078ec <wreg_waux_conf+0x54>)
 80078d0:	2201      	movs	r2, #1
 80078d2:	701a      	strb	r2, [r3, #0]
	else
		flagsBuzzer[0]=0;	// BitClear(flagsBuzzer,0);//bset flagsBuzzer,#0
}
 80078d4:	e002      	b.n	80078dc <wreg_waux_conf+0x44>
		flagsBuzzer[0]=0;	// BitClear(flagsBuzzer,0);//bset flagsBuzzer,#0
 80078d6:	4b05      	ldr	r3, [pc, #20]	@ (80078ec <wreg_waux_conf+0x54>)
 80078d8:	2200      	movs	r2, #0
 80078da:	701a      	strb	r2, [r3, #0]
}
 80078dc:	46c0      	nop			@ (mov r8, r8)
 80078de:	46bd      	mov	sp, r7
 80078e0:	b003      	add	sp, #12
 80078e2:	bd90      	pop	{r4, r7, pc}
 80078e4:	20000b70 	.word	0x20000b70
 80078e8:	20000b6f 	.word	0x20000b6f
 80078ec:	2000204c 	.word	0x2000204c

080078f0 <opc_nv>:


void opc_nv (uint16_t p_dato, uint16_t s_dato, uint16_t t_dato, uint8_t c_dato, uint8_t q_dato)
{
 80078f0:	b5b0      	push	{r4, r5, r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	0005      	movs	r5, r0
 80078f8:	000c      	movs	r4, r1
 80078fa:	0010      	movs	r0, r2
 80078fc:	0019      	movs	r1, r3
 80078fe:	1dbb      	adds	r3, r7, #6
 8007900:	1c2a      	adds	r2, r5, #0
 8007902:	801a      	strh	r2, [r3, #0]
 8007904:	1d3b      	adds	r3, r7, #4
 8007906:	1c22      	adds	r2, r4, #0
 8007908:	801a      	strh	r2, [r3, #0]
 800790a:	1cbb      	adds	r3, r7, #2
 800790c:	1c02      	adds	r2, r0, #0
 800790e:	801a      	strh	r2, [r3, #0]
 8007910:	1c7b      	adds	r3, r7, #1
 8007912:	1c0a      	adds	r2, r1, #0
 8007914:	701a      	strb	r2, [r3, #0]

	lmt_up_w = p_dato;
 8007916:	4b14      	ldr	r3, [pc, #80]	@ (8007968 <opc_nv+0x78>)
 8007918:	1dba      	adds	r2, r7, #6
 800791a:	8812      	ldrh	r2, [r2, #0]
 800791c:	801a      	strh	r2, [r3, #0]
	//ldw X,crngmin_w
	//ldw lmt_dw_w,X
	lmt_dw_w = s_dato;
 800791e:	4b13      	ldr	r3, [pc, #76]	@ (800796c <opc_nv+0x7c>)
 8007920:	1d3a      	adds	r2, r7, #4
 8007922:	8812      	ldrh	r2, [r2, #0]
 8007924:	801a      	strh	r2, [r3, #0]

	STM8_16_X = t_dato;
 8007926:	4b12      	ldr	r3, [pc, #72]	@ (8007970 <opc_nv+0x80>)
 8007928:	1cba      	adds	r2, r7, #2
 800792a:	8812      	ldrh	r2, [r2, #0]
 800792c:	801a      	strh	r2, [r3, #0]
	md_signfrac_math();		//call md_signfrac_math
 800792e:	f7fe fd4f 	bl	80063d0 <md_signfrac_math>
	copiaPlantilla[c_dato] =	  highByte(STM8_16_X);
 8007932:	4b0f      	ldr	r3, [pc, #60]	@ (8007970 <opc_nv+0x80>)
 8007934:	881b      	ldrh	r3, [r3, #0]
 8007936:	0a1b      	lsrs	r3, r3, #8
 8007938:	b29a      	uxth	r2, r3
 800793a:	1c7b      	adds	r3, r7, #1
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	b2d1      	uxtb	r1, r2
 8007940:	4a0c      	ldr	r2, [pc, #48]	@ (8007974 <opc_nv+0x84>)
 8007942:	54d1      	strb	r1, [r2, r3]
	copiaPlantilla[q_dato] =      lowByte(STM8_16_X);
 8007944:	4b0a      	ldr	r3, [pc, #40]	@ (8007970 <opc_nv+0x80>)
 8007946:	881a      	ldrh	r2, [r3, #0]
 8007948:	2318      	movs	r3, #24
 800794a:	18fb      	adds	r3, r7, r3
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	b2d1      	uxtb	r1, r2
 8007950:	4a08      	ldr	r2, [pc, #32]	@ (8007974 <opc_nv+0x84>)
 8007952:	54d1      	strb	r1, [r2, r3]
	convadec_math(STM8_16_X);		//call convadec_math
 8007954:	4b06      	ldr	r3, [pc, #24]	@ (8007970 <opc_nv+0x80>)
 8007956:	881b      	ldrh	r3, [r3, #0]
 8007958:	0018      	movs	r0, r3
 800795a:	f7fe ff2f 	bl	80067bc <convadec_math>

}
 800795e:	46c0      	nop			@ (mov r8, r8)
 8007960:	46bd      	mov	sp, r7
 8007962:	b002      	add	sp, #8
 8007964:	bdb0      	pop	{r4, r5, r7, pc}
 8007966:	46c0      	nop			@ (mov r8, r8)
 8007968:	20000c1e 	.word	0x20000c1e
 800796c:	20000c20 	.word	0x20000c20
 8007970:	200008d6 	.word	0x200008d6
 8007974:	20000138 	.word	0x20000138

08007978 <grabadoLoggerBloquesCompletos>:

void grabadoLoggerBloquesCompletos(uint64_t * pointX_, uint64_t * pointBuffer_){
 8007978:	b580      	push	{r7, lr}
 800797a:	b088      	sub	sp, #32
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]

	uint64_t * pointInitPage_ = getAddressPage((uint32_t) pointX_); 		// Apuntador Inicio de Pagina
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	0018      	movs	r0, r3
 8007986:	f7fa fe33 	bl	80025f0 <getAddressPage>
 800798a:	0002      	movs	r2, r0
 800798c:	000b      	movs	r3, r1
 800798e:	0013      	movs	r3, r2
 8007990:	61bb      	str	r3, [r7, #24]
	uint32_t sizeCopy = ( ((uint32_t) cntBlockFlash & 0xF)) << 4;			// Cantidad de Bloques de 128 Bytes Completos
 8007992:	4b1e      	ldr	r3, [pc, #120]	@ (8007a0c <grabadoLoggerBloquesCompletos+0x94>)
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	011b      	lsls	r3, r3, #4
 8007998:	22ff      	movs	r2, #255	@ 0xff
 800799a:	4013      	ands	r3, r2
 800799c:	617b      	str	r3, [r7, #20]
	uint8_t * pointX_126 = (uint8_t *) pointX_;								// Puntero para direccin 126 del Bloque de 128 Bytes
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	613b      	str	r3, [r7, #16]

	if(pointX_126[126] != 0 && pointX_126[126] != 0xFF){// Revisa si existe un Bloque de 128 Bytes esta incompleto
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	337e      	adds	r3, #126	@ 0x7e
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d02b      	beq.n	8007a04 <grabadoLoggerBloquesCompletos+0x8c>
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	337e      	adds	r3, #126	@ 0x7e
 80079b0:	781b      	ldrb	r3, [r3, #0]
 80079b2:	2bff      	cmp	r3, #255	@ 0xff
 80079b4:	d026      	beq.n	8007a04 <grabadoLoggerBloquesCompletos+0x8c>
		// Lectura de la Pagina en FLASH, hasta los bloques que estan completos
		for(uint32_t i=0; i<sizeCopy; i++){
 80079b6:	2300      	movs	r3, #0
 80079b8:	61fb      	str	r3, [r7, #28]
 80079ba:	e00e      	b.n	80079da <grabadoLoggerBloquesCompletos+0x62>
			pointBuffer_[i] = pointInitPage_[i];// Copia de los bloques de 128 bytes completos
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	00db      	lsls	r3, r3, #3
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	18d3      	adds	r3, r2, r3
 80079c4:	69fa      	ldr	r2, [r7, #28]
 80079c6:	00d2      	lsls	r2, r2, #3
 80079c8:	6839      	ldr	r1, [r7, #0]
 80079ca:	1889      	adds	r1, r1, r2
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	600a      	str	r2, [r1, #0]
 80079d2:	604b      	str	r3, [r1, #4]
		for(uint32_t i=0; i<sizeCopy; i++){
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	3301      	adds	r3, #1
 80079d8:	61fb      	str	r3, [r7, #28]
 80079da:	69fa      	ldr	r2, [r7, #28]
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	429a      	cmp	r2, r3
 80079e0:	d3ec      	bcc.n	80079bc <grabadoLoggerBloquesCompletos+0x44>
		}

		// Realiza El borrado de la Pagina en caso de encontrar un Bloque de 128 Bytes Incompleto
		uint32_t numberPage_ = getNumberPage((uint32_t) pointX_);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	0018      	movs	r0, r3
 80079e6:	f7fa fdf1 	bl	80025cc <getNumberPage>
 80079ea:	0003      	movs	r3, r0
 80079ec:	60fb      	str	r3, [r7, #12]
		erasePage(numberPage_);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	0018      	movs	r0, r3
 80079f2:	f7fa fe11 	bl	8002618 <erasePage>

		// Grabado de Bloques de 128 Bytes Completos
		writeFLASH(pointInitPage_, pointBuffer_,sizeCopy);
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	b2da      	uxtb	r2, r3
 80079fa:	6839      	ldr	r1, [r7, #0]
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	0018      	movs	r0, r3
 8007a00:	f7fa fe3e 	bl	8002680 <writeFLASH>
	}

}
 8007a04:	46c0      	nop			@ (mov r8, r8)
 8007a06:	46bd      	mov	sp, r7
 8007a08:	b008      	add	sp, #32
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	20000e46 	.word	0x20000e46

08007a10 <comunicacion>:
uint8_t aTxBuffer[] = {0x07,0x00,0x00,0xFF,0x00,0x00,0x08};
uint8_t aRxBuffer[sizeRxBuffer]; 		// Recepcion de Datos

// 26-Ago-2024		uint8_t ADCresult[] = {0x07,0x00,0x00,0xFF,0x00,0x00,0x08};
//*************************************************************************************************
void comunicacion(void){
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0

		/* Buffer used for transmission */
		//************************************************************************************************************

		// Prueba de trasnmision I2C
		Cnt_EspComu--;
 8007a16:	4b79      	ldr	r3, [pc, #484]	@ (8007bfc <comunicacion+0x1ec>)
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	4b77      	ldr	r3, [pc, #476]	@ (8007bfc <comunicacion+0x1ec>)
 8007a20:	701a      	strb	r2, [r3, #0]
		if(Cnt_EspComu == 255){
 8007a22:	4b76      	ldr	r3, [pc, #472]	@ (8007bfc <comunicacion+0x1ec>)
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	2bff      	cmp	r3, #255	@ 0xff
 8007a28:	d103      	bne.n	8007a32 <comunicacion+0x22>
			portX[dp_sw] = 0;		//	HAL_GPIO_WritePin(GPIOC, PFULLDEF_dp_sw, GPIO_PIN_SET);      //02-Jul-2024:  Enciende display
 8007a2a:	4b75      	ldr	r3, [pc, #468]	@ (8007c00 <comunicacion+0x1f0>)
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	705a      	strb	r2, [r3, #1]
			//MX_I2C1_Init();
			goto fin_comu;
 8007a30:	e0dd      	b.n	8007bee <comunicacion+0x1de>
		}
		if(Cnt_EspComu == 254){
 8007a32:	4b72      	ldr	r3, [pc, #456]	@ (8007bfc <comunicacion+0x1ec>)
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	2bfe      	cmp	r3, #254	@ 0xfe
 8007a38:	d103      	bne.n	8007a42 <comunicacion+0x32>
			portX[dp_sw] = 1;		//	HAL_GPIO_WritePin(GPIOC, PFULLDEF_dp_sw, GPIO_PIN_SET);      //02-Jul-2024:  Enciende display
 8007a3a:	4b71      	ldr	r3, [pc, #452]	@ (8007c00 <comunicacion+0x1f0>)
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	705a      	strb	r2, [r3, #1]
			//MX_I2C1_Init();
			goto fin_comu;
 8007a40:	e0d5      	b.n	8007bee <comunicacion+0x1de>
		}
		if(Cnt_EspComu == 0){
 8007a42:	4b6e      	ldr	r3, [pc, #440]	@ (8007bfc <comunicacion+0x1ec>)
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d000      	beq.n	8007a4c <comunicacion+0x3c>
 8007a4a:	e0cd      	b.n	8007be8 <comunicacion+0x1d8>
			goto comu_01;
 8007a4c:	46c0      	nop			@ (mov r8, r8)
		}
		goto fin_comu;

comu_01:
			Cnt_EspComu = 5;
 8007a4e:	4b6b      	ldr	r3, [pc, #428]	@ (8007bfc <comunicacion+0x1ec>)
 8007a50:	2205      	movs	r2, #5
 8007a52:	701a      	strb	r2, [r3, #0]
			if(HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY){
 8007a54:	4b6b      	ldr	r3, [pc, #428]	@ (8007c04 <comunicacion+0x1f4>)
 8007a56:	0018      	movs	r0, r3
 8007a58:	f00c fa18 	bl	8013e8c <HAL_I2C_GetState>
 8007a5c:	0003      	movs	r3, r0
 8007a5e:	2b20      	cmp	r3, #32
 8007a60:	d000      	beq.n	8007a64 <comunicacion+0x54>
 8007a62:	e0ae      	b.n	8007bc2 <comunicacion+0x1b2>
				countResetI2C = 0;
 8007a64:	4b68      	ldr	r3, [pc, #416]	@ (8007c08 <comunicacion+0x1f8>)
 8007a66:	2200      	movs	r2, #0
 8007a68:	701a      	strb	r2, [r3, #0]
    	      //Cnt_EspComu = 5;
			  // Se agrega una variable extra debido a que aun sigue en uso el chksum para el envio de Logger 08/01/2025 CGM
				uint32_t chksum_32_HW_LW_AUX = chksum_32_HW_LW;
 8007a6a:	4b68      	ldr	r3, [pc, #416]	@ (8007c0c <comunicacion+0x1fc>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	60bb      	str	r3, [r7, #8]
    		  chksum_32_HW_LW = 0;					// limpia registros de checksum
 8007a70:	4b66      	ldr	r3, [pc, #408]	@ (8007c0c <comunicacion+0x1fc>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	601a      	str	r2, [r3, #0]
			  for(uint8_t i = 0; i < 7 ; i++ )
 8007a76:	230f      	movs	r3, #15
 8007a78:	18fb      	adds	r3, r7, r3
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	701a      	strb	r2, [r3, #0]
 8007a7e:	e00a      	b.n	8007a96 <comunicacion+0x86>
				  aTxBuffer [i] = 0;
 8007a80:	200f      	movs	r0, #15
 8007a82:	183b      	adds	r3, r7, r0
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	4a62      	ldr	r2, [pc, #392]	@ (8007c10 <comunicacion+0x200>)
 8007a88:	2100      	movs	r1, #0
 8007a8a:	54d1      	strb	r1, [r2, r3]
			  for(uint8_t i = 0; i < 7 ; i++ )
 8007a8c:	183b      	adds	r3, r7, r0
 8007a8e:	781a      	ldrb	r2, [r3, #0]
 8007a90:	183b      	adds	r3, r7, r0
 8007a92:	3201      	adds	r2, #1
 8007a94:	701a      	strb	r2, [r3, #0]
 8007a96:	230f      	movs	r3, #15
 8007a98:	18fb      	adds	r3, r7, r3
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	2b06      	cmp	r3, #6
 8007a9e:	d9ef      	bls.n	8007a80 <comunicacion+0x70>

			  aTxBuffer [0] = 0x07;
 8007aa0:	4b5b      	ldr	r3, [pc, #364]	@ (8007c10 <comunicacion+0x200>)
 8007aa2:	2207      	movs	r2, #7
 8007aa4:	701a      	strb	r2, [r3, #0]
			  aTxBuffer [1] = sizeRxBuffer; // Para no solicitar datos 0x00
 8007aa6:	4b5a      	ldr	r3, [pc, #360]	@ (8007c10 <comunicacion+0x200>)
 8007aa8:	2209      	movs	r2, #9
 8007aaa:	705a      	strb	r2, [r3, #1]
			  aTxBuffer [2] = Display_1;		//0XFF;
 8007aac:	4b59      	ldr	r3, [pc, #356]	@ (8007c14 <comunicacion+0x204>)
 8007aae:	781a      	ldrb	r2, [r3, #0]
 8007ab0:	4b57      	ldr	r3, [pc, #348]	@ (8007c10 <comunicacion+0x200>)
 8007ab2:	709a      	strb	r2, [r3, #2]
			  aTxBuffer [3] = Display_2;		//0XFF;
 8007ab4:	4b58      	ldr	r3, [pc, #352]	@ (8007c18 <comunicacion+0x208>)
 8007ab6:	781a      	ldrb	r2, [r3, #0]
 8007ab8:	4b55      	ldr	r3, [pc, #340]	@ (8007c10 <comunicacion+0x200>)
 8007aba:	70da      	strb	r2, [r3, #3]
			  aTxBuffer [4] = 0;
 8007abc:	4b54      	ldr	r3, [pc, #336]	@ (8007c10 <comunicacion+0x200>)
 8007abe:	2200      	movs	r2, #0
 8007ac0:	711a      	strb	r2, [r3, #4]
			  //aTxBuffer [4] = Ind_Par;
			  for(uint8_t k=0; k<8; k++){
 8007ac2:	230e      	movs	r3, #14
 8007ac4:	18fb      	adds	r3, r7, r3
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	701a      	strb	r2, [r3, #0]
 8007aca:	e015      	b.n	8007af8 <comunicacion+0xe8>
				  aTxBuffer [4] |= (uint8_t) (Ind_Par[k]<<k);
 8007acc:	4b50      	ldr	r3, [pc, #320]	@ (8007c10 <comunicacion+0x200>)
 8007ace:	791a      	ldrb	r2, [r3, #4]
 8007ad0:	200e      	movs	r0, #14
 8007ad2:	183b      	adds	r3, r7, r0
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	4951      	ldr	r1, [pc, #324]	@ (8007c1c <comunicacion+0x20c>)
 8007ad8:	5ccb      	ldrb	r3, [r1, r3]
 8007ada:	0019      	movs	r1, r3
 8007adc:	183b      	adds	r3, r7, r0
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	4099      	lsls	r1, r3
 8007ae2:	000b      	movs	r3, r1
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	b2da      	uxtb	r2, r3
 8007aea:	4b49      	ldr	r3, [pc, #292]	@ (8007c10 <comunicacion+0x200>)
 8007aec:	711a      	strb	r2, [r3, #4]
			  for(uint8_t k=0; k<8; k++){
 8007aee:	183b      	adds	r3, r7, r0
 8007af0:	781a      	ldrb	r2, [r3, #0]
 8007af2:	183b      	adds	r3, r7, r0
 8007af4:	3201      	adds	r2, #1
 8007af6:	701a      	strb	r2, [r3, #0]
 8007af8:	230e      	movs	r3, #14
 8007afa:	18fb      	adds	r3, r7, r3
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	2b07      	cmp	r3, #7
 8007b00:	d9e4      	bls.n	8007acc <comunicacion+0xbc>
			  }
			  aTxBuffer [5] = 0x00;
 8007b02:	4b43      	ldr	r3, [pc, #268]	@ (8007c10 <comunicacion+0x200>)
 8007b04:	2200      	movs	r2, #0
 8007b06:	715a      	strb	r2, [r3, #5]
			  uint8_t *point_X = &aTxBuffer[0];			// carga direccin del buffer a calcular chksum
 8007b08:	4b41      	ldr	r3, [pc, #260]	@ (8007c10 <comunicacion+0x200>)
 8007b0a:	607b      	str	r3, [r7, #4]
			  buildChksumBloq (point_X, 6);			// tamao del bloque a calcular el chksum
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2106      	movs	r1, #6
 8007b10:	0018      	movs	r0, r3
 8007b12:	f7ff fa8f 	bl	8007034 <buildChksumBloq>
			  aTxBuffer[6] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 8007b16:	4b3d      	ldr	r3, [pc, #244]	@ (8007c0c <comunicacion+0x1fc>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	b2da      	uxtb	r2, r3
 8007b1c:	4b3c      	ldr	r3, [pc, #240]	@ (8007c10 <comunicacion+0x200>)
 8007b1e:	719a      	strb	r2, [r3, #6]
			  chksum_32_HW_LW = chksum_32_HW_LW_AUX;// tambien se agrega esta lines para su recuperacin del dato 08/01/2025 CGM
 8007b20:	4b3a      	ldr	r3, [pc, #232]	@ (8007c0c <comunicacion+0x1fc>)
 8007b22:	68ba      	ldr	r2, [r7, #8]
 8007b24:	601a      	str	r2, [r3, #0]

			  if(FlagTx){
 8007b26:	4b3e      	ldr	r3, [pc, #248]	@ (8007c20 <comunicacion+0x210>)
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d034      	beq.n	8007b98 <comunicacion+0x188>
				  /**
				  	* Recepcin de Datos
				  			 **/
				  if (HAL_I2C_Master_Receive_DMA(&hi2c1,(uint16_t)I2C_ADDRESS, (uint8_t*)aRxBuffer, sizeRxBuffer)==HAL_OK){
 8007b2e:	4a3d      	ldr	r2, [pc, #244]	@ (8007c24 <comunicacion+0x214>)
 8007b30:	4834      	ldr	r0, [pc, #208]	@ (8007c04 <comunicacion+0x1f4>)
 8007b32:	2309      	movs	r3, #9
 8007b34:	2154      	movs	r1, #84	@ 0x54
 8007b36:	f00b ffcf 	bl	8013ad8 <HAL_I2C_Master_Receive_DMA>
 8007b3a:	1e03      	subs	r3, r0, #0
 8007b3c:	d123      	bne.n	8007b86 <comunicacion+0x176>
					  for(uint8_t k=0; k<8; k++)
 8007b3e:	230d      	movs	r3, #13
 8007b40:	18fb      	adds	r3, r7, r3
 8007b42:	2200      	movs	r2, #0
 8007b44:	701a      	strb	r2, [r3, #0]
 8007b46:	e015      	b.n	8007b74 <comunicacion+0x164>
						  Botones_T[k] = (_Bool) ((aRxBuffer[6] >> k) & 0x1);		// Recepcin de botones CGM 22//11/2024
 8007b48:	4b36      	ldr	r3, [pc, #216]	@ (8007c24 <comunicacion+0x214>)
 8007b4a:	799b      	ldrb	r3, [r3, #6]
 8007b4c:	001a      	movs	r2, r3
 8007b4e:	200d      	movs	r0, #13
 8007b50:	183b      	adds	r3, r7, r0
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	411a      	asrs	r2, r3
 8007b56:	0013      	movs	r3, r2
 8007b58:	2201      	movs	r2, #1
 8007b5a:	401a      	ands	r2, r3
 8007b5c:	183b      	adds	r3, r7, r0
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	1e51      	subs	r1, r2, #1
 8007b62:	418a      	sbcs	r2, r1
 8007b64:	b2d1      	uxtb	r1, r2
 8007b66:	4a30      	ldr	r2, [pc, #192]	@ (8007c28 <comunicacion+0x218>)
 8007b68:	54d1      	strb	r1, [r2, r3]
					  for(uint8_t k=0; k<8; k++)
 8007b6a:	183b      	adds	r3, r7, r0
 8007b6c:	781a      	ldrb	r2, [r3, #0]
 8007b6e:	183b      	adds	r3, r7, r0
 8007b70:	3201      	adds	r2, #1
 8007b72:	701a      	strb	r2, [r3, #0]
 8007b74:	230d      	movs	r3, #13
 8007b76:	18fb      	adds	r3, r7, r3
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	2b07      	cmp	r3, #7
 8007b7c:	d9e4      	bls.n	8007b48 <comunicacion+0x138>
				  	//Vfw_tretsaa = aRxBuffer[8];
				  	//chk_sums = aRxBuffer[7];
				  	FlagTx= 0;
 8007b7e:	4b28      	ldr	r3, [pc, #160]	@ (8007c20 <comunicacion+0x210>)
 8007b80:	2200      	movs	r2, #0
 8007b82:	701a      	strb	r2, [r3, #0]
 8007b84:	e033      	b.n	8007bee <comunicacion+0x1de>
				  }
				  else{
					  HAL_I2C_DeInit(&hi2c1);
 8007b86:	4b1f      	ldr	r3, [pc, #124]	@ (8007c04 <comunicacion+0x1f4>)
 8007b88:	0018      	movs	r0, r3
 8007b8a:	f00b fe6f 	bl	801386c <HAL_I2C_DeInit>
					  HAL_I2C_Init(&hi2c1);
 8007b8e:	4b1d      	ldr	r3, [pc, #116]	@ (8007c04 <comunicacion+0x1f4>)
 8007b90:	0018      	movs	r0, r3
 8007b92:	f00b fdc5 	bl	8013720 <HAL_I2C_Init>
 8007b96:	e02a      	b.n	8007bee <comunicacion+0x1de>
				  }


			  }
			  else{
				  if (HAL_I2C_Master_Transmit_DMA(&hi2c1, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxBuffer, COUNTOF(aTxBuffer))==HAL_OK){
 8007b98:	4a1d      	ldr	r2, [pc, #116]	@ (8007c10 <comunicacion+0x200>)
 8007b9a:	481a      	ldr	r0, [pc, #104]	@ (8007c04 <comunicacion+0x1f4>)
 8007b9c:	2307      	movs	r3, #7
 8007b9e:	2154      	movs	r1, #84	@ 0x54
 8007ba0:	f00b fe94 	bl	80138cc <HAL_I2C_Master_Transmit_DMA>
 8007ba4:	1e03      	subs	r3, r0, #0
 8007ba6:	d103      	bne.n	8007bb0 <comunicacion+0x1a0>
					  FlagTx= 1;
 8007ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8007c20 <comunicacion+0x210>)
 8007baa:	2201      	movs	r2, #1
 8007bac:	701a      	strb	r2, [r3, #0]
 8007bae:	e01e      	b.n	8007bee <comunicacion+0x1de>
				  }
				  else{
					  HAL_I2C_DeInit(&hi2c1);
 8007bb0:	4b14      	ldr	r3, [pc, #80]	@ (8007c04 <comunicacion+0x1f4>)
 8007bb2:	0018      	movs	r0, r3
 8007bb4:	f00b fe5a 	bl	801386c <HAL_I2C_DeInit>
					  HAL_I2C_Init(&hi2c1);
 8007bb8:	4b12      	ldr	r3, [pc, #72]	@ (8007c04 <comunicacion+0x1f4>)
 8007bba:	0018      	movs	r0, r3
 8007bbc:	f00b fdb0 	bl	8013720 <HAL_I2C_Init>
 8007bc0:	e015      	b.n	8007bee <comunicacion+0x1de>



			}
			else{
				countResetI2C++;
 8007bc2:	4b11      	ldr	r3, [pc, #68]	@ (8007c08 <comunicacion+0x1f8>)
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	4b0f      	ldr	r3, [pc, #60]	@ (8007c08 <comunicacion+0x1f8>)
 8007bcc:	701a      	strb	r2, [r3, #0]
				if(!countResetI2C){
 8007bce:	4b0e      	ldr	r3, [pc, #56]	@ (8007c08 <comunicacion+0x1f8>)
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d10a      	bne.n	8007bec <comunicacion+0x1dc>
					HAL_I2C_DeInit(&hi2c1);
 8007bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007c04 <comunicacion+0x1f4>)
 8007bd8:	0018      	movs	r0, r3
 8007bda:	f00b fe47 	bl	801386c <HAL_I2C_DeInit>
					HAL_I2C_Init(&hi2c1);
 8007bde:	4b09      	ldr	r3, [pc, #36]	@ (8007c04 <comunicacion+0x1f4>)
 8007be0:	0018      	movs	r0, r3
 8007be2:	f00b fd9d 	bl	8013720 <HAL_I2C_Init>
 8007be6:	e002      	b.n	8007bee <comunicacion+0x1de>
		goto fin_comu;
 8007be8:	46c0      	nop			@ (mov r8, r8)
 8007bea:	e000      	b.n	8007bee <comunicacion+0x1de>
				}
			}
fin_comu:
 8007bec:	46c0      	nop			@ (mov r8, r8)
	detecta();
 8007bee:	f000 f81d 	bl	8007c2c <detecta>


}
 8007bf2:	46c0      	nop			@ (mov r8, r8)
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	b004      	add	sp, #16
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	46c0      	nop			@ (mov r8, r8)
 8007bfc:	20000c98 	.word	0x20000c98
 8007c00:	20000b74 	.word	0x20000b74
 8007c04:	200003f0 	.word	0x200003f0
 8007c08:	20002176 	.word	0x20002176
 8007c0c:	20001ee8 	.word	0x20001ee8
 8007c10:	20000004 	.word	0x20000004
 8007c14:	20000c99 	.word	0x20000c99
 8007c18:	20000c9a 	.word	0x20000c9a
 8007c1c:	20000c9c 	.word	0x20000c9c
 8007c20:	200003e2 	.word	0x200003e2
 8007c24:	200003e4 	.word	0x200003e4
 8007c28:	20000ca4 	.word	0x20000ca4

08007c2c <detecta>:

void detecta(void){
 8007c2c:	b590      	push	{r4, r7, lr}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0

	if(edorefri!=0x1){
 8007c32:	4bb0      	ldr	r3, [pc, #704]	@ (8007ef4 <detecta+0x2c8>)
 8007c34:	781b      	ldrb	r3, [r3, #0]
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d101      	bne.n	8007c3e <detecta+0x12>
 8007c3a:	f000 fc27 	bl	800848c <detecta+0x860>
		goto dete03;
 8007c3e:	46c0      	nop			@ (mov r8, r8)
	}
	goto findet;
dete03:
detecta_j00:
	if(!GetRegFlagState(Plantilla[logicos2],doorOFF)){
 8007c40:	4bad      	ldr	r3, [pc, #692]	@ (8007ef8 <detecta+0x2cc>)
 8007c42:	225b      	movs	r2, #91	@ 0x5b
 8007c44:	5c9b      	ldrb	r3, [r3, r2]
 8007c46:	001a      	movs	r2, r3
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	d004      	beq.n	8007c58 <detecta+0x2c>
		goto detectaPuerta;
	}
	load_tiempoAhorro1();
 8007c4e:	f7ff f8f7 	bl	8006e40 <load_tiempoAhorro1>
	load_tiempoAhorro2();
 8007c52:	f7ff f911 	bl	8006e78 <load_tiempoAhorro2>
	goto closedoor_b;
 8007c56:	e1cc      	b.n	8007ff2 <detecta+0x3c6>
		goto detectaPuerta;
 8007c58:	46c0      	nop			@ (mov r8, r8)

detectaPuerta:
	if(GetRegFlagState(Plantilla[logicos],3)){
 8007c5a:	4ba7      	ldr	r3, [pc, #668]	@ (8007ef8 <detecta+0x2cc>)
 8007c5c:	2253      	movs	r2, #83	@ 0x53
 8007c5e:	5c9b      	ldrb	r3, [r3, r2]
 8007c60:	001a      	movs	r2, r3
 8007c62:	2308      	movs	r3, #8
 8007c64:	4013      	ands	r3, r2
 8007c66:	d045      	beq.n	8007cf4 <detecta+0xc8>
		goto detecta_j01;
 8007c68:	46c0      	nop			@ (mov r8, r8)


detecta_j01:
switch_nc:

	for(uint8_t MPx = 0; MPx < 4; MPx++){
 8007c6a:	1dfb      	adds	r3, r7, #7
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	701a      	strb	r2, [r3, #0]
 8007c70:	e03a      	b.n	8007ce8 <detecta+0xbc>
		HAL_GPIO_WritePin(PFULLDEF_Px_PORT[MPx],PFULLDEF_Px_PIN[MPx], GPIO_PIN_SET);
 8007c72:	1dfb      	adds	r3, r7, #7
 8007c74:	781a      	ldrb	r2, [r3, #0]
 8007c76:	4ba1      	ldr	r3, [pc, #644]	@ (8007efc <detecta+0x2d0>)
 8007c78:	0092      	lsls	r2, r2, #2
 8007c7a:	58d0      	ldr	r0, [r2, r3]
 8007c7c:	1dfb      	adds	r3, r7, #7
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	4a9f      	ldr	r2, [pc, #636]	@ (8007f00 <detecta+0x2d4>)
 8007c82:	5cd3      	ldrb	r3, [r2, r3]
 8007c84:	2201      	movs	r2, #1
 8007c86:	0019      	movs	r1, r3
 8007c88:	f00b fcef 	bl	801366a <HAL_GPIO_WritePin>
		for(uint8_t Px = 0; Px < 5; Px++){
 8007c8c:	1dbb      	adds	r3, r7, #6
 8007c8e:	2200      	movs	r2, #0
 8007c90:	701a      	strb	r2, [r3, #0]
 8007c92:	e013      	b.n	8007cbc <detecta+0x90>
			if(!HAL_GPIO_ReadPin(PFULLDEF_Px_PORT[Px],PFULLDEF_Px_PIN[Px])){
 8007c94:	1dbb      	adds	r3, r7, #6
 8007c96:	781a      	ldrb	r2, [r3, #0]
 8007c98:	4b98      	ldr	r3, [pc, #608]	@ (8007efc <detecta+0x2d0>)
 8007c9a:	0092      	lsls	r2, r2, #2
 8007c9c:	58d0      	ldr	r0, [r2, r3]
 8007c9e:	1dbb      	adds	r3, r7, #6
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	4a97      	ldr	r2, [pc, #604]	@ (8007f00 <detecta+0x2d4>)
 8007ca4:	5cd3      	ldrb	r3, [r2, r3]
 8007ca6:	0019      	movs	r1, r3
 8007ca8:	f00b fcc2 	bl	8013630 <HAL_GPIO_ReadPin>
 8007cac:	1e03      	subs	r3, r0, #0
 8007cae:	d100      	bne.n	8007cb2 <detecta+0x86>
 8007cb0:	e1cb      	b.n	800804a <detecta+0x41e>
		for(uint8_t Px = 0; Px < 5; Px++){
 8007cb2:	1dbb      	adds	r3, r7, #6
 8007cb4:	781a      	ldrb	r2, [r3, #0]
 8007cb6:	1dbb      	adds	r3, r7, #6
 8007cb8:	3201      	adds	r2, #1
 8007cba:	701a      	strb	r2, [r3, #0]
 8007cbc:	1dbb      	adds	r3, r7, #6
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	2b04      	cmp	r3, #4
 8007cc2:	d9e7      	bls.n	8007c94 <detecta+0x68>
				goto opendoor;
			}
		}
		HAL_GPIO_WritePin(PFULLDEF_Px_PORT[MPx],PFULLDEF_Px_PIN[MPx], GPIO_PIN_RESET);
 8007cc4:	1dfb      	adds	r3, r7, #7
 8007cc6:	781a      	ldrb	r2, [r3, #0]
 8007cc8:	4b8c      	ldr	r3, [pc, #560]	@ (8007efc <detecta+0x2d0>)
 8007cca:	0092      	lsls	r2, r2, #2
 8007ccc:	58d0      	ldr	r0, [r2, r3]
 8007cce:	1dfb      	adds	r3, r7, #7
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	4a8b      	ldr	r2, [pc, #556]	@ (8007f00 <detecta+0x2d4>)
 8007cd4:	5cd3      	ldrb	r3, [r2, r3]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	0019      	movs	r1, r3
 8007cda:	f00b fcc6 	bl	801366a <HAL_GPIO_WritePin>
	for(uint8_t MPx = 0; MPx < 4; MPx++){
 8007cde:	1dfb      	adds	r3, r7, #7
 8007ce0:	781a      	ldrb	r2, [r3, #0]
 8007ce2:	1dfb      	adds	r3, r7, #7
 8007ce4:	3201      	adds	r2, #1
 8007ce6:	701a      	strb	r2, [r3, #0]
 8007ce8:	1dfb      	adds	r3, r7, #7
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	2b03      	cmp	r3, #3
 8007cee:	d9c0      	bls.n	8007c72 <detecta+0x46>
	}
	goto detecta_j02;
 8007cf0:	46c0      	nop			@ (mov r8, r8)
		goto detecta_j02;
	}
	 goto opendoor;*/

detecta_j02:
	goto closedoor;
 8007cf2:	e174      	b.n	8007fde <detecta+0x3b2>
	goto switch_no;
 8007cf4:	46c0      	nop			@ (mov r8, r8)


switch_no:
	//goto closedoor;//  Eliminar cuando quieras ver la activacin de la puerta

	if((countWaitPuerta == 0)&(firstFlagPuerta1)){
 8007cf6:	4b83      	ldr	r3, [pc, #524]	@ (8007f04 <detecta+0x2d8>)
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	425a      	negs	r2, r3
 8007cfc:	4153      	adcs	r3, r2
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	001a      	movs	r2, r3
 8007d02:	4b81      	ldr	r3, [pc, #516]	@ (8007f08 <detecta+0x2dc>)
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	4013      	ands	r3, r2
 8007d08:	d022      	beq.n	8007d50 <detecta+0x124>
		HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[1],PFULLDEF_MPx_PIN[1], GPIO_PIN_SET);
 8007d0a:	4b80      	ldr	r3, [pc, #512]	@ (8007f0c <detecta+0x2e0>)
 8007d0c:	6858      	ldr	r0, [r3, #4]
 8007d0e:	4b80      	ldr	r3, [pc, #512]	@ (8007f10 <detecta+0x2e4>)
 8007d10:	785b      	ldrb	r3, [r3, #1]
 8007d12:	2201      	movs	r2, #1
 8007d14:	0019      	movs	r1, r3
 8007d16:	f00b fca8 	bl	801366a <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8007d1a:	200a      	movs	r0, #10
 8007d1c:	f00a fb3a 	bl	8012394 <HAL_Delay>
		if(HAL_GPIO_ReadPin(PFULLDEF_Px_PORT[0],PFULLDEF_Px_PIN[0])){
 8007d20:	4b76      	ldr	r3, [pc, #472]	@ (8007efc <detecta+0x2d0>)
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	4b76      	ldr	r3, [pc, #472]	@ (8007f00 <detecta+0x2d4>)
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	0019      	movs	r1, r3
 8007d2a:	0010      	movs	r0, r2
 8007d2c:	f00b fc80 	bl	8013630 <HAL_GPIO_ReadPin>
 8007d30:	1e03      	subs	r3, r0, #0
 8007d32:	d002      	beq.n	8007d3a <detecta+0x10e>
			FlagPuertaX[4] = 1;// Puerta Abierta
 8007d34:	4b77      	ldr	r3, [pc, #476]	@ (8007f14 <detecta+0x2e8>)
 8007d36:	2201      	movs	r2, #1
 8007d38:	711a      	strb	r2, [r3, #4]
		}
		HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[1],PFULLDEF_MPx_PIN[1], GPIO_PIN_SET);
 8007d3a:	4b74      	ldr	r3, [pc, #464]	@ (8007f0c <detecta+0x2e0>)
 8007d3c:	6858      	ldr	r0, [r3, #4]
 8007d3e:	4b74      	ldr	r3, [pc, #464]	@ (8007f10 <detecta+0x2e4>)
 8007d40:	785b      	ldrb	r3, [r3, #1]
 8007d42:	2201      	movs	r2, #1
 8007d44:	0019      	movs	r1, r3
 8007d46:	f00b fc90 	bl	801366a <HAL_GPIO_WritePin>
		firstFlagPuerta1 = 0;
 8007d4a:	4b6f      	ldr	r3, [pc, #444]	@ (8007f08 <detecta+0x2dc>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	701a      	strb	r2, [r3, #0]
	}

	if((countWaitPuerta == 10)){// Ya pasaron 10 Milisegundos?
 8007d50:	4b6c      	ldr	r3, [pc, #432]	@ (8007f04 <detecta+0x2d8>)
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	2b0a      	cmp	r3, #10
 8007d56:	d000      	beq.n	8007d5a <detecta+0x12e>
 8007d58:	e083      	b.n	8007e62 <detecta+0x236>
		for(uint8_t Px = 0; Px < 5; Px++){
 8007d5a:	1d7b      	adds	r3, r7, #5
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	701a      	strb	r2, [r3, #0]
 8007d60:	e048      	b.n	8007df4 <detecta+0x1c8>
			if(HAL_GPIO_ReadPin(PFULLDEF_Px_PORT[Px],PFULLDEF_Px_PIN[Px])){
 8007d62:	1d7b      	adds	r3, r7, #5
 8007d64:	781a      	ldrb	r2, [r3, #0]
 8007d66:	4b65      	ldr	r3, [pc, #404]	@ (8007efc <detecta+0x2d0>)
 8007d68:	0092      	lsls	r2, r2, #2
 8007d6a:	58d0      	ldr	r0, [r2, r3]
 8007d6c:	1d7b      	adds	r3, r7, #5
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	4a63      	ldr	r2, [pc, #396]	@ (8007f00 <detecta+0x2d4>)
 8007d72:	5cd3      	ldrb	r3, [r2, r3]
 8007d74:	0019      	movs	r1, r3
 8007d76:	f00b fc5b 	bl	8013630 <HAL_GPIO_ReadPin>
 8007d7a:	1e03      	subs	r3, r0, #0
 8007d7c:	d00f      	beq.n	8007d9e <detecta+0x172>
				FlagPuerta10Times [sizePx*countMPx+Px]++;
 8007d7e:	4b66      	ldr	r3, [pc, #408]	@ (8007f18 <detecta+0x2ec>)
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	001a      	movs	r2, r3
 8007d84:	0013      	movs	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	189a      	adds	r2, r3, r2
 8007d8a:	1d7b      	adds	r3, r7, #5
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	18d3      	adds	r3, r2, r3
 8007d90:	4a62      	ldr	r2, [pc, #392]	@ (8007f1c <detecta+0x2f0>)
 8007d92:	5cd2      	ldrb	r2, [r2, r3]
 8007d94:	3201      	adds	r2, #1
 8007d96:	b2d1      	uxtb	r1, r2
 8007d98:	4a60      	ldr	r2, [pc, #384]	@ (8007f1c <detecta+0x2f0>)
 8007d9a:	54d1      	strb	r1, [r2, r3]
 8007d9c:	e025      	b.n	8007dea <detecta+0x1be>
			}
			else if(!HAL_GPIO_ReadPin(PFULLDEF_Px_PORT[Px],PFULLDEF_Px_PIN[Px])){
 8007d9e:	1d7b      	adds	r3, r7, #5
 8007da0:	781a      	ldrb	r2, [r3, #0]
 8007da2:	4b56      	ldr	r3, [pc, #344]	@ (8007efc <detecta+0x2d0>)
 8007da4:	0092      	lsls	r2, r2, #2
 8007da6:	58d0      	ldr	r0, [r2, r3]
 8007da8:	1d7b      	adds	r3, r7, #5
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	4a54      	ldr	r2, [pc, #336]	@ (8007f00 <detecta+0x2d4>)
 8007dae:	5cd3      	ldrb	r3, [r2, r3]
 8007db0:	0019      	movs	r1, r3
 8007db2:	f00b fc3d 	bl	8013630 <HAL_GPIO_ReadPin>
 8007db6:	1e03      	subs	r3, r0, #0
 8007db8:	d117      	bne.n	8007dea <detecta+0x1be>
				FlagPuertaX[sizePx*countMPx+Px] = 0;
 8007dba:	4b57      	ldr	r3, [pc, #348]	@ (8007f18 <detecta+0x2ec>)
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	001a      	movs	r2, r3
 8007dc0:	0013      	movs	r3, r2
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	189a      	adds	r2, r3, r2
 8007dc6:	1d7b      	adds	r3, r7, #5
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	18d3      	adds	r3, r2, r3
 8007dcc:	4a51      	ldr	r2, [pc, #324]	@ (8007f14 <detecta+0x2e8>)
 8007dce:	2100      	movs	r1, #0
 8007dd0:	54d1      	strb	r1, [r2, r3]
				FlagPuerta10Times[sizePx*countMPx+Px] = 0;
 8007dd2:	4b51      	ldr	r3, [pc, #324]	@ (8007f18 <detecta+0x2ec>)
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	001a      	movs	r2, r3
 8007dd8:	0013      	movs	r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	189a      	adds	r2, r3, r2
 8007dde:	1d7b      	adds	r3, r7, #5
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	18d3      	adds	r3, r2, r3
 8007de4:	4a4d      	ldr	r2, [pc, #308]	@ (8007f1c <detecta+0x2f0>)
 8007de6:	2100      	movs	r1, #0
 8007de8:	54d1      	strb	r1, [r2, r3]
		for(uint8_t Px = 0; Px < 5; Px++){
 8007dea:	1d7b      	adds	r3, r7, #5
 8007dec:	781a      	ldrb	r2, [r3, #0]
 8007dee:	1d7b      	adds	r3, r7, #5
 8007df0:	3201      	adds	r2, #1
 8007df2:	701a      	strb	r2, [r3, #0]
 8007df4:	1d7b      	adds	r3, r7, #5
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	2b04      	cmp	r3, #4
 8007dfa:	d9b2      	bls.n	8007d62 <detecta+0x136>
			}
		}
		HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[countMPx],PFULLDEF_MPx_PIN[countMPx], GPIO_PIN_RESET);
 8007dfc:	4b46      	ldr	r3, [pc, #280]	@ (8007f18 <detecta+0x2ec>)
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	001a      	movs	r2, r3
 8007e02:	4b42      	ldr	r3, [pc, #264]	@ (8007f0c <detecta+0x2e0>)
 8007e04:	0092      	lsls	r2, r2, #2
 8007e06:	58d0      	ldr	r0, [r2, r3]
 8007e08:	4b43      	ldr	r3, [pc, #268]	@ (8007f18 <detecta+0x2ec>)
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	001a      	movs	r2, r3
 8007e0e:	4b40      	ldr	r3, [pc, #256]	@ (8007f10 <detecta+0x2e4>)
 8007e10:	5c9b      	ldrb	r3, [r3, r2]
 8007e12:	2200      	movs	r2, #0
 8007e14:	0019      	movs	r1, r3
 8007e16:	f00b fc28 	bl	801366a <HAL_GPIO_WritePin>

		if(countMPx < sizeMPx){
 8007e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8007f18 <detecta+0x2ec>)
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	2b03      	cmp	r3, #3
 8007e20:	d805      	bhi.n	8007e2e <detecta+0x202>
			countMPx++;
 8007e22:	4b3d      	ldr	r3, [pc, #244]	@ (8007f18 <detecta+0x2ec>)
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	3301      	adds	r3, #1
 8007e28:	b2da      	uxtb	r2, r3
 8007e2a:	4b3b      	ldr	r3, [pc, #236]	@ (8007f18 <detecta+0x2ec>)
 8007e2c:	701a      	strb	r2, [r3, #0]
		}
		if(countMPx == sizeMPx){
 8007e2e:	4b3a      	ldr	r3, [pc, #232]	@ (8007f18 <detecta+0x2ec>)
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	2b04      	cmp	r3, #4
 8007e34:	d102      	bne.n	8007e3c <detecta+0x210>
			countMPx = 0;
 8007e36:	4b38      	ldr	r3, [pc, #224]	@ (8007f18 <detecta+0x2ec>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	701a      	strb	r2, [r3, #0]
		}
		HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[countMPx],PFULLDEF_MPx_PIN[countMPx], GPIO_PIN_SET);
 8007e3c:	4b36      	ldr	r3, [pc, #216]	@ (8007f18 <detecta+0x2ec>)
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	001a      	movs	r2, r3
 8007e42:	4b32      	ldr	r3, [pc, #200]	@ (8007f0c <detecta+0x2e0>)
 8007e44:	0092      	lsls	r2, r2, #2
 8007e46:	58d0      	ldr	r0, [r2, r3]
 8007e48:	4b33      	ldr	r3, [pc, #204]	@ (8007f18 <detecta+0x2ec>)
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	001a      	movs	r2, r3
 8007e4e:	4b30      	ldr	r3, [pc, #192]	@ (8007f10 <detecta+0x2e4>)
 8007e50:	5c9b      	ldrb	r3, [r3, r2]
 8007e52:	2201      	movs	r2, #1
 8007e54:	0019      	movs	r1, r3
 8007e56:	f00b fc08 	bl	801366a <HAL_GPIO_WritePin>

		countWaitPuerta = 0;
 8007e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8007f04 <detecta+0x2d8>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	701a      	strb	r2, [r3, #0]
 8007e60:	e009      	b.n	8007e76 <detecta+0x24a>
	}else if(countWaitPuerta < 10){
 8007e62:	4b28      	ldr	r3, [pc, #160]	@ (8007f04 <detecta+0x2d8>)
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	2b09      	cmp	r3, #9
 8007e68:	d805      	bhi.n	8007e76 <detecta+0x24a>
		countWaitPuerta++;
 8007e6a:	4b26      	ldr	r3, [pc, #152]	@ (8007f04 <detecta+0x2d8>)
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	b2da      	uxtb	r2, r3
 8007e72:	4b24      	ldr	r3, [pc, #144]	@ (8007f04 <detecta+0x2d8>)
 8007e74:	701a      	strb	r2, [r3, #0]
	}

	for(uint8_t MPx = 0; MPx < sizeMPx; MPx++){
 8007e76:	1d3b      	adds	r3, r7, #4
 8007e78:	2200      	movs	r2, #0
 8007e7a:	701a      	strb	r2, [r3, #0]
 8007e7c:	e0a5      	b.n	8007fca <detecta+0x39e>
		for(uint8_t Px = 0; Px < sizePx; Px++){
 8007e7e:	1cfb      	adds	r3, r7, #3
 8007e80:	2200      	movs	r2, #0
 8007e82:	701a      	strb	r2, [r3, #0]
 8007e84:	e097      	b.n	8007fb6 <detecta+0x38a>

			if((FlagPuerta10Times [sizePx * MPx + Px] > 0) & (countWaitPuerta < 10)){
 8007e86:	1d3b      	adds	r3, r7, #4
 8007e88:	781a      	ldrb	r2, [r3, #0]
 8007e8a:	0013      	movs	r3, r2
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	189a      	adds	r2, r3, r2
 8007e90:	1cfb      	adds	r3, r7, #3
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	18d3      	adds	r3, r2, r3
 8007e96:	4a21      	ldr	r2, [pc, #132]	@ (8007f1c <detecta+0x2f0>)
 8007e98:	5cd3      	ldrb	r3, [r2, r3]
 8007e9a:	1e5a      	subs	r2, r3, #1
 8007e9c:	4193      	sbcs	r3, r2
 8007e9e:	b2da      	uxtb	r2, r3
 8007ea0:	4b18      	ldr	r3, [pc, #96]	@ (8007f04 <detecta+0x2d8>)
 8007ea2:	7819      	ldrb	r1, [r3, #0]
 8007ea4:	2009      	movs	r0, #9
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	4288      	cmp	r0, r1
 8007eaa:	415b      	adcs	r3, r3
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	4013      	ands	r3, r2
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d100      	bne.n	8007eb8 <detecta+0x28c>
 8007eb6:	e079      	b.n	8007fac <detecta+0x380>
				if(HAL_GPIO_ReadPin(PFULLDEF_Px_PORT[Px],PFULLDEF_Px_PIN[Px])){
 8007eb8:	1cfb      	adds	r3, r7, #3
 8007eba:	781a      	ldrb	r2, [r3, #0]
 8007ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8007efc <detecta+0x2d0>)
 8007ebe:	0092      	lsls	r2, r2, #2
 8007ec0:	58d0      	ldr	r0, [r2, r3]
 8007ec2:	1cfb      	adds	r3, r7, #3
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8007f00 <detecta+0x2d4>)
 8007ec8:	5cd3      	ldrb	r3, [r2, r3]
 8007eca:	0019      	movs	r1, r3
 8007ecc:	f00b fbb0 	bl	8013630 <HAL_GPIO_ReadPin>
 8007ed0:	1e03      	subs	r3, r0, #0
 8007ed2:	d025      	beq.n	8007f20 <detecta+0x2f4>
					FlagPuerta10Times [sizePx * MPx + Px]++;
 8007ed4:	1d3b      	adds	r3, r7, #4
 8007ed6:	781a      	ldrb	r2, [r3, #0]
 8007ed8:	0013      	movs	r3, r2
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	189a      	adds	r2, r3, r2
 8007ede:	1cfb      	adds	r3, r7, #3
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	18d3      	adds	r3, r2, r3
 8007ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8007f1c <detecta+0x2f0>)
 8007ee6:	5cd2      	ldrb	r2, [r2, r3]
 8007ee8:	3201      	adds	r2, #1
 8007eea:	b2d1      	uxtb	r1, r2
 8007eec:	4a0b      	ldr	r2, [pc, #44]	@ (8007f1c <detecta+0x2f0>)
 8007eee:	54d1      	strb	r1, [r2, r3]
 8007ef0:	e03a      	b.n	8007f68 <detecta+0x33c>
 8007ef2:	46c0      	nop			@ (mov r8, r8)
 8007ef4:	20000bb4 	.word	0x20000bb4
 8007ef8:	200000b8 	.word	0x200000b8
 8007efc:	200001f8 	.word	0x200001f8
 8007f00:	2000020c 	.word	0x2000020c
 8007f04:	200021a0 	.word	0x200021a0
 8007f08:	20000228 	.word	0x20000228
 8007f0c:	20000214 	.word	0x20000214
 8007f10:	20000224 	.word	0x20000224
 8007f14:	20002178 	.word	0x20002178
 8007f18:	200021a1 	.word	0x200021a1
 8007f1c:	2000218c 	.word	0x2000218c
				}
				else if(!HAL_GPIO_ReadPin(PFULLDEF_Px_PORT[Px],PFULLDEF_Px_PIN[Px])){
 8007f20:	1cfb      	adds	r3, r7, #3
 8007f22:	781a      	ldrb	r2, [r3, #0]
 8007f24:	4bc9      	ldr	r3, [pc, #804]	@ (800824c <detecta+0x620>)
 8007f26:	0092      	lsls	r2, r2, #2
 8007f28:	58d0      	ldr	r0, [r2, r3]
 8007f2a:	1cfb      	adds	r3, r7, #3
 8007f2c:	781b      	ldrb	r3, [r3, #0]
 8007f2e:	4ac8      	ldr	r2, [pc, #800]	@ (8008250 <detecta+0x624>)
 8007f30:	5cd3      	ldrb	r3, [r2, r3]
 8007f32:	0019      	movs	r1, r3
 8007f34:	f00b fb7c 	bl	8013630 <HAL_GPIO_ReadPin>
 8007f38:	1e03      	subs	r3, r0, #0
 8007f3a:	d115      	bne.n	8007f68 <detecta+0x33c>
					FlagPuertaX[sizePx * MPx + Px] = 0;
 8007f3c:	1d3b      	adds	r3, r7, #4
 8007f3e:	781a      	ldrb	r2, [r3, #0]
 8007f40:	0013      	movs	r3, r2
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	189a      	adds	r2, r3, r2
 8007f46:	1cfb      	adds	r3, r7, #3
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	18d3      	adds	r3, r2, r3
 8007f4c:	4ac1      	ldr	r2, [pc, #772]	@ (8008254 <detecta+0x628>)
 8007f4e:	2100      	movs	r1, #0
 8007f50:	54d1      	strb	r1, [r2, r3]
					FlagPuerta10Times[sizePx * MPx + Px] = 0;
 8007f52:	1d3b      	adds	r3, r7, #4
 8007f54:	781a      	ldrb	r2, [r3, #0]
 8007f56:	0013      	movs	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	189a      	adds	r2, r3, r2
 8007f5c:	1cfb      	adds	r3, r7, #3
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	18d3      	adds	r3, r2, r3
 8007f62:	4abd      	ldr	r2, [pc, #756]	@ (8008258 <detecta+0x62c>)
 8007f64:	2100      	movs	r1, #0
 8007f66:	54d1      	strb	r1, [r2, r3]
				}
				if(FlagPuerta10Times [sizePx * MPx + Px] == 10){
 8007f68:	1d3b      	adds	r3, r7, #4
 8007f6a:	781a      	ldrb	r2, [r3, #0]
 8007f6c:	0013      	movs	r3, r2
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	189a      	adds	r2, r3, r2
 8007f72:	1cfb      	adds	r3, r7, #3
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	18d3      	adds	r3, r2, r3
 8007f78:	4ab7      	ldr	r2, [pc, #732]	@ (8008258 <detecta+0x62c>)
 8007f7a:	5cd3      	ldrb	r3, [r2, r3]
 8007f7c:	2b0a      	cmp	r3, #10
 8007f7e:	d115      	bne.n	8007fac <detecta+0x380>
					FlagPuertaX[sizePx * MPx + Px] = 1;
 8007f80:	1d3b      	adds	r3, r7, #4
 8007f82:	781a      	ldrb	r2, [r3, #0]
 8007f84:	0013      	movs	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	189a      	adds	r2, r3, r2
 8007f8a:	1cfb      	adds	r3, r7, #3
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	18d3      	adds	r3, r2, r3
 8007f90:	4ab0      	ldr	r2, [pc, #704]	@ (8008254 <detecta+0x628>)
 8007f92:	2101      	movs	r1, #1
 8007f94:	54d1      	strb	r1, [r2, r3]
					FlagPuerta10Times[sizePx * MPx + Px] = 0;
 8007f96:	1d3b      	adds	r3, r7, #4
 8007f98:	781a      	ldrb	r2, [r3, #0]
 8007f9a:	0013      	movs	r3, r2
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	189a      	adds	r2, r3, r2
 8007fa0:	1cfb      	adds	r3, r7, #3
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	18d3      	adds	r3, r2, r3
 8007fa6:	4aac      	ldr	r2, [pc, #688]	@ (8008258 <detecta+0x62c>)
 8007fa8:	2100      	movs	r1, #0
 8007faa:	54d1      	strb	r1, [r2, r3]
		for(uint8_t Px = 0; Px < sizePx; Px++){
 8007fac:	1cfb      	adds	r3, r7, #3
 8007fae:	781a      	ldrb	r2, [r3, #0]
 8007fb0:	1cfb      	adds	r3, r7, #3
 8007fb2:	3201      	adds	r2, #1
 8007fb4:	701a      	strb	r2, [r3, #0]
 8007fb6:	1cfb      	adds	r3, r7, #3
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	2b04      	cmp	r3, #4
 8007fbc:	d800      	bhi.n	8007fc0 <detecta+0x394>
 8007fbe:	e762      	b.n	8007e86 <detecta+0x25a>
	for(uint8_t MPx = 0; MPx < sizeMPx; MPx++){
 8007fc0:	1d3b      	adds	r3, r7, #4
 8007fc2:	781a      	ldrb	r2, [r3, #0]
 8007fc4:	1d3b      	adds	r3, r7, #4
 8007fc6:	3201      	adds	r2, #1
 8007fc8:	701a      	strb	r2, [r3, #0]
 8007fca:	1d3b      	adds	r3, r7, #4
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	2b03      	cmp	r3, #3
 8007fd0:	d800      	bhi.n	8007fd4 <detecta+0x3a8>
 8007fd2:	e754      	b.n	8007e7e <detecta+0x252>
			}
		}
	}


	if(FlagPuertaX[4]){
 8007fd4:	4b9f      	ldr	r3, [pc, #636]	@ (8008254 <detecta+0x628>)
 8007fd6:	791b      	ldrb	r3, [r3, #4]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d138      	bne.n	800804e <detecta+0x422>
		goto opendoor;
	}
	goto detecta_j03;
 8007fdc:	46c0      	nop			@ (mov r8, r8)



detecta_j03:
closedoor:
	decwreg(&debdoor);
 8007fde:	4b9f      	ldr	r3, [pc, #636]	@ (800825c <detecta+0x630>)
 8007fe0:	0018      	movs	r0, r3
 8007fe2:	f7ff fb16 	bl	8007612 <decwreg>
	if(debdoor == 0){
 8007fe6:	4b9d      	ldr	r3, [pc, #628]	@ (800825c <detecta+0x630>)
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d000      	beq.n	8007ff0 <detecta+0x3c4>
 8007fee:	e09d      	b.n	800812c <detecta+0x500>
		goto closedoor_b;
 8007ff0:	46c0      	nop			@ (mov r8, r8)
	}
		goto revbotones;

closedoor_b:
	flagsC[f_doorOpen] = 0;// BitClear(flagsC,f_doorOpen); // Linea 441
 8007ff2:	4b9b      	ldr	r3, [pc, #620]	@ (8008260 <detecta+0x634>)
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	701a      	strb	r2, [r3, #0]
	cnt_pta_fan = Plantilla[timepaf];
 8007ff8:	4b9a      	ldr	r3, [pc, #616]	@ (8008264 <detecta+0x638>)
 8007ffa:	2248      	movs	r2, #72	@ 0x48
 8007ffc:	5c9a      	ldrb	r2, [r3, r2]
 8007ffe:	4b9a      	ldr	r3, [pc, #616]	@ (8008268 <detecta+0x63c>)
 8008000:	701a      	strb	r2, [r3, #0]
	trefst[4]=0;//BitClear(trefst,4); // Linea 446
 8008002:	4b9a      	ldr	r3, [pc, #616]	@ (800826c <detecta+0x640>)
 8008004:	2200      	movs	r2, #0
 8008006:	711a      	strb	r2, [r3, #4]
	Load_ret2();
 8008008:	f7fe fac4 	bl	8006594 <Load_ret2>
	if(flagsa[noctman]){//if(GetRegFlagState(flagsa,noctman)){
 800800c:	4b98      	ldr	r3, [pc, #608]	@ (8008270 <detecta+0x644>)
 800800e:	785b      	ldrb	r3, [r3, #1]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d100      	bne.n	8008016 <detecta+0x3ea>
 8008014:	e08c      	b.n	8008130 <detecta+0x504>
		goto detecta_j04;
 8008016:	46c0      	nop			@ (mov r8, r8)
	}

	goto revbotones;

detecta_j04:
	flagsa[1] = 0;//BitClear(flagsa,1); // Linea 450
 8008018:	4b95      	ldr	r3, [pc, #596]	@ (8008270 <detecta+0x644>)
 800801a:	2200      	movs	r2, #0
 800801c:	705a      	strb	r2, [r3, #1]
	if(!flagsa[nocturno]){// if(!GetRegFlagState(flagsa,nocturno)){
 800801e:	4b94      	ldr	r3, [pc, #592]	@ (8008270 <detecta+0x644>)
 8008020:	78db      	ldrb	r3, [r3, #3]
 8008022:	2201      	movs	r2, #1
 8008024:	4053      	eors	r3, r2
 8008026:	b2db      	uxtb	r3, r3
 8008028:	2b00      	cmp	r3, #0
 800802a:	d100      	bne.n	800802e <detecta+0x402>
 800802c:	e082      	b.n	8008134 <detecta+0x508>
		goto det_j04;
 800802e:	46c0      	nop			@ (mov r8, r8)
	}
	// goto opendoor05;
	goto revbotones;

det_j04:
	load_timeNoct();
 8008030:	f7fe ff3e 	bl	8006eb0 <load_timeNoct>
	durdhh=0;
 8008034:	4b8f      	ldr	r3, [pc, #572]	@ (8008274 <detecta+0x648>)
 8008036:	2200      	movs	r2, #0
 8008038:	801a      	strh	r2, [r3, #0]
	//durdhl=0;
	flagsa[3] = 1;// BitSet(flagsa,3); // Revisa esta linea
 800803a:	4b8d      	ldr	r3, [pc, #564]	@ (8008270 <detecta+0x644>)
 800803c:	2201      	movs	r2, #1
 800803e:	70da      	strb	r2, [r3, #3]
	datled[4] = 1;// BitSet(datled,4);
 8008040:	4b8d      	ldr	r3, [pc, #564]	@ (8008278 <detecta+0x64c>)
 8008042:	2201      	movs	r2, #1
 8008044:	711a      	strb	r2, [r3, #4]
	goto disp_new;
 8008046:	46c0      	nop			@ (mov r8, r8)
	datled[4] = 0;//BitClear(datled,4);
	cntNoct_H=0;

disp_new:

	goto ahorro_off;
 8008048:	e059      	b.n	80080fe <detecta+0x4d2>
				goto opendoor;
 800804a:	46c0      	nop			@ (mov r8, r8)
 800804c:	e000      	b.n	8008050 <detecta+0x424>
		goto opendoor;
 800804e:	46c0      	nop			@ (mov r8, r8)
	if(debdoor>=0x80){
 8008050:	4b82      	ldr	r3, [pc, #520]	@ (800825c <detecta+0x630>)
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	b25b      	sxtb	r3, r3
 8008056:	2b00      	cmp	r3, #0
 8008058:	db06      	blt.n	8008068 <detecta+0x43c>
	debdoor++;
 800805a:	4b80      	ldr	r3, [pc, #512]	@ (800825c <detecta+0x630>)
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	3301      	adds	r3, #1
 8008060:	b2da      	uxtb	r2, r3
 8008062:	4b7e      	ldr	r3, [pc, #504]	@ (800825c <detecta+0x630>)
 8008064:	701a      	strb	r2, [r3, #0]
 8008066:	e000      	b.n	800806a <detecta+0x43e>
		goto noinc;
 8008068:	46c0      	nop			@ (mov r8, r8)
	if((debdoor)<0x80){ // Checar con Manuel
 800806a:	4b7c      	ldr	r3, [pc, #496]	@ (800825c <detecta+0x630>)
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	b25b      	sxtb	r3, r3
 8008070:	2b00      	cmp	r3, #0
 8008072:	da24      	bge.n	80080be <detecta+0x492>
	flagsC[f_doorOpen] = 1;// BitSet(flagsC,f_doorOpen);
 8008074:	4b7a      	ldr	r3, [pc, #488]	@ (8008260 <detecta+0x634>)
 8008076:	2201      	movs	r2, #1
 8008078:	701a      	strb	r2, [r3, #0]
	retLampOff=5;
 800807a:	4b80      	ldr	r3, [pc, #512]	@ (800827c <detecta+0x650>)
 800807c:	2205      	movs	r2, #5
 800807e:	701a      	strb	r2, [r3, #0]
	retvent= 0x05;
 8008080:	4b7f      	ldr	r3, [pc, #508]	@ (8008280 <detecta+0x654>)
 8008082:	2205      	movs	r2, #5
 8008084:	701a      	strb	r2, [r3, #0]
	if(reePlantilla[eetimepaf]!= 0){
 8008086:	4b7f      	ldr	r3, [pc, #508]	@ (8008284 <detecta+0x658>)
 8008088:	2248      	movs	r2, #72	@ 0x48
 800808a:	5c9b      	ldrb	r3, [r3, r2]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d103      	bne.n	8008098 <detecta+0x46c>
	cnt_pta_fan=99;
 8008090:	4b75      	ldr	r3, [pc, #468]	@ (8008268 <detecta+0x63c>)
 8008092:	2263      	movs	r2, #99	@ 0x63
 8008094:	701a      	strb	r2, [r3, #0]
 8008096:	e000      	b.n	800809a <detecta+0x46e>
		goto no_ld_timepaf;
 8008098:	46c0      	nop			@ (mov r8, r8)
	if(flagsa[nocturno]){// if(GetRegFlagState(flagsa,nocturno)){
 800809a:	4b75      	ldr	r3, [pc, #468]	@ (8008270 <detecta+0x644>)
 800809c:	78db      	ldrb	r3, [r3, #3]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00f      	beq.n	80080c2 <detecta+0x496>
		goto detecta_j05;
 80080a2:	46c0      	nop			@ (mov r8, r8)
	flagsb[f_luzb] = 1;// BitSet(flagsb,f_luzb);
 80080a4:	4b78      	ldr	r3, [pc, #480]	@ (8008288 <detecta+0x65c>)
 80080a6:	2201      	movs	r2, #1
 80080a8:	701a      	strb	r2, [r3, #0]
	flagsa[3] = 0;// BitClear(flagsa,3);
 80080aa:	4b71      	ldr	r3, [pc, #452]	@ (8008270 <detecta+0x644>)
 80080ac:	2200      	movs	r2, #0
 80080ae:	70da      	strb	r2, [r3, #3]
	datled[4] = 0;//BitClear(datled,4);
 80080b0:	4b71      	ldr	r3, [pc, #452]	@ (8008278 <detecta+0x64c>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	711a      	strb	r2, [r3, #4]
	cntNoct_H=0;
 80080b6:	4b75      	ldr	r3, [pc, #468]	@ (800828c <detecta+0x660>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	801a      	strh	r2, [r3, #0]
	goto ahorro_off;
 80080bc:	e01f      	b.n	80080fe <detecta+0x4d2>
		goto revnocman;
 80080be:	46c0      	nop			@ (mov r8, r8)
 80080c0:	e000      	b.n	80080c4 <detecta+0x498>
	goto revnocman;
 80080c2:	46c0      	nop			@ (mov r8, r8)
detecta_j06:


detecta_j07:
opendoor10:
	if(cntpah){
 80080c4:	4b72      	ldr	r3, [pc, #456]	@ (8008290 <detecta+0x664>)
 80080c6:	881b      	ldrh	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d113      	bne.n	80080f4 <detecta+0x4c8>
		//goto revbotones;
		goto ahorro_off;
	}
	if(cnt_pta_fan==0){
 80080cc:	4b66      	ldr	r3, [pc, #408]	@ (8008268 <detecta+0x63c>)
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d008      	beq.n	80080e6 <detecta+0x4ba>
		//goto ahorro_off;
		goto cancelAlarmPA;
	}

	if(Plantilla[timepa]==0){
 80080d4:	4b63      	ldr	r3, [pc, #396]	@ (8008264 <detecta+0x638>)
 80080d6:	2249      	movs	r2, #73	@ 0x49
 80080d8:	5c9b      	ldrb	r3, [r3, r2]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d005      	beq.n	80080ea <detecta+0x4be>
		//goto revbotones;
		//goto ahorro_off;
		goto cancelAlarmPA;
	}

	trefst[4] = 1;// BitSet(trefst,4);
 80080de:	4b63      	ldr	r3, [pc, #396]	@ (800826c <detecta+0x640>)
 80080e0:	2201      	movs	r2, #1
 80080e2:	711a      	strb	r2, [r3, #4]
	goto ahorro_off;
 80080e4:	e00b      	b.n	80080fe <detecta+0x4d2>
		goto cancelAlarmPA;
 80080e6:	46c0      	nop			@ (mov r8, r8)
 80080e8:	e000      	b.n	80080ec <detecta+0x4c0>
		goto cancelAlarmPA;
 80080ea:	46c0      	nop			@ (mov r8, r8)

cancelAlarmPA:
	trefst[4] = 0;// BitClear(trefst,4);
 80080ec:	4b5f      	ldr	r3, [pc, #380]	@ (800826c <detecta+0x640>)
 80080ee:	2200      	movs	r2, #0
 80080f0:	711a      	strb	r2, [r3, #4]
 80080f2:	e004      	b.n	80080fe <detecta+0x4d2>
		goto ahorro_off;
 80080f4:	46c0      	nop			@ (mov r8, r8)
 80080f6:	e002      	b.n	80080fe <detecta+0x4d2>
	if(flagsC[f_ahorro1]){// if(GetRegFlagState(flagsC,f_ahorro1)){
		goto ask_ahorro;
	}
	//ld_tdev_to_wreg();
	if( (int16_t) tdev_to_Word() >= (int16_t) TwoByteInArrayToWord(&Plantilla[pulldown_H]) ){ // Checar con el ing Manuel
		goto ahorro_off;
 80080f8:	46c0      	nop			@ (mov r8, r8)
 80080fa:	e000      	b.n	80080fe <detecta+0x4d2>
		goto ask_time_ahorro;
	}*/
	if(flagsC[f_spReached]){// if(GetRegFlagState(flagsC,f_spReached)){
		goto ask_time_ahorro;
	}
	goto ahorro_off;
 80080fc:	46c0      	nop			@ (mov r8, r8)
	if(!flagsC[f_ahorro1]){// if(!GetRegFlagState(flagsC,f_ahorro1)){
 80080fe:	4b58      	ldr	r3, [pc, #352]	@ (8008260 <detecta+0x634>)
 8008100:	785b      	ldrb	r3, [r3, #1]
 8008102:	2201      	movs	r2, #1
 8008104:	4053      	eors	r3, r2
 8008106:	b2db      	uxtb	r3, r3
 8008108:	2b00      	cmp	r3, #0
 800810a:	d103      	bne.n	8008114 <detecta+0x4e8>
	cntdpysp=0xF0;
 800810c:	4b61      	ldr	r3, [pc, #388]	@ (8008294 <detecta+0x668>)
 800810e:	22f0      	movs	r2, #240	@ 0xf0
 8008110:	701a      	strb	r2, [r3, #0]
 8008112:	e000      	b.n	8008116 <detecta+0x4ea>
		goto ahorro_off_00;
 8008114:	46c0      	nop			@ (mov r8, r8)
	flagsC[f_ahorro1] = 0;// BitClear(flagsC,f_ahorro1);
 8008116:	4b52      	ldr	r3, [pc, #328]	@ (8008260 <detecta+0x634>)
 8008118:	2200      	movs	r2, #0
 800811a:	705a      	strb	r2, [r3, #1]
	flagsC[f_ahorro2] = 0;// BitClear(flagsC,f_ahorro2);
 800811c:	4b50      	ldr	r3, [pc, #320]	@ (8008260 <detecta+0x634>)
 800811e:	2200      	movs	r2, #0
 8008120:	709a      	strb	r2, [r3, #2]
	load_tiempoAhorro1();
 8008122:	f7fe fe8d 	bl	8006e40 <load_tiempoAhorro1>
	load_tiempoAhorro2();
 8008126:	f7fe fea7 	bl	8006e78 <load_tiempoAhorro2>
	goto fin_detecta;
 800812a:	e047      	b.n	80081bc <detecta+0x590>
		goto revbotones;
 800812c:	46c0      	nop			@ (mov r8, r8)
 800812e:	e002      	b.n	8008136 <detecta+0x50a>
	goto revbotones;
 8008130:	46c0      	nop			@ (mov r8, r8)
 8008132:	e000      	b.n	8008136 <detecta+0x50a>
	goto revbotones;
 8008134:	46c0      	nop			@ (mov r8, r8)
	if(flagsC[f_ahorro1]){// if(GetRegFlagState(flagsC,f_ahorro1)){
 8008136:	4b4a      	ldr	r3, [pc, #296]	@ (8008260 <detecta+0x634>)
 8008138:	785b      	ldrb	r3, [r3, #1]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d10c      	bne.n	8008158 <detecta+0x52c>
	if( (int16_t) tdev_to_Word() >= (int16_t) TwoByteInArrayToWord(&Plantilla[pulldown_H]) ){ // Checar con el ing Manuel
 800813e:	f7fe f9f3 	bl	8006528 <tdev_to_Word>
 8008142:	0003      	movs	r3, r0
 8008144:	b21c      	sxth	r4, r3
 8008146:	4b54      	ldr	r3, [pc, #336]	@ (8008298 <detecta+0x66c>)
 8008148:	0018      	movs	r0, r3
 800814a:	f7fe fa05 	bl	8006558 <TwoByteInArrayToWord>
 800814e:	0003      	movs	r3, r0
 8008150:	b21b      	sxth	r3, r3
 8008152:	429c      	cmp	r4, r3
 8008154:	dad0      	bge.n	80080f8 <detecta+0x4cc>
ask_ahorro:
 8008156:	e000      	b.n	800815a <detecta+0x52e>
		goto ask_ahorro;
 8008158:	46c0      	nop			@ (mov r8, r8)
	if(flagsC[f_spReached]){// if(GetRegFlagState(flagsC,f_spReached)){
 800815a:	4b41      	ldr	r3, [pc, #260]	@ (8008260 <detecta+0x634>)
 800815c:	79db      	ldrb	r3, [r3, #7]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0cc      	beq.n	80080fc <detecta+0x4d0>
		goto ask_time_ahorro;
 8008162:	46c0      	nop			@ (mov r8, r8)

ask_time_ahorro:

	if((t_ahorro1_H)==0){
 8008164:	4b4d      	ldr	r3, [pc, #308]	@ (800829c <detecta+0x670>)
 8008166:	881b      	ldrh	r3, [r3, #0]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d008      	beq.n	800817e <detecta+0x552>
		goto modoAhorro1_ON;
	}
	load_tiempoAhorro2();
 800816c:	f7fe fe84 	bl	8006e78 <load_tiempoAhorro2>
	flagsC[f_ahorro1] = 0; 	//BitClear(flagsC,f_ahorro1);
 8008170:	4b3b      	ldr	r3, [pc, #236]	@ (8008260 <detecta+0x634>)
 8008172:	2200      	movs	r2, #0
 8008174:	705a      	strb	r2, [r3, #1]
	flagsC[f_ahorro2] = 0;	// BitClear(flagsC,f_ahorro2);
 8008176:	4b3a      	ldr	r3, [pc, #232]	@ (8008260 <detecta+0x634>)
 8008178:	2200      	movs	r2, #0
 800817a:	709a      	strb	r2, [r3, #2]
	goto fin_detecta;
 800817c:	e01e      	b.n	80081bc <detecta+0x590>
		goto modoAhorro1_ON;
 800817e:	46c0      	nop			@ (mov r8, r8)

modoAhorro1_ON:
	if(flagsC[f_ahorro1]){//if(GetRegFlagState(flagsC,f_ahorro1)){
 8008180:	4b37      	ldr	r3, [pc, #220]	@ (8008260 <detecta+0x634>)
 8008182:	785b      	ldrb	r3, [r3, #1]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d103      	bne.n	8008190 <detecta+0x564>
		goto modoAhorro1_ON_2;
	}
	//BitSet(datled,luzN);
	cntdpysp= 0xF0;
 8008188:	4b42      	ldr	r3, [pc, #264]	@ (8008294 <detecta+0x668>)
 800818a:	22f0      	movs	r2, #240	@ 0xf0
 800818c:	701a      	strb	r2, [r3, #0]
 800818e:	e000      	b.n	8008192 <detecta+0x566>
		goto modoAhorro1_ON_2;
 8008190:	46c0      	nop			@ (mov r8, r8)

modoAhorro1_ON_2:
	flagsC[f_ahorro1]= 1; // BitSet(flagsC,f_ahorro1);
 8008192:	4b33      	ldr	r3, [pc, #204]	@ (8008260 <detecta+0x634>)
 8008194:	2201      	movs	r2, #1
 8008196:	705a      	strb	r2, [r3, #1]
	if(t_ahorro2_H){ // Linea 504
 8008198:	4b41      	ldr	r3, [pc, #260]	@ (80082a0 <detecta+0x674>)
 800819a:	881b      	ldrh	r3, [r3, #0]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d10c      	bne.n	80081ba <detecta+0x58e>
		goto fin_detecta;
	}

	if(flagsC[f_ahorro2]){//if(GetRegFlagState(flagsC,f_ahorro2)){
 80081a0:	4b2f      	ldr	r3, [pc, #188]	@ (8008260 <detecta+0x634>)
 80081a2:	789b      	ldrb	r3, [r3, #2]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d103      	bne.n	80081b0 <detecta+0x584>
		goto modoAhorro1_ON_3;
	}
	cntdpysp=0xF0;
 80081a8:	4b3a      	ldr	r3, [pc, #232]	@ (8008294 <detecta+0x668>)
 80081aa:	22f0      	movs	r2, #240	@ 0xf0
 80081ac:	701a      	strb	r2, [r3, #0]
 80081ae:	e000      	b.n	80081b2 <detecta+0x586>
		goto modoAhorro1_ON_3;
 80081b0:	46c0      	nop			@ (mov r8, r8)

modoAhorro1_ON_3:
	flagsC[f_ahorro2] = 1;// BitSet(flagsC,f_ahorro2);
 80081b2:	4b2b      	ldr	r3, [pc, #172]	@ (8008260 <detecta+0x634>)
 80081b4:	2201      	movs	r2, #1
 80081b6:	709a      	strb	r2, [r3, #2]
 80081b8:	e000      	b.n	80081bc <detecta+0x590>
		goto fin_detecta;
 80081ba:	46c0      	nop			@ (mov r8, r8)

revbotones_2:
	//botonst = 0;

	// btn_pr = 0;
	for(uint8_t k=0; k<8; k++){
 80081bc:	1cbb      	adds	r3, r7, #2
 80081be:	2200      	movs	r2, #0
 80081c0:	701a      	strb	r2, [r3, #0]
 80081c2:	e013      	b.n	80081ec <detecta+0x5c0>
		btn_pr[k] = 0;
 80081c4:	1cbb      	adds	r3, r7, #2
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	4a36      	ldr	r2, [pc, #216]	@ (80082a4 <detecta+0x678>)
 80081ca:	2100      	movs	r1, #0
 80081cc:	54d1      	strb	r1, [r2, r3]
		botonst[k] = 0;
 80081ce:	1cbb      	adds	r3, r7, #2
 80081d0:	781b      	ldrb	r3, [r3, #0]
 80081d2:	4a35      	ldr	r2, [pc, #212]	@ (80082a8 <detecta+0x67c>)
 80081d4:	2100      	movs	r1, #0
 80081d6:	54d1      	strb	r1, [r2, r3]
		botonst2[k] = 0;
 80081d8:	1cbb      	adds	r3, r7, #2
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	4a33      	ldr	r2, [pc, #204]	@ (80082ac <detecta+0x680>)
 80081de:	2100      	movs	r1, #0
 80081e0:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0; k<8; k++){
 80081e2:	1cbb      	adds	r3, r7, #2
 80081e4:	781a      	ldrb	r2, [r3, #0]
 80081e6:	1cbb      	adds	r3, r7, #2
 80081e8:	3201      	adds	r2, #1
 80081ea:	701a      	strb	r2, [r3, #0]
 80081ec:	1cbb      	adds	r3, r7, #2
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	2b07      	cmp	r3, #7
 80081f2:	d9e7      	bls.n	80081c4 <detecta+0x598>
	}
	// Botones_T &= 0x0F;// Linea 617-619

	if(flagsb[f_prog]){
 80081f4:	4b24      	ldr	r3, [pc, #144]	@ (8008288 <detecta+0x65c>)
 80081f6:	785b      	ldrb	r3, [r3, #1]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d117      	bne.n	800822c <detecta+0x600>
		goto no2btn;
	}
	if(!Botones_T[btn_1]){//if(!GetRegFlagState(Botones_T,btn_1)){ // No esta presionado el Boton 1 (entra al IF)
 80081fc:	4b2c      	ldr	r3, [pc, #176]	@ (80082b0 <detecta+0x684>)
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	2201      	movs	r2, #1
 8008202:	4053      	eors	r3, r2
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b00      	cmp	r3, #0
 8008208:	d112      	bne.n	8008230 <detecta+0x604>
		goto no2btn;
	}
	if(!Botones_T[btn_3]){ // No esta presionado el Boton 3 (entra al IF)
 800820a:	4b29      	ldr	r3, [pc, #164]	@ (80082b0 <detecta+0x684>)
 800820c:	789b      	ldrb	r3, [r3, #2]
 800820e:	2201      	movs	r2, #1
 8008210:	4053      	eors	r3, r2
 8008212:	b2db      	uxtb	r3, r3
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10d      	bne.n	8008234 <detecta+0x608>
		goto no2btn;
	}
	if(deb_2btn!=0){
 8008218:	4b26      	ldr	r3, [pc, #152]	@ (80082b4 <detecta+0x688>)
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d103      	bne.n	8008228 <detecta+0x5fc>
		goto findet_jp;
	}
	botonst2[1] = 1;//BitSet(botonst2,1);
 8008220:	4b22      	ldr	r3, [pc, #136]	@ (80082ac <detecta+0x680>)
 8008222:	2201      	movs	r2, #1
 8008224:	705a      	strb	r2, [r3, #1]

findet_jp:
	goto findet;
 8008226:	e13a      	b.n	800849e <detecta+0x872>
		goto findet_jp;
 8008228:	46c0      	nop			@ (mov r8, r8)
	goto findet;
 800822a:	e138      	b.n	800849e <detecta+0x872>
		goto no2btn;
 800822c:	46c0      	nop			@ (mov r8, r8)
 800822e:	e002      	b.n	8008236 <detecta+0x60a>
		goto no2btn;
 8008230:	46c0      	nop			@ (mov r8, r8)
 8008232:	e000      	b.n	8008236 <detecta+0x60a>
		goto no2btn;
 8008234:	46c0      	nop			@ (mov r8, r8)

no2btn:
	if(deb_2btn>=150 ){
 8008236:	4b1f      	ldr	r3, [pc, #124]	@ (80082b4 <detecta+0x688>)
 8008238:	781b      	ldrb	r3, [r3, #0]
 800823a:	2b95      	cmp	r3, #149	@ 0x95
 800823c:	d83c      	bhi.n	80082b8 <detecta+0x68c>
		//goto ask_btn1;
		goto ask_btn2_f3;
	}
	deb_2btn += 3;
 800823e:	4b1d      	ldr	r3, [pc, #116]	@ (80082b4 <detecta+0x688>)
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	3303      	adds	r3, #3
 8008244:	b2da      	uxtb	r2, r3
 8008246:	4b1b      	ldr	r3, [pc, #108]	@ (80082b4 <detecta+0x688>)
 8008248:	701a      	strb	r2, [r3, #0]
 800824a:	e036      	b.n	80082ba <detecta+0x68e>
 800824c:	200001f8 	.word	0x200001f8
 8008250:	2000020c 	.word	0x2000020c
 8008254:	20002178 	.word	0x20002178
 8008258:	2000218c 	.word	0x2000218c
 800825c:	20000bdd 	.word	0x20000bdd
 8008260:	20000c58 	.word	0x20000c58
 8008264:	200000b8 	.word	0x200000b8
 8008268:	20000c43 	.word	0x20000c43
 800826c:	20000ba4 	.word	0x20000ba4
 8008270:	20000b94 	.word	0x20000b94
 8008274:	20000bd4 	.word	0x20000bd4
 8008278:	20000bac 	.word	0x20000bac
 800827c:	20002116 	.word	0x20002116
 8008280:	20000b86 	.word	0x20000b86
 8008284:	20000cac 	.word	0x20000cac
 8008288:	20000c04 	.word	0x20000c04
 800828c:	20000c60 	.word	0x20000c60
 8008290:	20000b82 	.word	0x20000b82
 8008294:	20000bde 	.word	0x20000bde
 8008298:	200000e1 	.word	0x200000e1
 800829c:	20000c4c 	.word	0x20000c4c
 80082a0:	20000c4e 	.word	0x20000c4e
 80082a4:	20000c0c 	.word	0x20000c0c
 80082a8:	20000bb8 	.word	0x20000bb8
 80082ac:	20000c34 	.word	0x20000c34
 80082b0:	20000ca4 	.word	0x20000ca4
 80082b4:	20000c32 	.word	0x20000c32
		goto ask_btn2_f3;
 80082b8:	46c0      	nop			@ (mov r8, r8)

ask_btn2_f3:
	if(flagsb[f_prog]){
 80082ba:	4b9e      	ldr	r3, [pc, #632]	@ (8008534 <detecta+0x908>)
 80082bc:	785b      	ldrb	r3, [r3, #1]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d114      	bne.n	80082ec <detecta+0x6c0>
		goto noBtn2F3;
	}
	if(!Botones_T[btn_2]){
 80082c2:	4b9d      	ldr	r3, [pc, #628]	@ (8008538 <detecta+0x90c>)
 80082c4:	785b      	ldrb	r3, [r3, #1]
 80082c6:	2201      	movs	r2, #1
 80082c8:	4053      	eors	r3, r2
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d10f      	bne.n	80082f0 <detecta+0x6c4>
		goto noBtn2F3;
	}

	if(debBtn2F3!=0){
 80082d0:	4b9a      	ldr	r3, [pc, #616]	@ (800853c <detecta+0x910>)
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d117      	bne.n	8008308 <detecta+0x6dc>
		//goto findet_jp;
		goto ask_btn1;
	}
	botonst2[2] = 1;	// BitSet(botonst2,2);
 80082d8:	4b99      	ldr	r3, [pc, #612]	@ (8008540 <detecta+0x914>)
 80082da:	2201      	movs	r2, #1
 80082dc:	709a      	strb	r2, [r3, #2]
	flagsC[f_spReached] = 0;// BitClear(flagsC,f_spReached);
 80082de:	4b99      	ldr	r3, [pc, #612]	@ (8008544 <detecta+0x918>)
 80082e0:	2200      	movs	r2, #0
 80082e2:	71da      	strb	r2, [r3, #7]
	debBtn2F3=30;
 80082e4:	4b95      	ldr	r3, [pc, #596]	@ (800853c <detecta+0x910>)
 80082e6:	221e      	movs	r2, #30
 80082e8:	701a      	strb	r2, [r3, #0]
	goto findet_jp;
 80082ea:	e79e      	b.n	800822a <detecta+0x5fe>
		goto noBtn2F3;
 80082ec:	46c0      	nop			@ (mov r8, r8)
 80082ee:	e000      	b.n	80082f2 <detecta+0x6c6>
		goto noBtn2F3;
 80082f0:	46c0      	nop			@ (mov r8, r8)

noBtn2F3:
	if(debBtn2F3>=30 ){ // Revisar si mi logica es corecta. L 633 (jruge)
 80082f2:	4b92      	ldr	r3, [pc, #584]	@ (800853c <detecta+0x910>)
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	2b1d      	cmp	r3, #29
 80082f8:	d808      	bhi.n	800830c <detecta+0x6e0>
		goto ask_btn1;
	}
	debBtn2F3 +=1;
 80082fa:	4b90      	ldr	r3, [pc, #576]	@ (800853c <detecta+0x910>)
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	3301      	adds	r3, #1
 8008300:	b2da      	uxtb	r2, r3
 8008302:	4b8e      	ldr	r3, [pc, #568]	@ (800853c <detecta+0x910>)
 8008304:	701a      	strb	r2, [r3, #0]
 8008306:	e002      	b.n	800830e <detecta+0x6e2>
		goto ask_btn1;
 8008308:	46c0      	nop			@ (mov r8, r8)
 800830a:	e000      	b.n	800830e <detecta+0x6e2>
		goto ask_btn1;
 800830c:	46c0      	nop			@ (mov r8, r8)

ask_btn1:
	if(!Botones_T[btn_1]){
 800830e:	4b8a      	ldr	r3, [pc, #552]	@ (8008538 <detecta+0x90c>)
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	2201      	movs	r2, #1
 8008314:	4053      	eors	r3, r2
 8008316:	b2db      	uxtb	r3, r3
 8008318:	2b00      	cmp	r3, #0
 800831a:	d12a      	bne.n	8008372 <detecta+0x746>
		goto no_btn1;
	}
	if(Botones_COPY[btn_1]){
 800831c:	4b8a      	ldr	r3, [pc, #552]	@ (8008548 <detecta+0x91c>)
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d106      	bne.n	8008332 <detecta+0x706>
		goto ask_btn1_sec;
	}
	botonst[b1_f1] = 1; // BitSet(botonst,b1_f1);
 8008324:	4b89      	ldr	r3, [pc, #548]	@ (800854c <detecta+0x920>)
 8008326:	2201      	movs	r2, #1
 8008328:	701a      	strb	r2, [r3, #0]
	timeBuzzOn=20;
 800832a:	4b89      	ldr	r3, [pc, #548]	@ (8008550 <detecta+0x924>)
 800832c:	2214      	movs	r2, #20
 800832e:	701a      	strb	r2, [r3, #0]
 8008330:	e000      	b.n	8008334 <detecta+0x708>
		goto ask_btn1_sec;
 8008332:	46c0      	nop			@ (mov r8, r8)

ask_btn1_sec:
	if(!flagsb[f_prog]){
 8008334:	4b7f      	ldr	r3, [pc, #508]	@ (8008534 <detecta+0x908>)
 8008336:	785b      	ldrb	r3, [r3, #1]
 8008338:	2201      	movs	r2, #1
 800833a:	4053      	eors	r3, r2
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b00      	cmp	r3, #0
 8008340:	d107      	bne.n	8008352 <detecta+0x726>
		goto func_sec_norm_btn1;
	}
	if(deb2_btn1>110){
 8008342:	4b84      	ldr	r3, [pc, #528]	@ (8008554 <detecta+0x928>)
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	2b6e      	cmp	r3, #110	@ 0x6e
 8008348:	d822      	bhi.n	8008390 <detecta+0x764>
		goto ask_btn2;
	}
	botonst[b1_f2] = 1; // BitSet(botonst,b1_f2);
 800834a:	4b80      	ldr	r3, [pc, #512]	@ (800854c <detecta+0x920>)
 800834c:	2201      	movs	r2, #1
 800834e:	705a      	strb	r2, [r3, #1]
	goto findet;
 8008350:	e0a5      	b.n	800849e <detecta+0x872>
		goto func_sec_norm_btn1;
 8008352:	46c0      	nop			@ (mov r8, r8)

func_sec_norm_btn1:
	if(fbtn_deb[b1_ow]){//if(GetRegFlagState(fbtn_deb,b1_ow)){
 8008354:	4b80      	ldr	r3, [pc, #512]	@ (8008558 <detecta+0x92c>)
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d11b      	bne.n	8008394 <detecta+0x768>
		goto ask_btn2;
	}
	if(deb2_btn1!=0){
 800835c:	4b7d      	ldr	r3, [pc, #500]	@ (8008554 <detecta+0x928>)
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d119      	bne.n	8008398 <detecta+0x76c>
		goto ask_btn2;
	}
	botonst[b1_f2] = 1;// BitSet(botonst,b1_f2);
 8008364:	4b79      	ldr	r3, [pc, #484]	@ (800854c <detecta+0x920>)
 8008366:	2201      	movs	r2, #1
 8008368:	705a      	strb	r2, [r3, #1]
	fbtn_deb[b1_ow] = 1;// BitSet(fbtn_deb,b1_ow);
 800836a:	4b7b      	ldr	r3, [pc, #492]	@ (8008558 <detecta+0x92c>)
 800836c:	2201      	movs	r2, #1
 800836e:	701a      	strb	r2, [r3, #0]
	//timeBuzzOn=20;
	goto findet;
 8008370:	e095      	b.n	800849e <detecta+0x872>
		goto no_btn1;
 8008372:	46c0      	nop			@ (mov r8, r8)

no_btn1:
	fbtn_deb[b1_ow] = 0;//BitClear(fbtn_deb,b1_ow);
 8008374:	4b78      	ldr	r3, [pc, #480]	@ (8008558 <detecta+0x92c>)
 8008376:	2200      	movs	r2, #0
 8008378:	701a      	strb	r2, [r3, #0]
		goto ask_deb2_btn1;
	}
	BitSet(botonst,b1_f1);*/

ask_deb2_btn1:
	if(deb2_btn1>=150){ // JRUGE
 800837a:	4b76      	ldr	r3, [pc, #472]	@ (8008554 <detecta+0x928>)
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	2b95      	cmp	r3, #149	@ 0x95
 8008380:	d80c      	bhi.n	800839c <detecta+0x770>
		goto ask_btn2;
	}
	deb2_btn1+=3;
 8008382:	4b74      	ldr	r3, [pc, #464]	@ (8008554 <detecta+0x928>)
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	3303      	adds	r3, #3
 8008388:	b2da      	uxtb	r2, r3
 800838a:	4b72      	ldr	r3, [pc, #456]	@ (8008554 <detecta+0x928>)
 800838c:	701a      	strb	r2, [r3, #0]
 800838e:	e006      	b.n	800839e <detecta+0x772>
		goto ask_btn2;
 8008390:	46c0      	nop			@ (mov r8, r8)
 8008392:	e004      	b.n	800839e <detecta+0x772>
		goto ask_btn2;
 8008394:	46c0      	nop			@ (mov r8, r8)
 8008396:	e002      	b.n	800839e <detecta+0x772>
		goto ask_btn2;
 8008398:	46c0      	nop			@ (mov r8, r8)
 800839a:	e000      	b.n	800839e <detecta+0x772>
		goto ask_btn2;
 800839c:	46c0      	nop			@ (mov r8, r8)
	//goto ask_btn2;

ask_btn2:
	if(!Botones_T[btn_2]){
 800839e:	4b66      	ldr	r3, [pc, #408]	@ (8008538 <detecta+0x90c>)
 80083a0:	785b      	ldrb	r3, [r3, #1]
 80083a2:	2201      	movs	r2, #1
 80083a4:	4053      	eors	r3, r2
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d11a      	bne.n	80083e2 <detecta+0x7b6>
		goto no_btn2;
	}
	if(Botones_COPY[btn_2]){
 80083ac:	4b66      	ldr	r3, [pc, #408]	@ (8008548 <detecta+0x91c>)
 80083ae:	785b      	ldrb	r3, [r3, #1]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d106      	bne.n	80083c2 <detecta+0x796>
		goto ask_btn2_sec;
	}
	botonst[b2_f1] = 1;//BitSet(botonst,b2_f1);
 80083b4:	4b65      	ldr	r3, [pc, #404]	@ (800854c <detecta+0x920>)
 80083b6:	2201      	movs	r2, #1
 80083b8:	709a      	strb	r2, [r3, #2]
	timeBuzzOn=20;
 80083ba:	4b65      	ldr	r3, [pc, #404]	@ (8008550 <detecta+0x924>)
 80083bc:	2214      	movs	r2, #20
 80083be:	701a      	strb	r2, [r3, #0]
 80083c0:	e000      	b.n	80083c4 <detecta+0x798>
		goto ask_btn2_sec;
 80083c2:	46c0      	nop			@ (mov r8, r8)

ask_btn2_sec:
	if(fbtn_deb[b2_ow]){// if(GetRegFlagState(fbtn_deb,b2_ow)){
 80083c4:	4b64      	ldr	r3, [pc, #400]	@ (8008558 <detecta+0x92c>)
 80083c6:	789b      	ldrb	r3, [r3, #2]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d119      	bne.n	8008400 <detecta+0x7d4>
		goto ask_btn3;
	}
	if(deb2_btn2!=0){
 80083cc:	4b63      	ldr	r3, [pc, #396]	@ (800855c <detecta+0x930>)
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d117      	bne.n	8008404 <detecta+0x7d8>
		goto ask_btn3;
	}
	botonst[b2_f2] = 1;	//BitSet(botonst,b2_f2);
 80083d4:	4b5d      	ldr	r3, [pc, #372]	@ (800854c <detecta+0x920>)
 80083d6:	2201      	movs	r2, #1
 80083d8:	70da      	strb	r2, [r3, #3]
	// timeBuzzOn=20;
	fbtn_deb[b2_ow] = 1;//BitSet(fbtn_deb,b2_ow);
 80083da:	4b5f      	ldr	r3, [pc, #380]	@ (8008558 <detecta+0x92c>)
 80083dc:	2201      	movs	r2, #1
 80083de:	709a      	strb	r2, [r3, #2]
	goto findet;
 80083e0:	e05d      	b.n	800849e <detecta+0x872>
		goto no_btn2;
 80083e2:	46c0      	nop			@ (mov r8, r8)

no_btn2:
	fbtn_deb[b2_ow] = 0;//BitClear(fbtn_deb,b2_ow);
 80083e4:	4b5c      	ldr	r3, [pc, #368]	@ (8008558 <detecta+0x92c>)
 80083e6:	2200      	movs	r2, #0
 80083e8:	709a      	strb	r2, [r3, #2]
	}
	BitSet(botonst,b2_f1);
	timeBuzzOn=20;*/

ask_deb2_btn2:
	if(deb2_btn2>=150){// JRUGE
 80083ea:	4b5c      	ldr	r3, [pc, #368]	@ (800855c <detecta+0x930>)
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	2b95      	cmp	r3, #149	@ 0x95
 80083f0:	d80a      	bhi.n	8008408 <detecta+0x7dc>
		goto ask_btn3;
	}
	deb2_btn2 += 3;
 80083f2:	4b5a      	ldr	r3, [pc, #360]	@ (800855c <detecta+0x930>)
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	3303      	adds	r3, #3
 80083f8:	b2da      	uxtb	r2, r3
 80083fa:	4b58      	ldr	r3, [pc, #352]	@ (800855c <detecta+0x930>)
 80083fc:	701a      	strb	r2, [r3, #0]
 80083fe:	e004      	b.n	800840a <detecta+0x7de>
		goto ask_btn3;
 8008400:	46c0      	nop			@ (mov r8, r8)
 8008402:	e002      	b.n	800840a <detecta+0x7de>
		goto ask_btn3;
 8008404:	46c0      	nop			@ (mov r8, r8)
 8008406:	e000      	b.n	800840a <detecta+0x7de>
		goto ask_btn3;
 8008408:	46c0      	nop			@ (mov r8, r8)
	// Linea 742 - 764
*/


ask_btn3:
	if(!Botones_T[btn_3]){
 800840a:	4b4b      	ldr	r3, [pc, #300]	@ (8008538 <detecta+0x90c>)
 800840c:	789b      	ldrb	r3, [r3, #2]
 800840e:	2201      	movs	r2, #1
 8008410:	4053      	eors	r3, r2
 8008412:	b2db      	uxtb	r3, r3
 8008414:	2b00      	cmp	r3, #0
 8008416:	d12a      	bne.n	800846e <detecta+0x842>
		goto no_btn3;
	}
	if(Botones_COPY[btn_3]){
 8008418:	4b4b      	ldr	r3, [pc, #300]	@ (8008548 <detecta+0x91c>)
 800841a:	789b      	ldrb	r3, [r3, #2]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d106      	bne.n	800842e <detecta+0x802>
		goto ask_btn3_sec;
	}
	botonst[b3_f1] = 1;// BitSet(botonst,b3_f1);
 8008420:	4b4a      	ldr	r3, [pc, #296]	@ (800854c <detecta+0x920>)
 8008422:	2201      	movs	r2, #1
 8008424:	711a      	strb	r2, [r3, #4]
	timeBuzzOn=20;
 8008426:	4b4a      	ldr	r3, [pc, #296]	@ (8008550 <detecta+0x924>)
 8008428:	2214      	movs	r2, #20
 800842a:	701a      	strb	r2, [r3, #0]
 800842c:	e000      	b.n	8008430 <detecta+0x804>
		goto ask_btn3_sec;
 800842e:	46c0      	nop			@ (mov r8, r8)

ask_btn3_sec:
	if(!flagsb[f_prog]){
 8008430:	4b40      	ldr	r3, [pc, #256]	@ (8008534 <detecta+0x908>)
 8008432:	785b      	ldrb	r3, [r3, #1]
 8008434:	2201      	movs	r2, #1
 8008436:	4053      	eors	r3, r2
 8008438:	b2db      	uxtb	r3, r3
 800843a:	2b00      	cmp	r3, #0
 800843c:	d107      	bne.n	800844e <detecta+0x822>
		goto func_sec_norm_btn3;
	}
	if(deb2_btn3>110){ //jrugt
 800843e:	4b48      	ldr	r3, [pc, #288]	@ (8008560 <detecta+0x934>)
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	2b6e      	cmp	r3, #110	@ 0x6e
 8008444:	d824      	bhi.n	8008490 <detecta+0x864>
		goto ask_btn4;
	}
	botonst[b3_f2] = 1;//BitSet(botonst,b3_f2);
 8008446:	4b41      	ldr	r3, [pc, #260]	@ (800854c <detecta+0x920>)
 8008448:	2201      	movs	r2, #1
 800844a:	715a      	strb	r2, [r3, #5]
	goto findet;
 800844c:	e027      	b.n	800849e <detecta+0x872>
		goto func_sec_norm_btn3;
 800844e:	46c0      	nop			@ (mov r8, r8)

func_sec_norm_btn3:
	if(fbtn_deb[b3_ow]){// if(GetRegFlagState(fbtn_deb,b3_ow)){
 8008450:	4b41      	ldr	r3, [pc, #260]	@ (8008558 <detecta+0x92c>)
 8008452:	791b      	ldrb	r3, [r3, #4]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d11d      	bne.n	8008494 <detecta+0x868>
		goto ask_btn4;
	}
	if(deb2_btn3!=0){
 8008458:	4b41      	ldr	r3, [pc, #260]	@ (8008560 <detecta+0x934>)
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d11b      	bne.n	8008498 <detecta+0x86c>
		goto ask_btn4;
	}
	botonst[b3_f2] = 1;// BitSet(botonst,b3_f2);
 8008460:	4b3a      	ldr	r3, [pc, #232]	@ (800854c <detecta+0x920>)
 8008462:	2201      	movs	r2, #1
 8008464:	715a      	strb	r2, [r3, #5]
	fbtn_deb[b3_ow] = 1;//BitSet(fbtn_deb,b3_ow);
 8008466:	4b3c      	ldr	r3, [pc, #240]	@ (8008558 <detecta+0x92c>)
 8008468:	2201      	movs	r2, #1
 800846a:	711a      	strb	r2, [r3, #4]
	// timeBuzzOn=20;
	goto findet;
 800846c:	e017      	b.n	800849e <detecta+0x872>
		goto no_btn3;
 800846e:	46c0      	nop			@ (mov r8, r8)

no_btn3:
	fbtn_deb[b3_ow] = 0; // BitClear(fbtn_deb,b3_ow);
 8008470:	4b39      	ldr	r3, [pc, #228]	@ (8008558 <detecta+0x92c>)
 8008472:	2200      	movs	r2, #0
 8008474:	711a      	strb	r2, [r3, #4]
	}
	BitSet(botonst,b3_f1);
	*/

ask_deb2_btn3:
	if(deb2_btn3>=150){
 8008476:	4b3a      	ldr	r3, [pc, #232]	@ (8008560 <detecta+0x934>)
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	2b95      	cmp	r3, #149	@ 0x95
 800847c:	d80e      	bhi.n	800849c <detecta+0x870>
		goto ask_btn4;
	}
	deb2_btn3 += 3;
 800847e:	4b38      	ldr	r3, [pc, #224]	@ (8008560 <detecta+0x934>)
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	3303      	adds	r3, #3
 8008484:	b2da      	uxtb	r2, r3
 8008486:	4b36      	ldr	r3, [pc, #216]	@ (8008560 <detecta+0x934>)
 8008488:	701a      	strb	r2, [r3, #0]
 800848a:	e008      	b.n	800849e <detecta+0x872>
	goto findet;
 800848c:	46c0      	nop			@ (mov r8, r8)
 800848e:	e006      	b.n	800849e <detecta+0x872>
		goto ask_btn4;
 8008490:	46c0      	nop			@ (mov r8, r8)
 8008492:	e004      	b.n	800849e <detecta+0x872>
		goto ask_btn4;
 8008494:	46c0      	nop			@ (mov r8, r8)
 8008496:	e002      	b.n	800849e <detecta+0x872>
		goto ask_btn4;
 8008498:	46c0      	nop			@ (mov r8, r8)
 800849a:	e000      	b.n	800849e <detecta+0x872>
		goto ask_btn4;
 800849c:	46c0      	nop			@ (mov r8, r8)
 *
 */

findet:
	//Botones_COPY = Botones_T;
	for(uint8_t k = 0; k<8; k++)
 800849e:	1c7b      	adds	r3, r7, #1
 80084a0:	2200      	movs	r2, #0
 80084a2:	701a      	strb	r2, [r3, #0]
 80084a4:	e00c      	b.n	80084c0 <detecta+0x894>
		Botones_COPY[k] = Botones_T[k];
 80084a6:	1c7b      	adds	r3, r7, #1
 80084a8:	781a      	ldrb	r2, [r3, #0]
 80084aa:	1c7b      	adds	r3, r7, #1
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	4922      	ldr	r1, [pc, #136]	@ (8008538 <detecta+0x90c>)
 80084b0:	5c89      	ldrb	r1, [r1, r2]
 80084b2:	4a25      	ldr	r2, [pc, #148]	@ (8008548 <detecta+0x91c>)
 80084b4:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k = 0; k<8; k++)
 80084b6:	1c7b      	adds	r3, r7, #1
 80084b8:	781a      	ldrb	r2, [r3, #0]
 80084ba:	1c7b      	adds	r3, r7, #1
 80084bc:	3201      	adds	r2, #1
 80084be:	701a      	strb	r2, [r3, #0]
 80084c0:	1c7b      	adds	r3, r7, #1
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	2b07      	cmp	r3, #7
 80084c6:	d9ee      	bls.n	80084a6 <detecta+0x87a>
	if(!flagsb[f_prog]){
 80084c8:	4b1a      	ldr	r3, [pc, #104]	@ (8008534 <detecta+0x908>)
 80084ca:	785b      	ldrb	r3, [r3, #1]
 80084cc:	2201      	movs	r2, #1
 80084ce:	4053      	eors	r3, r2
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d11a      	bne.n	800850c <detecta+0x8e0>
		goto det_j18;
	}
	//btn_pr=botonst;
	for(uint8_t k=0; k<8; k++){
 80084d6:	003b      	movs	r3, r7
 80084d8:	2200      	movs	r2, #0
 80084da:	701a      	strb	r2, [r3, #0]
 80084dc:	e011      	b.n	8008502 <detecta+0x8d6>
		btn_pr[k] = botonst[k];
 80084de:	003b      	movs	r3, r7
 80084e0:	781a      	ldrb	r2, [r3, #0]
 80084e2:	003b      	movs	r3, r7
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	4919      	ldr	r1, [pc, #100]	@ (800854c <detecta+0x920>)
 80084e8:	5c89      	ldrb	r1, [r1, r2]
 80084ea:	4a1e      	ldr	r2, [pc, #120]	@ (8008564 <detecta+0x938>)
 80084ec:	54d1      	strb	r1, [r2, r3]
		botonst[k] = 0;
 80084ee:	003b      	movs	r3, r7
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	4a16      	ldr	r2, [pc, #88]	@ (800854c <detecta+0x920>)
 80084f4:	2100      	movs	r1, #0
 80084f6:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0; k<8; k++){
 80084f8:	003b      	movs	r3, r7
 80084fa:	781a      	ldrb	r2, [r3, #0]
 80084fc:	003b      	movs	r3, r7
 80084fe:	3201      	adds	r2, #1
 8008500:	701a      	strb	r2, [r3, #0]
 8008502:	003b      	movs	r3, r7
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	2b07      	cmp	r3, #7
 8008508:	d9e9      	bls.n	80084de <detecta+0x8b2>
	}

det_j18:
 800850a:	e000      	b.n	800850e <detecta+0x8e2>
		goto det_j18;
 800850c:	46c0      	nop			@ (mov r8, r8)
	if(!flagsBattery[batON]){
 800850e:	4b16      	ldr	r3, [pc, #88]	@ (8008568 <detecta+0x93c>)
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	2201      	movs	r2, #1
 8008514:	4053      	eors	r3, r2
 8008516:	b2db      	uxtb	r3, r3
 8008518:	2b00      	cmp	r3, #0
 800851a:	d106      	bne.n	800852a <detecta+0x8fe>
		goto det_j19;
	}
	botonst[b2_f1] = 0; // BitClear(botonst,b2_f1);
 800851c:	4b0b      	ldr	r3, [pc, #44]	@ (800854c <detecta+0x920>)
 800851e:	2200      	movs	r2, #0
 8008520:	709a      	strb	r2, [r3, #2]
	botonst[b3_f1] = 0;// BitClear(botonst,b3_f1);
 8008522:	4b0a      	ldr	r3, [pc, #40]	@ (800854c <detecta+0x920>)
 8008524:	2200      	movs	r2, #0
 8008526:	711a      	strb	r2, [r3, #4]

det_j19:

}
 8008528:	e000      	b.n	800852c <detecta+0x900>
		goto det_j19;
 800852a:	46c0      	nop			@ (mov r8, r8)
}
 800852c:	46c0      	nop			@ (mov r8, r8)
 800852e:	46bd      	mov	sp, r7
 8008530:	b003      	add	sp, #12
 8008532:	bd90      	pop	{r4, r7, pc}
 8008534:	20000c04 	.word	0x20000c04
 8008538:	20000ca4 	.word	0x20000ca4
 800853c:	20002153 	.word	0x20002153
 8008540:	20000c34 	.word	0x20000c34
 8008544:	20000c58 	.word	0x20000c58
 8008548:	20000c24 	.word	0x20000c24
 800854c:	20000bb8 	.word	0x20000bb8
 8008550:	20002151 	.word	0x20002151
 8008554:	20000c2c 	.word	0x20000c2c
 8008558:	20000bec 	.word	0x20000bec
 800855c:	20000c2d 	.word	0x20000c2d
 8008560:	20000c2e 	.word	0x20000c2e
 8008564:	20000c0c 	.word	0x20000c0c
 8008568:	20002168 	.word	0x20002168

0800856c <display>:
_Bool trefst2_aux = 0;




void display (void){
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
    asm ("nop");
 8008572:	46c0      	nop			@ (mov r8, r8)

	if(edorefri == 0x00){
 8008574:	4bbe      	ldr	r3, [pc, #760]	@ (8008870 <display+0x304>)
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d100      	bne.n	800857e <display+0x12>
 800857c:	e0ae      	b.n	80086dc <display+0x170>

	//;================= INICIO RM_20231106 Agrega mensaje de despliegue bL fijo
	//;Despliega el mensaje bL si esta conectado un dispositivo bL
	//;tiene prioridad sobre el mensaje de nocturno.

	if(flagsBattery[batON]){
 800857e:	4bbd      	ldr	r3, [pc, #756]	@ (8008874 <display+0x308>)
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d114      	bne.n	80085b0 <display+0x44>
	//	goto display_00;
	//}

	//btjf    flagsTxControl,#f_statBLE,display_00   ;Esta conectado un dispositivo BLE?
	//btjf		flagsTX2,#2,display_00; Se ha respondido el token BLE alguna vez ?
	if((!flagsTxControl[f_statBLE]) || (!flagsTX2[2]))
 8008586:	4bbc      	ldr	r3, [pc, #752]	@ (8008878 <display+0x30c>)
 8008588:	785b      	ldrb	r3, [r3, #1]
 800858a:	2201      	movs	r2, #1
 800858c:	4053      	eors	r3, r2
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10f      	bne.n	80085b4 <display+0x48>
 8008594:	4bb9      	ldr	r3, [pc, #740]	@ (800887c <display+0x310>)
 8008596:	789b      	ldrb	r3, [r3, #2]
 8008598:	2201      	movs	r2, #1
 800859a:	4053      	eors	r3, r2
 800859c:	b2db      	uxtb	r3, r3
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d108      	bne.n	80085b4 <display+0x48>
		goto display_00;


	op_menu (0x0B, 0x11);
 80085a2:	2111      	movs	r1, #17
 80085a4:	200b      	movs	r0, #11
 80085a6:	f7ff f94f 	bl	8007848 <op_menu>
	//datdig1 = 0x0B;			//	mov			datdig1,#$0B         ;Despliega bL
	//datdig2 = 0x11;			//	mov			datdig2,#$11         ;/
	datled_clear();
 80085aa:	f7ff f967 	bl	800787c <datled_clear>
	//BitClear(datled,0);			// bres		datled,#0						;	/ Apaga el signo y punto decimal
	//BitClear(datled,1);			// bres		datled,#1

	goto display_01;
 80085ae:	e01f      	b.n	80085f0 <display+0x84>
		goto display_00;
 80085b0:	46c0      	nop			@ (mov r8, r8)
 80085b2:	e000      	b.n	80085b6 <display+0x4a>
		goto display_00;
 80085b4:	46c0      	nop			@ (mov r8, r8)

display_00:
//;================= FIN RM_20231106 Agrega mensaje de despliegue bL fijo
	if (GetRegFlagState(reeEstado1, est1Refri)){									//btjt   eeEstado1,#est1Refri,display_00b   ;Bandera on/off activada? O, no despliegues nada
 80085b6:	4bb2      	ldr	r3, [pc, #712]	@ (8008880 <display+0x314>)
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	001a      	movs	r2, r3
 80085bc:	2301      	movs	r3, #1
 80085be:	4013      	ands	r3, r2
 80085c0:	d106      	bne.n	80085d0 <display+0x64>
		goto display_00b;
	}
	op_menu (0x11, 0x10);
 80085c2:	2110      	movs	r1, #16
 80085c4:	2011      	movs	r0, #17
 80085c6:	f7ff f93f 	bl	8007848 <op_menu>
	//datdig1 = 0x11;		// 	mov			datdig1,#$11         ;Despliega Lo = Off
	//datdig2 = 0x10;		//  mov			datdig2,#$10         ;/
	datled_clear();
 80085ca:	f7ff f957 	bl	800787c <datled_clear>
 80085ce:	e000      	b.n	80085d2 <display+0x66>
		goto display_00b;
 80085d0:	46c0      	nop			@ (mov r8, r8)
	//BitClear(datled,0);		//	bres		datled,#0						;	/ Apaga el signo y punto decimal
	//BitClear(datled,1);		//	bres		datled,#1

display_00b:
	if (!flagsa[3]){				//btjf    flagsa,#3,display_01   ;Bandera de NOCTURNO activada?
 80085d2:	4bac      	ldr	r3, [pc, #688]	@ (8008884 <display+0x318>)
 80085d4:	78db      	ldrb	r3, [r3, #3]
 80085d6:	2201      	movs	r2, #1
 80085d8:	4053      	eors	r3, r2
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d106      	bne.n	80085ee <display+0x82>
		goto display_01;
	}
	op_menu (0x1F, 0x1D);
 80085e0:	211d      	movs	r1, #29
 80085e2:	201f      	movs	r0, #31
 80085e4:	f7ff f930 	bl	8007848 <op_menu>
	//datdig1 = 0x1F;		// mov			datdig1,#$1F         ;Despliega n
	//datdig2 = 0x1D;		// mov			datdig2,#$1D         ;/
	datled_clear();
 80085e8:	f7ff f948 	bl	800787c <datled_clear>
 80085ec:	e000      	b.n	80085f0 <display+0x84>
		goto display_01;
 80085ee:	46c0      	nop			@ (mov r8, r8)
//;										 Muestra temperatura sensor 3
//;-----------------------------------------------------------------------------------------------
dpys3:

	//ldw			X,timeDpyS3
	if(timeDpyS3 == 0)		//tnzw		X
 80085f0:	4ba5      	ldr	r3, [pc, #660]	@ (8008888 <display+0x31c>)
 80085f2:	881b      	ldrh	r3, [r3, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d024      	beq.n	8008642 <display+0xd6>
		goto finDpys3;	//jreq		finDpys3
	//
	//;los primeros segundos muestra la leyenda SH
	if(timeDpyS3 < 1150) 		//cpw			X,#1150
 80085f8:	4ba3      	ldr	r3, [pc, #652]	@ (8008888 <display+0x31c>)
 80085fa:	881b      	ldrh	r3, [r3, #0]
 80085fc:	4aa3      	ldr	r2, [pc, #652]	@ (800888c <display+0x320>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d908      	bls.n	8008614 <display+0xa8>
		goto dpys3_01;			//jrult		dpys3_01
	datdig1 = 0x5;				//mov			datdig1,#$05         ;Despliega S
 8008602:	4ba3      	ldr	r3, [pc, #652]	@ (8008890 <display+0x324>)
 8008604:	2205      	movs	r2, #5
 8008606:	701a      	strb	r2, [r3, #0]
	datdig2 = 0x13;				//mov			datdig2,#$13         ;Despliega H
 8008608:	4ba2      	ldr	r3, [pc, #648]	@ (8008894 <display+0x328>)
 800860a:	2213      	movs	r2, #19
 800860c:	701a      	strb	r2, [r3, #0]
	//bres		datled,#0						;	/ Apaga el signo y punto decimal
	//bres		datled,#1
	datled_clear();
 800860e:	f7ff f935 	bl	800787c <datled_clear>
 8008612:	e000      	b.n	8008616 <display+0xaa>
		goto dpys3_01;			//jrult		dpys3_01
 8008614:	46c0      	nop			@ (mov r8, r8)

dpys3_01:
	//;los ultimos segundos muestra la leyenda tr
	if(timeDpyS3 > 200)			//cpw			X,#200
 8008616:	4b9c      	ldr	r3, [pc, #624]	@ (8008888 <display+0x31c>)
 8008618:	881b      	ldrh	r3, [r3, #0]
 800861a:	2bc8      	cmp	r3, #200	@ 0xc8
 800861c:	d808      	bhi.n	8008630 <display+0xc4>
		goto dpys3_02;			//jrugt		dpys3_02
	datdig1 = 0x20;				//mov			datdig1,#$20         ;Despliega t
 800861e:	4b9c      	ldr	r3, [pc, #624]	@ (8008890 <display+0x324>)
 8008620:	2220      	movs	r2, #32
 8008622:	701a      	strb	r2, [r3, #0]
	datdig2 = 0x28;				//mov			datdig2,#$28         ;Despliega r
 8008624:	4b9b      	ldr	r3, [pc, #620]	@ (8008894 <display+0x328>)
 8008626:	2228      	movs	r2, #40	@ 0x28
 8008628:	701a      	strb	r2, [r3, #0]
	//bres		datled,#0						;	/ Apaga el signo y punto decimal
	//bres		datled,#1
	datled_clear();
 800862a:	f7ff f927 	bl	800787c <datled_clear>
 800862e:	e000      	b.n	8008632 <display+0xc6>
		goto dpys3_02;			//jrugt		dpys3_02
 8008630:	46c0      	nop			@ (mov r8, r8)
dpys3_02:
//
//;apaga el display aprox cada 640ms
	//ld			a,xl
	//ld			wreg,a
	if(!GetRegFlagState(timeDpyS3, 6))//btjf		wreg,#6,finDpys3
 8008632:	4b95      	ldr	r3, [pc, #596]	@ (8008888 <display+0x31c>)
 8008634:	881b      	ldrh	r3, [r3, #0]
 8008636:	001a      	movs	r2, r3
 8008638:	2340      	movs	r3, #64	@ 0x40
 800863a:	4013      	ands	r3, r2
 800863c:	d000      	beq.n	8008640 <display+0xd4>
 800863e:	e09a      	b.n	8008776 <display+0x20a>
		goto finDpys3;
 8008640:	e000      	b.n	8008644 <display+0xd8>
		goto finDpys3;	//jreq		finDpys3
 8008642:	46c0      	nop			@ (mov r8, r8)
//;-----------------------------------------------------------------------------------------------

	//;salto solo para pruebas
	//;jra			display_02

	if(cntMsgCmd == 0 ){  //ld	A,cntMsgCmd;//cp A,#$00 ------ if(cntMsgCmd ==  0 )******???
 8008644:	4b94      	ldr	r3, [pc, #592]	@ (8008898 <display+0x32c>)
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d049      	beq.n	80086e0 <display+0x174>
		goto display_02;//jreq		display_02;
	}
	if(cntMsgCmd >= 200){//cp			A,#200; jruge		dpy03; cp	A,#50;---- if(cntMsgCmd <= 200)
 800864c:	4b92      	ldr	r3, [pc, #584]	@ (8008898 <display+0x32c>)
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	2bc7      	cmp	r3, #199	@ 0xc7
 8008652:	d900      	bls.n	8008656 <display+0xea>
 8008654:	e091      	b.n	800877a <display+0x20e>
		goto dpy03; //************** ?
	}
	if(cntMsgCmd < 50){   //cp	A,#50; //jrult dpy03;
 8008656:	4b90      	ldr	r3, [pc, #576]	@ (8008898 <display+0x32c>)
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	2b31      	cmp	r3, #49	@ 0x31
 800865c:	d800      	bhi.n	8008660 <display+0xf4>
 800865e:	e08e      	b.n	800877e <display+0x212>
		goto dpy03;
	}

	//; Mensajes a mostrar
	datled_clear();
 8008660:	f7ff f90c 	bl	800787c <datled_clear>
	//BitClear(datled,0);			//bres		datled,#0						;	/ Apaga el signo y punto decimal
	//BitClear(datled,1);			//bres		datled,#1


	if (numMsg != 1){  //cp numMsg,#1
 8008664:	4b8d      	ldr	r3, [pc, #564]	@ (800889c <display+0x330>)
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d110      	bne.n	800868e <display+0x122>
		goto askMsg2; //jrne		askMsg2
	}

msg1:
 800866c:	46c0      	nop			@ (mov r8, r8)
	op_menu (0x11, 0x10);
 800866e:	2110      	movs	r1, #16
 8008670:	2011      	movs	r0, #17
 8008672:	f7ff f8e9 	bl	8007848 <op_menu>
	//datdig1 = 0x11;//mov			datdig1,#$11
	//datdig2 = 0x10;//mov			datdig2,#$10         ;/
	if(!GetRegFlagState(reeEstado1, est1Refri)){//btjf		eeEstado1,#est1Refri,msg1_01 ***********
 8008676:	4b82      	ldr	r3, [pc, #520]	@ (8008880 <display+0x314>)
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	001a      	movs	r2, r3
 800867c:	2301      	movs	r3, #1
 800867e:	4013      	ands	r3, r2
 8008680:	d003      	beq.n	800868a <display+0x11e>
		goto msg1_01;
	}
	datled[sign] = 1;		   //datled = sign; //bset		datled,#sign;
 8008682:	4b87      	ldr	r3, [pc, #540]	@ (80088a0 <display+0x334>)
 8008684:	2201      	movs	r2, #1
 8008686:	705a      	strb	r2, [r3, #1]

msg1_01:
	goto dpy07; //jra			dpy07
 8008688:	e092      	b.n	80087b0 <display+0x244>
		goto msg1_01;
 800868a:	46c0      	nop			@ (mov r8, r8)
	goto dpy07; //jra			dpy07
 800868c:	e090      	b.n	80087b0 <display+0x244>
		goto askMsg2; //jrne		askMsg2
 800868e:	46c0      	nop			@ (mov r8, r8)

askMsg2:
	if(numMsg != 2){ //cp  a,#2 *******************?
 8008690:	4b82      	ldr	r3, [pc, #520]	@ (800889c <display+0x330>)
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	2b02      	cmp	r3, #2
 8008696:	d114      	bne.n	80086c2 <display+0x156>
		goto askMsg3; //jrne		askMsg3
	}

msg2:
 8008698:	46c0      	nop			@ (mov r8, r8)
	op_menu (0x11, 0x0A);		// Se modifica CTOFF
 800869a:	210a      	movs	r1, #10
 800869c:	2011      	movs	r0, #17
 800869e:	f7ff f8d3 	bl	8007848 <op_menu>
	//datdig1 = 0x11; //mov  datdig1,#$11
	//datdig2 = 0x0A;//mov			datdig2,#$01
	if(!GetRegFlagState(reeEstado1, est1Lamp)){//btjf		eeEstado1,#est1Lamp,msg2_01
 80086a2:	4b77      	ldr	r3, [pc, #476]	@ (8008880 <display+0x314>)
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	001a      	movs	r2, r3
 80086a8:	2304      	movs	r3, #4
 80086aa:	4013      	ands	r3, r2
 80086ac:	d007      	beq.n	80086be <display+0x152>
		goto	msg2_01;
	}
	//datdig2 = 0x02;//mov datdig2,#$02
	//Modificacion CTOFF
	BitSet(datdig2 , sign); // bset		datled,#sign;					enciende signo
 80086ae:	4b79      	ldr	r3, [pc, #484]	@ (8008894 <display+0x328>)
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	2202      	movs	r2, #2
 80086b4:	4313      	orrs	r3, r2
 80086b6:	b2da      	uxtb	r2, r3
 80086b8:	4b76      	ldr	r3, [pc, #472]	@ (8008894 <display+0x328>)
 80086ba:	701a      	strb	r2, [r3, #0]


msg2_01:
	goto dpy07;		// jra dpy07
 80086bc:	e078      	b.n	80087b0 <display+0x244>
		goto	msg2_01;
 80086be:	46c0      	nop			@ (mov r8, r8)
	goto dpy07;		// jra dpy07
 80086c0:	e076      	b.n	80087b0 <display+0x244>
		goto askMsg3; //jrne		askMsg3
 80086c2:	46c0      	nop			@ (mov r8, r8)

askMsg4:
	/*
	 * Se Modifica CTOFF
	 */
	if(numMsg  != 4){//a,#3
 80086c4:	4b75      	ldr	r3, [pc, #468]	@ (800889c <display+0x330>)
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	2b04      	cmp	r3, #4
 80086ca:	d105      	bne.n	80086d8 <display+0x16c>
		goto askMsg5;  //jrne askMsg4
	}

msg4:
 80086cc:	46c0      	nop			@ (mov r8, r8)
	op_menu (0x1F, 0x1D);
 80086ce:	211d      	movs	r1, #29
 80086d0:	201f      	movs	r0, #31
 80086d2:	f7ff f8b9 	bl	8007848 <op_menu>
	//datdig1 = 0x11;//mov			datdig1,#$11
	//datdig2 = 0x00;//mov			datdig2,#$00

//msg4_01:
	goto dpy07;//jra dpy07
 80086d6:	e06b      	b.n	80087b0 <display+0x244>
		goto askMsg5;  //jrne askMsg4
 80086d8:	46c0      	nop			@ (mov r8, r8)

askMsg5:
	goto dpy07;
 80086da:	e069      	b.n	80087b0 <display+0x244>
		goto display_02;
 80086dc:	46c0      	nop			@ (mov r8, r8)
 80086de:	e000      	b.n	80086e2 <display+0x176>
		goto display_02;//jreq		display_02;
 80086e0:	46c0      	nop			@ (mov r8, r8)


display_02:
//-------------------------------------------------------------------------------------------------

	prog_param();
 80086e2:	f7fd f9d7 	bl	8005a94 <prog_param>

//-----------------------------*************
    if(edorefri == 1){
 80086e6:	4b62      	ldr	r3, [pc, #392]	@ (8008870 <display+0x304>)
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d018      	beq.n	8008720 <display+0x1b4>
    	goto display_norm3; //jreq		display_norm3;
    }
    if(fauto[7] == 0 ){//btjf		fauto,#7,display_norm3 ********************
 80086ee:	4b6d      	ldr	r3, [pc, #436]	@ (80088a4 <display+0x338>)
 80086f0:	79db      	ldrb	r3, [r3, #7]
 80086f2:	2201      	movs	r2, #1
 80086f4:	4053      	eors	r3, r2
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d113      	bne.n	8008724 <display+0x1b8>
    	goto display_norm3;
    }
    op_menu (0x0A, 0x0A);
 80086fc:	210a      	movs	r1, #10
 80086fe:	200a      	movs	r0, #10
 8008700:	f7ff f8a2 	bl	8007848 <op_menu>
    //datdig1 = 0x0A;		//mov			datdig1,#$0A
    //datdig2 = 0x0A;		//mov			datdig2,#$0A
    if (GetRegFlagState(lowByte(cntblkh), 6)){//btjt		cntblkl,#6,blk_aa;  ******************
 8008704:	4b68      	ldr	r3, [pc, #416]	@ (80088a8 <display+0x33c>)
 8008706:	881b      	ldrh	r3, [r3, #0]
 8008708:	b2db      	uxtb	r3, r3
 800870a:	001a      	movs	r2, r3
 800870c:	2340      	movs	r3, #64	@ 0x40
 800870e:	4013      	ands	r3, r2
 8008710:	d104      	bne.n	800871c <display+0x1b0>
    	goto blk_aa;
    }
    op_menu (0x1F, 0x1F);
 8008712:	211f      	movs	r1, #31
 8008714:	201f      	movs	r0, #31
 8008716:	f7ff f897 	bl	8007848 <op_menu>
    //datdig1 = 0x1F; //mov			datdig1,#$1F;
    //datdig2 = 0x1F;  //mov			datdig2,#$1F;

blk_aa:
   goto dpy07; //jra dpy07
 800871a:	e049      	b.n	80087b0 <display+0x244>
    	goto blk_aa;
 800871c:	46c0      	nop			@ (mov r8, r8)
   goto dpy07; //jra dpy07
 800871e:	e047      	b.n	80087b0 <display+0x244>
    	goto display_norm3; //jreq		display_norm3;
 8008720:	46c0      	nop			@ (mov r8, r8)
 8008722:	e000      	b.n	8008726 <display+0x1ba>
    	goto display_norm3;
 8008724:	46c0      	nop			@ (mov r8, r8)

display_norm3:

      if(!flagsa[arran]){ //btjf		flagsa,#arran,display_j00 ***************************
 8008726:	4b57      	ldr	r3, [pc, #348]	@ (8008884 <display+0x318>)
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	2201      	movs	r2, #1
 800872c:	4053      	eors	r3, r2
 800872e:	b2db      	uxtb	r3, r3
 8008730:	2b00      	cmp	r3, #0
 8008732:	d02e      	beq.n	8008792 <display+0x226>
    	  goto display_j00;
 8008734:	46c0      	nop			@ (mov r8, r8)
      }//
      goto dpy06;//jra dpy06;

display_j00:

      if(cntdpysp == 0){//A,cntdpysp; cp A,#$00;
 8008736:	4b5d      	ldr	r3, [pc, #372]	@ (80088ac <display+0x340>)
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d019      	beq.n	8008772 <display+0x206>
    	  goto dpy02;//jreq		dpy02;
      }
      if(cntdpysp >= 200){//cp			A,#200;
 800873e:	4b5b      	ldr	r3, [pc, #364]	@ (80088ac <display+0x340>)
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	2bc7      	cmp	r3, #199	@ 0xc7
 8008744:	d81d      	bhi.n	8008782 <display+0x216>
    	  goto dpy03;//jruge		dpy03;
      }
      if(cntdpysp < 150){//cp			A,#150;
 8008746:	4b59      	ldr	r3, [pc, #356]	@ (80088ac <display+0x340>)
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	2b95      	cmp	r3, #149	@ 0x95
 800874c:	d902      	bls.n	8008754 <display+0x1e8>
    	  goto dpydif;//jrult dpydif
      }
          sp_dpy();				//	call sp_dpy;     ************CAAAAALLLLLLL**************************
 800874e:	f7fd ff7f 	bl	8006650 <sp_dpy>
      	  goto dpy07;
 8008752:	e02d      	b.n	80087b0 <display+0x244>
    	  goto dpydif;//jrult dpydif
 8008754:	46c0      	nop			@ (mov r8, r8)
dpydif:
     if(cntdpysp >= 100){//A,#100;
 8008756:	4b55      	ldr	r3, [pc, #340]	@ (80088ac <display+0x340>)
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	2b63      	cmp	r3, #99	@ 0x63
 800875c:	d813      	bhi.n	8008786 <display+0x21a>
    	 goto dpy03;//jruge		dpy03;
     }
     if(cntdpysp < 50 ){
 800875e:	4b53      	ldr	r3, [pc, #332]	@ (80088ac <display+0x340>)
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	2b31      	cmp	r3, #49	@ 0x31
 8008764:	d911      	bls.n	800878a <display+0x21e>
    	 goto dpy03;//jrult		dpy03;
     }
     dif_dpy();	 		/// Despliega el Diferencial que este operando
 8008766:	f7fd ff7f 	bl	8006668 <dif_dpy>
     datled[1] = 0;		//bres		datled,#1
 800876a:	4b4d      	ldr	r3, [pc, #308]	@ (80088a0 <display+0x334>)
 800876c:	2200      	movs	r2, #0
 800876e:	705a      	strb	r2, [r3, #1]
     goto dpy07;//jra			dpy07;
 8008770:	e01e      	b.n	80087b0 <display+0x244>
    	  goto dpy02;//jreq		dpy02;
 8008772:	46c0      	nop			@ (mov r8, r8)

dpy02:
	goto dpy06;//jra dpy06
 8008774:	e00e      	b.n	8008794 <display+0x228>
	goto dpy03;	//jra			dpy03
 8008776:	46c0      	nop			@ (mov r8, r8)
 8008778:	e008      	b.n	800878c <display+0x220>
		goto dpy03; //************** ?
 800877a:	46c0      	nop			@ (mov r8, r8)
 800877c:	e006      	b.n	800878c <display+0x220>
		goto dpy03;
 800877e:	46c0      	nop			@ (mov r8, r8)
 8008780:	e004      	b.n	800878c <display+0x220>
    	  goto dpy03;//jruge		dpy03;
 8008782:	46c0      	nop			@ (mov r8, r8)
 8008784:	e002      	b.n	800878c <display+0x220>
    	 goto dpy03;//jruge		dpy03;
 8008786:	46c0      	nop			@ (mov r8, r8)
 8008788:	e000      	b.n	800878c <display+0x220>
    	 goto dpy03;//jrult		dpy03;
 800878a:	46c0      	nop			@ (mov r8, r8)



dpy03:

	offdpy();		//call offdpy ********CAAAAALLLLLL****************************
 800878c:	f7fe faec 	bl	8006d68 <offdpy>

display_j02:
    goto dpy07;//jra dpy07
 8008790:	e00e      	b.n	80087b0 <display+0x244>
      goto dpy06;//jra dpy06;
 8008792:	46c0      	nop			@ (mov r8, r8)

dpy06:
   if(fauto[3]){//btjt		fauto,#3,dpy07  *******************************
 8008794:	4b43      	ldr	r3, [pc, #268]	@ (80088a4 <display+0x338>)
 8008796:	78db      	ldrb	r3, [r3, #3]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d106      	bne.n	80087aa <display+0x23e>
	   goto dpy07;
   }
   if(flagsb[f_prog]){//btjt		flagsb,#f_prog,dpy07; *******************************
 800879c:	4b44      	ldr	r3, [pc, #272]	@ (80088b0 <display+0x344>)
 800879e:	785b      	ldrb	r3, [r3, #1]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d104      	bne.n	80087ae <display+0x242>
	   goto dpy07;
   }

   fallas();	/// *** Revisa si hay que indicar fallas
 80087a4:	f7fe f980 	bl	8006aa8 <fallas>
 80087a8:	e002      	b.n	80087b0 <display+0x244>
	   goto dpy07;
 80087aa:	46c0      	nop			@ (mov r8, r8)
 80087ac:	e000      	b.n	80087b0 <display+0x244>
	   goto dpy07;
 80087ae:	46c0      	nop			@ (mov r8, r8)
		//soloent1();				//call soloent1   ... Ok Funciona
		//soloent (Plantilla [interdh]);	//call soloent   ... Ok Funciona
		// prueba de matematica 02-ago-2024


		Display_1 = dpytab[datdig1];		// Apunta al dato correspondiente
 80087b0:	4b37      	ldr	r3, [pc, #220]	@ (8008890 <display+0x324>)
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	001a      	movs	r2, r3
 80087b6:	4b3f      	ldr	r3, [pc, #252]	@ (80088b4 <display+0x348>)
 80087b8:	5c9a      	ldrb	r2, [r3, r2]
 80087ba:	4b3f      	ldr	r3, [pc, #252]	@ (80088b8 <display+0x34c>)
 80087bc:	701a      	strb	r2, [r3, #0]
		Display_2 = dpytab[datdig2];		// Apunta al dato correspondiente
 80087be:	4b35      	ldr	r3, [pc, #212]	@ (8008894 <display+0x328>)
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	001a      	movs	r2, r3
 80087c4:	4b3b      	ldr	r3, [pc, #236]	@ (80088b4 <display+0x348>)
 80087c6:	5c9a      	ldrb	r2, [r3, r2]
 80087c8:	4b3c      	ldr	r3, [pc, #240]	@ (80088bc <display+0x350>)
 80087ca:	701a      	strb	r2, [r3, #0]

//;-------------------------------------------------------------------------------
//;--------------------------------  Acciones a realizar con el BUZZER
buzzer:
		//++++++++++++++++++++++++++++++++++++++++++++++
		trefst_aux = 0;
 80087cc:	4b3c      	ldr	r3, [pc, #240]	@ (80088c0 <display+0x354>)
 80087ce:	2200      	movs	r2, #0
 80087d0:	701a      	strb	r2, [r3, #0]
		trefst2_aux = 0;
 80087d2:	4b3c      	ldr	r3, [pc, #240]	@ (80088c4 <display+0x358>)
 80087d4:	2200      	movs	r2, #0
 80087d6:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 80087d8:	230f      	movs	r3, #15
 80087da:	18fb      	adds	r3, r7, r3
 80087dc:	2200      	movs	r2, #0
 80087de:	701a      	strb	r2, [r3, #0]
 80087e0:	e01f      	b.n	8008822 <display+0x2b6>
			trefst_aux |= trefst[k];
 80087e2:	210f      	movs	r1, #15
 80087e4:	187b      	adds	r3, r7, r1
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	4a37      	ldr	r2, [pc, #220]	@ (80088c8 <display+0x35c>)
 80087ea:	5cd2      	ldrb	r2, [r2, r3]
 80087ec:	4b34      	ldr	r3, [pc, #208]	@ (80088c0 <display+0x354>)
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	4313      	orrs	r3, r2
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	1e5a      	subs	r2, r3, #1
 80087f6:	4193      	sbcs	r3, r2
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	4b31      	ldr	r3, [pc, #196]	@ (80088c0 <display+0x354>)
 80087fc:	701a      	strb	r2, [r3, #0]
			trefst2_aux |= trefst2[k];
 80087fe:	187b      	adds	r3, r7, r1
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	4a32      	ldr	r2, [pc, #200]	@ (80088cc <display+0x360>)
 8008804:	5cd2      	ldrb	r2, [r2, r3]
 8008806:	4b2f      	ldr	r3, [pc, #188]	@ (80088c4 <display+0x358>)
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	4313      	orrs	r3, r2
 800880c:	b2db      	uxtb	r3, r3
 800880e:	1e5a      	subs	r2, r3, #1
 8008810:	4193      	sbcs	r3, r2
 8008812:	b2da      	uxtb	r2, r3
 8008814:	4b2b      	ldr	r3, [pc, #172]	@ (80088c4 <display+0x358>)
 8008816:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 8008818:	187b      	adds	r3, r7, r1
 800881a:	781a      	ldrb	r2, [r3, #0]
 800881c:	187b      	adds	r3, r7, r1
 800881e:	3201      	adds	r2, #1
 8008820:	701a      	strb	r2, [r3, #0]
 8008822:	230f      	movs	r3, #15
 8008824:	18fb      	adds	r3, r7, r3
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	2b07      	cmp	r3, #7
 800882a:	d9da      	bls.n	80087e2 <display+0x276>
		}

		if(trefst_aux)
 800882c:	4b24      	ldr	r3, [pc, #144]	@ (80088c0 <display+0x354>)
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d107      	bne.n	8008844 <display+0x2d8>
			goto ask_snooze;
		if(trefst2_aux)
 8008834:	4b23      	ldr	r3, [pc, #140]	@ (80088c4 <display+0x358>)
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d105      	bne.n	8008848 <display+0x2dc>
			goto ask_snooze;

        // silencioAlarmL = 0;//clr	silencioAlarmL
        silencioAlarmH = 0;//clr	silencioAlarmH
 800883c:	4b24      	ldr	r3, [pc, #144]	@ (80088d0 <display+0x364>)
 800883e:	2200      	movs	r2, #0
 8008840:	801a      	strh	r2, [r3, #0]
        goto noLoadSnooze;//jra	noLoadSnooze
 8008842:	e00d      	b.n	8008860 <display+0x2f4>
			goto ask_snooze;
 8008844:	46c0      	nop			@ (mov r8, r8)
 8008846:	e000      	b.n	800884a <display+0x2de>
			goto ask_snooze;
 8008848:	46c0      	nop			@ (mov r8, r8)

ask_snooze:
		if(!botonst[b1_f1]) { //btjf botonst,#b1_f1,noLoadSnooze ///???????????
 800884a:	4b22      	ldr	r3, [pc, #136]	@ (80088d4 <display+0x368>)
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	2201      	movs	r2, #1
 8008850:	4053      	eors	r3, r2
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b00      	cmp	r3, #0
 8008856:	d102      	bne.n	800885e <display+0x2f2>
			goto noLoadSnooze;
		}
		ld_alarmDelay();	  //call  ld_alarmDelay  ************************CAAAAAALLLLL**********************
 8008858:	f7fe fc10 	bl	800707c <ld_alarmDelay>
 800885c:	e000      	b.n	8008860 <display+0x2f4>
			goto noLoadSnooze;
 800885e:	46c0      	nop			@ (mov r8, r8)

noLoadSnooze:
		if(silencioAlarmH == 0){      // Ya termin el tiempo de snooze?
 8008860:	4b1b      	ldr	r3, [pc, #108]	@ (80088d0 <display+0x364>)
 8008862:	881b      	ldrh	r3, [r3, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d039      	beq.n	80088dc <display+0x370>
			goto no_snooze;//jreq no_snooze
		}
		flagsBuzzer[0] = 1; 	 //bres	flagsBuzzer,#0;
 8008868:	4b1b      	ldr	r3, [pc, #108]	@ (80088d8 <display+0x36c>)
 800886a:	2201      	movs	r2, #1
 800886c:	701a      	strb	r2, [r3, #0]
 800886e:	e036      	b.n	80088de <display+0x372>
 8008870:	20000bb4 	.word	0x20000bb4
 8008874:	20002168 	.word	0x20002168
 8008878:	200021b0 	.word	0x200021b0
 800887c:	20001ff8 	.word	0x20001ff8
 8008880:	200001ba 	.word	0x200001ba
 8008884:	20000b94 	.word	0x20000b94
 8008888:	200021ac 	.word	0x200021ac
 800888c:	0000047d 	.word	0x0000047d
 8008890:	20000b6c 	.word	0x20000b6c
 8008894:	20000b6b 	.word	0x20000b6b
 8008898:	20002114 	.word	0x20002114
 800889c:	20002115 	.word	0x20002115
 80088a0:	20000bac 	.word	0x20000bac
 80088a4:	20000bf4 	.word	0x20000bf4
 80088a8:	20000b68 	.word	0x20000b68
 80088ac:	20000bde 	.word	0x20000bde
 80088b0:	20000c04 	.word	0x20000c04
 80088b4:	2000000c 	.word	0x2000000c
 80088b8:	20000c99 	.word	0x20000c99
 80088bc:	20000c9a 	.word	0x20000c9a
 80088c0:	200003ed 	.word	0x200003ed
 80088c4:	200003ee 	.word	0x200003ee
 80088c8:	20000ba4 	.word	0x20000ba4
 80088cc:	20000b9c 	.word	0x20000b9c
 80088d0:	20002054 	.word	0x20002054
 80088d4:	20000bb8 	.word	0x20000bb8
 80088d8:	2000204c 	.word	0x2000204c
			goto no_snooze;//jreq no_snooze
 80088dc:	46c0      	nop			@ (mov r8, r8)

no_snooze:

		if(timeBuzzOn == 0){  //tnz timeBuzzOn*******************************
 80088de:	4bce      	ldr	r3, [pc, #824]	@ (8008c18 <display+0x6ac>)
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00e      	beq.n	8008904 <display+0x398>
			goto noBtnBuzz; //jreq noBtnBuzz
		}
		if( flagsBuzzer[1] ){//btjt flagsBuzzer,#1,jp_termina_buzzer  ******?
 80088e6:	4bcd      	ldr	r3, [pc, #820]	@ (8008c1c <display+0x6b0>)
 80088e8:	785b      	ldrb	r3, [r3, #1]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d108      	bne.n	8008900 <display+0x394>
			goto jp_termina_buzzer;
		}
		// waux = 227;//mov     waux,#%11100011
		//mov     BEEP_CSR2,waux *****************************************BEEP_CSR2 no esta********
		HAL_TIM_PWM_Start (&htim3,TIM_CHANNEL_2);			// Enciende PWM
 80088ee:	4bcc      	ldr	r3, [pc, #816]	@ (8008c20 <display+0x6b4>)
 80088f0:	2104      	movs	r1, #4
 80088f2:	0018      	movs	r0, r3
 80088f4:	f00f fc4e 	bl	8018194 <HAL_TIM_PWM_Start>
		flagsBuzzer[1] = 1;		//bset		flagsBuzzer,#1
 80088f8:	4bc8      	ldr	r3, [pc, #800]	@ (8008c1c <display+0x6b0>)
 80088fa:	2201      	movs	r2, #1
 80088fc:	705a      	strb	r2, [r3, #1]
jp_termina_buzzer:
		goto termina_buzzer;//jra termina_buzzer
 80088fe:	e117      	b.n	8008b30 <display+0x5c4>
			goto jp_termina_buzzer;
 8008900:	46c0      	nop			@ (mov r8, r8)
		goto termina_buzzer;//jra termina_buzzer
 8008902:	e115      	b.n	8008b30 <display+0x5c4>
			goto noBtnBuzz; //jreq noBtnBuzz
 8008904:	46c0      	nop			@ (mov r8, r8)

noBtnBuzz:
		if(!flagsBuzzer[1]){//btjf flagsBuzzer,#1,noBtnBuzz_01
 8008906:	4bc5      	ldr	r3, [pc, #788]	@ (8008c1c <display+0x6b0>)
 8008908:	785b      	ldrb	r3, [r3, #1]
 800890a:	2201      	movs	r2, #1
 800890c:	4053      	eors	r3, r2
 800890e:	b2db      	uxtb	r3, r3
 8008910:	2b00      	cmp	r3, #0
 8008912:	d113      	bne.n	800893c <display+0x3d0>
			goto noBtnBuzz_01;
		}
		ban_buzzer[0] = 0; //bres    ban_buzzer,#0
 8008914:	4bc3      	ldr	r3, [pc, #780]	@ (8008c24 <display+0x6b8>)
 8008916:	2200      	movs	r2, #0
 8008918:	701a      	strb	r2, [r3, #0]
		edo_buzzer = 0;//mov     edo_buzzer,#0
 800891a:	4bc3      	ldr	r3, [pc, #780]	@ (8008c28 <display+0x6bc>)
 800891c:	2200      	movs	r2, #0
 800891e:	701a      	strb	r2, [r3, #0]
		//mov   	BEEP_CSR2,#%00000011	;BEEP Control/Status Register DESACTIVADO
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);					// Apaga Sonido de Buzzer por Pruebas
 8008920:	4bbf      	ldr	r3, [pc, #764]	@ (8008c20 <display+0x6b4>)
 8008922:	2104      	movs	r1, #4
 8008924:	0018      	movs	r0, r3
 8008926:	f00f fd17 	bl	8018358 <HAL_TIM_PWM_Stop>
		//ldw     X,cnt_gen_ms
		//addw    X,#5000
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + 5000;
 800892a:	4bc0      	ldr	r3, [pc, #768]	@ (8008c2c <display+0x6c0>)
 800892c:	881b      	ldrh	r3, [r3, #0]
 800892e:	4ac0      	ldr	r2, [pc, #768]	@ (8008c30 <display+0x6c4>)
 8008930:	4694      	mov	ip, r2
 8008932:	4463      	add	r3, ip
 8008934:	b29a      	uxth	r2, r3
 8008936:	4bbf      	ldr	r3, [pc, #764]	@ (8008c34 <display+0x6c8>)
 8008938:	801a      	strh	r2, [r3, #0]
 800893a:	e000      	b.n	800893e <display+0x3d2>
			goto noBtnBuzz_01;
 800893c:	46c0      	nop			@ (mov r8, r8)

noBtnBuzz_01:
		flagsBuzzer[1] = 0;//bres flagsBuzzer,#1
 800893e:	4bb7      	ldr	r3, [pc, #732]	@ (8008c1c <display+0x6b0>)
 8008940:	2200      	movs	r2, #0
 8008942:	705a      	strb	r2, [r3, #1]

		if(flagsBuzzer[0]){//btjt flagsBuzzer,#0,buzzer_0
 8008944:	4bb5      	ldr	r3, [pc, #724]	@ (8008c1c <display+0x6b0>)
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d111      	bne.n	8008970 <display+0x404>
			goto buzzer_0;
		}
		ban_buzzer[0] = 0;//bres    ban_buzzer,#0
 800894c:	4bb5      	ldr	r3, [pc, #724]	@ (8008c24 <display+0x6b8>)
 800894e:	2200      	movs	r2, #0
 8008950:	701a      	strb	r2, [r3, #0]
		edo_buzzer = 0;//mov     edo_buzzer,#0
 8008952:	4bb5      	ldr	r3, [pc, #724]	@ (8008c28 <display+0x6bc>)
 8008954:	2200      	movs	r2, #0
 8008956:	701a      	strb	r2, [r3, #0]
		//mov   	BEEP_CSR2,#%00000011 ****************************BEEP_CSR2 no esta******
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);					// Apaga Sonido de Buzzer por Pruebas
 8008958:	4bb1      	ldr	r3, [pc, #708]	@ (8008c20 <display+0x6b4>)
 800895a:	2104      	movs	r1, #4
 800895c:	0018      	movs	r0, r3
 800895e:	f00f fcfb 	bl	8018358 <HAL_TIM_PWM_Stop>
		//ldw     X,cnt_gen_ms
		//addw    X,#100
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + 100;
 8008962:	4bb2      	ldr	r3, [pc, #712]	@ (8008c2c <display+0x6c0>)
 8008964:	881b      	ldrh	r3, [r3, #0]
 8008966:	3364      	adds	r3, #100	@ 0x64
 8008968:	b29a      	uxth	r2, r3
 800896a:	4bb2      	ldr	r3, [pc, #712]	@ (8008c34 <display+0x6c8>)
 800896c:	801a      	strh	r2, [r3, #0]

		goto realiza_multiplexeo;//jp      realiza_multiplexeo
 800896e:	e0df      	b.n	8008b30 <display+0x5c4>
			goto buzzer_0;
 8008970:	46c0      	nop			@ (mov r8, r8)

//                	 goto buzzer_0;
buzzer_0:
		edo_buzzer = 1;//edo_buzzer = 1;
 8008972:	4bad      	ldr	r3, [pc, #692]	@ (8008c28 <display+0x6bc>)
 8008974:	2201      	movs	r2, #1
 8008976:	701a      	strb	r2, [r3, #0]

		if(!trefst[f_hv]){// btjf		trefst,#f_hv,buzzer_activado_04
 8008978:	4baf      	ldr	r3, [pc, #700]	@ (8008c38 <display+0x6cc>)
 800897a:	79db      	ldrb	r3, [r3, #7]
 800897c:	2201      	movs	r2, #1
 800897e:	4053      	eors	r3, r2
 8008980:	b2db      	uxtb	r3, r3
 8008982:	2b00      	cmp	r3, #0
 8008984:	d103      	bne.n	800898e <display+0x422>
			goto buzzer_activado_04;
		}
		edo_buzzer = 2;//mov     edo_buzzer,#2
 8008986:	4ba8      	ldr	r3, [pc, #672]	@ (8008c28 <display+0x6bc>)
 8008988:	2202      	movs	r2, #2
 800898a:	701a      	strb	r2, [r3, #0]
 800898c:	e000      	b.n	8008990 <display+0x424>
			goto buzzer_activado_04;
 800898e:	46c0      	nop			@ (mov r8, r8)

buzzer_activado_04:
		if(!trefst[f_lv]){//btjf		trefst,#f_lv,buzzer_activado_05
 8008990:	4ba9      	ldr	r3, [pc, #676]	@ (8008c38 <display+0x6cc>)
 8008992:	799b      	ldrb	r3, [r3, #6]
 8008994:	2201      	movs	r2, #1
 8008996:	4053      	eors	r3, r2
 8008998:	b2db      	uxtb	r3, r3
 800899a:	2b00      	cmp	r3, #0
 800899c:	d103      	bne.n	80089a6 <display+0x43a>
			goto buzzer_activado_05;
		}
		edo_buzzer = 2;//mov     edo_buzzer,#2
 800899e:	4ba2      	ldr	r3, [pc, #648]	@ (8008c28 <display+0x6bc>)
 80089a0:	2202      	movs	r2, #2
 80089a2:	701a      	strb	r2, [r3, #0]
 80089a4:	e000      	b.n	80089a8 <display+0x43c>
			goto buzzer_activado_05;
 80089a6:	46c0      	nop			@ (mov r8, r8)

buzzer_activado_05:
		//ld			A,trefst
		//and			A,#%00111111
		//cp			A,#0
		uint8_t trefst_aux_ = 0;
 80089a8:	230e      	movs	r3, #14
 80089aa:	18fb      	adds	r3, r7, r3
 80089ac:	2200      	movs	r2, #0
 80089ae:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 80089b0:	230d      	movs	r3, #13
 80089b2:	18fb      	adds	r3, r7, r3
 80089b4:	2200      	movs	r2, #0
 80089b6:	701a      	strb	r2, [r3, #0]
 80089b8:	e015      	b.n	80089e6 <display+0x47a>
			trefst_aux_ |= (uint8_t) (trefst[k]<<k);
 80089ba:	200d      	movs	r0, #13
 80089bc:	183b      	adds	r3, r7, r0
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	4a9d      	ldr	r2, [pc, #628]	@ (8008c38 <display+0x6cc>)
 80089c2:	5cd3      	ldrb	r3, [r2, r3]
 80089c4:	001a      	movs	r2, r3
 80089c6:	183b      	adds	r3, r7, r0
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	409a      	lsls	r2, r3
 80089cc:	0013      	movs	r3, r2
 80089ce:	b2d9      	uxtb	r1, r3
 80089d0:	220e      	movs	r2, #14
 80089d2:	18bb      	adds	r3, r7, r2
 80089d4:	18ba      	adds	r2, r7, r2
 80089d6:	7812      	ldrb	r2, [r2, #0]
 80089d8:	430a      	orrs	r2, r1
 80089da:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 80089dc:	183b      	adds	r3, r7, r0
 80089de:	781a      	ldrb	r2, [r3, #0]
 80089e0:	183b      	adds	r3, r7, r0
 80089e2:	3201      	adds	r2, #1
 80089e4:	701a      	strb	r2, [r3, #0]
 80089e6:	230d      	movs	r3, #13
 80089e8:	18fb      	adds	r3, r7, r3
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	2b07      	cmp	r3, #7
 80089ee:	d9e4      	bls.n	80089ba <display+0x44e>
		}

		if((trefst_aux_ & 0x3F) == 0x00){//jreq buzzer_activado_06  **********************?comparacion con and
 80089f0:	230e      	movs	r3, #14
 80089f2:	18fb      	adds	r3, r7, r3
 80089f4:	781b      	ldrb	r3, [r3, #0]
 80089f6:	223f      	movs	r2, #63	@ 0x3f
 80089f8:	4013      	ands	r3, r2
 80089fa:	d003      	beq.n	8008a04 <display+0x498>
			goto buzzer_activado_06;
		}
		edo_buzzer = 1;//mov     edo_buzzer,#1
 80089fc:	4b8a      	ldr	r3, [pc, #552]	@ (8008c28 <display+0x6bc>)
 80089fe:	2201      	movs	r2, #1
 8008a00:	701a      	strb	r2, [r3, #0]
 8008a02:	e000      	b.n	8008a06 <display+0x49a>
			goto buzzer_activado_06;
 8008a04:	46c0      	nop			@ (mov r8, r8)

buzzer_activado_06:
		//ld			A,trefst2
		trefst_aux_ = 0;
 8008a06:	230e      	movs	r3, #14
 8008a08:	18fb      	adds	r3, r7, r3
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 8008a0e:	2300      	movs	r3, #0
 8008a10:	60bb      	str	r3, [r7, #8]
 8008a12:	e013      	b.n	8008a3c <display+0x4d0>
			trefst_aux_ |= trefst2[k]<<k;
 8008a14:	4a89      	ldr	r2, [pc, #548]	@ (8008c3c <display+0x6d0>)
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	18d3      	adds	r3, r2, r3
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	001a      	movs	r2, r3
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	409a      	lsls	r2, r3
 8008a22:	0013      	movs	r3, r2
 8008a24:	b25a      	sxtb	r2, r3
 8008a26:	210e      	movs	r1, #14
 8008a28:	187b      	adds	r3, r7, r1
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	b25b      	sxtb	r3, r3
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	b25a      	sxtb	r2, r3
 8008a32:	187b      	adds	r3, r7, r1
 8008a34:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	60bb      	str	r3, [r7, #8]
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	2b07      	cmp	r3, #7
 8008a40:	dde8      	ble.n	8008a14 <display+0x4a8>
		}
		if((trefst_aux_ & 0xFB)== 0x00){//cp A,#0 // //jreq		buzzer_activado_07
 8008a42:	230e      	movs	r3, #14
 8008a44:	18fb      	adds	r3, r7, r3
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	22fb      	movs	r2, #251	@ 0xfb
 8008a4a:	4013      	ands	r3, r2
 8008a4c:	d003      	beq.n	8008a56 <display+0x4ea>
			goto buzzer_activado_07;
		}
		edo_buzzer = 1;//mov     edo_buzzer,#1
 8008a4e:	4b76      	ldr	r3, [pc, #472]	@ (8008c28 <display+0x6bc>)
 8008a50:	2201      	movs	r2, #1
 8008a52:	701a      	strb	r2, [r3, #0]
 8008a54:	e000      	b.n	8008a58 <display+0x4ec>
			goto buzzer_activado_07;
 8008a56:	46c0      	nop			@ (mov r8, r8)
buzzer_activado_07:

		//ld			A,edo_buzzer
		//cp			A,#0

		switch(edo_buzzer)
 8008a58:	4b73      	ldr	r3, [pc, #460]	@ (8008c28 <display+0x6bc>)
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	2b05      	cmp	r3, #5
 8008a5e:	d864      	bhi.n	8008b2a <display+0x5be>
 8008a60:	009a      	lsls	r2, r3, #2
 8008a62:	4b77      	ldr	r3, [pc, #476]	@ (8008c40 <display+0x6d4>)
 8008a64:	18d3      	adds	r3, r2, r3
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	469f      	mov	pc, r3
		{
			case 0: goto buzzer_activado;
 8008a6a:	46c0      	nop			@ (mov r8, r8)
inicializa_tiempo_bz:

		//ldw     X,cnt_gen_ms
		//addw    X,#100
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + 100;
 8008a6c:	4b6f      	ldr	r3, [pc, #444]	@ (8008c2c <display+0x6c0>)
 8008a6e:	881b      	ldrh	r3, [r3, #0]
 8008a70:	3364      	adds	r3, #100	@ 0x64
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	4b6f      	ldr	r3, [pc, #444]	@ (8008c34 <display+0x6c8>)
 8008a76:	801a      	strh	r2, [r3, #0]

		goto realiza_multiplexeo; 		//jp      realiza_multiplexeo
 8008a78:	e05a      	b.n	8008b30 <display+0x5c4>
			case 1: goto buzzer_etapa_1;
 8008a7a:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_1:
		//ldw			X,#500
		buzzer_ton = 500;//ldw buzzer_ton,X
 8008a7c:	4b71      	ldr	r3, [pc, #452]	@ (8008c44 <display+0x6d8>)
 8008a7e:	22fa      	movs	r2, #250	@ 0xfa
 8008a80:	0052      	lsls	r2, r2, #1
 8008a82:	801a      	strh	r2, [r3, #0]
		//ldw			X,#500
		buzzer_toff = 500;  //ldw	buzzer_toff,X
 8008a84:	4b70      	ldr	r3, [pc, #448]	@ (8008c48 <display+0x6dc>)
 8008a86:	22fa      	movs	r2, #250	@ 0xfa
 8008a88:	0052      	lsls	r2, r2, #1
 8008a8a:	801a      	strh	r2, [r3, #0]
		//waux = 0xE3;                 //mov waux,#%11100011
		goto activa_buzzer;//jp      activa_buzzer
 8008a8c:	e01b      	b.n	8008ac6 <display+0x55a>
			case 2: goto buzzer_etapa_2;
 8008a8e:	46c0      	nop			@ (mov r8, r8)


buzzer_etapa_2:
		//ldw			X,#500
		buzzer_ton = 500;//ldw			buzzer_ton,X
 8008a90:	4b6c      	ldr	r3, [pc, #432]	@ (8008c44 <display+0x6d8>)
 8008a92:	22fa      	movs	r2, #250	@ 0xfa
 8008a94:	0052      	lsls	r2, r2, #1
 8008a96:	801a      	strh	r2, [r3, #0]
		//ldw X,#30000
		buzzer_toff =  30000; //ldw			buzzer_toff,X
 8008a98:	4b6b      	ldr	r3, [pc, #428]	@ (8008c48 <display+0x6dc>)
 8008a9a:	4a6c      	ldr	r2, [pc, #432]	@ (8008c4c <display+0x6e0>)
 8008a9c:	801a      	strh	r2, [r3, #0]
		//waux =  0xE3;   //mov     waux,#%11100011
		goto activa_buzzer;//jp      activa_buzzer
 8008a9e:	e012      	b.n	8008ac6 <display+0x55a>
			case 3: goto buzzer_etapa_3;
 8008aa0:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_3:

		//ldw			X,#500
		buzzer_ton = 500;//ldw			buzzer_ton,X
 8008aa2:	4b68      	ldr	r3, [pc, #416]	@ (8008c44 <display+0x6d8>)
 8008aa4:	22fa      	movs	r2, #250	@ 0xfa
 8008aa6:	0052      	lsls	r2, r2, #1
 8008aa8:	801a      	strh	r2, [r3, #0]
		//ldw			X,#15000
		buzzer_toff = 15000;//ldw			buzzer_toff,X
 8008aaa:	4b67      	ldr	r3, [pc, #412]	@ (8008c48 <display+0x6dc>)
 8008aac:	4a68      	ldr	r2, [pc, #416]	@ (8008c50 <display+0x6e4>)
 8008aae:	801a      	strh	r2, [r3, #0]
		//waux = 0xE3;//mov     waux,#%11100011
		goto activa_buzzer;//jp      activa_buzzer
 8008ab0:	e009      	b.n	8008ac6 <display+0x55a>
			case 4: goto buzzer_etapa_4;
 8008ab2:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_4:
		// waux = 0xE3;//mov waux,#%11100011

		goto activa_buzzer;	// jp      activa_buzzer
 8008ab4:	e007      	b.n	8008ac6 <display+0x55a>
			case 5: goto buzzer_etapa_5;
 8008ab6:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_5:
//	;/ tiempos para poder sincornizar buzzer con mensajes en display.
		//ldw			X,#500
		buzzer_ton = 500; 		//ldw			buzzer_ton,X
 8008ab8:	4b62      	ldr	r3, [pc, #392]	@ (8008c44 <display+0x6d8>)
 8008aba:	22fa      	movs	r2, #250	@ 0xfa
 8008abc:	0052      	lsls	r2, r2, #1
 8008abe:	801a      	strh	r2, [r3, #0]
		//ldw			X,#2060
		buzzer_toff = 2060;		//ldw			buzzer_toff,X
 8008ac0:	4b61      	ldr	r3, [pc, #388]	@ (8008c48 <display+0x6dc>)
 8008ac2:	4a64      	ldr	r2, [pc, #400]	@ (8008c54 <display+0x6e8>)
 8008ac4:	801a      	strh	r2, [r3, #0]
		//mov     waux,#%11100011		   ;BEEP Control/Status Register @4 KHz
		//jp      activa_buzzer

activa_buzzer:
		//ldw     X,cnt_gen_ms
		if(cnt_gen_ms != t_buzzer){//cpw     X,t_buzzer
 8008ac6:	4b59      	ldr	r3, [pc, #356]	@ (8008c2c <display+0x6c0>)
 8008ac8:	881a      	ldrh	r2, [r3, #0]
 8008aca:	4b5a      	ldr	r3, [pc, #360]	@ (8008c34 <display+0x6c8>)
 8008acc:	881b      	ldrh	r3, [r3, #0]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d12d      	bne.n	8008b2e <display+0x5c2>
			goto termina_buzzer;//jrne    termina_buzzer
		}
		ban_buzzer[0] ^= 1;// BitComplement(ban_buzzer,0);		//ban_buzzer	^= 	(1 << 0);					///ban_buzzer[0] = //bcpl    ban_buzzer,#0 ******************************************BCPL
 8008ad2:	4b54      	ldr	r3, [pc, #336]	@ (8008c24 <display+0x6b8>)
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	4053      	eors	r3, r2
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	1e5a      	subs	r2, r3, #1
 8008ade:	4193      	sbcs	r3, r2
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	4b50      	ldr	r3, [pc, #320]	@ (8008c24 <display+0x6b8>)
 8008ae4:	701a      	strb	r2, [r3, #0]
		if(ban_buzzer[0]){//btjt    ban_buzzer,#0,buzzer_on
 8008ae6:	4b4f      	ldr	r3, [pc, #316]	@ (8008c24 <display+0x6b8>)
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10e      	bne.n	8008b0c <display+0x5a0>
			goto buzzer_on;
		}
buzzer_off:
 8008aee:	46c0      	nop			@ (mov r8, r8)
		//BEEP_CSR2 //mov       BEEP_CSR2,#%00000011 *************BEEP_CSR2  no esta****************
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);					// Apaga Sonido de Buzzer por Pruebas
 8008af0:	4b4b      	ldr	r3, [pc, #300]	@ (8008c20 <display+0x6b4>)
 8008af2:	2104      	movs	r1, #4
 8008af4:	0018      	movs	r0, r3
 8008af6:	f00f fc2f 	bl	8018358 <HAL_TIM_PWM_Stop>
		//ldw     X,cnt_gen_ms
		//addw    X,buzzer_toff
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + buzzer_toff;
 8008afa:	4b4c      	ldr	r3, [pc, #304]	@ (8008c2c <display+0x6c0>)
 8008afc:	881a      	ldrh	r2, [r3, #0]
 8008afe:	4b52      	ldr	r3, [pc, #328]	@ (8008c48 <display+0x6dc>)
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	18d3      	adds	r3, r2, r3
 8008b04:	b29a      	uxth	r2, r3
 8008b06:	4b4b      	ldr	r3, [pc, #300]	@ (8008c34 <display+0x6c8>)
 8008b08:	801a      	strh	r2, [r3, #0]
		goto termina_buzzer; //jra     termina_buzzer
 8008b0a:	e011      	b.n	8008b30 <display+0x5c4>
			goto buzzer_on;
 8008b0c:	46c0      	nop			@ (mov r8, r8)

buzzer_on:
		//mov     BEEP_CSR2,waux ******************BEEP_CSR2 no esta*****
		HAL_TIM_PWM_Start (&htim3,TIM_CHANNEL_2);			// Enciende PWM
 8008b0e:	4b44      	ldr	r3, [pc, #272]	@ (8008c20 <display+0x6b4>)
 8008b10:	2104      	movs	r1, #4
 8008b12:	0018      	movs	r0, r3
 8008b14:	f00f fb3e 	bl	8018194 <HAL_TIM_PWM_Start>
		//ldw     X,cnt_gen_ms
		//addw    X,buzzer_ton
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + buzzer_ton;
 8008b18:	4b44      	ldr	r3, [pc, #272]	@ (8008c2c <display+0x6c0>)
 8008b1a:	881a      	ldrh	r2, [r3, #0]
 8008b1c:	4b49      	ldr	r3, [pc, #292]	@ (8008c44 <display+0x6d8>)
 8008b1e:	881b      	ldrh	r3, [r3, #0]
 8008b20:	18d3      	adds	r3, r2, r3
 8008b22:	b29a      	uxth	r2, r3
 8008b24:	4b43      	ldr	r3, [pc, #268]	@ (8008c34 <display+0x6c8>)
 8008b26:	801a      	strh	r2, [r3, #0]
 8008b28:	e002      	b.n	8008b30 <display+0x5c4>
			default: goto buzzer_disponible;//jra			buzzer_disponible
 8008b2a:	46c0      	nop			@ (mov r8, r8)
 8008b2c:	e000      	b.n	8008b30 <display+0x5c4>
			goto termina_buzzer;//jrne    termina_buzzer
 8008b2e:	46c0      	nop			@ (mov r8, r8)
realiza_multiplexeo:
//;-------------------------------------------------------------------------------
	/*
	 * Se modifica CTOFF
	 */
	for(uint8_t k=0;k<8;k++){
 8008b30:	1dfb      	adds	r3, r7, #7
 8008b32:	2200      	movs	r2, #0
 8008b34:	701a      	strb	r2, [r3, #0]
 8008b36:	e009      	b.n	8008b4c <display+0x5e0>
		Ind_Par[k] = 1;//	mov			Ind_Par,#$FF
 8008b38:	1dfb      	adds	r3, r7, #7
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	4a46      	ldr	r2, [pc, #280]	@ (8008c58 <display+0x6ec>)
 8008b3e:	2101      	movs	r1, #1
 8008b40:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0;k<8;k++){
 8008b42:	1dfb      	adds	r3, r7, #7
 8008b44:	781a      	ldrb	r2, [r3, #0]
 8008b46:	1dfb      	adds	r3, r7, #7
 8008b48:	3201      	adds	r2, #1
 8008b4a:	701a      	strb	r2, [r3, #0]
 8008b4c:	1dfb      	adds	r3, r7, #7
 8008b4e:	781b      	ldrb	r3, [r3, #0]
 8008b50:	2b07      	cmp	r3, #7
 8008b52:	d9f1      	bls.n	8008b38 <display+0x5cc>
	}

	if(!datled[dp])				//	btjt		datled,#dp,display_j05;		/ Debe encenderse el punto decimal?
 8008b54:	4b41      	ldr	r3, [pc, #260]	@ (8008c5c <display+0x6f0>)
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	4053      	eors	r3, r2
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d002      	beq.n	8008b68 <display+0x5fc>
		Ind_Par[1] = 0;		//	bres		Ind_Par,#1;/ No, apagalo.
 8008b62:	4b3d      	ldr	r3, [pc, #244]	@ (8008c58 <display+0x6ec>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	705a      	strb	r2, [r3, #1]
	if(!datled[sign])			//	btjt		datled,#sign,display_j07;	/ Debe encenderse el signo menos?
 8008b68:	4b3c      	ldr	r3, [pc, #240]	@ (8008c5c <display+0x6f0>)
 8008b6a:	785b      	ldrb	r3, [r3, #1]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	4053      	eors	r3, r2
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d002      	beq.n	8008b7c <display+0x610>
		Ind_Par[0] = 0;		//	bres		Ind_Par,#0;/ No, apagalo.
 8008b76:	4b38      	ldr	r3, [pc, #224]	@ (8008c58 <display+0x6ec>)
 8008b78:	2200      	movs	r2, #0
 8008b7a:	701a      	strb	r2, [r3, #0]
	if(!datled[luzC])			//	btjt		datled,#luzC,trefD_01;		/ Debe encenderse el punto decimal?
 8008b7c:	4b37      	ldr	r3, [pc, #220]	@ (8008c5c <display+0x6f0>)
 8008b7e:	789b      	ldrb	r3, [r3, #2]
 8008b80:	2201      	movs	r2, #1
 8008b82:	4053      	eors	r3, r2
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d002      	beq.n	8008b90 <display+0x624>
		Ind_Par[4] = 0;		//	bres		Ind_Par,#4;/ No, apagalo.
 8008b8a:	4b33      	ldr	r3, [pc, #204]	@ (8008c58 <display+0x6ec>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	711a      	strb	r2, [r3, #4]
	if(!datled[luzD])			//	btjt		datled,#luzD,trefD_02;	/ Debe encenderse el signo menos?
 8008b90:	4b32      	ldr	r3, [pc, #200]	@ (8008c5c <display+0x6f0>)
 8008b92:	78db      	ldrb	r3, [r3, #3]
 8008b94:	2201      	movs	r2, #1
 8008b96:	4053      	eors	r3, r2
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d002      	beq.n	8008ba4 <display+0x638>
		Ind_Par[5] = 0;		//	bres		Ind_Par,#5;/ No, apagalo.
 8008b9e:	4b2e      	ldr	r3, [pc, #184]	@ (8008c58 <display+0x6ec>)
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	715a      	strb	r2, [r3, #5]
	if(!datled[luzF])			//	btjt		datled,#luzF,trefD_03;		/ Debe encenderse el punto decimal?
 8008ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8008c5c <display+0x6f0>)
 8008ba6:	79db      	ldrb	r3, [r3, #7]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	4053      	eors	r3, r2
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d002      	beq.n	8008bb8 <display+0x64c>
		Ind_Par[6] = 0;		//	bres		Ind_Par,#6;/ No, apagalo.
 8008bb2:	4b29      	ldr	r3, [pc, #164]	@ (8008c58 <display+0x6ec>)
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	719a      	strb	r2, [r3, #6]
	if(!datled[luzN])			//	btjt		datled,#luzN,trefD_04;	/ Debe encenderse el signo menos?
 8008bb8:	4b28      	ldr	r3, [pc, #160]	@ (8008c5c <display+0x6f0>)
 8008bba:	791b      	ldrb	r3, [r3, #4]
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	4053      	eors	r3, r2
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d002      	beq.n	8008bcc <display+0x660>
		Ind_Par[7] = 0;		//	bres		Ind_Par,#7;/ No, apagalo.
 8008bc6:	4b24      	ldr	r3, [pc, #144]	@ (8008c58 <display+0x6ec>)
 8008bc8:	2200      	movs	r2, #0
 8008bca:	71da      	strb	r2, [r3, #7]


	Ind_Par[2] = 0;		//	bres		Ind_Par,#2
 8008bcc:	4b22      	ldr	r3, [pc, #136]	@ (8008c58 <display+0x6ec>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	709a      	strb	r2, [r3, #2]

	if(datled[luzD])	//	btjt		datled,#luzD,blink_dia
 8008bd2:	4b22      	ldr	r3, [pc, #136]	@ (8008c5c <display+0x6f0>)
 8008bd4:	78db      	ldrb	r3, [r3, #3]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d110      	bne.n	8008bfc <display+0x690>
		goto blink_dia;
		//
	if(!flagsC[f_doorOpen])	//	btjf		flagsC,#f_doorOpen,no_blk
 8008bda:	4b21      	ldr	r3, [pc, #132]	@ (8008c60 <display+0x6f4>)
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	2201      	movs	r2, #1
 8008be0:	4053      	eors	r3, r2
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d113      	bne.n	8008c10 <display+0x6a4>
		goto no_blk;
		//
	if(GetRegFlagState(cntblkl, 5))	//	btjt		cntblkl,#5,display_j11;		/ Parpadea cada 320 ms
 8008be8:	4b1e      	ldr	r3, [pc, #120]	@ (8008c64 <display+0x6f8>)
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	001a      	movs	r2, r3
 8008bee:	2320      	movs	r3, #32
 8008bf0:	4013      	ands	r3, r2
 8008bf2:	d10f      	bne.n	8008c14 <display+0x6a8>
		goto display_j11;

	Ind_Par[2] = 1;	//	bset		Ind_Par,#2
 8008bf4:	4b18      	ldr	r3, [pc, #96]	@ (8008c58 <display+0x6ec>)
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	709a      	strb	r2, [r3, #2]

	goto no_blk;	//	jra			no_blk;			/ continua
 8008bfa:	e038      	b.n	8008c6e <display+0x702>
		goto blink_dia;
 8008bfc:	46c0      	nop			@ (mov r8, r8)


blink_dia:
	if(GetRegFlagState(lowByte(cntblkh), 7)){			  // cntblkl,#7,display_j11; 		Parpadea cada 1280 ms
 8008bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8008c68 <display+0x6fc>)
 8008c00:	881b      	ldrh	r3, [r3, #0]
 8008c02:	b25b      	sxtb	r3, r3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	db31      	blt.n	8008c6c <display+0x700>
		goto	display_j11;
	}
	Ind_Par[2] = 1;
 8008c08:	4b13      	ldr	r3, [pc, #76]	@ (8008c58 <display+0x6ec>)
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	709a      	strb	r2, [r3, #2]
no_blk:


findpy:

		goto	main_display;	//jp			main_display			;Manuel 16-FEB-2022:jp			main;
 8008c0e:	e02e      	b.n	8008c6e <display+0x702>
		goto no_blk;
 8008c10:	46c0      	nop			@ (mov r8, r8)
 8008c12:	e02c      	b.n	8008c6e <display+0x702>
		goto display_j11;
 8008c14:	46c0      	nop			@ (mov r8, r8)
 8008c16:	e02a      	b.n	8008c6e <display+0x702>
 8008c18:	20002151 	.word	0x20002151
 8008c1c:	2000204c 	.word	0x2000204c
 8008c20:	20000594 	.word	0x20000594
 8008c24:	20002044 	.word	0x20002044
 8008c28:	2000203c 	.word	0x2000203c
 8008c2c:	20002038 	.word	0x20002038
 8008c30:	00001388 	.word	0x00001388
 8008c34:	2000203a 	.word	0x2000203a
 8008c38:	20000ba4 	.word	0x20000ba4
 8008c3c:	20000b9c 	.word	0x20000b9c
 8008c40:	0801b3ac 	.word	0x0801b3ac
 8008c44:	2000203e 	.word	0x2000203e
 8008c48:	20002040 	.word	0x20002040
 8008c4c:	00007530 	.word	0x00007530
 8008c50:	00003a98 	.word	0x00003a98
 8008c54:	0000080c 	.word	0x0000080c
 8008c58:	20000c9c 	.word	0x20000c9c
 8008c5c:	20000bac 	.word	0x20000bac
 8008c60:	20000c58 	.word	0x20000c58
 8008c64:	20000b6a 	.word	0x20000b6a
 8008c68:	20000b68 	.word	0x20000b68
		goto	display_j11;
 8008c6c:	46c0      	nop			@ (mov r8, r8)
		goto	main_display;	//jp			main_display			;Manuel 16-FEB-2022:jp			main;
 8008c6e:	46c0      	nop			@ (mov r8, r8)
main_display:


}
 8008c70:	46c0      	nop			@ (mov r8, r8)
 8008c72:	46bd      	mov	sp, r7
 8008c74:	b004      	add	sp, #16
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <inicio>:





void inicio (void){
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
	//call	mcuset1;			/ Refresca los valores de los registros IO que no deben cambiar
	//call	mcuset;			/ Refresca los valores de los registros IO que no deben cambiar
	//;call	mcuset1;			/ Refresca los valores de los registros IO que no deben cambiar
	//call   config_RTC      ;RM_20230724 Configura el RTC

	flagsa[7] = 1;				//	mov		flagsa,#$81;	/ Indica que esta en perodo de arranque
 8008c7e:	4b74      	ldr	r3, [pc, #464]	@ (8008e50 <inicio+0x1d8>)
 8008c80:	2201      	movs	r2, #1
 8008c82:	71da      	strb	r2, [r3, #7]
	flagsa[0] = 1;
 8008c84:	4b72      	ldr	r3, [pc, #456]	@ (8008e50 <inicio+0x1d8>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	701a      	strb	r2, [r3, #0]

	cntseg =0;					//	mov		cntseg,#0;
 8008c8a:	4b72      	ldr	r3, [pc, #456]	@ (8008e54 <inicio+0x1dc>)
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	701a      	strb	r2, [r3, #0]

	luminos = 0x81;				//	mov		luminos,wreg;
 8008c90:	4b71      	ldr	r3, [pc, #452]	@ (8008e58 <inicio+0x1e0>)
 8008c92:	2281      	movs	r2, #129	@ 0x81
 8008c94:	701a      	strb	r2, [r3, #0]

	cnthitemp = time_ht;		//mov		cnthitemp,#time_ht;;	/ Inicia el tiempo de temperatura alta
 8008c96:	4b71      	ldr	r3, [pc, #452]	@ (8008e5c <inicio+0x1e4>)
 8008c98:	2278      	movs	r2, #120	@ 0x78
 8008c9a:	701a      	strb	r2, [r3, #0]
		/* 01-AGO-2024
		 * Falta Codigo de inicializacion I2C
		 */


	retzc_ms_deshielo = tms_retcz_deshielo;			// mov     retzc_ms_deshielo,#tms_retcz_deshielo       ;Carga retardo para encendido de deshielo
 8008c9c:	4b70      	ldr	r3, [pc, #448]	@ (8008e60 <inicio+0x1e8>)
 8008c9e:	2204      	movs	r2, #4
 8008ca0:	701a      	strb	r2, [r3, #0]
	retzc_ms_ventilador = tms_retcz_ventilador;		// mov     retzc_ms_ventilador,#tms_retcz_ventilador       ;Carga retardo para encendido de ventilador
 8008ca2:	4b70      	ldr	r3, [pc, #448]	@ (8008e64 <inicio+0x1ec>)
 8008ca4:	22c5      	movs	r2, #197	@ 0xc5
 8008ca6:	701a      	strb	r2, [r3, #0]
	retzc_ms_compresor = tms_retcz_compresor;		// mov     retzc_ms_compresor,#tms_retcz_compresor       ;Carga retardo para encendido de compresor
 8008ca8:	4b6f      	ldr	r3, [pc, #444]	@ (8008e68 <inicio+0x1f0>)
 8008caa:	22a4      	movs	r2, #164	@ 0xa4
 8008cac:	701a      	strb	r2, [r3, #0]
	retzc_ms_lampara = tms_retcz_lampara;			// mov     retzc_ms_lampara,#tms_retcz_lampara       ;Carga retardo para encendido de lampara
 8008cae:	4b6f      	ldr	r3, [pc, #444]	@ (8008e6c <inicio+0x1f4>)
 8008cb0:	220f      	movs	r2, #15
 8008cb2:	701a      	strb	r2, [r3, #0]
	for(uint8_t k=0;k<5; k++){								// clr     cruze_por_cero
 8008cb4:	1dfb      	adds	r3, r7, #7
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	701a      	strb	r2, [r3, #0]
 8008cba:	e009      	b.n	8008cd0 <inicio+0x58>
		cruze_por_cero[k] = 0;
 8008cbc:	1dfb      	adds	r3, r7, #7
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	4a6b      	ldr	r2, [pc, #428]	@ (8008e70 <inicio+0x1f8>)
 8008cc2:	2100      	movs	r1, #0
 8008cc4:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0;k<5; k++){								// clr     cruze_por_cero
 8008cc6:	1dfb      	adds	r3, r7, #7
 8008cc8:	781a      	ldrb	r2, [r3, #0]
 8008cca:	1dfb      	adds	r3, r7, #7
 8008ccc:	3201      	adds	r2, #1
 8008cce:	701a      	strb	r2, [r3, #0]
 8008cd0:	1dfb      	adds	r3, r7, #7
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	2b04      	cmp	r3, #4
 8008cd6:	d9f1      	bls.n	8008cbc <inicio+0x44>
	}
	muestras_cal_volt = 0;							// clr     muestras_cal_volt         ;RM_20230908 Variables para mejorar la calibracin de voltaje
 8008cd8:	4b66      	ldr	r3, [pc, #408]	@ (8008e74 <inicio+0x1fc>)
 8008cda:	2200      	movs	r2, #0
 8008cdc:	701a      	strb	r2, [r3, #0]
	voltaje_ant_cal = 0;							// clr     voltaje_ant_cal           ;RM_20230908 Variables para mejorar la calibracin de voltaje
 8008cde:	4b66      	ldr	r3, [pc, #408]	@ (8008e78 <inicio+0x200>)
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	701a      	strb	r2, [r3, #0]

														//	ldw		X,#eeprotype				;// manuel_ apuntador para la eeprom
														//	call	rdeeprom
	//Plantilla[protype] = eePlantilla[eeprotype];		//	mov    	protype,waux
	Plantilla[protype] = reePlantilla[eeprotype];
 8008ce4:	4b65      	ldr	r3, [pc, #404]	@ (8008e7c <inicio+0x204>)
 8008ce6:	2257      	movs	r2, #87	@ 0x57
 8008ce8:	5c99      	ldrb	r1, [r3, r2]
 8008cea:	4b65      	ldr	r3, [pc, #404]	@ (8008e80 <inicio+0x208>)
 8008cec:	2257      	movs	r2, #87	@ 0x57
 8008cee:	5499      	strb	r1, [r3, r2]
	voltl = 110;
 8008cf0:	4b64      	ldr	r3, [pc, #400]	@ (8008e84 <inicio+0x20c>)
 8008cf2:	226e      	movs	r2, #110	@ 0x6e
 8008cf4:	701a      	strb	r2, [r3, #0]
	if(Plantilla[protype] != 0x02){					// Proteccin de voltaje 220v?
 8008cf6:	4b62      	ldr	r3, [pc, #392]	@ (8008e80 <inicio+0x208>)
 8008cf8:	2257      	movs	r2, #87	@ 0x57
 8008cfa:	5c9b      	ldrb	r3, [r3, r2]
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d103      	bne.n	8008d08 <inicio+0x90>
		goto no_ini_210;
	}
	voltl = 210;							//  Carga el promedio de muestras con 210
 8008d00:	4b60      	ldr	r3, [pc, #384]	@ (8008e84 <inicio+0x20c>)
 8008d02:	22d2      	movs	r2, #210	@ 0xd2
 8008d04:	701a      	strb	r2, [r3, #0]
 8008d06:	e000      	b.n	8008d0a <inicio+0x92>
		goto no_ini_210;
 8008d08:	46c0      	nop			@ (mov r8, r8)
no_ini_210:

	flagsb[f_luzb]= 1;					//bset		flagsb,#f_luzb
 8008d0a:	4b5f      	ldr	r3, [pc, #380]	@ (8008e88 <inicio+0x210>)
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	701a      	strb	r2, [r3, #0]
	flagsb[f_prog]= 0;					//bres		flagsb,#f_prog
 8008d10:	4b5d      	ldr	r3, [pc, #372]	@ (8008e88 <inicio+0x210>)
 8008d12:	2200      	movs	r2, #0
 8008d14:	705a      	strb	r2, [r3, #1]
	flagsb[f_sprm]= 0;					//bres		flagsb,#f_sprm;								/ cancela bandera de programacion
 8008d16:	4b5c      	ldr	r3, [pc, #368]	@ (8008e88 <inicio+0x210>)
 8008d18:	2200      	movs	r2, #0
 8008d1a:	70da      	strb	r2, [r3, #3]
	//;bres		flagsb,#f_sgpo;								/ cancela bandera de programacion

	deb2_btn1 = 150;		//mov			deb2_btn1,#150;#175
 8008d1c:	4b5b      	ldr	r3, [pc, #364]	@ (8008e8c <inicio+0x214>)
 8008d1e:	2296      	movs	r2, #150	@ 0x96
 8008d20:	701a      	strb	r2, [r3, #0]
	deb2_btn2 = 150;		//mov			deb2_btn2,#150;#175
 8008d22:	4b5b      	ldr	r3, [pc, #364]	@ (8008e90 <inicio+0x218>)
 8008d24:	2296      	movs	r2, #150	@ 0x96
 8008d26:	701a      	strb	r2, [r3, #0]
	deb2_btn3 = 150;		//mov			deb2_btn3,#150;#175
 8008d28:	4b5a      	ldr	r3, [pc, #360]	@ (8008e94 <inicio+0x21c>)
 8008d2a:	2296      	movs	r2, #150	@ 0x96
 8008d2c:	701a      	strb	r2, [r3, #0]
	deb2_btn4 = 150;		//mov			deb2_btn4,#150;#175
 8008d2e:	4b5a      	ldr	r3, [pc, #360]	@ (8008e98 <inicio+0x220>)
 8008d30:	2296      	movs	r2, #150	@ 0x96
 8008d32:	701a      	strb	r2, [r3, #0]

	Plantilla[dato_seg1] = 0xAA;		//mov			dato_seg1,#$AA
 8008d34:	4b52      	ldr	r3, [pc, #328]	@ (8008e80 <inicio+0x208>)
 8008d36:	22aa      	movs	r2, #170	@ 0xaa
 8008d38:	701a      	strb	r2, [r3, #0]
	Plantilla[dato_seg2] = 0x66;		//mov			dato_seg2,#$66
 8008d3a:	4b51      	ldr	r3, [pc, #324]	@ (8008e80 <inicio+0x208>)
 8008d3c:	2241      	movs	r2, #65	@ 0x41
 8008d3e:	2166      	movs	r1, #102	@ 0x66
 8008d40:	5499      	strb	r1, [r3, r2]
	Plantilla[dato_seg3] = 0xCC;		//mov			dato_seg3,#$CC
 8008d42:	4b4f      	ldr	r3, [pc, #316]	@ (8008e80 <inicio+0x208>)
 8008d44:	227f      	movs	r2, #127	@ 0x7f
 8008d46:	21cc      	movs	r1, #204	@ 0xcc
 8008d48:	5499      	strb	r1, [r3, r2]

	//cnt_pta_fan = eePlantilla[eetimepaf];			//mov			cnt_pta_fan,eetimepaf
	cnt_pta_fan = reePlantilla[eetimepaf];
 8008d4a:	4b4c      	ldr	r3, [pc, #304]	@ (8008e7c <inicio+0x204>)
 8008d4c:	2248      	movs	r2, #72	@ 0x48
 8008d4e:	5c9a      	ldrb	r2, [r3, r2]
 8008d50:	4b52      	ldr	r3, [pc, #328]	@ (8008e9c <inicio+0x224>)
 8008d52:	701a      	strb	r2, [r3, #0]

	load_tiempoAhorro1();		//call	load_tiempoAhorro1;				/ cada que se abre puerta vuelve a cargar tiempos de ahorro
 8008d54:	f7fe f874 	bl	8006e40 <load_tiempoAhorro1>
	load_tiempoAhorro2();		//call	load_tiempoAhorro2;
 8008d58:	f7fe f88e 	bl	8006e78 <load_tiempoAhorro2>
	//timeSeconds_HW = (uint16_t)(findLastValue((uint32_t) &eeTimeUnix1) * 256) + (uint16_t)(findLastValue((uint32_t) &eeTimeUnix2));		//	ldw		X,eeTimeUnix1
																									//	ldw		timeSeconds_HW,X
	//timeSeconds_LW = (uint16_t)(eeTimeUnix3 * 256) + (uint16_t)(eeTimeUnix4);		//	ldw		X,eeTimeUnix3
	//timeSeconds_LW = (uint16_t)(findLastValue((uint32_t) &eeTimeUnix3) * 256) + (uint16_t)(findLastValue((uint32_t) &eeTimeUnix4));		//	ldw		X,eeTimeUnix3
																										//	ldw		timeSeconds_LW,X
	cntLogger_H	= 0;			//	clr		cntLogger_H				;
 8008d5c:	4b50      	ldr	r3, [pc, #320]	@ (8008ea0 <inicio+0x228>)
 8008d5e:	2200      	movs	r2, #0
 8008d60:	801a      	strh	r2, [r3, #0]
	//	clr		cntLogger_L				;	contador en segundos para loggear datos
	cntBlockFlash =	0;			//	clr		cntBlockFlash			;	contador de bloques de Flash grabados (con bloques de 128bytes se pueden grabar hasta 32k de memoria)
 8008d62:	4b50      	ldr	r3, [pc, #320]	@ (8008ea4 <inicio+0x22c>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	701a      	strb	r2, [r3, #0]
	cntByteBlock = 0;			//	clr		cntByteBlock			; contador de bytes grabados en buffer de datos
 8008d68:	4b4f      	ldr	r3, [pc, #316]	@ (8008ea8 <inicio+0x230>)
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	701a      	strb	r2, [r3, #0]
	cntByteLogg = 0;			//	clr		cntByteLogg				; contador de bytes grabados en cada loggeo
 8008d6e:	4b4f      	ldr	r3, [pc, #316]	@ (8008eac <inicio+0x234>)
 8008d70:	2200      	movs	r2, #0
 8008d72:	701a      	strb	r2, [r3, #0]

	flagsEvent[3] = 1;			// bset 	flagsEvent,#3			; Indica inicio de evento power-on
 8008d74:	4b4e      	ldr	r3, [pc, #312]	@ (8008eb0 <inicio+0x238>)
 8008d76:	2201      	movs	r2, #1
 8008d78:	70da      	strb	r2, [r3, #3]


	//timeTxTWF = 15;			//	mov		timeTxTWF,#15;					/ carga tiempo de envio de token Wifi
							//	ldw		X,#300;
	timeTxTWF = 20;
 8008d7a:	4b4e      	ldr	r3, [pc, #312]	@ (8008eb4 <inicio+0x23c>)
 8008d7c:	2214      	movs	r2, #20
 8008d7e:	701a      	strb	r2, [r3, #0]
	timeoutTWF = 300;		//	ldw		timeoutTWF,X
 8008d80:	4b4d      	ldr	r3, [pc, #308]	@ (8008eb8 <inicio+0x240>)
 8008d82:	2296      	movs	r2, #150	@ 0x96
 8008d84:	0052      	lsls	r2, r2, #1
 8008d86:	801a      	strh	r2, [r3, #0]
	// carga tiempo de envio de token BLE
	//	mov		timeTxTBLE,#10;
	//	ldw		X,#300;
	//	ldw		timeoutTBLE,X
	timeTxTBLE = 10;
 8008d88:	4b4c      	ldr	r3, [pc, #304]	@ (8008ebc <inicio+0x244>)
 8008d8a:	220a      	movs	r2, #10
 8008d8c:	701a      	strb	r2, [r3, #0]
	timeoutTBLE = 300;
 8008d8e:	4b4c      	ldr	r3, [pc, #304]	@ (8008ec0 <inicio+0x248>)
 8008d90:	2296      	movs	r2, #150	@ 0x96
 8008d92:	0052      	lsls	r2, r2, #1
 8008d94:	801a      	strh	r2, [r3, #0]

	/*
	 * Codigo comentado para Optimizacin
	 * CGM 23/04/2025
	 */
	findPointLogger(&dataLogger[0], &dataLoggerFin); // Obtenemos el Bloque que estamos y el Byte de tal bloque
 8008d96:	4a4b      	ldr	r2, [pc, #300]	@ (8008ec4 <inicio+0x24c>)
 8008d98:	4b4b      	ldr	r3, [pc, #300]	@ (8008ec8 <inicio+0x250>)
 8008d9a:	0011      	movs	r1, r2
 8008d9c:	0018      	movs	r0, r3
 8008d9e:	f000 f925 	bl	8008fec <findPointLogger>

	// Valores obtenidos de la funcion "findPointLogger"
	cntBlockDATA = cntBlockFlash;
 8008da2:	4b40      	ldr	r3, [pc, #256]	@ (8008ea4 <inicio+0x22c>)
 8008da4:	781a      	ldrb	r2, [r3, #0]
 8008da6:	4b49      	ldr	r3, [pc, #292]	@ (8008ecc <inicio+0x254>)
 8008da8:	701a      	strb	r2, [r3, #0]
	cntByteBlockDATA = cntByteBlock;
 8008daa:	4b3f      	ldr	r3, [pc, #252]	@ (8008ea8 <inicio+0x230>)
 8008dac:	781a      	ldrb	r2, [r3, #0]
 8008dae:	4b48      	ldr	r3, [pc, #288]	@ (8008ed0 <inicio+0x258>)
 8008db0:	701a      	strb	r2, [r3, #0]
//
//	cntByteBlockDATA = (*point_X);						//; inicializa el contador de bytes grabados en el bloque
//	//cntByteBlockDATA = 0;


	dirBuffer = &data_buffer[0];
 8008db2:	4b48      	ldr	r3, [pc, #288]	@ (8008ed4 <inicio+0x25c>)
 8008db4:	4a48      	ldr	r2, [pc, #288]	@ (8008ed8 <inicio+0x260>)
 8008db6:	601a      	str	r2, [r3, #0]
	dirLogger = &dataLogger[0];
 8008db8:	4b48      	ldr	r3, [pc, #288]	@ (8008edc <inicio+0x264>)
 8008dba:	4a43      	ldr	r2, [pc, #268]	@ (8008ec8 <inicio+0x250>)
 8008dbc:	601a      	str	r2, [r3, #0]
	//cntBlockFlash = cntBlockDATA;			// Con la optimizacin anterior, no es necesario esta instruccin CGM 23/04/2025
	load_next_buffer();						//call	load_next_buffer	; carga buffer de RAM con el bloque de datos
 8008dbe:	f7fe f889 	bl	8006ed4 <load_next_buffer>

	/*
	 * Codigo comentado para Optimizacin
	 * CGM 23/04/2025
	 */
	findPointLogger(&eventLogger[0], &eventLoggerFin); // Obtenemos el Bloque que estamos y el Byte de tal bloque
 8008dc2:	4a47      	ldr	r2, [pc, #284]	@ (8008ee0 <inicio+0x268>)
 8008dc4:	4b47      	ldr	r3, [pc, #284]	@ (8008ee4 <inicio+0x26c>)
 8008dc6:	0011      	movs	r1, r2
 8008dc8:	0018      	movs	r0, r3
 8008dca:	f000 f90f 	bl	8008fec <findPointLogger>

	// Valores obtenidos de la funcion "findPointLogger"
	cntBlockEVENT= cntBlockFlash;
 8008dce:	4b35      	ldr	r3, [pc, #212]	@ (8008ea4 <inicio+0x22c>)
 8008dd0:	781a      	ldrb	r2, [r3, #0]
 8008dd2:	4b45      	ldr	r3, [pc, #276]	@ (8008ee8 <inicio+0x270>)
 8008dd4:	701a      	strb	r2, [r3, #0]
	cntByteBlockEVENT = cntByteBlock;
 8008dd6:	4b34      	ldr	r3, [pc, #208]	@ (8008ea8 <inicio+0x230>)
 8008dd8:	781a      	ldrb	r2, [r3, #0]
 8008dda:	4b44      	ldr	r3, [pc, #272]	@ (8008eec <inicio+0x274>)
 8008ddc:	701a      	strb	r2, [r3, #0]
//		point_X = (cntBlockEVENT * 128) + &eventLogger[0];	//;	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
//		point_X += 126; 									//; apunta al penltimo byte de ese bloque
//
//		cntByteBlockEVENT = (*point_X);						//; inicializa el contador de bytes grabados en el bloque
//		//cntByteBlockEVENT = 0;
		dirBuffer = &event_buffer[0];
 8008dde:	4b3d      	ldr	r3, [pc, #244]	@ (8008ed4 <inicio+0x25c>)
 8008de0:	4a43      	ldr	r2, [pc, #268]	@ (8008ef0 <inicio+0x278>)
 8008de2:	601a      	str	r2, [r3, #0]
		dirLogger = &eventLogger[0];
 8008de4:	4b3d      	ldr	r3, [pc, #244]	@ (8008edc <inicio+0x264>)
 8008de6:	4a3f      	ldr	r2, [pc, #252]	@ (8008ee4 <inicio+0x26c>)
 8008de8:	601a      	str	r2, [r3, #0]
		//cntBlockFlash = cntBlockEVENT;			// Con la optimizacin anterior, no es necesario esta instruccin CGM 23/04/2025
		load_next_buffer();						//; carga buffer de RAM con el bloque de datos
 8008dea:	f7fe f873 	bl	8006ed4 <load_next_buffer>

		flagsC[f_spReached]=0;			// bres	flagsC,#f_spReached
 8008dee:	4b41      	ldr	r3, [pc, #260]	@ (8008ef4 <inicio+0x27c>)
 8008df0:	2200      	movs	r2, #0
 8008df2:	71da      	strb	r2, [r3, #7]

	//;/ carga estado inicial de la lampara
		flagsC[f_lampDoor] = 0;			//	bres		flagsC,#f_lampDoor
 8008df4:	4b3f      	ldr	r3, [pc, #252]	@ (8008ef4 <inicio+0x27c>)
 8008df6:	2200      	movs	r2, #0
 8008df8:	719a      	strb	r2, [r3, #6]
		uint8_t estado1_Aux = reeEstado1; // Agrego para no realizar tantas llamadas; CGM 25/02/2025
 8008dfa:	1dbb      	adds	r3, r7, #6
 8008dfc:	4a3e      	ldr	r2, [pc, #248]	@ (8008ef8 <inicio+0x280>)
 8008dfe:	7812      	ldrb	r2, [r2, #0]
 8008e00:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(estado1_Aux, est1Lamp)){
 8008e02:	1dbb      	adds	r3, r7, #6
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	2204      	movs	r2, #4
 8008e08:	4013      	ands	r3, r2
 8008e0a:	d003      	beq.n	8008e14 <inicio+0x19c>
			goto initLampOFF;
		}
		flagsC[f_lampDoor] = 1;			//	bset		flagsC,#f_lampDoor
 8008e0c:	4b39      	ldr	r3, [pc, #228]	@ (8008ef4 <inicio+0x27c>)
 8008e0e:	2201      	movs	r2, #1
 8008e10:	719a      	strb	r2, [r3, #6]
 8008e12:	e000      	b.n	8008e16 <inicio+0x19e>
			goto initLampOFF;
 8008e14:	46c0      	nop			@ (mov r8, r8)
initLampOFF:
		if(GetRegFlagState(Plantilla[logicos2], funReleDesh))//btjt		logicos2,#funReleDesh,deshTypeAct_02; omite estado Lock s se eligio funcin deshielo para relevador
 8008e16:	4b1a      	ldr	r3, [pc, #104]	@ (8008e80 <inicio+0x208>)
 8008e18:	225b      	movs	r2, #91	@ 0x5b
 8008e1a:	5c9b      	ldrb	r3, [r3, r2]
 8008e1c:	001a      	movs	r2, r3
 8008e1e:	2308      	movs	r3, #8
 8008e20:	4013      	ands	r3, r2
 8008e22:	d10b      	bne.n	8008e3c <inicio+0x1c4>
			goto deshTypeAct_02;
		//;/ carga estado inicial de la cerradura
		GPIOR0[f_dh] = 0;			//	bres		GPIOR0,#f_dh
 8008e24:	4b35      	ldr	r3, [pc, #212]	@ (8008efc <inicio+0x284>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	705a      	strb	r2, [r3, #1]
		if(!GetRegFlagState(estado1_Aux, est1LockDr)){
 8008e2a:	1dbb      	adds	r3, r7, #6
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	2240      	movs	r2, #64	@ 0x40
 8008e30:	4013      	ands	r3, r2
 8008e32:	d005      	beq.n	8008e40 <inicio+0x1c8>
			goto initLockDrOFF;
		}
		GPIOR0[f_dh] = 1;			//	bset		GPIOR0,#f_dh
 8008e34:	4b31      	ldr	r3, [pc, #196]	@ (8008efc <inicio+0x284>)
 8008e36:	2201      	movs	r2, #1
 8008e38:	705a      	strb	r2, [r3, #1]
 8008e3a:	e002      	b.n	8008e42 <inicio+0x1ca>
			goto deshTypeAct_02;
 8008e3c:	46c0      	nop			@ (mov r8, r8)
 8008e3e:	e000      	b.n	8008e42 <inicio+0x1ca>
			goto initLockDrOFF;
 8008e40:	46c0      	nop			@ (mov r8, r8)
initLockDrOFF:
deshTypeAct_02:
//		ldw			X,#90
//		ldw			cntSetName,X
		cntSetName = 90;
 8008e42:	4b2f      	ldr	r3, [pc, #188]	@ (8008f00 <inicio+0x288>)
 8008e44:	225a      	movs	r2, #90	@ 0x5a
 8008e46:	801a      	strh	r2, [r3, #0]
	//jp	end_init
}
 8008e48:	46c0      	nop			@ (mov r8, r8)
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	b002      	add	sp, #8
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	20000b94 	.word	0x20000b94
 8008e54:	20000b66 	.word	0x20000b66
 8008e58:	20000be6 	.word	0x20000be6
 8008e5c:	20000be7 	.word	0x20000be7
 8008e60:	20000c73 	.word	0x20000c73
 8008e64:	20000c74 	.word	0x20000c74
 8008e68:	20000c72 	.word	0x20000c72
 8008e6c:	20000c75 	.word	0x20000c75
 8008e70:	20000c78 	.word	0x20000c78
 8008e74:	20000c81 	.word	0x20000c81
 8008e78:	20000c82 	.word	0x20000c82
 8008e7c:	20000cac 	.word	0x20000cac
 8008e80:	200000b8 	.word	0x200000b8
 8008e84:	20000bea 	.word	0x20000bea
 8008e88:	20000c04 	.word	0x20000c04
 8008e8c:	20000c2c 	.word	0x20000c2c
 8008e90:	20000c2d 	.word	0x20000c2d
 8008e94:	20000c2e 	.word	0x20000c2e
 8008e98:	20000c2f 	.word	0x20000c2f
 8008e9c:	20000c43 	.word	0x20000c43
 8008ea0:	20000e44 	.word	0x20000e44
 8008ea4:	20000e46 	.word	0x20000e46
 8008ea8:	20000e47 	.word	0x20000e47
 8008eac:	20000e48 	.word	0x20000e48
 8008eb0:	20001f7c 	.word	0x20001f7c
 8008eb4:	20001fee 	.word	0x20001fee
 8008eb8:	20002000 	.word	0x20002000
 8008ebc:	200021be 	.word	0x200021be
 8008ec0:	200021c0 	.word	0x200021c0
 8008ec4:	0803efff 	.word	0x0803efff
 8008ec8:	0803c000 	.word	0x0803c000
 8008ecc:	20000e59 	.word	0x20000e59
 8008ed0:	20000e58 	.word	0x20000e58
 8008ed4:	20000e50 	.word	0x20000e50
 8008ed8:	20000d38 	.word	0x20000d38
 8008edc:	20000e4c 	.word	0x20000e4c
 8008ee0:	0803bfff 	.word	0x0803bfff
 8008ee4:	08037000 	.word	0x08037000
 8008ee8:	20000e5b 	.word	0x20000e5b
 8008eec:	20000e5a 	.word	0x20000e5a
 8008ef0:	20000db8 	.word	0x20000db8
 8008ef4:	20000c58 	.word	0x20000c58
 8008ef8:	200001ba 	.word	0x200001ba
 8008efc:	20000bc0 	.word	0x20000bc0
 8008f00:	200021bc 	.word	0x200021bc

08008f04 <timeBCD_to_UNIX>:

void timeBCD_to_UNIX(void){
 8008f04:	b580      	push	{r7, lr}
 8008f06:	af00      	add	r7, sp, #0
	// mov			wreg,timeBCD_year
	// call		BCDtoByte
	// ld			A,waux
	// ld			xl,A
	// addw		X,#2000
	time_year = (uint16_t) (2000 + BCDtoByte(timeBCD_year));// ldw			time_year,X
 8008f08:	4b1f      	ldr	r3, [pc, #124]	@ (8008f88 <timeBCD_to_UNIX+0x84>)
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	0018      	movs	r0, r3
 8008f0e:	f000 f853 	bl	8008fb8 <BCDtoByte>
 8008f12:	0003      	movs	r3, r0
 8008f14:	22fa      	movs	r2, #250	@ 0xfa
 8008f16:	00d2      	lsls	r2, r2, #3
 8008f18:	4694      	mov	ip, r2
 8008f1a:	4463      	add	r3, ip
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8008f8c <timeBCD_to_UNIX+0x88>)
 8008f20:	801a      	strh	r2, [r3, #0]
	// ld			A,timeBCD_month
	// and			A,#$1F
	// ld			wreg,A
	// call		BCDtoByte
	// mov			time_month,waux
	time_month = BCDtoByte(timeBCD_month & 0x1F);
 8008f22:	4b1b      	ldr	r3, [pc, #108]	@ (8008f90 <timeBCD_to_UNIX+0x8c>)
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	221f      	movs	r2, #31
 8008f28:	4013      	ands	r3, r2
 8008f2a:	b2db      	uxtb	r3, r3
 8008f2c:	0018      	movs	r0, r3
 8008f2e:	f000 f843 	bl	8008fb8 <BCDtoByte>
 8008f32:	0003      	movs	r3, r0
 8008f34:	001a      	movs	r2, r3
 8008f36:	4b17      	ldr	r3, [pc, #92]	@ (8008f94 <timeBCD_to_UNIX+0x90>)
 8008f38:	701a      	strb	r2, [r3, #0]

	// ; convierte el da bcd
	// mov			wreg,timeBCD_day
	// call		BCDtoByte
	// mov			time_day,waux
	time_day = BCDtoByte(timeBCD_day);
 8008f3a:	4b17      	ldr	r3, [pc, #92]	@ (8008f98 <timeBCD_to_UNIX+0x94>)
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	0018      	movs	r0, r3
 8008f40:	f000 f83a 	bl	8008fb8 <BCDtoByte>
 8008f44:	0003      	movs	r3, r0
 8008f46:	001a      	movs	r2, r3
 8008f48:	4b14      	ldr	r3, [pc, #80]	@ (8008f9c <timeBCD_to_UNIX+0x98>)
 8008f4a:	701a      	strb	r2, [r3, #0]

	// ; convierte las horas bcd
	// mov			wreg,timeBCD_hour
	// call		BCDtoByte
	// mov			time_hour,waux
	time_hour = BCDtoByte(timeBCD_hour);
 8008f4c:	4b14      	ldr	r3, [pc, #80]	@ (8008fa0 <timeBCD_to_UNIX+0x9c>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	0018      	movs	r0, r3
 8008f52:	f000 f831 	bl	8008fb8 <BCDtoByte>
 8008f56:	0003      	movs	r3, r0
 8008f58:	001a      	movs	r2, r3
 8008f5a:	4b12      	ldr	r3, [pc, #72]	@ (8008fa4 <timeBCD_to_UNIX+0xa0>)
 8008f5c:	701a      	strb	r2, [r3, #0]

	// ; convierte los minutos bcd
	// mov			wreg,timeBCD_min
	// mov			time_min,waux
	time_min=BCDtoByte(timeBCD_min);
 8008f5e:	4b12      	ldr	r3, [pc, #72]	@ (8008fa8 <timeBCD_to_UNIX+0xa4>)
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	0018      	movs	r0, r3
 8008f64:	f000 f828 	bl	8008fb8 <BCDtoByte>
 8008f68:	0003      	movs	r3, r0
 8008f6a:	001a      	movs	r2, r3
 8008f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008fac <timeBCD_to_UNIX+0xa8>)
 8008f6e:	701a      	strb	r2, [r3, #0]

	// ; convierte los segundos bcd
	//mov			wreg,timeBCD_sec
	//call		BCDtoByte
	//mov			time_sec,waux
	time_sec=BCDtoByte(timeBCD_sec);
 8008f70:	4b0f      	ldr	r3, [pc, #60]	@ (8008fb0 <timeBCD_to_UNIX+0xac>)
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	0018      	movs	r0, r3
 8008f76:	f000 f81f 	bl	8008fb8 <BCDtoByte>
 8008f7a:	0003      	movs	r3, r0
 8008f7c:	001a      	movs	r2, r3
 8008f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008fb4 <timeBCD_to_UNIX+0xb0>)
 8008f80:	701a      	strb	r2, [r3, #0]
}
 8008f82:	46c0      	nop			@ (mov r8, r8)
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}
 8008f88:	20002120 	.word	0x20002120
 8008f8c:	20002140 	.word	0x20002140
 8008f90:	20002121 	.word	0x20002121
 8008f94:	20002142 	.word	0x20002142
 8008f98:	20002122 	.word	0x20002122
 8008f9c:	20002143 	.word	0x20002143
 8008fa0:	20002123 	.word	0x20002123
 8008fa4:	20002144 	.word	0x20002144
 8008fa8:	20002124 	.word	0x20002124
 8008fac:	20002145 	.word	0x20002145
 8008fb0:	20002125 	.word	0x20002125
 8008fb4:	20002146 	.word	0x20002146

08008fb8 <BCDtoByte>:

uint8_t BCDtoByte(uint8_t wreg_){
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b082      	sub	sp, #8
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	0002      	movs	r2, r0
 8008fc0:	1dfb      	adds	r3, r7, #7
 8008fc2:	701a      	strb	r2, [r3, #0]
	// and		A,#$0F;							/ deja solo el nibble alto original
	// ldw		X,#10
	// mul		X,A;								/ multiplica por 10
	// ld		A,xl
	// add		A,waux;							/ suma el byte de salida
	return (uint8_t)( (wreg_ & 0x0F)+ ((wreg_ & 0xF0)>>4)*10 );// ld		waux,A;							/ guarda byte de salida
 8008fc4:	1dfb      	adds	r3, r7, #7
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	220f      	movs	r2, #15
 8008fca:	4013      	ands	r3, r2
 8008fcc:	b2da      	uxtb	r2, r3
 8008fce:	1dfb      	adds	r3, r7, #7
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	091b      	lsrs	r3, r3, #4
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	1c19      	adds	r1, r3, #0
 8008fd8:	0089      	lsls	r1, r1, #2
 8008fda:	18cb      	adds	r3, r1, r3
 8008fdc:	18db      	adds	r3, r3, r3
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	18d3      	adds	r3, r2, r3
 8008fe2:	b2db      	uxtb	r3, r3

}
 8008fe4:	0018      	movs	r0, r3
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	b002      	add	sp, #8
 8008fea:	bd80      	pop	{r7, pc}

08008fec <findPointLogger>:

/*
 * Funcion para encontrar en donde se debe comenzar a escribir el logger en la FLASH, tanto para el Logger de Tiempos (Datos) y el Logger de Eventos
 * CGM 23/04/2025
 */
void findPointLogger(uint8_t * pointLogger_, uint8_t * pointLoggerFin_){
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b086      	sub	sp, #24
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
	uint16_t * pointFirstProgram =(uint16_t *) &pointLogger_[126]; // Apuntador utilizado para comenzar a llenar el logger apartir del inicio; Este apuntador abacar tanto el elemento 126 como el 127
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	337e      	adds	r3, #126	@ 0x7e
 8008ffa:	60fb      	str	r3, [r7, #12]
	uint8_t * pointLoggerX_ = pointLogger_;							// Apuntador que recorre todo el Logger almacenado en FLASH
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	617b      	str	r3, [r7, #20]
	uint8_t	cntBloques128 = 0;										// Contador de Bloques de 128 bytes;
 8009000:	2313      	movs	r3, #19
 8009002:	18fb      	adds	r3, r7, r3
 8009004:	2200      	movs	r2, #0
 8009006:	701a      	strb	r2, [r3, #0]

	// El logger se llena desde el inicio
	if(*pointFirstProgram == 0){		// Verifica si el elemento 126 (posicin del elemento del bloque de 128) es igual a 0 y
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	881b      	ldrh	r3, [r3, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d121      	bne.n	8009054 <findPointLogger+0x68>
		cntBlockFlash = 0; 	// Inicia en el Bloque 0 de 128 bytes (FLASH)
 8009010:	4b1f      	ldr	r3, [pc, #124]	@ (8009090 <findPointLogger+0xa4>)
 8009012:	2200      	movs	r2, #0
 8009014:	701a      	strb	r2, [r3, #0]
		cntByteBlock = 0;	// Inicia en la posicin 0 del Buffer de 128 Bytes (RAM)
 8009016:	4b1f      	ldr	r3, [pc, #124]	@ (8009094 <findPointLogger+0xa8>)
 8009018:	2200      	movs	r2, #0
 800901a:	701a      	strb	r2, [r3, #0]
		return ;
 800901c:	e034      	b.n	8009088 <findPointLogger+0x9c>
	}

	// Se busca a partir de donde se comenzara la escritura del Logger
	while(pointLoggerX_[126] == 0){ 			// Se revisa elemento 126, ya que este almacena la posicin de cual fue la ultima escritura del bloque de 128 bytes.
		if(pointLoggerX_[127] != pointLogger_[127]){ // Revisamos que estemos en el mismo ciclo del grabado de FLASH, esto representa el byte no. 127
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	337f      	adds	r3, #127	@ 0x7f
 8009022:	781a      	ldrb	r2, [r3, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	337f      	adds	r3, #127	@ 0x7f
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	429a      	cmp	r2, r3
 800902c:	d118      	bne.n	8009060 <findPointLogger+0x74>
			break;
		}
		pointLoggerX_ += 128;		// Apunta al siguiente bloque 128 bytes de su elemento 126
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	3380      	adds	r3, #128	@ 0x80
 8009032:	617b      	str	r3, [r7, #20]
		cntBloques128++;
 8009034:	2113      	movs	r1, #19
 8009036:	187b      	adds	r3, r7, r1
 8009038:	781a      	ldrb	r2, [r3, #0]
 800903a:	187b      	adds	r3, r7, r1
 800903c:	3201      	adds	r2, #1
 800903e:	701a      	strb	r2, [r3, #0]
		if(pointLoggerX_ > pointLoggerFin_){
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	429a      	cmp	r2, r3
 8009046:	d905      	bls.n	8009054 <findPointLogger+0x68>
			// El llenado comenzar desde el inicio del Logger, es decir desde el primer bloque.
			pointLoggerX_ = pointLogger_;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	617b      	str	r3, [r7, #20]
			cntBloques128 = 0;
 800904c:	187b      	adds	r3, r7, r1
 800904e:	2200      	movs	r2, #0
 8009050:	701a      	strb	r2, [r3, #0]
			break;
 8009052:	e006      	b.n	8009062 <findPointLogger+0x76>
	while(pointLoggerX_[126] == 0){ 			// Se revisa elemento 126, ya que este almacena la posicin de cual fue la ultima escritura del bloque de 128 bytes.
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	337e      	adds	r3, #126	@ 0x7e
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d0df      	beq.n	800901e <findPointLogger+0x32>
 800905e:	e000      	b.n	8009062 <findPointLogger+0x76>
			break;
 8009060:	46c0      	nop			@ (mov r8, r8)
		}
	}

	// Determinacin de la posicin de buffer, en caso de que tengamos todos los bloques completos
	if(pointLoggerX_[126] == 0xFF)
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	337e      	adds	r3, #126	@ 0x7e
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	2bff      	cmp	r3, #255	@ 0xff
 800906a:	d103      	bne.n	8009074 <findPointLogger+0x88>
		cntByteBlock = 0;						// Posicin del Buffer de 128 Bytes que estamos ubicados
 800906c:	4b09      	ldr	r3, [pc, #36]	@ (8009094 <findPointLogger+0xa8>)
 800906e:	2200      	movs	r2, #0
 8009070:	701a      	strb	r2, [r3, #0]
 8009072:	e004      	b.n	800907e <findPointLogger+0x92>
	else
		cntByteBlock = pointLoggerX_[126];		// Posicin del Buffer de 128 Bytes que estamos ubicados
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	227e      	movs	r2, #126	@ 0x7e
 8009078:	5c9a      	ldrb	r2, [r3, r2]
 800907a:	4b06      	ldr	r3, [pc, #24]	@ (8009094 <findPointLogger+0xa8>)
 800907c:	701a      	strb	r2, [r3, #0]

	cntBlockFlash = cntBloques128;				// Bloque en el que estamos ubicados dentro de la memoria Flash
 800907e:	4b04      	ldr	r3, [pc, #16]	@ (8009090 <findPointLogger+0xa4>)
 8009080:	2213      	movs	r2, #19
 8009082:	18ba      	adds	r2, r7, r2
 8009084:	7812      	ldrb	r2, [r2, #0]
 8009086:	701a      	strb	r2, [r3, #0]

}
 8009088:	46bd      	mov	sp, r7
 800908a:	b006      	add	sp, #24
 800908c:	bd80      	pop	{r7, pc}
 800908e:	46c0      	nop			@ (mov r8, r8)
 8009090:	20000e46 	.word	0x20000e46
 8009094:	20000e47 	.word	0x20000e47

08009098 <logger>:

#include "main.h"
#include "customMain.h"
#include "ELTEC_EmulatedEEPROM.h"

void logger (void){
 8009098:	b580      	push	{r7, lr}
 800909a:	af00      	add	r7, sp, #0
		uint8_t *point_X;
		uint8_t *point_Y;

		//ld A,edorefri;
		//cp A,#2;
		if(edorefri >= 2 && flagsRxFirm[0] == 0){  //Parche, inhibicion de logger mientras se actualiza el fw
 800909c:	4bc8      	ldr	r3, [pc, #800]	@ (80093c0 <logger+0x328>)
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d800      	bhi.n	80090a6 <logger+0xe>
 80090a4:	e340      	b.n	8009728 <logger+0x690>
 80090a6:	4bc7      	ldr	r3, [pc, #796]	@ (80093c4 <logger+0x32c>)
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	2201      	movs	r2, #1
 80090ac:	4053      	eors	r3, r2
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d100      	bne.n	80090b6 <logger+0x1e>
 80090b4:	e338      	b.n	8009728 <logger+0x690>
			goto logger_01;//jruge	logger_01;
 80090b6:	46c0      	nop			@ (mov r8, r8)
		//;*********** solo para pruebas
		//;jra		voltFlagOK
		//;*********** solo para pruebas
		//
		//; pregunta si hay un voltaje correcto al arranque para comenzar a loggear
		if(flagsLogger[7]){ //btjt flagsLogger,#7,voltFlagOK
 80090b8:	4bc3      	ldr	r3, [pc, #780]	@ (80093c8 <logger+0x330>)
 80090ba:	79db      	ldrb	r3, [r3, #7]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d118      	bne.n	80090f2 <logger+0x5a>
			goto voltFlagOK;
		}
		//ld A,protype;
		if(Plantilla[protype] == 0x02){//cp A,#$02; Proteccin de voltaje 220v?
 80090c0:	4bc2      	ldr	r3, [pc, #776]	@ (80093cc <logger+0x334>)
 80090c2:	2257      	movs	r2, #87	@ 0x57
 80090c4:	5c9b      	ldrb	r3, [r3, r2]
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	d005      	beq.n	80090d6 <logger+0x3e>
			goto chk_220;//jreq	chk_220
		}
chk_120:
 80090ca:	46c0      	nop			@ (mov r8, r8)
		//ld A,voltl
		if(voltl >= 70){//cp A,#70; / el voltaje es superior al minimo medible ?
 80090cc:	4bc0      	ldr	r3, [pc, #768]	@ (80093d0 <logger+0x338>)
 80090ce:	781b      	ldrb	r3, [r3, #0]
 80090d0:	2b45      	cmp	r3, #69	@ 0x45
 80090d2:	d90a      	bls.n	80090ea <logger+0x52>
			goto voltArranOK;//jruge voltArranOK
 80090d4:	e005      	b.n	80090e2 <logger+0x4a>
			goto chk_220;//jreq	chk_220
 80090d6:	46c0      	nop			@ (mov r8, r8)
		}
		goto voltArranFAIL;//jra	voltArranFAIL
chk_220:
		//ld A,voltl
		if(voltl >= 170){//cp A,#170;	/ el voltaje es superior al minimo medible ?
 80090d8:	4bbd      	ldr	r3, [pc, #756]	@ (80093d0 <logger+0x338>)
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	2ba9      	cmp	r3, #169	@ 0xa9
 80090de:	d906      	bls.n	80090ee <logger+0x56>
			goto voltArranOK;//jruge voltArranOK
 80090e0:	46c0      	nop			@ (mov r8, r8)
		}
		goto voltArranFAIL;//jra voltArranFAIL

voltArranOK:
		flagsLogger[7] = 1;//bset	flagsLogger,#7
 80090e2:	4bb9      	ldr	r3, [pc, #740]	@ (80093c8 <logger+0x330>)
 80090e4:	2201      	movs	r2, #1
 80090e6:	71da      	strb	r2, [r3, #7]
voltArranFAIL:
        goto fin_logger; //jp fin_logger
 80090e8:	e31f      	b.n	800972a <logger+0x692>
		goto voltArranFAIL;//jra	voltArranFAIL
 80090ea:	46c0      	nop			@ (mov r8, r8)
 80090ec:	e31d      	b.n	800972a <logger+0x692>
		goto voltArranFAIL;//jra voltArranFAIL
 80090ee:	46c0      	nop			@ (mov r8, r8)
        goto fin_logger; //jp fin_logger
 80090f0:	e31b      	b.n	800972a <logger+0x692>
			goto voltFlagOK;
 80090f2:	46c0      	nop			@ (mov r8, r8)
//;===========================================================
//;					LOGGER DE EVENTOS
//;===========================================================
//				+++++	EVENTO PUERTA	++++++
event_logg:
		if(flagsWIFI[f_eventLoggerSend])	//btjt		flagsWIFI,#f_eventLoggerSend,event_logg_01; No loggear hasta terminar Tx
 80090f4:	4bb7      	ldr	r3, [pc, #732]	@ (80093d4 <logger+0x33c>)
 80090f6:	789b      	ldrb	r3, [r3, #2]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d107      	bne.n	800910c <logger+0x74>
			goto event_logg_01;
		if(!flagsLogger[4]){//btjf	flagsLogger,#4,door_event; No loggear hasta terminar Tx
 80090fc:	4bb2      	ldr	r3, [pc, #712]	@ (80093c8 <logger+0x330>)
 80090fe:	791b      	ldrb	r3, [r3, #4]
 8009100:	2201      	movs	r2, #1
 8009102:	4053      	eors	r3, r2
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d102      	bne.n	8009110 <logger+0x78>
			goto door_event;
		}
event_logg_01:
 800910a:	e000      	b.n	800910e <logger+0x76>
			goto event_logg_01;
 800910c:	46c0      	nop			@ (mov r8, r8)
		goto fin_logger; // jp fin_logger
 800910e:	e30c      	b.n	800972a <logger+0x692>
			goto door_event;
 8009110:	46c0      	nop			@ (mov r8, r8)
		//+++++++++++++++++++++++++++++++++++++++
		// goto	data_logg;
		//+++++++++++++++++++++++++++++++++++++++
		//Salto para probar logeo de DATOS tiempo

		if(flagsEvent[0]){//btjt	flagsEvent,#0,ask_DE_end;	/ ya haba iniciado evento puerta? S, checa si ya se termina evento
 8009112:	4bb1      	ldr	r3, [pc, #708]	@ (80093d8 <logger+0x340>)
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d136      	bne.n	8009188 <logger+0xf0>
			goto ask_DE_end;
		}
ask_DE_start:
 800911a:	46c0      	nop			@ (mov r8, r8)
		if(flagsC[0]){//btjt	flagsC,#0,ask_DE_start_01; / hay puerta abierta ? S, captura inicio de evento
 800911c:	4baf      	ldr	r3, [pc, #700]	@ (80093dc <logger+0x344>)
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d068      	beq.n	80091f6 <logger+0x15e>
			goto ask_DE_start_01;
 8009124:	46c0      	nop			@ (mov r8, r8)
		}
		goto comp_event;//jp comp_event;/ No, checa el evento de compresor
ask_DE_start_01:
		BloqEventPuerta[EP_timeInit_4] = highByte(timeSeconds_HW);		//ldw	X,timeSeconds_HW
 8009126:	4bae      	ldr	r3, [pc, #696]	@ (80093e0 <logger+0x348>)
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	0a1b      	lsrs	r3, r3, #8
 800912c:	b29b      	uxth	r3, r3
 800912e:	b2da      	uxtb	r2, r3
 8009130:	4bac      	ldr	r3, [pc, #688]	@ (80093e4 <logger+0x34c>)
 8009132:	711a      	strb	r2, [r3, #4]
		BloqEventPuerta[EP_timeInit_3] = lowByte(timeSeconds_HW);		//ldw	EP_timeInit_HW,X
 8009134:	4baa      	ldr	r3, [pc, #680]	@ (80093e0 <logger+0x348>)
 8009136:	881b      	ldrh	r3, [r3, #0]
 8009138:	b2da      	uxtb	r2, r3
 800913a:	4baa      	ldr	r3, [pc, #680]	@ (80093e4 <logger+0x34c>)
 800913c:	715a      	strb	r2, [r3, #5]
		BloqEventPuerta[EP_timeInit_2] = highByte(timeSeconds_LW);		//ldw	X,timeSeconds_LW
 800913e:	4baa      	ldr	r3, [pc, #680]	@ (80093e8 <logger+0x350>)
 8009140:	881b      	ldrh	r3, [r3, #0]
 8009142:	0a1b      	lsrs	r3, r3, #8
 8009144:	b29b      	uxth	r3, r3
 8009146:	b2da      	uxtb	r2, r3
 8009148:	4ba6      	ldr	r3, [pc, #664]	@ (80093e4 <logger+0x34c>)
 800914a:	719a      	strb	r2, [r3, #6]
		BloqEventPuerta[EP_timeInit_1] = lowByte(timeSeconds_LW);		//ldw	EP_timeInit_LW,X;				/ guarda el tiempo de inicio
 800914c:	4ba6      	ldr	r3, [pc, #664]	@ (80093e8 <logger+0x350>)
 800914e:	881b      	ldrh	r3, [r3, #0]
 8009150:	b2da      	uxtb	r2, r3
 8009152:	4ba4      	ldr	r3, [pc, #656]	@ (80093e4 <logger+0x34c>)
 8009154:	71da      	strb	r2, [r3, #7]
		BloqEventPuerta[EP_eventType] = 1;		// mov	EP_eventType,#1;/ carga el tipo de evento (1 para puerta)
 8009156:	4ba3      	ldr	r3, [pc, #652]	@ (80093e4 <logger+0x34c>)
 8009158:	2201      	movs	r2, #1
 800915a:	731a      	strb	r2, [r3, #12]
		BloqEventPuerta[EP_tempAmbInit_H] = tdevl;				// ldw	X,tdevl
 800915c:	4ba3      	ldr	r3, [pc, #652]	@ (80093ec <logger+0x354>)
 800915e:	781a      	ldrb	r2, [r3, #0]
 8009160:	4ba0      	ldr	r3, [pc, #640]	@ (80093e4 <logger+0x34c>)
 8009162:	735a      	strb	r2, [r3, #13]
		BloqEventPuerta[EP_tempAmbInit_L] = tdevf;				// ldw	EP_tempAmbInit,x; / carga temperatura ambiente
 8009164:	4ba2      	ldr	r3, [pc, #648]	@ (80093f0 <logger+0x358>)
 8009166:	781a      	ldrb	r2, [r3, #0]
 8009168:	4b9e      	ldr	r3, [pc, #632]	@ (80093e4 <logger+0x34c>)
 800916a:	739a      	strb	r2, [r3, #14]
		BloqEventPuerta[EP_voltInit] = voltl;					//mov	EP_voltInit,voltl; /carga voltaje
 800916c:	4b98      	ldr	r3, [pc, #608]	@ (80093d0 <logger+0x338>)
 800916e:	781a      	ldrb	r2, [r3, #0]
 8009170:	4b9c      	ldr	r3, [pc, #624]	@ (80093e4 <logger+0x34c>)
 8009172:	745a      	strb	r2, [r3, #17]
		flagsEvent[0] = 1;//bset	flagsEvent,#0;					/ indica quie el evento puerta ya inici
 8009174:	4b98      	ldr	r3, [pc, #608]	@ (80093d8 <logger+0x340>)
 8009176:	2201      	movs	r2, #1
 8009178:	701a      	strb	r2, [r3, #0]
		//ld	A,#0;
		//ld	xh,A
		//ld	A,tmDoorEvent;					/ carga el tiempo de puerta abierta necesario para considerarlo evento
		//ld	xl,A
		//ldw	temp_doorEvent,X;				/ carga tiempo de duracin minima de evento puerta abierta
		temp_doorEvent = (0*256) + Plantilla[tmDoorEvent];
 800917a:	4b94      	ldr	r3, [pc, #592]	@ (80093cc <logger+0x334>)
 800917c:	2250      	movs	r2, #80	@ 0x50
 800917e:	5c9b      	ldrb	r3, [r3, r2]
 8009180:	001a      	movs	r2, r3
 8009182:	4b9c      	ldr	r3, [pc, #624]	@ (80093f4 <logger+0x35c>)
 8009184:	801a      	strh	r2, [r3, #0]
 	    goto comp_event;//jp	comp_event;
 8009186:	e039      	b.n	80091fc <logger+0x164>
			goto ask_DE_end;
 8009188:	46c0      	nop			@ (mov r8, r8)

ask_DE_end:
		if(flagsC[0]){//btjt	flagsC,#0,comp_event;	 	/ ya se cerr la puerta ?
 800918a:	4b94      	ldr	r3, [pc, #592]	@ (80093dc <logger+0x344>)
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d133      	bne.n	80091fa <logger+0x162>
			goto comp_event;
		}
		//ldw X,temp_doorEvent
		if(temp_doorEvent == 0){//tnzw	X; / se cumpli el tiempo minimo de puerta abierta ?
 8009192:	4b98      	ldr	r3, [pc, #608]	@ (80093f4 <logger+0x35c>)
 8009194:	881b      	ldrh	r3, [r3, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d003      	beq.n	80091a2 <logger+0x10a>
			goto door_event_end;//jreq	door_event_end;	/ s, ve a finalizar el evento
		}
		flagsEvent[0] = 0;//bres	flagsEvent,#0;	/ borra inicio de evento puerta
 800919a:	4b8f      	ldr	r3, [pc, #572]	@ (80093d8 <logger+0x340>)
 800919c:	2200      	movs	r2, #0
 800919e:	701a      	strb	r2, [r3, #0]
		goto comp_event;//jra comp_event; / contina sin grabar evento
 80091a0:	e02c      	b.n	80091fc <logger+0x164>
			goto door_event_end;//jreq	door_event_end;	/ s, ve a finalizar el evento
 80091a2:	46c0      	nop			@ (mov r8, r8)
door_event_end:
		BloqEventPuerta[EP_timeEnd_4] = highByte(timeSeconds_HW);			//ldw	X,timeSeconds_HW
 80091a4:	4b8e      	ldr	r3, [pc, #568]	@ (80093e0 <logger+0x348>)
 80091a6:	881b      	ldrh	r3, [r3, #0]
 80091a8:	0a1b      	lsrs	r3, r3, #8
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	b2da      	uxtb	r2, r3
 80091ae:	4b8d      	ldr	r3, [pc, #564]	@ (80093e4 <logger+0x34c>)
 80091b0:	721a      	strb	r2, [r3, #8]
		BloqEventPuerta[EP_timeEnd_3] = lowByte(timeSeconds_HW);			//ldw	EP_timeEnd_HW,X
 80091b2:	4b8b      	ldr	r3, [pc, #556]	@ (80093e0 <logger+0x348>)
 80091b4:	881b      	ldrh	r3, [r3, #0]
 80091b6:	b2da      	uxtb	r2, r3
 80091b8:	4b8a      	ldr	r3, [pc, #552]	@ (80093e4 <logger+0x34c>)
 80091ba:	725a      	strb	r2, [r3, #9]
		BloqEventPuerta[EP_timeEnd_2] = highByte(timeSeconds_LW);			//ldw		X,timeSeconds_LW
 80091bc:	4b8a      	ldr	r3, [pc, #552]	@ (80093e8 <logger+0x350>)
 80091be:	881b      	ldrh	r3, [r3, #0]
 80091c0:	0a1b      	lsrs	r3, r3, #8
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	b2da      	uxtb	r2, r3
 80091c6:	4b87      	ldr	r3, [pc, #540]	@ (80093e4 <logger+0x34c>)
 80091c8:	729a      	strb	r2, [r3, #10]
		BloqEventPuerta[EP_timeEnd_1] = lowByte(timeSeconds_LW);			//ldw		EP_timeEnd_LW,X;				/ guarda el tiempo final
 80091ca:	4b87      	ldr	r3, [pc, #540]	@ (80093e8 <logger+0x350>)
 80091cc:	881b      	ldrh	r3, [r3, #0]
 80091ce:	b2da      	uxtb	r2, r3
 80091d0:	4b84      	ldr	r3, [pc, #528]	@ (80093e4 <logger+0x34c>)
 80091d2:	72da      	strb	r2, [r3, #11]
		BloqEventPuerta[EP_tempEvaEnd_H] = teval;				//ldw	X,teval
 80091d4:	4b88      	ldr	r3, [pc, #544]	@ (80093f8 <logger+0x360>)
 80091d6:	781a      	ldrb	r2, [r3, #0]
 80091d8:	4b82      	ldr	r3, [pc, #520]	@ (80093e4 <logger+0x34c>)
 80091da:	73da      	strb	r2, [r3, #15]
		BloqEventPuerta[EP_tempEvaEnd_L] = tevaf;				//ldw	EP_tempEvaEnd,x;	/ copia el dato de temperatura evaporador
 80091dc:	4b87      	ldr	r3, [pc, #540]	@ (80093fc <logger+0x364>)
 80091de:	781a      	ldrb	r2, [r3, #0]
 80091e0:	4b80      	ldr	r3, [pc, #512]	@ (80093e4 <logger+0x34c>)
 80091e2:	741a      	strb	r2, [r3, #16]
//									;or		A,cntLogger_L;					/ Ya es tiempo de tomar datos?
//									;jrne	comp_event;							/ s, continua
//		;prueba


		dirDataLoad = &BloqEventPuerta[EP_timeInit_4];	//ldw	X,#EP_timeInit_HW
 80091e4:	4b86      	ldr	r3, [pc, #536]	@ (8009400 <logger+0x368>)
 80091e6:	4a87      	ldr	r2, [pc, #540]	@ (8009404 <logger+0x36c>)
 80091e8:	601a      	str	r2, [r3, #0]
		//ldw dirDataLoad,X;	/ indica el inicio del bloque de datos a cargar (evento puerta)
		load_event();			//call	load_event
 80091ea:	f000 fafd 	bl	80097e8 <load_event>

		flagsEvent[0] = 0;		//bres flagsEvent,#0;	/ borra inicio de evento puerta
 80091ee:	4b7a      	ldr	r3, [pc, #488]	@ (80093d8 <logger+0x340>)
 80091f0:	2200      	movs	r2, #0
 80091f2:	701a      	strb	r2, [r3, #0]
		goto comp_event;		//jra	comp_event;			/ contina
 80091f4:	e002      	b.n	80091fc <logger+0x164>
		goto comp_event;//jp comp_event;/ No, checa el evento de compresor
 80091f6:	46c0      	nop			@ (mov r8, r8)
 80091f8:	e000      	b.n	80091fc <logger+0x164>
			goto comp_event;
 80091fa:	46c0      	nop			@ (mov r8, r8)

//;										Evento de encendido de compresor
//;----------------------------------------------------------
comp_event:
		if(flagsEvent[1]){//  btjt flagsEvent,#1,ask_CE_end;	/ ya haba iniciado evento compresor? S, checa si ya se termina evento
 80091fc:	4b76      	ldr	r3, [pc, #472]	@ (80093d8 <logger+0x340>)
 80091fe:	785b      	ldrb	r3, [r3, #1]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d130      	bne.n	8009266 <logger+0x1ce>
			goto ask_CE_end;
		}
ask_CE_start:
 8009204:	46c0      	nop			@ (mov r8, r8)
		if(GPIOR0[0]){//btjt GPIOR0,#0,ask_CE_start_01; / compresor encendido ? S, captura inicio de evento
 8009206:	4b80      	ldr	r3, [pc, #512]	@ (8009408 <logger+0x370>)
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d06f      	beq.n	80092ee <logger+0x256>
			goto ask_CE_start_01;
 800920e:	46c0      	nop			@ (mov r8, r8)
		}
		goto desh_event;//jp desh_event;			/ No, checa el evento de deshielo
ask_CE_start_01:
		BloqEventComp[EC_timeInit_4] = highByte(timeSeconds_HW);		//ldw		X,timeSeconds_HW
 8009210:	4b73      	ldr	r3, [pc, #460]	@ (80093e0 <logger+0x348>)
 8009212:	881b      	ldrh	r3, [r3, #0]
 8009214:	0a1b      	lsrs	r3, r3, #8
 8009216:	b29b      	uxth	r3, r3
 8009218:	b2da      	uxtb	r2, r3
 800921a:	4b7c      	ldr	r3, [pc, #496]	@ (800940c <logger+0x374>)
 800921c:	711a      	strb	r2, [r3, #4]
		BloqEventComp[EC_timeInit_3] = lowByte(timeSeconds_HW);		//ldw		EC_timeInit_HW,X
 800921e:	4b70      	ldr	r3, [pc, #448]	@ (80093e0 <logger+0x348>)
 8009220:	881b      	ldrh	r3, [r3, #0]
 8009222:	b2da      	uxtb	r2, r3
 8009224:	4b79      	ldr	r3, [pc, #484]	@ (800940c <logger+0x374>)
 8009226:	715a      	strb	r2, [r3, #5]
		BloqEventComp[EC_timeInit_2] = highByte(timeSeconds_LW);		//ldw		X,timeSeconds_LW
 8009228:	4b6f      	ldr	r3, [pc, #444]	@ (80093e8 <logger+0x350>)
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	0a1b      	lsrs	r3, r3, #8
 800922e:	b29b      	uxth	r3, r3
 8009230:	b2da      	uxtb	r2, r3
 8009232:	4b76      	ldr	r3, [pc, #472]	@ (800940c <logger+0x374>)
 8009234:	719a      	strb	r2, [r3, #6]
		BloqEventComp[EC_timeInit_1] = lowByte(timeSeconds_LW);		//ldw		EC_timeInit_LW,X;	/ guarda el tiempo de inicio
 8009236:	4b6c      	ldr	r3, [pc, #432]	@ (80093e8 <logger+0x350>)
 8009238:	881b      	ldrh	r3, [r3, #0]
 800923a:	b2da      	uxtb	r2, r3
 800923c:	4b73      	ldr	r3, [pc, #460]	@ (800940c <logger+0x374>)
 800923e:	71da      	strb	r2, [r3, #7]
		BloqEventComp[EC_eventType] = 2;				//mov		EC_eventType,#2;	/ carga el tipo de evento (2 para compresor)
 8009240:	4b72      	ldr	r3, [pc, #456]	@ (800940c <logger+0x374>)
 8009242:	2202      	movs	r2, #2
 8009244:	731a      	strb	r2, [r3, #12]
		BloqEventComp[EC_tempAmbInit_H] = tdevl;		//ldw		X,tdevl
 8009246:	4b69      	ldr	r3, [pc, #420]	@ (80093ec <logger+0x354>)
 8009248:	781a      	ldrb	r2, [r3, #0]
 800924a:	4b70      	ldr	r3, [pc, #448]	@ (800940c <logger+0x374>)
 800924c:	735a      	strb	r2, [r3, #13]
		BloqEventComp[EC_tempAmbInit_L] = tdevf;		//ldw		EC_tempAmbInit,x;				/ carga temperatura ambiente
 800924e:	4b68      	ldr	r3, [pc, #416]	@ (80093f0 <logger+0x358>)
 8009250:	781a      	ldrb	r2, [r3, #0]
 8009252:	4b6e      	ldr	r3, [pc, #440]	@ (800940c <logger+0x374>)
 8009254:	739a      	strb	r2, [r3, #14]
		BloqEventComp[EC_voltInit] = voltl;	//mov EC_voltInit,voltl; /carga voltaje
 8009256:	4b5e      	ldr	r3, [pc, #376]	@ (80093d0 <logger+0x338>)
 8009258:	781a      	ldrb	r2, [r3, #0]
 800925a:	4b6c      	ldr	r3, [pc, #432]	@ (800940c <logger+0x374>)
 800925c:	745a      	strb	r2, [r3, #17]
        flagsEvent[1] = 1;						//bset	flagsEvent,#1;	/ indica que el evento compresor ya inici
 800925e:	4b5e      	ldr	r3, [pc, #376]	@ (80093d8 <logger+0x340>)
 8009260:	2201      	movs	r2, #1
 8009262:	705a      	strb	r2, [r3, #1]
		goto desh_event;						//jp desh_event;	/ contina
 8009264:	e046      	b.n	80092f4 <logger+0x25c>
			goto ask_CE_end;
 8009266:	46c0      	nop			@ (mov r8, r8)
ask_CE_end:
		if(GPIOR0[0]){//btjt	GPIOR0,#0,desh_event;	 	/ ya se apag el compresor ?
 8009268:	4b67      	ldr	r3, [pc, #412]	@ (8009408 <logger+0x370>)
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d140      	bne.n	80092f2 <logger+0x25a>
			goto desh_event;
		}
comp_event_end:
 8009270:	46c0      	nop			@ (mov r8, r8)
		BloqEventComp[EC_timeEnd_4] = highByte(timeSeconds_HW);			//ldw		X,timeSeconds_HW
 8009272:	4b5b      	ldr	r3, [pc, #364]	@ (80093e0 <logger+0x348>)
 8009274:	881b      	ldrh	r3, [r3, #0]
 8009276:	0a1b      	lsrs	r3, r3, #8
 8009278:	b29b      	uxth	r3, r3
 800927a:	b2da      	uxtb	r2, r3
 800927c:	4b63      	ldr	r3, [pc, #396]	@ (800940c <logger+0x374>)
 800927e:	721a      	strb	r2, [r3, #8]
		BloqEventComp[EC_timeEnd_3] = lowByte(timeSeconds_HW);			//ldw		EC_timeEnd_HW,X
 8009280:	4b57      	ldr	r3, [pc, #348]	@ (80093e0 <logger+0x348>)
 8009282:	881b      	ldrh	r3, [r3, #0]
 8009284:	b2da      	uxtb	r2, r3
 8009286:	4b61      	ldr	r3, [pc, #388]	@ (800940c <logger+0x374>)
 8009288:	725a      	strb	r2, [r3, #9]
		BloqEventComp[EC_timeEnd_2] = highByte(timeSeconds_LW);			//ldw		X,timeSeconds_LW
 800928a:	4b57      	ldr	r3, [pc, #348]	@ (80093e8 <logger+0x350>)
 800928c:	881b      	ldrh	r3, [r3, #0]
 800928e:	0a1b      	lsrs	r3, r3, #8
 8009290:	b29b      	uxth	r3, r3
 8009292:	b2da      	uxtb	r2, r3
 8009294:	4b5d      	ldr	r3, [pc, #372]	@ (800940c <logger+0x374>)
 8009296:	729a      	strb	r2, [r3, #10]
		BloqEventComp[EC_timeEnd_1] = lowByte(timeSeconds_LW);			//ldw		EC_timeEnd_LW,X;/ guarda el tiempo final
 8009298:	4b53      	ldr	r3, [pc, #332]	@ (80093e8 <logger+0x350>)
 800929a:	881b      	ldrh	r3, [r3, #0]
 800929c:	b2da      	uxtb	r2, r3
 800929e:	4b5b      	ldr	r3, [pc, #364]	@ (800940c <logger+0x374>)
 80092a0:	72da      	strb	r2, [r3, #11]
		BloqEventComp[EC_tempEvaEnd_H] = teval;							//ldw		X,teval
 80092a2:	4b55      	ldr	r3, [pc, #340]	@ (80093f8 <logger+0x360>)
 80092a4:	781a      	ldrb	r2, [r3, #0]
 80092a6:	4b59      	ldr	r3, [pc, #356]	@ (800940c <logger+0x374>)
 80092a8:	73da      	strb	r2, [r3, #15]
		BloqEventComp[EC_tempEvaEnd_L] = tevaf;							//ldw		EC_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 80092aa:	4b54      	ldr	r3, [pc, #336]	@ (80093fc <logger+0x364>)
 80092ac:	781a      	ldrb	r2, [r3, #0]
 80092ae:	4b57      	ldr	r3, [pc, #348]	@ (800940c <logger+0x374>)
 80092b0:	741a      	strb	r2, [r3, #16]
		 */

		//		ldw		X,potencia
		//		ld		A,XL
		//		ld		EC_voltInit,A
		BloqEventComp[EC_voltInit] = (uint8_t) potencia;
 80092b2:	4b57      	ldr	r3, [pc, #348]	@ (8009410 <logger+0x378>)
 80092b4:	881b      	ldrh	r3, [r3, #0]
 80092b6:	b2da      	uxtb	r2, r3
 80092b8:	4b54      	ldr	r3, [pc, #336]	@ (800940c <logger+0x374>)
 80092ba:	745a      	strb	r2, [r3, #17]
//		and		A,#%11100000
//		or		A,EC_eventType
//		ld		EC_eventType,A


		BloqEventComp[EC_eventType] |= (uint8_t)((potencia >> 3) & 0xE0);
 80092bc:	4b53      	ldr	r3, [pc, #332]	@ (800940c <logger+0x374>)
 80092be:	7b1b      	ldrb	r3, [r3, #12]
 80092c0:	b25a      	sxtb	r2, r3
 80092c2:	4b53      	ldr	r3, [pc, #332]	@ (8009410 <logger+0x378>)
 80092c4:	881b      	ldrh	r3, [r3, #0]
 80092c6:	08db      	lsrs	r3, r3, #3
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	b25b      	sxtb	r3, r3
 80092cc:	211f      	movs	r1, #31
 80092ce:	438b      	bics	r3, r1
 80092d0:	b25b      	sxtb	r3, r3
 80092d2:	4313      	orrs	r3, r2
 80092d4:	b25b      	sxtb	r3, r3
 80092d6:	b2da      	uxtb	r2, r3
 80092d8:	4b4c      	ldr	r3, [pc, #304]	@ (800940c <logger+0x374>)
 80092da:	731a      	strb	r2, [r3, #12]

		dirDataLoad = &BloqEventComp[EC_timeInit_4];					//ldw X,#EC_timeInit_HW
 80092dc:	4b48      	ldr	r3, [pc, #288]	@ (8009400 <logger+0x368>)
 80092de:	4a4d      	ldr	r2, [pc, #308]	@ (8009414 <logger+0x37c>)
 80092e0:	601a      	str	r2, [r3, #0]
		//ldw	dirDataLoad,X;/ indica el inicio del bloque de datos a cargar (evento compresor)
		load_event();			//call	load_event
 80092e2:	f000 fa81 	bl	80097e8 <load_event>

		flagsEvent[1] = 0;//bres flagsEvent,#1;	/ borra inicio de evento compresor
 80092e6:	4b3c      	ldr	r3, [pc, #240]	@ (80093d8 <logger+0x340>)
 80092e8:	2200      	movs	r2, #0
 80092ea:	705a      	strb	r2, [r3, #1]
		goto desh_event;//jra	desh_event;		/ contina
 80092ec:	e002      	b.n	80092f4 <logger+0x25c>
		goto desh_event;//jp desh_event;			/ No, checa el evento de deshielo
 80092ee:	46c0      	nop			@ (mov r8, r8)
 80092f0:	e000      	b.n	80092f4 <logger+0x25c>
			goto desh_event;
 80092f2:	46c0      	nop			@ (mov r8, r8)

//;				Evento de deshielo
//;----------------------------------------------------------
desh_event:
		if(flagsEvent[2]){//  btjt	flagsEvent,#2,ask_DhE_end;	/ ya haba iniciado evento deshielo? S, checa si ya se termina evento
 80092f4:	4b38      	ldr	r3, [pc, #224]	@ (80093d8 <logger+0x340>)
 80092f6:	789b      	ldrb	r3, [r3, #2]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d12f      	bne.n	800935c <logger+0x2c4>
			goto ask_DhE_end;
		}
ask_DhE_start:
 80092fc:	46c0      	nop			@ (mov r8, r8)
		//ld A,edorefri;	/ Carga el estado del refrigerador
		if(edorefri != 3){//cp	A,#3;/ est en estado de deshielo ?
 80092fe:	4b30      	ldr	r3, [pc, #192]	@ (80093c0 <logger+0x328>)
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	2b03      	cmp	r3, #3
 8009304:	d159      	bne.n	80093ba <logger+0x322>
			goto power_event;//jrne	power_event;/ No, contina sin revisar evento deshielo
		}
		BloqEventDesh[ED_timeInit_4] = highByte(timeSeconds_HW);	//ldw		X,timeSeconds_HW
 8009306:	4b36      	ldr	r3, [pc, #216]	@ (80093e0 <logger+0x348>)
 8009308:	881b      	ldrh	r3, [r3, #0]
 800930a:	0a1b      	lsrs	r3, r3, #8
 800930c:	b29b      	uxth	r3, r3
 800930e:	b2da      	uxtb	r2, r3
 8009310:	4b41      	ldr	r3, [pc, #260]	@ (8009418 <logger+0x380>)
 8009312:	711a      	strb	r2, [r3, #4]
		BloqEventDesh[ED_timeInit_3] = lowByte(timeSeconds_HW);		//ldw		ED_timeInit_HW,X
 8009314:	4b32      	ldr	r3, [pc, #200]	@ (80093e0 <logger+0x348>)
 8009316:	881b      	ldrh	r3, [r3, #0]
 8009318:	b2da      	uxtb	r2, r3
 800931a:	4b3f      	ldr	r3, [pc, #252]	@ (8009418 <logger+0x380>)
 800931c:	715a      	strb	r2, [r3, #5]
		BloqEventDesh[ED_timeInit_2] = highByte(timeSeconds_LW);	//ldw		X,timeSeconds_LW
 800931e:	4b32      	ldr	r3, [pc, #200]	@ (80093e8 <logger+0x350>)
 8009320:	881b      	ldrh	r3, [r3, #0]
 8009322:	0a1b      	lsrs	r3, r3, #8
 8009324:	b29b      	uxth	r3, r3
 8009326:	b2da      	uxtb	r2, r3
 8009328:	4b3b      	ldr	r3, [pc, #236]	@ (8009418 <logger+0x380>)
 800932a:	719a      	strb	r2, [r3, #6]
		BloqEventDesh[ED_timeInit_1] = lowByte(timeSeconds_LW);		//ldw		ED_timeInit_LW,X;	/ guarda el tiempo de inicio
 800932c:	4b2e      	ldr	r3, [pc, #184]	@ (80093e8 <logger+0x350>)
 800932e:	881b      	ldrh	r3, [r3, #0]
 8009330:	b2da      	uxtb	r2, r3
 8009332:	4b39      	ldr	r3, [pc, #228]	@ (8009418 <logger+0x380>)
 8009334:	71da      	strb	r2, [r3, #7]
		BloqEventDesh[ED_eventType] = 3;//mov	ED_eventType,#3;	/ carga el tipo de evento (3 para deshielo)
 8009336:	4b38      	ldr	r3, [pc, #224]	@ (8009418 <logger+0x380>)
 8009338:	2203      	movs	r2, #3
 800933a:	731a      	strb	r2, [r3, #12]
		BloqEventDesh[ED_tempAmbInit_H] = tdevl;		//ldw	X,tdevl
 800933c:	4b2b      	ldr	r3, [pc, #172]	@ (80093ec <logger+0x354>)
 800933e:	781a      	ldrb	r2, [r3, #0]
 8009340:	4b35      	ldr	r3, [pc, #212]	@ (8009418 <logger+0x380>)
 8009342:	735a      	strb	r2, [r3, #13]
		BloqEventDesh[ED_tempAmbInit_L] = tdevf;		 //ldw	ED_tempAmbInit,x;	/ carga temperatura ambiente
 8009344:	4b2a      	ldr	r3, [pc, #168]	@ (80093f0 <logger+0x358>)
 8009346:	781a      	ldrb	r2, [r3, #0]
 8009348:	4b33      	ldr	r3, [pc, #204]	@ (8009418 <logger+0x380>)
 800934a:	739a      	strb	r2, [r3, #14]
		BloqEventDesh[ED_voltInit] = voltl;//mov	ED_voltInit,voltl; /carga voltaje
 800934c:	4b20      	ldr	r3, [pc, #128]	@ (80093d0 <logger+0x338>)
 800934e:	781a      	ldrb	r2, [r3, #0]
 8009350:	4b31      	ldr	r3, [pc, #196]	@ (8009418 <logger+0x380>)
 8009352:	745a      	strb	r2, [r3, #17]
        flagsEvent[2] = 1;//bset flagsEvent,#2;	/ indica que el evento deshielo ya inici
 8009354:	4b20      	ldr	r3, [pc, #128]	@ (80093d8 <logger+0x340>)
 8009356:	2201      	movs	r2, #1
 8009358:	709a      	strb	r2, [r3, #2]
        goto power_event;//jp power_event;	/ contina
 800935a:	e062      	b.n	8009422 <logger+0x38a>
			goto ask_DhE_end;
 800935c:	46c0      	nop			@ (mov r8, r8)
ask_DhE_end:
		//ld A,edorefri;	/ Carga el estado del refrigerador
		if(edorefri == 3){//cp A,#3; / sigue en estado de deshielo ?
 800935e:	4b18      	ldr	r3, [pc, #96]	@ (80093c0 <logger+0x328>)
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	2b03      	cmp	r3, #3
 8009364:	d05c      	beq.n	8009420 <logger+0x388>
			goto power_event;//jreq	power_event	/ S, contina sin terminar evento
		}
desh_event_end:
 8009366:	46c0      	nop			@ (mov r8, r8)
		BloqEventDesh[ED_timeEnd_4] = highByte(timeSeconds_HW);	//ldw		X,timeSeconds_HW
 8009368:	4b1d      	ldr	r3, [pc, #116]	@ (80093e0 <logger+0x348>)
 800936a:	881b      	ldrh	r3, [r3, #0]
 800936c:	0a1b      	lsrs	r3, r3, #8
 800936e:	b29b      	uxth	r3, r3
 8009370:	b2da      	uxtb	r2, r3
 8009372:	4b29      	ldr	r3, [pc, #164]	@ (8009418 <logger+0x380>)
 8009374:	721a      	strb	r2, [r3, #8]
		BloqEventDesh[ED_timeEnd_3] = lowByte(timeSeconds_HW);	//ldw		ED_timeEnd_HW,X
 8009376:	4b1a      	ldr	r3, [pc, #104]	@ (80093e0 <logger+0x348>)
 8009378:	881b      	ldrh	r3, [r3, #0]
 800937a:	b2da      	uxtb	r2, r3
 800937c:	4b26      	ldr	r3, [pc, #152]	@ (8009418 <logger+0x380>)
 800937e:	725a      	strb	r2, [r3, #9]
		BloqEventDesh[ED_timeEnd_2] = highByte(timeSeconds_LW);	//ldw		X,timeSeconds_LW
 8009380:	4b19      	ldr	r3, [pc, #100]	@ (80093e8 <logger+0x350>)
 8009382:	881b      	ldrh	r3, [r3, #0]
 8009384:	0a1b      	lsrs	r3, r3, #8
 8009386:	b29b      	uxth	r3, r3
 8009388:	b2da      	uxtb	r2, r3
 800938a:	4b23      	ldr	r3, [pc, #140]	@ (8009418 <logger+0x380>)
 800938c:	729a      	strb	r2, [r3, #10]
		BloqEventDesh[ED_timeEnd_1] = lowByte(timeSeconds_LW);	//ldw		ED_timeEnd_LW,X;	/ guarda el tiempo final
 800938e:	4b16      	ldr	r3, [pc, #88]	@ (80093e8 <logger+0x350>)
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	b2da      	uxtb	r2, r3
 8009394:	4b20      	ldr	r3, [pc, #128]	@ (8009418 <logger+0x380>)
 8009396:	72da      	strb	r2, [r3, #11]
		BloqEventDesh[ED_tempEvaEnd_H] = teval;		//ldw		X,teval
 8009398:	4b17      	ldr	r3, [pc, #92]	@ (80093f8 <logger+0x360>)
 800939a:	781a      	ldrb	r2, [r3, #0]
 800939c:	4b1e      	ldr	r3, [pc, #120]	@ (8009418 <logger+0x380>)
 800939e:	73da      	strb	r2, [r3, #15]
		BloqEventDesh[ED_tempEvaEnd_L] = tevaf;		//ldw		ED_tempEvaEnd,x;	/ copia el dato de temperatura evaporador
 80093a0:	4b16      	ldr	r3, [pc, #88]	@ (80093fc <logger+0x364>)
 80093a2:	781a      	ldrb	r2, [r3, #0]
 80093a4:	4b1c      	ldr	r3, [pc, #112]	@ (8009418 <logger+0x380>)
 80093a6:	741a      	strb	r2, [r3, #16]

		dirDataLoad = &BloqEventDesh[ED_timeInit_4];//ldw	X,#ED_timeInit_HW
 80093a8:	4b15      	ldr	r3, [pc, #84]	@ (8009400 <logger+0x368>)
 80093aa:	4a1c      	ldr	r2, [pc, #112]	@ (800941c <logger+0x384>)
 80093ac:	601a      	str	r2, [r3, #0]
		//ldw dirDataLoad,X;		/ indica el inicio del bloque de datos a cargar (evento deshielo)
		load_event();			//call	load_event
 80093ae:	f000 fa1b 	bl	80097e8 <load_event>

		flagsEvent[2] = 0;//bres flagsEvent,#2;		/ borra inicio de evento deshielo
 80093b2:	4b09      	ldr	r3, [pc, #36]	@ (80093d8 <logger+0x340>)
 80093b4:	2200      	movs	r2, #0
 80093b6:	709a      	strb	r2, [r3, #2]
		goto power_event;//jra	power_event;	/ contina
 80093b8:	e033      	b.n	8009422 <logger+0x38a>
			goto power_event;//jrne	power_event;/ No, contina sin revisar evento deshielo
 80093ba:	46c0      	nop			@ (mov r8, r8)
 80093bc:	e031      	b.n	8009422 <logger+0x38a>
 80093be:	46c0      	nop			@ (mov r8, r8)
 80093c0:	20000bb4 	.word	0x20000bb4
 80093c4:	20001f90 	.word	0x20001f90
 80093c8:	20001eb8 	.word	0x20001eb8
 80093cc:	200000b8 	.word	0x200000b8
 80093d0:	20000bea 	.word	0x20000bea
 80093d4:	20002004 	.word	0x20002004
 80093d8:	20001f7c 	.word	0x20001f7c
 80093dc:	20000c58 	.word	0x20000c58
 80093e0:	20001e64 	.word	0x20001e64
 80093e4:	20001fa0 	.word	0x20001fa0
 80093e8:	20001e66 	.word	0x20001e66
 80093ec:	20000bcc 	.word	0x20000bcc
 80093f0:	20000bcd 	.word	0x20000bcd
 80093f4:	20001f8c 	.word	0x20001f8c
 80093f8:	20000bce 	.word	0x20000bce
 80093fc:	20000bcf 	.word	0x20000bcf
 8009400:	20000e54 	.word	0x20000e54
 8009404:	20001fa4 	.word	0x20001fa4
 8009408:	20000bc0 	.word	0x20000bc0
 800940c:	20001fb4 	.word	0x20001fb4
 8009410:	20002154 	.word	0x20002154
 8009414:	20001fb8 	.word	0x20001fb8
 8009418:	20001fc8 	.word	0x20001fc8
 800941c:	20001fcc 	.word	0x20001fcc
			goto power_event;//jreq	power_event	/ S, contina sin terminar evento
 8009420:	46c0      	nop			@ (mov r8, r8)

//;		Evento de falla de energa (power-on reset)
//;----------------------------------------------------------
power_event:
		if(retPowerOn != 0 ){//	tnz		retPowerOn
 8009422:	4bc3      	ldr	r3, [pc, #780]	@ (8009730 <logger+0x698>)
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d14c      	bne.n	80094c4 <logger+0x42c>
			//goto alarm_event;//	jrne	alarm_event
			goto wifi_event;
		}
		if(flagsEvent[3]){//	btjt flagsEvent,#3,power_event_end; Ya inici evento de power-on ?
 800942a:	4bc2      	ldr	r3, [pc, #776]	@ (8009734 <logger+0x69c>)
 800942c:	78db      	ldrb	r3, [r3, #3]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d04a      	beq.n	80094c8 <logger+0x430>
			goto power_event_end;
 8009432:	46c0      	nop			@ (mov r8, r8)
//		BloqEventPwrOn[EPo_timeInit_4] = eeTimeUnix1;		//ldw	X,eeTimeUnix1
//		BloqEventPwrOn[EPo_timeInit_3] = eeTimeUnix2;		//ldw	EPo_timeInit_HW,X
//		BloqEventPwrOn[EPo_timeInit_2] = eeTimeUnix3;		//ldw	X,eeTimeUnix3
//		BloqEventPwrOn[EPo_timeInit_1] = eeTimeUnix4;		//ldw	EPo_timeInit_LW,X;	/ guarda el tiempo de inicio

		BloqEventPwrOn[EPo_timeInit_4] = reeTimeUnix1;		//ldw	X,eeTimeUnix1
 8009434:	4bc0      	ldr	r3, [pc, #768]	@ (8009738 <logger+0x6a0>)
 8009436:	781a      	ldrb	r2, [r3, #0]
 8009438:	4bc0      	ldr	r3, [pc, #768]	@ (800973c <logger+0x6a4>)
 800943a:	711a      	strb	r2, [r3, #4]
		BloqEventPwrOn[EPo_timeInit_3] = reeTimeUnix2;		//ldw	EPo_timeInit_HW,X
 800943c:	4bc0      	ldr	r3, [pc, #768]	@ (8009740 <logger+0x6a8>)
 800943e:	781a      	ldrb	r2, [r3, #0]
 8009440:	4bbe      	ldr	r3, [pc, #760]	@ (800973c <logger+0x6a4>)
 8009442:	715a      	strb	r2, [r3, #5]
		BloqEventPwrOn[EPo_timeInit_2] = reeTimeUnix3;		//ldw	X,eeTimeUnix3
 8009444:	4bbf      	ldr	r3, [pc, #764]	@ (8009744 <logger+0x6ac>)
 8009446:	781a      	ldrb	r2, [r3, #0]
 8009448:	4bbc      	ldr	r3, [pc, #752]	@ (800973c <logger+0x6a4>)
 800944a:	719a      	strb	r2, [r3, #6]
		BloqEventPwrOn[EPo_timeInit_1] = reeTimeUnix4;		//ldw	EPo_timeInit_LW,X;	/ guarda el tiempo de inicio
 800944c:	4bbe      	ldr	r3, [pc, #760]	@ (8009748 <logger+0x6b0>)
 800944e:	781a      	ldrb	r2, [r3, #0]
 8009450:	4bba      	ldr	r3, [pc, #744]	@ (800973c <logger+0x6a4>)
 8009452:	71da      	strb	r2, [r3, #7]

		BloqEventPwrOn[EPo_eventType] = 4;//mov	EPo_eventType,#4;	/ carga el tipo de evento (3 para falla de energa)
 8009454:	4bb9      	ldr	r3, [pc, #740]	@ (800973c <logger+0x6a4>)
 8009456:	2204      	movs	r2, #4
 8009458:	731a      	strb	r2, [r3, #12]
		BloqEventPwrOn[EPo_tempAmbInit_H] = tdevl;	//ldw		X,tdevl
 800945a:	4bbc      	ldr	r3, [pc, #752]	@ (800974c <logger+0x6b4>)
 800945c:	781a      	ldrb	r2, [r3, #0]
 800945e:	4bb7      	ldr	r3, [pc, #732]	@ (800973c <logger+0x6a4>)
 8009460:	735a      	strb	r2, [r3, #13]
		BloqEventPwrOn[EPo_tempAmbInit_L] = tdevf;	//ldw	EPo_tempAmbInit,x;	/ carga temperatura ambiente
 8009462:	4bbb      	ldr	r3, [pc, #748]	@ (8009750 <logger+0x6b8>)
 8009464:	781a      	ldrb	r2, [r3, #0]
 8009466:	4bb5      	ldr	r3, [pc, #724]	@ (800973c <logger+0x6a4>)
 8009468:	739a      	strb	r2, [r3, #14]
		BloqEventPwrOn[EPo_voltInit] = voltl;//mov	EPo_voltInit,voltl; /carga voltaje
 800946a:	4bba      	ldr	r3, [pc, #744]	@ (8009754 <logger+0x6bc>)
 800946c:	781a      	ldrb	r2, [r3, #0]
 800946e:	4bb3      	ldr	r3, [pc, #716]	@ (800973c <logger+0x6a4>)
 8009470:	745a      	strb	r2, [r3, #17]


		BloqEventPwrOn[EPo_timeEnd_4] = highByte(timeSeconds_HW);	//ldw		X,timeSeconds_HW
 8009472:	4bb9      	ldr	r3, [pc, #740]	@ (8009758 <logger+0x6c0>)
 8009474:	881b      	ldrh	r3, [r3, #0]
 8009476:	0a1b      	lsrs	r3, r3, #8
 8009478:	b29b      	uxth	r3, r3
 800947a:	b2da      	uxtb	r2, r3
 800947c:	4baf      	ldr	r3, [pc, #700]	@ (800973c <logger+0x6a4>)
 800947e:	721a      	strb	r2, [r3, #8]
		BloqEventPwrOn[EPo_timeEnd_3] = lowByte(timeSeconds_HW);	//ldw		EPo_timeEnd_HW,X
 8009480:	4bb5      	ldr	r3, [pc, #724]	@ (8009758 <logger+0x6c0>)
 8009482:	881b      	ldrh	r3, [r3, #0]
 8009484:	b2da      	uxtb	r2, r3
 8009486:	4bad      	ldr	r3, [pc, #692]	@ (800973c <logger+0x6a4>)
 8009488:	725a      	strb	r2, [r3, #9]
		BloqEventPwrOn[EPo_timeEnd_2] = highByte(timeSeconds_LW);	//ldw		X,timeSeconds_LW
 800948a:	4bb4      	ldr	r3, [pc, #720]	@ (800975c <logger+0x6c4>)
 800948c:	881b      	ldrh	r3, [r3, #0]
 800948e:	0a1b      	lsrs	r3, r3, #8
 8009490:	b29b      	uxth	r3, r3
 8009492:	b2da      	uxtb	r2, r3
 8009494:	4ba9      	ldr	r3, [pc, #676]	@ (800973c <logger+0x6a4>)
 8009496:	729a      	strb	r2, [r3, #10]
		BloqEventPwrOn[EPo_timeEnd_1] = lowByte(timeSeconds_LW);	//ldw		EPo_timeEnd_LW,X;				/ guarda el tiempo final
 8009498:	4bb0      	ldr	r3, [pc, #704]	@ (800975c <logger+0x6c4>)
 800949a:	881b      	ldrh	r3, [r3, #0]
 800949c:	b2da      	uxtb	r2, r3
 800949e:	4ba7      	ldr	r3, [pc, #668]	@ (800973c <logger+0x6a4>)
 80094a0:	72da      	strb	r2, [r3, #11]
		BloqEventPwrOn[EPo_tempEvaEnd_H] = teval;		//ldw X,teval
 80094a2:	4baf      	ldr	r3, [pc, #700]	@ (8009760 <logger+0x6c8>)
 80094a4:	781a      	ldrb	r2, [r3, #0]
 80094a6:	4ba5      	ldr	r3, [pc, #660]	@ (800973c <logger+0x6a4>)
 80094a8:	73da      	strb	r2, [r3, #15]
		BloqEventPwrOn[EPo_tempEvaEnd_L] = tevaf;		//ldw		EPo_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 80094aa:	4bae      	ldr	r3, [pc, #696]	@ (8009764 <logger+0x6cc>)
 80094ac:	781a      	ldrb	r2, [r3, #0]
 80094ae:	4ba3      	ldr	r3, [pc, #652]	@ (800973c <logger+0x6a4>)
 80094b0:	741a      	strb	r2, [r3, #16]


		dirDataLoad = &BloqEventPwrOn[EPo_timeInit_4];	//ldw X,#EPo_timeInit_HW
 80094b2:	4bad      	ldr	r3, [pc, #692]	@ (8009768 <logger+0x6d0>)
 80094b4:	4aad      	ldr	r2, [pc, #692]	@ (800976c <logger+0x6d4>)
 80094b6:	601a      	str	r2, [r3, #0]
		//ldw	dirDataLoad,X;		/ indica el inicio del bloque de datos a cargar (evento deshielo)
		load_event();				//call	load_event
 80094b8:	f000 f996 	bl	80097e8 <load_event>

		flagsEvent[3] = 0;//bres flagsEvent,#3;	/ borra inicio de evento power-on
 80094bc:	4b9d      	ldr	r3, [pc, #628]	@ (8009734 <logger+0x69c>)
 80094be:	2200      	movs	r2, #0
 80094c0:	70da      	strb	r2, [r3, #3]
		goto wifi_event;		//jra		wifi_event;
 80094c2:	e002      	b.n	80094ca <logger+0x432>
			goto wifi_event;
 80094c4:	46c0      	nop			@ (mov r8, r8)
 80094c6:	e000      	b.n	80094ca <logger+0x432>
		goto wifi_event;
 80094c8:	46c0      	nop			@ (mov r8, r8)

//;----------------------------------------------------------
//;										Evento de wifi
//;----------------------------------------------------------
wifi_event:
		if(flagsEvent[4])		// btjt	flagsEvent,#4,ask_wfE_end;	/ ya haba iniciado evento wifi? S, checa si ya se termina evento
 80094ca:	4b9a      	ldr	r3, [pc, #616]	@ (8009734 <logger+0x69c>)
 80094cc:	791b      	ldrb	r3, [r3, #4]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d137      	bne.n	8009542 <logger+0x4aa>
			goto ask_wfE_end;
ask_wfE_start:
 80094d2:	46c0      	nop			@ (mov r8, r8)
		if(!flagsTxControl[f_statWIFI])// btjf	flagsTxControl,#f_statWIFI,wifi_event_start; Hubo desconexin con servidor Wifi ? Si, inicia evento falla wifi
 80094d4:	4ba6      	ldr	r3, [pc, #664]	@ (8009770 <logger+0x6d8>)
 80094d6:	789b      	ldrb	r3, [r3, #2]
 80094d8:	2201      	movs	r2, #1
 80094da:	4053      	eors	r3, r2
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d100      	bne.n	80094e4 <logger+0x44c>
 80094e2:	e071      	b.n	80095c8 <logger+0x530>
			goto wifi_event_start;
 80094e4:	46c0      	nop			@ (mov r8, r8)
		goto alarm_event;			// jra		alarm_event;						/ No, contina sin revisar evento wifi

wifi_event_start:
		//ldw		X,timeSeconds_HW
		BloqEventWiFiEx[WF_timeInit_4] = highByte(timeSeconds_HW);	//ldw		WF_timeInit_HW,X
 80094e6:	4b9c      	ldr	r3, [pc, #624]	@ (8009758 <logger+0x6c0>)
 80094e8:	881b      	ldrh	r3, [r3, #0]
 80094ea:	0a1b      	lsrs	r3, r3, #8
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	b2da      	uxtb	r2, r3
 80094f0:	4ba0      	ldr	r3, [pc, #640]	@ (8009774 <logger+0x6dc>)
 80094f2:	711a      	strb	r2, [r3, #4]
		BloqEventWiFiEx[WF_timeInit_3] = lowByte(timeSeconds_HW);
 80094f4:	4b98      	ldr	r3, [pc, #608]	@ (8009758 <logger+0x6c0>)
 80094f6:	881b      	ldrh	r3, [r3, #0]
 80094f8:	b2da      	uxtb	r2, r3
 80094fa:	4b9e      	ldr	r3, [pc, #632]	@ (8009774 <logger+0x6dc>)
 80094fc:	715a      	strb	r2, [r3, #5]
		//ldw		X,timeSeconds_LW
		BloqEventWiFiEx[WF_timeInit_2] = highByte(timeSeconds_LW);//ldw		WF_timeInit_LW,X;				/ guarda el tiempo de inicio
 80094fe:	4b97      	ldr	r3, [pc, #604]	@ (800975c <logger+0x6c4>)
 8009500:	881b      	ldrh	r3, [r3, #0]
 8009502:	0a1b      	lsrs	r3, r3, #8
 8009504:	b29b      	uxth	r3, r3
 8009506:	b2da      	uxtb	r2, r3
 8009508:	4b9a      	ldr	r3, [pc, #616]	@ (8009774 <logger+0x6dc>)
 800950a:	719a      	strb	r2, [r3, #6]
		BloqEventWiFiEx[WF_timeInit_1] = lowByte(timeSeconds_LW);
 800950c:	4b93      	ldr	r3, [pc, #588]	@ (800975c <logger+0x6c4>)
 800950e:	881b      	ldrh	r3, [r3, #0]
 8009510:	b2da      	uxtb	r2, r3
 8009512:	4b98      	ldr	r3, [pc, #608]	@ (8009774 <logger+0x6dc>)
 8009514:	71da      	strb	r2, [r3, #7]

		BloqEventWiFiEx[WF_eventType] = 5;//mov		WF_eventType,#5;				/ carga el tipo de evento (5 para wifi)
 8009516:	4b97      	ldr	r3, [pc, #604]	@ (8009774 <logger+0x6dc>)
 8009518:	2205      	movs	r2, #5
 800951a:	731a      	strb	r2, [r3, #12]
		//ldw		X,tdevl
		BloqEventWiFiEx[WF_tempAmbInit_H] = tdevl;		//ldw		WF_tempAmbInit,x;				/ carga temperatura ambiente
 800951c:	4b8b      	ldr	r3, [pc, #556]	@ (800974c <logger+0x6b4>)
 800951e:	781a      	ldrb	r2, [r3, #0]
 8009520:	4b94      	ldr	r3, [pc, #592]	@ (8009774 <logger+0x6dc>)
 8009522:	735a      	strb	r2, [r3, #13]
		BloqEventWiFiEx[WF_tempAmbInit_L] = tdevf;
 8009524:	4b8a      	ldr	r3, [pc, #552]	@ (8009750 <logger+0x6b8>)
 8009526:	781a      	ldrb	r2, [r3, #0]
 8009528:	4b92      	ldr	r3, [pc, #584]	@ (8009774 <logger+0x6dc>)
 800952a:	739a      	strb	r2, [r3, #14]
		BloqEventWiFiEx[WF_voltInit] = voltl;		//mov		WF_voltInit,voltl; /carga voltaje
 800952c:	4b89      	ldr	r3, [pc, #548]	@ (8009754 <logger+0x6bc>)
 800952e:	781a      	ldrb	r2, [r3, #0]
 8009530:	4b90      	ldr	r3, [pc, #576]	@ (8009774 <logger+0x6dc>)
 8009532:	745a      	strb	r2, [r3, #17]
		flagsEvent[4] = 1;			//bset	flagsEvent,#4;					/ indica que el evento wifi ya inici
 8009534:	4b7f      	ldr	r3, [pc, #508]	@ (8009734 <logger+0x69c>)
 8009536:	2201      	movs	r2, #1
 8009538:	711a      	strb	r2, [r3, #4]
		/* Se Agrega Sentencia del CTOFF
		 * CGM 27/05/2025
		 */
		temp_wifiEvent = 60;
 800953a:	4b8f      	ldr	r3, [pc, #572]	@ (8009778 <logger+0x6e0>)
 800953c:	223c      	movs	r2, #60	@ 0x3c
 800953e:	701a      	strb	r2, [r3, #0]

		goto alarm_event;			//jp		alarm_event;						/ contina
 8009540:	e045      	b.n	80095ce <logger+0x536>
			goto ask_wfE_end;
 8009542:	46c0      	nop			@ (mov r8, r8)
//			goto wifi_event_end;

		/* Se Agrega Rutina del CTOFF
		 * CGM 27/05/2025
		 */
		if(!flagsTxControl[f_statWIFI])
 8009544:	4b8a      	ldr	r3, [pc, #552]	@ (8009770 <logger+0x6d8>)
 8009546:	789b      	ldrb	r3, [r3, #2]
 8009548:	2201      	movs	r2, #1
 800954a:	4053      	eors	r3, r2
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b00      	cmp	r3, #0
 8009550:	d13c      	bne.n	80095cc <logger+0x534>
			goto alarm_event;				//		btjf	flagsTxControl,#f_statWIFI,alarm_event; Volvi la conexin wifi ? S, termina evento falla de wifi
		if(flagsTxControl[f_auxEventWIFI])
 8009552:	4b87      	ldr	r3, [pc, #540]	@ (8009770 <logger+0x6d8>)
 8009554:	79db      	ldrb	r3, [r3, #7]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d107      	bne.n	800956a <logger+0x4d2>
			goto wifi_event_end;			//		btjt	flagsTxControl,#f_auxEventWIFI,wifi_event_end;  Si viene con bandera auxiliara arriba ignora tirmpo minimo de fallas (viene de un reset)
		if(temp_wifiEvent == 0)				//		tnz		temp_wifiEvent;					/ la duracin minima se cumpli ?
 800955a:	4b87      	ldr	r3, [pc, #540]	@ (8009778 <logger+0x6e0>)
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d005      	beq.n	800956e <logger+0x4d6>
			goto wifi_event_end;			//		jreq	wifi_event_end;					/ S, cierra evento
		flagsEvent[1] = 0;					//		bres	flagsEvent,#4;					/ NO, borra inicio de evento wifi
 8009562:	4b74      	ldr	r3, [pc, #464]	@ (8009734 <logger+0x69c>)
 8009564:	2200      	movs	r2, #0
 8009566:	705a      	strb	r2, [r3, #1]
		goto alarm_event;					//		jra		alarm_event;						/ contina sin grabar evento
 8009568:	e031      	b.n	80095ce <logger+0x536>
			goto wifi_event_end;			//		btjt	flagsTxControl,#f_auxEventWIFI,wifi_event_end;  Si viene con bandera auxiliara arriba ignora tirmpo minimo de fallas (viene de un reset)
 800956a:	46c0      	nop			@ (mov r8, r8)
 800956c:	e000      	b.n	8009570 <logger+0x4d8>
			goto wifi_event_end;			//		jreq	wifi_event_end;					/ S, cierra evento
 800956e:	46c0      	nop			@ (mov r8, r8)

wifi_event_end:
		/* Se Agrega Sentencia del CTOFF
		 * CGM 27/05/2025
		 */
		flagsTxControl[f_auxEventWIFI] = 0;		//bres	flagsTxControl,#f_auxEventWIFI ; borra bandera auxiliar
 8009570:	4b7f      	ldr	r3, [pc, #508]	@ (8009770 <logger+0x6d8>)
 8009572:	2200      	movs	r2, #0
 8009574:	71da      	strb	r2, [r3, #7]

		//ldw		X,timeSeconds_HW
		BloqEventWiFiEx[WF_timeEnd_4] = highByte(timeSeconds_HW);	//ldw		WF_timeEnd_HW,X
 8009576:	4b78      	ldr	r3, [pc, #480]	@ (8009758 <logger+0x6c0>)
 8009578:	881b      	ldrh	r3, [r3, #0]
 800957a:	0a1b      	lsrs	r3, r3, #8
 800957c:	b29b      	uxth	r3, r3
 800957e:	b2da      	uxtb	r2, r3
 8009580:	4b7c      	ldr	r3, [pc, #496]	@ (8009774 <logger+0x6dc>)
 8009582:	721a      	strb	r2, [r3, #8]
		BloqEventWiFiEx[WF_timeEnd_3] = lowByte(timeSeconds_HW);
 8009584:	4b74      	ldr	r3, [pc, #464]	@ (8009758 <logger+0x6c0>)
 8009586:	881b      	ldrh	r3, [r3, #0]
 8009588:	b2da      	uxtb	r2, r3
 800958a:	4b7a      	ldr	r3, [pc, #488]	@ (8009774 <logger+0x6dc>)
 800958c:	725a      	strb	r2, [r3, #9]
		//ldw		X,timeSeconds_LW
		BloqEventWiFiEx[WF_timeEnd_2] = highByte(timeSeconds_LW);//ldw		WF_timeEnd_LW,X;				/ guarda el tiempo final
 800958e:	4b73      	ldr	r3, [pc, #460]	@ (800975c <logger+0x6c4>)
 8009590:	881b      	ldrh	r3, [r3, #0]
 8009592:	0a1b      	lsrs	r3, r3, #8
 8009594:	b29b      	uxth	r3, r3
 8009596:	b2da      	uxtb	r2, r3
 8009598:	4b76      	ldr	r3, [pc, #472]	@ (8009774 <logger+0x6dc>)
 800959a:	729a      	strb	r2, [r3, #10]
		BloqEventWiFiEx[WF_timeEnd_1] = lowByte(timeSeconds_LW);
 800959c:	4b6f      	ldr	r3, [pc, #444]	@ (800975c <logger+0x6c4>)
 800959e:	881b      	ldrh	r3, [r3, #0]
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	4b74      	ldr	r3, [pc, #464]	@ (8009774 <logger+0x6dc>)
 80095a4:	72da      	strb	r2, [r3, #11]
		//ldw		X,teval
		BloqEventWiFiEx[WF_tempEvaEnd_H] = teval;//ldw		WF_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 80095a6:	4b6e      	ldr	r3, [pc, #440]	@ (8009760 <logger+0x6c8>)
 80095a8:	781a      	ldrb	r2, [r3, #0]
 80095aa:	4b72      	ldr	r3, [pc, #456]	@ (8009774 <logger+0x6dc>)
 80095ac:	73da      	strb	r2, [r3, #15]
		BloqEventWiFiEx[WF_tempEvaEnd_L] = tevaf;
 80095ae:	4b6d      	ldr	r3, [pc, #436]	@ (8009764 <logger+0x6cc>)
 80095b0:	781a      	ldrb	r2, [r3, #0]
 80095b2:	4b70      	ldr	r3, [pc, #448]	@ (8009774 <logger+0x6dc>)
 80095b4:	741a      	strb	r2, [r3, #16]
		//ldw		X,#WF_timeInit_HW
		dirDataLoad = &BloqEventWiFiEx[WF_timeInit_4];//ldw		dirDataLoad,X;					/ indica el inicio del bloque de datos a cargar (evento wifi)
 80095b6:	4b6c      	ldr	r3, [pc, #432]	@ (8009768 <logger+0x6d0>)
 80095b8:	4a70      	ldr	r2, [pc, #448]	@ (800977c <logger+0x6e4>)
 80095ba:	601a      	str	r2, [r3, #0]
		load_event();//call	load_event
 80095bc:	f000 f914 	bl	80097e8 <load_event>

		flagsEvent[4] = 0;//bres	flagsEvent,#4;
 80095c0:	4b5c      	ldr	r3, [pc, #368]	@ (8009734 <logger+0x69c>)
 80095c2:	2200      	movs	r2, #0
 80095c4:	711a      	strb	r2, [r3, #4]

		goto alarm_event;//jra alarm_event;	/contina
 80095c6:	e002      	b.n	80095ce <logger+0x536>
		goto alarm_event;			// jra		alarm_event;						/ No, contina sin revisar evento wifi
 80095c8:	46c0      	nop			@ (mov r8, r8)
 80095ca:	e000      	b.n	80095ce <logger+0x536>
			goto alarm_event;				//		btjf	flagsTxControl,#f_statWIFI,alarm_event; Volvi la conexin wifi ? S, termina evento falla de wifi
 80095cc:	46c0      	nop			@ (mov r8, r8)


//;		Evento de alarma
//;----------------------------------------------------------
alarm_event:
		goto data_logg; //jp data_logg
 80095ce:	46c0      	nop			@ (mov r8, r8)

//;===========================================================
//;										LOGGER DE DATOS
//;===========================================================
data_logg:
		if(flagsWIFI[f_timeLoggerSend])//btjt		flagsWIFI,#f_timeLoggerSend,jmp_fin_logger; No loggear hasta terminar Tx
 80095d0:	4b6b      	ldr	r3, [pc, #428]	@ (8009780 <logger+0x6e8>)
 80095d2:	785b      	ldrb	r3, [r3, #1]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d108      	bne.n	80095ea <logger+0x552>
			goto jmp_fin_logger;
		if(flagsLogger[5]){//btjt	flagsLogger,#5,jmp_fin_logger; No loggear hasta terminar Tx
 80095d8:	4b6a      	ldr	r3, [pc, #424]	@ (8009784 <logger+0x6ec>)
 80095da:	795b      	ldrb	r3, [r3, #5]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d106      	bne.n	80095ee <logger+0x556>
			goto jmp_fin_logger;
		}
		//ld A,cntLogger_H;
		//or A,cntLogger_L;		/ Ya es tiempo de tomar datos?
		if(cntLogger_H  == 0){
 80095e0:	4b69      	ldr	r3, [pc, #420]	@ (8009788 <logger+0x6f0>)
 80095e2:	881b      	ldrh	r3, [r3, #0]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d004      	beq.n	80095f2 <logger+0x55a>
			goto logger_02; //jreq	logger_02;	/ s, continua
		}
jmp_fin_logger:
 80095e8:	e002      	b.n	80095f0 <logger+0x558>
			goto jmp_fin_logger;
 80095ea:	46c0      	nop			@ (mov r8, r8)
 80095ec:	e09d      	b.n	800972a <logger+0x692>
			goto jmp_fin_logger;
 80095ee:	46c0      	nop			@ (mov r8, r8)
        goto fin_logger; //jp fin_logger
 80095f0:	e09b      	b.n	800972a <logger+0x692>
			goto logger_02; //jreq	logger_02;	/ s, continua
 80095f2:	46c0      	nop			@ (mov r8, r8)

		//mov wreg,loggerTime;	/ Toma el tiempo de loggeo en minutos
		//ldw Y,#60;	/ Nmero de segundos por minuto
		//call	mult1x2;	/ Multiplicalos
		//mov cntLogger_L,resull;
        cntLogger_H = Plantilla[loggerTime] * 60;//mov	cntLogger_H,resulh;		/ Carga el Tiempo total en segundos
 80095f4:	4b65      	ldr	r3, [pc, #404]	@ (800978c <logger+0x6f4>)
 80095f6:	2251      	movs	r2, #81	@ 0x51
 80095f8:	5c9b      	ldrb	r3, [r3, r2]
 80095fa:	001a      	movs	r2, r3
 80095fc:	233c      	movs	r3, #60	@ 0x3c
 80095fe:	4353      	muls	r3, r2
 8009600:	b29a      	uxth	r2, r3
 8009602:	4b61      	ldr	r3, [pc, #388]	@ (8009788 <logger+0x6f0>)
 8009604:	801a      	strh	r2, [r3, #0]
        //DEBUG***********DEBUG---------DEBUG
        //cntLogger_H = 30;  // valor de prueba a cada 10 segundos tomar muestras
        //DEBUG***********DEBUG---------DEBUG


        BloqDatalooger[timeLogg_4] = highByte(timeSeconds_HW);
 8009606:	4b54      	ldr	r3, [pc, #336]	@ (8009758 <logger+0x6c0>)
 8009608:	881b      	ldrh	r3, [r3, #0]
 800960a:	0a1b      	lsrs	r3, r3, #8
 800960c:	b29b      	uxth	r3, r3
 800960e:	b2da      	uxtb	r2, r3
 8009610:	4b5f      	ldr	r3, [pc, #380]	@ (8009790 <logger+0x6f8>)
 8009612:	701a      	strb	r2, [r3, #0]
        BloqDatalooger[timeLogg_3] = lowByte(timeSeconds_HW);
 8009614:	4b50      	ldr	r3, [pc, #320]	@ (8009758 <logger+0x6c0>)
 8009616:	881b      	ldrh	r3, [r3, #0]
 8009618:	b2da      	uxtb	r2, r3
 800961a:	4b5d      	ldr	r3, [pc, #372]	@ (8009790 <logger+0x6f8>)
 800961c:	705a      	strb	r2, [r3, #1]
        BloqDatalooger[timeLogg_2] = highByte(timeSeconds_LW);
 800961e:	4b4f      	ldr	r3, [pc, #316]	@ (800975c <logger+0x6c4>)
 8009620:	881b      	ldrh	r3, [r3, #0]
 8009622:	0a1b      	lsrs	r3, r3, #8
 8009624:	b29b      	uxth	r3, r3
 8009626:	b2da      	uxtb	r2, r3
 8009628:	4b59      	ldr	r3, [pc, #356]	@ (8009790 <logger+0x6f8>)
 800962a:	709a      	strb	r2, [r3, #2]
        BloqDatalooger[timeLogg_1] = lowByte(timeSeconds_LW);
 800962c:	4b4b      	ldr	r3, [pc, #300]	@ (800975c <logger+0x6c4>)
 800962e:	881b      	ldrh	r3, [r3, #0]
 8009630:	b2da      	uxtb	r2, r3
 8009632:	4b57      	ldr	r3, [pc, #348]	@ (8009790 <logger+0x6f8>)
 8009634:	70da      	strb	r2, [r3, #3]

        //;---- Prepara datos a loggear
        BloqDatalooger[tempAmbLogg_H] = tdevl;	//ldw	X,tdevl
 8009636:	4b45      	ldr	r3, [pc, #276]	@ (800974c <logger+0x6b4>)
 8009638:	781a      	ldrb	r2, [r3, #0]
 800963a:	4b55      	ldr	r3, [pc, #340]	@ (8009790 <logger+0x6f8>)
 800963c:	711a      	strb	r2, [r3, #4]
        BloqDatalooger[tempAmbLogg_L] = tdevf;	//ldw	tempAmbLogg,x;/ copia el dato de temperatura ambiente
 800963e:	4b44      	ldr	r3, [pc, #272]	@ (8009750 <logger+0x6b8>)
 8009640:	781a      	ldrb	r2, [r3, #0]
 8009642:	4b53      	ldr	r3, [pc, #332]	@ (8009790 <logger+0x6f8>)
 8009644:	715a      	strb	r2, [r3, #5]
        BloqDatalooger[tempEvaLogg_H] = teval;//ldw	X,teval
 8009646:	4b46      	ldr	r3, [pc, #280]	@ (8009760 <logger+0x6c8>)
 8009648:	781a      	ldrb	r2, [r3, #0]
 800964a:	4b51      	ldr	r3, [pc, #324]	@ (8009790 <logger+0x6f8>)
 800964c:	719a      	strb	r2, [r3, #6]
        BloqDatalooger[tempEvaLogg_L] = tevaf;//ldw	tempEvaLogg,x;/ copia el dato de temperatura evaporador
 800964e:	4b45      	ldr	r3, [pc, #276]	@ (8009764 <logger+0x6cc>)
 8009650:	781a      	ldrb	r2, [r3, #0]
 8009652:	4b4f      	ldr	r3, [pc, #316]	@ (8009790 <logger+0x6f8>)
 8009654:	71da      	strb	r2, [r3, #7]
        BloqDatalooger[voltLogg] = voltl;		//mov	voltLogg,voltl;	/ toma el volatje de la funcin de medicin rms
 8009656:	4b3f      	ldr	r3, [pc, #252]	@ (8009754 <logger+0x6bc>)
 8009658:	781a      	ldrb	r2, [r3, #0]
 800965a:	4b4d      	ldr	r3, [pc, #308]	@ (8009790 <logger+0x6f8>)
 800965c:	721a      	strb	r2, [r3, #8]



         //;---- Pasa los datos necesarios a la subrutina
         //ldw		X,#data_buffer
         dirBuffer = &data_buffer[0];	//ldw		dirBuffer,X
 800965e:	4b4d      	ldr	r3, [pc, #308]	@ (8009794 <logger+0x6fc>)
 8009660:	4a4d      	ldr	r2, [pc, #308]	@ (8009798 <logger+0x700>)
 8009662:	601a      	str	r2, [r3, #0]
         //ldw	X,#timeSeconds_HW
         dirDataLoad = &BloqDatalooger[timeLogg_4];//ldw	dirDataLoad,X
 8009664:	4b40      	ldr	r3, [pc, #256]	@ (8009768 <logger+0x6d0>)
 8009666:	4a4a      	ldr	r2, [pc, #296]	@ (8009790 <logger+0x6f8>)
 8009668:	601a      	str	r2, [r3, #0]
         //ldw	X,#dataLogger
         dirLogger = &dataLogger[0];//ldw	dirLogger,X
 800966a:	4b4c      	ldr	r3, [pc, #304]	@ (800979c <logger+0x704>)
 800966c:	4a4c      	ldr	r2, [pc, #304]	@ (80097a0 <logger+0x708>)
 800966e:	601a      	str	r2, [r3, #0]

         // CGM 16/04/2025;  se agrega la direccion del buffer de la Pagina del logger de Datos.
         dirBufferPage = &bufferPageDATA[0];
 8009670:	4b4c      	ldr	r3, [pc, #304]	@ (80097a4 <logger+0x70c>)
 8009672:	4a4d      	ldr	r2, [pc, #308]	@ (80097a8 <logger+0x710>)
 8009674:	601a      	str	r2, [r3, #0]

         numBlock = 96;//mov numBlock,#96
 8009676:	4b4d      	ldr	r3, [pc, #308]	@ (80097ac <logger+0x714>)
 8009678:	2260      	movs	r2, #96	@ 0x60
 800967a:	701a      	strb	r2, [r3, #0]
         numByte = 9;//mov	numByte,#9
 800967c:	4b4c      	ldr	r3, [pc, #304]	@ (80097b0 <logger+0x718>)
 800967e:	2209      	movs	r2, #9
 8009680:	701a      	strb	r2, [r3, #0]
         cntBlockFlash = cntBlockDATA;//mov	cntBlockFlash,cntBlockDATA
 8009682:	4b4c      	ldr	r3, [pc, #304]	@ (80097b4 <logger+0x71c>)
 8009684:	781a      	ldrb	r2, [r3, #0]
 8009686:	4b4c      	ldr	r3, [pc, #304]	@ (80097b8 <logger+0x720>)
 8009688:	701a      	strb	r2, [r3, #0]
         cntByteBlock = cntByteBlockDATA;//mov	cntByteBlock,cntByteBlockDATA
 800968a:	4b4c      	ldr	r3, [pc, #304]	@ (80097bc <logger+0x724>)
 800968c:	781a      	ldrb	r2, [r3, #0]
 800968e:	4b4c      	ldr	r3, [pc, #304]	@ (80097c0 <logger+0x728>)
 8009690:	701a      	strb	r2, [r3, #0]
         //div X,A; / obtn el nmero de capturas enteras por bloque de flash
         //ld A,numByte;
         //mul X,A;	/	obten el numero de bytes a almacenar por bloque de flash
         //ld A,xl
         //ld wreg,A / wreg pasa como un dato ms para la siguiente subrutina
         STM8_A = (128 / numByte);		 // obtn el nmero de capturas enteras por bloque de flash
 8009692:	4b47      	ldr	r3, [pc, #284]	@ (80097b0 <logger+0x718>)
 8009694:	781b      	ldrb	r3, [r3, #0]
 8009696:	0019      	movs	r1, r3
 8009698:	2080      	movs	r0, #128	@ 0x80
 800969a:	f7f6 fdc7 	bl	800022c <__divsi3>
 800969e:	0003      	movs	r3, r0
 80096a0:	b2da      	uxtb	r2, r3
 80096a2:	4b48      	ldr	r3, [pc, #288]	@ (80097c4 <logger+0x72c>)
 80096a4:	701a      	strb	r2, [r3, #0]
         wreg = STM8_A * numByte;
 80096a6:	4b47      	ldr	r3, [pc, #284]	@ (80097c4 <logger+0x72c>)
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	4a41      	ldr	r2, [pc, #260]	@ (80097b0 <logger+0x718>)
 80096ac:	7812      	ldrb	r2, [r2, #0]
 80096ae:	4353      	muls	r3, r2
 80096b0:	b2da      	uxtb	r2, r3
 80096b2:	4b45      	ldr	r3, [pc, #276]	@ (80097c8 <logger+0x730>)
 80096b4:	701a      	strb	r2, [r3, #0]

         //ldw		X,cntRegDATA
         if(cntRegDATA>0)
 80096b6:	4b45      	ldr	r3, [pc, #276]	@ (80097cc <logger+0x734>)
 80096b8:	881b      	ldrh	r3, [r3, #0]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d005      	beq.n	80096ca <logger+0x632>
        	 cntRegDATA++;	//incw	X
 80096be:	4b43      	ldr	r3, [pc, #268]	@ (80097cc <logger+0x734>)
 80096c0:	881b      	ldrh	r3, [r3, #0]
 80096c2:	3301      	adds	r3, #1
 80096c4:	b29a      	uxth	r2, r3
 80096c6:	4b41      	ldr	r3, [pc, #260]	@ (80097cc <logger+0x734>)
 80096c8:	801a      	strh	r2, [r3, #0]

		//;Se agrega un limite para el contador de registros de datos (1120 registros en 10k de memoria ) (14 registros por cada 128 bytes)
		//cpw		X,#1343
		if(cntRegDATA<1343)//jrult	no_clrREG_01
 80096ca:	4b40      	ldr	r3, [pc, #256]	@ (80097cc <logger+0x734>)
 80096cc:	881b      	ldrh	r3, [r3, #0]
 80096ce:	4a40      	ldr	r2, [pc, #256]	@ (80097d0 <logger+0x738>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d903      	bls.n	80096dc <logger+0x644>
			goto no_clrREG_01;
		cntRegDATA = 1343;// ldw		X,#1343
 80096d4:	4b3d      	ldr	r3, [pc, #244]	@ (80097cc <logger+0x734>)
 80096d6:	4a3f      	ldr	r2, [pc, #252]	@ (80097d4 <logger+0x73c>)
 80096d8:	801a      	strh	r2, [r3, #0]
 80096da:	e000      	b.n	80096de <logger+0x646>
			goto no_clrREG_01;
 80096dc:	46c0      	nop			@ (mov r8, r8)
no_clrREG_01:


         //ldw cntRegDATA,X
         cntReg = cntRegDATA;//ldw cntReg,X
 80096de:	4b3b      	ldr	r3, [pc, #236]	@ (80097cc <logger+0x734>)
 80096e0:	881a      	ldrh	r2, [r3, #0]
 80096e2:	4b3d      	ldr	r3, [pc, #244]	@ (80097d8 <logger+0x740>)
 80096e4:	801a      	strh	r2, [r3, #0]
		 //ldw X,#eeCntRegDATA
 		 cntRegPNT = &eeCntRegDATA;	//ldw cntRegPNT,X
 80096e6:	4b3d      	ldr	r3, [pc, #244]	@ (80097dc <logger+0x744>)
 80096e8:	4a3d      	ldr	r2, [pc, #244]	@ (80097e0 <logger+0x748>)
 80096ea:	601a      	str	r2, [r3, #0]
 		 reeCntRegDATA = cntReg;
 80096ec:	4b3a      	ldr	r3, [pc, #232]	@ (80097d8 <logger+0x740>)
 80096ee:	881a      	ldrh	r2, [r3, #0]
 80096f0:	4b3c      	ldr	r3, [pc, #240]	@ (80097e4 <logger+0x74c>)
 80096f2:	801a      	strh	r2, [r3, #0]

 		 load_buffer_logger();		//call	load_buffer_logger
 80096f4:	f000 f906 	bl	8009904 <load_buffer_logger>

         //;---- Recupera datos de la subrutina
         cntBlockDATA = cntBlockFlash;//mov	cntBlockDATA,cntBlockFlash
 80096f8:	4b2f      	ldr	r3, [pc, #188]	@ (80097b8 <logger+0x720>)
 80096fa:	781a      	ldrb	r2, [r3, #0]
 80096fc:	4b2d      	ldr	r3, [pc, #180]	@ (80097b4 <logger+0x71c>)
 80096fe:	701a      	strb	r2, [r3, #0]
         cntByteBlockDATA = cntByteBlock;//mov	cntByteBlockDATA,cntByteBlock
 8009700:	4b2f      	ldr	r3, [pc, #188]	@ (80097c0 <logger+0x728>)
 8009702:	781a      	ldrb	r2, [r3, #0]
 8009704:	4b2d      	ldr	r3, [pc, #180]	@ (80097bc <logger+0x724>)
 8009706:	701a      	strb	r2, [r3, #0]
         if(!flagsLogger[0]){//btjf	flagsLogger,#0,noFullLoggerDATA; Se report que se alcanz el limite de logger ? (mximo nmero de bloques)
 8009708:	4b1e      	ldr	r3, [pc, #120]	@ (8009784 <logger+0x6ec>)
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	2201      	movs	r2, #1
 800970e:	4053      	eors	r3, r2
 8009710:	b2db      	uxtb	r3, r3
 8009712:	2b00      	cmp	r3, #0
 8009714:	d106      	bne.n	8009724 <logger+0x68c>
        	 	 goto noFullLoggerDATA;
         }
		flagsLogger[0] = 0;//bres	flagsLogger,#0
 8009716:	4b1b      	ldr	r3, [pc, #108]	@ (8009784 <logger+0x6ec>)
 8009718:	2200      	movs	r2, #0
 800971a:	701a      	strb	r2, [r3, #0]
		flagsLogger[1] = 1;//bset	flagsLogger,#1;					/ Indica que se llen el logger de dato al menos una vez
 800971c:	4b19      	ldr	r3, [pc, #100]	@ (8009784 <logger+0x6ec>)
 800971e:	2201      	movs	r2, #1
 8009720:	705a      	strb	r2, [r3, #1]
noFullLoggerDATA:

		goto fin_logger; //jp fin_logger;
 8009722:	e002      	b.n	800972a <logger+0x692>
        	 	 goto noFullLoggerDATA;
 8009724:	46c0      	nop			@ (mov r8, r8)
		goto fin_logger; //jp fin_logger;
 8009726:	e000      	b.n	800972a <logger+0x692>
		goto fin_logger; //jp fin_logger
 8009728:	46c0      	nop			@ (mov r8, r8)


fin_logger:

}
 800972a:	46c0      	nop			@ (mov r8, r8)
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}
 8009730:	20002152 	.word	0x20002152
 8009734:	20001f7c 	.word	0x20001f7c
 8009738:	20000d2d 	.word	0x20000d2d
 800973c:	20001fdc 	.word	0x20001fdc
 8009740:	20000d2e 	.word	0x20000d2e
 8009744:	20000d2f 	.word	0x20000d2f
 8009748:	20000d30 	.word	0x20000d30
 800974c:	20000bcc 	.word	0x20000bcc
 8009750:	20000bcd 	.word	0x20000bcd
 8009754:	20000bea 	.word	0x20000bea
 8009758:	20001e64 	.word	0x20001e64
 800975c:	20001e66 	.word	0x20001e66
 8009760:	20000bce 	.word	0x20000bce
 8009764:	20000bcf 	.word	0x20000bcf
 8009768:	20000e54 	.word	0x20000e54
 800976c:	20001fe0 	.word	0x20001fe0
 8009770:	200021b0 	.word	0x200021b0
 8009774:	200021c4 	.word	0x200021c4
 8009778:	200021d6 	.word	0x200021d6
 800977c:	200021c8 	.word	0x200021c8
 8009780:	20002004 	.word	0x20002004
 8009784:	20001eb8 	.word	0x20001eb8
 8009788:	20000e44 	.word	0x20000e44
 800978c:	200000b8 	.word	0x200000b8
 8009790:	20001e68 	.word	0x20001e68
 8009794:	20000e50 	.word	0x20000e50
 8009798:	20000d38 	.word	0x20000d38
 800979c:	20000e4c 	.word	0x20000e4c
 80097a0:	0803c000 	.word	0x0803c000
 80097a4:	20001e60 	.word	0x20001e60
 80097a8:	20000e60 	.word	0x20000e60
 80097ac:	20000e49 	.word	0x20000e49
 80097b0:	20000e4a 	.word	0x20000e4a
 80097b4:	20000e59 	.word	0x20000e59
 80097b8:	20000e46 	.word	0x20000e46
 80097bc:	20000e58 	.word	0x20000e58
 80097c0:	20000e47 	.word	0x20000e47
 80097c4:	200008d4 	.word	0x200008d4
 80097c8:	20000b70 	.word	0x20000b70
 80097cc:	200020ea 	.word	0x200020ea
 80097d0:	0000053e 	.word	0x0000053e
 80097d4:	0000053f 	.word	0x0000053f
 80097d8:	200020ee 	.word	0x200020ee
 80097dc:	200020f0 	.word	0x200020f0
 80097e0:	0803f810 	.word	0x0803f810
 80097e4:	20000d32 	.word	0x20000d32

080097e8 <load_event>:
void load_event(){
 80097e8:	b580      	push	{r7, lr}
 80097ea:	af00      	add	r7, sp, #0
				//;---- Pasa los datos necesarios a la subrutina

		//ldw		X,#event_buffer
		dirBuffer = &event_buffer[0];//ldw		dirBuffer,X;/ indica la direccin del buffer a cargar
 80097ec:	4b2f      	ldr	r3, [pc, #188]	@ (80098ac <load_event+0xc4>)
 80097ee:	4a30      	ldr	r2, [pc, #192]	@ (80098b0 <load_event+0xc8>)
 80097f0:	601a      	str	r2, [r3, #0]
		//ldw		X,#eventLogger
		dirLogger = &eventLogger[0]; //ldw		dirLogger,X;	/ indica la direccin del logger a grabar
 80097f2:	4b30      	ldr	r3, [pc, #192]	@ (80098b4 <load_event+0xcc>)
 80097f4:	4a30      	ldr	r2, [pc, #192]	@ (80098b8 <load_event+0xd0>)
 80097f6:	601a      	str	r2, [r3, #0]

		// CGM 16/04/2025;  se agrega la direccion del buffer de la Pagina del logger de EVENTOS.
		dirBufferPage = &bufferPageEVENT[0];
 80097f8:	4b30      	ldr	r3, [pc, #192]	@ (80098bc <load_event+0xd4>)
 80097fa:	4a31      	ldr	r2, [pc, #196]	@ (80098c0 <load_event+0xd8>)
 80097fc:	601a      	str	r2, [r3, #0]

		numBlock = 160;//mov numBlock,#160;	/ nmero mximo de bloque a guardar del logger de eventos (96 bloques de  128 bytes = 12kb )
 80097fe:	4b31      	ldr	r3, [pc, #196]	@ (80098c4 <load_event+0xdc>)
 8009800:	22a0      	movs	r2, #160	@ 0xa0
 8009802:	701a      	strb	r2, [r3, #0]
		numByte = 14;//mov	numByte,#14;	/ nmero de bytes a cargar para logger de eventos = 14
 8009804:	4b30      	ldr	r3, [pc, #192]	@ (80098c8 <load_event+0xe0>)
 8009806:	220e      	movs	r2, #14
 8009808:	701a      	strb	r2, [r3, #0]
		cntBlockFlash = cntBlockEVENT;//mov	cntBlockFlash,cntBlockEVENT; / pasa el nmero de bloques de evento grabados al momento
 800980a:	4b30      	ldr	r3, [pc, #192]	@ (80098cc <load_event+0xe4>)
 800980c:	781a      	ldrb	r2, [r3, #0]
 800980e:	4b30      	ldr	r3, [pc, #192]	@ (80098d0 <load_event+0xe8>)
 8009810:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockEVENT;//mov	cntByteBlock,cntByteBlockEVENT; / pasa el nmero de bytes cargados al buffer de eventos al momento
 8009812:	4b30      	ldr	r3, [pc, #192]	@ (80098d4 <load_event+0xec>)
 8009814:	781a      	ldrb	r2, [r3, #0]
 8009816:	4b30      	ldr	r3, [pc, #192]	@ (80098d8 <load_event+0xf0>)
 8009818:	701a      	strb	r2, [r3, #0]
		//div X,A;	/ obtn el nmero de capturas enteras por bloque de flash
		//ld A,numByte;	/
		//mul X,A;	/	obten el numero de bytes a almacenar por bloque de flash
		//ld A,xl
		//ld wreg,A; / wreg pasa como un dato ms para la siguiente subrutina
		STM8_A = (128/numByte);
 800981a:	4b2b      	ldr	r3, [pc, #172]	@ (80098c8 <load_event+0xe0>)
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	0019      	movs	r1, r3
 8009820:	2080      	movs	r0, #128	@ 0x80
 8009822:	f7f6 fd03 	bl	800022c <__divsi3>
 8009826:	0003      	movs	r3, r0
 8009828:	b2da      	uxtb	r2, r3
 800982a:	4b2c      	ldr	r3, [pc, #176]	@ (80098dc <load_event+0xf4>)
 800982c:	701a      	strb	r2, [r3, #0]
		wreg = STM8_A * numByte;								/// wreg pasa como un dato ms para la siguiente subrutina
 800982e:	4b2b      	ldr	r3, [pc, #172]	@ (80098dc <load_event+0xf4>)
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	4a25      	ldr	r2, [pc, #148]	@ (80098c8 <load_event+0xe0>)
 8009834:	7812      	ldrb	r2, [r2, #0]
 8009836:	4353      	muls	r3, r2
 8009838:	b2da      	uxtb	r2, r3
 800983a:	4b29      	ldr	r3, [pc, #164]	@ (80098e0 <load_event+0xf8>)
 800983c:	701a      	strb	r2, [r3, #0]


		//ldw	X,cntRegEVENT
		cntRegEVENT++;				//incw	X
 800983e:	4b29      	ldr	r3, [pc, #164]	@ (80098e4 <load_event+0xfc>)
 8009840:	881b      	ldrh	r3, [r3, #0]
 8009842:	3301      	adds	r3, #1
 8009844:	b29a      	uxth	r2, r3
 8009846:	4b27      	ldr	r3, [pc, #156]	@ (80098e4 <load_event+0xfc>)
 8009848:	801a      	strh	r2, [r3, #0]
//		;Se agrega un limite para el contador de registros de datos (1120 registros en 10k de memoria ) (14 registros por cada 128 bytes)
//		cpw		X,#1439
//		jrult	no_clrREG_02
//		;clrw	X
//		ldw		X,#1439
		if(cntRegEVENT<1439)
 800984a:	4b26      	ldr	r3, [pc, #152]	@ (80098e4 <load_event+0xfc>)
 800984c:	881b      	ldrh	r3, [r3, #0]
 800984e:	4a26      	ldr	r2, [pc, #152]	@ (80098e8 <load_event+0x100>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d903      	bls.n	800985c <load_event+0x74>
			goto no_clrREG_02;
		cntRegEVENT = 1439;
 8009854:	4b23      	ldr	r3, [pc, #140]	@ (80098e4 <load_event+0xfc>)
 8009856:	4a25      	ldr	r2, [pc, #148]	@ (80098ec <load_event+0x104>)
 8009858:	801a      	strh	r2, [r3, #0]
 800985a:	e000      	b.n	800985e <load_event+0x76>
			goto no_clrREG_02;
 800985c:	46c0      	nop			@ (mov r8, r8)
no_clrREG_02:

		//ldw	cntRegEVENT,X
		cntReg = cntRegEVENT;			//ldw	cntReg,X
 800985e:	4b21      	ldr	r3, [pc, #132]	@ (80098e4 <load_event+0xfc>)
 8009860:	881a      	ldrh	r2, [r3, #0]
 8009862:	4b23      	ldr	r3, [pc, #140]	@ (80098f0 <load_event+0x108>)
 8009864:	801a      	strh	r2, [r3, #0]
		//ldw	X,#eeCntRegEVENT
		cntRegPNT = &eeCntRegEVENT;		//ldw	cntRegPNT,X
 8009866:	4b23      	ldr	r3, [pc, #140]	@ (80098f4 <load_event+0x10c>)
 8009868:	4a23      	ldr	r2, [pc, #140]	@ (80098f8 <load_event+0x110>)
 800986a:	601a      	str	r2, [r3, #0]
		reeCntRegEVENT = cntReg;
 800986c:	4b20      	ldr	r3, [pc, #128]	@ (80098f0 <load_event+0x108>)
 800986e:	881a      	ldrh	r2, [r3, #0]
 8009870:	4b22      	ldr	r3, [pc, #136]	@ (80098fc <load_event+0x114>)
 8009872:	801a      	strh	r2, [r3, #0]

		load_buffer_logger();		//call	load_buffer_logger
 8009874:	f000 f846 	bl	8009904 <load_buffer_logger>

		//;---- Recupera datos de la subrutina
		cntBlockEVENT = cntBlockFlash;//mov	cntBlockEVENT,cntBlockFlash
 8009878:	4b15      	ldr	r3, [pc, #84]	@ (80098d0 <load_event+0xe8>)
 800987a:	781a      	ldrb	r2, [r3, #0]
 800987c:	4b13      	ldr	r3, [pc, #76]	@ (80098cc <load_event+0xe4>)
 800987e:	701a      	strb	r2, [r3, #0]
		cntByteBlockEVENT = cntByteBlock;//mov	cntByteBlockEVENT,cntByteBlock;	guarda los cambios realizados por la rutina
 8009880:	4b15      	ldr	r3, [pc, #84]	@ (80098d8 <load_event+0xf0>)
 8009882:	781a      	ldrb	r2, [r3, #0]
 8009884:	4b13      	ldr	r3, [pc, #76]	@ (80098d4 <load_event+0xec>)
 8009886:	701a      	strb	r2, [r3, #0]
		if(!flagsLogger[0]){//btjf	flagsLogger,#0,noFullLoggerEVENT;	Se report que se alcanz el limite de logger ? (mximo nmero de bloques)
 8009888:	4b1d      	ldr	r3, [pc, #116]	@ (8009900 <load_event+0x118>)
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	2201      	movs	r2, #1
 800988e:	4053      	eors	r3, r2
 8009890:	b2db      	uxtb	r3, r3
 8009892:	2b00      	cmp	r3, #0
 8009894:	d106      	bne.n	80098a4 <load_event+0xbc>
			goto noFullLoggerEVENT;
		}
		flagsLogger [0] = 0;//bres	flagsLogger,#0
 8009896:	4b1a      	ldr	r3, [pc, #104]	@ (8009900 <load_event+0x118>)
 8009898:	2200      	movs	r2, #0
 800989a:	701a      	strb	r2, [r3, #0]
		flagsLogger[2] = 1;//bset	flagsLogger,#2;		/ Indica que se llen el logger de eventos al menos una vez
 800989c:	4b18      	ldr	r3, [pc, #96]	@ (8009900 <load_event+0x118>)
 800989e:	2201      	movs	r2, #1
 80098a0:	709a      	strb	r2, [r3, #2]
noFullLoggerEVENT:
                 //return; //ret
}
 80098a2:	e000      	b.n	80098a6 <load_event+0xbe>
			goto noFullLoggerEVENT;
 80098a4:	46c0      	nop			@ (mov r8, r8)
}
 80098a6:	46c0      	nop			@ (mov r8, r8)
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}
 80098ac:	20000e50 	.word	0x20000e50
 80098b0:	20000db8 	.word	0x20000db8
 80098b4:	20000e4c 	.word	0x20000e4c
 80098b8:	08037000 	.word	0x08037000
 80098bc:	20001e60 	.word	0x20001e60
 80098c0:	20001660 	.word	0x20001660
 80098c4:	20000e49 	.word	0x20000e49
 80098c8:	20000e4a 	.word	0x20000e4a
 80098cc:	20000e5b 	.word	0x20000e5b
 80098d0:	20000e46 	.word	0x20000e46
 80098d4:	20000e5a 	.word	0x20000e5a
 80098d8:	20000e47 	.word	0x20000e47
 80098dc:	200008d4 	.word	0x200008d4
 80098e0:	20000b70 	.word	0x20000b70
 80098e4:	200020ec 	.word	0x200020ec
 80098e8:	0000059e 	.word	0x0000059e
 80098ec:	0000059f 	.word	0x0000059f
 80098f0:	200020ee 	.word	0x200020ee
 80098f4:	200020f0 	.word	0x200020f0
 80098f8:	0803f812 	.word	0x0803f812
 80098fc:	20000d34 	.word	0x20000d34
 8009900:	20001eb8 	.word	0x20001eb8

08009904 <load_buffer_logger>:

void load_buffer_logger(){
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
		uint8_t *point_X;
		uint8_t *point_Y;
		uint8_t *tempo2;

		//;---- Carga datos a buffer de datos en RAM
		point_Y = dirDataLoad;//LDW	Y,dirDataLoad;		/ Apunta a los datos a loggear
 800990a:	4b52      	ldr	r3, [pc, #328]	@ (8009a54 <load_buffer_logger+0x150>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	60bb      	str	r3, [r7, #8]
		point_X = dirBuffer;//LDW	X,dirBuffer;	/ Apunta al buffer de datos en RAM
 8009910:	4b51      	ldr	r3, [pc, #324]	@ (8009a58 <load_buffer_logger+0x154>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	60fb      	str	r3, [r7, #12]
		//clr	resulh
		//mov	resull,cntByteBlock
		//addw	X,resulh;	/	suma al apuntador el nmero de bytes que han sido grabados
		point_X = &point_X[cntByteBlock];
 8009916:	4b51      	ldr	r3, [pc, #324]	@ (8009a5c <load_buffer_logger+0x158>)
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	001a      	movs	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	189b      	adds	r3, r3, r2
 8009920:	60fb      	str	r3, [r7, #12]
		cntByteLogg = 0;//clr cntByteLogg;	/ limpia contrador de datos cargados
 8009922:	4b4f      	ldr	r3, [pc, #316]	@ (8009a60 <load_buffer_logger+0x15c>)
 8009924:	2200      	movs	r2, #0
 8009926:	701a      	strb	r2, [r3, #0]
load_buffer:
		//LD A,(Y) ;	/	Copia los datos al buffer en RAM
		//LD (X),A;
        *point_X = *point_Y;
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	781a      	ldrb	r2, [r3, #0]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	701a      	strb	r2, [r3, #0]
        point_X++;//INCW X;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	3301      	adds	r3, #1
 8009934:	60fb      	str	r3, [r7, #12]
        point_Y++;//INCW Y; / Incrementa apuntadores
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	3301      	adds	r3, #1
 800993a:	60bb      	str	r3, [r7, #8]
        cntByteLogg++;//INC cntByteLogg; /	Incrementa el numero de bytes cargados
 800993c:	4b48      	ldr	r3, [pc, #288]	@ (8009a60 <load_buffer_logger+0x15c>)
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	3301      	adds	r3, #1
 8009942:	b2da      	uxtb	r2, r3
 8009944:	4b46      	ldr	r3, [pc, #280]	@ (8009a60 <load_buffer_logger+0x15c>)
 8009946:	701a      	strb	r2, [r3, #0]
		cntByteBlock++;//INC	cntByteBlock; /	Incrementa el numero de bytes cargados al buffer
 8009948:	4b44      	ldr	r3, [pc, #272]	@ (8009a5c <load_buffer_logger+0x158>)
 800994a:	781b      	ldrb	r3, [r3, #0]
 800994c:	3301      	adds	r3, #1
 800994e:	b2da      	uxtb	r2, r3
 8009950:	4b42      	ldr	r3, [pc, #264]	@ (8009a5c <load_buffer_logger+0x158>)
 8009952:	701a      	strb	r2, [r3, #0]

		//ld A,cntByteBlock; / Ya se llen el buffer ?
		if(cntByteBlock < wreg){//cp A,wreg
 8009954:	4b41      	ldr	r3, [pc, #260]	@ (8009a5c <load_buffer_logger+0x158>)
 8009956:	781a      	ldrb	r2, [r3, #0]
 8009958:	4b42      	ldr	r3, [pc, #264]	@ (8009a64 <load_buffer_logger+0x160>)
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	429a      	cmp	r2, r3
 800995e:	d36c      	bcc.n	8009a3a <load_buffer_logger+0x136>

		}
		//;---- Graba buffer en bloque de flash

									//LDW	X,dirBuffer; / Apunta al buffer de datos en RAM
		point_X = &dirBuffer[127];	//addw	X,#127;	/ Apunta al ltimo byte del buffer
 8009960:	4b3d      	ldr	r3, [pc, #244]	@ (8009a58 <load_buffer_logger+0x154>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	337f      	adds	r3, #127	@ 0x7f
 8009966:	60fb      	str	r3, [r7, #12]
		STM8_A = *point_X;			//ld A,(X)
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	781a      	ldrb	r2, [r3, #0]
 800996c:	4b3e      	ldr	r3, [pc, #248]	@ (8009a68 <load_buffer_logger+0x164>)
 800996e:	701a      	strb	r2, [r3, #0]
		   //inc	A;	/ incrementa el byte
		// Parche CGM 29/04/2025
		// Se realiza este cambio para saber el ciclo del grabado del logger, este ciclo va de un valor de 0x1 a 0xFF y se graba en el byte 127  de cada bloque
		if(cntBlockFlash == 0){
 8009970:	4b3e      	ldr	r3, [pc, #248]	@ (8009a6c <load_buffer_logger+0x168>)
 8009972:	781b      	ldrb	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d111      	bne.n	800999c <load_buffer_logger+0x98>
			STM8_A++;
 8009978:	4b3b      	ldr	r3, [pc, #236]	@ (8009a68 <load_buffer_logger+0x164>)
 800997a:	781b      	ldrb	r3, [r3, #0]
 800997c:	3301      	adds	r3, #1
 800997e:	b2da      	uxtb	r2, r3
 8009980:	4b39      	ldr	r3, [pc, #228]	@ (8009a68 <load_buffer_logger+0x164>)
 8009982:	701a      	strb	r2, [r3, #0]
			if(STM8_A == 0){
 8009984:	4b38      	ldr	r3, [pc, #224]	@ (8009a68 <load_buffer_logger+0x164>)
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d102      	bne.n	8009992 <load_buffer_logger+0x8e>
				STM8_A = 1;
 800998c:	4b36      	ldr	r3, [pc, #216]	@ (8009a68 <load_buffer_logger+0x164>)
 800998e:	2201      	movs	r2, #1
 8009990:	701a      	strb	r2, [r3, #0]
			}
			*point_X = STM8_A;	 //ld	(X),A;	/ devuelve el dato incrementado al buffer
 8009992:	4b35      	ldr	r3, [pc, #212]	@ (8009a68 <load_buffer_logger+0x164>)
 8009994:	781a      	ldrb	r2, [r3, #0]
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	701a      	strb	r2, [r3, #0]
 800999a:	e005      	b.n	80099a8 <load_buffer_logger+0xa4>
		}
		else{
			*point_X = dirLogger[127];
 800999c:	4b34      	ldr	r3, [pc, #208]	@ (8009a70 <load_buffer_logger+0x16c>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	227f      	movs	r2, #127	@ 0x7f
 80099a2:	5c9a      	ldrb	r2, [r3, r2]
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	701a      	strb	r2, [r3, #0]
		}
		//*point_X = 1;
		//;---- Borra penltimo byte de buffer
		point_X--;//decw	X
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	3b01      	subs	r3, #1
 80099ac:	60fb      	str	r3, [r7, #12]
		*point_X = 0;//clr	(X)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2200      	movs	r2, #0
 80099b2:	701a      	strb	r2, [r3, #0]

		ProgMemCode = 0xAA;//mov	ProgMemCode,#$AA;	/ Indica que se va a grabar bloque de Flash
 80099b4:	4b2f      	ldr	r3, [pc, #188]	@ (8009a74 <load_buffer_logger+0x170>)
 80099b6:	22aa      	movs	r2, #170	@ 0xaa
 80099b8:	701a      	strb	r2, [r3, #0]
		//ld   A,cntBlockFlash;/ Toma el nmero de bloques grabados en Flash
		//ldw  X,#128;	/ Carga el tamao de los bloques (128 bytes)
		STM8_16_X= 	128 * cntBlockFlash;//mul X,A; / Multiplicalos
 80099ba:	4b2c      	ldr	r3, [pc, #176]	@ (8009a6c <load_buffer_logger+0x168>)
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	01db      	lsls	r3, r3, #7
 80099c0:	b29a      	uxth	r2, r3
 80099c2:	4b2d      	ldr	r3, [pc, #180]	@ (8009a78 <load_buffer_logger+0x174>)
 80099c4:	801a      	strh	r2, [r3, #0]
		 //addw X,dirLogger;/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
		dirPointer = &dirLogger[STM8_16_X];//LDW	dirPointer,X
 80099c6:	4b2a      	ldr	r3, [pc, #168]	@ (8009a70 <load_buffer_logger+0x16c>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a2b      	ldr	r2, [pc, #172]	@ (8009a78 <load_buffer_logger+0x174>)
 80099cc:	8812      	ldrh	r2, [r2, #0]
 80099ce:	189a      	adds	r2, r3, r2
 80099d0:	4b2a      	ldr	r3, [pc, #168]	@ (8009a7c <load_buffer_logger+0x178>)
 80099d2:	601a      	str	r2, [r3, #0]
		//LDW	X,dirBuffer;	/ apunta al buffer de datos en RAM
		//LDW	dataPointer,X
		dataPointer = dirBuffer;
 80099d4:	4b20      	ldr	r3, [pc, #128]	@ (8009a58 <load_buffer_logger+0x154>)
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	4b29      	ldr	r3, [pc, #164]	@ (8009a80 <load_buffer_logger+0x17c>)
 80099da:	601a      	str	r2, [r3, #0]
		tempo2 = point_Y; // Y Aqui sigue EXISTIENDO, no necesita respaldarse   ------ //LDW	tempo2,Y;	/ almacena temporalmente el apuntador de RAM
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	607b      	str	r3, [r7, #4]

		/*
		 * CGM 16/04/2025
		 * Se realiza una copia de la pagina actual en RAM y si existe un grabado de un bloquq de 128 bytes incompletos, se realizar un borrado de pagina y solo se escribiran  los bloques de 128 bytes que estan completos
		 */
		grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 80099e0:	4b26      	ldr	r3, [pc, #152]	@ (8009a7c <load_buffer_logger+0x178>)
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	4b27      	ldr	r3, [pc, #156]	@ (8009a84 <load_buffer_logger+0x180>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	0019      	movs	r1, r3
 80099ea:	0010      	movs	r0, r2
 80099ec:	f7fd ffc4 	bl	8007978 <grabadoLoggerBloquesCompletos>

		GRABA_BLOCK();		//call	GRABA_BLOCK
 80099f0:	f7fd fdf6 	bl	80075e0 <GRABA_BLOCK>

		save_timeUNIX();	//call	save_timeUNIX
 80099f4:	f7fd faba 	bl	8006f6c <save_timeUNIX>

		save_cntReg();		//call	save_cntReg
 80099f8:	f7fd faa6 	bl	8006f48 <save_cntReg>

		cntBlockFlash++;//inc cntBlockFlash
 80099fc:	4b1b      	ldr	r3, [pc, #108]	@ (8009a6c <load_buffer_logger+0x168>)
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	3301      	adds	r3, #1
 8009a02:	b2da      	uxtb	r2, r3
 8009a04:	4b19      	ldr	r3, [pc, #100]	@ (8009a6c <load_buffer_logger+0x168>)
 8009a06:	701a      	strb	r2, [r3, #0]
		//ld A,cntBlockFlash; / Ya se acabo la Flash reservada para datos ?
		if(cntBlockFlash < numBlock){//cp A,numBlock
 8009a08:	4b18      	ldr	r3, [pc, #96]	@ (8009a6c <load_buffer_logger+0x168>)
 8009a0a:	781a      	ldrb	r2, [r3, #0]
 8009a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8009a88 <load_buffer_logger+0x184>)
 8009a0e:	781b      	ldrb	r3, [r3, #0]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d306      	bcc.n	8009a22 <load_buffer_logger+0x11e>
			goto load_buffer_00;//jrult	load_buffer_00;	/ No, continua con la carga
		}
		cntBlockFlash = 0;//clr	cntBlockFlash;	/ limpia el contador de bloques de Flash grabados
 8009a14:	4b15      	ldr	r3, [pc, #84]	@ (8009a6c <load_buffer_logger+0x168>)
 8009a16:	2200      	movs	r2, #0
 8009a18:	701a      	strb	r2, [r3, #0]

		flagsLogger[0] = 1;//bset	flagsLogger,#0;					/ indica que se lleg al limite del logger
 8009a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8009a8c <load_buffer_logger+0x188>)
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	701a      	strb	r2, [r3, #0]
 8009a20:	e000      	b.n	8009a24 <load_buffer_logger+0x120>
			goto load_buffer_00;//jrult	load_buffer_00;	/ No, continua con la carga
 8009a22:	46c0      	nop			@ (mov r8, r8)
load_buffer_00:
		load_next_buffer();		//call	load_next_buffer; / Despus de grabar bloques de Flash, craga buffer de RAM con el siguiente bloque de datos
 8009a24:	f7fd fa56 	bl	8006ed4 <load_next_buffer>
		point_Y = tempo2;//LDW	Y,tempo2; / recupera el apuntador de RAM
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	60bb      	str	r3, [r7, #8]
		point_X = dirBuffer;//LDW	X,dirBuffer; / Reinicia el apuntador del buffer de datos en RAM
 8009a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a58 <load_buffer_logger+0x154>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	60fb      	str	r3, [r7, #12]
		cntByteBlock = 0;//clr	cntByteBlock; /	limpia contador de bytes cargados al buffer
 8009a32:	4b0a      	ldr	r3, [pc, #40]	@ (8009a5c <load_buffer_logger+0x158>)
 8009a34:	2200      	movs	r2, #0
 8009a36:	701a      	strb	r2, [r3, #0]
 8009a38:	e000      	b.n	8009a3c <load_buffer_logger+0x138>
				goto load_buffer_01;//jrult	load_buffer_01;	/ No, continua con la carga
 8009a3a:	46c0      	nop			@ (mov r8, r8)

load_buffer_01:
		//ld A,cntByteLogg;	/ Ya se cargaron los datos indicados?
		if(cntByteLogg < numByte){//cp A,numByte;
 8009a3c:	4b08      	ldr	r3, [pc, #32]	@ (8009a60 <load_buffer_logger+0x15c>)
 8009a3e:	781a      	ldrb	r2, [r3, #0]
 8009a40:	4b13      	ldr	r3, [pc, #76]	@ (8009a90 <load_buffer_logger+0x18c>)
 8009a42:	781b      	ldrb	r3, [r3, #0]
 8009a44:	429a      	cmp	r2, r3
 8009a46:	d200      	bcs.n	8009a4a <load_buffer_logger+0x146>
			goto load_buffer;//jrult load_buffer;/ No, continua cargadno
 8009a48:	e76e      	b.n	8009928 <load_buffer_logger+0x24>
		}
					//ret
		asm ("nop");
 8009a4a:	46c0      	nop			@ (mov r8, r8)

}
 8009a4c:	46c0      	nop			@ (mov r8, r8)
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	b004      	add	sp, #16
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	20000e54 	.word	0x20000e54
 8009a58:	20000e50 	.word	0x20000e50
 8009a5c:	20000e47 	.word	0x20000e47
 8009a60:	20000e48 	.word	0x20000e48
 8009a64:	20000b70 	.word	0x20000b70
 8009a68:	200008d4 	.word	0x200008d4
 8009a6c:	20000e46 	.word	0x20000e46
 8009a70:	20000e4c 	.word	0x20000e4c
 8009a74:	20000e38 	.word	0x20000e38
 8009a78:	200008d6 	.word	0x200008d6
 8009a7c:	20000e3c 	.word	0x20000e3c
 8009a80:	20000e40 	.word	0x20000e40
 8009a84:	20001e60 	.word	0x20001e60
 8009a88:	20000e49 	.word	0x20000e49
 8009a8c:	20001eb8 	.word	0x20001eb8
 8009a90:	20000e4a 	.word	0x20000e4a

08009a94 <millis>:
static void check_Tick_1ms(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
unsigned long millis(){
 8009a94:	b580      	push	{r7, lr}
 8009a96:	af00      	add	r7, sp, #0

    return timemilis;
 8009a98:	4b02      	ldr	r3, [pc, #8]	@ (8009aa4 <millis+0x10>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
}
 8009a9c:	0018      	movs	r0, r3
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	46c0      	nop			@ (mov r8, r8)
 8009aa4:	200008e0 	.word	0x200008e0

08009aa8 <reconfigura_perif>:

void reconfigura_perif(void)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	af00      	add	r7, sp, #0
	HAL_Init();
 8009aac:	f008 fbf7 	bl	801229e <HAL_Init>
	SystemClock_Config();
 8009ab0:	f000 fa56 	bl	8009f60 <SystemClock_Config>

	configura_perif_2();
 8009ab4:	f000 f80c 	bl	8009ad0 <configura_perif_2>

	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 8009ab8:	2007      	movs	r0, #7
 8009aba:	f008 fd9c 	bl	80125f6 <HAL_NVIC_DisableIRQ>
	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8009abe:	4b03      	ldr	r3, [pc, #12]	@ (8009acc <reconfigura_perif+0x24>)
 8009ac0:	0018      	movs	r0, r3
 8009ac2:	f00e fa85 	bl	8017fd0 <HAL_RTCEx_DeactivateWakeUpTimer>

}
 8009ac6:	46c0      	nop			@ (mov r8, r8)
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	20000518 	.word	0x20000518

08009ad0 <configura_perif_2>:

void configura_perif_2(void)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	af00      	add	r7, sp, #0
	  MX_GPIO_Init();
 8009ad4:	f001 f830 	bl	800ab38 <MX_GPIO_Init>
	  MX_DMA_Init();
 8009ad8:	f001 f808 	bl	800aaec <MX_DMA_Init>
	  MX_ADC1_Init();
 8009adc:	f000 faaa 	bl	800a034 <MX_ADC1_Init>
	  MX_I2C1_Init();
 8009ae0:	f000 fd06 	bl	800a4f0 <MX_I2C1_Init>
	  MX_TIM3_Init();
 8009ae4:	f000 fea2 	bl	800a82c <MX_TIM3_Init>
	  MX_TIM1_Init();
 8009ae8:	f000 fdd2 	bl	800a690 <MX_TIM1_Init>
	  MX_TIM6_Init();
 8009aec:	f000 ff20 	bl	800a930 <MX_TIM6_Init>
	  MX_USART2_UART_Init();
 8009af0:	f000 ff5e 	bl	800a9b0 <MX_USART2_UART_Init>
	  MX_USART4_UART_Init();
 8009af4:	f000 ffaa 	bl	800aa4c <MX_USART4_UART_Init>


}
 8009af8:	46c0      	nop			@ (mov r8, r8)
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
	...

08009b00 <check_Tick_1ms>:

//**********************************************************************************************************************************************************
//**********************************************************************************************************************************************************
static void check_Tick_1ms(void)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	af00      	add	r7, sp, #0

				presc_tick_1ms++;
 8009b04:	4b21      	ldr	r3, [pc, #132]	@ (8009b8c <check_Tick_1ms+0x8c>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	1c5a      	adds	r2, r3, #1
 8009b0a:	4b20      	ldr	r3, [pc, #128]	@ (8009b8c <check_Tick_1ms+0x8c>)
 8009b0c:	601a      	str	r2, [r3, #0]
				if(presc_tick_1ms >= 4)							// contador prescala 1ms =
 8009b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8009b8c <check_Tick_1ms+0x8c>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2b03      	cmp	r3, #3
 8009b14:	dd0f      	ble.n	8009b36 <check_Tick_1ms+0x36>
					{
						presc_tick_1ms = 0;
 8009b16:	4b1d      	ldr	r3, [pc, #116]	@ (8009b8c <check_Tick_1ms+0x8c>)
 8009b18:	2200      	movs	r2, #0
 8009b1a:	601a      	str	r2, [r3, #0]
						tick_1ms = 1;							// Manuel, levanta flag 1ms
 8009b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8009b90 <check_Tick_1ms+0x90>)
 8009b1e:	2201      	movs	r2, #1
 8009b20:	701a      	strb	r2, [r3, #0]
						presc_tick_10ms++;
 8009b22:	4b1c      	ldr	r3, [pc, #112]	@ (8009b94 <check_Tick_1ms+0x94>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	1c5a      	adds	r2, r3, #1
 8009b28:	4b1a      	ldr	r3, [pc, #104]	@ (8009b94 <check_Tick_1ms+0x94>)
 8009b2a:	601a      	str	r2, [r3, #0]
						timemilis++;							// variable contadora de milisegundos
 8009b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8009b98 <check_Tick_1ms+0x98>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	1c5a      	adds	r2, r3, #1
 8009b32:	4b19      	ldr	r3, [pc, #100]	@ (8009b98 <check_Tick_1ms+0x98>)
 8009b34:	601a      	str	r2, [r3, #0]
					}
				if(presc_tick_10ms >= 10)						// contador prescala 10ms
 8009b36:	4b17      	ldr	r3, [pc, #92]	@ (8009b94 <check_Tick_1ms+0x94>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	2b09      	cmp	r3, #9
 8009b3c:	dd0a      	ble.n	8009b54 <check_Tick_1ms+0x54>
					{
						presc_tick_10ms = 0;
 8009b3e:	4b15      	ldr	r3, [pc, #84]	@ (8009b94 <check_Tick_1ms+0x94>)
 8009b40:	2200      	movs	r2, #0
 8009b42:	601a      	str	r2, [r3, #0]
						tick_10ms =1;							// flag base de tiempo 10ms
 8009b44:	4b15      	ldr	r3, [pc, #84]	@ (8009b9c <check_Tick_1ms+0x9c>)
 8009b46:	2201      	movs	r2, #1
 8009b48:	701a      	strb	r2, [r3, #0]
						presc_tick_100ms++;
 8009b4a:	4b15      	ldr	r3, [pc, #84]	@ (8009ba0 <check_Tick_1ms+0xa0>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	1c5a      	adds	r2, r3, #1
 8009b50:	4b13      	ldr	r3, [pc, #76]	@ (8009ba0 <check_Tick_1ms+0xa0>)
 8009b52:	601a      	str	r2, [r3, #0]
					}
				if(presc_tick_100ms >= 10)						// contador prescala 100ms
 8009b54:	4b12      	ldr	r3, [pc, #72]	@ (8009ba0 <check_Tick_1ms+0xa0>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2b09      	cmp	r3, #9
 8009b5a:	dd0a      	ble.n	8009b72 <check_Tick_1ms+0x72>
					{
						presc_tick_100ms = 0;
 8009b5c:	4b10      	ldr	r3, [pc, #64]	@ (8009ba0 <check_Tick_1ms+0xa0>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]
						tick_100ms =1;							// flag base de tiempo 100ms
 8009b62:	4b10      	ldr	r3, [pc, #64]	@ (8009ba4 <check_Tick_1ms+0xa4>)
 8009b64:	2201      	movs	r2, #1
 8009b66:	701a      	strb	r2, [r3, #0]
						presc_tick_1s++;
 8009b68:	4b0f      	ldr	r3, [pc, #60]	@ (8009ba8 <check_Tick_1ms+0xa8>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	1c5a      	adds	r2, r3, #1
 8009b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8009ba8 <check_Tick_1ms+0xa8>)
 8009b70:	601a      	str	r2, [r3, #0]
					}
				if(presc_tick_1s >= 10)							// contador prescala 1s
 8009b72:	4b0d      	ldr	r3, [pc, #52]	@ (8009ba8 <check_Tick_1ms+0xa8>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	2b09      	cmp	r3, #9
 8009b78:	dd05      	ble.n	8009b86 <check_Tick_1ms+0x86>
					{
						presc_tick_1s = 0;
 8009b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ba8 <check_Tick_1ms+0xa8>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	601a      	str	r2, [r3, #0]
						tick_1s =1;								// flag base de tiempo 1s
 8009b80:	4b0a      	ldr	r3, [pc, #40]	@ (8009bac <check_Tick_1ms+0xac>)
 8009b82:	2201      	movs	r2, #1
 8009b84:	701a      	strb	r2, [r3, #0]
					}
		//Manuel 19-FEB-2021:		}
}
 8009b86:	46c0      	nop			@ (mov r8, r8)
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	200008e4 	.word	0x200008e4
 8009b90:	200008d8 	.word	0x200008d8
 8009b94:	200008e8 	.word	0x200008e8
 8009b98:	200008e0 	.word	0x200008e0
 8009b9c:	200008d9 	.word	0x200008d9
 8009ba0:	200008ec 	.word	0x200008ec
 8009ba4:	200008da 	.word	0x200008da
 8009ba8:	200008f0 	.word	0x200008f0
 8009bac:	200008db 	.word	0x200008db

08009bb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	//initEEPROMEmulated(); // Init EEPROM Emulated
	timeRstBLE = 1;
 8009bb6:	4bc2      	ldr	r3, [pc, #776]	@ (8009ec0 <main+0x310>)
 8009bb8:	2201      	movs	r2, #1
 8009bba:	701a      	strb	r2, [r3, #0]
	inicio ();
 8009bbc:	f7ff f85c 	bl	8008c78 <inicio>
	ProcesosC = 6;
 8009bc0:	4bc0      	ldr	r3, [pc, #768]	@ (8009ec4 <main+0x314>)
 8009bc2:	2206      	movs	r2, #6
 8009bc4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009bc6:	f008 fb6a 	bl	801229e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009bca:	f000 f9c9 	bl	8009f60 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  configura_perif_2();
 8009bce:	f7ff ff7f 	bl	8009ad0 <configura_perif_2>
  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
//  MX_DMA_Init();
//  MX_ADC1_Init();
//  MX_I2C1_Init();
  MX_IWDG_Init();
 8009bd2:	f000 fccf 	bl	800a574 <MX_IWDG_Init>
  MX_RTC_Init();
 8009bd6:	f000 fcef 	bl	800a5b8 <MX_RTC_Init>
//  MX_USART2_UART_Init();
//  MX_USART4_UART_Init();
//  MX_TIM1_Init();
  /* USER CODE BEGIN 2 */

  initEEPROMEmulated(); // Init EEPROM Emulated
 8009bda:	f7f8 fd89 	bl	80026f0 <initEEPROMEmulated>

  //Modbus_ModbusSalave ();
   //ModbusMaster_begin(eePlantilla[eeAddModBus]);		// Manuel 23-MAR-2022	ModbusMaster_begin(222);
  //ModbusMaster_begin(reePlantilla[eeAddModBus]);
  TR485_Trasnmiting = 0;														//17-DIC-2021		El dispositivo inicialmente escucha
 8009bde:	4bba      	ldr	r3, [pc, #744]	@ (8009ec8 <main+0x318>)
 8009be0:	2200      	movs	r2, #0
 8009be2:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_RESET);      //17-DIC-2021 El Driver inicalmente Escucha
 8009be4:	4bb9      	ldr	r3, [pc, #740]	@ (8009ecc <main+0x31c>)
 8009be6:	2200      	movs	r2, #0
 8009be8:	2104      	movs	r1, #4
 8009bea:	0018      	movs	r0, r3
 8009bec:	f009 fd3d 	bl	801366a <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   BluetoothState = 3;			// Maquina de estados Bluetooth 1:Configuracion 2:Obtencion parametros 3:Tx/RX
 8009bf0:	4bb7      	ldr	r3, [pc, #732]	@ (8009ed0 <main+0x320>)
 8009bf2:	2203      	movs	r2, #3
 8009bf4:	701a      	strb	r2, [r3, #0]
   timeRstBLE = 8;
 8009bf6:	4bb2      	ldr	r3, [pc, #712]	@ (8009ec0 <main+0x310>)
 8009bf8:	2208      	movs	r2, #8
 8009bfa:	701a      	strb	r2, [r3, #0]
   BluetoothState = 1;
 8009bfc:	4bb4      	ldr	r3, [pc, #720]	@ (8009ed0 <main+0x320>)
 8009bfe:	2201      	movs	r2, #1
 8009c00:	701a      	strb	r2, [r3, #0]
   HAL_GPIO_WritePin(PFULLDEF_VSEN, GPIO_PIN_SET);      //02-Jul-2024:  Habilita VSEN
 8009c02:	4bb4      	ldr	r3, [pc, #720]	@ (8009ed4 <main+0x324>)
 8009c04:	2201      	movs	r2, #1
 8009c06:	2120      	movs	r1, #32
 8009c08:	0018      	movs	r0, r3
 8009c0a:	f009 fd2e 	bl	801366a <HAL_GPIO_WritePin>

   HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);  //Deshabilitacion de Inerrupcion para Bajo Consumo
 8009c0e:	2007      	movs	r0, #7
 8009c10:	f008 fcf1 	bl	80125f6 <HAL_NVIC_DisableIRQ>


     HAL_TIM_PWM_Start (&htim3,TIM_CHANNEL_2);			// Enciende PWM   JTA eliminar buzer inicial
 8009c14:	4bb0      	ldr	r3, [pc, #704]	@ (8009ed8 <main+0x328>)
 8009c16:	2104      	movs	r1, #4
 8009c18:	0018      	movs	r0, r3
 8009c1a:	f00e fabb 	bl	8018194 <HAL_TIM_PWM_Start>
     while(Count_Test2 < 260000)
 8009c1e:	e012      	b.n	8009c46 <main+0x96>
     {
    	 HAL_IWDG_Refresh(&hiwdg);
 8009c20:	4bae      	ldr	r3, [pc, #696]	@ (8009edc <main+0x32c>)
 8009c22:	0018      	movs	r0, r3
 8009c24:	f00b ff50 	bl	8015ac8 <HAL_IWDG_Refresh>
   		Count_Test2++;//  eliminar JTA buzzer
 8009c28:	4bad      	ldr	r3, [pc, #692]	@ (8009ee0 <main+0x330>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	1c5a      	adds	r2, r3, #1
 8009c2e:	4bac      	ldr	r3, [pc, #688]	@ (8009ee0 <main+0x330>)
 8009c30:	601a      	str	r2, [r3, #0]
   		if(Count_Test2 == 259999 ) //eliminar JTA buzzer
 8009c32:	4bab      	ldr	r3, [pc, #684]	@ (8009ee0 <main+0x330>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4aab      	ldr	r2, [pc, #684]	@ (8009ee4 <main+0x334>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d104      	bne.n	8009c46 <main+0x96>
   		{
   			HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2); //eliminar JTA buzzer
 8009c3c:	4ba6      	ldr	r3, [pc, #664]	@ (8009ed8 <main+0x328>)
 8009c3e:	2104      	movs	r1, #4
 8009c40:	0018      	movs	r0, r3
 8009c42:	f00e fb89 	bl	8018358 <HAL_TIM_PWM_Stop>
     while(Count_Test2 < 260000)
 8009c46:	4ba6      	ldr	r3, [pc, #664]	@ (8009ee0 <main+0x330>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4aa6      	ldr	r2, [pc, #664]	@ (8009ee4 <main+0x334>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d9e7      	bls.n	8009c20 <main+0x70>
   			//Count_Test2 = 255;//eliminar JTA buzzer
   		}
     }
     Count_Test2 = 0;
 8009c50:	4ba3      	ldr	r3, [pc, #652]	@ (8009ee0 <main+0x330>)
 8009c52:	2200      	movs	r2, #0
 8009c54:	601a      	str	r2, [r3, #0]

     asm ("nop");
 8009c56:	46c0      	nop			@ (mov r8, r8)

     for (int i = 0; i < 1000; i++)
 8009c58:	2300      	movs	r3, #0
 8009c5a:	607b      	str	r3, [r7, #4]
 8009c5c:	e009      	b.n	8009c72 <main+0xc2>
     {
   	  HAL_Delay (1);
 8009c5e:	2001      	movs	r0, #1
 8009c60:	f008 fb98 	bl	8012394 <HAL_Delay>
   	  HAL_IWDG_Refresh(&hiwdg);
 8009c64:	4b9d      	ldr	r3, [pc, #628]	@ (8009edc <main+0x32c>)
 8009c66:	0018      	movs	r0, r3
 8009c68:	f00b ff2e 	bl	8015ac8 <HAL_IWDG_Refresh>
     for (int i = 0; i < 1000; i++)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	3301      	adds	r3, #1
 8009c70:	607b      	str	r3, [r7, #4]
 8009c72:	687a      	ldr	r2, [r7, #4]
 8009c74:	23fa      	movs	r3, #250	@ 0xfa
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	dbf0      	blt.n	8009c5e <main+0xae>


while (1)
{

   testTimmingProcess:
 8009c7c:	46c0      	nop			@ (mov r8, r8)
   	ProcesosC++;
 8009c7e:	4b91      	ldr	r3, [pc, #580]	@ (8009ec4 <main+0x314>)
 8009c80:	781b      	ldrb	r3, [r3, #0]
 8009c82:	3301      	adds	r3, #1
 8009c84:	b2da      	uxtb	r2, r3
 8009c86:	4b8f      	ldr	r3, [pc, #572]	@ (8009ec4 <main+0x314>)
 8009c88:	701a      	strb	r2, [r3, #0]
       while ( !(TIM6->SR & 0x0001) ){
 8009c8a:	e000      	b.n	8009c8e <main+0xde>
   		// Espera hasta que se cumpla el overflow del timer 6
   		// 125 us
   		asm ("nop");
 8009c8c:	46c0      	nop			@ (mov r8, r8)
       while ( !(TIM6->SR & 0x0001) ){
 8009c8e:	4b96      	ldr	r3, [pc, #600]	@ (8009ee8 <main+0x338>)
 8009c90:	691b      	ldr	r3, [r3, #16]
 8009c92:	2201      	movs	r2, #1
 8009c94:	4013      	ands	r3, r2
 8009c96:	d0f9      	beq.n	8009c8c <main+0xdc>
   	}
   	// Borra bandera de overflow
   	TIM6->SR &= ~TIM_SR_UIF;
 8009c98:	4b93      	ldr	r3, [pc, #588]	@ (8009ee8 <main+0x338>)
 8009c9a:	691a      	ldr	r2, [r3, #16]
 8009c9c:	4b92      	ldr	r3, [pc, #584]	@ (8009ee8 <main+0x338>)
 8009c9e:	2101      	movs	r1, #1
 8009ca0:	438a      	bics	r2, r1
 8009ca2:	611a      	str	r2, [r3, #16]
   	HAL_IWDG_Refresh( &hiwdg );
 8009ca4:	4b8d      	ldr	r3, [pc, #564]	@ (8009edc <main+0x32c>)
 8009ca6:	0018      	movs	r0, r3
 8009ca8:	f00b ff0e 	bl	8015ac8 <HAL_IWDG_Refresh>

   	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);	 //28-May-2024: Salida IO6 toogle test
     	RndNumber++;       //RM_20240304 Para agregar PASSWORD de seguridad BLE
 8009cac:	4b8f      	ldr	r3, [pc, #572]	@ (8009eec <main+0x33c>)
 8009cae:	781b      	ldrb	r3, [r3, #0]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	b2da      	uxtb	r2, r3
 8009cb4:	4b8d      	ldr	r3, [pc, #564]	@ (8009eec <main+0x33c>)
 8009cb6:	701a      	strb	r2, [r3, #0]
         asm ("nop");
 8009cb8:	46c0      	nop			@ (mov r8, r8)


       main10();					// ASM: <<<-- TRADUCCION COMPLETA -->>>
 8009cba:	f7fb fc8b 	bl	80055d4 <main10>

       muestreo();
 8009cbe:	f001 f803 	bl	800acc8 <muestreo>

     	if(StateSleep == 0x55){
 8009cc2:	4b8b      	ldr	r3, [pc, #556]	@ (8009ef0 <main+0x340>)
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	2b55      	cmp	r3, #85	@ 0x55
 8009cc8:	d101      	bne.n	8009cce <main+0x11e>
     		// C: Pendiente a Adaptar
     		//;Restablece el Tiempo RTC
     		asm ("nop");
 8009cca:	46c0      	nop			@ (mov r8, r8)
     		asm ("nop");
 8009ccc:	46c0      	nop			@ (mov r8, r8)
     	}

     	retardoDeActuadores();		// ASM: <<<-- TRADUCCION COMPLETA -->>>
 8009cce:	f7fb fd4f 	bl	8005770 <retardoDeActuadores>

     	asm ("nop");
 8009cd2:	46c0      	nop			@ (mov r8, r8)
     	// procesa la base de tiempo para C y modbus
     	check_Tick_1ms();
 8009cd4:	f7ff ff14 	bl	8009b00 <check_Tick_1ms>

     	/*
     	Falta parte por insertar
     	 */
     	if(timeRstBLE){
 8009cd8:	4b79      	ldr	r3, [pc, #484]	@ (8009ec0 <main+0x310>)
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d009      	beq.n	8009cf4 <main+0x144>
     		/* USART Disable */
     		// USART_Cmd(USART2, DISABLE);
           HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_SET);      //28-May-2024:  Enciende Modulo WIFI
 8009ce0:	4b7a      	ldr	r3, [pc, #488]	@ (8009ecc <main+0x31c>)
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	2140      	movs	r1, #64	@ 0x40
 8009ce6:	0018      	movs	r0, r3
 8009ce8:	f009 fcbf 	bl	801366a <HAL_GPIO_WritePin>
           //GPIOC->BSRR = GPIO_BSRR_BS_6;
     		BluetoothState = 1;
 8009cec:	4b78      	ldr	r3, [pc, #480]	@ (8009ed0 <main+0x320>)
 8009cee:	2201      	movs	r2, #1
 8009cf0:	701a      	strb	r2, [r3, #0]
 8009cf2:	e018      	b.n	8009d26 <main+0x176>
     	}
     	else{
     		/* USART Enable */
     		// USART_Cmd(USART2, ENABLE);
     		HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Apaga Modulo WIFI
 8009cf4:	4b75      	ldr	r3, [pc, #468]	@ (8009ecc <main+0x31c>)
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	2140      	movs	r1, #64	@ 0x40
 8009cfa:	0018      	movs	r0, r3
 8009cfc:	f009 fcb5 	bl	801366a <HAL_GPIO_WritePin>
     		//GPIOC->BSRR = GPIO_BSRR_BR_6;

     		// State Machine Bluetooth    10-MAR-2022
     		switch(BluetoothState){
 8009d00:	4b73      	ldr	r3, [pc, #460]	@ (8009ed0 <main+0x320>)
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	2b03      	cmp	r3, #3
 8009d06:	d00b      	beq.n	8009d20 <main+0x170>
 8009d08:	dc0d      	bgt.n	8009d26 <main+0x176>
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d002      	beq.n	8009d14 <main+0x164>
 8009d0e:	2b02      	cmp	r3, #2
 8009d10:	d003      	beq.n	8009d1a <main+0x16a>
 8009d12:	e008      	b.n	8009d26 <main+0x176>
     			case 1:
     				SetUpBluetooth_Ble();		break;		// 1:Configuracion  .... (( Adaptando ))
 8009d14:	f7fb f87e 	bl	8004e14 <SetUpBluetooth_Ble>
 8009d18:	e005      	b.n	8009d26 <main+0x176>
     			case 2:
     				GetParamBluetooth_Ble();	break;		// 2:Obtencion parametros
 8009d1a:	f7fb f8eb 	bl	8004ef4 <GetParamBluetooth_Ble>
 8009d1e:	e002      	b.n	8009d26 <main+0x176>
     			case 3:
     				TransmitReceive_Ble();		break;		// 3:transmision-recepcion
 8009d20:	f7fb f948 	bl	8004fb4 <TransmitReceive_Ble>
 8009d24:	46c0      	nop			@ (mov r8, r8)
     		}
     	}

     	Read_Inpunts_ble();				// 14-Mar-2022
 8009d26:	f7fb fba9 	bl	800547c <Read_Inpunts_ble>
   //  			flagsLogger [5] = 0;				// permite loggeo de datos
   //  		}
   //  		flagsTX [7] = 0;				// borra bandera de dispositivo conectado
   //  	}

     	if(tick_1s){
 8009d2a:	4b72      	ldr	r3, [pc, #456]	@ (8009ef4 <main+0x344>)
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d006      	beq.n	8009d40 <main+0x190>
     	  asm ("nop");
 8009d32:	46c0      	nop			@ (mov r8, r8)
     	  Count_Test++;
 8009d34:	4b70      	ldr	r3, [pc, #448]	@ (8009ef8 <main+0x348>)
 8009d36:	881b      	ldrh	r3, [r3, #0]
 8009d38:	3301      	adds	r3, #1
 8009d3a:	b29a      	uxth	r2, r3
 8009d3c:	4b6e      	ldr	r3, [pc, #440]	@ (8009ef8 <main+0x348>)
 8009d3e:	801a      	strh	r2, [r3, #0]
     	    //  *** Prueba de activacion de rele compresor
     	    //portX[rel_co] =  portX[rel_co] 1;
     	    //  *** Prueba de activacion de rele compresor
     	}

     	if(tick_1ms == 1){
 8009d40:	4b6e      	ldr	r3, [pc, #440]	@ (8009efc <main+0x34c>)
 8009d42:	781b      	ldrb	r3, [r3, #0]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d024      	beq.n	8009d92 <main+0x1e2>
     		// tiempo para rutina buzzer
     		// #pragma asm
     		cnt_gen_ms++;//Incrementa el contador general de ms cada 1ms
 8009d48:	4b6d      	ldr	r3, [pc, #436]	@ (8009f00 <main+0x350>)
 8009d4a:	881b      	ldrh	r3, [r3, #0]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	b29a      	uxth	r2, r3
 8009d50:	4b6b      	ldr	r3, [pc, #428]	@ (8009f00 <main+0x350>)
 8009d52:	801a      	strh	r2, [r3, #0]

       		if(flagsRxFirm[0] == 1)
 8009d54:	4b6b      	ldr	r3, [pc, #428]	@ (8009f04 <main+0x354>)
 8009d56:	781b      	ldrb	r3, [r3, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d005      	beq.n	8009d68 <main+0x1b8>
         		timeoutRXFw++;
 8009d5c:	4b6a      	ldr	r3, [pc, #424]	@ (8009f08 <main+0x358>)
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	3301      	adds	r3, #1
 8009d62:	b29a      	uxth	r2, r3
 8009d64:	4b68      	ldr	r3, [pc, #416]	@ (8009f08 <main+0x358>)
 8009d66:	801a      	strh	r2, [r3, #0]

       		if(timeoutRXFw > 3000)
 8009d68:	4b67      	ldr	r3, [pc, #412]	@ (8009f08 <main+0x358>)
 8009d6a:	881b      	ldrh	r3, [r3, #0]
 8009d6c:	4a67      	ldr	r2, [pc, #412]	@ (8009f0c <main+0x35c>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d90f      	bls.n	8009d92 <main+0x1e2>
         	{
       			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 8009d72:	2300      	movs	r3, #0
 8009d74:	603b      	str	r3, [r7, #0]
 8009d76:	e007      	b.n	8009d88 <main+0x1d8>
       				flagsRxFirm[i]=0;
 8009d78:	4a62      	ldr	r2, [pc, #392]	@ (8009f04 <main+0x354>)
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	18d3      	adds	r3, r2, r3
 8009d7e:	2200      	movs	r2, #0
 8009d80:	701a      	strb	r2, [r3, #0]
       			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	3301      	adds	r3, #1
 8009d86:	603b      	str	r3, [r7, #0]
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	2b07      	cmp	r3, #7
 8009d8c:	ddf4      	ble.n	8009d78 <main+0x1c8>
         			reinicio_valores_act_fw();
 8009d8e:	f007 fdc7 	bl	8011920 <reinicio_valores_act_fw>
         	}


         		// prescalaI2c++;
     	}
   			    HAL_RTC_GetTime (&hrtc, &hRtcTime, RTC_FORMAT_BCD);
 8009d92:	495f      	ldr	r1, [pc, #380]	@ (8009f10 <main+0x360>)
 8009d94:	4b5f      	ldr	r3, [pc, #380]	@ (8009f14 <main+0x364>)
 8009d96:	2201      	movs	r2, #1
 8009d98:	0018      	movs	r0, r3
 8009d9a:	f00d ff29 	bl	8017bf0 <HAL_RTC_GetTime>
   			    HAL_RTC_GetDate (&hrtc, &hRtcDate, RTC_FORMAT_BCD);
 8009d9e:	495e      	ldr	r1, [pc, #376]	@ (8009f18 <main+0x368>)
 8009da0:	4b5c      	ldr	r3, [pc, #368]	@ (8009f14 <main+0x364>)
 8009da2:	2201      	movs	r2, #1
 8009da4:	0018      	movs	r0, r3
 8009da6:	f00e f82d 	bl	8017e04 <HAL_RTC_GetDate>
   			    timeBCD_year = hRtcDate.Year;
 8009daa:	4b5b      	ldr	r3, [pc, #364]	@ (8009f18 <main+0x368>)
 8009dac:	78da      	ldrb	r2, [r3, #3]
 8009dae:	4b5b      	ldr	r3, [pc, #364]	@ (8009f1c <main+0x36c>)
 8009db0:	701a      	strb	r2, [r3, #0]
   		 	    timeBCD_month = hRtcDate.Month;
 8009db2:	4b59      	ldr	r3, [pc, #356]	@ (8009f18 <main+0x368>)
 8009db4:	785a      	ldrb	r2, [r3, #1]
 8009db6:	4b5a      	ldr	r3, [pc, #360]	@ (8009f20 <main+0x370>)
 8009db8:	701a      	strb	r2, [r3, #0]
   			    timeBCD_day = hRtcDate.Date;														////  HAL RTC
 8009dba:	4b57      	ldr	r3, [pc, #348]	@ (8009f18 <main+0x368>)
 8009dbc:	789a      	ldrb	r2, [r3, #2]
 8009dbe:	4b59      	ldr	r3, [pc, #356]	@ (8009f24 <main+0x374>)
 8009dc0:	701a      	strb	r2, [r3, #0]
   			    timeBCD_hour = hRtcTime.Hours;
 8009dc2:	4b53      	ldr	r3, [pc, #332]	@ (8009f10 <main+0x360>)
 8009dc4:	781a      	ldrb	r2, [r3, #0]
 8009dc6:	4b58      	ldr	r3, [pc, #352]	@ (8009f28 <main+0x378>)
 8009dc8:	701a      	strb	r2, [r3, #0]
   			    timeBCD_min = hRtcTime.Minutes;
 8009dca:	4b51      	ldr	r3, [pc, #324]	@ (8009f10 <main+0x360>)
 8009dcc:	785a      	ldrb	r2, [r3, #1]
 8009dce:	4b57      	ldr	r3, [pc, #348]	@ (8009f2c <main+0x37c>)
 8009dd0:	701a      	strb	r2, [r3, #0]
   			    timeBCD_sec = hRtcTime.Seconds;
 8009dd2:	4b4f      	ldr	r3, [pc, #316]	@ (8009f10 <main+0x360>)
 8009dd4:	789a      	ldrb	r2, [r3, #2]
 8009dd6:	4b56      	ldr	r3, [pc, #344]	@ (8009f30 <main+0x380>)
 8009dd8:	701a      	strb	r2, [r3, #0]
//     		  	timeBCD_day = (uint8_t)((datetmpreg1 & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
//     		  	timeBCD_hour = (uint8_t)((tmpreg1 & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
//       	    timeBCD_min = (uint8_t)((tmpreg1 & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
//     		  	timeBCD_sec = (uint8_t)((tmpreg1 & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);

     		  	timeBCD_to_UNIX();
 8009dda:	f7ff f893 	bl	8008f04 <timeBCD_to_UNIX>
     		  	//------------------------------------------------------------------------------------------
     		  	calculando_tiempo_UNIX ();
 8009dde:	f7fb fd65 	bl	80058ac <calculando_tiempo_UNIX>
   //------------------------------------------------------------------------------------------
//     		  		if(!flagsTime[f_timeConfigRTC]){
//     		  			goto noActTime;
//     		  		}

     		  		timeSeconds_HW = (uint16_t) ((timeUNIX)>>16);
 8009de2:	4b54      	ldr	r3, [pc, #336]	@ (8009f34 <main+0x384>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	0c1b      	lsrs	r3, r3, #16
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	4b53      	ldr	r3, [pc, #332]	@ (8009f38 <main+0x388>)
 8009dec:	801a      	strh	r2, [r3, #0]
     		  		timeSeconds_LW = (uint16_t) (timeUNIX&0xFFFF);
 8009dee:	4b51      	ldr	r3, [pc, #324]	@ (8009f34 <main+0x384>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	b29a      	uxth	r2, r3
 8009df4:	4b51      	ldr	r3, [pc, #324]	@ (8009f3c <main+0x38c>)
 8009df6:	801a      	strh	r2, [r3, #0]

     		  		if(timeBCD_sec_ANT == timeBCD_sec){
 8009df8:	4b51      	ldr	r3, [pc, #324]	@ (8009f40 <main+0x390>)
 8009dfa:	781a      	ldrb	r2, [r3, #0]
 8009dfc:	4b4c      	ldr	r3, [pc, #304]	@ (8009f30 <main+0x380>)
 8009dfe:	781b      	ldrb	r3, [r3, #0]
 8009e00:	429a      	cmp	r2, r3
 8009e02:	d008      	beq.n	8009e16 <main+0x266>
     		  			goto no_inc_cnt_sec;
     		  		}
     		  		timeBCD_sec_ANT = timeBCD_sec;
 8009e04:	4b4a      	ldr	r3, [pc, #296]	@ (8009f30 <main+0x380>)
 8009e06:	781a      	ldrb	r2, [r3, #0]
 8009e08:	4b4d      	ldr	r3, [pc, #308]	@ (8009f40 <main+0x390>)
 8009e0a:	701a      	strb	r2, [r3, #0]
     		  		decword(&cntLogger_H);
 8009e0c:	4b4d      	ldr	r3, [pc, #308]	@ (8009f44 <main+0x394>)
 8009e0e:	0018      	movs	r0, r3
 8009e10:	f7fd fbed 	bl	80075ee <decword>
 8009e14:	e000      	b.n	8009e18 <main+0x268>
     		  			goto no_inc_cnt_sec;
 8009e16:	46c0      	nop			@ (mov r8, r8)
     		  no_inc_cnt_sec:
     		  noActTime:
   		  asm ("nop");
 8009e18:	46c0      	nop			@ (mov r8, r8)

     	  	switch(ProcesosC)
 8009e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8009ec4 <main+0x314>)
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	2b07      	cmp	r3, #7
 8009e20:	d83c      	bhi.n	8009e9c <main+0x2ec>
 8009e22:	009a      	lsls	r2, r3, #2
 8009e24:	4b48      	ldr	r3, [pc, #288]	@ (8009f48 <main+0x398>)
 8009e26:	18d3      	adds	r3, r2, r3
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	469f      	mov	pc, r3
     	  	{
     	  		case 0:
     	  			comunicacion();
 8009e2c:	f7fd fdf0 	bl	8007a10 <comunicacion>
     	  			break;		// ASM: Pendiente a traducir
 8009e30:	e038      	b.n	8009ea4 <main+0x2f4>
     	  		case 1:
     	  			voltmetro();
 8009e32:	f007 fdcd 	bl	80119d0 <voltmetro>
     	  			break;		// ASM: Pendiente a traducir
 8009e36:	e035      	b.n	8009ea4 <main+0x2f4>
     	  		case 2:
     	  			temper();
 8009e38:	f002 feb8 	bl	800cbac <temper>
     	  			break;		// ASM: Pendiente a traducir ..... Julio Torres
 8009e3c:	e032      	b.n	8009ea4 <main+0x2f4>
     	  		case 3:
     	  //			if(__HAL_UART_GET_FLAG(&huart4,UART_FLAG_TC)){
     	  //				 asm ("nop");
     	  //			}
     	  			if(USART4->ISR & USART_ISR_TC){
 8009e3e:	4b43      	ldr	r3, [pc, #268]	@ (8009f4c <main+0x39c>)
 8009e40:	69db      	ldr	r3, [r3, #28]
 8009e42:	2240      	movs	r2, #64	@ 0x40
 8009e44:	4013      	ands	r3, r2
 8009e46:	d005      	beq.n	8009e54 <main+0x2a4>
     	  			      HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_RESET);      //17-DIC-2021 El Driver inicalmente Escucha
 8009e48:	4b20      	ldr	r3, [pc, #128]	@ (8009ecc <main+0x31c>)
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	2104      	movs	r1, #4
 8009e4e:	0018      	movs	r0, r3
 8009e50:	f009 fc0b 	bl	801366a <HAL_GPIO_WritePin>
     	  				 //GPIOC->BSRR = GPIO_BSRR_BR_2;
     	  			}
     	  			ModbusMap ();
 8009e54:	f7f9 fbbc 	bl	80035d0 <ModbusMap>
     	  			noctar ();
 8009e58:	f001 fb2a 	bl	800b4b0 <noctar>
     	  			break;		// ASM: Pendiente a traducir
 8009e5c:	e022      	b.n	8009ea4 <main+0x2f4>
     	  		case 4:
     	  			refrigera();
 8009e5e:	f001 fb63 	bl	800b528 <refrigera>
     	  			break;		// ASM: Pendiente a traducir
 8009e62:	e01f      	b.n	8009ea4 <main+0x2f4>
     	  		case 5:
     	  			display();
 8009e64:	f7fe fb82 	bl	800856c <display>
     	  			break;		// ASM: Pendiente a traducir
 8009e68:	e01c      	b.n	8009ea4 <main+0x2f4>
     	  		case 6:
     	  			tiempo ();				// ASM: <<<-- TRADUCCION COMPLETA -->>> 15-Jul-2024
 8009e6a:	f003 fbfd 	bl	800d668 <tiempo>

     	  			logger ();				// ASM: Pendiente a traducir
 8009e6e:	f7ff f913 	bl	8009098 <logger>

    	  			tx_control ();			// ASM: "Faltan Comandos a Traducir"
 8009e72:	f003 ffa9 	bl	800ddc8 <tx_control>
     	  			if ( keyWrFirm == 0xAA){
 8009e76:	4b36      	ldr	r3, [pc, #216]	@ (8009f50 <main+0x3a0>)
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	2baa      	cmp	r3, #170	@ 0xaa
 8009e7c:	d111      	bne.n	8009ea2 <main+0x2f2>
     	  			    asm ("nop");
 8009e7e:	46c0      	nop			@ (mov r8, r8)
     	  				if	( keyTx == 00 )	{
 8009e80:	4b34      	ldr	r3, [pc, #208]	@ (8009f54 <main+0x3a4>)
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d10c      	bne.n	8009ea2 <main+0x2f2>
     	  				    asm ("nop");
 8009e88:	46c0      	nop			@ (mov r8, r8)
   	  					bootloader();
 8009e8a:	f7fb fb93 	bl	80055b4 <bootloader>
     	  				}
     	  			}
     	  			break;		// ASM: Pendiente a traducir
 8009e8e:	e008      	b.n	8009ea2 <main+0x2f2>
     	  		case 7:
     	  			watch();
 8009e90:	f007 fee6 	bl	8011c60 <watch>
     	  			ProcesosC = 255;
 8009e94:	4b0b      	ldr	r3, [pc, #44]	@ (8009ec4 <main+0x314>)
 8009e96:	22ff      	movs	r2, #255	@ 0xff
 8009e98:	701a      	strb	r2, [r3, #0]
     	  			break;		// ASM: Pendiente a traducir
 8009e9a:	e003      	b.n	8009ea4 <main+0x2f4>
     	  		default:
     	  		    asm ("nop");
 8009e9c:	46c0      	nop			@ (mov r8, r8)
     	  			for (;;)      ;// Watch dog Reset
 8009e9e:	46c0      	nop			@ (mov r8, r8)
 8009ea0:	e7fd      	b.n	8009e9e <main+0x2ee>
     	  			break;		// ASM: Pendiente a traducir
 8009ea2:	46c0      	nop			@ (mov r8, r8)
     	  		break;

     	  	}

   	  	// clear time flags
   	  	tick_1ms = 0;						// flag base de tiempo 1ms
 8009ea4:	4b15      	ldr	r3, [pc, #84]	@ (8009efc <main+0x34c>)
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	701a      	strb	r2, [r3, #0]
   	  	tick_10ms = 0;					// flag base de tiempo 10ms
 8009eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8009f58 <main+0x3a8>)
 8009eac:	2200      	movs	r2, #0
 8009eae:	701a      	strb	r2, [r3, #0]
   	  	tick_100ms = 0;					// flag base de tiempo 100ms
 8009eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8009f5c <main+0x3ac>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	701a      	strb	r2, [r3, #0]
   	  	tick_1s = 0;
 8009eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8009ef4 <main+0x344>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	701a      	strb	r2, [r3, #0]
{
 8009ebc:	e6df      	b.n	8009c7e <main+0xce>
 8009ebe:	46c0      	nop			@ (mov r8, r8)
 8009ec0:	20001f9d 	.word	0x20001f9d
 8009ec4:	200008f6 	.word	0x200008f6
 8009ec8:	200008dd 	.word	0x200008dd
 8009ecc:	50000800 	.word	0x50000800
 8009ed0:	2000004c 	.word	0x2000004c
 8009ed4:	50000400 	.word	0x50000400
 8009ed8:	20000594 	.word	0x20000594
 8009edc:	20000504 	.word	0x20000504
 8009ee0:	200021a4 	.word	0x200021a4
 8009ee4:	0003f79f 	.word	0x0003f79f
 8009ee8:	40001000 	.word	0x40001000
 8009eec:	200003e1 	.word	0x200003e1
 8009ef0:	200008f7 	.word	0x200008f7
 8009ef4:	200008db 	.word	0x200008db
 8009ef8:	20000b06 	.word	0x20000b06
 8009efc:	200008d8 	.word	0x200008d8
 8009f00:	20002038 	.word	0x20002038
 8009f04:	20001f90 	.word	0x20001f90
 8009f08:	200021d8 	.word	0x200021d8
 8009f0c:	00000bb8 	.word	0x00000bb8
 8009f10:	20002128 	.word	0x20002128
 8009f14:	20000518 	.word	0x20000518
 8009f18:	2000213c 	.word	0x2000213c
 8009f1c:	20002120 	.word	0x20002120
 8009f20:	20002121 	.word	0x20002121
 8009f24:	20002122 	.word	0x20002122
 8009f28:	20002123 	.word	0x20002123
 8009f2c:	20002124 	.word	0x20002124
 8009f30:	20002125 	.word	0x20002125
 8009f34:	20002148 	.word	0x20002148
 8009f38:	20001e64 	.word	0x20001e64
 8009f3c:	20001e66 	.word	0x20001e66
 8009f40:	200021a9 	.word	0x200021a9
 8009f44:	20000e44 	.word	0x20000e44
 8009f48:	0801b3c4 	.word	0x0801b3c4
 8009f4c:	40004c00 	.word	0x40004c00
 8009f50:	20001f98 	.word	0x20001f98
 8009f54:	20001ecd 	.word	0x20001ecd
 8009f58:	200008d9 	.word	0x200008d9
 8009f5c:	200008da 	.word	0x200008da

08009f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009f60:	b590      	push	{r4, r7, lr}
 8009f62:	b099      	sub	sp, #100	@ 0x64
 8009f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009f66:	2414      	movs	r4, #20
 8009f68:	193b      	adds	r3, r7, r4
 8009f6a:	0018      	movs	r0, r3
 8009f6c:	234c      	movs	r3, #76	@ 0x4c
 8009f6e:	001a      	movs	r2, r3
 8009f70:	2100      	movs	r1, #0
 8009f72:	f010 ff83 	bl	801ae7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009f76:	1d3b      	adds	r3, r7, #4
 8009f78:	0018      	movs	r0, r3
 8009f7a:	2310      	movs	r3, #16
 8009f7c:	001a      	movs	r2, r3
 8009f7e:	2100      	movs	r1, #0
 8009f80:	f010 ff7c 	bl	801ae7c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009f84:	2380      	movs	r3, #128	@ 0x80
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	0018      	movs	r0, r3
 8009f8a:	f00b fdbb 	bl	8015b04 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8009f8e:	f00b fdab 	bl	8015ae8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8009f92:	4a27      	ldr	r2, [pc, #156]	@ (800a030 <SystemClock_Config+0xd0>)
 8009f94:	2390      	movs	r3, #144	@ 0x90
 8009f96:	58d3      	ldr	r3, [r2, r3]
 8009f98:	4925      	ldr	r1, [pc, #148]	@ (800a030 <SystemClock_Config+0xd0>)
 8009f9a:	2218      	movs	r2, #24
 8009f9c:	4393      	bics	r3, r2
 8009f9e:	2290      	movs	r2, #144	@ 0x90
 8009fa0:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8009fa2:	193b      	adds	r3, r7, r4
 8009fa4:	2206      	movs	r2, #6
 8009fa6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8009fa8:	193b      	adds	r3, r7, r4
 8009faa:	2281      	movs	r2, #129	@ 0x81
 8009fac:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009fae:	193b      	adds	r3, r7, r4
 8009fb0:	2280      	movs	r2, #128	@ 0x80
 8009fb2:	0052      	lsls	r2, r2, #1
 8009fb4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009fb6:	0021      	movs	r1, r4
 8009fb8:	187b      	adds	r3, r7, r1
 8009fba:	2240      	movs	r2, #64	@ 0x40
 8009fbc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009fbe:	187b      	adds	r3, r7, r1
 8009fc0:	2202      	movs	r2, #2
 8009fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009fc4:	187b      	adds	r3, r7, r1
 8009fc6:	2202      	movs	r2, #2
 8009fc8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8009fca:	187b      	adds	r3, r7, r1
 8009fcc:	2200      	movs	r2, #0
 8009fce:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 7;
 8009fd0:	187b      	adds	r3, r7, r1
 8009fd2:	2207      	movs	r2, #7
 8009fd4:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009fd6:	187b      	adds	r3, r7, r1
 8009fd8:	2280      	movs	r2, #128	@ 0x80
 8009fda:	0292      	lsls	r2, r2, #10
 8009fdc:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009fde:	187b      	adds	r3, r7, r1
 8009fe0:	2280      	movs	r2, #128	@ 0x80
 8009fe2:	0492      	lsls	r2, r2, #18
 8009fe4:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009fe6:	187b      	adds	r3, r7, r1
 8009fe8:	2280      	movs	r2, #128	@ 0x80
 8009fea:	0592      	lsls	r2, r2, #22
 8009fec:	645a      	str	r2, [r3, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009fee:	187b      	adds	r3, r7, r1
 8009ff0:	0018      	movs	r0, r3
 8009ff2:	f00b fe27 	bl	8015c44 <HAL_RCC_OscConfig>
 8009ff6:	1e03      	subs	r3, r0, #0
 8009ff8:	d001      	beq.n	8009ffe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8009ffa:	f000 fe5f 	bl	800acbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009ffe:	1d3b      	adds	r3, r7, #4
 800a000:	2207      	movs	r2, #7
 800a002:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a004:	1d3b      	adds	r3, r7, #4
 800a006:	2203      	movs	r2, #3
 800a008:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a00a:	1d3b      	adds	r3, r7, #4
 800a00c:	2200      	movs	r2, #0
 800a00e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a010:	1d3b      	adds	r3, r7, #4
 800a012:	2200      	movs	r2, #0
 800a014:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a016:	1d3b      	adds	r3, r7, #4
 800a018:	2102      	movs	r1, #2
 800a01a:	0018      	movs	r0, r3
 800a01c:	f00c fa3c 	bl	8016498 <HAL_RCC_ClockConfig>
 800a020:	1e03      	subs	r3, r0, #0
 800a022:	d001      	beq.n	800a028 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800a024:	f000 fe4a 	bl	800acbc <Error_Handler>
  }
}
 800a028:	46c0      	nop			@ (mov r8, r8)
 800a02a:	46bd      	mov	sp, r7
 800a02c:	b019      	add	sp, #100	@ 0x64
 800a02e:	bd90      	pop	{r4, r7, pc}
 800a030:	40021000 	.word	0x40021000

0800a034 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b098      	sub	sp, #96	@ 0x60
 800a038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
	uint8_t val_analog = 0x03;
 800a03a:	204f      	movs	r0, #79	@ 0x4f
 800a03c:	183b      	adds	r3, r7, r0
 800a03e:	2203      	movs	r2, #3
 800a040:	701a      	strb	r2, [r3, #0]
	uint32_t wait_loop_index = 0;
 800a042:	2300      	movs	r3, #0
 800a044:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint32_t tmp_cfgr1 = 0;
 800a046:	2300      	movs	r3, #0
 800a048:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t tmp_cfgr2 = 0;
 800a04a:	2300      	movs	r3, #0
 800a04c:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t AWDThresholdHighValue = 0;
 800a04e:	2300      	movs	r3, #0
 800a050:	643b      	str	r3, [r7, #64]	@ 0x40
	uint32_t AWDThresholdLowValue = 0;
 800a052:	2300      	movs	r3, #0
 800a054:	63fb      	str	r3, [r7, #60]	@ 0x3c

	//ACTIVACION DE RELOJ
	MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, (uint32_t)(RCC_ADCCLKSOURCE_SYSCLK));
 800a056:	4ae1      	ldr	r2, [pc, #900]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a058:	2388      	movs	r3, #136	@ 0x88
 800a05a:	58d3      	ldr	r3, [r2, r3]
 800a05c:	49df      	ldr	r1, [pc, #892]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a05e:	4ae0      	ldr	r2, [pc, #896]	@ (800a3e0 <MX_ADC1_Init+0x3ac>)
 800a060:	4013      	ands	r3, r2
 800a062:	2288      	movs	r2, #136	@ 0x88
 800a064:	508b      	str	r3, [r1, r2]
	__HAL_RCC_ADC_CLK_ENABLE();
 800a066:	4bdd      	ldr	r3, [pc, #884]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a068:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a06a:	4bdc      	ldr	r3, [pc, #880]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a06c:	2180      	movs	r1, #128	@ 0x80
 800a06e:	0349      	lsls	r1, r1, #13
 800a070:	430a      	orrs	r2, r1
 800a072:	661a      	str	r2, [r3, #96]	@ 0x60
 800a074:	4bd9      	ldr	r3, [pc, #868]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a076:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a078:	2380      	movs	r3, #128	@ 0x80
 800a07a:	035b      	lsls	r3, r3, #13
 800a07c:	4013      	ands	r3, r2
 800a07e:	60fb      	str	r3, [r7, #12]
 800a080:	68fb      	ldr	r3, [r7, #12]

	//PINES ANALOGICOS PARA CANALES DE MUESTRA

	__HAL_RCC_GPIOC_CLK_ENABLE();
 800a082:	4bd6      	ldr	r3, [pc, #856]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a084:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a086:	4bd5      	ldr	r3, [pc, #852]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a088:	2104      	movs	r1, #4
 800a08a:	430a      	orrs	r2, r1
 800a08c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800a08e:	4bd3      	ldr	r3, [pc, #844]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a092:	2204      	movs	r2, #4
 800a094:	4013      	ands	r3, r2
 800a096:	60bb      	str	r3, [r7, #8]
 800a098:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800a09a:	4bd0      	ldr	r3, [pc, #832]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a09c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a09e:	4bcf      	ldr	r3, [pc, #828]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a0a0:	2101      	movs	r1, #1
 800a0a2:	430a      	orrs	r2, r1
 800a0a4:	64da      	str	r2, [r3, #76]	@ 0x4c
 800a0a6:	4bcd      	ldr	r3, [pc, #820]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a0a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	4013      	ands	r3, r2
 800a0ae:	607b      	str	r3, [r7, #4]
 800a0b0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800a0b2:	4bca      	ldr	r3, [pc, #808]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a0b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0b6:	4bc9      	ldr	r3, [pc, #804]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a0b8:	2102      	movs	r1, #2
 800a0ba:	430a      	orrs	r2, r1
 800a0bc:	64da      	str	r2, [r3, #76]	@ 0x4c
 800a0be:	4bc7      	ldr	r3, [pc, #796]	@ (800a3dc <MX_ADC1_Init+0x3a8>)
 800a0c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0c2:	2202      	movs	r2, #2
 800a0c4:	4013      	ands	r3, r2
 800a0c6:	603b      	str	r3, [r7, #0]
 800a0c8:	683b      	ldr	r3, [r7, #0]

	// ---------------------- GPIOC ----------------------
	// PC0
	MODIFY_REG(GPIOC->MODER, GPIO_MODER_MODE0_Msk, val_analog);
 800a0ca:	4bc6      	ldr	r3, [pc, #792]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	2203      	movs	r2, #3
 800a0d0:	4393      	bics	r3, r2
 800a0d2:	0019      	movs	r1, r3
 800a0d4:	183b      	adds	r3, r7, r0
 800a0d6:	781a      	ldrb	r2, [r3, #0]
 800a0d8:	4bc2      	ldr	r3, [pc, #776]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a0da:	430a      	orrs	r2, r1
 800a0dc:	601a      	str	r2, [r3, #0]
	// PC1
	MODIFY_REG(GPIOC->MODER, GPIO_MODER_MODE1_Msk, val_analog);
 800a0de:	4bc1      	ldr	r3, [pc, #772]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	220c      	movs	r2, #12
 800a0e4:	4393      	bics	r3, r2
 800a0e6:	0019      	movs	r1, r3
 800a0e8:	183b      	adds	r3, r7, r0
 800a0ea:	781a      	ldrb	r2, [r3, #0]
 800a0ec:	4bbd      	ldr	r3, [pc, #756]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a0ee:	430a      	orrs	r2, r1
 800a0f0:	601a      	str	r2, [r3, #0]
	// PC4
	MODIFY_REG(GPIOC->MODER, GPIO_MODER_MODE4_Msk, val_analog);
 800a0f2:	4bbc      	ldr	r3, [pc, #752]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4abc      	ldr	r2, [pc, #752]	@ (800a3e8 <MX_ADC1_Init+0x3b4>)
 800a0f8:	4013      	ands	r3, r2
 800a0fa:	0019      	movs	r1, r3
 800a0fc:	183b      	adds	r3, r7, r0
 800a0fe:	781a      	ldrb	r2, [r3, #0]
 800a100:	4bb8      	ldr	r3, [pc, #736]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a102:	430a      	orrs	r2, r1
 800a104:	601a      	str	r2, [r3, #0]

	// Sin pull-up/pull-down para PC0, PC1, PC4
	CLEAR_BIT(GPIOC->PUPDR, GPIO_PUPDR_PUPD0_Msk | GPIO_PUPDR_PUPD1_Msk | GPIO_PUPDR_PUPD4_Msk);
 800a106:	4bb7      	ldr	r3, [pc, #732]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a108:	68da      	ldr	r2, [r3, #12]
 800a10a:	4bb6      	ldr	r3, [pc, #728]	@ (800a3e4 <MX_ADC1_Init+0x3b0>)
 800a10c:	49b7      	ldr	r1, [pc, #732]	@ (800a3ec <MX_ADC1_Init+0x3b8>)
 800a10e:	400a      	ands	r2, r1
 800a110:	60da      	str	r2, [r3, #12]

	// ---------------------- GPIOA ----------------------
	MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODE5_Msk, val_analog);
 800a112:	23a0      	movs	r3, #160	@ 0xa0
 800a114:	05db      	lsls	r3, r3, #23
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4ab5      	ldr	r2, [pc, #724]	@ (800a3f0 <MX_ADC1_Init+0x3bc>)
 800a11a:	4013      	ands	r3, r2
 800a11c:	0019      	movs	r1, r3
 800a11e:	183b      	adds	r3, r7, r0
 800a120:	781a      	ldrb	r2, [r3, #0]
 800a122:	23a0      	movs	r3, #160	@ 0xa0
 800a124:	05db      	lsls	r3, r3, #23
 800a126:	430a      	orrs	r2, r1
 800a128:	601a      	str	r2, [r3, #0]
	MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODE6_Msk, val_analog);
 800a12a:	23a0      	movs	r3, #160	@ 0xa0
 800a12c:	05db      	lsls	r3, r3, #23
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4ab0      	ldr	r2, [pc, #704]	@ (800a3f4 <MX_ADC1_Init+0x3c0>)
 800a132:	4013      	ands	r3, r2
 800a134:	0019      	movs	r1, r3
 800a136:	183b      	adds	r3, r7, r0
 800a138:	781a      	ldrb	r2, [r3, #0]
 800a13a:	23a0      	movs	r3, #160	@ 0xa0
 800a13c:	05db      	lsls	r3, r3, #23
 800a13e:	430a      	orrs	r2, r1
 800a140:	601a      	str	r2, [r3, #0]
	MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODE7_Msk, val_analog);
 800a142:	23a0      	movs	r3, #160	@ 0xa0
 800a144:	05db      	lsls	r3, r3, #23
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4aab      	ldr	r2, [pc, #684]	@ (800a3f8 <MX_ADC1_Init+0x3c4>)
 800a14a:	4013      	ands	r3, r2
 800a14c:	0019      	movs	r1, r3
 800a14e:	183b      	adds	r3, r7, r0
 800a150:	781a      	ldrb	r2, [r3, #0]
 800a152:	23a0      	movs	r3, #160	@ 0xa0
 800a154:	05db      	lsls	r3, r3, #23
 800a156:	430a      	orrs	r2, r1
 800a158:	601a      	str	r2, [r3, #0]

	CLEAR_BIT(GPIOA->PUPDR, GPIO_PUPDR_PUPD5_Msk | GPIO_PUPDR_PUPD6_Msk | GPIO_PUPDR_PUPD7_Msk);
 800a15a:	23a0      	movs	r3, #160	@ 0xa0
 800a15c:	05db      	lsls	r3, r3, #23
 800a15e:	68da      	ldr	r2, [r3, #12]
 800a160:	23a0      	movs	r3, #160	@ 0xa0
 800a162:	05db      	lsls	r3, r3, #23
 800a164:	49a5      	ldr	r1, [pc, #660]	@ (800a3fc <MX_ADC1_Init+0x3c8>)
 800a166:	400a      	ands	r2, r1
 800a168:	60da      	str	r2, [r3, #12]

	// ---------------------- GPIOB ----------------------
	MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE1_Msk, val_analog);
 800a16a:	4ba5      	ldr	r3, [pc, #660]	@ (800a400 <MX_ADC1_Init+0x3cc>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	220c      	movs	r2, #12
 800a170:	4393      	bics	r3, r2
 800a172:	0019      	movs	r1, r3
 800a174:	183b      	adds	r3, r7, r0
 800a176:	781a      	ldrb	r2, [r3, #0]
 800a178:	4ba1      	ldr	r3, [pc, #644]	@ (800a400 <MX_ADC1_Init+0x3cc>)
 800a17a:	430a      	orrs	r2, r1
 800a17c:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD1_Msk);
 800a17e:	4ba0      	ldr	r3, [pc, #640]	@ (800a400 <MX_ADC1_Init+0x3cc>)
 800a180:	68da      	ldr	r2, [r3, #12]
 800a182:	4b9f      	ldr	r3, [pc, #636]	@ (800a400 <MX_ADC1_Init+0x3cc>)
 800a184:	210c      	movs	r1, #12
 800a186:	438a      	bics	r2, r1
 800a188:	60da      	str	r2, [r3, #12]

	//Activar el regulador del ADC
	MODIFY_REG(ADC1->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 800a18a:	4b9e      	ldr	r3, [pc, #632]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	4a9e      	ldr	r2, [pc, #632]	@ (800a408 <MX_ADC1_Init+0x3d4>)
 800a190:	401a      	ands	r2, r3
 800a192:	4b9c      	ldr	r3, [pc, #624]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a194:	2180      	movs	r1, #128	@ 0x80
 800a196:	0549      	lsls	r1, r1, #21
 800a198:	430a      	orrs	r2, r1
 800a19a:	609a      	str	r2, [r3, #8]

	wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a19c:	4b9b      	ldr	r3, [pc, #620]	@ (800a40c <MX_ADC1_Init+0x3d8>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	499b      	ldr	r1, [pc, #620]	@ (800a410 <MX_ADC1_Init+0x3dc>)
 800a1a2:	0018      	movs	r0, r3
 800a1a4:	f7f5 ffb8 	bl	8000118 <__udivsi3>
 800a1a8:	0003      	movs	r3, r0
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	005b      	lsls	r3, r3, #1
 800a1ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while (wait_loop_index != 0UL)
 800a1b0:	e002      	b.n	800a1b8 <MX_ADC1_Init+0x184>
	{
		wait_loop_index--;
 800a1b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a1b4:	3b01      	subs	r3, #1
 800a1b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while (wait_loop_index != 0UL)
 800a1b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d1f9      	bne.n	800a1b2 <MX_ADC1_Init+0x17e>
	}

	//Llenar el registro ADC_CFGR1

	tmp_cfgr1 |= 	   (ADC_RESOLUTION_10B                         |
 800a1be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1c0:	2208      	movs	r2, #8
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	64bb      	str	r3, [r7, #72]	@ 0x48
	                    ADC_CFGR1_CONTINUOUS((uint32_t)DISABLE)    |
	                    ADC_CFGR1_OVERRUN(ADC_OVR_DATA_PRESERVED)  |
	                    ADC_DATAALIGN_RIGHT                        |
	                    ADC_SCAN_SEQ_MODE(ADC_SCAN_SEQ_FIXED)      |
	                    ADC_CFGR1_DMACONTREQ((uint32_t)DISABLE));
	MODIFY_REG(ADC1->CFGR1,
 800a1c6:	4b8f      	ldr	r3, [pc, #572]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	4a92      	ldr	r2, [pc, #584]	@ (800a414 <MX_ADC1_Init+0x3e0>)
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	0019      	movs	r1, r3
 800a1d0:	4b8c      	ldr	r3, [pc, #560]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a1d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1d4:	430a      	orrs	r2, r1
 800a1d6:	60da      	str	r2, [r3, #12]
	                 ADC_CFGR1_DMACFG,
	                 tmp_cfgr1);

	//Llenar el registro ADC_CFGR2

	tmp_cfgr2 |= ((ADC_CLOCK_SYNC_PCLK_DIV1 & ADC_CFGR2_CKMODE) |
 800a1d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1da:	22e0      	movs	r2, #224	@ 0xe0
 800a1dc:	0612      	lsls	r2, r2, #24
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	647b      	str	r3, [r7, #68]	@ 0x44
	                    	ADC_TRIGGER_FREQ_LOW);

	MODIFY_REG(ADC1->CFGR2,
 800a1e2:	4b88      	ldr	r3, [pc, #544]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	4a8c      	ldr	r2, [pc, #560]	@ (800a418 <MX_ADC1_Init+0x3e4>)
 800a1e8:	4013      	ands	r3, r2
 800a1ea:	0019      	movs	r1, r3
 800a1ec:	4b85      	ldr	r3, [pc, #532]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a1ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1f0:	430a      	orrs	r2, r1
 800a1f2:	611a      	str	r2, [r3, #16]
	                 ADC_CFGR2_OVSS   |
	                 ADC_CFGR2_TOVS,
	                 tmp_cfgr2);
	//Configuracion de canales

	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_0 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a1f4:	4b83      	ldr	r3, [pc, #524]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a1f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a1f8:	4b82      	ldr	r3, [pc, #520]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a1fa:	2101      	movs	r1, #1
 800a1fc:	430a      	orrs	r2, r1
 800a1fe:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_1 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a200:	4b80      	ldr	r3, [pc, #512]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a202:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a204:	4b7f      	ldr	r3, [pc, #508]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a206:	2102      	movs	r1, #2
 800a208:	430a      	orrs	r2, r1
 800a20a:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_9 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a20c:	4b7d      	ldr	r3, [pc, #500]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a20e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a210:	4b7c      	ldr	r3, [pc, #496]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a212:	2180      	movs	r1, #128	@ 0x80
 800a214:	0089      	lsls	r1, r1, #2
 800a216:	430a      	orrs	r2, r1
 800a218:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_10 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a21a:	4b7a      	ldr	r3, [pc, #488]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a21c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a21e:	4b79      	ldr	r3, [pc, #484]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a220:	2180      	movs	r1, #128	@ 0x80
 800a222:	00c9      	lsls	r1, r1, #3
 800a224:	430a      	orrs	r2, r1
 800a226:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_14 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a228:	4b76      	ldr	r3, [pc, #472]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a22a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a22c:	4b75      	ldr	r3, [pc, #468]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a22e:	2180      	movs	r1, #128	@ 0x80
 800a230:	01c9      	lsls	r1, r1, #7
 800a232:	430a      	orrs	r2, r1
 800a234:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_15 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a236:	4b73      	ldr	r3, [pc, #460]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a238:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a23a:	4b72      	ldr	r3, [pc, #456]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a23c:	2180      	movs	r1, #128	@ 0x80
 800a23e:	0209      	lsls	r1, r1, #8
 800a240:	430a      	orrs	r2, r1
 800a242:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_18 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a244:	4b6f      	ldr	r3, [pc, #444]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a246:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a248:	4b6e      	ldr	r3, [pc, #440]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a24a:	2180      	movs	r1, #128	@ 0x80
 800a24c:	02c9      	lsls	r1, r1, #11
 800a24e:	430a      	orrs	r2, r1
 800a250:	629a      	str	r2, [r3, #40]	@ 0x28
 800a252:	4b72      	ldr	r3, [pc, #456]	@ (800a41c <MX_ADC1_Init+0x3e8>)
 800a254:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800a256:	231f      	movs	r3, #31
 800a258:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800a25a:	69bb      	ldr	r3, [r7, #24]
 800a25c:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a25e:	69bb      	ldr	r3, [r7, #24]
 800a260:	085b      	lsrs	r3, r3, #1
 800a262:	61bb      	str	r3, [r7, #24]
 800a264:	e00e      	b.n	800a284 <MX_ADC1_Init+0x250>
    result <<= 1U;
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	005b      	lsls	r3, r3, #1
 800a26a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	2201      	movs	r2, #1
 800a270:	4013      	ands	r3, r2
 800a272:	693a      	ldr	r2, [r7, #16]
 800a274:	4313      	orrs	r3, r2
 800a276:	613b      	str	r3, [r7, #16]
    s--;
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a27e:	69bb      	ldr	r3, [r7, #24]
 800a280:	085b      	lsrs	r3, r3, #1
 800a282:	61bb      	str	r3, [r7, #24]
 800a284:	69bb      	ldr	r3, [r7, #24]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1ed      	bne.n	800a266 <MX_ADC1_Init+0x232>
  result <<= s;                        /* shift when v's highest bits are zero */
 800a28a:	693a      	ldr	r2, [r7, #16]
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	409a      	lsls	r2, r3
 800a290:	0013      	movs	r3, r2
 800a292:	613b      	str	r3, [r7, #16]
  return result;
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d101      	bne.n	800a2a2 <MX_ADC1_Init+0x26e>
    return 32U;
 800a29e:	2320      	movs	r3, #32
 800a2a0:	e004      	b.n	800a2ac <MX_ADC1_Init+0x278>
  return __builtin_clz(value);
 800a2a2:	69f8      	ldr	r0, [r7, #28]
 800a2a4:	f7f6 f8ec 	bl	8000480 <__clzsi2>
 800a2a8:	0003      	movs	r3, r0
 800a2aa:	b2db      	uxtb	r3, r3

	//Watch_Dogs

	SET_BIT(ADC1 -> AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(ADC_ANALOGWATCHDOG_2)));
 800a2ac:	001a      	movs	r2, r3
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	4093      	lsls	r3, r2
 800a2b2:	001a      	movs	r2, r3
 800a2b4:	4953      	ldr	r1, [pc, #332]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a2b6:	23a0      	movs	r3, #160	@ 0xa0
 800a2b8:	58cb      	ldr	r3, [r1, r3]
 800a2ba:	4952      	ldr	r1, [pc, #328]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	22a0      	movs	r2, #160	@ 0xa0
 800a2c0:	508b      	str	r3, [r1, r2]
	WRITE_REG(ADC1->ISR, LL_ADC_FLAG_AWD2);
 800a2c2:	4b50      	ldr	r3, [pc, #320]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a2c4:	2280      	movs	r2, #128	@ 0x80
 800a2c6:	0052      	lsls	r2, r2, #1
 800a2c8:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(ADC1->IER, LL_ADC_IT_AWD2);
 800a2ca:	4b4e      	ldr	r3, [pc, #312]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a2cc:	685a      	ldr	r2, [r3, #4]
 800a2ce:	4b4d      	ldr	r3, [pc, #308]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a2d0:	4953      	ldr	r1, [pc, #332]	@ (800a420 <MX_ADC1_Init+0x3ec>)
 800a2d2:	400a      	ands	r2, r1
 800a2d4:	605a      	str	r2, [r3, #4]

	__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADC1->AWD1TR,
 800a2d6:	4b53      	ldr	r3, [pc, #332]	@ (800a424 <MX_ADC1_Init+0x3f0>)
 800a2d8:	63bb      	str	r3, [r7, #56]	@ 0x38
	                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
	                                             + ((ADC_AWD_CR3_REGOFFSET & ADC_ANALOGWATCHDOG_2)
	                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
	                                            );

	MODIFY_REG(*preg,
 800a2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a52      	ldr	r2, [pc, #328]	@ (800a428 <MX_ADC1_Init+0x3f4>)
 800a2e0:	401a      	ands	r2, r3
 800a2e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2e4:	0419      	lsls	r1, r3, #16
 800a2e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2e8:	430b      	orrs	r3, r1
 800a2ea:	431a      	orrs	r2, r3
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ee:	601a      	str	r2, [r3, #0]
 800a2f0:	4b4e      	ldr	r3, [pc, #312]	@ (800a42c <MX_ADC1_Init+0x3f8>)
 800a2f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800a2f4:	231f      	movs	r3, #31
 800a2f6:	627b      	str	r3, [r7, #36]	@ 0x24
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800a2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fa:	623b      	str	r3, [r7, #32]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a2fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fe:	085b      	lsrs	r3, r3, #1
 800a300:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a302:	e00e      	b.n	800a322 <MX_ADC1_Init+0x2ee>
    result <<= 1U;
 800a304:	6a3b      	ldr	r3, [r7, #32]
 800a306:	005b      	lsls	r3, r3, #1
 800a308:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
 800a30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a30c:	2201      	movs	r2, #1
 800a30e:	4013      	ands	r3, r2
 800a310:	6a3a      	ldr	r2, [r7, #32]
 800a312:	4313      	orrs	r3, r2
 800a314:	623b      	str	r3, [r7, #32]
    s--;
 800a316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a318:	3b01      	subs	r3, #1
 800a31a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31e:	085b      	lsrs	r3, r3, #1
 800a320:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1ed      	bne.n	800a304 <MX_ADC1_Init+0x2d0>
  result <<= s;                        /* shift when v's highest bits are zero */
 800a328:	6a3a      	ldr	r2, [r7, #32]
 800a32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a32c:	409a      	lsls	r2, r3
 800a32e:	0013      	movs	r3, r2
 800a330:	623b      	str	r3, [r7, #32]
  return result;
 800a332:	6a3b      	ldr	r3, [r7, #32]
 800a334:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800a336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d101      	bne.n	800a340 <MX_ADC1_Init+0x30c>
    return 32U;
 800a33c:	2320      	movs	r3, #32
 800a33e:	e004      	b.n	800a34a <MX_ADC1_Init+0x316>
  return __builtin_clz(value);
 800a340:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a342:	f7f6 f89d 	bl	8000480 <__clzsi2>
 800a346:	0003      	movs	r3, r0
 800a348:	b2db      	uxtb	r3, r3
	             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
	             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);

	SET_BIT(ADC1->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(ADC_ANALOGWATCHDOG_3)));
 800a34a:	001a      	movs	r2, r3
 800a34c:	2301      	movs	r3, #1
 800a34e:	4093      	lsls	r3, r2
 800a350:	001a      	movs	r2, r3
 800a352:	492c      	ldr	r1, [pc, #176]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a354:	23a4      	movs	r3, #164	@ 0xa4
 800a356:	58cb      	ldr	r3, [r1, r3]
 800a358:	492a      	ldr	r1, [pc, #168]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a35a:	4313      	orrs	r3, r2
 800a35c:	22a4      	movs	r2, #164	@ 0xa4
 800a35e:	508b      	str	r3, [r1, r2]
	WRITE_REG(ADC1->ISR, LL_ADC_FLAG_AWD3);
 800a360:	4b28      	ldr	r3, [pc, #160]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a362:	2280      	movs	r2, #128	@ 0x80
 800a364:	0092      	lsls	r2, r2, #2
 800a366:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(ADC1->IER, LL_ADC_IT_AWD3);
 800a368:	4b26      	ldr	r3, [pc, #152]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	4b25      	ldr	r3, [pc, #148]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a36e:	4930      	ldr	r1, [pc, #192]	@ (800a430 <MX_ADC1_Init+0x3fc>)
 800a370:	400a      	ands	r2, r1
 800a372:	605a      	str	r2, [r3, #4]

	__IO uint32_t *preg1 = __ADC_PTR_REG_OFFSET(ADC1->AWD1TR,
 800a374:	4b2f      	ldr	r3, [pc, #188]	@ (800a434 <MX_ADC1_Init+0x400>)
 800a376:	637b      	str	r3, [r7, #52]	@ 0x34
	                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
	                                             + ((ADC_AWD_CR3_REGOFFSET & ADC_ANALOGWATCHDOG_3)
	                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
	                                            );

	MODIFY_REG(*preg1,
 800a378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a2a      	ldr	r2, [pc, #168]	@ (800a428 <MX_ADC1_Init+0x3f4>)
 800a37e:	401a      	ands	r2, r3
 800a380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a382:	0419      	lsls	r1, r3, #16
 800a384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a386:	430b      	orrs	r3, r1
 800a388:	431a      	orrs	r2, r3
 800a38a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a38c:	601a      	str	r2, [r3, #0]
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

	  uint32_t backup_setting_cfgr1;
	  uint32_t calibration_index;
	  uint32_t calibration_factor_accumulated = 0;
 800a38e:	2300      	movs	r3, #0
 800a390:	657b      	str	r3, [r7, #84]	@ 0x54
	  uint32_t wait_loop_index1 = 0UL;
 800a392:	2300      	movs	r3, #0
 800a394:	653b      	str	r3, [r7, #80]	@ 0x50

	  if ((ADC1->CR & ADC_CR_ADEN) == 0UL)
 800a396:	4b1b      	ldr	r3, [pc, #108]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	2201      	movs	r2, #1
 800a39c:	4013      	ands	r3, r2
 800a39e:	d000      	beq.n	800a3a2 <MX_ADC1_Init+0x36e>
 800a3a0:	e09d      	b.n	800a4de <MX_ADC1_Init+0x4aa>
	  {
	  	backup_setting_cfgr1 = ADC1->CFGR1 & (ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800a3a2:	4b18      	ldr	r3, [pc, #96]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	4a24      	ldr	r2, [pc, #144]	@ (800a438 <MX_ADC1_Init+0x404>)
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	633b      	str	r3, [r7, #48]	@ 0x30
	  	ADC1->CFGR1 &= ~(ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800a3ac:	4b15      	ldr	r3, [pc, #84]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a3ae:	68da      	ldr	r2, [r3, #12]
 800a3b0:	4b14      	ldr	r3, [pc, #80]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a3b2:	4922      	ldr	r1, [pc, #136]	@ (800a43c <MX_ADC1_Init+0x408>)
 800a3b4:	400a      	ands	r2, r1
 800a3b6:	60da      	str	r2, [r3, #12]

	     	for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3bc:	e058      	b.n	800a470 <MX_ADC1_Init+0x43c>
	      	{
	     		ADC1->CR &= ~ADC_CR_BITS_PROPERTY_RS;    // Limpiar los bits de la propiedad rs
 800a3be:	4b11      	ldr	r3, [pc, #68]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a3c0:	689a      	ldr	r2, [r3, #8]
 800a3c2:	4b10      	ldr	r3, [pc, #64]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a3c4:	491e      	ldr	r1, [pc, #120]	@ (800a440 <MX_ADC1_Init+0x40c>)
 800a3c6:	400a      	ands	r2, r1
 800a3c8:	609a      	str	r2, [r3, #8]
	     		ADC1->CR |= ADC_CR_ADCAL;                // Establecer el bit ADC_CR_ADCAL para iniciar la calibracin
 800a3ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a3cc:	689a      	ldr	r2, [r3, #8]
 800a3ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a404 <MX_ADC1_Init+0x3d0>)
 800a3d0:	2180      	movs	r1, #128	@ 0x80
 800a3d2:	0609      	lsls	r1, r1, #24
 800a3d4:	430a      	orrs	r2, r1
 800a3d6:	609a      	str	r2, [r3, #8]

	     		while ((ADC1->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL)
 800a3d8:	e037      	b.n	800a44a <MX_ADC1_Init+0x416>
 800a3da:	46c0      	nop			@ (mov r8, r8)
 800a3dc:	40021000 	.word	0x40021000
 800a3e0:	cfffffff 	.word	0xcfffffff
 800a3e4:	50000800 	.word	0x50000800
 800a3e8:	fffffcff 	.word	0xfffffcff
 800a3ec:	fffffcf0 	.word	0xfffffcf0
 800a3f0:	fffff3ff 	.word	0xfffff3ff
 800a3f4:	ffffcfff 	.word	0xffffcfff
 800a3f8:	ffff3fff 	.word	0xffff3fff
 800a3fc:	ffff03ff 	.word	0xffff03ff
 800a400:	50000400 	.word	0x50000400
 800a404:	40012400 	.word	0x40012400
 800a408:	6fffffe8 	.word	0x6fffffe8
 800a40c:	20000274 	.word	0x20000274
 800a410:	00030d40 	.word	0x00030d40
 800a414:	ffde0201 	.word	0xffde0201
 800a418:	1ffffc02 	.word	0x1ffffc02
 800a41c:	0017ffff 	.word	0x0017ffff
 800a420:	fffffeff 	.word	0xfffffeff
 800a424:	40012424 	.word	0x40012424
 800a428:	f000f000 	.word	0xf000f000
 800a42c:	0027ffff 	.word	0x0027ffff
 800a430:	fffffdff 	.word	0xfffffdff
 800a434:	4001242c 	.word	0x4001242c
 800a438:	00008003 	.word	0x00008003
 800a43c:	ffff7ffc 	.word	0xffff7ffc
 800a440:	7fffffe8 	.word	0x7fffffe8
	     		{
	     			wait_loop_index1++;
 800a444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a446:	3301      	adds	r3, #1
 800a448:	653b      	str	r3, [r7, #80]	@ 0x50
	     		while ((ADC1->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL)
 800a44a:	4b27      	ldr	r3, [pc, #156]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	0fdb      	lsrs	r3, r3, #31
 800a450:	07da      	lsls	r2, r3, #31
 800a452:	2380      	movs	r3, #128	@ 0x80
 800a454:	061b      	lsls	r3, r3, #24
 800a456:	429a      	cmp	r2, r3
 800a458:	d0f4      	beq.n	800a444 <MX_ADC1_Init+0x410>
	     		}

	     		calibration_factor_accumulated += ADC1->CALFACT & ADC_CALFACT_CALFACT;
 800a45a:	4a23      	ldr	r2, [pc, #140]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a45c:	23b4      	movs	r3, #180	@ 0xb4
 800a45e:	58d3      	ldr	r3, [r2, r3]
 800a460:	227f      	movs	r2, #127	@ 0x7f
 800a462:	4013      	ands	r3, r2
 800a464:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a466:	18d3      	adds	r3, r2, r3
 800a468:	657b      	str	r3, [r7, #84]	@ 0x54
	     	for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800a46a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a46c:	3301      	adds	r3, #1
 800a46e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a470:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a472:	2b07      	cmp	r3, #7
 800a474:	d9a3      	bls.n	800a3be <MX_ADC1_Init+0x38a>
	      	}
	  	calibration_factor_accumulated /= calibration_index;
 800a476:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a478:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800a47a:	f7f5 fe4d 	bl	8000118 <__udivsi3>
 800a47e:	0003      	movs	r3, r0
 800a480:	657b      	str	r3, [r7, #84]	@ 0x54

	  	ADC1->CR &= ~ADC_CR_BITS_PROPERTY_RS;    // Limpiar los bits de la propiedad rs
 800a482:	4b19      	ldr	r3, [pc, #100]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a484:	689a      	ldr	r2, [r3, #8]
 800a486:	4b18      	ldr	r3, [pc, #96]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a488:	4918      	ldr	r1, [pc, #96]	@ (800a4ec <MX_ADC1_Init+0x4b8>)
 800a48a:	400a      	ands	r2, r1
 800a48c:	609a      	str	r2, [r3, #8]
	  	ADC1->CR |= ADC_CR_ADEN;                  // Establecer el bit ADC_CR_ADEN para habilitar el ADC
 800a48e:	4b16      	ldr	r3, [pc, #88]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a490:	689a      	ldr	r2, [r3, #8]
 800a492:	4b15      	ldr	r3, [pc, #84]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a494:	2101      	movs	r1, #1
 800a496:	430a      	orrs	r2, r1
 800a498:	609a      	str	r2, [r3, #8]


	  	ADC1->CALFACT &= ~ADC_CALFACT_CALFACT;         // Limpiar los bits de calibracin existentes
 800a49a:	4a13      	ldr	r2, [pc, #76]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a49c:	23b4      	movs	r3, #180	@ 0xb4
 800a49e:	58d3      	ldr	r3, [r2, r3]
 800a4a0:	4911      	ldr	r1, [pc, #68]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4a2:	227f      	movs	r2, #127	@ 0x7f
 800a4a4:	4393      	bics	r3, r2
 800a4a6:	22b4      	movs	r2, #180	@ 0xb4
 800a4a8:	508b      	str	r3, [r1, r2]
	  	ADC1->CALFACT |= calibration_factor_accumulated; // Establecer el nuevo factor de calibracin
 800a4aa:	4a0f      	ldr	r2, [pc, #60]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4ac:	23b4      	movs	r3, #180	@ 0xb4
 800a4ae:	58d2      	ldr	r2, [r2, r3]
 800a4b0:	490d      	ldr	r1, [pc, #52]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	22b4      	movs	r2, #180	@ 0xb4
 800a4b8:	508b      	str	r3, [r1, r2]


	  	ADC1->CR &= ~ADC_CR_BITS_PROPERTY_RS;     // Limpiar los bits de la propiedad rs
 800a4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4bc:	689a      	ldr	r2, [r3, #8]
 800a4be:	4b0a      	ldr	r3, [pc, #40]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4c0:	490a      	ldr	r1, [pc, #40]	@ (800a4ec <MX_ADC1_Init+0x4b8>)
 800a4c2:	400a      	ands	r2, r1
 800a4c4:	609a      	str	r2, [r3, #8]
	  	ADC1->CR |= ADC_CR_ADDIS;                  // Establecer el bit ADC_CR_ADDIS para deshabilitar el ADC
 800a4c6:	4b08      	ldr	r3, [pc, #32]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4c8:	689a      	ldr	r2, [r3, #8]
 800a4ca:	4b07      	ldr	r3, [pc, #28]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4cc:	2102      	movs	r1, #2
 800a4ce:	430a      	orrs	r2, r1
 800a4d0:	609a      	str	r2, [r3, #8]

	  	ADC1->CFGR1 |= backup_setting_cfgr1;  // Establecer los bits de CFGR1 segn el valor de backup_setting_cfgr1
 800a4d2:	4b05      	ldr	r3, [pc, #20]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4d4:	68d9      	ldr	r1, [r3, #12]
 800a4d6:	4b04      	ldr	r3, [pc, #16]	@ (800a4e8 <MX_ADC1_Init+0x4b4>)
 800a4d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4da:	430a      	orrs	r2, r1
 800a4dc:	60da      	str	r2, [r3, #12]
	  }
  /* USER CODE END ADC1_Init 2 */

}
 800a4de:	46c0      	nop			@ (mov r8, r8)
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	b018      	add	sp, #96	@ 0x60
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	46c0      	nop			@ (mov r8, r8)
 800a4e8:	40012400 	.word	0x40012400
 800a4ec:	7fffffe8 	.word	0x7fffffe8

0800a4f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a4f4:	4b1c      	ldr	r3, [pc, #112]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a4f6:	4a1d      	ldr	r2, [pc, #116]	@ (800a56c <MX_I2C1_Init+0x7c>)
 800a4f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x201060FF;
 800a4fa:	4b1b      	ldr	r3, [pc, #108]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a4fc:	4a1c      	ldr	r2, [pc, #112]	@ (800a570 <MX_I2C1_Init+0x80>)
 800a4fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800a500:	4b19      	ldr	r3, [pc, #100]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a502:	2200      	movs	r2, #0
 800a504:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a506:	4b18      	ldr	r3, [pc, #96]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a508:	2201      	movs	r2, #1
 800a50a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a50c:	4b16      	ldr	r3, [pc, #88]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a50e:	2200      	movs	r2, #0
 800a510:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800a512:	4b15      	ldr	r3, [pc, #84]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a514:	2200      	movs	r2, #0
 800a516:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a518:	4b13      	ldr	r3, [pc, #76]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a51a:	2200      	movs	r2, #0
 800a51c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a51e:	4b12      	ldr	r3, [pc, #72]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a520:	2200      	movs	r2, #0
 800a522:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a524:	4b10      	ldr	r3, [pc, #64]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a526:	2200      	movs	r2, #0
 800a528:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a52a:	4b0f      	ldr	r3, [pc, #60]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a52c:	0018      	movs	r0, r3
 800a52e:	f009 f8f7 	bl	8013720 <HAL_I2C_Init>
 800a532:	1e03      	subs	r3, r0, #0
 800a534:	d001      	beq.n	800a53a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800a536:	f000 fbc1 	bl	800acbc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 800a53a:	2380      	movs	r3, #128	@ 0x80
 800a53c:	015a      	lsls	r2, r3, #5
 800a53e:	4b0a      	ldr	r3, [pc, #40]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a540:	0011      	movs	r1, r2
 800a542:	0018      	movs	r0, r3
 800a544:	f00b f99e 	bl	8015884 <HAL_I2CEx_ConfigAnalogFilter>
 800a548:	1e03      	subs	r3, r0, #0
 800a54a:	d001      	beq.n	800a550 <MX_I2C1_Init+0x60>
  {
    Error_Handler();
 800a54c:	f000 fbb6 	bl	800acbc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a550:	4b05      	ldr	r3, [pc, #20]	@ (800a568 <MX_I2C1_Init+0x78>)
 800a552:	2100      	movs	r1, #0
 800a554:	0018      	movs	r0, r3
 800a556:	f00b f9e1 	bl	801591c <HAL_I2CEx_ConfigDigitalFilter>
 800a55a:	1e03      	subs	r3, r0, #0
 800a55c:	d001      	beq.n	800a562 <MX_I2C1_Init+0x72>
  {
    Error_Handler();
 800a55e:	f000 fbad 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a562:	46c0      	nop			@ (mov r8, r8)
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}
 800a568:	200003f0 	.word	0x200003f0
 800a56c:	40005400 	.word	0x40005400
 800a570:	201060ff 	.word	0x201060ff

0800a574 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800a578:	4b0d      	ldr	r3, [pc, #52]	@ (800a5b0 <MX_IWDG_Init+0x3c>)
 800a57a:	4a0e      	ldr	r2, [pc, #56]	@ (800a5b4 <MX_IWDG_Init+0x40>)
 800a57c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_1024;
 800a57e:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b0 <MX_IWDG_Init+0x3c>)
 800a580:	2208      	movs	r2, #8
 800a582:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4000;
 800a584:	4b0a      	ldr	r3, [pc, #40]	@ (800a5b0 <MX_IWDG_Init+0x3c>)
 800a586:	22fa      	movs	r2, #250	@ 0xfa
 800a588:	0112      	lsls	r2, r2, #4
 800a58a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4000;
 800a58c:	4b08      	ldr	r3, [pc, #32]	@ (800a5b0 <MX_IWDG_Init+0x3c>)
 800a58e:	22fa      	movs	r2, #250	@ 0xfa
 800a590:	0112      	lsls	r2, r2, #4
 800a592:	609a      	str	r2, [r3, #8]
  hiwdg.Init.EWI = 0;
 800a594:	4b06      	ldr	r3, [pc, #24]	@ (800a5b0 <MX_IWDG_Init+0x3c>)
 800a596:	2200      	movs	r2, #0
 800a598:	611a      	str	r2, [r3, #16]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800a59a:	4b05      	ldr	r3, [pc, #20]	@ (800a5b0 <MX_IWDG_Init+0x3c>)
 800a59c:	0018      	movs	r0, r3
 800a59e:	f00b fa09 	bl	80159b4 <HAL_IWDG_Init>
 800a5a2:	1e03      	subs	r3, r0, #0
 800a5a4:	d001      	beq.n	800a5aa <MX_IWDG_Init+0x36>
  {
    Error_Handler();
 800a5a6:	f000 fb89 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800a5aa:	46c0      	nop			@ (mov r8, r8)
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	20000504 	.word	0x20000504
 800a5b4:	40003000 	.word	0x40003000

0800a5b8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b086      	sub	sp, #24
 800a5bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 0 */


  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800a5be:	1d3b      	adds	r3, r7, #4
 800a5c0:	0018      	movs	r0, r3
 800a5c2:	2314      	movs	r3, #20
 800a5c4:	001a      	movs	r2, r3
 800a5c6:	2100      	movs	r1, #0
 800a5c8:	f010 fc58 	bl	801ae7c <memset>
  RTC_DateTypeDef sDate = {0};
 800a5cc:	003b      	movs	r3, r7
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800a5d2:	4b2d      	ldr	r3, [pc, #180]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5d4:	4a2d      	ldr	r2, [pc, #180]	@ (800a68c <MX_RTC_Init+0xd4>)
 800a5d6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800a5d8:	4b2b      	ldr	r3, [pc, #172]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5da:	2200      	movs	r2, #0
 800a5dc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800a5de:	4b2a      	ldr	r3, [pc, #168]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5e0:	227f      	movs	r2, #127	@ 0x7f
 800a5e2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800a5e4:	4b28      	ldr	r3, [pc, #160]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5e6:	22ff      	movs	r2, #255	@ 0xff
 800a5e8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800a5ea:	4b27      	ldr	r3, [pc, #156]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800a5f0:	4b25      	ldr	r3, [pc, #148]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a5f6:	4b24      	ldr	r3, [pc, #144]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a5fc:	4b22      	ldr	r3, [pc, #136]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a5fe:	2280      	movs	r2, #128	@ 0x80
 800a600:	05d2      	lsls	r2, r2, #23
 800a602:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800a604:	4b20      	ldr	r3, [pc, #128]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a606:	2200      	movs	r2, #0
 800a608:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 800a60a:	4b1f      	ldr	r3, [pc, #124]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a60c:	2200      	movs	r2, #0
 800a60e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800a610:	4b1d      	ldr	r3, [pc, #116]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a612:	0018      	movs	r0, r3
 800a614:	f00d f986 	bl	8017924 <HAL_RTC_Init>
 800a618:	1e03      	subs	r3, r0, #0
 800a61a:	d001      	beq.n	800a620 <MX_RTC_Init+0x68>
  {
    Error_Handler();
 800a61c:	f000 fb4e 	bl	800acbc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800a620:	1d3b      	adds	r3, r7, #4
 800a622:	2200      	movs	r2, #0
 800a624:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800a626:	1d3b      	adds	r3, r7, #4
 800a628:	2200      	movs	r2, #0
 800a62a:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800a62c:	1d3b      	adds	r3, r7, #4
 800a62e:	2200      	movs	r2, #0
 800a630:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a632:	1d3b      	adds	r3, r7, #4
 800a634:	2200      	movs	r2, #0
 800a636:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a638:	1d3b      	adds	r3, r7, #4
 800a63a:	2200      	movs	r2, #0
 800a63c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800a63e:	1d39      	adds	r1, r7, #4
 800a640:	4b11      	ldr	r3, [pc, #68]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a642:	2201      	movs	r2, #1
 800a644:	0018      	movs	r0, r3
 800a646:	f00d fa13 	bl	8017a70 <HAL_RTC_SetTime>
 800a64a:	1e03      	subs	r3, r0, #0
 800a64c:	d001      	beq.n	800a652 <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 800a64e:	f000 fb35 	bl	800acbc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800a652:	003b      	movs	r3, r7
 800a654:	2201      	movs	r2, #1
 800a656:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800a658:	003b      	movs	r3, r7
 800a65a:	2201      	movs	r2, #1
 800a65c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800a65e:	003b      	movs	r3, r7
 800a660:	2201      	movs	r2, #1
 800a662:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800a664:	003b      	movs	r3, r7
 800a666:	2200      	movs	r2, #0
 800a668:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800a66a:	0039      	movs	r1, r7
 800a66c:	4b06      	ldr	r3, [pc, #24]	@ (800a688 <MX_RTC_Init+0xd0>)
 800a66e:	2201      	movs	r2, #1
 800a670:	0018      	movs	r0, r3
 800a672:	f00d fb21 	bl	8017cb8 <HAL_RTC_SetDate>
 800a676:	1e03      	subs	r3, r0, #0
 800a678:	d001      	beq.n	800a67e <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 800a67a:	f000 fb1f 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800a67e:	46c0      	nop			@ (mov r8, r8)
 800a680:	46bd      	mov	sp, r7
 800a682:	b006      	add	sp, #24
 800a684:	bd80      	pop	{r7, pc}
 800a686:	46c0      	nop			@ (mov r8, r8)
 800a688:	20000518 	.word	0x20000518
 800a68c:	40002800 	.word	0x40002800

0800a690 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b09c      	sub	sp, #112	@ 0x70
 800a694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a696:	2360      	movs	r3, #96	@ 0x60
 800a698:	18fb      	adds	r3, r7, r3
 800a69a:	0018      	movs	r0, r3
 800a69c:	2310      	movs	r3, #16
 800a69e:	001a      	movs	r2, r3
 800a6a0:	2100      	movs	r1, #0
 800a6a2:	f010 fbeb 	bl	801ae7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a6a6:	2354      	movs	r3, #84	@ 0x54
 800a6a8:	18fb      	adds	r3, r7, r3
 800a6aa:	0018      	movs	r0, r3
 800a6ac:	230c      	movs	r3, #12
 800a6ae:	001a      	movs	r2, r3
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	f010 fbe3 	bl	801ae7c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a6b6:	2338      	movs	r3, #56	@ 0x38
 800a6b8:	18fb      	adds	r3, r7, r3
 800a6ba:	0018      	movs	r0, r3
 800a6bc:	231c      	movs	r3, #28
 800a6be:	001a      	movs	r2, r3
 800a6c0:	2100      	movs	r1, #0
 800a6c2:	f010 fbdb 	bl	801ae7c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a6c6:	1d3b      	adds	r3, r7, #4
 800a6c8:	0018      	movs	r0, r3
 800a6ca:	2334      	movs	r3, #52	@ 0x34
 800a6cc:	001a      	movs	r2, r3
 800a6ce:	2100      	movs	r1, #0
 800a6d0:	f010 fbd4 	bl	801ae7c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800a6d4:	4b51      	ldr	r3, [pc, #324]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a6d6:	4a52      	ldr	r2, [pc, #328]	@ (800a820 <MX_TIM1_Init+0x190>)
 800a6d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800a6da:	4b50      	ldr	r3, [pc, #320]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a6dc:	2200      	movs	r2, #0
 800a6de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a6e0:	4b4e      	ldr	r3, [pc, #312]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 14000;
 800a6e6:	4b4d      	ldr	r3, [pc, #308]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a6e8:	4a4e      	ldr	r2, [pc, #312]	@ (800a824 <MX_TIM1_Init+0x194>)
 800a6ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a6ec:	4b4b      	ldr	r3, [pc, #300]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a6f2:	4b4a      	ldr	r3, [pc, #296]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a6f8:	4b48      	ldr	r3, [pc, #288]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a6fe:	4b47      	ldr	r3, [pc, #284]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a700:	0018      	movs	r0, r3
 800a702:	f00d fc8f 	bl	8018024 <HAL_TIM_Base_Init>
 800a706:	1e03      	subs	r3, r0, #0
 800a708:	d001      	beq.n	800a70e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800a70a:	f000 fad7 	bl	800acbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a70e:	2160      	movs	r1, #96	@ 0x60
 800a710:	187b      	adds	r3, r7, r1
 800a712:	2280      	movs	r2, #128	@ 0x80
 800a714:	0152      	lsls	r2, r2, #5
 800a716:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a718:	187a      	adds	r2, r7, r1
 800a71a:	4b40      	ldr	r3, [pc, #256]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a71c:	0011      	movs	r1, r2
 800a71e:	0018      	movs	r0, r3
 800a720:	f00d ffa0 	bl	8018664 <HAL_TIM_ConfigClockSource>
 800a724:	1e03      	subs	r3, r0, #0
 800a726:	d001      	beq.n	800a72c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800a728:	f000 fac8 	bl	800acbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a72c:	4b3b      	ldr	r3, [pc, #236]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a72e:	0018      	movs	r0, r3
 800a730:	f00d fcd0 	bl	80180d4 <HAL_TIM_PWM_Init>
 800a734:	1e03      	subs	r3, r0, #0
 800a736:	d001      	beq.n	800a73c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800a738:	f000 fac0 	bl	800acbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a73c:	2154      	movs	r1, #84	@ 0x54
 800a73e:	187b      	adds	r3, r7, r1
 800a740:	2200      	movs	r2, #0
 800a742:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a744:	187b      	adds	r3, r7, r1
 800a746:	2200      	movs	r2, #0
 800a748:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a74a:	187b      	adds	r3, r7, r1
 800a74c:	2200      	movs	r2, #0
 800a74e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a750:	187a      	adds	r2, r7, r1
 800a752:	4b32      	ldr	r3, [pc, #200]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a754:	0011      	movs	r1, r2
 800a756:	0018      	movs	r0, r3
 800a758:	f00e fc3a 	bl	8018fd0 <HAL_TIMEx_MasterConfigSynchronization>
 800a75c:	1e03      	subs	r3, r0, #0
 800a75e:	d001      	beq.n	800a764 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 800a760:	f000 faac 	bl	800acbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a764:	2138      	movs	r1, #56	@ 0x38
 800a766:	187b      	adds	r3, r7, r1
 800a768:	2260      	movs	r2, #96	@ 0x60
 800a76a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7000;
 800a76c:	187b      	adds	r3, r7, r1
 800a76e:	4a2e      	ldr	r2, [pc, #184]	@ (800a828 <MX_TIM1_Init+0x198>)
 800a770:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a772:	187b      	adds	r3, r7, r1
 800a774:	2200      	movs	r2, #0
 800a776:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a778:	187b      	adds	r3, r7, r1
 800a77a:	2200      	movs	r2, #0
 800a77c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a77e:	187b      	adds	r3, r7, r1
 800a780:	2200      	movs	r2, #0
 800a782:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a784:	187b      	adds	r3, r7, r1
 800a786:	2200      	movs	r2, #0
 800a788:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a78a:	187b      	adds	r3, r7, r1
 800a78c:	2200      	movs	r2, #0
 800a78e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800a790:	1879      	adds	r1, r7, r1
 800a792:	4b22      	ldr	r3, [pc, #136]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a794:	2208      	movs	r2, #8
 800a796:	0018      	movs	r0, r3
 800a798:	f00d fe64 	bl	8018464 <HAL_TIM_PWM_ConfigChannel>
 800a79c:	1e03      	subs	r3, r0, #0
 800a79e:	d001      	beq.n	800a7a4 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 800a7a0:	f000 fa8c 	bl	800acbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a7a4:	1d3b      	adds	r3, r7, #4
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a7aa:	1d3b      	adds	r3, r7, #4
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a7b0:	1d3b      	adds	r3, r7, #4
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a7b6:	1d3b      	adds	r3, r7, #4
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a7bc:	1d3b      	adds	r3, r7, #4
 800a7be:	2200      	movs	r2, #0
 800a7c0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a7c2:	1d3b      	adds	r3, r7, #4
 800a7c4:	2280      	movs	r2, #128	@ 0x80
 800a7c6:	0192      	lsls	r2, r2, #6
 800a7c8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a7ca:	1d3b      	adds	r3, r7, #4
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a7d0:	1d3b      	adds	r3, r7, #4
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a7d6:	1d3b      	adds	r3, r7, #4
 800a7d8:	2200      	movs	r2, #0
 800a7da:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a7dc:	1d3b      	adds	r3, r7, #4
 800a7de:	2280      	movs	r2, #128	@ 0x80
 800a7e0:	0492      	lsls	r2, r2, #18
 800a7e2:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a7e4:	1d3b      	adds	r3, r7, #4
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a7ea:	1d3b      	adds	r3, r7, #4
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a7f0:	1d3b      	adds	r3, r7, #4
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800a7f6:	1d3a      	adds	r2, r7, #4
 800a7f8:	4b08      	ldr	r3, [pc, #32]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a7fa:	0011      	movs	r1, r2
 800a7fc:	0018      	movs	r0, r3
 800a7fe:	f00e fc55 	bl	80190ac <HAL_TIMEx_ConfigBreakDeadTime>
 800a802:	1e03      	subs	r3, r0, #0
 800a804:	d001      	beq.n	800a80a <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800a806:	f000 fa59 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800a80a:	4b04      	ldr	r3, [pc, #16]	@ (800a81c <MX_TIM1_Init+0x18c>)
 800a80c:	0018      	movs	r0, r3
 800a80e:	f001 febd 	bl	800c58c <HAL_TIM_MspPostInit>

}
 800a812:	46c0      	nop			@ (mov r8, r8)
 800a814:	46bd      	mov	sp, r7
 800a816:	b01c      	add	sp, #112	@ 0x70
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	46c0      	nop			@ (mov r8, r8)
 800a81c:	20000548 	.word	0x20000548
 800a820:	40012c00 	.word	0x40012c00
 800a824:	000036b0 	.word	0x000036b0
 800a828:	00001b58 	.word	0x00001b58

0800a82c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b08e      	sub	sp, #56	@ 0x38
 800a830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a832:	2328      	movs	r3, #40	@ 0x28
 800a834:	18fb      	adds	r3, r7, r3
 800a836:	0018      	movs	r0, r3
 800a838:	2310      	movs	r3, #16
 800a83a:	001a      	movs	r2, r3
 800a83c:	2100      	movs	r1, #0
 800a83e:	f010 fb1d 	bl	801ae7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a842:	231c      	movs	r3, #28
 800a844:	18fb      	adds	r3, r7, r3
 800a846:	0018      	movs	r0, r3
 800a848:	230c      	movs	r3, #12
 800a84a:	001a      	movs	r2, r3
 800a84c:	2100      	movs	r1, #0
 800a84e:	f010 fb15 	bl	801ae7c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a852:	003b      	movs	r3, r7
 800a854:	0018      	movs	r0, r3
 800a856:	231c      	movs	r3, #28
 800a858:	001a      	movs	r2, r3
 800a85a:	2100      	movs	r1, #0
 800a85c:	f010 fb0e 	bl	801ae7c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a860:	4b2f      	ldr	r3, [pc, #188]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a862:	4a30      	ldr	r2, [pc, #192]	@ (800a924 <MX_TIM3_Init+0xf8>)
 800a864:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a866:	4b2e      	ldr	r3, [pc, #184]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a868:	2200      	movs	r2, #0
 800a86a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a86c:	4b2c      	ldr	r3, [pc, #176]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a86e:	2200      	movs	r2, #0
 800a870:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 14000;
 800a872:	4b2b      	ldr	r3, [pc, #172]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a874:	4a2c      	ldr	r2, [pc, #176]	@ (800a928 <MX_TIM3_Init+0xfc>)
 800a876:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a878:	4b29      	ldr	r3, [pc, #164]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a87a:	2200      	movs	r2, #0
 800a87c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a87e:	4b28      	ldr	r3, [pc, #160]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a880:	2200      	movs	r2, #0
 800a882:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a884:	4b26      	ldr	r3, [pc, #152]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a886:	0018      	movs	r0, r3
 800a888:	f00d fbcc 	bl	8018024 <HAL_TIM_Base_Init>
 800a88c:	1e03      	subs	r3, r0, #0
 800a88e:	d001      	beq.n	800a894 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800a890:	f000 fa14 	bl	800acbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a894:	2128      	movs	r1, #40	@ 0x28
 800a896:	187b      	adds	r3, r7, r1
 800a898:	2280      	movs	r2, #128	@ 0x80
 800a89a:	0152      	lsls	r2, r2, #5
 800a89c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a89e:	187a      	adds	r2, r7, r1
 800a8a0:	4b1f      	ldr	r3, [pc, #124]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a8a2:	0011      	movs	r1, r2
 800a8a4:	0018      	movs	r0, r3
 800a8a6:	f00d fedd 	bl	8018664 <HAL_TIM_ConfigClockSource>
 800a8aa:	1e03      	subs	r3, r0, #0
 800a8ac:	d001      	beq.n	800a8b2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800a8ae:	f000 fa05 	bl	800acbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800a8b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a8b4:	0018      	movs	r0, r3
 800a8b6:	f00d fc0d 	bl	80180d4 <HAL_TIM_PWM_Init>
 800a8ba:	1e03      	subs	r3, r0, #0
 800a8bc:	d001      	beq.n	800a8c2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800a8be:	f000 f9fd 	bl	800acbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a8c2:	211c      	movs	r1, #28
 800a8c4:	187b      	adds	r3, r7, r1
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a8ca:	187b      	adds	r3, r7, r1
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a8d0:	187a      	adds	r2, r7, r1
 800a8d2:	4b13      	ldr	r3, [pc, #76]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a8d4:	0011      	movs	r1, r2
 800a8d6:	0018      	movs	r0, r3
 800a8d8:	f00e fb7a 	bl	8018fd0 <HAL_TIMEx_MasterConfigSynchronization>
 800a8dc:	1e03      	subs	r3, r0, #0
 800a8de:	d001      	beq.n	800a8e4 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800a8e0:	f000 f9ec 	bl	800acbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a8e4:	003b      	movs	r3, r7
 800a8e6:	2260      	movs	r2, #96	@ 0x60
 800a8e8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7000;
 800a8ea:	003b      	movs	r3, r7
 800a8ec:	4a0f      	ldr	r2, [pc, #60]	@ (800a92c <MX_TIM3_Init+0x100>)
 800a8ee:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a8f0:	003b      	movs	r3, r7
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a8f6:	003b      	movs	r3, r7
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a8fc:	0039      	movs	r1, r7
 800a8fe:	4b08      	ldr	r3, [pc, #32]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a900:	2204      	movs	r2, #4
 800a902:	0018      	movs	r0, r3
 800a904:	f00d fdae 	bl	8018464 <HAL_TIM_PWM_ConfigChannel>
 800a908:	1e03      	subs	r3, r0, #0
 800a90a:	d001      	beq.n	800a910 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 800a90c:	f000 f9d6 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800a910:	4b03      	ldr	r3, [pc, #12]	@ (800a920 <MX_TIM3_Init+0xf4>)
 800a912:	0018      	movs	r0, r3
 800a914:	f001 fe3a 	bl	800c58c <HAL_TIM_MspPostInit>

}
 800a918:	46c0      	nop			@ (mov r8, r8)
 800a91a:	46bd      	mov	sp, r7
 800a91c:	b00e      	add	sp, #56	@ 0x38
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	20000594 	.word	0x20000594
 800a924:	40000400 	.word	0x40000400
 800a928:	000036b0 	.word	0x000036b0
 800a92c:	00001b58 	.word	0x00001b58

0800a930 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a936:	1d3b      	adds	r3, r7, #4
 800a938:	0018      	movs	r0, r3
 800a93a:	230c      	movs	r3, #12
 800a93c:	001a      	movs	r2, r3
 800a93e:	2100      	movs	r1, #0
 800a940:	f010 fa9c 	bl	801ae7c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800a944:	4b18      	ldr	r3, [pc, #96]	@ (800a9a8 <MX_TIM6_Init+0x78>)
 800a946:	4a19      	ldr	r2, [pc, #100]	@ (800a9ac <MX_TIM6_Init+0x7c>)
 800a948:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 31;
 800a94a:	4b17      	ldr	r3, [pc, #92]	@ (800a9a8 <MX_TIM6_Init+0x78>)
 800a94c:	221f      	movs	r2, #31
 800a94e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a950:	4b15      	ldr	r3, [pc, #84]	@ (800a9a8 <MX_TIM6_Init+0x78>)
 800a952:	2200      	movs	r2, #0
 800a954:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 438;
 800a956:	4b14      	ldr	r3, [pc, #80]	@ (800a9a8 <MX_TIM6_Init+0x78>)
 800a958:	22db      	movs	r2, #219	@ 0xdb
 800a95a:	0052      	lsls	r2, r2, #1
 800a95c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a95e:	4b12      	ldr	r3, [pc, #72]	@ (800a9a8 <MX_TIM6_Init+0x78>)
 800a960:	2200      	movs	r2, #0
 800a962:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800a964:	4b10      	ldr	r3, [pc, #64]	@ (800a9a8 <MX_TIM6_Init+0x78>)
 800a966:	0018      	movs	r0, r3
 800a968:	f00d fb5c 	bl	8018024 <HAL_TIM_Base_Init>
 800a96c:	1e03      	subs	r3, r0, #0
 800a96e:	d001      	beq.n	800a974 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 800a970:	f000 f9a4 	bl	800acbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a974:	1d3b      	adds	r3, r7, #4
 800a976:	2200      	movs	r2, #0
 800a978:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a97a:	1d3b      	adds	r3, r7, #4
 800a97c:	2200      	movs	r2, #0
 800a97e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800a980:	1d3a      	adds	r2, r7, #4
 800a982:	4b09      	ldr	r3, [pc, #36]	@ (800a9a8 <MX_TIM6_Init+0x78>)
 800a984:	0011      	movs	r1, r2
 800a986:	0018      	movs	r0, r3
 800a988:	f00e fb22 	bl	8018fd0 <HAL_TIMEx_MasterConfigSynchronization>
 800a98c:	1e03      	subs	r3, r0, #0
 800a98e:	d001      	beq.n	800a994 <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 800a990:	f000 f994 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  TIM6->CR1 |= TIM_CR1_CEN;
 800a994:	4b05      	ldr	r3, [pc, #20]	@ (800a9ac <MX_TIM6_Init+0x7c>)
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	4b04      	ldr	r3, [pc, #16]	@ (800a9ac <MX_TIM6_Init+0x7c>)
 800a99a:	2101      	movs	r1, #1
 800a99c:	430a      	orrs	r2, r1
 800a99e:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM6_Init 2 */

}
 800a9a0:	46c0      	nop			@ (mov r8, r8)
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	b004      	add	sp, #16
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	200005e0 	.word	0x200005e0
 800a9ac:	40001000 	.word	0x40001000

0800a9b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a9b4:	4b23      	ldr	r3, [pc, #140]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9b6:	4a24      	ldr	r2, [pc, #144]	@ (800aa48 <MX_USART2_UART_Init+0x98>)
 800a9b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a9ba:	4b22      	ldr	r3, [pc, #136]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9bc:	22e1      	movs	r2, #225	@ 0xe1
 800a9be:	0252      	lsls	r2, r2, #9
 800a9c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a9c2:	4b20      	ldr	r3, [pc, #128]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a9c8:	4b1e      	ldr	r3, [pc, #120]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a9ce:	4b1d      	ldr	r3, [pc, #116]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a9d4:	4b1b      	ldr	r3, [pc, #108]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9d6:	220c      	movs	r2, #12
 800a9d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a9da:	4b1a      	ldr	r3, [pc, #104]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9dc:	2200      	movs	r2, #0
 800a9de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a9e0:	4b18      	ldr	r3, [pc, #96]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a9e6:	4b17      	ldr	r3, [pc, #92]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a9ec:	4b15      	ldr	r3, [pc, #84]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a9f2:	4b14      	ldr	r3, [pc, #80]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a9f8:	4b12      	ldr	r3, [pc, #72]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800a9fa:	0018      	movs	r0, r3
 800a9fc:	f00e fbf2 	bl	80191e4 <HAL_UART_Init>
 800aa00:	1e03      	subs	r3, r0, #0
 800aa02:	d001      	beq.n	800aa08 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800aa04:	f000 f95a 	bl	800acbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa08:	4b0e      	ldr	r3, [pc, #56]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800aa0a:	2100      	movs	r1, #0
 800aa0c:	0018      	movs	r0, r3
 800aa0e:	f010 f881 	bl	801ab14 <HAL_UARTEx_SetTxFifoThreshold>
 800aa12:	1e03      	subs	r3, r0, #0
 800aa14:	d001      	beq.n	800aa1a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800aa16:	f000 f951 	bl	800acbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa1a:	4b0a      	ldr	r3, [pc, #40]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	0018      	movs	r0, r3
 800aa20:	f010 f8b8 	bl	801ab94 <HAL_UARTEx_SetRxFifoThreshold>
 800aa24:	1e03      	subs	r3, r0, #0
 800aa26:	d001      	beq.n	800aa2c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800aa28:	f000 f948 	bl	800acbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800aa2c:	4b05      	ldr	r3, [pc, #20]	@ (800aa44 <MX_USART2_UART_Init+0x94>)
 800aa2e:	0018      	movs	r0, r3
 800aa30:	f010 f836 	bl	801aaa0 <HAL_UARTEx_DisableFifoMode>
 800aa34:	1e03      	subs	r3, r0, #0
 800aa36:	d001      	beq.n	800aa3c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800aa38:	f000 f940 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800aa3c:	46c0      	nop			@ (mov r8, r8)
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	46c0      	nop			@ (mov r8, r8)
 800aa44:	2000062c 	.word	0x2000062c
 800aa48:	40004400 	.word	0x40004400

0800aa4c <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 800aa50:	4b24      	ldr	r3, [pc, #144]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa52:	4a25      	ldr	r2, [pc, #148]	@ (800aae8 <MX_USART4_UART_Init+0x9c>)
 800aa54:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 800aa56:	4b23      	ldr	r3, [pc, #140]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa58:	2296      	movs	r2, #150	@ 0x96
 800aa5a:	0212      	lsls	r2, r2, #8
 800aa5c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 800aa5e:	4b21      	ldr	r3, [pc, #132]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa60:	2280      	movs	r2, #128	@ 0x80
 800aa62:	0152      	lsls	r2, r2, #5
 800aa64:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800aa66:	4b1f      	ldr	r3, [pc, #124]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa68:	2200      	movs	r2, #0
 800aa6a:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_EVEN;
 800aa6c:	4b1d      	ldr	r3, [pc, #116]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa6e:	2280      	movs	r2, #128	@ 0x80
 800aa70:	00d2      	lsls	r2, r2, #3
 800aa72:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800aa74:	4b1b      	ldr	r3, [pc, #108]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa76:	220c      	movs	r2, #12
 800aa78:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aa7a:	4b1a      	ldr	r3, [pc, #104]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800aa80:	4b18      	ldr	r3, [pc, #96]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa82:	2200      	movs	r2, #0
 800aa84:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800aa86:	4b17      	ldr	r3, [pc, #92]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa88:	2200      	movs	r2, #0
 800aa8a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800aa8c:	4b15      	ldr	r3, [pc, #84]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa8e:	2200      	movs	r2, #0
 800aa90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800aa92:	4b14      	ldr	r3, [pc, #80]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa94:	2200      	movs	r2, #0
 800aa96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800aa98:	4b12      	ldr	r3, [pc, #72]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aa9a:	0018      	movs	r0, r3
 800aa9c:	f00e fba2 	bl	80191e4 <HAL_UART_Init>
 800aaa0:	1e03      	subs	r3, r0, #0
 800aaa2:	d001      	beq.n	800aaa8 <MX_USART4_UART_Init+0x5c>
  {
    Error_Handler();
 800aaa4:	f000 f90a 	bl	800acbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aaa8:	4b0e      	ldr	r3, [pc, #56]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aaaa:	2100      	movs	r1, #0
 800aaac:	0018      	movs	r0, r3
 800aaae:	f010 f831 	bl	801ab14 <HAL_UARTEx_SetTxFifoThreshold>
 800aab2:	1e03      	subs	r3, r0, #0
 800aab4:	d001      	beq.n	800aaba <MX_USART4_UART_Init+0x6e>
  {
    Error_Handler();
 800aab6:	f000 f901 	bl	800acbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aaba:	4b0a      	ldr	r3, [pc, #40]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aabc:	2100      	movs	r1, #0
 800aabe:	0018      	movs	r0, r3
 800aac0:	f010 f868 	bl	801ab94 <HAL_UARTEx_SetRxFifoThreshold>
 800aac4:	1e03      	subs	r3, r0, #0
 800aac6:	d001      	beq.n	800aacc <MX_USART4_UART_Init+0x80>
  {
    Error_Handler();
 800aac8:	f000 f8f8 	bl	800acbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800aacc:	4b05      	ldr	r3, [pc, #20]	@ (800aae4 <MX_USART4_UART_Init+0x98>)
 800aace:	0018      	movs	r0, r3
 800aad0:	f00f ffe6 	bl	801aaa0 <HAL_UARTEx_DisableFifoMode>
 800aad4:	1e03      	subs	r3, r0, #0
 800aad6:	d001      	beq.n	800aadc <MX_USART4_UART_Init+0x90>
  {
    Error_Handler();
 800aad8:	f000 f8f0 	bl	800acbc <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800aadc:	46c0      	nop			@ (mov r8, r8)
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
 800aae2:	46c0      	nop			@ (mov r8, r8)
 800aae4:	200006c0 	.word	0x200006c0
 800aae8:	40004c00 	.word	0x40004c00

0800aaec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800aaf2:	4b10      	ldr	r3, [pc, #64]	@ (800ab34 <MX_DMA_Init+0x48>)
 800aaf4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aaf6:	4b0f      	ldr	r3, [pc, #60]	@ (800ab34 <MX_DMA_Init+0x48>)
 800aaf8:	2101      	movs	r1, #1
 800aafa:	430a      	orrs	r2, r1
 800aafc:	649a      	str	r2, [r3, #72]	@ 0x48
 800aafe:	4b0d      	ldr	r3, [pc, #52]	@ (800ab34 <MX_DMA_Init+0x48>)
 800ab00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab02:	2201      	movs	r2, #1
 800ab04:	4013      	ands	r3, r2
 800ab06:	607b      	str	r3, [r7, #4]
 800ab08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	2100      	movs	r1, #0
 800ab0e:	200a      	movs	r0, #10
 800ab10:	f007 fd4c 	bl	80125ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800ab14:	200a      	movs	r0, #10
 800ab16:	f007 fd5e 	bl	80125d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn, 0, 0);
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	200b      	movs	r0, #11
 800ab20:	f007 fd44 	bl	80125ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn);
 800ab24:	200b      	movs	r0, #11
 800ab26:	f007 fd56 	bl	80125d6 <HAL_NVIC_EnableIRQ>

}
 800ab2a:	46c0      	nop			@ (mov r8, r8)
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	b002      	add	sp, #8
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	46c0      	nop			@ (mov r8, r8)
 800ab34:	40021000 	.word	0x40021000

0800ab38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800ab38:	b590      	push	{r4, r7, lr}
 800ab3a:	b089      	sub	sp, #36	@ 0x24
 800ab3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab3e:	240c      	movs	r4, #12
 800ab40:	193b      	adds	r3, r7, r4
 800ab42:	0018      	movs	r0, r3
 800ab44:	2314      	movs	r3, #20
 800ab46:	001a      	movs	r2, r3
 800ab48:	2100      	movs	r1, #0
 800ab4a:	f010 f997 	bl	801ae7c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab4e:	4b55      	ldr	r3, [pc, #340]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab52:	4b54      	ldr	r3, [pc, #336]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab54:	2104      	movs	r1, #4
 800ab56:	430a      	orrs	r2, r1
 800ab58:	64da      	str	r2, [r3, #76]	@ 0x4c
 800ab5a:	4b52      	ldr	r3, [pc, #328]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab5e:	2204      	movs	r2, #4
 800ab60:	4013      	ands	r3, r2
 800ab62:	60bb      	str	r3, [r7, #8]
 800ab64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab66:	4b4f      	ldr	r3, [pc, #316]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab6a:	4b4e      	ldr	r3, [pc, #312]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab6c:	2101      	movs	r1, #1
 800ab6e:	430a      	orrs	r2, r1
 800ab70:	64da      	str	r2, [r3, #76]	@ 0x4c
 800ab72:	4b4c      	ldr	r3, [pc, #304]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab76:	2201      	movs	r2, #1
 800ab78:	4013      	ands	r3, r2
 800ab7a:	607b      	str	r3, [r7, #4]
 800ab7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab7e:	4b49      	ldr	r3, [pc, #292]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab80:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab82:	4b48      	ldr	r3, [pc, #288]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab84:	2102      	movs	r1, #2
 800ab86:	430a      	orrs	r2, r1
 800ab88:	64da      	str	r2, [r3, #76]	@ 0x4c
 800ab8a:	4b46      	ldr	r3, [pc, #280]	@ (800aca4 <MX_GPIO_Init+0x16c>)
 800ab8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab8e:	2202      	movs	r2, #2
 800ab90:	4013      	ands	r3, r2
 800ab92:	603b      	str	r3, [r7, #0]
 800ab94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_8
 800ab96:	4944      	ldr	r1, [pc, #272]	@ (800aca8 <MX_GPIO_Init+0x170>)
 800ab98:	4b44      	ldr	r3, [pc, #272]	@ (800acac <MX_GPIO_Init+0x174>)
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	0018      	movs	r0, r3
 800ab9e:	f008 fd64 	bl	801366a <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_3
 800aba2:	4943      	ldr	r1, [pc, #268]	@ (800acb0 <MX_GPIO_Init+0x178>)
 800aba4:	4b43      	ldr	r3, [pc, #268]	@ (800acb4 <MX_GPIO_Init+0x17c>)
 800aba6:	2200      	movs	r2, #0
 800aba8:	0018      	movs	r0, r3
 800abaa:	f008 fd5e 	bl	801366a <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 800abae:	23b0      	movs	r3, #176	@ 0xb0
 800abb0:	0119      	lsls	r1, r3, #4
 800abb2:	23a0      	movs	r3, #160	@ 0xa0
 800abb4:	05db      	lsls	r3, r3, #23
 800abb6:	2200      	movs	r2, #0
 800abb8:	0018      	movs	r0, r3
 800abba:	f008 fd56 	bl	801366a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 PC6 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_8
 800abbe:	193b      	adds	r3, r7, r4
 800abc0:	4a39      	ldr	r2, [pc, #228]	@ (800aca8 <MX_GPIO_Init+0x170>)
 800abc2:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800abc4:	193b      	adds	r3, r7, r4
 800abc6:	2201      	movs	r2, #1
 800abc8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abca:	193b      	adds	r3, r7, r4
 800abcc:	2200      	movs	r2, #0
 800abce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800abd0:	193b      	adds	r3, r7, r4
 800abd2:	2200      	movs	r2, #0
 800abd4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800abd6:	193b      	adds	r3, r7, r4
 800abd8:	4a34      	ldr	r2, [pc, #208]	@ (800acac <MX_GPIO_Init+0x174>)
 800abda:	0019      	movs	r1, r3
 800abdc:	0010      	movs	r0, r2
 800abde:	f008 fad3 	bl	8013188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB12 PB3
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_3
 800abe2:	193b      	adds	r3, r7, r4
 800abe4:	4a32      	ldr	r2, [pc, #200]	@ (800acb0 <MX_GPIO_Init+0x178>)
 800abe6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800abe8:	193b      	adds	r3, r7, r4
 800abea:	2201      	movs	r2, #1
 800abec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abee:	193b      	adds	r3, r7, r4
 800abf0:	2200      	movs	r2, #0
 800abf2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800abf4:	193b      	adds	r3, r7, r4
 800abf6:	2200      	movs	r2, #0
 800abf8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800abfa:	193b      	adds	r3, r7, r4
 800abfc:	4a2d      	ldr	r2, [pc, #180]	@ (800acb4 <MX_GPIO_Init+0x17c>)
 800abfe:	0019      	movs	r1, r3
 800ac00:	0010      	movs	r0, r2
 800ac02:	f008 fac1 	bl	8013188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB14 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_4;
 800ac06:	193b      	adds	r3, r7, r4
 800ac08:	4a2b      	ldr	r2, [pc, #172]	@ (800acb8 <MX_GPIO_Init+0x180>)
 800ac0a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac0c:	193b      	adds	r3, r7, r4
 800ac0e:	2200      	movs	r2, #0
 800ac10:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac12:	193b      	adds	r3, r7, r4
 800ac14:	2200      	movs	r2, #0
 800ac16:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac18:	193b      	adds	r3, r7, r4
 800ac1a:	4a26      	ldr	r2, [pc, #152]	@ (800acb4 <MX_GPIO_Init+0x17c>)
 800ac1c:	0019      	movs	r1, r3
 800ac1e:	0010      	movs	r0, r2
 800ac20:	f008 fab2 	bl	8013188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 800ac24:	0021      	movs	r1, r4
 800ac26:	187b      	adds	r3, r7, r1
 800ac28:	22b0      	movs	r2, #176	@ 0xb0
 800ac2a:	0112      	lsls	r2, r2, #4
 800ac2c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac2e:	000c      	movs	r4, r1
 800ac30:	193b      	adds	r3, r7, r4
 800ac32:	2201      	movs	r2, #1
 800ac34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac36:	193b      	adds	r3, r7, r4
 800ac38:	2200      	movs	r2, #0
 800ac3a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac3c:	193b      	adds	r3, r7, r4
 800ac3e:	2200      	movs	r2, #0
 800ac40:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac42:	193a      	adds	r2, r7, r4
 800ac44:	23a0      	movs	r3, #160	@ 0xa0
 800ac46:	05db      	lsls	r3, r3, #23
 800ac48:	0011      	movs	r1, r2
 800ac4a:	0018      	movs	r0, r3
 800ac4c:	f008 fa9c 	bl	8013188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800ac50:	0021      	movs	r1, r4
 800ac52:	187b      	adds	r3, r7, r1
 800ac54:	2280      	movs	r2, #128	@ 0x80
 800ac56:	0212      	lsls	r2, r2, #8
 800ac58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ac5a:	187b      	adds	r3, r7, r1
 800ac5c:	2288      	movs	r2, #136	@ 0x88
 800ac5e:	0352      	lsls	r2, r2, #13
 800ac60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac62:	187b      	adds	r3, r7, r1
 800ac64:	2200      	movs	r2, #0
 800ac66:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac68:	187a      	adds	r2, r7, r1
 800ac6a:	23a0      	movs	r3, #160	@ 0xa0
 800ac6c:	05db      	lsls	r3, r3, #23
 800ac6e:	0011      	movs	r1, r2
 800ac70:	0018      	movs	r0, r3
 800ac72:	f008 fa89 	bl	8013188 <HAL_GPIO_Init>
  /* EXTI interrupt init*/
//  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(PFULLDEF_MP1, GPIO_PIN_SET);// Activa la seleccin de MP1
 800ac76:	4b0f      	ldr	r3, [pc, #60]	@ (800acb4 <MX_GPIO_Init+0x17c>)
 800ac78:	2201      	movs	r2, #1
 800ac7a:	2108      	movs	r1, #8
 800ac7c:	0018      	movs	r0, r3
 800ac7e:	f008 fcf4 	bl	801366a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_10,GPIO_PIN_SET);
 800ac82:	2380      	movs	r3, #128	@ 0x80
 800ac84:	00db      	lsls	r3, r3, #3
 800ac86:	4809      	ldr	r0, [pc, #36]	@ (800acac <MX_GPIO_Init+0x174>)
 800ac88:	2201      	movs	r2, #1
 800ac8a:	0019      	movs	r1, r3
 800ac8c:	f008 fced 	bl	801366a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PFULLDEF_VSEN, GPIO_PIN_SET);
 800ac90:	4b08      	ldr	r3, [pc, #32]	@ (800acb4 <MX_GPIO_Init+0x17c>)
 800ac92:	2201      	movs	r2, #1
 800ac94:	2120      	movs	r1, #32
 800ac96:	0018      	movs	r0, r3
 800ac98:	f008 fce7 	bl	801366a <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800ac9c:	46c0      	nop			@ (mov r8, r8)
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	b009      	add	sp, #36	@ 0x24
 800aca2:	bd90      	pop	{r4, r7, pc}
 800aca4:	40021000 	.word	0x40021000
 800aca8:	0000074c 	.word	0x0000074c
 800acac:	50000800 	.word	0x50000800
 800acb0:	0000142c 	.word	0x0000142c
 800acb4:	50000400 	.word	0x50000400
 800acb8:	00004810 	.word	0x00004810

0800acbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800acc0:	b672      	cpsid	i
}
 800acc2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800acc4:	46c0      	nop			@ (mov r8, r8)
 800acc6:	e7fd      	b.n	800acc4 <Error_Handler+0x8>

0800acc8 <muestreo>:
// rutina refrigera Adaptada CTOF Completa ..............

uint32_t cnt_veces_muestreo_2 = 0;
//*************************************************************************************************

void muestreo(void){
 800acc8:	b580      	push	{r7, lr}
 800acca:	b082      	sub	sp, #8
 800accc:	af00      	add	r7, sp, #0


		if(GetRegFlagState(Plantilla[eelogicos2],5)){		//;Se usar el TRANSDUCTOR de corriente de IMBERA?
 800acce:	4be5      	ldr	r3, [pc, #916]	@ (800b064 <muestreo+0x39c>)
 800acd0:	225b      	movs	r2, #91	@ 0x5b
 800acd2:	5c9b      	ldrb	r3, [r3, r2]
 800acd4:	001a      	movs	r2, r3
 800acd6:	2320      	movs	r3, #32
 800acd8:	4013      	ands	r3, r2
 800acda:	d15e      	bne.n	800ad9a <muestreo+0xd2>
				goto	muestreo_00;
		}
		cnt_2ms_corrIMB++;									//inc     cnt_2ms_corrIMB           ;SI, obten una muestra instantanea cada 2ms
 800acdc:	4be2      	ldr	r3, [pc, #904]	@ (800b068 <muestreo+0x3a0>)
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	3301      	adds	r3, #1
 800ace2:	b2da      	uxtb	r2, r3
 800ace4:	4be0      	ldr	r3, [pc, #896]	@ (800b068 <muestreo+0x3a0>)
 800ace6:	701a      	strb	r2, [r3, #0]
		if (cnt_2ms_corrIMB != 4){			//;El proceso muestre se ejecuta cada 250us aprx
 800ace8:	4bdf      	ldr	r3, [pc, #892]	@ (800b068 <muestreo+0x3a0>)
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	2b04      	cmp	r3, #4
 800acee:	d156      	bne.n	800ad9e <muestreo+0xd6>
			goto	muestreo_00;			//jrne    muestreo_00
		}
		cnt_2ms_corrIMB =0;					//clr     cnt_2ms_corrIMB         ;Han transcurrido 2ms. Limpia el contador
 800acf0:	4bdd      	ldr	r3, [pc, #884]	@ (800b068 <muestreo+0x3a0>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	701a      	strb	r2, [r3, #0]

		ADC1->CHSELR = 0;
 800acf6:	4bdd      	ldr	r3, [pc, #884]	@ (800b06c <muestreo+0x3a4>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	629a      	str	r2, [r3, #40]	@ 0x28
        ADC1->CHSELR |= ADC_CHSELR_CHSEL0;  		// Canal 0
 800acfc:	4bdb      	ldr	r3, [pc, #876]	@ (800b06c <muestreo+0x3a4>)
 800acfe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ad00:	4bda      	ldr	r3, [pc, #872]	@ (800b06c <muestreo+0x3a4>)
 800ad02:	2101      	movs	r1, #1
 800ad04:	430a      	orrs	r2, r1
 800ad06:	629a      	str	r2, [r3, #40]	@ 0x28
        capturaAD ();								// muestra es a 10 bits
 800ad08:	f002 fbdc 	bl	800d4c4 <capturaAD>
        ram_h = adcramh;							//;Guarda el resultado de la conversin en RAM TEMPORAL
 800ad0c:	4bd8      	ldr	r3, [pc, #864]	@ (800b070 <muestreo+0x3a8>)
 800ad0e:	881a      	ldrh	r2, [r3, #0]
 800ad10:	4bd8      	ldr	r3, [pc, #864]	@ (800b074 <muestreo+0x3ac>)
 800ad12:	801a      	strh	r2, [r3, #0]
        											//mov		  ram_l,adcraml           ;/Lee primero el MAYOR
        muestra_corrIMB += ram_h;					//;Realiza la suma acumulada de las muestras
 800ad14:	4bd8      	ldr	r3, [pc, #864]	@ (800b078 <muestreo+0x3b0>)
 800ad16:	881a      	ldrh	r2, [r3, #0]
 800ad18:	4bd6      	ldr	r3, [pc, #856]	@ (800b074 <muestreo+0x3ac>)
 800ad1a:	881b      	ldrh	r3, [r3, #0]
 800ad1c:	18d3      	adds	r3, r2, r3
 800ad1e:	b29a      	uxth	r2, r3
 800ad20:	4bd5      	ldr	r3, [pc, #852]	@ (800b078 <muestreo+0x3b0>)
 800ad22:	801a      	strh	r2, [r3, #0]
        											//;ADC de 10 bits, 64 muestras mximo de 1,024 (si fueran 20A)

        cnt_muestras_corrIMB++;						// inc     cnt_muestras_corrIMB    ;Han trasncurrido 64 muestras?
 800ad24:	4bd5      	ldr	r3, [pc, #852]	@ (800b07c <muestreo+0x3b4>)
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	b2da      	uxtb	r2, r3
 800ad2c:	4bd3      	ldr	r3, [pc, #844]	@ (800b07c <muestreo+0x3b4>)
 800ad2e:	701a      	strb	r2, [r3, #0]
		if (cnt_muestras_corrIMB != 64){			// ld      A,cnt_muestras_corrIMB  ;/
 800ad30:	4bd2      	ldr	r3, [pc, #840]	@ (800b07c <muestreo+0x3b4>)
 800ad32:	781b      	ldrb	r3, [r3, #0]
 800ad34:	2b40      	cmp	r3, #64	@ 0x40
 800ad36:	d134      	bne.n	800ada2 <muestreo+0xda>
			goto	muestreo_00;					// cp      A,#64
		}											//	jrne    muestreo_00		          ;/
		cnt_muestras_corrIMB= 0;					// clr     cnt_muestras_corrIMB  ;64 muestras trasncurridas, limpia el contador
 800ad38:	4bd0      	ldr	r3, [pc, #832]	@ (800b07c <muestreo+0x3b4>)
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	701a      	strb	r2, [r3, #0]
		mcorr_ponderada_1 = mcorr_ponderada_2;		//;La ltima muestra se conviente en la muestra anterior
 800ad3e:	4bd0      	ldr	r3, [pc, #832]	@ (800b080 <muestreo+0x3b8>)
 800ad40:	881a      	ldrh	r2, [r3, #0]
 800ad42:	4bd0      	ldr	r3, [pc, #832]	@ (800b084 <muestreo+0x3bc>)
 800ad44:	801a      	strh	r2, [r3, #0]
													//ldw     X,muestra_corrIMB     ;Realiza el promedio de las 64 muestras obtenidas
													//ld      A,#64                 ;/
													//div     X,A                   ;/
		mcorr_ponderada_2 = muestra_corrIMB/64;		//ldw     mcorr_ponderada_2,X   ;El resultado es la muestra actual
 800ad46:	4bcc      	ldr	r3, [pc, #816]	@ (800b078 <muestreo+0x3b0>)
 800ad48:	881b      	ldrh	r3, [r3, #0]
 800ad4a:	099b      	lsrs	r3, r3, #6
 800ad4c:	b29a      	uxth	r2, r3
 800ad4e:	4bcc      	ldr	r3, [pc, #816]	@ (800b080 <muestreo+0x3b8>)
 800ad50:	801a      	strh	r2, [r3, #0]
		muestra_corrIMB = 0;						//clrw    X                     ;Limpia el acumulado de las muestras
 800ad52:	4bc9      	ldr	r3, [pc, #804]	@ (800b078 <muestreo+0x3b0>)
 800ad54:	2200      	movs	r2, #0
 800ad56:	801a      	strh	r2, [r3, #0]
		ram_h = mcorr_ponderada_1/2;				//;Aplica factor de ponderacin de 50%
 800ad58:	4bca      	ldr	r3, [pc, #808]	@ (800b084 <muestreo+0x3bc>)
 800ad5a:	881b      	ldrh	r3, [r3, #0]
 800ad5c:	085b      	lsrs	r3, r3, #1
 800ad5e:	b29a      	uxth	r2, r3
 800ad60:	4bc4      	ldr	r3, [pc, #784]	@ (800b074 <muestreo+0x3ac>)
 800ad62:	801a      	strh	r2, [r3, #0]
													//;a la primer muestra promediada
		STM8_16_X = mcorr_ponderada_2/2;			//;Aplica factor de ponderacin de 50%
 800ad64:	4bc6      	ldr	r3, [pc, #792]	@ (800b080 <muestreo+0x3b8>)
 800ad66:	881b      	ldrh	r3, [r3, #0]
 800ad68:	085b      	lsrs	r3, r3, #1
 800ad6a:	b29a      	uxth	r2, r3
 800ad6c:	4bc6      	ldr	r3, [pc, #792]	@ (800b088 <muestreo+0x3c0>)
 800ad6e:	801a      	strh	r2, [r3, #0]
													//;a la segunda muestra promediada
		STM8_16_X = STM8_16_X + ram_h;				//;Suma las dos muestras ponderadas
 800ad70:	4bc5      	ldr	r3, [pc, #788]	@ (800b088 <muestreo+0x3c0>)
 800ad72:	881a      	ldrh	r2, [r3, #0]
 800ad74:	4bbf      	ldr	r3, [pc, #764]	@ (800b074 <muestreo+0x3ac>)
 800ad76:	881b      	ldrh	r3, [r3, #0]
 800ad78:	18d3      	adds	r3, r2, r3
 800ad7a:	b29a      	uxth	r2, r3
 800ad7c:	4bc2      	ldr	r3, [pc, #776]	@ (800b088 <muestreo+0x3c0>)
 800ad7e:	801a      	strh	r2, [r3, #0]
		//;El factor se aplica al final para no desbordar
		fact_mul = 39; 								//mov     fact_mul,#39     ;eecorrIMB_mul  ;Aplica factor, el resultado llega en X
 800ad80:	4bc2      	ldr	r3, [pc, #776]	@ (800b08c <muestreo+0x3c4>)
 800ad82:	2227      	movs	r2, #39	@ 0x27
 800ad84:	701a      	strb	r2, [r3, #0]
		fact_div = 2;								//mov     fact_div,#2      ;eecorrIMB_div  ;/
 800ad86:	4bc2      	ldr	r3, [pc, #776]	@ (800b090 <muestreo+0x3c8>)
 800ad88:	2202      	movs	r2, #2
 800ad8a:	701a      	strb	r2, [r3, #0]
		aplica_factor();							//call    aplica_factor         ;Aplica el factor a la muestra adquirida
 800ad8c:	f7fc fb74 	bl	8007478 <aplica_factor>
		corriente_IMB = STM8_16_X;					//ldw     corriente_IMB,X       ;Almacena el resultado en la variable correspondiente
 800ad90:	4bbd      	ldr	r3, [pc, #756]	@ (800b088 <muestreo+0x3c0>)
 800ad92:	881a      	ldrh	r2, [r3, #0]
 800ad94:	4bbf      	ldr	r3, [pc, #764]	@ (800b094 <muestreo+0x3cc>)
 800ad96:	801a      	strh	r2, [r3, #0]
 800ad98:	e004      	b.n	800ada4 <muestreo+0xdc>
				goto	muestreo_00;
 800ad9a:	46c0      	nop			@ (mov r8, r8)
 800ad9c:	e002      	b.n	800ada4 <muestreo+0xdc>
			goto	muestreo_00;			//jrne    muestreo_00
 800ad9e:	46c0      	nop			@ (mov r8, r8)
 800ada0:	e000      	b.n	800ada4 <muestreo+0xdc>
			goto	muestreo_00;					// cp      A,#64
 800ada2:	46c0      	nop			@ (mov r8, r8)

muestreo_00:
		//ldw     X,#t_filtro_flanco;
		decwreg(&t_filtro_flanco);	//call    decwreg;        / Agota el tiempo para filtrar cruces por cero
 800ada4:	4bbc      	ldr	r3, [pc, #752]	@ (800b098 <muestreo+0x3d0>)
 800ada6:	0018      	movs	r0, r3
 800ada8:	f7fc fc33 	bl	8007612 <decwreg>

		cnt_veces_muestreo++; //inc cnt_veces_muestreo/// A,cnt_veces_muestreo
 800adac:	4bbb      	ldr	r3, [pc, #748]	@ (800b09c <muestreo+0x3d4>)
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	3301      	adds	r3, #1
 800adb2:	b2da      	uxtb	r2, r3
 800adb4:	4bb9      	ldr	r3, [pc, #740]	@ (800b09c <muestreo+0x3d4>)
 800adb6:	701a      	strb	r2, [r3, #0]
		if(cnt_veces_muestreo <= 200){ 		// 200){ //cp  A,#200
 800adb8:	4bb8      	ldr	r3, [pc, #736]	@ (800b09c <muestreo+0x3d4>)
 800adba:	781b      	ldrb	r3, [r3, #0]
 800adbc:	2bc8      	cmp	r3, #200	@ 0xc8
 800adbe:	d800      	bhi.n	800adc2 <muestreo+0xfa>
 800adc0:	e1cc      	b.n	800b15c <muestreo+0x494>
			goto alterna_presente;			//jrule   alterna_presente      ;Hay alterna presente
		}
	    cnt_veces_muestreo = 0;  //clr cnt_veces_muestreo
 800adc2:	4bb6      	ldr	r3, [pc, #728]	@ (800b09c <muestreo+0x3d4>)
 800adc4:	2200      	movs	r2, #0
 800adc6:	701a      	strb	r2, [r3, #0]
	    cruze_por_cero[0] = 1;		//bset    cruze_por_cero,#0
 800adc8:	4bb5      	ldr	r3, [pc, #724]	@ (800b0a0 <muestreo+0x3d8>)
 800adca:	2201      	movs	r2, #1
 800adcc:	701a      	strb	r2, [r3, #0]
//        }
//	  	flagsLogger2 [2] = 1;//bset	flagsLogger2,#2
//	  	goto error_muestreo; //jp error_muestreo

//batOFF_OK:
	    flagsLogger2 [0] = 1; //bset	flagsLogger2,#0; /indica un fallo de energa
 800adce:	4bb5      	ldr	r3, [pc, #724]	@ (800b0a4 <muestreo+0x3dc>)
 800add0:	2201      	movs	r2, #1
 800add2:	701a      	strb	r2, [r3, #0]

// ;-------------------------------------------------------------------------------
// ;RM_20240816 Evita grabados y HALT si no se ha calibrado el control


	    if(reef_voltaje == 0x3C){
 800add4:	4bb4      	ldr	r3, [pc, #720]	@ (800b0a8 <muestreo+0x3e0>)
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	2b3c      	cmp	r3, #60	@ 0x3c
 800adda:	d000      	beq.n	800adde <muestreo+0x116>
 800addc:	e24a      	b.n	800b274 <muestreo+0x5ac>
			goto grabadoEmergencia_00; //		jreq    grabadoEmergencia_00         ;
 800adde:	46c0      	nop			@ (mov r8, r8)
		goto error_muestreo;							//jp      error_muestreo

//;-------------------------------------------------------------------------------
grabadoEmergencia_00:
				//;------------ Grabado de emergencia por fallo de energa
		if(edorefri >= 2){					// ya pas por indica o autoprueba ?
 800ade0:	4bb2      	ldr	r3, [pc, #712]	@ (800b0ac <muestreo+0x3e4>)
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	d800      	bhi.n	800adea <muestreo+0x122>
 800ade8:	e09b      	b.n	800af22 <muestreo+0x25a>
			goto grabadoEmergencia; 		// s, continua
 800adea:	46c0      	nop			@ (mov r8, r8)


grabadoEmergencia:
		//;primero guarda lo que aun hay en el buffer .

		cntBlockFlash = cntBlockDATA;//mov		cntBlockFlash,cntBlockDATA;
 800adec:	4bb0      	ldr	r3, [pc, #704]	@ (800b0b0 <muestreo+0x3e8>)
 800adee:	781a      	ldrb	r2, [r3, #0]
 800adf0:	4bb0      	ldr	r3, [pc, #704]	@ (800b0b4 <muestreo+0x3ec>)
 800adf2:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockDATA; //mov	cntByteBlock,cntByteBlockDATA
 800adf4:	4bb0      	ldr	r3, [pc, #704]	@ (800b0b8 <muestreo+0x3f0>)
 800adf6:	781a      	ldrb	r2, [r3, #0]
 800adf8:	4bb0      	ldr	r3, [pc, #704]	@ (800b0bc <muestreo+0x3f4>)
 800adfa:	701a      	strb	r2, [r3, #0]
		//ldw		X,#data_buffer
		//ldw		dirBuffer,X
		dirBuffer = &data_buffer[0]; //--------------------
 800adfc:	4bb0      	ldr	r3, [pc, #704]	@ (800b0c0 <muestreo+0x3f8>)
 800adfe:	4ab1      	ldr	r2, [pc, #708]	@ (800b0c4 <muestreo+0x3fc>)
 800ae00:	601a      	str	r2, [r3, #0]
		//ldw		X,#dataLogger
		//ldw		dirLogger,X
		dirLogger = &dataLogger[0];// ------------------------
 800ae02:	4bb1      	ldr	r3, [pc, #708]	@ (800b0c8 <muestreo+0x400>)
 800ae04:	4ab1      	ldr	r2, [pc, #708]	@ (800b0cc <muestreo+0x404>)
 800ae06:	601a      	str	r2, [r3, #0]
//	    dirBuffer = dirBuffer + 126; //addw	X,resulh
        //ld		A,cntByteBlock

		// Se agrega este parche debido a la naturaleza de la memoria
		// CGM 23/04/2025
		if(cntByteBlock == 0){
 800ae08:	4bac      	ldr	r3, [pc, #688]	@ (800b0bc <muestreo+0x3f4>)
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d105      	bne.n	800ae1c <muestreo+0x154>
			dirBuffer[126] = 0xFF;	//ld		(X),A ---------?
 800ae10:	4bab      	ldr	r3, [pc, #684]	@ (800b0c0 <muestreo+0x3f8>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	337e      	adds	r3, #126	@ 0x7e
 800ae16:	22ff      	movs	r2, #255	@ 0xff
 800ae18:	701a      	strb	r2, [r3, #0]
 800ae1a:	e005      	b.n	800ae28 <muestreo+0x160>
		}
		else{
			dirBuffer[126] = cntByteBlock;	//ld		(X),A ---------?
 800ae1c:	4ba8      	ldr	r3, [pc, #672]	@ (800b0c0 <muestreo+0x3f8>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	337e      	adds	r3, #126	@ 0x7e
 800ae22:	4aa6      	ldr	r2, [pc, #664]	@ (800b0bc <muestreo+0x3f4>)
 800ae24:	7812      	ldrb	r2, [r2, #0]
 800ae26:	701a      	strb	r2, [r3, #0]
		}



		//;---- Graba buffer en bloque de flash
	    ProgMemCode = 0xAA; //mov ProgMemCode,#$AA;
 800ae28:	4ba9      	ldr	r3, [pc, #676]	@ (800b0d0 <muestreo+0x408>)
 800ae2a:	22aa      	movs	r2, #170	@ 0xaa
 800ae2c:	701a      	strb	r2, [r3, #0]
	                   //ld    A,cntBlockFlash;
	                   //ldw		X,#128;
	    			   //mul		X,A; -----------------?
	    			   //addw	X,dirLogger;--------------?
//	    dirPointer = dirLogger + (128 * cntBlockFlash);//LDW dirPointer,X
	    dirPointer = &dirLogger[128*cntBlockFlash];
 800ae2e:	4ba6      	ldr	r3, [pc, #664]	@ (800b0c8 <muestreo+0x400>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4aa0      	ldr	r2, [pc, #640]	@ (800b0b4 <muestreo+0x3ec>)
 800ae34:	7812      	ldrb	r2, [r2, #0]
 800ae36:	01d2      	lsls	r2, r2, #7
 800ae38:	189a      	adds	r2, r3, r2
 800ae3a:	4ba6      	ldr	r3, [pc, #664]	@ (800b0d4 <muestreo+0x40c>)
 800ae3c:	601a      	str	r2, [r3, #0]
	    // cntBlockFlash = dirBuffer;//LDW X,dirBuffer;
	    dataPointer = &dirBuffer[0];//LDW dataPointer,X
 800ae3e:	4ba0      	ldr	r3, [pc, #640]	@ (800b0c0 <muestreo+0x3f8>)
 800ae40:	681a      	ldr	r2, [r3, #0]
 800ae42:	4ba5      	ldr	r3, [pc, #660]	@ (800b0d8 <muestreo+0x410>)
 800ae44:	601a      	str	r2, [r3, #0]

	    dirBufferPage = &bufferPageDATA[0];
 800ae46:	4ba5      	ldr	r3, [pc, #660]	@ (800b0dc <muestreo+0x414>)
 800ae48:	4aa5      	ldr	r2, [pc, #660]	@ (800b0e0 <muestreo+0x418>)
 800ae4a:	601a      	str	r2, [r3, #0]

	    grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 800ae4c:	4ba1      	ldr	r3, [pc, #644]	@ (800b0d4 <muestreo+0x40c>)
 800ae4e:	681a      	ldr	r2, [r3, #0]
 800ae50:	4ba2      	ldr	r3, [pc, #648]	@ (800b0dc <muestreo+0x414>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	0019      	movs	r1, r3
 800ae56:	0010      	movs	r0, r2
 800ae58:	f7fc fd8e 	bl	8007978 <grabadoLoggerBloquesCompletos>

	    GRABA_BLOCK();			//call GRABA_BLOCK
 800ae5c:	f7fc fbc0 	bl	80075e0 <GRABA_BLOCK>



	//---------------------------------------------------------------------------------------------
	    // ldw		X,cntRegDATA
	    cntReg = cntRegDATA;//ldw cntReg,X
 800ae60:	4ba0      	ldr	r3, [pc, #640]	@ (800b0e4 <muestreo+0x41c>)
 800ae62:	881a      	ldrh	r2, [r3, #0]
 800ae64:	4ba0      	ldr	r3, [pc, #640]	@ (800b0e8 <muestreo+0x420>)
 800ae66:	801a      	strh	r2, [r3, #0]
	    // ldw X,#eeCntRegDATA
	    cntRegPNT = &eeCntRegDATA;//ldw cntRegPNT,X
 800ae68:	4ba0      	ldr	r3, [pc, #640]	@ (800b0ec <muestreo+0x424>)
 800ae6a:	4aa1      	ldr	r2, [pc, #644]	@ (800b0f0 <muestreo+0x428>)
 800ae6c:	601a      	str	r2, [r3, #0]
	    // call save_cntReg
	    save_cntReg();
 800ae6e:	f7fc f86b 	bl	8006f48 <save_cntReg>

	    //;primero guarda lo que aun hay en el buffer .
	    cntBlockFlash = cntBlockEVENT;//mov	cntBlockFlash,cntBlockEVENT
 800ae72:	4ba0      	ldr	r3, [pc, #640]	@ (800b0f4 <muestreo+0x42c>)
 800ae74:	781a      	ldrb	r2, [r3, #0]
 800ae76:	4b8f      	ldr	r3, [pc, #572]	@ (800b0b4 <muestreo+0x3ec>)
 800ae78:	701a      	strb	r2, [r3, #0]
	    cntByteBlock = cntByteBlockEVENT;//mov cntByteBlock,cntByteBlockEVENT
 800ae7a:	4b9f      	ldr	r3, [pc, #636]	@ (800b0f8 <muestreo+0x430>)
 800ae7c:	781a      	ldrb	r2, [r3, #0]
 800ae7e:	4b8f      	ldr	r3, [pc, #572]	@ (800b0bc <muestreo+0x3f4>)
 800ae80:	701a      	strb	r2, [r3, #0]
	    //ldw X,#event_buffer
	    //ldw dirBuffer,X
	    dirBuffer = &event_buffer[0];
 800ae82:	4b8f      	ldr	r3, [pc, #572]	@ (800b0c0 <muestreo+0x3f8>)
 800ae84:	4a9d      	ldr	r2, [pc, #628]	@ (800b0fc <muestreo+0x434>)
 800ae86:	601a      	str	r2, [r3, #0]
	    //ldw X,#eventLogger
	    //ldw dirLogger,X
	    dirLogger = &eventLogger[0];
 800ae88:	4b8f      	ldr	r3, [pc, #572]	@ (800b0c8 <muestreo+0x400>)
 800ae8a:	4a9d      	ldr	r2, [pc, #628]	@ (800b100 <muestreo+0x438>)
 800ae8c:	601a      	str	r2, [r3, #0]
//	    point_X = dirBuffer + 126; //addw	X,resulh
	    //ld		A,cntByteBlock
//	    *point_X = cntByteBlock;//ld (X),A ----------------?
	    // Se agrega este parche debido a la naturaleza de la memoria
	    // CGM 23/04/2025
	    if(cntByteBlock == 0){
 800ae8e:	4b8b      	ldr	r3, [pc, #556]	@ (800b0bc <muestreo+0x3f4>)
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d105      	bne.n	800aea2 <muestreo+0x1da>
	    	dirBuffer[126] = 0xFF;	//ld		(X),A ---------?
 800ae96:	4b8a      	ldr	r3, [pc, #552]	@ (800b0c0 <muestreo+0x3f8>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	337e      	adds	r3, #126	@ 0x7e
 800ae9c:	22ff      	movs	r2, #255	@ 0xff
 800ae9e:	701a      	strb	r2, [r3, #0]
 800aea0:	e005      	b.n	800aeae <muestreo+0x1e6>
	    }
	    else{
	    	dirBuffer[126] = cntByteBlock;	//ld		(X),A ---------?
 800aea2:	4b87      	ldr	r3, [pc, #540]	@ (800b0c0 <muestreo+0x3f8>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	337e      	adds	r3, #126	@ 0x7e
 800aea8:	4a84      	ldr	r2, [pc, #528]	@ (800b0bc <muestreo+0x3f4>)
 800aeaa:	7812      	ldrb	r2, [r2, #0]
 800aeac:	701a      	strb	r2, [r3, #0]
	    }

	    //;---- Graba buffer en bloque de flash
	    ProgMemCode = 0xAA; //mov		ProgMemCode,#$AA;
 800aeae:	4b88      	ldr	r3, [pc, #544]	@ (800b0d0 <muestreo+0x408>)
 800aeb0:	22aa      	movs	r2, #170	@ 0xaa
 800aeb2:	701a      	strb	r2, [r3, #0]
	    //ldw		X,#128;
	    //;//mul		X,A;
	    //addw	X,dirLogger; ------------------?
	    //LDW		dirPointer,X
	    //LDW		X,dirBuffer;
	    dirPointer = &dirLogger[128 * cntBlockFlash]; // -----------------------------------?
 800aeb4:	4b84      	ldr	r3, [pc, #528]	@ (800b0c8 <muestreo+0x400>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	4a7e      	ldr	r2, [pc, #504]	@ (800b0b4 <muestreo+0x3ec>)
 800aeba:	7812      	ldrb	r2, [r2, #0]
 800aebc:	01d2      	lsls	r2, r2, #7
 800aebe:	189a      	adds	r2, r3, r2
 800aec0:	4b84      	ldr	r3, [pc, #528]	@ (800b0d4 <muestreo+0x40c>)
 800aec2:	601a      	str	r2, [r3, #0]
	    //LDW		dataPointer,X
	    dataPointer = &dirBuffer[0];//------------------------------------?
 800aec4:	4b7e      	ldr	r3, [pc, #504]	@ (800b0c0 <muestreo+0x3f8>)
 800aec6:	681a      	ldr	r2, [r3, #0]
 800aec8:	4b83      	ldr	r3, [pc, #524]	@ (800b0d8 <muestreo+0x410>)
 800aeca:	601a      	str	r2, [r3, #0]

	    dirBufferPage = &bufferPageEVENT[0];
 800aecc:	4b83      	ldr	r3, [pc, #524]	@ (800b0dc <muestreo+0x414>)
 800aece:	4a8d      	ldr	r2, [pc, #564]	@ (800b104 <muestreo+0x43c>)
 800aed0:	601a      	str	r2, [r3, #0]

	    grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 800aed2:	4b80      	ldr	r3, [pc, #512]	@ (800b0d4 <muestreo+0x40c>)
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	4b81      	ldr	r3, [pc, #516]	@ (800b0dc <muestreo+0x414>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	0019      	movs	r1, r3
 800aedc:	0010      	movs	r0, r2
 800aede:	f7fc fd4b 	bl	8007978 <grabadoLoggerBloquesCompletos>

	    GRABA_BLOCK();//call GRABA_BLOCK
 800aee2:	f7fc fb7d 	bl	80075e0 <GRABA_BLOCK>

	    //ldw		X,cntRegEVENT
	    //ldw		cntReg,X
	    cntReg = cntRegEVENT;
 800aee6:	4b88      	ldr	r3, [pc, #544]	@ (800b108 <muestreo+0x440>)
 800aee8:	881a      	ldrh	r2, [r3, #0]
 800aeea:	4b7f      	ldr	r3, [pc, #508]	@ (800b0e8 <muestreo+0x420>)
 800aeec:	801a      	strh	r2, [r3, #0]
	    //ldw		X,#eeCntRegEVENT
	    //ldw		cntRegPNT,X
	    cntRegPNT = &eeCntRegEVENT;
 800aeee:	4b7f      	ldr	r3, [pc, #508]	@ (800b0ec <muestreo+0x424>)
 800aef0:	4a86      	ldr	r2, [pc, #536]	@ (800b10c <muestreo+0x444>)
 800aef2:	601a      	str	r2, [r3, #0]
	    save_cntReg();		//call	save_cntReg
 800aef4:	f7fc f828 	bl	8006f48 <save_cntReg>
	    save_timeUNIX();	//call	save_timeUNIX
 800aef8:	f7fc f838 	bl	8006f6c <save_timeUNIX>

	    for(uint8_t i=0; i<8; i++)
 800aefc:	1dfb      	adds	r3, r7, #7
 800aefe:	2200      	movs	r2, #0
 800af00:	701a      	strb	r2, [r3, #0]
 800af02:	e009      	b.n	800af18 <muestreo+0x250>
	    	flagsEvent[i] = 0;
 800af04:	1dfb      	adds	r3, r7, #7
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	4a81      	ldr	r2, [pc, #516]	@ (800b110 <muestreo+0x448>)
 800af0a:	2100      	movs	r1, #0
 800af0c:	54d1      	strb	r1, [r2, r3]
	    for(uint8_t i=0; i<8; i++)
 800af0e:	1dfb      	adds	r3, r7, #7
 800af10:	781a      	ldrb	r2, [r3, #0]
 800af12:	1dfb      	adds	r3, r7, #7
 800af14:	3201      	adds	r2, #1
 800af16:	701a      	strb	r2, [r3, #0]
 800af18:	1dfb      	adds	r3, r7, #7
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	2b07      	cmp	r3, #7
 800af1e:	d9f1      	bls.n	800af04 <muestreo+0x23c>


grabadoEmergenciaFin:
 800af20:	e000      	b.n	800af24 <muestreo+0x25c>
		goto grabadoEmergenciaFin;			//jp		grabadoEmergenciaFin;							/ no, espera
 800af22:	46c0      	nop			@ (mov r8, r8)
    // Deshabilitacion de Perifericos Necesarios para Bajo Consumo JTA

	GPIOA->MODER |= 0x3FFFFFFF;
 800af24:	23a0      	movs	r3, #160	@ 0xa0
 800af26:	05db      	lsls	r3, r3, #23
 800af28:	681a      	ldr	r2, [r3, #0]
 800af2a:	23a0      	movs	r3, #160	@ 0xa0
 800af2c:	05db      	lsls	r3, r3, #23
 800af2e:	4979      	ldr	r1, [pc, #484]	@ (800b114 <muestreo+0x44c>)
 800af30:	430a      	orrs	r2, r1
 800af32:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= 0xFFFFFFFF;
 800af34:	4b78      	ldr	r3, [pc, #480]	@ (800b118 <muestreo+0x450>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4b77      	ldr	r3, [pc, #476]	@ (800b118 <muestreo+0x450>)
 800af3a:	2201      	movs	r2, #1
 800af3c:	4252      	negs	r2, r2
 800af3e:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= 0xFFFFFFFF;					//Puertos Colocados en analogico menos GPIOA15 que es la interrupcion para salir de bajo consumo
 800af40:	4b76      	ldr	r3, [pc, #472]	@ (800b11c <muestreo+0x454>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4b75      	ldr	r3, [pc, #468]	@ (800b11c <muestreo+0x454>)
 800af46:	2201      	movs	r2, #1
 800af48:	4252      	negs	r2, r2
 800af4a:	601a      	str	r2, [r3, #0]
	GPIOD->MODER |= 0xFFFFFFFF;
 800af4c:	4b74      	ldr	r3, [pc, #464]	@ (800b120 <muestreo+0x458>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	4b73      	ldr	r3, [pc, #460]	@ (800b120 <muestreo+0x458>)
 800af52:	2201      	movs	r2, #1
 800af54:	4252      	negs	r2, r2
 800af56:	601a      	str	r2, [r3, #0]
	GPIOE->MODER |= 0xFFFFFFFF;
 800af58:	4b72      	ldr	r3, [pc, #456]	@ (800b124 <muestreo+0x45c>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	4b71      	ldr	r3, [pc, #452]	@ (800b124 <muestreo+0x45c>)
 800af5e:	2201      	movs	r2, #1
 800af60:	4252      	negs	r2, r2
 800af62:	601a      	str	r2, [r3, #0]
	GPIOF->MODER |= 0xFFFFFFFF;
 800af64:	4b70      	ldr	r3, [pc, #448]	@ (800b128 <muestreo+0x460>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4b6f      	ldr	r3, [pc, #444]	@ (800b128 <muestreo+0x460>)
 800af6a:	2201      	movs	r2, #1
 800af6c:	4252      	negs	r2, r2
 800af6e:	601a      	str	r2, [r3, #0]

	__HAL_RCC_GPIOB_CLK_DISABLE();
 800af70:	4b6e      	ldr	r3, [pc, #440]	@ (800b12c <muestreo+0x464>)
 800af72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800af74:	4b6d      	ldr	r3, [pc, #436]	@ (800b12c <muestreo+0x464>)
 800af76:	2102      	movs	r1, #2
 800af78:	438a      	bics	r2, r1
 800af7a:	64da      	str	r2, [r3, #76]	@ 0x4c
	__HAL_RCC_GPIOD_CLK_DISABLE();
 800af7c:	4b6b      	ldr	r3, [pc, #428]	@ (800b12c <muestreo+0x464>)
 800af7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800af80:	4b6a      	ldr	r3, [pc, #424]	@ (800b12c <muestreo+0x464>)
 800af82:	2108      	movs	r1, #8
 800af84:	438a      	bics	r2, r1
 800af86:	64da      	str	r2, [r3, #76]	@ 0x4c
	__HAL_RCC_GPIOE_CLK_DISABLE();				//Deshabilitacion de CLK para puertos
 800af88:	4b68      	ldr	r3, [pc, #416]	@ (800b12c <muestreo+0x464>)
 800af8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800af8c:	4b67      	ldr	r3, [pc, #412]	@ (800b12c <muestreo+0x464>)
 800af8e:	2110      	movs	r1, #16
 800af90:	438a      	bics	r2, r1
 800af92:	64da      	str	r2, [r3, #76]	@ 0x4c
	__HAL_RCC_GPIOF_CLK_DISABLE();
 800af94:	4b65      	ldr	r3, [pc, #404]	@ (800b12c <muestreo+0x464>)
 800af96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800af98:	4b64      	ldr	r3, [pc, #400]	@ (800b12c <muestreo+0x464>)
 800af9a:	2120      	movs	r1, #32
 800af9c:	438a      	bics	r2, r1
 800af9e:	64da      	str	r2, [r3, #76]	@ 0x4c

	while(HAL_I2C_DeInit(&hi2c1) != HAL_OK);   //Deshabilitacion de perifericos por medio de funcion DEInit
 800afa0:	46c0      	nop			@ (mov r8, r8)
 800afa2:	4b63      	ldr	r3, [pc, #396]	@ (800b130 <muestreo+0x468>)
 800afa4:	0018      	movs	r0, r3
 800afa6:	f008 fc61 	bl	801386c <HAL_I2C_DeInit>
 800afaa:	1e03      	subs	r3, r0, #0
 800afac:	d1f9      	bne.n	800afa2 <muestreo+0x2da>
	while(HAL_UART_DeInit(&huart2) != HAL_OK);
 800afae:	46c0      	nop			@ (mov r8, r8)
 800afb0:	4b60      	ldr	r3, [pc, #384]	@ (800b134 <muestreo+0x46c>)
 800afb2:	0018      	movs	r0, r3
 800afb4:	f00e f96c 	bl	8019290 <HAL_UART_DeInit>
 800afb8:	1e03      	subs	r3, r0, #0
 800afba:	d1f9      	bne.n	800afb0 <muestreo+0x2e8>
	while(HAL_UART_DeInit(&huart4) != HAL_OK);
 800afbc:	46c0      	nop			@ (mov r8, r8)
 800afbe:	4b5e      	ldr	r3, [pc, #376]	@ (800b138 <muestreo+0x470>)
 800afc0:	0018      	movs	r0, r3
 800afc2:	f00e f965 	bl	8019290 <HAL_UART_DeInit>
 800afc6:	1e03      	subs	r3, r0, #0
 800afc8:	d1f9      	bne.n	800afbe <muestreo+0x2f6>
	//while(HAL_ADC_DeInit(&hadc1) != HAL_OK); //HAL DEInit ADC
	ADC_Deinit_Func();						   //Deinicializacion de ADC por medio de acceso directo a registros
 800afca:	f000 f9ab 	bl	800b324 <ADC_Deinit_Func>

	__HAL_RCC_DMA1_CLK_DISABLE();              //Deshabilitacion de CLK para DMA1
 800afce:	4b57      	ldr	r3, [pc, #348]	@ (800b12c <muestreo+0x464>)
 800afd0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800afd2:	4b56      	ldr	r3, [pc, #344]	@ (800b12c <muestreo+0x464>)
 800afd4:	2101      	movs	r1, #1
 800afd6:	438a      	bics	r2, r1
 800afd8:	649a      	str	r2, [r3, #72]	@ 0x48

	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);         //Habilitacion de interrupcion por medio de PIN PA15
 800afda:	2007      	movs	r0, #7
 800afdc:	f007 fafb 	bl	80125d6 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_DisableIRQ(DMA1_Channel2_3_IRQn); //Deshabilitacion de interrupciones DMA1
 800afe0:	200a      	movs	r0, #10
 800afe2:	f007 fb08 	bl	80125f6 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn);
 800afe6:	200b      	movs	r0, #11
 800afe8:	f007 fb05 	bl	80125f6 <HAL_NVIC_DisableIRQ>

	HAL_SuspendTick();                         //Suspencion tickSys HAL
 800afec:	f007 f9f4 	bl	80123d8 <HAL_SuspendTick>

	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI); //Entada de modo de bajo consumo STOP2, tener en cuenta en configuration bits para freeze de WatchDOg
 800aff0:	2001      	movs	r0, #1
 800aff2:	f00a fdf3 	bl	8015bdc <HAL_PWREx_EnterSTOP2Mode>

	HAL_ResumeTick();							//Regreso de Bajo consumo por medio de corriente Alterna, reestablecimiento de Systick
 800aff6:	f007 f9fd 	bl	80123f4 <HAL_ResumeTick>

	HAL_IWDG_Refresh(&hiwdg);                   //Clear Watch
 800affa:	4b50      	ldr	r3, [pc, #320]	@ (800b13c <muestreo+0x474>)
 800affc:	0018      	movs	r0, r3
 800affe:	f00a fd63 	bl	8015ac8 <HAL_IWDG_Refresh>
	reconfigura_perif();						//Reconfiguracion de perifericos necesarios
 800b002:	f7fe fd51 	bl	8009aa8 <reconfigura_perif>

	cnt_veces_muestreo_2 = 0;
 800b006:	4b4e      	ldr	r3, [pc, #312]	@ (800b140 <muestreo+0x478>)
 800b008:	2200      	movs	r2, #0
 800b00a:	601a      	str	r2, [r3, #0]

	flagsEvent[3] = 1;
 800b00c:	4b40      	ldr	r3, [pc, #256]	@ (800b110 <muestreo+0x448>)
 800b00e:	2201      	movs	r2, #1
 800b010:	70da      	strb	r2, [r3, #3]
	retPowerOn = 10;
 800b012:	4b4c      	ldr	r3, [pc, #304]	@ (800b144 <muestreo+0x47c>)
 800b014:	220a      	movs	r2, #10
 800b016:	701a      	strb	r2, [r3, #0]
	edorefri = 0;
 800b018:	4b24      	ldr	r3, [pc, #144]	@ (800b0ac <muestreo+0x3e4>)
 800b01a:	2200      	movs	r2, #0
 800b01c:	701a      	strb	r2, [r3, #0]
	cntblkh = 0;
 800b01e:	4b4a      	ldr	r3, [pc, #296]	@ (800b148 <muestreo+0x480>)
 800b020:	2200      	movs	r2, #0
 800b022:	801a      	strh	r2, [r3, #0]
	flagsa[7] = 1;// flagsa = 0x81;
 800b024:	4b49      	ldr	r3, [pc, #292]	@ (800b14c <muestreo+0x484>)
 800b026:	2201      	movs	r2, #1
 800b028:	71da      	strb	r2, [r3, #7]
	flagsa[0] = 1;
 800b02a:	4b48      	ldr	r3, [pc, #288]	@ (800b14c <muestreo+0x484>)
 800b02c:	2201      	movs	r2, #1
 800b02e:	701a      	strb	r2, [r3, #0]
	cntseg = 0;
 800b030:	4b47      	ldr	r3, [pc, #284]	@ (800b150 <muestreo+0x488>)
 800b032:	2200      	movs	r2, #0
 800b034:	701a      	strb	r2, [r3, #0]

	timeRstBLE = 1;     // Reinicio de maquina de Estados
 800b036:	4b47      	ldr	r3, [pc, #284]	@ (800b154 <muestreo+0x48c>)
 800b038:	2201      	movs	r2, #1
 800b03a:	701a      	strb	r2, [r3, #0]

	for(uint8_t k=0; k<8; k++)
 800b03c:	1dbb      	adds	r3, r7, #6
 800b03e:	2200      	movs	r2, #0
 800b040:	701a      	strb	r2, [r3, #0]
 800b042:	e009      	b.n	800b058 <muestreo+0x390>
		flagsBattery[k] = 0;
 800b044:	1dbb      	adds	r3, r7, #6
 800b046:	781b      	ldrb	r3, [r3, #0]
 800b048:	4a43      	ldr	r2, [pc, #268]	@ (800b158 <muestreo+0x490>)
 800b04a:	2100      	movs	r1, #0
 800b04c:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0; k<8; k++)
 800b04e:	1dbb      	adds	r3, r7, #6
 800b050:	781a      	ldrb	r2, [r3, #0]
 800b052:	1dbb      	adds	r3, r7, #6
 800b054:	3201      	adds	r2, #1
 800b056:	701a      	strb	r2, [r3, #0]
 800b058:	1dbb      	adds	r3, r7, #6
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	2b07      	cmp	r3, #7
 800b05e:	d9f1      	bls.n	800b044 <muestreo+0x37c>
		//;Apaga Perifericos RGM_07-AGO-2023
ibus_ocupado_halt:
 800b060:	46c0      	nop			@ (mov r8, r8)


DoSleep:

	goto error_muestreo;//jp error_muestreo
 800b062:	e10e      	b.n	800b282 <muestreo+0x5ba>
 800b064:	200000b8 	.word	0x200000b8
 800b068:	20000b57 	.word	0x20000b57
 800b06c:	40012400 	.word	0x40012400
 800b070:	20000b7c 	.word	0x20000b7c
 800b074:	20000b54 	.word	0x20000b54
 800b078:	20000b5a 	.word	0x20000b5a
 800b07c:	20000b58 	.word	0x20000b58
 800b080:	20000b5c 	.word	0x20000b5c
 800b084:	20000b5e 	.word	0x20000b5e
 800b088:	200008d6 	.word	0x200008d6
 800b08c:	20000b1f 	.word	0x20000b1f
 800b090:	20000b20 	.word	0x20000b20
 800b094:	20000b60 	.word	0x20000b60
 800b098:	200021a8 	.word	0x200021a8
 800b09c:	20000b56 	.word	0x20000b56
 800b0a0:	20000c78 	.word	0x20000c78
 800b0a4:	20002030 	.word	0x20002030
 800b0a8:	20000d2c 	.word	0x20000d2c
 800b0ac:	20000bb4 	.word	0x20000bb4
 800b0b0:	20000e59 	.word	0x20000e59
 800b0b4:	20000e46 	.word	0x20000e46
 800b0b8:	20000e58 	.word	0x20000e58
 800b0bc:	20000e47 	.word	0x20000e47
 800b0c0:	20000e50 	.word	0x20000e50
 800b0c4:	20000d38 	.word	0x20000d38
 800b0c8:	20000e4c 	.word	0x20000e4c
 800b0cc:	0803c000 	.word	0x0803c000
 800b0d0:	20000e38 	.word	0x20000e38
 800b0d4:	20000e3c 	.word	0x20000e3c
 800b0d8:	20000e40 	.word	0x20000e40
 800b0dc:	20001e60 	.word	0x20001e60
 800b0e0:	20000e60 	.word	0x20000e60
 800b0e4:	200020ea 	.word	0x200020ea
 800b0e8:	200020ee 	.word	0x200020ee
 800b0ec:	200020f0 	.word	0x200020f0
 800b0f0:	0803f810 	.word	0x0803f810
 800b0f4:	20000e5b 	.word	0x20000e5b
 800b0f8:	20000e5a 	.word	0x20000e5a
 800b0fc:	20000db8 	.word	0x20000db8
 800b100:	08037000 	.word	0x08037000
 800b104:	20001660 	.word	0x20001660
 800b108:	200020ec 	.word	0x200020ec
 800b10c:	0803f812 	.word	0x0803f812
 800b110:	20001f7c 	.word	0x20001f7c
 800b114:	3fffffff 	.word	0x3fffffff
 800b118:	50000400 	.word	0x50000400
 800b11c:	50000800 	.word	0x50000800
 800b120:	50000c00 	.word	0x50000c00
 800b124:	50001000 	.word	0x50001000
 800b128:	50001400 	.word	0x50001400
 800b12c:	40021000 	.word	0x40021000
 800b130:	200003f0 	.word	0x200003f0
 800b134:	2000062c 	.word	0x2000062c
 800b138:	200006c0 	.word	0x200006c0
 800b13c:	20000504 	.word	0x20000504
 800b140:	200021dc 	.word	0x200021dc
 800b144:	20002152 	.word	0x20002152
 800b148:	20000b68 	.word	0x20000b68
 800b14c:	20000b94 	.word	0x20000b94
 800b150:	20000b66 	.word	0x20000b66
 800b154:	20001f9d 	.word	0x20001f9d
 800b158:	20002168 	.word	0x20002168
			goto alterna_presente;			//jrule   alterna_presente      ;Hay alterna presente
 800b15c:	46c0      	nop			@ (mov r8, r8)
//;===============================================================================
//;El control tiene voltaje de alimentacin de CA presente, se pueden realizar
//;mediciones de voltaje y corriente.

alterna_presente:
		if(t_filtro_flanco != 0){		//	ld      A,t_filtro_flanco       ;FILTRO DE TIEMPO PARA DETECIN DE FLANCO DE BAJADA
 800b15e:	4b59      	ldr	r3, [pc, #356]	@ (800b2c4 <muestreo+0x5fc>)
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d121      	bne.n	800b1aa <muestreo+0x4e2>
			goto	muestra_0;				// 	jrne    muestra_0               ;continua muestreando antes de detectar FLANCOS
		}
		detecta_flanco();			//call    detecta_flanco        //;Se detecto un flanco de bajada?
 800b166:	f7fc f82d 	bl	80071c4 <detecta_flanco>
		if(!s_reloj[2]){			//btjf    s_reloj,#2,muestra_0  ;NO, Continua muestreando
 800b16a:	4b57      	ldr	r3, [pc, #348]	@ (800b2c8 <muestreo+0x600>)
 800b16c:	789b      	ldrb	r3, [r3, #2]
 800b16e:	2201      	movs	r2, #1
 800b170:	4053      	eors	r3, r2
 800b172:	b2db      	uxtb	r3, r3
 800b174:	2b00      	cmp	r3, #0
 800b176:	d11a      	bne.n	800b1ae <muestreo+0x4e6>
			goto muestra_0;
		}
		t_filtro_flanco = 63;		//mov     t_filtro_flanco,#63   ;VENTANA DE 15.75ms - 16.66ms / .250us = 66.64 SE PIERDEN CICLOS
 800b178:	4b52      	ldr	r3, [pc, #328]	@ (800b2c4 <muestreo+0x5fc>)
 800b17a:	223f      	movs	r2, #63	@ 0x3f
 800b17c:	701a      	strb	r2, [r3, #0]
		cnt_veces_muestreo = 0;		//clr     cnt_veces_muestreo
 800b17e:	4b53      	ldr	r3, [pc, #332]	@ (800b2cc <muestreo+0x604>)
 800b180:	2200      	movs	r2, #0
 800b182:	701a      	strb	r2, [r3, #0]
		cnt_mues_ant = cnt_mues;		//mov     cnt_mues_ant,cnt_mues
 800b184:	4b52      	ldr	r3, [pc, #328]	@ (800b2d0 <muestreo+0x608>)
 800b186:	781a      	ldrb	r2, [r3, #0]
 800b188:	4b52      	ldr	r3, [pc, #328]	@ (800b2d4 <muestreo+0x60c>)
 800b18a:	701a      	strb	r2, [r3, #0]
		ban_muestreo[0] = 1;	//bset    ban_muestreo,#0     ;Activa bandera que indica el inicio de un nuevo ciclo
 800b18c:	4b52      	ldr	r3, [pc, #328]	@ (800b2d8 <muestreo+0x610>)
 800b18e:	2201      	movs	r2, #1
 800b190:	701a      	strb	r2, [r3, #0]
		ban_muestreo[1] = 1;	//bset    ban_muestreo,#1     ;Activa bandera que indica que transcurrio un ciclo para tiempos
 800b192:	4b51      	ldr	r3, [pc, #324]	@ (800b2d8 <muestreo+0x610>)
 800b194:	2201      	movs	r2, #1
 800b196:	705a      	strb	r2, [r3, #1]
		//mov     c_sigma_cuad_sampl_4_1,sigma_cuad_sampl_4_1
		//mov     c_sigma_cuad_sampl_3_1,sigma_cuad_sampl_3_1
		//mov     c_sigma_cuad_sampl_2_1,sigma_cuad_sampl_2_1
		//mov     c_sigma_cuad_sampl_1_1,sigma_cuad_sampl_1_1
				  c_sigma_cuad_sampl_1 = sigma_cuad_sampl_1;
 800b198:	4b50      	ldr	r3, [pc, #320]	@ (800b2dc <muestreo+0x614>)
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	4b50      	ldr	r3, [pc, #320]	@ (800b2e0 <muestreo+0x618>)
 800b19e:	601a      	str	r2, [r3, #0]
		//mov     c_sigma_cuad_sampl_4_2,sigma_cuad_sampl_4_2
		//mov     c_sigma_cuad_sampl_3_2,sigma_cuad_sampl_3_2
		//mov     c_sigma_cuad_sampl_2_2,sigma_cuad_sampl_2_2
		//mov     c_sigma_cuad_sampl_1_2,sigma_cuad_sampl_1_2
				  c_sigma_cuad_sampl_2 = sigma_cuad_sampl_2;
 800b1a0:	4b50      	ldr	r3, [pc, #320]	@ (800b2e4 <muestreo+0x61c>)
 800b1a2:	681a      	ldr	r2, [r3, #0]
 800b1a4:	4b50      	ldr	r3, [pc, #320]	@ (800b2e8 <muestreo+0x620>)
 800b1a6:	601a      	str	r2, [r3, #0]
		goto     muestra_0;		//jra     muestra_0
 800b1a8:	e002      	b.n	800b1b0 <muestreo+0x4e8>
			goto	muestra_0;				// 	jrne    muestra_0               ;continua muestreando antes de detectar FLANCOS
 800b1aa:	46c0      	nop			@ (mov r8, r8)
 800b1ac:	e000      	b.n	800b1b0 <muestreo+0x4e8>
			goto muestra_0;
 800b1ae:	46c0      	nop			@ (mov r8, r8)


muestra_0:
		muestreo_trms();		//call    muestreo_trms
 800b1b0:	f7fc f8c8 	bl	8007344 <muestreo_trms>
//;===============================================================================
//;<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<  Proceso CALCULA_TRMS

calcula_trms:   //;Con las muestras adquiridas, calcula los valores trms de i,v

		if(ban_muestreo[1]){			//btjt    ban_muestreo,#1,cant_muestras    ;Ha transcurrido un ciclo?
 800b1b4:	4b48      	ldr	r3, [pc, #288]	@ (800b2d8 <muestreo+0x610>)
 800b1b6:	785b      	ldrb	r3, [r3, #1]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d05d      	beq.n	800b278 <muestreo+0x5b0>
			goto cant_muestras;
 800b1bc:	46c0      	nop			@ (mov r8, r8)
		}
		goto	fin_calcula_trms;		//jp     fin_calcula_trms                ;NO, termina calculo de trms


cant_muestras:       // ;-----------------------  Cantidad de muestras adecuadas?
		ban_muestreo[1] = 0;					//bres    ban_muestreo,#1  ;Limpia bandera que indica que transcurrio 1 ciclo
 800b1be:	4b46      	ldr	r3, [pc, #280]	@ (800b2d8 <muestreo+0x610>)
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	705a      	strb	r2, [r3, #1]

		goto	calcula_itrms;					//jp      calcula_itrms
 800b1c4:	46c0      	nop			@ (mov r8, r8)
calcula_itrms:	    //;--------  Calcula la corriente trms de 1 ciclo en miliampers
//		mov     c_sigma_cuad_sampl_4,c_sigma_cuad_sampl_4_1   ;CANAL 1 es la corriente
//		mov     c_sigma_cuad_sampl_3,c_sigma_cuad_sampl_3_1   ;/
//		mov     c_sigma_cuad_sampl_2,c_sigma_cuad_sampl_2_1   ;/
//		mov     c_sigma_cuad_sampl_1,c_sigma_cuad_sampl_1_1   ;/
		c_sigma_cuad_sampl = c_sigma_cuad_sampl_1;
 800b1c6:	4b46      	ldr	r3, [pc, #280]	@ (800b2e0 <muestreo+0x618>)
 800b1c8:	681a      	ldr	r2, [r3, #0]
 800b1ca:	4b48      	ldr	r3, [pc, #288]	@ (800b2ec <muestreo+0x624>)
 800b1cc:	601a      	str	r2, [r3, #0]
		prom_muestras();			// call    prom_muestras   ;Calcula el promedio de las muestras, utiliza datos de la suma acumulada
 800b1ce:	f7fc f989 	bl	80074e4 <prom_muestras>
		calcula_raiz();				// call    calcula_raiz    ;Calcula la raz cuadrada del promedio y regresa en X el resultado
 800b1d2:	f7fc f993 	bl	80074fc <calcula_raiz>

ajuste_ima:      //;-----  Aplica factor a dato de 2 bytes (X) para convertir a mA
		fact_mul = 55;			//mov     fact_mul,#55    ;eecorr_mulsal     ;Aplica factor, el resultado regresa en X
 800b1d6:	4b46      	ldr	r3, [pc, #280]	@ (800b2f0 <muestreo+0x628>)
 800b1d8:	2237      	movs	r2, #55	@ 0x37
 800b1da:	701a      	strb	r2, [r3, #0]
		fact_div = 2; 			//mov     fact_div,#2     ;eecorr_divsal     ;/
 800b1dc:	4b45      	ldr	r3, [pc, #276]	@ (800b2f4 <muestreo+0x62c>)
 800b1de:	2202      	movs	r2, #2
 800b1e0:	701a      	strb	r2, [r3, #0]
		aplica_factor();  		//call    aplica_factor              ;/
 800b1e2:	f7fc f949 	bl	8007478 <aplica_factor>
//		  mov     waux,acu8m_corriente_1     ;Realiza la suma acumulada de 8 muestras
//		  mov     wreg,acu8m_corriente_2     ;Suma entre X y acu8m_corriente_[1:3]
//			call    suma_acumulada_8m          ;/
//		  mov     acu8m_corriente_1,waux     ;/
//		  mov     acu8m_corriente_2,wreg     ;/
		  acu8m_corriente = acu8m_corriente + STM8_16_X;
 800b1e6:	4b44      	ldr	r3, [pc, #272]	@ (800b2f8 <muestreo+0x630>)
 800b1e8:	881b      	ldrh	r3, [r3, #0]
 800b1ea:	001a      	movs	r2, r3
 800b1ec:	4b43      	ldr	r3, [pc, #268]	@ (800b2fc <muestreo+0x634>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	18d2      	adds	r2, r2, r3
 800b1f2:	4b42      	ldr	r3, [pc, #264]	@ (800b2fc <muestreo+0x634>)
 800b1f4:	601a      	str	r2, [r3, #0]
calcula_vrms:      //;---------------  Calcula el voltaje trms de 1 ciclo en volts
//		    mov     c_sigma_cuad_sampl_4,c_sigma_cuad_sampl_4_2   ;CANAL 2 es el voltaje
//		    mov     c_sigma_cuad_sampl_3,c_sigma_cuad_sampl_3_2   ;/
//		    mov     c_sigma_cuad_sampl_2,c_sigma_cuad_sampl_2_2   ;/
//		    mov     c_sigma_cuad_sampl_1,c_sigma_cuad_sampl_1_2   ;/
			c_sigma_cuad_sampl = c_sigma_cuad_sampl_2;
 800b1f6:	4b3c      	ldr	r3, [pc, #240]	@ (800b2e8 <muestreo+0x620>)
 800b1f8:	681a      	ldr	r2, [r3, #0]
 800b1fa:	4b3c      	ldr	r3, [pc, #240]	@ (800b2ec <muestreo+0x624>)
 800b1fc:	601a      	str	r2, [r3, #0]
			prom_muestras();			// call    prom_muestras   ;Calcula el promedio de las muestras, utiliza datos de la suma acumulada
 800b1fe:	f7fc f971 	bl	80074e4 <prom_muestras>
			calcula_raiz();				// call    calcula_raiz    ;Calcula la raz cuadrada del promedio y regresa en X el resultado
 800b202:	f7fc f97b 	bl	80074fc <calcula_raiz>
//			  mov     waux,acu8m_voltaje_1       ;Realiza la suma acumulada de 8 muestras
//			  mov     wreg,acu8m_voltaje_2       ;Suma entre X y acu8m_corriente_[1:3]
//			  call    suma_acumulada_8m          ;/
//			  mov     acu8m_voltaje_1,waux       ;/
//			  mov     acu8m_voltaje_2,wreg       ;/
			acu8m_voltaje = acu8m_voltaje + STM8_16_X;
 800b206:	4b3c      	ldr	r3, [pc, #240]	@ (800b2f8 <muestreo+0x630>)
 800b208:	881b      	ldrh	r3, [r3, #0]
 800b20a:	001a      	movs	r2, r3
 800b20c:	4b3c      	ldr	r3, [pc, #240]	@ (800b300 <muestreo+0x638>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	18d2      	adds	r2, r2, r3
 800b212:	4b3b      	ldr	r3, [pc, #236]	@ (800b300 <muestreo+0x638>)
 800b214:	601a      	str	r2, [r3, #0]



esp_8muestras:       //;------------  Espera 8 muestras para actualizar mediciones
			cnt_mues_ciclos++;		//inc     cnt_mues_ciclos            ;Una muestra ms
 800b216:	4b3b      	ldr	r3, [pc, #236]	@ (800b304 <muestreo+0x63c>)
 800b218:	781b      	ldrb	r3, [r3, #0]
 800b21a:	3301      	adds	r3, #1
 800b21c:	b2da      	uxtb	r2, r3
 800b21e:	4b39      	ldr	r3, [pc, #228]	@ (800b304 <muestreo+0x63c>)
 800b220:	701a      	strb	r2, [r3, #0]
			if(cnt_mues_ciclos < 8){			//ld      A,cnt_mues_ciclos          ;Ya transcurrieron 8 muestras?
 800b222:	4b38      	ldr	r3, [pc, #224]	@ (800b304 <muestreo+0x63c>)
 800b224:	781b      	ldrb	r3, [r3, #0]
 800b226:	2b07      	cmp	r3, #7
 800b228:	d928      	bls.n	800b27c <muestreo+0x5b4>
				goto fin_calcula_trms;			//cp      A,#8
			}									//jrult   fin_calcula_trms           ;NO, termina proceso

			cnt_mues_ciclos = 0;				// clr     cnt_mues_ciclos          ;Limpia el contador de muestras de ciclos
 800b22a:	4b36      	ldr	r3, [pc, #216]	@ (800b304 <muestreo+0x63c>)
 800b22c:	2200      	movs	r2, #0
 800b22e:	701a      	strb	r2, [r3, #0]

//			mov     waux,acu8m_voltaje_1     ;SI, calcula el promedio de voltaje (8m)
//			mov     wreg,acu8m_voltaje_2     ;/
//			call    calcula_prom_8m          ;/
//			ldw     voltaje_trms,X           ;Coloca el voltaje real medido en variable
			voltaje_trms = (uint16_t)(acu8m_voltaje/8);
 800b230:	4b33      	ldr	r3, [pc, #204]	@ (800b300 <muestreo+0x638>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	08db      	lsrs	r3, r3, #3
 800b236:	b29a      	uxth	r2, r3
 800b238:	4b33      	ldr	r3, [pc, #204]	@ (800b308 <muestreo+0x640>)
 800b23a:	801a      	strh	r2, [r3, #0]
//			jrule   coloca_voltaje           ;/
//			ldw     X,#254                 ;/
coloca_voltaje:                      		//;/
			//	ld      A,XL                     ;/
			//	ld      volt_trms,A              ;/
			volt_trms = (uint8_t)voltaje_trms;
 800b23c:	4b32      	ldr	r3, [pc, #200]	@ (800b308 <muestreo+0x640>)
 800b23e:	881b      	ldrh	r3, [r3, #0]
 800b240:	b2da      	uxtb	r2, r3
 800b242:	4b32      	ldr	r3, [pc, #200]	@ (800b30c <muestreo+0x644>)
 800b244:	701a      	strb	r2, [r3, #0]
//;-------------------------------------------------------------------------------
//			clr     acu8m_voltaje_1          ;Limpia la suma acumulada de muestras
//			clr     acu8m_voltaje_2		       ;/
			acu8m_voltaje = 0;
 800b246:	4b2e      	ldr	r3, [pc, #184]	@ (800b300 <muestreo+0x638>)
 800b248:	2200      	movs	r2, #0
 800b24a:	601a      	str	r2, [r3, #0]

//			mov     waux,acu8m_corriente_1   ;Calcula el promedio de corriente (8m)
//			mov     wreg,acu8m_corriente_2   ;/
//
//			call    calcula_prom_8m          ;/
			STM8_16_X = (uint16_t)(acu8m_corriente/8);
 800b24c:	4b2b      	ldr	r3, [pc, #172]	@ (800b2fc <muestreo+0x634>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	08db      	lsrs	r3, r3, #3
 800b252:	b29a      	uxth	r2, r3
 800b254:	4b28      	ldr	r3, [pc, #160]	@ (800b2f8 <muestreo+0x630>)
 800b256:	801a      	strh	r2, [r3, #0]
//			subw    X,#0      ;eecorr_ajuste          ;Realiza el ajuste de corriente
//			ldw     corriente_trms,X         ;/
			corriente_trms = STM8_16_X;
 800b258:	4b27      	ldr	r3, [pc, #156]	@ (800b2f8 <muestreo+0x630>)
 800b25a:	881a      	ldrh	r2, [r3, #0]
 800b25c:	4b2c      	ldr	r3, [pc, #176]	@ (800b310 <muestreo+0x648>)
 800b25e:	801a      	strh	r2, [r3, #0]
//			;ldw     variable_corriente,X
//			clr     acu8m_corriente_1        ;Limpia la suam acumulada de muestras
//			clr     acu8m_corriente_2        ;/
			acu8m_corriente = 0;
 800b260:	4b26      	ldr	r3, [pc, #152]	@ (800b2fc <muestreo+0x634>)
 800b262:	2200      	movs	r2, #0
 800b264:	601a      	str	r2, [r3, #0]


voltaje_calibrado:
			if(reef_voltaje == 0x3C){
 800b266:	4b2b      	ldr	r3, [pc, #172]	@ (800b314 <muestreo+0x64c>)
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	2b3c      	cmp	r3, #60	@ 0x3c
 800b26c:	d008      	beq.n	800b280 <muestreo+0x5b8>
				goto corriente_calibrada; //		jreq    grabadoEmergencia_00         ;
			}
			calibra_voltaje();		//call    calibra_voltaje          ;NO, calibra voltaje
 800b26e:	f7fb ffe7 	bl	8007240 <calibra_voltaje>
 800b272:	e006      	b.n	800b282 <muestreo+0x5ba>
		goto error_muestreo;							//jp      error_muestreo
 800b274:	46c0      	nop			@ (mov r8, r8)
 800b276:	e004      	b.n	800b282 <muestreo+0x5ba>
		goto	fin_calcula_trms;		//jp     fin_calcula_trms                ;NO, termina calculo de trms
 800b278:	46c0      	nop			@ (mov r8, r8)
 800b27a:	e002      	b.n	800b282 <muestreo+0x5ba>
				goto fin_calcula_trms;			//cp      A,#8
 800b27c:	46c0      	nop			@ (mov r8, r8)
 800b27e:	e000      	b.n	800b282 <muestreo+0x5ba>
				goto corriente_calibrada; //		jreq    grabadoEmergencia_00         ;
 800b280:	46c0      	nop			@ (mov r8, r8)

error_muestreo:
fin_calcula_trms:


			if(GetRegFlagState(Plantilla[numSens],f_senCo)){		//;Se usar el TRANSDUCTOR de corriente de IMBERA?
 800b282:	4b25      	ldr	r3, [pc, #148]	@ (800b318 <muestreo+0x650>)
 800b284:	2259      	movs	r2, #89	@ 0x59
 800b286:	5c9b      	ldrb	r3, [r3, r2]
 800b288:	b25b      	sxtb	r3, r3
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	db03      	blt.n	800b296 <muestreo+0x5ce>
				goto	selecciona_transductor;
			}
			//; con sensor de corriente deshabilitado la corriente es cero
											//clrw		X
			variable_corriente = 0;			//ldw     variable_corriente,X
 800b28e:	4b23      	ldr	r3, [pc, #140]	@ (800b31c <muestreo+0x654>)
 800b290:	2200      	movs	r2, #0
 800b292:	801a      	strh	r2, [r3, #0]
			goto	fin_calcula_trms_1;		//jra     fin_calcula_trms_1
 800b294:	e012      	b.n	800b2bc <muestreo+0x5f4>
				goto	selecciona_transductor;
 800b296:	46c0      	nop			@ (mov r8, r8)
selecciona_transductor:
			if(GetRegFlagState(Plantilla[eelogicos2],5)){		//btjt    eelogicos2,#5,transductor_ELTEC
 800b298:	4b1f      	ldr	r3, [pc, #124]	@ (800b318 <muestreo+0x650>)
 800b29a:	225b      	movs	r2, #91	@ 0x5b
 800b29c:	5c9b      	ldrb	r3, [r3, r2]
 800b29e:	001a      	movs	r2, r3
 800b2a0:	2320      	movs	r3, #32
 800b2a2:	4013      	ands	r3, r2
 800b2a4:	d104      	bne.n	800b2b0 <muestreo+0x5e8>
				goto	transductor_ELTEC;
			}
		    										//ldw     X,corriente_IMB
			variable_corriente = corriente_IMB;		//ldw     variable_corriente,X
 800b2a6:	4b1e      	ldr	r3, [pc, #120]	@ (800b320 <muestreo+0x658>)
 800b2a8:	881a      	ldrh	r2, [r3, #0]
 800b2aa:	4b1c      	ldr	r3, [pc, #112]	@ (800b31c <muestreo+0x654>)
 800b2ac:	801a      	strh	r2, [r3, #0]
			goto 	fin_calcula_trms_1;	    		//jra     fin_calcula_trms_1
 800b2ae:	e005      	b.n	800b2bc <muestreo+0x5f4>
				goto	transductor_ELTEC;
 800b2b0:	46c0      	nop			@ (mov r8, r8)
transductor_ELTEC:
													//ldw     X,corriente_trms
			variable_corriente = corriente_trms;	//ldw     variable_corriente,X
 800b2b2:	4b17      	ldr	r3, [pc, #92]	@ (800b310 <muestreo+0x648>)
 800b2b4:	881a      	ldrh	r2, [r3, #0]
 800b2b6:	4b19      	ldr	r3, [pc, #100]	@ (800b31c <muestreo+0x654>)
 800b2b8:	801a      	strh	r2, [r3, #0]

//;>>>>>>>>>>>>>>>>>>>>><>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>  FIN Proceso CALCULA_TRMS
//;===============================================================================


}
 800b2ba:	46c0      	nop			@ (mov r8, r8)
 800b2bc:	46c0      	nop			@ (mov r8, r8)
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	b002      	add	sp, #8
 800b2c2:	bd80      	pop	{r7, pc}
 800b2c4:	200021a8 	.word	0x200021a8
 800b2c8:	20000b1c 	.word	0x20000b1c
 800b2cc:	20000b56 	.word	0x20000b56
 800b2d0:	20000b21 	.word	0x20000b21
 800b2d4:	20000b22 	.word	0x20000b22
 800b2d8:	20000b24 	.word	0x20000b24
 800b2dc:	20000b44 	.word	0x20000b44
 800b2e0:	20000b4c 	.word	0x20000b4c
 800b2e4:	20000b48 	.word	0x20000b48
 800b2e8:	20000b50 	.word	0x20000b50
 800b2ec:	20000b40 	.word	0x20000b40
 800b2f0:	20000b1f 	.word	0x20000b1f
 800b2f4:	20000b20 	.word	0x20000b20
 800b2f8:	200008d6 	.word	0x200008d6
 800b2fc:	20000b30 	.word	0x20000b30
 800b300:	20000b2c 	.word	0x20000b2c
 800b304:	20000b23 	.word	0x20000b23
 800b308:	20000b34 	.word	0x20000b34
 800b30c:	20000b38 	.word	0x20000b38
 800b310:	20000b36 	.word	0x20000b36
 800b314:	20000d2c 	.word	0x20000d2c
 800b318:	200000b8 	.word	0x200000b8
 800b31c:	200008f4 	.word	0x200008f4
 800b320:	20000b60 	.word	0x20000b60

0800b324 <ADC_Deinit_Func>:

void ADC_Deinit_Func()
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b082      	sub	sp, #8
 800b328:	af00      	add	r7, sp, #0
 	const uint32_t tmp_adc_is_disable_on_going = ((ADC1->CR & ADC_CR_ADDIS) != 0) ? 1UL : 0UL;
 800b32a:	4b53      	ldr	r3, [pc, #332]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b32c:	689b      	ldr	r3, [r3, #8]
 800b32e:	2202      	movs	r2, #2
 800b330:	4013      	ands	r3, r2
 800b332:	d001      	beq.n	800b338 <ADC_Deinit_Func+0x14>
 800b334:	2301      	movs	r3, #1
 800b336:	e000      	b.n	800b33a <ADC_Deinit_Func+0x16>
 800b338:	2300      	movs	r3, #0
 800b33a:	607b      	str	r3, [r7, #4]

	if (((ADC1->CR & ADC_CR_ADEN) != 0) && (tmp_adc_is_disable_on_going == 0UL))
 800b33c:	4b4e      	ldr	r3, [pc, #312]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	2201      	movs	r2, #1
 800b342:	4013      	ands	r3, r2
 800b344:	d100      	bne.n	800b348 <ADC_Deinit_Func+0x24>
 800b346:	e092      	b.n	800b46e <ADC_Deinit_Func+0x14a>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d000      	beq.n	800b350 <ADC_Deinit_Func+0x2c>
 800b34e:	e08e      	b.n	800b46e <ADC_Deinit_Func+0x14a>
	{
		if ((ADC1->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b350:	4b49      	ldr	r3, [pc, #292]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	2205      	movs	r2, #5
 800b356:	4013      	ands	r3, r2
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d10a      	bne.n	800b372 <ADC_Deinit_Func+0x4e>
		{
			ADC1->CR = (ADC1->CR & ~ADC_CR_BITS_PROPERTY_RS) | ADC_CR_ADDIS;
 800b35c:	4b46      	ldr	r3, [pc, #280]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	4a46      	ldr	r2, [pc, #280]	@ (800b47c <ADC_Deinit_Func+0x158>)
 800b362:	401a      	ands	r2, r3
 800b364:	4b44      	ldr	r3, [pc, #272]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b366:	2102      	movs	r1, #2
 800b368:	430a      	orrs	r2, r1
 800b36a:	609a      	str	r2, [r3, #8]
			ADC1->ISR = (ADC_FLAG_EOSMP | ADC_FLAG_RDY);
 800b36c:	4b42      	ldr	r3, [pc, #264]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b36e:	2203      	movs	r2, #3
 800b370:	601a      	str	r2, [r3, #0]
		}

		CLEAR_BIT(ADC1->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 800b372:	4b41      	ldr	r3, [pc, #260]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b374:	689a      	ldr	r2, [r3, #8]
 800b376:	4b40      	ldr	r3, [pc, #256]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b378:	4941      	ldr	r1, [pc, #260]	@ (800b480 <ADC_Deinit_Func+0x15c>)
 800b37a:	400a      	ands	r2, r1
 800b37c:	609a      	str	r2, [r3, #8]

		ADC1->IER &= ~(ADC_IT_AWD3 | ADC_IT_AWD2 | ADC_IT_AWD1 | ADC_IT_OVR |
 800b37e:	4b3e      	ldr	r3, [pc, #248]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b380:	685a      	ldr	r2, [r3, #4]
 800b382:	4b3d      	ldr	r3, [pc, #244]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b384:	493f      	ldr	r1, [pc, #252]	@ (800b484 <ADC_Deinit_Func+0x160>)
 800b386:	400a      	ands	r2, r1
 800b388:	605a      	str	r2, [r3, #4]
	               ADC_IT_EOS | ADC_IT_EOC | ADC_IT_EOCAL | ADC_IT_EOSMP | ADC_IT_RDY);

		ADC1->ISR = (ADC_FLAG_AWD3 | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 | ADC_FLAG_OVR |
 800b38a:	4b3b      	ldr	r3, [pc, #236]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b38c:	4a3e      	ldr	r2, [pc, #248]	@ (800b488 <ADC_Deinit_Func+0x164>)
 800b38e:	601a      	str	r2, [r3, #0]
	             ADC_FLAG_EOS | ADC_FLAG_EOC | ADC_FLAG_EOCAL | ADC_FLAG_EOSMP | ADC_FLAG_RDY);

		ADC1->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 800b390:	4b39      	ldr	r3, [pc, #228]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b392:	68da      	ldr	r2, [r3, #12]
 800b394:	4b38      	ldr	r3, [pc, #224]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b396:	493d      	ldr	r1, [pc, #244]	@ (800b48c <ADC_Deinit_Func+0x168>)
 800b398:	400a      	ands	r2, r1
 800b39a:	60da      	str	r2, [r3, #12]
	                 ADC_CFGR1_CHSELRMOD | ADC_CFGR1_AUTOFF |
	                 ADC_CFGR1_WAIT | ADC_CFGR1_CONT | ADC_CFGR1_OVRMOD |
	                 ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
	                 ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

		ADC1->SMPR &= ~ADC_SMPR_SMP1;
 800b39c:	4b36      	ldr	r3, [pc, #216]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b39e:	695a      	ldr	r2, [r3, #20]
 800b3a0:	4b35      	ldr	r3, [pc, #212]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3a2:	2107      	movs	r1, #7
 800b3a4:	438a      	bics	r2, r1
 800b3a6:	615a      	str	r2, [r3, #20]
		ADC1->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 800b3a8:	4b33      	ldr	r3, [pc, #204]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ac:	4b32      	ldr	r3, [pc, #200]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	629a      	str	r2, [r3, #40]	@ 0x28

	  	ADC1->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 800b3b2:	4b31      	ldr	r3, [pc, #196]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3b4:	6a1a      	ldr	r2, [r3, #32]
 800b3b6:	4b30      	ldr	r3, [pc, #192]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3b8:	4935      	ldr	r1, [pc, #212]	@ (800b490 <ADC_Deinit_Func+0x16c>)
 800b3ba:	400a      	ands	r2, r1
 800b3bc:	621a      	str	r2, [r3, #32]
		ADC1->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 800b3be:	4b2e      	ldr	r3, [pc, #184]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b3c2:	4b2d      	ldr	r3, [pc, #180]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3c4:	4932      	ldr	r1, [pc, #200]	@ (800b490 <ADC_Deinit_Func+0x16c>)
 800b3c6:	400a      	ands	r2, r1
 800b3c8:	625a      	str	r2, [r3, #36]	@ 0x24
	  	ADC1->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 800b3ca:	4b2b      	ldr	r3, [pc, #172]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3ce:	4b2a      	ldr	r3, [pc, #168]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3d0:	492f      	ldr	r1, [pc, #188]	@ (800b490 <ADC_Deinit_Func+0x16c>)
 800b3d2:	400a      	ands	r2, r1
 800b3d4:	62da      	str	r2, [r3, #44]	@ 0x2c

		ADC1->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800b3d6:	4b28      	ldr	r3, [pc, #160]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3d8:	691a      	ldr	r2, [r3, #16]
 800b3da:	4b27      	ldr	r3, [pc, #156]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b3dc:	0092      	lsls	r2, r2, #2
 800b3de:	0892      	lsrs	r2, r2, #2
 800b3e0:	611a      	str	r2, [r3, #16]

		ADC1_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800b3e2:	4b2c      	ldr	r3, [pc, #176]	@ (800b494 <ADC_Deinit_Func+0x170>)
 800b3e4:	681a      	ldr	r2, [r3, #0]
 800b3e6:	4b2b      	ldr	r3, [pc, #172]	@ (800b494 <ADC_Deinit_Func+0x170>)
 800b3e8:	492b      	ldr	r1, [pc, #172]	@ (800b498 <ADC_Deinit_Func+0x174>)
 800b3ea:	400a      	ands	r2, r1
 800b3ec:	601a      	str	r2, [r3, #0]

		__HAL_RCC_ADC_CLK_DISABLE();
 800b3ee:	4b2b      	ldr	r3, [pc, #172]	@ (800b49c <ADC_Deinit_Func+0x178>)
 800b3f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b3f2:	4b2a      	ldr	r3, [pc, #168]	@ (800b49c <ADC_Deinit_Func+0x178>)
 800b3f4:	492a      	ldr	r1, [pc, #168]	@ (800b4a0 <ADC_Deinit_Func+0x17c>)
 800b3f6:	400a      	ands	r2, r1
 800b3f8:	661a      	str	r2, [r3, #96]	@ 0x60

	    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4);
 800b3fa:	4b2a      	ldr	r3, [pc, #168]	@ (800b4a4 <ADC_Deinit_Func+0x180>)
 800b3fc:	2113      	movs	r1, #19
 800b3fe:	0018      	movs	r0, r3
 800b400:	f008 f836 	bl	8013470 <HAL_GPIO_DeInit>
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800b404:	23a0      	movs	r3, #160	@ 0xa0
 800b406:	05db      	lsls	r3, r3, #23
 800b408:	21e0      	movs	r1, #224	@ 0xe0
 800b40a:	0018      	movs	r0, r3
 800b40c:	f008 f830 	bl	8013470 <HAL_GPIO_DeInit>
	    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1);
 800b410:	4b25      	ldr	r3, [pc, #148]	@ (800b4a8 <ADC_Deinit_Func+0x184>)
 800b412:	2102      	movs	r1, #2
 800b414:	0018      	movs	r0, r3
 800b416:	f008 f82b 	bl	8013470 <HAL_GPIO_DeInit>

		//ADC1-> ADCGroupRegularSequencerRanks = 0x00000000UL;

		ADC1 -> ISR 	= 0x00000000;
 800b41a:	4b17      	ldr	r3, [pc, #92]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b41c:	2200      	movs	r2, #0
 800b41e:	601a      	str	r2, [r3, #0]
		ADC1 -> IER 	= 0x00000000;
 800b420:	4b15      	ldr	r3, [pc, #84]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b422:	2200      	movs	r2, #0
 800b424:	605a      	str	r2, [r3, #4]
		ADC1 -> CR  	= 0x00000000;
 800b426:	4b14      	ldr	r3, [pc, #80]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b428:	2200      	movs	r2, #0
 800b42a:	609a      	str	r2, [r3, #8]
		ADC1 -> CFGR1 	= 0x00000000;
 800b42c:	4b12      	ldr	r3, [pc, #72]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b42e:	2200      	movs	r2, #0
 800b430:	60da      	str	r2, [r3, #12]
		ADC1 -> CFGR2   = 0x00000000;
 800b432:	4b11      	ldr	r3, [pc, #68]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b434:	2200      	movs	r2, #0
 800b436:	611a      	str	r2, [r3, #16]
		ADC1 -> SMPR    = 0x00000000;
 800b438:	4b0f      	ldr	r3, [pc, #60]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b43a:	2200      	movs	r2, #0
 800b43c:	615a      	str	r2, [r3, #20]
		ADC1 -> AWD1TR  = 0x0FFF0000;
 800b43e:	4b0e      	ldr	r3, [pc, #56]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b440:	4a1a      	ldr	r2, [pc, #104]	@ (800b4ac <ADC_Deinit_Func+0x188>)
 800b442:	621a      	str	r2, [r3, #32]
		ADC1 -> CHSELR  = 0x00000000;
 800b444:	4b0c      	ldr	r3, [pc, #48]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b446:	2200      	movs	r2, #0
 800b448:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1 -> AWD3TR  = 0x0FFF0000;
 800b44a:	4b0b      	ldr	r3, [pc, #44]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b44c:	4a17      	ldr	r2, [pc, #92]	@ (800b4ac <ADC_Deinit_Func+0x188>)
 800b44e:	62da      	str	r2, [r3, #44]	@ 0x2c
		ADC1 -> DR      = 0x00000000;
 800b450:	4b09      	ldr	r3, [pc, #36]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b452:	2200      	movs	r2, #0
 800b454:	641a      	str	r2, [r3, #64]	@ 0x40
		ADC1 -> AWD2CR  = 0x00000000;
 800b456:	4a08      	ldr	r2, [pc, #32]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b458:	23a0      	movs	r3, #160	@ 0xa0
 800b45a:	2100      	movs	r1, #0
 800b45c:	50d1      	str	r1, [r2, r3]
		ADC1 -> AWD3CR  = 0x00000000;
 800b45e:	4a06      	ldr	r2, [pc, #24]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b460:	23a4      	movs	r3, #164	@ 0xa4
 800b462:	2100      	movs	r1, #0
 800b464:	50d1      	str	r1, [r2, r3]
		ADC1 -> CALFACT = 0x00000000;
 800b466:	4a04      	ldr	r2, [pc, #16]	@ (800b478 <ADC_Deinit_Func+0x154>)
 800b468:	23b4      	movs	r3, #180	@ 0xb4
 800b46a:	2100      	movs	r1, #0
 800b46c:	50d1      	str	r1, [r2, r3]
		//ADC1 -> CCR     = 0x00000000;
	}

}
 800b46e:	46c0      	nop			@ (mov r8, r8)
 800b470:	46bd      	mov	sp, r7
 800b472:	b002      	add	sp, #8
 800b474:	bd80      	pop	{r7, pc}
 800b476:	46c0      	nop			@ (mov r8, r8)
 800b478:	40012400 	.word	0x40012400
 800b47c:	7fffffe8 	.word	0x7fffffe8
 800b480:	6fffffe8 	.word	0x6fffffe8
 800b484:	fffff460 	.word	0xfffff460
 800b488:	00000b9f 	.word	0x00000b9f
 800b48c:	831e0200 	.word	0x831e0200
 800b490:	f000f000 	.word	0xf000f000
 800b494:	40012708 	.word	0x40012708
 800b498:	fe03ffff 	.word	0xfe03ffff
 800b49c:	40021000 	.word	0x40021000
 800b4a0:	ffefffff 	.word	0xffefffff
 800b4a4:	50000800 	.word	0x50000800
 800b4a8:	50000400 	.word	0x50000400
 800b4ac:	0fff0000 	.word	0x0fff0000

0800b4b0 <noctar>:
#include "ELTEC_EmulatedEEPROM.h"

// rutina refrigera Adaptada CTOF Completa ..............


void noctar (void){
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	af00      	add	r7, sp, #0



noct05:		if(edorefri < 2){
 800b4b4:	4b16      	ldr	r3, [pc, #88]	@ (800b510 <noctar+0x60>)
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d921      	bls.n	800b500 <noctar+0x50>
				goto noct12;		// Estas en arranque  autoprueba?
	 	 	 }


			if(!flagsb[f_excom]){ 	//btjf		flagsb,#f_excom,si_noct
 800b4bc:	4b15      	ldr	r3, [pc, #84]	@ (800b514 <noctar+0x64>)
 800b4be:	79db      	ldrb	r3, [r3, #7]
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	4053      	eors	r3, r2
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d01c      	beq.n	800b504 <noctar+0x54>
				goto si_noct;
 800b4ca:	46c0      	nop			@ (mov r8, r8)
			}
			goto	alumbrado;			//jp			alumbrado
si_noct:

			if(!botonst[b2_f1]){ //	btjf		botonst,#b2_f1,noct10
 800b4cc:	4b12      	ldr	r3, [pc, #72]	@ (800b518 <noctar+0x68>)
 800b4ce:	789b      	ldrb	r3, [r3, #2]
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	4053      	eors	r3, r2
 800b4d4:	b2db      	uxtb	r3, r3
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d110      	bne.n	800b4fc <noctar+0x4c>
				goto noct10;
			}
			if(!GetRegFlagState(Plantilla[logicos2],modLogic) ){//btjt		logicos,#f_lampAH,noAskAH2
 800b4da:	4b10      	ldr	r3, [pc, #64]	@ (800b51c <noctar+0x6c>)
 800b4dc:	225b      	movs	r2, #91	@ 0x5b
 800b4de:	5c9b      	ldrb	r3, [r3, r2]
 800b4e0:	001a      	movs	r2, r3
 800b4e2:	2310      	movs	r3, #16
 800b4e4:	4013      	ands	r3, r2
 800b4e6:	d004      	beq.n	800b4f2 <noctar+0x42>
				goto noModlog_03;
			}
			//;activa visualizacin del sensor 3 (12 segundos)
			timeDpyS3 = 1400;			//ldw			X,#1400
 800b4e8:	4b0d      	ldr	r3, [pc, #52]	@ (800b520 <noctar+0x70>)
 800b4ea:	22af      	movs	r2, #175	@ 0xaf
 800b4ec:	00d2      	lsls	r2, r2, #3
 800b4ee:	801a      	strh	r2, [r3, #0]
			goto  noct10;				//jra			noct10
 800b4f0:	e005      	b.n	800b4fe <noctar+0x4e>
				goto noModlog_03;
 800b4f2:	46c0      	nop			@ (mov r8, r8)

noModlog_03:

			flagsa[1] = 1;		//	bset		flagsa,#1;0x02;	/ No, activa modo nocturno manual
 800b4f4:	4b0b      	ldr	r3, [pc, #44]	@ (800b524 <noctar+0x74>)
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	705a      	strb	r2, [r3, #1]
noct10:

			if(Plantilla[sensit] != 0 ){	//btjt		logicos,#f_lampAH,noAskAH2
				goto noct12;
			}
			goto	alumbrado;			//jp			alumbrado;		/ S
 800b4fa:	e004      	b.n	800b506 <noctar+0x56>
				goto noct10;
 800b4fc:	46c0      	nop			@ (mov r8, r8)
			goto	alumbrado;			//jp			alumbrado;		/ S
 800b4fe:	e002      	b.n	800b506 <noctar+0x56>
				goto noct12;		// Estas en arranque  autoprueba?
 800b500:	46c0      	nop			@ (mov r8, r8)
 800b502:	e000      	b.n	800b506 <noctar+0x56>
			goto	alumbrado;			//jp			alumbrado
 800b504:	46c0      	nop			@ (mov r8, r8)



alumbrado:

finprec:	goto			main_noctar;		//	jp			main_noctar			;Manuel 14-FEB-2022:jp			main;
 800b506:	46c0      	nop			@ (mov r8, r8)

main_noctar:
}
 800b508:	46c0      	nop			@ (mov r8, r8)
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}
 800b50e:	46c0      	nop			@ (mov r8, r8)
 800b510:	20000bb4 	.word	0x20000bb4
 800b514:	20000c04 	.word	0x20000c04
 800b518:	20000bb8 	.word	0x20000bb8
 800b51c:	200000b8 	.word	0x200000b8
 800b520:	200021ac 	.word	0x200021ac
 800b524:	20000b94 	.word	0x20000b94

0800b528 <refrigera>:



// rutina refrigera Adaptada CTOF Completa ..............

void refrigera (void){
 800b528:	b590      	push	{r4, r7, lr}
 800b52a:	b083      	sub	sp, #12
 800b52c:	af00      	add	r7, sp, #0

				// VAlor de Carga de Prueba
				//tsac_w = -250;
				// VAlor de Carga de Prueba

				for (int i = 0; i < 8; i++) { //clr	GPIOR0 //clr GPIOR1;
 800b52e:	2300      	movs	r3, #0
 800b530:	607b      	str	r3, [r7, #4]
 800b532:	e00c      	b.n	800b54e <refrigera+0x26>
					GPIOR0[i] = 0;										// Limpia registro de banderas
 800b534:	4ad2      	ldr	r2, [pc, #840]	@ (800b880 <refrigera+0x358>)
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	18d3      	adds	r3, r2, r3
 800b53a:	2200      	movs	r2, #0
 800b53c:	701a      	strb	r2, [r3, #0]
					GPIOR1[i] = 0;										// Limpia registro de banderas
 800b53e:	4ad1      	ldr	r2, [pc, #836]	@ (800b884 <refrigera+0x35c>)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	18d3      	adds	r3, r2, r3
 800b544:	2200      	movs	r2, #0
 800b546:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 8; i++) { //clr	GPIOR0 //clr GPIOR1;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	3301      	adds	r3, #1
 800b54c:	607b      	str	r3, [r7, #4]
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2b07      	cmp	r3, #7
 800b552:	ddef      	ble.n	800b534 <refrigera+0xc>
				}
				wreg = 	Plantilla [logicos]; //mov wreg,logicos;		;	/ Parmetro A2
 800b554:	4bcc      	ldr	r3, [pc, #816]	@ (800b888 <refrigera+0x360>)
 800b556:	2253      	movs	r2, #83	@ 0x53
 800b558:	5c9a      	ldrb	r2, [r3, r2]
 800b55a:	4bcc      	ldr	r3, [pc, #816]	@ (800b88c <refrigera+0x364>)
 800b55c:	701a      	strb	r2, [r3, #0]
				if(!GetRegFlagState(wreg,0)){ //btjf wreg,#0,refrigera_j00;    // Indica funcin ahorradora
 800b55e:	4bcb      	ldr	r3, [pc, #812]	@ (800b88c <refrigera+0x364>)
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	001a      	movs	r2, r3
 800b564:	2301      	movs	r3, #1
 800b566:	4013      	ands	r3, r2
 800b568:	d003      	beq.n	800b572 <refrigera+0x4a>
					goto refrigera_j00;
				}
				GPIOR0 [f_ahorra] = 1; //bset GPIOR0,#f_ahorra
 800b56a:	4bc5      	ldr	r3, [pc, #788]	@ (800b880 <refrigera+0x358>)
 800b56c:	2201      	movs	r2, #1
 800b56e:	70da      	strb	r2, [r3, #3]
 800b570:	e000      	b.n	800b574 <refrigera+0x4c>
					goto refrigera_j00;
 800b572:	46c0      	nop			@ (mov r8, r8)
refrigera_j00:
				if(!GetRegFlagState(wreg, 1)){ //btjf wreg,#1,refrigera_j01;
 800b574:	4bc5      	ldr	r3, [pc, #788]	@ (800b88c <refrigera+0x364>)
 800b576:	781b      	ldrb	r3, [r3, #0]
 800b578:	001a      	movs	r2, r3
 800b57a:	2302      	movs	r3, #2
 800b57c:	4013      	ands	r3, r2
 800b57e:	d003      	beq.n	800b588 <refrigera+0x60>
					goto refrigera_j01;
				}
				GPIOR0 [f_disable] = 1; //bset GPIOR0,#f_disable			/ Deshabilitado el deshielo al arranque
 800b580:	4bbf      	ldr	r3, [pc, #764]	@ (800b880 <refrigera+0x358>)
 800b582:	2201      	movs	r2, #1
 800b584:	711a      	strb	r2, [r3, #4]
 800b586:	e000      	b.n	800b58a <refrigera+0x62>
					goto refrigera_j01;
 800b588:	46c0      	nop			@ (mov r8, r8)

refrigera_j01:
				wreg = Plantilla [histvol]; //mov wreg,histvol
 800b58a:	4bbf      	ldr	r3, [pc, #764]	@ (800b888 <refrigera+0x360>)
 800b58c:	2262      	movs	r2, #98	@ 0x62
 800b58e:	5c9a      	ldrb	r2, [r3, r2]
 800b590:	4bbe      	ldr	r3, [pc, #760]	@ (800b88c <refrigera+0x364>)
 800b592:	701a      	strb	r2, [r3, #0]
				BaBentre10_math();		//call BaBentre10_math
 800b594:	f7fb fa2a 	bl	80069ec <BaBentre10_math>
                //ld A,protype;
				if(Plantilla [protype] != 0x02){ //cp A,#$02;					//	Proteccin de voltaje 220v?
 800b598:	4bbb      	ldr	r3, [pc, #748]	@ (800b888 <refrigera+0x360>)
 800b59a:	2257      	movs	r2, #87	@ 0x57
 800b59c:	5c9b      	ldrb	r3, [r3, r2]
 800b59e:	2b02      	cmp	r3, #2
 800b5a0:	d11e      	bne.n	800b5e0 <refrigera+0xb8>
					goto ask_protvolt_120; //jrne ask_protvolt_120;			;		No, Pregunta por la de 120v
				}
				//ld a,volt_100
				volt_min = Plantilla [volt_100] + 100; //add a,#100				Carga como voltaje minimo
 800b5a2:	4bb9      	ldr	r3, [pc, #740]	@ (800b888 <refrigera+0x360>)
 800b5a4:	2243      	movs	r2, #67	@ 0x43
 800b5a6:	5c9b      	ldrb	r3, [r3, r2]
 800b5a8:	3364      	adds	r3, #100	@ 0x64
 800b5aa:	b2da      	uxtb	r2, r3
 800b5ac:	4bb8      	ldr	r3, [pc, #736]	@ (800b890 <refrigera+0x368>)
 800b5ae:	701a      	strb	r2, [r3, #0]
				//ld volt_min,a;
				volt_hmin = volt_min + waux;//add a,waux //ld volt_hmin,a;		Carga como voltaje minimo con histeresis
 800b5b0:	4bb7      	ldr	r3, [pc, #732]	@ (800b890 <refrigera+0x368>)
 800b5b2:	781a      	ldrb	r2, [r3, #0]
 800b5b4:	4bb7      	ldr	r3, [pc, #732]	@ (800b894 <refrigera+0x36c>)
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	18d3      	adds	r3, r2, r3
 800b5ba:	b2da      	uxtb	r2, r3
 800b5bc:	4bb6      	ldr	r3, [pc, #728]	@ (800b898 <refrigera+0x370>)
 800b5be:	701a      	strb	r2, [r3, #0]
				//ld a,volt_200
				volt_max = Plantilla [volt_200] + 200; //add a,#200 //ld volt_max,a;		//Carga como voltaje maximo
 800b5c0:	4bb1      	ldr	r3, [pc, #708]	@ (800b888 <refrigera+0x360>)
 800b5c2:	2244      	movs	r2, #68	@ 0x44
 800b5c4:	5c9b      	ldrb	r3, [r3, r2]
 800b5c6:	3b38      	subs	r3, #56	@ 0x38
 800b5c8:	b2da      	uxtb	r2, r3
 800b5ca:	4bb4      	ldr	r3, [pc, #720]	@ (800b89c <refrigera+0x374>)
 800b5cc:	701a      	strb	r2, [r3, #0]
				volt_hmax = volt_max - wreg; //sub a,wreg  //ld	volt_hmax,a
 800b5ce:	4bb3      	ldr	r3, [pc, #716]	@ (800b89c <refrigera+0x374>)
 800b5d0:	781a      	ldrb	r2, [r3, #0]
 800b5d2:	4bae      	ldr	r3, [pc, #696]	@ (800b88c <refrigera+0x364>)
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	1ad3      	subs	r3, r2, r3
 800b5d8:	b2da      	uxtb	r2, r3
 800b5da:	4bb1      	ldr	r3, [pc, #708]	@ (800b8a0 <refrigera+0x378>)
 800b5dc:	701a      	strb	r2, [r3, #0]
				goto set_protvolt; //jra set_protvolt
 800b5de:	e021      	b.n	800b624 <refrigera+0xfc>
					goto ask_protvolt_120; //jrne ask_protvolt_120;			;		No, Pregunta por la de 120v
 800b5e0:	46c0      	nop			@ (mov r8, r8)

ask_protvolt_120:
				if(Plantilla [protype] != 0x01){ //cp A,#$01;
 800b5e2:	4ba9      	ldr	r3, [pc, #676]	@ (800b888 <refrigera+0x360>)
 800b5e4:	2257      	movs	r2, #87	@ 0x57
 800b5e6:	5c9b      	ldrb	r3, [r3, r2]
 800b5e8:	2b01      	cmp	r3, #1
 800b5ea:	d11f      	bne.n	800b62c <refrigera+0x104>
					goto refrige05;//jrne refrige05
				}
        //ld	 a,volt_000
				volt_min = Plantilla [volt_000]; //ld volt_min,a;				//Carga como voltaje minimo
 800b5ec:	4ba6      	ldr	r3, [pc, #664]	@ (800b888 <refrigera+0x360>)
 800b5ee:	2242      	movs	r2, #66	@ 0x42
 800b5f0:	5c9a      	ldrb	r2, [r3, r2]
 800b5f2:	4ba7      	ldr	r3, [pc, #668]	@ (800b890 <refrigera+0x368>)
 800b5f4:	701a      	strb	r2, [r3, #0]
				volt_hmin = volt_min + waux; //add a,waux //ld volt_hmin,a;		//Carga como voltaje minimo con histeresis
 800b5f6:	4ba6      	ldr	r3, [pc, #664]	@ (800b890 <refrigera+0x368>)
 800b5f8:	781a      	ldrb	r2, [r3, #0]
 800b5fa:	4ba6      	ldr	r3, [pc, #664]	@ (800b894 <refrigera+0x36c>)
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	18d3      	adds	r3, r2, r3
 800b600:	b2da      	uxtb	r2, r3
 800b602:	4ba5      	ldr	r3, [pc, #660]	@ (800b898 <refrigera+0x370>)
 800b604:	701a      	strb	r2, [r3, #0]
				volt_max = Plantilla [volt_100] + 100;//ld a,volt_100 //add a,#100		//Carga como voltaje maximo
 800b606:	4ba0      	ldr	r3, [pc, #640]	@ (800b888 <refrigera+0x360>)
 800b608:	2243      	movs	r2, #67	@ 0x43
 800b60a:	5c9b      	ldrb	r3, [r3, r2]
 800b60c:	3364      	adds	r3, #100	@ 0x64
 800b60e:	b2da      	uxtb	r2, r3
 800b610:	4ba2      	ldr	r3, [pc, #648]	@ (800b89c <refrigera+0x374>)
 800b612:	701a      	strb	r2, [r3, #0]
				volt_hmax = volt_max - wreg; //sub a,wreg //ld volt_hmax,a				//Carga como voltaje maximo con histeresis
 800b614:	4ba1      	ldr	r3, [pc, #644]	@ (800b89c <refrigera+0x374>)
 800b616:	781a      	ldrb	r2, [r3, #0]
 800b618:	4b9c      	ldr	r3, [pc, #624]	@ (800b88c <refrigera+0x364>)
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	1ad3      	subs	r3, r2, r3
 800b61e:	b2da      	uxtb	r2, r3
 800b620:	4b9f      	ldr	r3, [pc, #636]	@ (800b8a0 <refrigera+0x378>)
 800b622:	701a      	strb	r2, [r3, #0]

set_protvolt:
                GPIOR0[f_volt] = 1;				//;	/ Indica proteccin de voltaje
 800b624:	4b96      	ldr	r3, [pc, #600]	@ (800b880 <refrigera+0x358>)
 800b626:	2201      	movs	r2, #1
 800b628:	719a      	strb	r2, [r3, #6]
 800b62a:	e000      	b.n	800b62e <refrigera+0x106>
					goto refrige05;//jrne refrige05
 800b62c:	46c0      	nop			@ (mov r8, r8)
refrige05:
				GPIOR1[f_led] = 1; //bset	GPIOR1,#f_led;
 800b62e:	4b95      	ldr	r3, [pc, #596]	@ (800b884 <refrigera+0x35c>)
 800b630:	2201      	movs	r2, #1
 800b632:	705a      	strb	r2, [r3, #1]
//;			;*****************************

              ///ldw X,spdiur_w
              //ldw	Y,difdiur_w;
              // liminf_w = (uint16_t)(Plantilla[spdiur_H] * 256) + (uint16_t)(Plantilla[spdiur_L]);  //ldw liminf_w,X
				liminf_w = TwoByteInArrayToWord (&Plantilla[spdiur_H]);				// (uint16_t)(Plantilla[spdiur_H] * 256) + (uint16_t)(Plantilla[spdiur_L]);  //ldw liminf_w,X
 800b634:	4b9b      	ldr	r3, [pc, #620]	@ (800b8a4 <refrigera+0x37c>)
 800b636:	0018      	movs	r0, r3
 800b638:	f7fa ff8e 	bl	8006558 <TwoByteInArrayToWord>
 800b63c:	0003      	movs	r3, r0
 800b63e:	b29a      	uxth	r2, r3
 800b640:	4b99      	ldr	r3, [pc, #612]	@ (800b8a8 <refrigera+0x380>)
 800b642:	801a      	strh	r2, [r3, #0]
              //tempo2 = spdiur_w; //ldw tempo2,X
              //waux = difdiur_w; //waux,Y
              //call sumafbcd_math
              //ldw     X,waux
              //ldw   	limsup_w,X
				limsup_w = liminf_w + TwoByteInArrayToWord (&Plantilla[difdiur_H]);       //
 800b644:	4b99      	ldr	r3, [pc, #612]	@ (800b8ac <refrigera+0x384>)
 800b646:	0018      	movs	r0, r3
 800b648:	f7fa ff86 	bl	8006558 <TwoByteInArrayToWord>
 800b64c:	0003      	movs	r3, r0
 800b64e:	b29a      	uxth	r2, r3
 800b650:	4b95      	ldr	r3, [pc, #596]	@ (800b8a8 <refrigera+0x380>)
 800b652:	881b      	ldrh	r3, [r3, #0]
 800b654:	18d3      	adds	r3, r2, r3
 800b656:	b29a      	uxth	r2, r3
 800b658:	4b95      	ldr	r3, [pc, #596]	@ (800b8b0 <refrigera+0x388>)
 800b65a:	801a      	strh	r2, [r3, #0]

// ;// codigo para modos de ahorro 1 y 2
				if(!flagsC[f_ahorro1]){ //btjf flagsC,#f_ahorro1,no_ahorro1
 800b65c:	4b95      	ldr	r3, [pc, #596]	@ (800b8b4 <refrigera+0x38c>)
 800b65e:	785b      	ldrb	r3, [r3, #1]
 800b660:	2201      	movs	r2, #1
 800b662:	4053      	eors	r3, r2
 800b664:	b2db      	uxtb	r3, r3
 800b666:	2b00      	cmp	r3, #0
 800b668:	d137      	bne.n	800b6da <refrigera+0x1b2>
					goto no_ahorro1;
				}
				liminf_w = liminf_w +  TwoByteInArrayToWord (&Plantilla[difAhorro1_H]);
 800b66a:	4b93      	ldr	r3, [pc, #588]	@ (800b8b8 <refrigera+0x390>)
 800b66c:	0018      	movs	r0, r3
 800b66e:	f7fa ff73 	bl	8006558 <TwoByteInArrayToWord>
 800b672:	0003      	movs	r3, r0
 800b674:	b29a      	uxth	r2, r3
 800b676:	4b8c      	ldr	r3, [pc, #560]	@ (800b8a8 <refrigera+0x380>)
 800b678:	881b      	ldrh	r3, [r3, #0]
 800b67a:	18d3      	adds	r3, r2, r3
 800b67c:	b29a      	uxth	r2, r3
 800b67e:	4b8a      	ldr	r3, [pc, #552]	@ (800b8a8 <refrigera+0x380>)
 800b680:	801a      	strh	r2, [r3, #0]
				limsup_w =  limsup_w + TwoByteInArrayToWord (&Plantilla[difAhorro1_H]);
 800b682:	4b8d      	ldr	r3, [pc, #564]	@ (800b8b8 <refrigera+0x390>)
 800b684:	0018      	movs	r0, r3
 800b686:	f7fa ff67 	bl	8006558 <TwoByteInArrayToWord>
 800b68a:	0003      	movs	r3, r0
 800b68c:	b29a      	uxth	r2, r3
 800b68e:	4b88      	ldr	r3, [pc, #544]	@ (800b8b0 <refrigera+0x388>)
 800b690:	881b      	ldrh	r3, [r3, #0]
 800b692:	18d3      	adds	r3, r2, r3
 800b694:	b29a      	uxth	r2, r3
 800b696:	4b86      	ldr	r3, [pc, #536]	@ (800b8b0 <refrigera+0x388>)
 800b698:	801a      	strh	r2, [r3, #0]

				if(!flagsC[f_ahorro2]){ // btjf	flagsC,#f_ahorro2,no_ahorro1
 800b69a:	4b86      	ldr	r3, [pc, #536]	@ (800b8b4 <refrigera+0x38c>)
 800b69c:	789b      	ldrb	r3, [r3, #2]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	4053      	eors	r3, r2
 800b6a2:	b2db      	uxtb	r3, r3
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d11a      	bne.n	800b6de <refrigera+0x1b6>
					goto no_ahorro1;
				}
				liminf_w = liminf_w  + TwoByteInArrayToWord (&Plantilla[difAhorro2_H]);
 800b6a8:	4b84      	ldr	r3, [pc, #528]	@ (800b8bc <refrigera+0x394>)
 800b6aa:	0018      	movs	r0, r3
 800b6ac:	f7fa ff54 	bl	8006558 <TwoByteInArrayToWord>
 800b6b0:	0003      	movs	r3, r0
 800b6b2:	b29a      	uxth	r2, r3
 800b6b4:	4b7c      	ldr	r3, [pc, #496]	@ (800b8a8 <refrigera+0x380>)
 800b6b6:	881b      	ldrh	r3, [r3, #0]
 800b6b8:	18d3      	adds	r3, r2, r3
 800b6ba:	b29a      	uxth	r2, r3
 800b6bc:	4b7a      	ldr	r3, [pc, #488]	@ (800b8a8 <refrigera+0x380>)
 800b6be:	801a      	strh	r2, [r3, #0]
				limsup_w = limsup_w  + TwoByteInArrayToWord (&Plantilla[difAhorro2_H]);
 800b6c0:	4b7e      	ldr	r3, [pc, #504]	@ (800b8bc <refrigera+0x394>)
 800b6c2:	0018      	movs	r0, r3
 800b6c4:	f7fa ff48 	bl	8006558 <TwoByteInArrayToWord>
 800b6c8:	0003      	movs	r3, r0
 800b6ca:	b29a      	uxth	r2, r3
 800b6cc:	4b78      	ldr	r3, [pc, #480]	@ (800b8b0 <refrigera+0x388>)
 800b6ce:	881b      	ldrh	r3, [r3, #0]
 800b6d0:	18d3      	adds	r3, r2, r3
 800b6d2:	b29a      	uxth	r2, r3
 800b6d4:	4b76      	ldr	r3, [pc, #472]	@ (800b8b0 <refrigera+0x388>)
 800b6d6:	801a      	strh	r2, [r3, #0]
 800b6d8:	e002      	b.n	800b6e0 <refrigera+0x1b8>
					goto no_ahorro1;
 800b6da:	46c0      	nop			@ (mov r8, r8)
 800b6dc:	e000      	b.n	800b6e0 <refrigera+0x1b8>
					goto no_ahorro1;
 800b6de:	46c0      	nop			@ (mov r8, r8)

no_ahorro1:


				if(!GetRegFlagState(edorefri,1)){ //btjf	edorefri,#1,refrigera_j04;
 800b6e0:	4b77      	ldr	r3, [pc, #476]	@ (800b8c0 <refrigera+0x398>)
 800b6e2:	781b      	ldrb	r3, [r3, #0]
 800b6e4:	001a      	movs	r2, r3
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	4013      	ands	r3, r2
 800b6ea:	d130      	bne.n	800b74e <refrigera+0x226>
					goto refrigera_j04;
 800b6ec:	46c0      	nop			@ (mov r8, r8)
				}
				goto refrige10;
refrigera_j04:
				offdpy();		//call offdpy			/// Apaga el display
 800b6ee:	f7fb fb3b 	bl	8006d68 <offdpy>
				//datled &=  0x80;	//ld A,datled//and A,#$80;	// Apaga los leds
				for(uint8_t k=0; k<8;k++){				// RGM: for(uint8_t k=0; k<7;k++){
 800b6f2:	1cfb      	adds	r3, r7, #3
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	701a      	strb	r2, [r3, #0]
 800b6f8:	e00d      	b.n	800b716 <refrigera+0x1ee>
					if( k!=7 )							// RGM: if(k!=4)
 800b6fa:	1cfb      	adds	r3, r7, #3
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	2b07      	cmp	r3, #7
 800b700:	d004      	beq.n	800b70c <refrigera+0x1e4>
						datled[k] = 0;
 800b702:	1cfb      	adds	r3, r7, #3
 800b704:	781b      	ldrb	r3, [r3, #0]
 800b706:	4a6f      	ldr	r2, [pc, #444]	@ (800b8c4 <refrigera+0x39c>)
 800b708:	2100      	movs	r1, #0
 800b70a:	54d1      	strb	r1, [r2, r3]
				for(uint8_t k=0; k<8;k++){				// RGM: for(uint8_t k=0; k<7;k++){
 800b70c:	1cfb      	adds	r3, r7, #3
 800b70e:	781a      	ldrb	r2, [r3, #0]
 800b710:	1cfb      	adds	r3, r7, #3
 800b712:	3201      	adds	r2, #1
 800b714:	701a      	strb	r2, [r3, #0]
 800b716:	1cfb      	adds	r3, r7, #3
 800b718:	781b      	ldrb	r3, [r3, #0]
 800b71a:	2b07      	cmp	r3, #7
 800b71c:	d9ed      	bls.n	800b6fa <refrigera+0x1d2>
				}
				if(GetRegFlagState(edorefri,0)){ //btjt	edorefri,#0,refrigera_j05;
 800b71e:	4b68      	ldr	r3, [pc, #416]	@ (800b8c0 <refrigera+0x398>)
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	001a      	movs	r2, r3
 800b724:	2301      	movs	r3, #1
 800b726:	4013      	ands	r3, r2
 800b728:	d100      	bne.n	800b72c <refrigera+0x204>
 800b72a:	e1e1      	b.n	800baf0 <refrigera+0x5c8>
					goto refrigera_j05;
 800b72c:	46c0      	nop			@ (mov r8, r8)
            	}
            	goto	indica;			//jp			indica;			/ edorefri = 0; Indicacin de los parmetros de operacin
refrigera_j05:
				goto	autopru;		// edorefri = 1; Estado de diagnstico del equipo
 800b72e:	46c0      	nop			@ (mov r8, r8)

//;--------------------------------------------------------------------------------------------------
autopru:


defap1:			goto toindi;						// Cambia al estado de indicacin de parmetros
 800b730:	46c0      	nop			@ (mov r8, r8)
toindi:			flagsa[0] = 1;		 	//bset		flagsa,#0;0x01;	/ Indica perodo de arranque
 800b732:	4b65      	ldr	r3, [pc, #404]	@ (800b8c8 <refrigera+0x3a0>)
 800b734:	2201      	movs	r2, #1
 800b736:	701a      	strb	r2, [r3, #0]
				cntseg = time_auto - time_ini;
 800b738:	4b64      	ldr	r3, [pc, #400]	@ (800b8cc <refrigera+0x3a4>)
 800b73a:	2202      	movs	r2, #2
 800b73c:	701a      	strb	r2, [r3, #0]
				edorefri = 0;
 800b73e:	4b60      	ldr	r3, [pc, #384]	@ (800b8c0 <refrigera+0x398>)
 800b740:	2200      	movs	r2, #0
 800b742:	701a      	strb	r2, [r3, #0]
				goto toap10;					// Limpia contador de parpadeos
 800b744:	46c0      	nop			@ (mov r8, r8)
				cntblkh = 0;					//;		/ Inicia el contador de parpadeos
 800b746:	4b62      	ldr	r3, [pc, #392]	@ (800b8d0 <refrigera+0x3a8>)
 800b748:	2200      	movs	r2, #0
 800b74a:	801a      	strh	r2, [r3, #0]
				goto finref;
 800b74c:	e138      	b.n	800b9c0 <refrigera+0x498>
				goto refrige10;
 800b74e:	46c0      	nop			@ (mov r8, r8)
				desptdv_math();			//call desptdv_math
 800b750:	f7fa ffc4 	bl	80066dc <desptdv_math>
				Bclear_Clear_trfst(datled, datled,2, 3);
 800b754:	495b      	ldr	r1, [pc, #364]	@ (800b8c4 <refrigera+0x39c>)
 800b756:	485b      	ldr	r0, [pc, #364]	@ (800b8c4 <refrigera+0x39c>)
 800b758:	2303      	movs	r3, #3
 800b75a:	2202      	movs	r2, #2
 800b75c:	f001 ff69 	bl	800d632 <Bclear_Clear_trfst>
               if(!botonst[b3_f2]){ //btjf botonst,#b2_f1,refrigera_j06c;   / Funcin primaria del botn lampara?
 800b760:	4b5c      	ldr	r3, [pc, #368]	@ (800b8d4 <refrigera+0x3ac>)
 800b762:	795b      	ldrb	r3, [r3, #5]
 800b764:	2201      	movs	r2, #1
 800b766:	4053      	eors	r3, r2
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d137      	bne.n	800b7de <refrigera+0x2b6>
               cntMsgCmd = 250; //mov cntMsgCmd,#250
 800b76e:	4b5a      	ldr	r3, [pc, #360]	@ (800b8d8 <refrigera+0x3b0>)
 800b770:	22fa      	movs	r2, #250	@ 0xfa
 800b772:	701a      	strb	r2, [r3, #0]
               numMsg = 2; //mov numMsg,#2
 800b774:	4b59      	ldr	r3, [pc, #356]	@ (800b8dc <refrigera+0x3b4>)
 800b776:	2202      	movs	r2, #2
 800b778:	701a      	strb	r2, [r3, #0]
               flagsb[f_luzb] ^= 0x1;// bcpl		flagsb,#f_luzb
 800b77a:	4b59      	ldr	r3, [pc, #356]	@ (800b8e0 <refrigera+0x3b8>)
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	2201      	movs	r2, #1
 800b780:	4053      	eors	r3, r2
 800b782:	b2db      	uxtb	r3, r3
 800b784:	1e5a      	subs	r2, r3, #1
 800b786:	4193      	sbcs	r3, r2
 800b788:	b2da      	uxtb	r2, r3
 800b78a:	4b55      	ldr	r3, [pc, #340]	@ (800b8e0 <refrigera+0x3b8>)
 800b78c:	701a      	strb	r2, [r3, #0]
               waux = reeEstado1;
 800b78e:	4b55      	ldr	r3, [pc, #340]	@ (800b8e4 <refrigera+0x3bc>)
 800b790:	781a      	ldrb	r2, [r3, #0]
 800b792:	4b40      	ldr	r3, [pc, #256]	@ (800b894 <refrigera+0x36c>)
 800b794:	701a      	strb	r2, [r3, #0]
               BitClear(waux, est1Lamp);//bres waux,#est1Lamp
 800b796:	4b3f      	ldr	r3, [pc, #252]	@ (800b894 <refrigera+0x36c>)
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	2204      	movs	r2, #4
 800b79c:	4393      	bics	r3, r2
 800b79e:	b2da      	uxtb	r2, r3
 800b7a0:	4b3c      	ldr	r3, [pc, #240]	@ (800b894 <refrigera+0x36c>)
 800b7a2:	701a      	strb	r2, [r3, #0]
               if(!flagsb[f_luzb]){ //btjf	flagsb,#f_luzb,refrigera_j06d;
 800b7a4:	4b4e      	ldr	r3, [pc, #312]	@ (800b8e0 <refrigera+0x3b8>)
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	4053      	eors	r3, r2
 800b7ac:	b2db      	uxtb	r3, r3
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d107      	bne.n	800b7c2 <refrigera+0x29a>
               BitSet(waux, est1Lamp);//bset waux,#est1Lamp
 800b7b2:	4b38      	ldr	r3, [pc, #224]	@ (800b894 <refrigera+0x36c>)
 800b7b4:	781b      	ldrb	r3, [r3, #0]
 800b7b6:	2204      	movs	r2, #4
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	b2da      	uxtb	r2, r3
 800b7bc:	4b35      	ldr	r3, [pc, #212]	@ (800b894 <refrigera+0x36c>)
 800b7be:	701a      	strb	r2, [r3, #0]
 800b7c0:	e000      	b.n	800b7c4 <refrigera+0x29c>
            	   goto refrigera_j06d;
 800b7c2:	46c0      	nop			@ (mov r8, r8)
				wreeprom ( waux,  &eeEstado1);
 800b7c4:	4b33      	ldr	r3, [pc, #204]	@ (800b894 <refrigera+0x36c>)
 800b7c6:	781b      	ldrb	r3, [r3, #0]
 800b7c8:	001a      	movs	r2, r3
 800b7ca:	4b47      	ldr	r3, [pc, #284]	@ (800b8e8 <refrigera+0x3c0>)
 800b7cc:	0019      	movs	r1, r3
 800b7ce:	0010      	movs	r0, r2
 800b7d0:	f7fc f826 	bl	8007820 <wreeprom>
				reeEstado1 = waux;
 800b7d4:	4b2f      	ldr	r3, [pc, #188]	@ (800b894 <refrigera+0x36c>)
 800b7d6:	781a      	ldrb	r2, [r3, #0]
 800b7d8:	4b42      	ldr	r3, [pc, #264]	@ (800b8e4 <refrigera+0x3bc>)
 800b7da:	701a      	strb	r2, [r3, #0]
 800b7dc:	e000      	b.n	800b7e0 <refrigera+0x2b8>
            	   goto refrigera_j06c;
 800b7de:	46c0      	nop			@ (mov r8, r8)
				if( GetRegFlagState(Plantilla[logicos],f_lampAH) ){//btjt		logicos,#f_lampAH,noAskAH2
 800b7e0:	4b29      	ldr	r3, [pc, #164]	@ (800b888 <refrigera+0x360>)
 800b7e2:	2253      	movs	r2, #83	@ 0x53
 800b7e4:	5c9b      	ldrb	r3, [r3, r2]
 800b7e6:	001a      	movs	r2, r3
 800b7e8:	2320      	movs	r3, #32
 800b7ea:	4013      	ands	r3, r2
 800b7ec:	d104      	bne.n	800b7f8 <refrigera+0x2d0>
				if(flagsC[f_ahorro2]){//btjt		flagsC,#f_ahorro2,refrigera_j06;/ Estas en modo ahorro 2? no, no hagas caso a botn de lmpara
 800b7ee:	4b31      	ldr	r3, [pc, #196]	@ (800b8b4 <refrigera+0x38c>)
 800b7f0:	789b      	ldrb	r3, [r3, #2]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d110      	bne.n	800b818 <refrigera+0x2f0>
noAskAH2:
 800b7f6:	e000      	b.n	800b7fa <refrigera+0x2d2>
					goto noAskAH2;
 800b7f8:	46c0      	nop			@ (mov r8, r8)
                if(flagsa[nocturno]){//btjt flagsa,#nocturno,refrigera_j06
 800b7fa:	4b33      	ldr	r3, [pc, #204]	@ (800b8c8 <refrigera+0x3a0>)
 800b7fc:	78db      	ldrb	r3, [r3, #3]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10c      	bne.n	800b81c <refrigera+0x2f4>
                if(!flagsb[f_luzb]){ //btjf flagsb,#f_luzb,refrigera_j06
 800b802:	4b37      	ldr	r3, [pc, #220]	@ (800b8e0 <refrigera+0x3b8>)
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	2201      	movs	r2, #1
 800b808:	4053      	eors	r3, r2
 800b80a:	b2db      	uxtb	r3, r3
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d107      	bne.n	800b820 <refrigera+0x2f8>
                 GPIOR0[f_lamp] = 1;// bset		GPIOR0,#f_lamp; 	/ No, enciende bandera de activacin de lmpara
 800b810:	4b1b      	ldr	r3, [pc, #108]	@ (800b880 <refrigera+0x358>)
 800b812:	2201      	movs	r2, #1
 800b814:	709a      	strb	r2, [r3, #2]
 800b816:	e004      	b.n	800b822 <refrigera+0x2fa>
                	goto refrigera_j06;
 800b818:	46c0      	nop			@ (mov r8, r8)
 800b81a:	e002      	b.n	800b822 <refrigera+0x2fa>
                	goto refrigera_j06;
 800b81c:	46c0      	nop			@ (mov r8, r8)
 800b81e:	e000      	b.n	800b822 <refrigera+0x2fa>
                	goto refrigera_j06;
 800b820:	46c0      	nop			@ (mov r8, r8)
                if(GetRegFlagState(edorefri, 0)){ //btjt edorefri,#0,refrigera_j07;
 800b822:	4b27      	ldr	r3, [pc, #156]	@ (800b8c0 <refrigera+0x398>)
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	001a      	movs	r2, r3
 800b828:	2301      	movs	r3, #1
 800b82a:	4013      	ands	r3, r2
 800b82c:	d100      	bne.n	800b830 <refrigera+0x308>
 800b82e:	e1fa      	b.n	800bc26 <refrigera+0x6fe>
                	goto refrigera_j07;
 800b830:	46c0      	nop			@ (mov r8, r8)
refrigera_j07:	goto autodesh;					//jp			autodesh;		/ edorefri = 3; Estado de deshielo de modo automtico
 800b832:	46c0      	nop			@ (mov r8, r8)

finctl:       	 goto finref;
//;--------------------------------------------------------------------------------------------------
autodesh:

				if(Plantilla[dhmode] != 0){
 800b834:	4b14      	ldr	r3, [pc, #80]	@ (800b888 <refrigera+0x360>)
 800b836:	2255      	movs	r2, #85	@ 0x55
 800b838:	5c9b      	ldrb	r3, [r3, r2]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d101      	bne.n	800b842 <refrigera+0x31a>
 800b83e:	f000 fc34 	bl	800c0aa <refrigera+0xb82>
					goto autodesh_no_vaho_func;				/// Si el nmero de sensores con el que trabaja es 1, el deshielo siempre es por ventilador (o natural)
 800b842:	f000 fc34 	bl	800c0ae <refrigera+0xb86>
					//ld			A,#$13;
					//and			A,modo;
				 if((0x13 & modo ) == 0){
					goto defadh10;				//jreq		defadh10;		/ No, revisa otra condicin
				 }
				 goto toctl_0;					//jp			toctl_0;			/ Cambia al estado de control
 800b846:	46c0      	nop			@ (mov r8, r8)
				wreg = Plantilla [dripposd];
 800b848:	4b0f      	ldr	r3, [pc, #60]	@ (800b888 <refrigera+0x360>)
 800b84a:	2264      	movs	r2, #100	@ 0x64
 800b84c:	5c9a      	ldrb	r2, [r3, r2]
 800b84e:	4b0f      	ldr	r3, [pc, #60]	@ (800b88c <refrigera+0x364>)
 800b850:	701a      	strb	r2, [r3, #0]
				BaBentre10_math();			//call BaBentre10_math
 800b852:	f7fb f8cb 	bl	80069ec <BaBentre10_math>
				drp_comph = (uint16_t)(waux * 60);
 800b856:	4b0f      	ldr	r3, [pc, #60]	@ (800b894 <refrigera+0x36c>)
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	001a      	movs	r2, r3
 800b85c:	233c      	movs	r3, #60	@ 0x3c
 800b85e:	4353      	muls	r3, r2
 800b860:	b29a      	uxth	r2, r3
 800b862:	4b22      	ldr	r3, [pc, #136]	@ (800b8ec <refrigera+0x3c4>)
 800b864:	801a      	strh	r2, [r3, #0]
				drp_fanh = (uint16_t)(wreg * 60);
 800b866:	4b09      	ldr	r3, [pc, #36]	@ (800b88c <refrigera+0x364>)
 800b868:	781b      	ldrb	r3, [r3, #0]
 800b86a:	001a      	movs	r2, r3
 800b86c:	233c      	movs	r3, #60	@ 0x3c
 800b86e:	4353      	muls	r3, r2
 800b870:	b29a      	uxth	r2, r3
 800b872:	4b1f      	ldr	r3, [pc, #124]	@ (800b8f0 <refrigera+0x3c8>)
 800b874:	801a      	strh	r2, [r3, #0]
				edorefri = 2;			//mov			edorefri,#$02;	/ Carga el estado de Control
 800b876:	4b12      	ldr	r3, [pc, #72]	@ (800b8c0 <refrigera+0x398>)
 800b878:	2202      	movs	r2, #2
 800b87a:	701a      	strb	r2, [r3, #0]
				goto	todh20;			//jra			todh20;
 800b87c:	e09d      	b.n	800b9ba <refrigera+0x492>
 800b87e:	46c0      	nop			@ (mov r8, r8)
 800b880:	20000bc0 	.word	0x20000bc0
 800b884:	20000bfc 	.word	0x20000bfc
 800b888:	200000b8 	.word	0x200000b8
 800b88c:	20000b70 	.word	0x20000b70
 800b890:	20000c40 	.word	0x20000c40
 800b894:	20000b6f 	.word	0x20000b6f
 800b898:	20000c42 	.word	0x20000c42
 800b89c:	20000c3f 	.word	0x20000c3f
 800b8a0:	20000c41 	.word	0x20000c41
 800b8a4:	200000b9 	.word	0x200000b9
 800b8a8:	20000bc8 	.word	0x20000bc8
 800b8ac:	200000bb 	.word	0x200000bb
 800b8b0:	20000bca 	.word	0x20000bca
 800b8b4:	20000c58 	.word	0x20000c58
 800b8b8:	200000d3 	.word	0x200000d3
 800b8bc:	200000d5 	.word	0x200000d5
 800b8c0:	20000bb4 	.word	0x20000bb4
 800b8c4:	20000bac 	.word	0x20000bac
 800b8c8:	20000b94 	.word	0x20000b94
 800b8cc:	20000b66 	.word	0x20000b66
 800b8d0:	20000b68 	.word	0x20000b68
 800b8d4:	20000bb8 	.word	0x20000bb8
 800b8d8:	20002114 	.word	0x20002114
 800b8dc:	20002115 	.word	0x20002115
 800b8e0:	20000c04 	.word	0x20000c04
 800b8e4:	200001ba 	.word	0x200001ba
 800b8e8:	0803f803 	.word	0x0803f803
 800b8ec:	20000c16 	.word	0x20000c16
 800b8f0:	20000c18 	.word	0x20000c18
				timeSeconds_HW = (eeTimeUnix1*256) + eeTimeUnix2;		//ldw		timeSeconds_HW,X
 800b8f4:	4bd0      	ldr	r3, [pc, #832]	@ (800bc38 <refrigera+0x710>)
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	021b      	lsls	r3, r3, #8
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	4acf      	ldr	r2, [pc, #828]	@ (800bc3c <refrigera+0x714>)
 800b8fe:	7812      	ldrb	r2, [r2, #0]
 800b900:	189b      	adds	r3, r3, r2
 800b902:	b29a      	uxth	r2, r3
 800b904:	4bce      	ldr	r3, [pc, #824]	@ (800bc40 <refrigera+0x718>)
 800b906:	801a      	strh	r2, [r3, #0]
				timeSeconds_LW = (eeTimeUnix3*256) + eeTimeUnix4;		//ldw		timeSeconds_LW,X					// Carga el tiempo mnimo de descanso del compresor
 800b908:	4bce      	ldr	r3, [pc, #824]	@ (800bc44 <refrigera+0x71c>)
 800b90a:	781b      	ldrb	r3, [r3, #0]
 800b90c:	021b      	lsls	r3, r3, #8
 800b90e:	b29b      	uxth	r3, r3
 800b910:	4acd      	ldr	r2, [pc, #820]	@ (800bc48 <refrigera+0x720>)
 800b912:	7812      	ldrb	r2, [r2, #0]
 800b914:	189b      	adds	r3, r3, r2
 800b916:	b29a      	uxth	r2, r3
 800b918:	4bcc      	ldr	r3, [pc, #816]	@ (800bc4c <refrigera+0x724>)
 800b91a:	801a      	strh	r2, [r3, #0]
				tminstoph = (0*256) + 22;	//;/ Carga el tiempo mnimo de descanso del compresor
 800b91c:	4bcc      	ldr	r3, [pc, #816]	@ (800bc50 <refrigera+0x728>)
 800b91e:	2216      	movs	r2, #22
 800b920:	801a      	strh	r2, [r3, #0]
				flagsVaho[0] = 1;							//bset		flagsVaho,#0
 800b922:	4bcc      	ldr	r3, [pc, #816]	@ (800bc54 <refrigera+0x72c>)
 800b924:	2201      	movs	r2, #1
 800b926:	701a      	strb	r2, [r3, #0]
				timeOnVaho_w = Plantilla[tOnVh] * 60;		//ldw			timeOnVaho_w,X
 800b928:	4bcb      	ldr	r3, [pc, #812]	@ (800bc58 <refrigera+0x730>)
 800b92a:	226b      	movs	r2, #107	@ 0x6b
 800b92c:	5c9b      	ldrb	r3, [r3, r2]
 800b92e:	001a      	movs	r2, r3
 800b930:	233c      	movs	r3, #60	@ 0x3c
 800b932:	4353      	muls	r3, r2
 800b934:	b29a      	uxth	r2, r3
 800b936:	4bc9      	ldr	r3, [pc, #804]	@ (800bc5c <refrigera+0x734>)
 800b938:	801a      	strh	r2, [r3, #0]
				edorefri = 2;			//mov			edorefri,#$02;	/ Carga el estado de Control
 800b93a:	4bc9      	ldr	r3, [pc, #804]	@ (800bc60 <refrigera+0x738>)
 800b93c:	2202      	movs	r2, #2
 800b93e:	701a      	strb	r2, [r3, #0]
				goto todh20;			//jra			todh20;
 800b940:	e03b      	b.n	800b9ba <refrigera+0x492>
                  goto todh; //jp todh
 800b942:	46c0      	nop			@ (mov r8, r8)
 800b944:	e002      	b.n	800b94c <refrigera+0x424>
				goto todh; //jp			todh;			/ Si, cambia al estado de deshielo automtico
 800b946:	46c0      	nop			@ (mov r8, r8)
 800b948:	e000      	b.n	800b94c <refrigera+0x424>
				goto	todh;  // jp			todh;			/ Si, cambia al estado de deshielo
 800b94a:	46c0      	nop			@ (mov r8, r8)
				timeDpyDf = 2;			//	mov			timeDpyDf,#2
 800b94c:	4bc5      	ldr	r3, [pc, #788]	@ (800bc64 <refrigera+0x73c>)
 800b94e:	2202      	movs	r2, #2
 800b950:	701a      	strb	r2, [r3, #0]
				cntdpyev = 0;									// Cancela el desplegado de Tevaporador
 800b952:	4bc5      	ldr	r3, [pc, #788]	@ (800bc68 <refrigera+0x740>)
 800b954:	2200      	movs	r2, #0
 800b956:	701a      	strb	r2, [r3, #0]
				ldadaptivo();	//call ldadaptivo				// Carga tiempo total de interdeshielo en segundos
 800b958:	f7fa fe2e 	bl	80065b8 <ldadaptivo>
				wreg = Plantilla [timedh];//ld	A,dhmode;		// Toma el tiempo de duracin del deshielo en minutos
 800b95c:	4bbe      	ldr	r3, [pc, #760]	@ (800bc58 <refrigera+0x730>)
 800b95e:	2247      	movs	r2, #71	@ 0x47
 800b960:	5c9a      	ldrb	r2, [r3, r2]
 800b962:	4bc2      	ldr	r3, [pc, #776]	@ (800bc6c <refrigera+0x744>)
 800b964:	701a      	strb	r2, [r3, #0]
				if(Plantilla [dhmode] != 0x01 ){//cp A,#$01;		/// Deshielo por gas caliente?
 800b966:	4bbc      	ldr	r3, [pc, #752]	@ (800bc58 <refrigera+0x730>)
 800b968:	2255      	movs	r2, #85	@ 0x55
 800b96a:	5c9b      	ldrb	r3, [r3, r2]
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d102      	bne.n	800b976 <refrigera+0x44e>
				BaBentre10_math();					//call BaBentre10_math
 800b970:	f7fb f83c 	bl	80069ec <BaBentre10_math>
				goto todh2;
 800b974:	e014      	b.n	800b9a0 <refrigera+0x478>
					goto todh1;
 800b976:	46c0      	nop			@ (mov r8, r8)
todh1:			STM8_16_X =  wreg * 60;			//Plantilla [timedh] *  Nmero de segundos por minuto
 800b978:	4bbc      	ldr	r3, [pc, #752]	@ (800bc6c <refrigera+0x744>)
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	001a      	movs	r2, r3
 800b97e:	233c      	movs	r3, #60	@ 0x3c
 800b980:	4353      	muls	r3, r2
 800b982:	b29a      	uxth	r2, r3
 800b984:	4bba      	ldr	r3, [pc, #744]	@ (800bc70 <refrigera+0x748>)
 800b986:	801a      	strh	r2, [r3, #0]
				resulh = highByte(STM8_16_X);
 800b988:	4bb9      	ldr	r3, [pc, #740]	@ (800bc70 <refrigera+0x748>)
 800b98a:	881b      	ldrh	r3, [r3, #0]
 800b98c:	0a1b      	lsrs	r3, r3, #8
 800b98e:	b29b      	uxth	r3, r3
 800b990:	b2da      	uxtb	r2, r3
 800b992:	4bb8      	ldr	r3, [pc, #736]	@ (800bc74 <refrigera+0x74c>)
 800b994:	701a      	strb	r2, [r3, #0]
				resull = lowByte(STM8_16_X);		//ldw     resulh,X
 800b996:	4bb6      	ldr	r3, [pc, #728]	@ (800bc70 <refrigera+0x748>)
 800b998:	881b      	ldrh	r3, [r3, #0]
 800b99a:	b2da      	uxtb	r2, r3
 800b99c:	4bb6      	ldr	r3, [pc, #728]	@ (800bc78 <refrigera+0x750>)
 800b99e:	701a      	strb	r2, [r3, #0]
				durdhh = (resulh*256) + resull;
 800b9a0:	4bb4      	ldr	r3, [pc, #720]	@ (800bc74 <refrigera+0x74c>)
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	021b      	lsls	r3, r3, #8
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	4ab3      	ldr	r2, [pc, #716]	@ (800bc78 <refrigera+0x750>)
 800b9aa:	7812      	ldrb	r2, [r2, #0]
 800b9ac:	189b      	adds	r3, r3, r2
 800b9ae:	b29a      	uxth	r2, r3
 800b9b0:	4bb2      	ldr	r3, [pc, #712]	@ (800bc7c <refrigera+0x754>)
 800b9b2:	801a      	strh	r2, [r3, #0]
				edorefri = 0x03;						//;	/ Carga el estado de Autodeshielo
 800b9b4:	4baa      	ldr	r3, [pc, #680]	@ (800bc60 <refrigera+0x738>)
 800b9b6:	2203      	movs	r2, #3
 800b9b8:	701a      	strb	r2, [r3, #0]
todh20:    	 	minfunc = 0x04;						/// 4 segundos de funcin activa como mnimo
 800b9ba:	4bb1      	ldr	r3, [pc, #708]	@ (800bc80 <refrigera+0x758>)
 800b9bc:	2204      	movs	r2, #4
 800b9be:	701a      	strb	r2, [r3, #0]
finref_1:		if(trefst[f_hv]){					//;finref_1:					btjt		trefst,#f_hv,refrigera_j09;	/ Hay alarma de voltaje?
 800b9c0:	4bb0      	ldr	r3, [pc, #704]	@ (800bc84 <refrigera+0x75c>)
 800b9c2:	79db      	ldrb	r3, [r3, #7]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d107      	bne.n	800b9d8 <refrigera+0x4b0>
				if(!trefst[f_lv]){					//;refrigera_j09:	bres		GPIOR0,#f_comp;	/ S, Apaga el compresor
 800b9c8:	4bae      	ldr	r3, [pc, #696]	@ (800bc84 <refrigera+0x75c>)
 800b9ca:	799b      	ldrb	r3, [r3, #6]
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	4053      	eors	r3, r2
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d107      	bne.n	800b9e6 <refrigera+0x4be>
refrigera_j09:	GPIOR0[f_comp] = 0;					//bres		GPIOR0,#f_comp;	/ S, Apaga el compresor
 800b9d6:	e000      	b.n	800b9da <refrigera+0x4b2>
					goto refrigera_j09;				//;								btjf		trefst,#f_lv,refrigera_j10;
 800b9d8:	46c0      	nop			@ (mov r8, r8)
refrigera_j09:	GPIOR0[f_comp] = 0;					//bres		GPIOR0,#f_comp;	/ S, Apaga el compresor
 800b9da:	4bab      	ldr	r3, [pc, #684]	@ (800bc88 <refrigera+0x760>)
 800b9dc:	2200      	movs	r2, #0
 800b9de:	701a      	strb	r2, [r3, #0]
				minbrake_load();					//call		minbrake_load
 800b9e0:	f7fa fe5c 	bl	800669c <minbrake_load>
 800b9e4:	e000      	b.n	800b9e8 <refrigera+0x4c0>
					goto refrigera_j10;				//;								call		minbrake_load
 800b9e6:	46c0      	nop			@ (mov r8, r8)
refrigera_j10:  if(GPIOR0[f_comp]){
 800b9e8:	4ba7      	ldr	r3, [pc, #668]	@ (800bc88 <refrigera+0x760>)
 800b9ea:	781b      	ldrb	r3, [r3, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d103      	bne.n	800b9f8 <refrigera+0x4d0>
				datled[luzC] = 0; 		// bres		datled,#luzC; / Apaga LED de compresor
 800b9f0:	4ba6      	ldr	r3, [pc, #664]	@ (800bc8c <refrigera+0x764>)
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	709a      	strb	r2, [r3, #2]
 800b9f6:	e000      	b.n	800b9fa <refrigera+0x4d2>
                	goto refrigera_j11;
 800b9f8:	46c0      	nop			@ (mov r8, r8)
               if(cntNoct_H == 0){//ld A,cntNoct_H;  or A,cntNoct_L;		/ termin el tiempo de Nocturno?
 800b9fa:	4ba5      	ldr	r3, [pc, #660]	@ (800bc90 <refrigera+0x768>)
 800b9fc:	881b      	ldrh	r3, [r3, #0]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d01a      	beq.n	800ba38 <refrigera+0x510>
               if(!portX[rel_co]){ 	   				//				btjf		puertoa,#rel_co,nocturnoFunc01;	/ viene de compresor encendido?   RM_20231127 Para evitar encendido IMNEDIATO de relevador despus de NOCTURNO
 800ba02:	4ba4      	ldr	r3, [pc, #656]	@ (800bc94 <refrigera+0x76c>)
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	2201      	movs	r2, #1
 800ba08:	4053      	eors	r3, r2
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d102      	bne.n	800ba16 <refrigera+0x4ee>
               minbrake_load();						//call		minbrake_load;		/ S, carga decanso de compresor
 800ba10:	f7fa fe44 	bl	800669c <minbrake_load>
 800ba14:	e000      	b.n	800ba18 <refrigera+0x4f0>
            	   goto	nocturnoFunc01; 	   	   	//				call		minbrake_load;		/ S, carga decanso de compresor
 800ba16:	46c0      	nop			@ (mov r8, r8)
               GPIOR0[f_comp] = 0;				//bres		GPIOR0,#f_comp
 800ba18:	4b9b      	ldr	r3, [pc, #620]	@ (800bc88 <refrigera+0x760>)
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	701a      	strb	r2, [r3, #0]
               GPIOR0[f_dh] = 0;				//bres		GPIOR0,#f_dh
 800ba1e:	4b9a      	ldr	r3, [pc, #616]	@ (800bc88 <refrigera+0x760>)
 800ba20:	2200      	movs	r2, #0
 800ba22:	705a      	strb	r2, [r3, #1]
               GPIOR1[f_fan] = 0;					//;manten las cargas apagadas
 800ba24:	4b9c      	ldr	r3, [pc, #624]	@ (800bc98 <refrigera+0x770>)
 800ba26:	2200      	movs	r2, #0
 800ba28:	701a      	strb	r2, [r3, #0]
               Bclear_Clear_trfst(datled, datled,luzC, luzF);
 800ba2a:	4998      	ldr	r1, [pc, #608]	@ (800bc8c <refrigera+0x764>)
 800ba2c:	4897      	ldr	r0, [pc, #604]	@ (800bc8c <refrigera+0x764>)
 800ba2e:	2307      	movs	r3, #7
 800ba30:	2202      	movs	r2, #2
 800ba32:	f001 fdfe 	bl	800d632 <Bclear_Clear_trfst>
               goto endNoct;
 800ba36:	e01b      	b.n	800ba70 <refrigera+0x548>
            	   goto endNocturno;
 800ba38:	46c0      	nop			@ (mov r8, r8)
              if(!flagsa[nocturno]){ //btjf flagsa,#nocturno,endNoct
 800ba3a:	4b98      	ldr	r3, [pc, #608]	@ (800bc9c <refrigera+0x774>)
 800ba3c:	78db      	ldrb	r3, [r3, #3]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	4053      	eors	r3, r2
 800ba42:	b2db      	uxtb	r3, r3
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d112      	bne.n	800ba6e <refrigera+0x546>
              Bset_Clear_trfst(flagsb,flagsa,f_luzb, 3);
 800ba48:	4994      	ldr	r1, [pc, #592]	@ (800bc9c <refrigera+0x774>)
 800ba4a:	4895      	ldr	r0, [pc, #596]	@ (800bca0 <refrigera+0x778>)
 800ba4c:	2303      	movs	r3, #3
 800ba4e:	2200      	movs	r2, #0
 800ba50:	f001 fdd4 	bl	800d5fc <Bset_Clear_trfst>
              Bset_Clear_trfst(flagsC,datled,f_ahorro1, 4);
 800ba54:	498d      	ldr	r1, [pc, #564]	@ (800bc8c <refrigera+0x764>)
 800ba56:	4893      	ldr	r0, [pc, #588]	@ (800bca4 <refrigera+0x77c>)
 800ba58:	2304      	movs	r3, #4
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f001 fdce 	bl	800d5fc <Bset_Clear_trfst>
              t_ahorro1_H = 0;
 800ba60:	4b91      	ldr	r3, [pc, #580]	@ (800bca8 <refrigera+0x780>)
 800ba62:	2200      	movs	r2, #0
 800ba64:	801a      	strh	r2, [r3, #0]
              t_ahorro2_H = 0;						//;			/ provoca entrada a modo ahorro2
 800ba66:	4b91      	ldr	r3, [pc, #580]	@ (800bcac <refrigera+0x784>)
 800ba68:	2200      	movs	r2, #0
 800ba6a:	801a      	strh	r2, [r3, #0]
 800ba6c:	e000      	b.n	800ba70 <refrigera+0x548>
            	  goto endNoct;
 800ba6e:	46c0      	nop			@ (mov r8, r8)
			estado1_Aux = reeEstado1;
 800ba70:	1c7b      	adds	r3, r7, #1
 800ba72:	4a8f      	ldr	r2, [pc, #572]	@ (800bcb0 <refrigera+0x788>)
 800ba74:	7812      	ldrb	r2, [r2, #0]
 800ba76:	701a      	strb	r2, [r3, #0]
			if(GetRegFlagState (estado1_Aux, est1Refri)){ //btjt eeEstado1,#est1Refri,refriON
 800ba78:	1c7b      	adds	r3, r7, #1
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	4013      	ands	r3, r2
 800ba80:	d115      	bne.n	800baae <refrigera+0x586>
refriOFF:
 800ba82:	46c0      	nop			@ (mov r8, r8)
		   st_refri();
 800ba84:	f000 fba6 	bl	800c1d4 <st_refri>
           for(uint8_t k=0; k<8; k++){
 800ba88:	1cbb      	adds	r3, r7, #2
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	701a      	strb	r2, [r3, #0]
 800ba8e:	e009      	b.n	800baa4 <refrigera+0x57c>
        	   datled[k] = 0;
 800ba90:	1cbb      	adds	r3, r7, #2
 800ba92:	781b      	ldrb	r3, [r3, #0]
 800ba94:	4a7d      	ldr	r2, [pc, #500]	@ (800bc8c <refrigera+0x764>)
 800ba96:	2100      	movs	r1, #0
 800ba98:	54d1      	strb	r1, [r2, r3]
           for(uint8_t k=0; k<8; k++){
 800ba9a:	1cbb      	adds	r3, r7, #2
 800ba9c:	781a      	ldrb	r2, [r3, #0]
 800ba9e:	1cbb      	adds	r3, r7, #2
 800baa0:	3201      	adds	r2, #1
 800baa2:	701a      	strb	r2, [r3, #0]
 800baa4:	1cbb      	adds	r3, r7, #2
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	2b07      	cmp	r3, #7
 800baaa:	d9f1      	bls.n	800ba90 <refrigera+0x568>
refriON:
 800baac:	e000      	b.n	800bab0 <refrigera+0x588>
            	 goto refriON;
 800baae:	46c0      	nop			@ (mov r8, r8)
         if(!flagsBattery[batON]){//btjf flagsBattery,#batON,ac_OK
 800bab0:	4b80      	ldr	r3, [pc, #512]	@ (800bcb4 <refrigera+0x78c>)
 800bab2:	781b      	ldrb	r3, [r3, #0]
 800bab4:	2201      	movs	r2, #1
 800bab6:	4053      	eors	r3, r2
 800bab8:	b2db      	uxtb	r3, r3
 800baba:	2b00      	cmp	r3, #0
 800babc:	d105      	bne.n	800baca <refrigera+0x5a2>
         st_refri();
 800babe:	f000 fb89 	bl	800c1d4 <st_refri>
         timeRstBLE = 1;					// manten modulo wifi en reset
 800bac2:	4b7d      	ldr	r3, [pc, #500]	@ (800bcb8 <refrigera+0x790>)
 800bac4:	2201      	movs	r2, #1
 800bac6:	701a      	strb	r2, [r3, #0]
 800bac8:	e000      	b.n	800bacc <refrigera+0x5a4>
        	 goto ac_OK;
 800baca:	46c0      	nop			@ (mov r8, r8)
		compState = 0;							//clr			compState
 800bacc:	4b7b      	ldr	r3, [pc, #492]	@ (800bcbc <refrigera+0x794>)
 800bace:	2200      	movs	r2, #0
 800bad0:	701a      	strb	r2, [r3, #0]
		if(!GPIOR0[f_comp]){					//btjf		GPIOR0,#f_comp,noCompState
 800bad2:	4b6d      	ldr	r3, [pc, #436]	@ (800bc88 <refrigera+0x760>)
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	2201      	movs	r2, #1
 800bad8:	4053      	eors	r3, r2
 800bada:	b2db      	uxtb	r3, r3
 800badc:	2b00      	cmp	r3, #0
 800bade:	d104      	bne.n	800baea <refrigera+0x5c2>
		compState = 1;
 800bae0:	4b76      	ldr	r3, [pc, #472]	@ (800bcbc <refrigera+0x794>)
 800bae2:	2201      	movs	r2, #1
 800bae4:	701a      	strb	r2, [r3, #0]
		goto main_refrigera;
 800bae6:	f000 fb47 	bl	800c178 <refrigera+0xc50>
			goto	noCompState;				//mov			compState,#1
 800baea:	46c0      	nop			@ (mov r8, r8)
		goto main_refrigera;
 800baec:	f000 fb44 	bl	800c178 <refrigera+0xc50>
            	goto	indica;			//jp			indica;			/ edorefri = 0; Indicacin de los parmetros de operacin
 800baf0:	46c0      	nop			@ (mov r8, r8)
          fauto[3] = 0; 	//bres fauto,#3
 800baf2:	4b73      	ldr	r3, [pc, #460]	@ (800bcc0 <refrigera+0x798>)
 800baf4:	2200      	movs	r2, #0
 800baf6:	70da      	strb	r2, [r3, #3]
          Load_ret1();			// Carga el retardo para entrar a nocturno con luz.
 800baf8:	f7fa fd44 	bl	8006584 <Load_ret1>
          Load_ret2();			// Carga retardo de tiempo permitido con puerta abierta.
 800bafc:	f7fa fd4a 	bl	8006594 <Load_ret2>
          Bclear_Clear_trfst(trefst, trefst,6, 7);
 800bb00:	4960      	ldr	r1, [pc, #384]	@ (800bc84 <refrigera+0x75c>)
 800bb02:	4860      	ldr	r0, [pc, #384]	@ (800bc84 <refrigera+0x75c>)
 800bb04:	2307      	movs	r3, #7
 800bb06:	2206      	movs	r2, #6
 800bb08:	f001 fd93 	bl	800d632 <Bclear_Clear_trfst>
          cntobscu = 0x02;		// Carga el contador de tiempo de obscuridad con 2 segundos
 800bb0c:	4b6d      	ldr	r3, [pc, #436]	@ (800bcc4 <refrigera+0x79c>)
 800bb0e:	2202      	movs	r2, #2
 800bb10:	701a      	strb	r2, [r3, #0]
          wreg = 0x05;
 800bb12:	4b56      	ldr	r3, [pc, #344]	@ (800bc6c <refrigera+0x744>)
 800bb14:	2205      	movs	r2, #5
 800bb16:	701a      	strb	r2, [r3, #0]
          if(!(fauto[6])){ //btjf fauto,#6,no_change_time
 800bb18:	4b69      	ldr	r3, [pc, #420]	@ (800bcc0 <refrigera+0x798>)
 800bb1a:	799b      	ldrb	r3, [r3, #6]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	4053      	eors	r3, r2
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d103      	bne.n	800bb2e <refrigera+0x606>
          wreg = 0x01;
 800bb26:	4b51      	ldr	r3, [pc, #324]	@ (800bc6c <refrigera+0x744>)
 800bb28:	2201      	movs	r2, #1
 800bb2a:	701a      	strb	r2, [r3, #0]
 800bb2c:	e000      	b.n	800bb30 <refrigera+0x608>
        	  goto no_change_time;
 800bb2e:	46c0      	nop			@ (mov r8, r8)
			retvent = wreg;				//mov			retvent,wreg;	/ Carga el retardo de encendido del ventilador con 5 segundos
 800bb30:	4b4e      	ldr	r3, [pc, #312]	@ (800bc6c <refrigera+0x744>)
 800bb32:	781a      	ldrb	r2, [r3, #0]
 800bb34:	4b64      	ldr	r3, [pc, #400]	@ (800bcc8 <refrigera+0x7a0>)
 800bb36:	701a      	strb	r2, [r3, #0]
			interdhh = (uint16_t)wreg;			//mov			interdhl,wreg;	/ Carga 5 segundos para pasar a deshielo
 800bb38:	4b4c      	ldr	r3, [pc, #304]	@ (800bc6c <refrigera+0x744>)
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	001a      	movs	r2, r3
 800bb3e:	4b63      	ldr	r3, [pc, #396]	@ (800bccc <refrigera+0x7a4>)
 800bb40:	801a      	strh	r2, [r3, #0]
			blink_640();				//call blink_640			/// En wreg quedan los mltiplos de 640 ms
 800bb42:	f7fa fd5b 	bl	80065fc <blink_640>
			if(wreg == 3){				//ld      A,wreg
 800bb46:	4b49      	ldr	r3, [pc, #292]	@ (800bc6c <refrigera+0x744>)
 800bb48:	781b      	ldrb	r3, [r3, #0]
 800bb4a:	2b03      	cmp	r3, #3
 800bb4c:	d013      	beq.n	800bb76 <refrigera+0x64e>
			if(wreg == 5){				//cp		A,#5;
 800bb4e:	4b47      	ldr	r3, [pc, #284]	@ (800bc6c <refrigera+0x744>)
 800bb50:	781b      	ldrb	r3, [r3, #0]
 800bb52:	2b05      	cmp	r3, #5
 800bb54:	d027      	beq.n	800bba6 <refrigera+0x67e>
			if(wreg == 7){				//cp		A,#7;
 800bb56:	4b45      	ldr	r3, [pc, #276]	@ (800bc6c <refrigera+0x744>)
 800bb58:	781b      	ldrb	r3, [r3, #0]
 800bb5a:	2b07      	cmp	r3, #7
 800bb5c:	d027      	beq.n	800bbae <refrigera+0x686>
			if(wreg != 1){				//cp		A,#1;			/ Interdeshielo
 800bb5e:	4b43      	ldr	r3, [pc, #268]	@ (800bc6c <refrigera+0x744>)
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	2b01      	cmp	r3, #1
 800bb64:	d127      	bne.n	800bbb6 <refrigera+0x68e>
Indi_int:	 //mov			tempo2,interdh;	/ Muestra interdeshielo en horas
 800bb66:	46c0      	nop			@ (mov r8, r8)
			soloent (reePlantilla[interdh]);
 800bb68:	4b59      	ldr	r3, [pc, #356]	@ (800bcd0 <refrigera+0x7a8>)
 800bb6a:	2246      	movs	r2, #70	@ 0x46
 800bb6c:	5c9b      	ldrb	r3, [r3, r2]
 800bb6e:	0018      	movs	r0, r3
 800bb70:	f7fa ff0a 	bl	8006988 <soloent>
             goto defindi;
 800bb74:	e020      	b.n	800bbb8 <refrigera+0x690>
				goto	Indi_time;		//cp		A,#3;
 800bb76:	46c0      	nop			@ (mov r8, r8)
            if(reePlantilla[dhmode] != 1){
 800bb78:	4b55      	ldr	r3, [pc, #340]	@ (800bcd0 <refrigera+0x7a8>)
 800bb7a:	2255      	movs	r2, #85	@ 0x55
 800bb7c:	5c9b      	ldrb	r3, [r3, r2]
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	d109      	bne.n	800bb96 <refrigera+0x66e>
            soloent( reePlantilla[timedh] );
 800bb82:	4b53      	ldr	r3, [pc, #332]	@ (800bcd0 <refrigera+0x7a8>)
 800bb84:	2247      	movs	r2, #71	@ 0x47
 800bb86:	5c9b      	ldrb	r3, [r3, r2]
 800bb88:	0018      	movs	r0, r3
 800bb8a:	f7fa fefd 	bl	8006988 <soloent>
            datled[dp] = 1;					//;	/ Enciende el punto
 800bb8e:	4b3f      	ldr	r3, [pc, #252]	@ (800bc8c <refrigera+0x764>)
 800bb90:	2201      	movs	r2, #1
 800bb92:	701a      	strb	r2, [r3, #0]
            goto defindi;
 800bb94:	e010      	b.n	800bbb8 <refrigera+0x690>
				goto indica45;
 800bb96:	46c0      	nop			@ (mov r8, r8)
            convad10(Plantilla[timedh]);			//call convad10
 800bb98:	4b2f      	ldr	r3, [pc, #188]	@ (800bc58 <refrigera+0x730>)
 800bb9a:	2247      	movs	r2, #71	@ 0x47
 800bb9c:	5c9b      	ldrb	r3, [r3, r2]
 800bb9e:	0018      	movs	r0, r3
 800bba0:	f7fa febc 	bl	800691c <convad10>
            goto defindi;
 800bba4:	e008      	b.n	800bbb8 <refrigera+0x690>
				goto	Indi_sp;		//jreq		Indi_sp;		/ Setpoint
 800bba6:	46c0      	nop			@ (mov r8, r8)
Indi_sp:    sp_dpy();					//call sp_dpy				/ Despliega el Set Point que esta operando
 800bba8:	f7fa fd52 	bl	8006650 <sp_dpy>
			goto defindi;		//jra			defindi;
 800bbac:	e004      	b.n	800bbb8 <refrigera+0x690>
				goto	Indi_dif;		//jreq		Indi_dif;		/ Diferencial
 800bbae:	46c0      	nop			@ (mov r8, r8)
Indi_dif:	dif_dpy();		//call dif_dpy		// Despliega el Diferencial que este operando
 800bbb0:	f7fa fd5a 	bl	8006668 <dif_dpy>
 800bbb4:	e000      	b.n	800bbb8 <refrigera+0x690>
				goto	defindi;		//jrne		defindi;		/ Mantiene el display apagado
 800bbb6:	46c0      	nop			@ (mov r8, r8)
defindi:   buildmode();					//call buildmode;				//	/ Construye el modo de cambio de estado para la rutina refrigera
 800bbb8:	f7fb fd3e 	bl	8007638 <buildmode>
           if(!GetRegFlagState(modo,tinic)){//btjf modo,#tinic,indica_j00;
 800bbbc:	4b45      	ldr	r3, [pc, #276]	@ (800bcd4 <refrigera+0x7ac>)
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	b25b      	sxtb	r3, r3
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	db2c      	blt.n	800bc20 <refrigera+0x6f8>
        	   goto indica_j00;
 800bbc6:	46c0      	nop			@ (mov r8, r8)
            if(GetRegFlagState(Plantilla [numSens],f_sen2)){ 	// Si el nmero de sensores con el que trabaja es 1, no preguntes por condiciones iniciales del sensor evaporador
 800bbc8:	4b23      	ldr	r3, [pc, #140]	@ (800bc58 <refrigera+0x730>)
 800bbca:	2259      	movs	r2, #89	@ 0x59
 800bbcc:	5c9b      	ldrb	r3, [r3, r2]
 800bbce:	001a      	movs	r2, r3
 800bbd0:	2302      	movs	r3, #2
 800bbd2:	4013      	ands	r3, r2
 800bbd4:	d104      	bne.n	800bbe0 <refrigera+0x6b8>
            if(GPIOR0[f_disable]){ //btjt GPIOR0,#f_disable,indica_j01  /// Esta deshabilitado el deshielo al arranque? s, carga interdeshielo
 800bbd6:	4b2c      	ldr	r3, [pc, #176]	@ (800bc88 <refrigera+0x760>)
 800bbd8:	791b      	ldrb	r3, [r3, #4]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d01c      	beq.n	800bc18 <refrigera+0x6f0>
            	goto indica_j01;		//indica_j01;/ Esta deshabilitado el deshielo al arranque? s, carga interdeshielo
 800bbde:	e018      	b.n	800bc12 <refrigera+0x6ea>
            	goto indica_j00b;
 800bbe0:	46c0      	nop			@ (mov r8, r8)
             if(trefst[f_sda]){ //btjt trefst,#f_sda,indica_j01;
 800bbe2:	4b28      	ldr	r3, [pc, #160]	@ (800bc84 <refrigera+0x75c>)
 800bbe4:	78db      	ldrb	r3, [r3, #3]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d10e      	bne.n	800bc08 <refrigera+0x6e0>
            if(trefst[f_sdc]){ //btjt trefst,#f_sdc,indica_j01
 800bbea:	4b26      	ldr	r3, [pc, #152]	@ (800bc84 <refrigera+0x75c>)
 800bbec:	789b      	ldrb	r3, [r3, #2]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d10c      	bne.n	800bc0c <refrigera+0x6e4>
            if(GPIOR0[f_disable]){//btjt GPIOR0,#f_disable,indica_j01
 800bbf2:	4b25      	ldr	r3, [pc, #148]	@ (800bc88 <refrigera+0x760>)
 800bbf4:	791b      	ldrb	r3, [r3, #4]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d10a      	bne.n	800bc10 <refrigera+0x6e8>
            if(!GetRegFlagState(modo,limech)){ //btjf modo,#limech,indica_j02;
 800bbfa:	4b36      	ldr	r3, [pc, #216]	@ (800bcd4 <refrigera+0x7ac>)
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	001a      	movs	r2, r3
 800bc00:	2310      	movs	r3, #16
 800bc02:	4013      	ands	r3, r2
 800bc04:	d00a      	beq.n	800bc1c <refrigera+0x6f4>
indica_j01:		ldadaptivo();	// call ldadaptivo
 800bc06:	e004      	b.n	800bc12 <refrigera+0x6ea>
            	 goto indica_j01;
 800bc08:	46c0      	nop			@ (mov r8, r8)
 800bc0a:	e002      	b.n	800bc12 <refrigera+0x6ea>
            	goto indica_j01;			//indica_j01;	/ Falla en el sensor de evaporador?
 800bc0c:	46c0      	nop			@ (mov r8, r8)
 800bc0e:	e000      	b.n	800bc12 <refrigera+0x6ea>
            	goto indica_j01;		//indica_j01;/ Esta deshabilitado el deshielo al arranque?
 800bc10:	46c0      	nop			@ (mov r8, r8)
indica_j01:		ldadaptivo();	// call ldadaptivo
 800bc12:	f7fa fcd1 	bl	80065b8 <ldadaptivo>
			goto	toctl_inicio;			//jp      toctl_inicio     ;RM_20230419  Para retardo al inicio
 800bc16:	e66d      	b.n	800b8f4 <refrigera+0x3cc>
            goto indica_j02;
 800bc18:	46c0      	nop			@ (mov r8, r8)
 800bc1a:	e66b      	b.n	800b8f4 <refrigera+0x3cc>
            	goto indica_j02;		//indica_j02;	/ La temperatura del evaporador esta por debajo del lmite establecido?
 800bc1c:	46c0      	nop			@ (mov r8, r8)
			goto	toctl_inicio;			//jp      toctl_inicio     ;RM_20230419  Para retardo al inicio
 800bc1e:	e669      	b.n	800b8f4 <refrigera+0x3cc>
           goto defind10;				/// No, pregunta por otro modo
 800bc20:	46c0      	nop			@ (mov r8, r8)
finindi:     goto finref;
 800bc22:	46c0      	nop			@ (mov r8, r8)
 800bc24:	e6cc      	b.n	800b9c0 <refrigera+0x498>
                goto	control;				//jp			control ;		/ edorefri = 2; Control de temperatura basado en la temperatura ambiente
 800bc26:	46c0      	nop			@ (mov r8, r8)
				if(Plantilla[dhmode] != 0){
 800bc28:	4b0b      	ldr	r3, [pc, #44]	@ (800bc58 <refrigera+0x730>)
 800bc2a:	2255      	movs	r2, #85	@ 0x55
 800bc2c:	5c9b      	ldrb	r3, [r3, r2]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d152      	bne.n	800bcd8 <refrigera+0x7b0>
				vaho_func();				//call		vaho_func
 800bc32:	f7fb fa79 	bl	8007128 <vaho_func>
 800bc36:	e050      	b.n	800bcda <refrigera+0x7b2>
 800bc38:	0803f804 	.word	0x0803f804
 800bc3c:	0803f805 	.word	0x0803f805
 800bc40:	20001e64 	.word	0x20001e64
 800bc44:	0803f806 	.word	0x0803f806
 800bc48:	0803f807 	.word	0x0803f807
 800bc4c:	20001e66 	.word	0x20001e66
 800bc50:	20000b7e 	.word	0x20000b7e
 800bc54:	2000215c 	.word	0x2000215c
 800bc58:	200000b8 	.word	0x200000b8
 800bc5c:	20002156 	.word	0x20002156
 800bc60:	20000bb4 	.word	0x20000bb4
 800bc64:	200001f4 	.word	0x200001f4
 800bc68:	20000b89 	.word	0x20000b89
 800bc6c:	20000b70 	.word	0x20000b70
 800bc70:	200008d6 	.word	0x200008d6
 800bc74:	20000b62 	.word	0x20000b62
 800bc78:	20000b63 	.word	0x20000b63
 800bc7c:	20000bd4 	.word	0x20000bd4
 800bc80:	20000b87 	.word	0x20000b87
 800bc84:	20000ba4 	.word	0x20000ba4
 800bc88:	20000bc0 	.word	0x20000bc0
 800bc8c:	20000bac 	.word	0x20000bac
 800bc90:	20000c60 	.word	0x20000c60
 800bc94:	20000b74 	.word	0x20000b74
 800bc98:	20000bfc 	.word	0x20000bfc
 800bc9c:	20000b94 	.word	0x20000b94
 800bca0:	20000c04 	.word	0x20000c04
 800bca4:	20000c58 	.word	0x20000c58
 800bca8:	20000c4c 	.word	0x20000c4c
 800bcac:	20000c4e 	.word	0x20000c4e
 800bcb0:	200001ba 	.word	0x200001ba
 800bcb4:	20002168 	.word	0x20002168
 800bcb8:	20001f9d 	.word	0x20001f9d
 800bcbc:	20001f9c 	.word	0x20001f9c
 800bcc0:	20000bf4 	.word	0x20000bf4
 800bcc4:	20000b8a 	.word	0x20000b8a
 800bcc8:	20000b86 	.word	0x20000b86
 800bccc:	20000bd2 	.word	0x20000bd2
 800bcd0:	20000cac 	.word	0x20000cac
 800bcd4:	20000b6d 	.word	0x20000b6d
					goto	control_no_vaho_func;
 800bcd8:	46c0      	nop			@ (mov r8, r8)
				datled[luzF] = 0;			//bres		datled,#luzF
 800bcda:	4bb0      	ldr	r3, [pc, #704]	@ (800bf9c <refrigera+0xa74>)
 800bcdc:	2200      	movs	r2, #0
 800bcde:	71da      	strb	r2, [r3, #7]
				if(drp_fanh == 0){
 800bce0:	4baf      	ldr	r3, [pc, #700]	@ (800bfa0 <refrigera+0xa78>)
 800bce2:	881b      	ldrh	r3, [r3, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d000      	beq.n	800bcea <refrigera+0x7c2>
 800bce8:	e06a      	b.n	800bdc0 <refrigera+0x898>
					goto ask_door_fan; //jreq ask_door_fan
 800bcea:	46c0      	nop			@ (mov r8, r8)
               if(GetRegFlagState(Plantilla[logicos2],ventDoorOFF)){ //btjt logicos2,#ventDoorOFF,ask_fan_on	/ s los parmetros de configuracin lo indican ignora el control de ventilador por puerta
 800bcec:	4bad      	ldr	r3, [pc, #692]	@ (800bfa4 <refrigera+0xa7c>)
 800bcee:	225b      	movs	r2, #91	@ 0x5b
 800bcf0:	5c9b      	ldrb	r3, [r3, r2]
 800bcf2:	001a      	movs	r2, r3
 800bcf4:	2302      	movs	r3, #2
 800bcf6:	4013      	ands	r3, r2
 800bcf8:	d108      	bne.n	800bd0c <refrigera+0x7e4>
               if(cnt_pta_fan == 0){//tnz cnt_pta_fan;			// El contador de puerta abierta llego a cero?
 800bcfa:	4bab      	ldr	r3, [pc, #684]	@ (800bfa8 <refrigera+0xa80>)
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d006      	beq.n	800bd10 <refrigera+0x7e8>
               if(retvent == 0){ //tnz retvent
 800bd02:	4baa      	ldr	r3, [pc, #680]	@ (800bfac <refrigera+0xa84>)
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d15c      	bne.n	800bdc4 <refrigera+0x89c>
            	   goto ask_fan_on;//jreq ask_fan_on;			// Si,el ventilador puede ser encendido
 800bd0a:	e002      	b.n	800bd12 <refrigera+0x7ea>
            	   goto ask_fan_on;
 800bd0c:	46c0      	nop			@ (mov r8, r8)
 800bd0e:	e000      	b.n	800bd12 <refrigera+0x7ea>
            	   goto ask_fan_on; //jreq ask_fan_on;			// Si, ignora el control de puerta.
 800bd10:	46c0      	nop			@ (mov r8, r8)
				if(!portX[rel_co]){			//	btjf PA_ODR,#rel_co,fan_control
 800bd12:	4ba7      	ldr	r3, [pc, #668]	@ (800bfb0 <refrigera+0xa88>)
 800bd14:	781b      	ldrb	r3, [r3, #0]
 800bd16:	2201      	movs	r2, #1
 800bd18:	4053      	eors	r3, r2
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d109      	bne.n	800bd34 <refrigera+0x80c>
				if(ret_fan_co != 0){ //tnz ret_fan_co
 800bd20:	4ba4      	ldr	r3, [pc, #656]	@ (800bfb4 <refrigera+0xa8c>)
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d14f      	bne.n	800bdc8 <refrigera+0x8a0>
				if(!Plantilla[modLogic]){			//btjf		logicos2,#modLogic,noModlog_04
 800bd28:	4b9e      	ldr	r3, [pc, #632]	@ (800bfa4 <refrigera+0xa7c>)
 800bd2a:	791b      	ldrb	r3, [r3, #4]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d14d      	bne.n	800bdcc <refrigera+0x8a4>
					goto noModlog_04;
 800bd30:	46c0      	nop			@ (mov r8, r8)
				goto	fan_on;						//jra			fan_on;								/ Si, el ventilador permanece encedido
 800bd32:	e03e      	b.n	800bdb2 <refrigera+0x88a>
					goto	fan_control;		// Esta encendido el compresor?    RM_20220714 Cambio en pin de compresor pasa de PC a PA
 800bd34:	46c0      	nop			@ (mov r8, r8)
				if(!Plantilla[modLogic]){			//btjf		logicos2,#modLogic,noModlog_05
 800bd36:	4b9b      	ldr	r3, [pc, #620]	@ (800bfa4 <refrigera+0xa7c>)
 800bd38:	791b      	ldrb	r3, [r3, #4]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d132      	bne.n	800bda4 <refrigera+0x87c>
					goto noModlog_05;
 800bd3e:	46c0      	nop			@ (mov r8, r8)
				wreg = Plantilla [cicloFd];			// Carga ciclo de ventilador diurno
 800bd40:	4b98      	ldr	r3, [pc, #608]	@ (800bfa4 <refrigera+0xa7c>)
 800bd42:	2268      	movs	r2, #104	@ 0x68
 800bd44:	5c9a      	ldrb	r2, [r3, r2]
 800bd46:	4b9c      	ldr	r3, [pc, #624]	@ (800bfb8 <refrigera+0xa90>)
 800bd48:	701a      	strb	r2, [r3, #0]
				BaBentre10_math();					//  BaBentre10
 800bd4a:	f7fa fe4f 	bl	80069ec <BaBentre10_math>
				if(waux != 0){						// esta en cero la parte alta???
 800bd4e:	4b9b      	ldr	r3, [pc, #620]	@ (800bfbc <refrigera+0xa94>)
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d03c      	beq.n	800bdd0 <refrigera+0x8a8>
					goto ciclof_00;					// No, pregunta por parte baja
 800bd56:	46c0      	nop			@ (mov r8, r8)
ciclof_00:		if(wreg != 0){//tnz wreg;					// esta en cero la parte baja ??
 800bd58:	4b97      	ldr	r3, [pc, #604]	@ (800bfb8 <refrigera+0xa90>)
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d023      	beq.n	800bda8 <refrigera+0x880>
					goto ciclof_01; //jrne ciclof_01;		// No, continua con el cicleo
 800bd60:	46c0      	nop			@ (mov r8, r8)
ciclof_01:		if(!portX[rel_fn]){				 //btjf		PA_ODR,#rel_fn,ciclo_off; Manuel 01-MAR-2022 Esta encendido el ventilador????
 800bd62:	4b93      	ldr	r3, [pc, #588]	@ (800bfb0 <refrigera+0xa88>)
 800bd64:	78db      	ldrb	r3, [r3, #3]
 800bd66:	2201      	movs	r2, #1
 800bd68:	4053      	eors	r3, r2
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d00e      	beq.n	800bd8e <refrigera+0x866>
					goto	ciclo_off; 				//Manuel 01-MAR-2022 Esta encendido el ventilador????
 800bd70:	46c0      	nop			@ (mov r8, r8)
				if(toff_fan == 0){ //tnz toff_fan;	// ya termino ciclo de apagado?
 800bd72:	4b93      	ldr	r3, [pc, #588]	@ (800bfc0 <refrigera+0xa98>)
 800bd74:	781b      	ldrb	r3, [r3, #0]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d12c      	bne.n	800bdd4 <refrigera+0x8ac>
					goto ld_ciclo_on; //jreq ld_ciclo_on;
 800bd7a:	46c0      	nop			@ (mov r8, r8)
				if(ton_fan != 0){ //tnz ton_fan
 800bd7c:	4b91      	ldr	r3, [pc, #580]	@ (800bfc4 <refrigera+0xa9c>)
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d113      	bne.n	800bdac <refrigera+0x884>
				ton_fan = waux; //mov ton_fan,waux;		// Si, carga tiempo de encendido
 800bd84:	4b8d      	ldr	r3, [pc, #564]	@ (800bfbc <refrigera+0xa94>)
 800bd86:	781a      	ldrb	r2, [r3, #0]
 800bd88:	4b8e      	ldr	r3, [pc, #568]	@ (800bfc4 <refrigera+0xa9c>)
 800bd8a:	701a      	strb	r2, [r3, #0]
				goto fan_on; //jra	fan_on;					// cambia a encendido
 800bd8c:	e011      	b.n	800bdb2 <refrigera+0x88a>
				goto ciclo_on;					/// Si, ciclo de encendido
 800bd8e:	46c0      	nop			@ (mov r8, r8)
				if(ton_fan == 0){ //tnz	ton_fan;			// ya termino ciclo de apagado?
 800bd90:	4b8c      	ldr	r3, [pc, #560]	@ (800bfc4 <refrigera+0xa9c>)
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d10b      	bne.n	800bdb0 <refrigera+0x888>
					goto ld_ciclo_off; //jreq ld_ciclo_off;
 800bd98:	46c0      	nop			@ (mov r8, r8)
				toff_fan = wreg;//mov	toff_fan,wreg;		// Si, carga tiempo de encendido
 800bd9a:	4b87      	ldr	r3, [pc, #540]	@ (800bfb8 <refrigera+0xa90>)
 800bd9c:	781a      	ldrb	r2, [r3, #0]
 800bd9e:	4b88      	ldr	r3, [pc, #544]	@ (800bfc0 <refrigera+0xa98>)
 800bda0:	701a      	strb	r2, [r3, #0]
				goto fan_off;//jra fan_off;					// cambia a encendido
 800bda2:	e018      	b.n	800bdd6 <refrigera+0x8ae>
				goto	fan_on;						//jra			fan_on;
 800bda4:	46c0      	nop			@ (mov r8, r8)
 800bda6:	e004      	b.n	800bdb2 <refrigera+0x88a>
				goto fan_on; //jra	fan_on;					// Si, manten encendido el ventilado
 800bda8:	46c0      	nop			@ (mov r8, r8)
 800bdaa:	e002      	b.n	800bdb2 <refrigera+0x88a>
					goto fan_on; //jrne fan_on
 800bdac:	46c0      	nop			@ (mov r8, r8)
 800bdae:	e000      	b.n	800bdb2 <refrigera+0x88a>
				goto fan_on;//jra fan_on;					// No, manten apagado el ventilador
 800bdb0:	46c0      	nop			@ (mov r8, r8)
				GPIOR1[f_fan] = 1; 		//bset		GPIOR1,#f_fan;;	/ Enciende el ventilador
 800bdb2:	4b85      	ldr	r3, [pc, #532]	@ (800bfc8 <refrigera+0xaa0>)
 800bdb4:	2201      	movs	r2, #1
 800bdb6:	701a      	strb	r2, [r3, #0]
				datled[luzF] = 1;//bset datled,#luzF
 800bdb8:	4b78      	ldr	r3, [pc, #480]	@ (800bf9c <refrigera+0xa74>)
 800bdba:	2201      	movs	r2, #1
 800bdbc:	71da      	strb	r2, [r3, #7]
 800bdbe:	e00a      	b.n	800bdd6 <refrigera+0x8ae>
				goto fan_off;
 800bdc0:	46c0      	nop			@ (mov r8, r8)
 800bdc2:	e008      	b.n	800bdd6 <refrigera+0x8ae>
               goto fan_off; //jra fan_off						// No, manten apagado el ventilador
 800bdc4:	46c0      	nop			@ (mov r8, r8)
 800bdc6:	e006      	b.n	800bdd6 <refrigera+0x8ae>
					goto fan_off; //jrne fan_off
 800bdc8:	46c0      	nop			@ (mov r8, r8)
 800bdca:	e004      	b.n	800bdd6 <refrigera+0x8ae>
				goto	fan_off;					//jra			fan_off
 800bdcc:	46c0      	nop			@ (mov r8, r8)
 800bdce:	e002      	b.n	800bdd6 <refrigera+0x8ae>
				goto fan_off;							// Si, manten apagado el ventilador
 800bdd0:	46c0      	nop			@ (mov r8, r8)
 800bdd2:	e000      	b.n	800bdd6 <refrigera+0x8ae>
				goto fan_off;						// No, manten apagado el ventilador
 800bdd4:	46c0      	nop			@ (mov r8, r8)
               latchtimeh = interdhh;  //mov latchtimeh,interdhh;
 800bdd6:	4b7d      	ldr	r3, [pc, #500]	@ (800bfcc <refrigera+0xaa4>)
 800bdd8:	881a      	ldrh	r2, [r3, #0]
 800bdda:	4b7d      	ldr	r3, [pc, #500]	@ (800bfd0 <refrigera+0xaa8>)
 800bddc:	801a      	strh	r2, [r3, #0]
               if(trefst[f_sac]){//btjt	trefst,#f_sac,control_j02;		/ Es sensor de ambiente esta en corto?
 800bdde:	4b7d      	ldr	r3, [pc, #500]	@ (800bfd4 <refrigera+0xaac>)
 800bde0:	781b      	ldrb	r3, [r3, #0]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d107      	bne.n	800bdf6 <refrigera+0x8ce>
               if(!trefst[f_saa]){ //btjf	trefst,#f_saa,control_j03;	/ No, entonces el sensor de ambiente esta abierto?
 800bde6:	4b7b      	ldr	r3, [pc, #492]	@ (800bfd4 <refrigera+0xaac>)
 800bde8:	785b      	ldrb	r3, [r3, #1]
 800bdea:	2201      	movs	r2, #1
 800bdec:	4053      	eors	r3, r2
 800bdee:	b2db      	uxtb	r3, r3
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d103      	bne.n	800bdfc <refrigera+0x8d4>
control_j02:	//manuel reduc...     jp			refrioff;		/ Si, apaga el refrigerador
 800bdf4:	e000      	b.n	800bdf8 <refrigera+0x8d0>
            	   goto control_j02;
 800bdf6:	46c0      	nop			@ (mov r8, r8)
				goto refrioff; //jra refrioff;    / Si, apaga el refrigerador
 800bdf8:	46c0      	nop			@ (mov r8, r8)
				goto rest;
 800bdfa:	e02a      	b.n	800be52 <refrigera+0x92a>
            	   goto control_j03;
 800bdfc:	46c0      	nop			@ (mov r8, r8)
				if(trefst2[f_co_ex]){ //btjt trefst2,#f_co_ex,defctl
 800bdfe:	4b76      	ldr	r3, [pc, #472]	@ (800bfd8 <refrigera+0xab0>)
 800be00:	785b      	ldrb	r3, [r3, #1]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d13b      	bne.n	800be7e <refrigera+0x956>
ctl13:
 800be06:	46c0      	nop			@ (mov r8, r8)
				asm ("nop");
 800be08:	46c0      	nop			@ (mov r8, r8)
				if((int16_t)tdev_to_Word() < (int16_t)limsup_w){		// tdev - limsup ;	/ tdev >  = limsup?
 800be0a:	f7fa fb8d 	bl	8006528 <tdev_to_Word>
 800be0e:	0003      	movs	r3, r0
 800be10:	b21a      	sxth	r2, r3
 800be12:	4b72      	ldr	r3, [pc, #456]	@ (800bfdc <refrigera+0xab4>)
 800be14:	881b      	ldrh	r3, [r3, #0]
 800be16:	b21b      	sxth	r3, r3
 800be18:	429a      	cmp	r2, r3
 800be1a:	db09      	blt.n	800be30 <refrigera+0x908>
ctl15:			//	ld			A,tminstopl;
 800be1c:	46c0      	nop			@ (mov r8, r8)
				if(tminstoph != 0){						// Ya termin el tiempo mnimo de descanso?
 800be1e:	4b70      	ldr	r3, [pc, #448]	@ (800bfe0 <refrigera+0xab8>)
 800be20:	881b      	ldrh	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d12d      	bne.n	800be82 <refrigera+0x95a>
				if(drp_comph != 0){
 800be26:	4b6f      	ldr	r3, [pc, #444]	@ (800bfe4 <refrigera+0xabc>)
 800be28:	881b      	ldrh	r3, [r3, #0]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d01f      	beq.n	800be6e <refrigera+0x946>
					goto defctl;
 800be2e:	e02d      	b.n	800be8c <refrigera+0x964>
					goto ctl20; //jrslt	ctl20		// No,Revisa el otro lmite
 800be30:	46c0      	nop			@ (mov r8, r8)
				if((int16_t)liminf_w < (int16_t)tdev_to_Word()){		/// liminf - tdev  ;	/ tdev <  = liminf?
 800be32:	f7fa fb79 	bl	8006528 <tdev_to_Word>
 800be36:	0003      	movs	r3, r0
 800be38:	b21a      	sxth	r2, r3
 800be3a:	4b6b      	ldr	r3, [pc, #428]	@ (800bfe8 <refrigera+0xac0>)
 800be3c:	881b      	ldrh	r3, [r3, #0]
 800be3e:	b21b      	sxth	r3, r3
 800be40:	429a      	cmp	r2, r3
 800be42:	dc0e      	bgt.n	800be62 <refrigera+0x93a>
				datled[6] = 0;			       //		bres		datled,#6;0x40		; Desactiva bandera de modo pull down  >> IJG JULIO 2012
 800be44:	4b55      	ldr	r3, [pc, #340]	@ (800bf9c <refrigera+0xa74>)
 800be46:	2200      	movs	r2, #0
 800be48:	719a      	strb	r2, [r3, #6]
				decwreg(&cntCiclosCmp);			  // ldw     X,#cntCiclosCmp
 800be4a:	4b68      	ldr	r3, [pc, #416]	@ (800bfec <refrigera+0xac4>)
 800be4c:	0018      	movs	r0, r3
 800be4e:	f7fb fbe0 	bl	8007612 <decwreg>
rest:			if(portX[rel_co]){	//btjt		PA_ODR,#rel_co,control_j04;	/ Esta encendido el compresor?      RM_20220714 Cambio en pin de compresor pasa de PC a PA
 800be52:	4b57      	ldr	r3, [pc, #348]	@ (800bfb0 <refrigera+0xa88>)
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d015      	beq.n	800be86 <refrigera+0x95e>
					goto control_j04;
 800be5a:	46c0      	nop			@ (mov r8, r8)
				minbrake_load();	//call minbrake_load
 800be5c:	f7fa fc1e 	bl	800669c <minbrake_load>
				goto defctl;		// Si, termina con compresor apagado
 800be60:	e014      	b.n	800be8c <refrigera+0x964>
					goto equal;
 800be62:	46c0      	nop			@ (mov r8, r8)
equal:			if(portX[rel_co]){		//btjt		PA_ODR,#rel_co,control_j05;	/ Deja el compresor como est en ese momentoRM_20220714 Cambio en pin de compresor pasa de PC a PA
 800be64:	4b52      	ldr	r3, [pc, #328]	@ (800bfb0 <refrigera+0xa88>)
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d00e      	beq.n	800be8a <refrigera+0x962>
					goto control_j05;
 800be6c:	e000      	b.n	800be70 <refrigera+0x948>
				goto on_comp;						// Enciende el compresor
 800be6e:	46c0      	nop			@ (mov r8, r8)
on_comp:		GPIOR0[f_comp] = 1;			//	bset		GPIOR0,#f_comp;	/ Enciende el compresor
 800be70:	4b5f      	ldr	r3, [pc, #380]	@ (800bff0 <refrigera+0xac8>)
 800be72:	2201      	movs	r2, #1
 800be74:	701a      	strb	r2, [r3, #0]
				datled[2] =1;			//	bset		datled,#2;0x04;	/ Enciende la luz de compresor
 800be76:	4b49      	ldr	r3, [pc, #292]	@ (800bf9c <refrigera+0xa74>)
 800be78:	2201      	movs	r2, #1
 800be7a:	709a      	strb	r2, [r3, #2]
				goto defctl;
 800be7c:	e006      	b.n	800be8c <refrigera+0x964>
             		 goto defctl;
 800be7e:	46c0      	nop			@ (mov r8, r8)
 800be80:	e004      	b.n	800be8c <refrigera+0x964>
					goto defctl;					// No, espera
 800be82:	46c0      	nop			@ (mov r8, r8)
 800be84:	e002      	b.n	800be8c <refrigera+0x964>
        		goto defctl;			//jra			defctl;			/ No, deja correr el tiempo de descanso
 800be86:	46c0      	nop			@ (mov r8, r8)
 800be88:	e000      	b.n	800be8c <refrigera+0x964>
        		goto defctl;
 800be8a:	46c0      	nop			@ (mov r8, r8)
				if(Plantilla[timeDefi] == 0 ){ /// si el tiempo de deficiencia es 0, se cancela la deteccin de falla "A"
 800be8c:	4b45      	ldr	r3, [pc, #276]	@ (800bfa4 <refrigera+0xa7c>)
 800be8e:	224d      	movs	r2, #77	@ 0x4d
 800be90:	5c9b      	ldrb	r3, [r3, r2]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d100      	bne.n	800be98 <refrigera+0x970>
 800be96:	e069      	b.n	800bf6c <refrigera+0xa44>
				if(portX[rel_co]){ //btjt		PA_ODR,#rel_co,chkTimeDefi; / s el compresor est encendido checa el tiempo para realizar mediciones de deficiencia, si est apagado manten cargado el tiempode deficiencia         RM_20220714 Cambio en pin de compresor pasa de PC a PA
 800be98:	4b45      	ldr	r3, [pc, #276]	@ (800bfb0 <refrigera+0xa88>)
 800be9a:	781b      	ldrb	r3, [r3, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d11a      	bne.n	800bed6 <refrigera+0x9ae>
				STM8_16_X = Plantilla[timeDefi] *60;
 800bea0:	4b40      	ldr	r3, [pc, #256]	@ (800bfa4 <refrigera+0xa7c>)
 800bea2:	224d      	movs	r2, #77	@ 0x4d
 800bea4:	5c9b      	ldrb	r3, [r3, r2]
 800bea6:	001a      	movs	r2, r3
 800bea8:	233c      	movs	r3, #60	@ 0x3c
 800beaa:	4353      	muls	r3, r2
 800beac:	b29a      	uxth	r2, r3
 800beae:	4b51      	ldr	r3, [pc, #324]	@ (800bff4 <refrigera+0xacc>)
 800beb0:	801a      	strh	r2, [r3, #0]
				if( STM8_16_X == cntDefi_H ){	// s el contador viene con un valor distinto, entonces se apago compresor antes de que el contador llegara a cero
 800beb2:	4b50      	ldr	r3, [pc, #320]	@ (800bff4 <refrigera+0xacc>)
 800beb4:	881a      	ldrh	r2, [r3, #0]
 800beb6:	4b50      	ldr	r3, [pc, #320]	@ (800bff8 <refrigera+0xad0>)
 800beb8:	881b      	ldrh	r3, [r3, #0]
 800beba:	429a      	cmp	r2, r3
 800bebc:	d127      	bne.n	800bf0e <refrigera+0x9e6>
					goto loadDefiCnts;
 800bebe:	46c0      	nop			@ (mov r8, r8)
				cntDefi_H = STM8_16_X;
 800bec0:	4b4c      	ldr	r3, [pc, #304]	@ (800bff4 <refrigera+0xacc>)
 800bec2:	881a      	ldrh	r2, [r3, #0]
 800bec4:	4b4c      	ldr	r3, [pc, #304]	@ (800bff8 <refrigera+0xad0>)
 800bec6:	801a      	strh	r2, [r3, #0]
				cntDefi1_H = STM8_16_X - 1;				// subw		X,#1
 800bec8:	4b4a      	ldr	r3, [pc, #296]	@ (800bff4 <refrigera+0xacc>)
 800beca:	881b      	ldrh	r3, [r3, #0]
 800becc:	3b01      	subs	r3, #1
 800bece:	b29a      	uxth	r2, r3
 800bed0:	4b4a      	ldr	r3, [pc, #296]	@ (800bffc <refrigera+0xad4>)
 800bed2:	801a      	strh	r2, [r3, #0]
				goto noChkTimeDefi;
 800bed4:	e04d      	b.n	800bf72 <refrigera+0xa4a>
					goto chkTimeDefi;
 800bed6:	46c0      	nop			@ (mov r8, r8)
                  if(trefst2[f_s3short]){	//btjt		trefst2,#f_s3short,noAlarmDefi;	Si hay alguna falla con el sensor ambiente cancela falla de deficiencia
 800bed8:	4b3f      	ldr	r3, [pc, #252]	@ (800bfd8 <refrigera+0xab0>)
 800beda:	791b      	ldrb	r3, [r3, #4]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d13c      	bne.n	800bf5a <refrigera+0xa32>
                  if(trefst2[f_s3open]){//btjt trefst2,#f_s3open,noAlarmDefi
 800bee0:	4b3d      	ldr	r3, [pc, #244]	@ (800bfd8 <refrigera+0xab0>)
 800bee2:	795b      	ldrb	r3, [r3, #5]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d13a      	bne.n	800bf5e <refrigera+0xa36>
                  if(cntDefi_H != cntDefi1_H){ //cpw			X,cntDefi1_H;			/ es tiempo de realizar primera medicin ?
 800bee8:	4b43      	ldr	r3, [pc, #268]	@ (800bff8 <refrigera+0xad0>)
 800beea:	881a      	ldrh	r2, [r3, #0]
 800beec:	4b43      	ldr	r3, [pc, #268]	@ (800bffc <refrigera+0xad4>)
 800beee:	881b      	ldrh	r3, [r3, #0]
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d106      	bne.n	800bf02 <refrigera+0x9da>
                  tempDefi1 = tdev_to_Word();				// ldw	tempDefi1,X;
 800bef4:	f7fa fb18 	bl	8006528 <tdev_to_Word>
 800bef8:	0003      	movs	r3, r0
 800befa:	b29a      	uxth	r2, r3
 800befc:	4b40      	ldr	r3, [pc, #256]	@ (800c000 <refrigera+0xad8>)
 800befe:	801a      	strh	r2, [r3, #0]
                  goto finChkTimeDefi;						//jra			finChkTimeDefi;		/ continua
 800bf00:	e037      	b.n	800bf72 <refrigera+0xa4a>
                	  goto chkTimeDefi_1s_01; //jrne chkTimeDefi_1s_01
 800bf02:	46c0      	nop			@ (mov r8, r8)
                    if(cntDefi_H != 1){ //cpw X,#1
 800bf04:	4b3c      	ldr	r3, [pc, #240]	@ (800bff8 <refrigera+0xad0>)
 800bf06:	881b      	ldrh	r3, [r3, #0]
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	d131      	bne.n	800bf70 <refrigera+0xa48>
chkTimeDefi_1s_02:
 800bf0c:	e000      	b.n	800bf10 <refrigera+0x9e8>
				goto chkTimeDefi_1s_02;			//jra			chkTimeDefi_1s_02;	/ No, realiza la segunda medicin de 1 sensor
 800bf0e:	46c0      	nop			@ (mov r8, r8)
					STM8_16_X = tempDefi1;							//ldw			X,tempDefi1;			/ carga temperatura ambiente inicial (inicio del ciclo de compresor)
 800bf10:	4b3b      	ldr	r3, [pc, #236]	@ (800c000 <refrigera+0xad8>)
 800bf12:	881a      	ldrh	r2, [r3, #0]
 800bf14:	4b37      	ldr	r3, [pc, #220]	@ (800bff4 <refrigera+0xacc>)
 800bf16:	801a      	strh	r2, [r3, #0]
					STM8_16_X = (int16_t)STM8_16_X - (int16_t)tdev_to_Word();			//subw		X,tdevl;					/ resta temperatura ambiente actual (pasado el tiempo timeDefi de compresor encendido)
 800bf18:	4b36      	ldr	r3, [pc, #216]	@ (800bff4 <refrigera+0xacc>)
 800bf1a:	881c      	ldrh	r4, [r3, #0]
 800bf1c:	f7fa fb04 	bl	8006528 <tdev_to_Word>
 800bf20:	0003      	movs	r3, r0
 800bf22:	b29b      	uxth	r3, r3
 800bf24:	1ae3      	subs	r3, r4, r3
 800bf26:	b29a      	uxth	r2, r3
 800bf28:	4b32      	ldr	r3, [pc, #200]	@ (800bff4 <refrigera+0xacc>)
 800bf2a:	801a      	strh	r2, [r3, #0]
                    if((int16_t)STM8_16_X >= (int16_t)TwoByteInArrayToWord (&Plantilla[difDefi_H])){ // cpw X,difDefi		/	el diferencial es mayor al definido para alarma? S, sal sin alarma de deficiencia
 800bf2c:	4b35      	ldr	r3, [pc, #212]	@ (800c004 <refrigera+0xadc>)
 800bf2e:	0018      	movs	r0, r3
 800bf30:	f7fa fb12 	bl	8006558 <TwoByteInArrayToWord>
 800bf34:	0003      	movs	r3, r0
 800bf36:	b21a      	sxth	r2, r3
 800bf38:	4b2e      	ldr	r3, [pc, #184]	@ (800bff4 <refrigera+0xacc>)
 800bf3a:	881b      	ldrh	r3, [r3, #0]
 800bf3c:	b21b      	sxth	r3, r3
 800bf3e:	429a      	cmp	r2, r3
 800bf40:	dd0f      	ble.n	800bf62 <refrigera+0xa3a>
                    goto alarmDefi;									//jra			alarmDefi;				/ No, activa alarma de deficiencia
 800bf42:	46c0      	nop			@ (mov r8, r8)
					trefst2[f_defi] = 1; //bset	trefst2,#f_defi;			// activa alarma de deficiencia
 800bf44:	4b24      	ldr	r3, [pc, #144]	@ (800bfd8 <refrigera+0xab0>)
 800bf46:	2201      	movs	r2, #1
 800bf48:	719a      	strb	r2, [r3, #6]
                    interdhh = 0;//clr interdhh
 800bf4a:	4b20      	ldr	r3, [pc, #128]	@ (800bfcc <refrigera+0xaa4>)
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	801a      	strh	r2, [r3, #0]
                    latchtimeh = interdhh; //mov latchtimeh,interdhh
 800bf50:	4b1e      	ldr	r3, [pc, #120]	@ (800bfcc <refrigera+0xaa4>)
 800bf52:	881a      	ldrh	r2, [r3, #0]
 800bf54:	4b1e      	ldr	r3, [pc, #120]	@ (800bfd0 <refrigera+0xaa8>)
 800bf56:	801a      	strh	r2, [r3, #0]
                    goto finChkTimeDefi; //jra	finChkTimeDefi
 800bf58:	e00b      	b.n	800bf72 <refrigera+0xa4a>
                	  goto noAlarmDefi;
 800bf5a:	46c0      	nop			@ (mov r8, r8)
 800bf5c:	e002      	b.n	800bf64 <refrigera+0xa3c>
                	  goto noAlarmDefi;
 800bf5e:	46c0      	nop			@ (mov r8, r8)
 800bf60:	e000      	b.n	800bf64 <refrigera+0xa3c>
                    	goto noAlarmDefi; //jrsge noAlarmDefi;
 800bf62:	46c0      	nop			@ (mov r8, r8)
					trefst2[f_defi]=0; //bres trefst2,#f_defi;		/// borra alarma de deficiencia
 800bf64:	4b1c      	ldr	r3, [pc, #112]	@ (800bfd8 <refrigera+0xab0>)
 800bf66:	2200      	movs	r2, #0
 800bf68:	719a      	strb	r2, [r3, #6]
 800bf6a:	e002      	b.n	800bf72 <refrigera+0xa4a>
					goto noChkTimeDefi; //jreq	noChkTimeDefi
 800bf6c:	46c0      	nop			@ (mov r8, r8)
 800bf6e:	e000      	b.n	800bf72 <refrigera+0xa4a>
                    	goto finChkTimeDefi;	//jrne		finChkTimeDefi;		/ es momento de realizar las ltimas mediciones ? No,contina
 800bf70:	46c0      	nop			@ (mov r8, r8)
					STM8_16_X = tdev_to_Word();	//ldw     X,waux
 800bf72:	f7fa fad9 	bl	8006528 <tdev_to_Word>
 800bf76:	0003      	movs	r3, r0
 800bf78:	b29a      	uxth	r2, r3
 800bf7a:	4b1e      	ldr	r3, [pc, #120]	@ (800bff4 <refrigera+0xacc>)
 800bf7c:	801a      	strh	r2, [r3, #0]
					if((int16_t)STM8_16_X < (int16_t)TwoByteInArrayToWord (&Plantilla[defrResetTemp_H])){ //cpw X,defrResetTemp;
 800bf7e:	4b22      	ldr	r3, [pc, #136]	@ (800c008 <refrigera+0xae0>)
 800bf80:	0018      	movs	r0, r3
 800bf82:	f7fa fae9 	bl	8006558 <TwoByteInArrayToWord>
 800bf86:	0003      	movs	r3, r0
 800bf88:	b21a      	sxth	r2, r3
 800bf8a:	4b1a      	ldr	r3, [pc, #104]	@ (800bff4 <refrigera+0xacc>)
 800bf8c:	881b      	ldrh	r3, [r3, #0]
 800bf8e:	b21b      	sxth	r3, r3
 800bf90:	429a      	cmp	r2, r3
 800bf92:	dc3b      	bgt.n	800c00c <refrigera+0xae4>
					ldadaptivo();		//call ldadaptivo				/// no, carga de nuevo el tiempo para entrar a deshielo (mnimo y mximo)
 800bf94:	f7fa fb10 	bl	80065b8 <ldadaptivo>
					goto defct10; //jra defct10;				//	/ omite entrada a deshielo por tiempo o temperatura
 800bf98:	e06e      	b.n	800c078 <refrigera+0xb50>
 800bf9a:	46c0      	nop			@ (mov r8, r8)
 800bf9c:	20000bac 	.word	0x20000bac
 800bfa0:	20000c18 	.word	0x20000c18
 800bfa4:	200000b8 	.word	0x200000b8
 800bfa8:	20000c43 	.word	0x20000c43
 800bfac:	20000b86 	.word	0x20000b86
 800bfb0:	20000b74 	.word	0x20000b74
 800bfb4:	20000b90 	.word	0x20000b90
 800bfb8:	20000b70 	.word	0x20000b70
 800bfbc:	20000b6f 	.word	0x20000b6f
 800bfc0:	20000c15 	.word	0x20000c15
 800bfc4:	20000c14 	.word	0x20000c14
 800bfc8:	20000bfc 	.word	0x20000bfc
 800bfcc:	20000bd2 	.word	0x20000bd2
 800bfd0:	20000bd6 	.word	0x20000bd6
 800bfd4:	20000ba4 	.word	0x20000ba4
 800bfd8:	20000b9c 	.word	0x20000b9c
 800bfdc:	20000bca 	.word	0x20000bca
 800bfe0:	20000b7e 	.word	0x20000b7e
 800bfe4:	20000c16 	.word	0x20000c16
 800bfe8:	20000bc8 	.word	0x20000bc8
 800bfec:	20000c80 	.word	0x20000c80
 800bff0:	20000bc0 	.word	0x20000bc0
 800bff4:	200008d6 	.word	0x200008d6
 800bff8:	20000c52 	.word	0x20000c52
 800bffc:	20000c56 	.word	0x20000c56
 800c000:	20000c54 	.word	0x20000c54
 800c004:	200000eb 	.word	0x200000eb
 800c008:	200000cb 	.word	0x200000cb
						goto no_reset_interdh; //jrslt no_reset_interdh;		/ s, pregunta si ya termino el interdeshielo
 800c00c:	46c0      	nop			@ (mov r8, r8)
				if(!GetRegFlagState(Plantilla[numSens],f_sen2)){
 800c00e:	4b5c      	ldr	r3, [pc, #368]	@ (800c180 <refrigera+0xc58>)
 800c010:	2259      	movs	r2, #89	@ 0x59
 800c012:	5c9b      	ldrb	r3, [r3, r2]
 800c014:	001a      	movs	r2, r3
 800c016:	2302      	movs	r3, #2
 800c018:	4013      	ands	r3, r2
 800c01a:	d01e      	beq.n	800c05a <refrigera+0xb32>
                  STM8_16_X = (uint16_t)(tdevl * 256) + (uint16_t)(tdevf);
 800c01c:	4b59      	ldr	r3, [pc, #356]	@ (800c184 <refrigera+0xc5c>)
 800c01e:	781b      	ldrb	r3, [r3, #0]
 800c020:	021b      	lsls	r3, r3, #8
 800c022:	b29b      	uxth	r3, r3
 800c024:	4a58      	ldr	r2, [pc, #352]	@ (800c188 <refrigera+0xc60>)
 800c026:	7812      	ldrb	r2, [r2, #0]
 800c028:	189b      	adds	r3, r3, r2
 800c02a:	b29a      	uxth	r2, r3
 800c02c:	4b57      	ldr	r3, [pc, #348]	@ (800c18c <refrigera+0xc64>)
 800c02e:	801a      	strh	r2, [r3, #0]
                  if(trefst[f_sda]){ //btjt	trefst,#f_sda,noDeshXTemp;
 800c030:	4b57      	ldr	r3, [pc, #348]	@ (800c190 <refrigera+0xc68>)
 800c032:	78db      	ldrb	r3, [r3, #3]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d112      	bne.n	800c05e <refrigera+0xb36>
                  if(trefst[f_sdc]){ //btjt	trefst,#f_sdc,noDeshXTemp;	/ Falla en el sensor de evaporador? S, no entres a deshielo por temperatura.
 800c038:	4b55      	ldr	r3, [pc, #340]	@ (800c190 <refrigera+0xc68>)
 800c03a:	789b      	ldrb	r3, [r3, #2]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d110      	bne.n	800c062 <refrigera+0xb3a>
                  if((int16_t)STM8_16_X >= (int16_t)TwoByteInArrayToWord (&Plantilla[defrStartTemp_H])){ //cpw	X,defrStartTempAmb;   TEMP_ambiente < defrStartTempAmb programado
 800c040:	4b54      	ldr	r3, [pc, #336]	@ (800c194 <refrigera+0xc6c>)
 800c042:	0018      	movs	r0, r3
 800c044:	f7fa fa88 	bl	8006558 <TwoByteInArrayToWord>
 800c048:	0003      	movs	r3, r0
 800c04a:	b21a      	sxth	r2, r3
 800c04c:	4b4f      	ldr	r3, [pc, #316]	@ (800c18c <refrigera+0xc64>)
 800c04e:	881b      	ldrh	r3, [r3, #0]
 800c050:	b21b      	sxth	r3, r3
 800c052:	429a      	cmp	r2, r3
 800c054:	dd00      	ble.n	800c058 <refrigera+0xb30>
 800c056:	e474      	b.n	800b942 <refrigera+0x41a>
                	  goto noDeshXTemp; //jrsge	noDeshXTemp
 800c058:	e004      	b.n	800c064 <refrigera+0xb3c>
					goto noDeshXTemp;		//noDeshXTemp
 800c05a:	46c0      	nop			@ (mov r8, r8)
 800c05c:	e002      	b.n	800c064 <refrigera+0xb3c>
                	  goto noDeshXTemp;
 800c05e:	46c0      	nop			@ (mov r8, r8)
 800c060:	e000      	b.n	800c064 <refrigera+0xb3c>
                	  goto noDeshXTemp;
 800c062:	46c0      	nop			@ (mov r8, r8)
				buildmode();		//call buildmode	/ Construye el modo de cambio de estado para la rutina refrigera
 800c064:	f7fb fae8 	bl	8007638 <buildmode>
				if(!GetRegFlagState(modo, 0)){//btjf modo,#0,control_j06;		/ Es el modo xxxxxxx1?
 800c068:	4b4b      	ldr	r3, [pc, #300]	@ (800c198 <refrigera+0xc70>)
 800c06a:	781b      	ldrb	r3, [r3, #0]
 800c06c:	001a      	movs	r2, r3
 800c06e:	2301      	movs	r3, #1
 800c070:	4013      	ands	r3, r2
 800c072:	d000      	beq.n	800c076 <refrigera+0xb4e>
 800c074:	e467      	b.n	800b946 <refrigera+0x41e>
            	   goto control_j06;
 800c076:	46c0      	nop			@ (mov r8, r8)
				if(minfunc != 0){ //tnz minfunc
 800c078:	4b48      	ldr	r3, [pc, #288]	@ (800c19c <refrigera+0xc74>)
 800c07a:	781b      	ldrb	r3, [r3, #0]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d110      	bne.n	800c0a2 <refrigera+0xb7a>
				if(!botonst[b2_f2]){ // Funcin secundaria del botn deshielo?
 800c080:	4b47      	ldr	r3, [pc, #284]	@ (800c1a0 <refrigera+0xc78>)
 800c082:	78db      	ldrb	r3, [r3, #3]
 800c084:	2201      	movs	r2, #1
 800c086:	4053      	eors	r3, r2
 800c088:	b2db      	uxtb	r3, r3
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d100      	bne.n	800c090 <refrigera+0xb68>
 800c08e:	e45c      	b.n	800b94a <refrigera+0x422>
					goto control_j07_0;     // Si, cambia al estado de deshielo
 800c090:	46c0      	nop			@ (mov r8, r8)
				if(!flags_accMenu){ //btjf flags_accMenu,#0,control_j07	/ deshielo forzado por seleccin de men?
 800c092:	4b44      	ldr	r3, [pc, #272]	@ (800c1a4 <refrigera+0xc7c>)
 800c094:	781b      	ldrb	r3, [r3, #0]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d005      	beq.n	800c0a6 <refrigera+0xb7e>
				flags_accMenu = 0;//  //bres flags_accMenu,#0
 800c09a:	4b42      	ldr	r3, [pc, #264]	@ (800c1a4 <refrigera+0xc7c>)
 800c09c:	2200      	movs	r2, #0
 800c09e:	701a      	strb	r2, [r3, #0]
            	goto todh; //	jp			todh;			/ Si, cambia al estado de deshielo
 800c0a0:	e454      	b.n	800b94c <refrigera+0x424>
					goto finctl; //jrne	finctl;
 800c0a2:	46c0      	nop			@ (mov r8, r8)
 800c0a4:	e48c      	b.n	800b9c0 <refrigera+0x498>
            		goto control_j07;
 800c0a6:	46c0      	nop			@ (mov r8, r8)
finctl:       	 goto finref;
 800c0a8:	e48a      	b.n	800b9c0 <refrigera+0x498>
				vaho_func();					//call		vaho_func
 800c0aa:	f7fb f83d 	bl	8007128 <vaho_func>
				datled[3] = 1;					//bset		datled,#3;0x08;	/ Enciende la luz de deshielo
 800c0ae:	4b3e      	ldr	r3, [pc, #248]	@ (800c1a8 <refrigera+0xc80>)
 800c0b0:	2201      	movs	r2, #1
 800c0b2:	70da      	strb	r2, [r3, #3]
				datled[luzF] = 0;					//bres		datled,#luzF
 800c0b4:	4b3c      	ldr	r3, [pc, #240]	@ (800c1a8 <refrigera+0xc80>)
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	71da      	strb	r2, [r3, #7]
				if(timeDpyDf == 0){
 800c0ba:	4b3c      	ldr	r3, [pc, #240]	@ (800c1ac <refrigera+0xc84>)
 800c0bc:	781b      	ldrb	r3, [r3, #0]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d00c      	beq.n	800c0dc <refrigera+0xbb4>
				datdig1 = 0x0D;				 		// mov			datdig1,#$0D         ;Despliega dF
 800c0c2:	4b3b      	ldr	r3, [pc, #236]	@ (800c1b0 <refrigera+0xc88>)
 800c0c4:	220d      	movs	r2, #13
 800c0c6:	701a      	strb	r2, [r3, #0]
				datdig2 = 0x0F;						// mov			datdig2,#$0F         ;/
 800c0c8:	4b3a      	ldr	r3, [pc, #232]	@ (800c1b4 <refrigera+0xc8c>)
 800c0ca:	220f      	movs	r2, #15
 800c0cc:	701a      	strb	r2, [r3, #0]
				datled[dp] = 0;						// bres		datled,#dp
 800c0ce:	4b36      	ldr	r3, [pc, #216]	@ (800c1a8 <refrigera+0xc80>)
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	701a      	strb	r2, [r3, #0]
				datled[sign] =	0;					// bres		datled,#sign
 800c0d4:	4b34      	ldr	r3, [pc, #208]	@ (800c1a8 <refrigera+0xc80>)
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	705a      	strb	r2, [r3, #1]
 800c0da:	e000      	b.n	800c0de <refrigera+0xbb6>
					goto autodesh_01;				/// Si el nmero de sensores con el que trabaja es 1, el deshielo siempre es por ventilador (o natural)
 800c0dc:	46c0      	nop			@ (mov r8, r8)
				if(!GetRegFlagState(Plantilla[numSens],f_sen2)){
 800c0de:	4b28      	ldr	r3, [pc, #160]	@ (800c180 <refrigera+0xc58>)
 800c0e0:	2259      	movs	r2, #89	@ 0x59
 800c0e2:	5c9b      	ldrb	r3, [r3, r2]
 800c0e4:	001a      	movs	r2, r3
 800c0e6:	2302      	movs	r3, #2
 800c0e8:	4013      	ands	r3, r2
 800c0ea:	d00f      	beq.n	800c10c <refrigera+0xbe4>
				if(Plantilla[dhmode] != 0x01){	// Es deshielo por vlvula?
 800c0ec:	4b24      	ldr	r3, [pc, #144]	@ (800c180 <refrigera+0xc58>)
 800c0ee:	2255      	movs	r2, #85	@ 0x55
 800c0f0:	5c9b      	ldrb	r3, [r3, r2]
 800c0f2:	2b01      	cmp	r3, #1
 800c0f4:	d103      	bne.n	800c0fe <refrigera+0xbd6>
				GPIOR0[f_comp] = 1;				//bset		GPIOR0,#f_comp;	/ Enciende el compresor para que circule el gas
 800c0f6:	4b30      	ldr	r3, [pc, #192]	@ (800c1b8 <refrigera+0xc90>)
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	701a      	strb	r2, [r3, #0]
 800c0fc:	e000      	b.n	800c100 <refrigera+0xbd8>
					goto deshie20;				/// No
 800c0fe:	46c0      	nop			@ (mov r8, r8)
deshie20:       if(Plantilla[dhmode] != 0){		// Es deshielo por circulacin de aire?
 800c100:	4b1f      	ldr	r3, [pc, #124]	@ (800c180 <refrigera+0xc58>)
 800c102:	2255      	movs	r2, #85	@ 0x55
 800c104:	5c9b      	ldrb	r3, [r3, r2]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d115      	bne.n	800c136 <refrigera+0xc0e>
deshXvent:
 800c10a:	e000      	b.n	800c10e <refrigera+0xbe6>
					goto deshXvent;		//noDeshXTemp
 800c10c:	46c0      	nop			@ (mov r8, r8)
				if(GetRegFlagState(Plantilla[logicos2], ventDoorOFF)){ //btjt		logicos2,#ventDoorOFF,deshie24; / s los parmetros de configuracin lo indican ignora el control de ventilador por puerta
 800c10e:	4b1c      	ldr	r3, [pc, #112]	@ (800c180 <refrigera+0xc58>)
 800c110:	225b      	movs	r2, #91	@ 0x5b
 800c112:	5c9b      	ldrb	r3, [r3, r2]
 800c114:	001a      	movs	r2, r3
 800c116:	2302      	movs	r3, #2
 800c118:	4013      	ands	r3, r2
 800c11a:	d104      	bne.n	800c126 <refrigera+0xbfe>
				if(retvent != 0){ //tnz retvent
 800c11c:	4b27      	ldr	r3, [pc, #156]	@ (800c1bc <refrigera+0xc94>)
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d10d      	bne.n	800c140 <refrigera+0xc18>
deshie24:
 800c124:	e000      	b.n	800c128 <refrigera+0xc00>
					goto deshie24;
 800c126:	46c0      	nop			@ (mov r8, r8)
             	 GPIOR1[f_fan] = 1;				/// bset		GPIOR1,#f_fan;	/ Enciende la Funcin de ventilador
 800c128:	4b25      	ldr	r3, [pc, #148]	@ (800c1c0 <refrigera+0xc98>)
 800c12a:	2201      	movs	r2, #1
 800c12c:	701a      	strb	r2, [r3, #0]
             	 datled[luzF] = 1;			// 	bset		datled,#luzF
 800c12e:	4b1e      	ldr	r3, [pc, #120]	@ (800c1a8 <refrigera+0xc80>)
 800c130:	2201      	movs	r2, #1
 800c132:	71da      	strb	r2, [r3, #7]
             	 goto deshie30;					//	jra			deshie30
 800c134:	e005      	b.n	800c142 <refrigera+0xc1a>
					goto deshie25;				//;		/ No, acciona el deshielo
 800c136:	46c0      	nop			@ (mov r8, r8)
deshie25:        GPIOR0[f_dh] = 1;				//bset		GPIOR0,#f_dh;	/ Enciende la Funcin de deshielo
 800c138:	4b1f      	ldr	r3, [pc, #124]	@ (800c1b8 <refrigera+0xc90>)
 800c13a:	2201      	movs	r2, #1
 800c13c:	705a      	strb	r2, [r3, #1]
 800c13e:	e000      	b.n	800c142 <refrigera+0xc1a>
					goto deshie30; //jrne		deshie30;		/ No, espera
 800c140:	46c0      	nop			@ (mov r8, r8)
deshie30:        holdseg = 0;						//clr			holdseg;		/ Para iniciar desde cero segundos
 800c142:	4b20      	ldr	r3, [pc, #128]	@ (800c1c4 <refrigera+0xc9c>)
 800c144:	2200      	movs	r2, #0
 800c146:	701a      	strb	r2, [r3, #0]
				 cnthold = Plantilla[timeHold];		// mov			cnthold,timeHold;		/ Carga el contador con tiempo de bloqueo despues de deshielo (15 minutos)
 800c148:	4b0d      	ldr	r3, [pc, #52]	@ (800c180 <refrigera+0xc58>)
 800c14a:	224c      	movs	r2, #76	@ 0x4c
 800c14c:	5c9a      	ldrb	r2, [r3, r2]
 800c14e:	4b1e      	ldr	r3, [pc, #120]	@ (800c1c8 <refrigera+0xca0>)
 800c150:	701a      	strb	r2, [r3, #0]
				 latchtimeh = durdhh;				//mov			latchtimeh,durdhh;/ Copia el tiempo que esta corriendo para el estado vigente
 800c152:	4b1e      	ldr	r3, [pc, #120]	@ (800c1cc <refrigera+0xca4>)
 800c154:	881a      	ldrh	r2, [r3, #0]
 800c156:	4b1e      	ldr	r3, [pc, #120]	@ (800c1d0 <refrigera+0xca8>)
 800c158:	801a      	strh	r2, [r3, #0]
defadh:	         buildmode();				//call		buildmode;		/ Construye el modo de cambio de estado para la rutina refrigera
 800c15a:	f7fb fa6d 	bl	8007638 <buildmode>
				 if((0x13 & modo ) == 0){
 800c15e:	4b0e      	ldr	r3, [pc, #56]	@ (800c198 <refrigera+0xc70>)
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	2213      	movs	r2, #19
 800c164:	4013      	ands	r3, r2
 800c166:	b2db      	uxtb	r3, r3
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d001      	beq.n	800c170 <refrigera+0xc48>
 800c16c:	f7ff fb6b 	bl	800b846 <refrigera+0x31e>
					goto defadh10;				//jreq		defadh10;		/ No, revisa otra condicin
 800c170:	46c0      	nop			@ (mov r8, r8)

defadh10:	     if(minfunc != 0){
					goto finadh;				//jrne		finadh;			/ No, esperate
             	 }

finadh:		     goto finref;
 800c172:	46c0      	nop			@ (mov r8, r8)
 800c174:	f7ff fc24 	bl	800b9c0 <refrigera+0x498>


main_refrigera:


}
 800c178:	46c0      	nop			@ (mov r8, r8)
 800c17a:	46bd      	mov	sp, r7
 800c17c:	b003      	add	sp, #12
 800c17e:	bd90      	pop	{r4, r7, pc}
 800c180:	200000b8 	.word	0x200000b8
 800c184:	20000bcc 	.word	0x20000bcc
 800c188:	20000bcd 	.word	0x20000bcd
 800c18c:	200008d6 	.word	0x200008d6
 800c190:	20000ba4 	.word	0x20000ba4
 800c194:	200000cd 	.word	0x200000cd
 800c198:	20000b6d 	.word	0x20000b6d
 800c19c:	20000b87 	.word	0x20000b87
 800c1a0:	20000bb8 	.word	0x20000bb8
 800c1a4:	20000c6c 	.word	0x20000c6c
 800c1a8:	20000bac 	.word	0x20000bac
 800c1ac:	200001f4 	.word	0x200001f4
 800c1b0:	20000b6c 	.word	0x20000b6c
 800c1b4:	20000b6b 	.word	0x20000b6b
 800c1b8:	20000bc0 	.word	0x20000bc0
 800c1bc:	20000b86 	.word	0x20000b86
 800c1c0:	20000bfc 	.word	0x20000bfc
 800c1c4:	20000b6e 	.word	0x20000b6e
 800c1c8:	20000be3 	.word	0x20000be3
 800c1cc:	20000bd4 	.word	0x20000bd4
 800c1d0:	20000bd6 	.word	0x20000bd6

0800c1d4 <st_refri>:

void st_refri (void)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	af00      	add	r7, sp, #0
    GPIOR0[f_comp] = 0;					//bres		GPIOR0,#f_comp
 800c1d8:	4b0a      	ldr	r3, [pc, #40]	@ (800c204 <st_refri+0x30>)
 800c1da:	2200      	movs	r2, #0
 800c1dc:	701a      	strb	r2, [r3, #0]
    GPIOR0[f_dh] = 0;					//bres		GPIOR0,#f_dh
 800c1de:	4b09      	ldr	r3, [pc, #36]	@ (800c204 <st_refri+0x30>)
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	705a      	strb	r2, [r3, #1]
    GPIOR0[f_lamp] = 0;					//bres		GPIOR0,#f_lamp
 800c1e4:	4b07      	ldr	r3, [pc, #28]	@ (800c204 <st_refri+0x30>)
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	709a      	strb	r2, [r3, #2]
    //;mov			colorPredef,#7;				/ Si el estado de la lmpara es Off apaga la lmpara va comunicacin
    GPIOR1[f_fan] = 0;					//bres		GPIOR1,#f_fan		;manten las cargas apagadas
 800c1ea:	4b07      	ldr	r3, [pc, #28]	@ (800c208 <st_refri+0x34>)
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	701a      	strb	r2, [r3, #0]
    minbrake_load();		//call minbrake_load
 800c1f0:	f7fa fa54 	bl	800669c <minbrake_load>
    edorefri = 0x02;						/// manten equipo en estado de Control
 800c1f4:	4b05      	ldr	r3, [pc, #20]	@ (800c20c <st_refri+0x38>)
 800c1f6:	2202      	movs	r2, #2
 800c1f8:	701a      	strb	r2, [r3, #0]
    ldadaptivo();		//call ldadaptivo					/// manten cargado el tiempo entre deshielo
 800c1fa:	f7fa f9dd 	bl	80065b8 <ldadaptivo>
}
 800c1fe:	46c0      	nop			@ (mov r8, r8)
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}
 800c204:	20000bc0 	.word	0x20000bc0
 800c208:	20000bfc 	.word	0x20000bfc
 800c20c:	20000bb4 	.word	0x20000bb4

0800c210 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b082      	sub	sp, #8
 800c214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800c216:	4b0f      	ldr	r3, [pc, #60]	@ (800c254 <HAL_MspInit+0x44>)
 800c218:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c21a:	4b0e      	ldr	r3, [pc, #56]	@ (800c254 <HAL_MspInit+0x44>)
 800c21c:	2180      	movs	r1, #128	@ 0x80
 800c21e:	0549      	lsls	r1, r1, #21
 800c220:	430a      	orrs	r2, r1
 800c222:	659a      	str	r2, [r3, #88]	@ 0x58
 800c224:	4b0b      	ldr	r3, [pc, #44]	@ (800c254 <HAL_MspInit+0x44>)
 800c226:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c228:	2380      	movs	r3, #128	@ 0x80
 800c22a:	055b      	lsls	r3, r3, #21
 800c22c:	4013      	ands	r3, r2
 800c22e:	607b      	str	r3, [r7, #4]
 800c230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c232:	4b08      	ldr	r3, [pc, #32]	@ (800c254 <HAL_MspInit+0x44>)
 800c234:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c236:	4b07      	ldr	r3, [pc, #28]	@ (800c254 <HAL_MspInit+0x44>)
 800c238:	2101      	movs	r1, #1
 800c23a:	430a      	orrs	r2, r1
 800c23c:	661a      	str	r2, [r3, #96]	@ 0x60
 800c23e:	4b05      	ldr	r3, [pc, #20]	@ (800c254 <HAL_MspInit+0x44>)
 800c240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c242:	2201      	movs	r2, #1
 800c244:	4013      	ands	r3, r2
 800c246:	603b      	str	r3, [r7, #0]
 800c248:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c24a:	46c0      	nop			@ (mov r8, r8)
 800c24c:	46bd      	mov	sp, r7
 800c24e:	b002      	add	sp, #8
 800c250:	bd80      	pop	{r7, pc}
 800c252:	46c0      	nop			@ (mov r8, r8)
 800c254:	40021000 	.word	0x40021000

0800c258 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c258:	b590      	push	{r4, r7, lr}
 800c25a:	b09b      	sub	sp, #108	@ 0x6c
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c260:	2354      	movs	r3, #84	@ 0x54
 800c262:	18fb      	adds	r3, r7, r3
 800c264:	0018      	movs	r0, r3
 800c266:	2314      	movs	r3, #20
 800c268:	001a      	movs	r2, r3
 800c26a:	2100      	movs	r1, #0
 800c26c:	f00e fe06 	bl	801ae7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c270:	2410      	movs	r4, #16
 800c272:	193b      	adds	r3, r7, r4
 800c274:	0018      	movs	r0, r3
 800c276:	2344      	movs	r3, #68	@ 0x44
 800c278:	001a      	movs	r2, r3
 800c27a:	2100      	movs	r1, #0
 800c27c:	f00e fdfe 	bl	801ae7c <memset>
  if(hi2c->Instance==I2C1)
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4a50      	ldr	r2, [pc, #320]	@ (800c3c8 <HAL_I2C_MspInit+0x170>)
 800c286:	4293      	cmp	r3, r2
 800c288:	d000      	beq.n	800c28c <HAL_I2C_MspInit+0x34>
 800c28a:	e099      	b.n	800c3c0 <HAL_I2C_MspInit+0x168>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800c28c:	193b      	adds	r3, r7, r4
 800c28e:	2220      	movs	r2, #32
 800c290:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800c292:	193b      	adds	r3, r7, r4
 800c294:	2280      	movs	r2, #128	@ 0x80
 800c296:	0192      	lsls	r2, r2, #6
 800c298:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c29a:	193b      	adds	r3, r7, r4
 800c29c:	0018      	movs	r0, r3
 800c29e:	f00a fb11 	bl	80168c4 <HAL_RCCEx_PeriphCLKConfig>
 800c2a2:	1e03      	subs	r3, r0, #0
 800c2a4:	d001      	beq.n	800c2aa <HAL_I2C_MspInit+0x52>
    {
      Error_Handler();
 800c2a6:	f7fe fd09 	bl	800acbc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c2aa:	4b48      	ldr	r3, [pc, #288]	@ (800c3cc <HAL_I2C_MspInit+0x174>)
 800c2ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c2ae:	4b47      	ldr	r3, [pc, #284]	@ (800c3cc <HAL_I2C_MspInit+0x174>)
 800c2b0:	2102      	movs	r1, #2
 800c2b2:	430a      	orrs	r2, r1
 800c2b4:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c2b6:	4b45      	ldr	r3, [pc, #276]	@ (800c3cc <HAL_I2C_MspInit+0x174>)
 800c2b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c2ba:	2202      	movs	r2, #2
 800c2bc:	4013      	ands	r3, r2
 800c2be:	60fb      	str	r3, [r7, #12]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800c2c2:	2154      	movs	r1, #84	@ 0x54
 800c2c4:	187b      	adds	r3, r7, r1
 800c2c6:	22c0      	movs	r2, #192	@ 0xc0
 800c2c8:	0092      	lsls	r2, r2, #2
 800c2ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c2cc:	187b      	adds	r3, r7, r1
 800c2ce:	2212      	movs	r2, #18
 800c2d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2d2:	187b      	adds	r3, r7, r1
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c2d8:	187b      	adds	r3, r7, r1
 800c2da:	2203      	movs	r2, #3
 800c2dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c2de:	187b      	adds	r3, r7, r1
 800c2e0:	2204      	movs	r2, #4
 800c2e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c2e4:	187b      	adds	r3, r7, r1
 800c2e6:	4a3a      	ldr	r2, [pc, #232]	@ (800c3d0 <HAL_I2C_MspInit+0x178>)
 800c2e8:	0019      	movs	r1, r3
 800c2ea:	0010      	movs	r0, r2
 800c2ec:	f006 ff4c 	bl	8013188 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c2f0:	4b36      	ldr	r3, [pc, #216]	@ (800c3cc <HAL_I2C_MspInit+0x174>)
 800c2f2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c2f4:	4b35      	ldr	r3, [pc, #212]	@ (800c3cc <HAL_I2C_MspInit+0x174>)
 800c2f6:	2180      	movs	r1, #128	@ 0x80
 800c2f8:	0389      	lsls	r1, r1, #14
 800c2fa:	430a      	orrs	r2, r1
 800c2fc:	659a      	str	r2, [r3, #88]	@ 0x58
 800c2fe:	4b33      	ldr	r3, [pc, #204]	@ (800c3cc <HAL_I2C_MspInit+0x174>)
 800c300:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c302:	2380      	movs	r3, #128	@ 0x80
 800c304:	039b      	lsls	r3, r3, #14
 800c306:	4013      	ands	r3, r2
 800c308:	60bb      	str	r3, [r7, #8]
 800c30a:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 800c30c:	4b31      	ldr	r3, [pc, #196]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c30e:	4a32      	ldr	r2, [pc, #200]	@ (800c3d8 <HAL_I2C_MspInit+0x180>)
 800c310:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 800c312:	4b30      	ldr	r3, [pc, #192]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c314:	2209      	movs	r2, #9
 800c316:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c318:	4b2e      	ldr	r3, [pc, #184]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c31a:	2200      	movs	r2, #0
 800c31c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c31e:	4b2d      	ldr	r3, [pc, #180]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c320:	2200      	movs	r2, #0
 800c322:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c324:	4b2b      	ldr	r3, [pc, #172]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c326:	2280      	movs	r2, #128	@ 0x80
 800c328:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c32a:	4b2a      	ldr	r3, [pc, #168]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c32c:	2200      	movs	r2, #0
 800c32e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c330:	4b28      	ldr	r3, [pc, #160]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c332:	2200      	movs	r2, #0
 800c334:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800c336:	4b27      	ldr	r3, [pc, #156]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c338:	2200      	movs	r2, #0
 800c33a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c33c:	4b25      	ldr	r3, [pc, #148]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c33e:	2200      	movs	r2, #0
 800c340:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800c342:	4b24      	ldr	r3, [pc, #144]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c344:	0018      	movs	r0, r3
 800c346:	f006 f973 	bl	8012630 <HAL_DMA_Init>
 800c34a:	1e03      	subs	r3, r0, #0
 800c34c:	d001      	beq.n	800c352 <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 800c34e:	f7fe fcb5 	bl	800acbc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	4a1f      	ldr	r2, [pc, #124]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c356:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c358:	4b1e      	ldr	r3, [pc, #120]	@ (800c3d4 <HAL_I2C_MspInit+0x17c>)
 800c35a:	687a      	ldr	r2, [r7, #4]
 800c35c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800c35e:	4b1f      	ldr	r3, [pc, #124]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c360:	4a1f      	ldr	r2, [pc, #124]	@ (800c3e0 <HAL_I2C_MspInit+0x188>)
 800c362:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 800c364:	4b1d      	ldr	r3, [pc, #116]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c366:	220a      	movs	r2, #10
 800c368:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c36a:	4b1c      	ldr	r3, [pc, #112]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c36c:	2210      	movs	r2, #16
 800c36e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c370:	4b1a      	ldr	r3, [pc, #104]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c372:	2200      	movs	r2, #0
 800c374:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c376:	4b19      	ldr	r3, [pc, #100]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c378:	2280      	movs	r2, #128	@ 0x80
 800c37a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c37c:	4b17      	ldr	r3, [pc, #92]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c37e:	2200      	movs	r2, #0
 800c380:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c382:	4b16      	ldr	r3, [pc, #88]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c384:	2200      	movs	r2, #0
 800c386:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800c388:	4b14      	ldr	r3, [pc, #80]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c38a:	2200      	movs	r2, #0
 800c38c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c38e:	4b13      	ldr	r3, [pc, #76]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c390:	2200      	movs	r2, #0
 800c392:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800c394:	4b11      	ldr	r3, [pc, #68]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c396:	0018      	movs	r0, r3
 800c398:	f006 f94a 	bl	8012630 <HAL_DMA_Init>
 800c39c:	1e03      	subs	r3, r0, #0
 800c39e:	d001      	beq.n	800c3a4 <HAL_I2C_MspInit+0x14c>
    {
      Error_Handler();
 800c3a0:	f7fe fc8c 	bl	800acbc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	4a0d      	ldr	r2, [pc, #52]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c3a8:	639a      	str	r2, [r3, #56]	@ 0x38
 800c3aa:	4b0c      	ldr	r3, [pc, #48]	@ (800c3dc <HAL_I2C_MspInit+0x184>)
 800c3ac:	687a      	ldr	r2, [r7, #4]
 800c3ae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	2017      	movs	r0, #23
 800c3b6:	f006 f8f9 	bl	80125ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 800c3ba:	2017      	movs	r0, #23
 800c3bc:	f006 f90b 	bl	80125d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800c3c0:	46c0      	nop			@ (mov r8, r8)
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	b01b      	add	sp, #108	@ 0x6c
 800c3c6:	bd90      	pop	{r4, r7, pc}
 800c3c8:	40005400 	.word	0x40005400
 800c3cc:	40021000 	.word	0x40021000
 800c3d0:	50000400 	.word	0x50000400
 800c3d4:	20000444 	.word	0x20000444
 800c3d8:	40020080 	.word	0x40020080
 800c3dc:	200004a4 	.word	0x200004a4
 800c3e0:	4002006c 	.word	0x4002006c

0800c3e4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b082      	sub	sp, #8
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	4a13      	ldr	r2, [pc, #76]	@ (800c440 <HAL_I2C_MspDeInit+0x5c>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d120      	bne.n	800c438 <HAL_I2C_MspDeInit+0x54>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800c3f6:	4b13      	ldr	r3, [pc, #76]	@ (800c444 <HAL_I2C_MspDeInit+0x60>)
 800c3f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c3fa:	4b12      	ldr	r3, [pc, #72]	@ (800c444 <HAL_I2C_MspDeInit+0x60>)
 800c3fc:	4912      	ldr	r1, [pc, #72]	@ (800c448 <HAL_I2C_MspDeInit+0x64>)
 800c3fe:	400a      	ands	r2, r1
 800c400:	659a      	str	r2, [r3, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800c402:	2380      	movs	r3, #128	@ 0x80
 800c404:	005b      	lsls	r3, r3, #1
 800c406:	4a11      	ldr	r2, [pc, #68]	@ (800c44c <HAL_I2C_MspDeInit+0x68>)
 800c408:	0019      	movs	r1, r3
 800c40a:	0010      	movs	r0, r2
 800c40c:	f007 f830 	bl	8013470 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800c410:	2380      	movs	r3, #128	@ 0x80
 800c412:	009b      	lsls	r3, r3, #2
 800c414:	4a0d      	ldr	r2, [pc, #52]	@ (800c44c <HAL_I2C_MspDeInit+0x68>)
 800c416:	0019      	movs	r1, r3
 800c418:	0010      	movs	r0, r2
 800c41a:	f007 f829 	bl	8013470 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c422:	0018      	movs	r0, r3
 800c424:	f006 f9b0 	bl	8012788 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c42c:	0018      	movs	r0, r3
 800c42e:	f006 f9ab 	bl	8012788 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_IRQn);
 800c432:	2017      	movs	r0, #23
 800c434:	f006 f8df 	bl	80125f6 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800c438:	46c0      	nop			@ (mov r8, r8)
 800c43a:	46bd      	mov	sp, r7
 800c43c:	b002      	add	sp, #8
 800c43e:	bd80      	pop	{r7, pc}
 800c440:	40005400 	.word	0x40005400
 800c444:	40021000 	.word	0x40021000
 800c448:	ffdfffff 	.word	0xffdfffff
 800c44c:	50000400 	.word	0x50000400

0800c450 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800c450:	b590      	push	{r4, r7, lr}
 800c452:	b095      	sub	sp, #84	@ 0x54
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c458:	240c      	movs	r4, #12
 800c45a:	193b      	adds	r3, r7, r4
 800c45c:	0018      	movs	r0, r3
 800c45e:	2344      	movs	r3, #68	@ 0x44
 800c460:	001a      	movs	r2, r3
 800c462:	2100      	movs	r1, #0
 800c464:	f00e fd0a 	bl	801ae7c <memset>
  if(hrtc->Instance==RTC)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4a16      	ldr	r2, [pc, #88]	@ (800c4c8 <HAL_RTC_MspInit+0x78>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d126      	bne.n	800c4c0 <HAL_RTC_MspInit+0x70>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800c472:	193b      	adds	r3, r7, r4
 800c474:	2280      	movs	r2, #128	@ 0x80
 800c476:	0212      	lsls	r2, r2, #8
 800c478:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800c47a:	193b      	adds	r3, r7, r4
 800c47c:	2280      	movs	r2, #128	@ 0x80
 800c47e:	0052      	lsls	r2, r2, #1
 800c480:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c482:	193b      	adds	r3, r7, r4
 800c484:	0018      	movs	r0, r3
 800c486:	f00a fa1d 	bl	80168c4 <HAL_RCCEx_PeriphCLKConfig>
 800c48a:	1e03      	subs	r3, r0, #0
 800c48c:	d001      	beq.n	800c492 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800c48e:	f7fe fc15 	bl	800acbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800c492:	4a0e      	ldr	r2, [pc, #56]	@ (800c4cc <HAL_RTC_MspInit+0x7c>)
 800c494:	2390      	movs	r3, #144	@ 0x90
 800c496:	58d3      	ldr	r3, [r2, r3]
 800c498:	490c      	ldr	r1, [pc, #48]	@ (800c4cc <HAL_RTC_MspInit+0x7c>)
 800c49a:	2280      	movs	r2, #128	@ 0x80
 800c49c:	0212      	lsls	r2, r2, #8
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	2290      	movs	r2, #144	@ 0x90
 800c4a2:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800c4a4:	4b09      	ldr	r3, [pc, #36]	@ (800c4cc <HAL_RTC_MspInit+0x7c>)
 800c4a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c4a8:	4b08      	ldr	r3, [pc, #32]	@ (800c4cc <HAL_RTC_MspInit+0x7c>)
 800c4aa:	2180      	movs	r1, #128	@ 0x80
 800c4ac:	00c9      	lsls	r1, r1, #3
 800c4ae:	430a      	orrs	r2, r1
 800c4b0:	659a      	str	r2, [r3, #88]	@ 0x58
 800c4b2:	4b06      	ldr	r3, [pc, #24]	@ (800c4cc <HAL_RTC_MspInit+0x7c>)
 800c4b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c4b6:	2380      	movs	r3, #128	@ 0x80
 800c4b8:	00db      	lsls	r3, r3, #3
 800c4ba:	4013      	ands	r3, r2
 800c4bc:	60bb      	str	r3, [r7, #8]
 800c4be:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800c4c0:	46c0      	nop			@ (mov r8, r8)
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	b015      	add	sp, #84	@ 0x54
 800c4c6:	bd90      	pop	{r4, r7, pc}
 800c4c8:	40002800 	.word	0x40002800
 800c4cc:	40021000 	.word	0x40021000

0800c4d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800c4d0:	b590      	push	{r4, r7, lr}
 800c4d2:	b097      	sub	sp, #92	@ 0x5c
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c4d8:	2414      	movs	r4, #20
 800c4da:	193b      	adds	r3, r7, r4
 800c4dc:	0018      	movs	r0, r3
 800c4de:	2344      	movs	r3, #68	@ 0x44
 800c4e0:	001a      	movs	r2, r3
 800c4e2:	2100      	movs	r1, #0
 800c4e4:	f00e fcca 	bl	801ae7c <memset>
  if(htim_base->Instance==TIM1)
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4a23      	ldr	r2, [pc, #140]	@ (800c57c <HAL_TIM_Base_MspInit+0xac>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d11d      	bne.n	800c52e <HAL_TIM_Base_MspInit+0x5e>

    /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800c4f2:	193b      	adds	r3, r7, r4
 800c4f4:	2280      	movs	r2, #128	@ 0x80
 800c4f6:	00d2      	lsls	r2, r2, #3
 800c4f8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800c4fa:	193b      	adds	r3, r7, r4
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c500:	193b      	adds	r3, r7, r4
 800c502:	0018      	movs	r0, r3
 800c504:	f00a f9de 	bl	80168c4 <HAL_RCCEx_PeriphCLKConfig>
 800c508:	1e03      	subs	r3, r0, #0
 800c50a:	d001      	beq.n	800c510 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 800c50c:	f7fe fbd6 	bl	800acbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c510:	4b1b      	ldr	r3, [pc, #108]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c512:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c514:	4b1a      	ldr	r3, [pc, #104]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c516:	2180      	movs	r1, #128	@ 0x80
 800c518:	0109      	lsls	r1, r1, #4
 800c51a:	430a      	orrs	r2, r1
 800c51c:	661a      	str	r2, [r3, #96]	@ 0x60
 800c51e:	4b18      	ldr	r3, [pc, #96]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c520:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c522:	2380      	movs	r3, #128	@ 0x80
 800c524:	011b      	lsls	r3, r3, #4
 800c526:	4013      	ands	r3, r2
 800c528:	613b      	str	r3, [r7, #16]
 800c52a:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 800c52c:	e022      	b.n	800c574 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM3)
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	4a14      	ldr	r2, [pc, #80]	@ (800c584 <HAL_TIM_Base_MspInit+0xb4>)
 800c534:	4293      	cmp	r3, r2
 800c536:	d10c      	bne.n	800c552 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800c538:	4b11      	ldr	r3, [pc, #68]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c53a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c53c:	4b10      	ldr	r3, [pc, #64]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c53e:	2102      	movs	r1, #2
 800c540:	430a      	orrs	r2, r1
 800c542:	659a      	str	r2, [r3, #88]	@ 0x58
 800c544:	4b0e      	ldr	r3, [pc, #56]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c548:	2202      	movs	r2, #2
 800c54a:	4013      	ands	r3, r2
 800c54c:	60fb      	str	r3, [r7, #12]
 800c54e:	68fb      	ldr	r3, [r7, #12]
}
 800c550:	e010      	b.n	800c574 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM6)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a0c      	ldr	r2, [pc, #48]	@ (800c588 <HAL_TIM_Base_MspInit+0xb8>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	d10b      	bne.n	800c574 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800c55c:	4b08      	ldr	r3, [pc, #32]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c55e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c560:	4b07      	ldr	r3, [pc, #28]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c562:	2110      	movs	r1, #16
 800c564:	430a      	orrs	r2, r1
 800c566:	659a      	str	r2, [r3, #88]	@ 0x58
 800c568:	4b05      	ldr	r3, [pc, #20]	@ (800c580 <HAL_TIM_Base_MspInit+0xb0>)
 800c56a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c56c:	2210      	movs	r2, #16
 800c56e:	4013      	ands	r3, r2
 800c570:	60bb      	str	r3, [r7, #8]
 800c572:	68bb      	ldr	r3, [r7, #8]
}
 800c574:	46c0      	nop			@ (mov r8, r8)
 800c576:	46bd      	mov	sp, r7
 800c578:	b017      	add	sp, #92	@ 0x5c
 800c57a:	bd90      	pop	{r4, r7, pc}
 800c57c:	40012c00 	.word	0x40012c00
 800c580:	40021000 	.word	0x40021000
 800c584:	40000400 	.word	0x40000400
 800c588:	40001000 	.word	0x40001000

0800c58c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800c58c:	b590      	push	{r4, r7, lr}
 800c58e:	b08b      	sub	sp, #44	@ 0x2c
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c594:	2414      	movs	r4, #20
 800c596:	193b      	adds	r3, r7, r4
 800c598:	0018      	movs	r0, r3
 800c59a:	2314      	movs	r3, #20
 800c59c:	001a      	movs	r2, r3
 800c59e:	2100      	movs	r1, #0
 800c5a0:	f00e fc6c 	bl	801ae7c <memset>
  if(htim->Instance==TIM1)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	4a29      	ldr	r2, [pc, #164]	@ (800c650 <HAL_TIM_MspPostInit+0xc4>)
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d124      	bne.n	800c5f8 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5ae:	4b29      	ldr	r3, [pc, #164]	@ (800c654 <HAL_TIM_MspPostInit+0xc8>)
 800c5b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c5b2:	4b28      	ldr	r3, [pc, #160]	@ (800c654 <HAL_TIM_MspPostInit+0xc8>)
 800c5b4:	2101      	movs	r1, #1
 800c5b6:	430a      	orrs	r2, r1
 800c5b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c5ba:	4b26      	ldr	r3, [pc, #152]	@ (800c654 <HAL_TIM_MspPostInit+0xc8>)
 800c5bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5be:	2201      	movs	r2, #1
 800c5c0:	4013      	ands	r3, r2
 800c5c2:	613b      	str	r3, [r7, #16]
 800c5c4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800c5c6:	193b      	adds	r3, r7, r4
 800c5c8:	2280      	movs	r2, #128	@ 0x80
 800c5ca:	00d2      	lsls	r2, r2, #3
 800c5cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5ce:	0021      	movs	r1, r4
 800c5d0:	187b      	adds	r3, r7, r1
 800c5d2:	2202      	movs	r2, #2
 800c5d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5d6:	187b      	adds	r3, r7, r1
 800c5d8:	2200      	movs	r2, #0
 800c5da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c5dc:	187b      	adds	r3, r7, r1
 800c5de:	2200      	movs	r2, #0
 800c5e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800c5e2:	187b      	adds	r3, r7, r1
 800c5e4:	2201      	movs	r2, #1
 800c5e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5e8:	187a      	adds	r2, r7, r1
 800c5ea:	23a0      	movs	r3, #160	@ 0xa0
 800c5ec:	05db      	lsls	r3, r3, #23
 800c5ee:	0011      	movs	r1, r2
 800c5f0:	0018      	movs	r0, r3
 800c5f2:	f006 fdc9 	bl	8013188 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800c5f6:	e026      	b.n	800c646 <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM3)
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	4a16      	ldr	r2, [pc, #88]	@ (800c658 <HAL_TIM_MspPostInit+0xcc>)
 800c5fe:	4293      	cmp	r3, r2
 800c600:	d121      	bne.n	800c646 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c602:	4b14      	ldr	r3, [pc, #80]	@ (800c654 <HAL_TIM_MspPostInit+0xc8>)
 800c604:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c606:	4b13      	ldr	r3, [pc, #76]	@ (800c654 <HAL_TIM_MspPostInit+0xc8>)
 800c608:	2104      	movs	r1, #4
 800c60a:	430a      	orrs	r2, r1
 800c60c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c60e:	4b11      	ldr	r3, [pc, #68]	@ (800c654 <HAL_TIM_MspPostInit+0xc8>)
 800c610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c612:	2204      	movs	r2, #4
 800c614:	4013      	ands	r3, r2
 800c616:	60fb      	str	r3, [r7, #12]
 800c618:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800c61a:	2114      	movs	r1, #20
 800c61c:	187b      	adds	r3, r7, r1
 800c61e:	2280      	movs	r2, #128	@ 0x80
 800c620:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c622:	187b      	adds	r3, r7, r1
 800c624:	2202      	movs	r2, #2
 800c626:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c628:	187b      	adds	r3, r7, r1
 800c62a:	2200      	movs	r2, #0
 800c62c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c62e:	187b      	adds	r3, r7, r1
 800c630:	2200      	movs	r2, #0
 800c632:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800c634:	187b      	adds	r3, r7, r1
 800c636:	2202      	movs	r2, #2
 800c638:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c63a:	187b      	adds	r3, r7, r1
 800c63c:	4a07      	ldr	r2, [pc, #28]	@ (800c65c <HAL_TIM_MspPostInit+0xd0>)
 800c63e:	0019      	movs	r1, r3
 800c640:	0010      	movs	r0, r2
 800c642:	f006 fda1 	bl	8013188 <HAL_GPIO_Init>
}
 800c646:	46c0      	nop			@ (mov r8, r8)
 800c648:	46bd      	mov	sp, r7
 800c64a:	b00b      	add	sp, #44	@ 0x2c
 800c64c:	bd90      	pop	{r4, r7, pc}
 800c64e:	46c0      	nop			@ (mov r8, r8)
 800c650:	40012c00 	.word	0x40012c00
 800c654:	40021000 	.word	0x40021000
 800c658:	40000400 	.word	0x40000400
 800c65c:	50000800 	.word	0x50000800

0800c660 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800c660:	b590      	push	{r4, r7, lr}
 800c662:	b09d      	sub	sp, #116	@ 0x74
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c668:	235c      	movs	r3, #92	@ 0x5c
 800c66a:	18fb      	adds	r3, r7, r3
 800c66c:	0018      	movs	r0, r3
 800c66e:	2314      	movs	r3, #20
 800c670:	001a      	movs	r2, r3
 800c672:	2100      	movs	r1, #0
 800c674:	f00e fc02 	bl	801ae7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c678:	2418      	movs	r4, #24
 800c67a:	193b      	adds	r3, r7, r4
 800c67c:	0018      	movs	r0, r3
 800c67e:	2344      	movs	r3, #68	@ 0x44
 800c680:	001a      	movs	r2, r3
 800c682:	2100      	movs	r1, #0
 800c684:	f00e fbfa 	bl	801ae7c <memset>
  if(huart->Instance==USART2)
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	4aa0      	ldr	r2, [pc, #640]	@ (800c910 <HAL_UART_MspInit+0x2b0>)
 800c68e:	4293      	cmp	r3, r2
 800c690:	d000      	beq.n	800c694 <HAL_UART_MspInit+0x34>
 800c692:	e09a      	b.n	800c7ca <HAL_UART_MspInit+0x16a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800c694:	193b      	adds	r3, r7, r4
 800c696:	2202      	movs	r2, #2
 800c698:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800c69a:	193b      	adds	r3, r7, r4
 800c69c:	2200      	movs	r2, #0
 800c69e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c6a0:	193b      	adds	r3, r7, r4
 800c6a2:	0018      	movs	r0, r3
 800c6a4:	f00a f90e 	bl	80168c4 <HAL_RCCEx_PeriphCLKConfig>
 800c6a8:	1e03      	subs	r3, r0, #0
 800c6aa:	d001      	beq.n	800c6b0 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 800c6ac:	f7fe fb06 	bl	800acbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800c6b0:	4b98      	ldr	r3, [pc, #608]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c6b2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c6b4:	4b97      	ldr	r3, [pc, #604]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c6b6:	2180      	movs	r1, #128	@ 0x80
 800c6b8:	0289      	lsls	r1, r1, #10
 800c6ba:	430a      	orrs	r2, r1
 800c6bc:	659a      	str	r2, [r3, #88]	@ 0x58
 800c6be:	4b95      	ldr	r3, [pc, #596]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c6c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c6c2:	2380      	movs	r3, #128	@ 0x80
 800c6c4:	029b      	lsls	r3, r3, #10
 800c6c6:	4013      	ands	r3, r2
 800c6c8:	617b      	str	r3, [r7, #20]
 800c6ca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c6cc:	4b91      	ldr	r3, [pc, #580]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c6ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c6d0:	4b90      	ldr	r3, [pc, #576]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c6d2:	2101      	movs	r1, #1
 800c6d4:	430a      	orrs	r2, r1
 800c6d6:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c6d8:	4b8e      	ldr	r3, [pc, #568]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c6da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c6dc:	2201      	movs	r2, #1
 800c6de:	4013      	ands	r3, r2
 800c6e0:	613b      	str	r3, [r7, #16]
 800c6e2:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800c6e4:	215c      	movs	r1, #92	@ 0x5c
 800c6e6:	187b      	adds	r3, r7, r1
 800c6e8:	220c      	movs	r2, #12
 800c6ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c6ec:	187b      	adds	r3, r7, r1
 800c6ee:	2202      	movs	r2, #2
 800c6f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c6f2:	187b      	adds	r3, r7, r1
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c6f8:	187b      	adds	r3, r7, r1
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800c6fe:	187b      	adds	r3, r7, r1
 800c700:	2207      	movs	r2, #7
 800c702:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c704:	187a      	adds	r2, r7, r1
 800c706:	23a0      	movs	r3, #160	@ 0xa0
 800c708:	05db      	lsls	r3, r3, #23
 800c70a:	0011      	movs	r1, r2
 800c70c:	0018      	movs	r0, r3
 800c70e:	f006 fd3b 	bl	8013188 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800c712:	4b81      	ldr	r3, [pc, #516]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c714:	4a81      	ldr	r2, [pc, #516]	@ (800c91c <HAL_UART_MspInit+0x2bc>)
 800c716:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800c718:	4b7f      	ldr	r3, [pc, #508]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c71a:	2247      	movs	r2, #71	@ 0x47
 800c71c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c71e:	4b7e      	ldr	r3, [pc, #504]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c720:	2200      	movs	r2, #0
 800c722:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c724:	4b7c      	ldr	r3, [pc, #496]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c726:	2200      	movs	r2, #0
 800c728:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c72a:	4b7b      	ldr	r3, [pc, #492]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c72c:	2280      	movs	r2, #128	@ 0x80
 800c72e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c730:	4b79      	ldr	r3, [pc, #484]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c732:	2200      	movs	r2, #0
 800c734:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c736:	4b78      	ldr	r3, [pc, #480]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c738:	2200      	movs	r2, #0
 800c73a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800c73c:	4b76      	ldr	r3, [pc, #472]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c73e:	2200      	movs	r2, #0
 800c740:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c742:	4b75      	ldr	r3, [pc, #468]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c744:	2200      	movs	r2, #0
 800c746:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800c748:	4b73      	ldr	r3, [pc, #460]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c74a:	0018      	movs	r0, r3
 800c74c:	f005 ff70 	bl	8012630 <HAL_DMA_Init>
 800c750:	1e03      	subs	r3, r0, #0
 800c752:	d001      	beq.n	800c758 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 800c754:	f7fe fab2 	bl	800acbc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2180      	movs	r1, #128	@ 0x80
 800c75c:	4a6e      	ldr	r2, [pc, #440]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c75e:	505a      	str	r2, [r3, r1]
 800c760:	4b6d      	ldr	r3, [pc, #436]	@ (800c918 <HAL_UART_MspInit+0x2b8>)
 800c762:	687a      	ldr	r2, [r7, #4]
 800c764:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 800c766:	4b6e      	ldr	r3, [pc, #440]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c768:	4a6e      	ldr	r2, [pc, #440]	@ (800c924 <HAL_UART_MspInit+0x2c4>)
 800c76a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800c76c:	4b6c      	ldr	r3, [pc, #432]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c76e:	2248      	movs	r2, #72	@ 0x48
 800c770:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c772:	4b6b      	ldr	r3, [pc, #428]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c774:	2210      	movs	r2, #16
 800c776:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c778:	4b69      	ldr	r3, [pc, #420]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c77a:	2200      	movs	r2, #0
 800c77c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c77e:	4b68      	ldr	r3, [pc, #416]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c780:	2280      	movs	r2, #128	@ 0x80
 800c782:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c784:	4b66      	ldr	r3, [pc, #408]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c786:	2200      	movs	r2, #0
 800c788:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c78a:	4b65      	ldr	r3, [pc, #404]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c78c:	2200      	movs	r2, #0
 800c78e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800c790:	4b63      	ldr	r3, [pc, #396]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c792:	2200      	movs	r2, #0
 800c794:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c796:	4b62      	ldr	r3, [pc, #392]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c798:	2200      	movs	r2, #0
 800c79a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800c79c:	4b60      	ldr	r3, [pc, #384]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c79e:	0018      	movs	r0, r3
 800c7a0:	f005 ff46 	bl	8012630 <HAL_DMA_Init>
 800c7a4:	1e03      	subs	r3, r0, #0
 800c7a6:	d001      	beq.n	800c7ac <HAL_UART_MspInit+0x14c>
    {
      Error_Handler();
 800c7a8:	f7fe fa88 	bl	800acbc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	4a5c      	ldr	r2, [pc, #368]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c7b0:	67da      	str	r2, [r3, #124]	@ 0x7c
 800c7b2:	4b5b      	ldr	r3, [pc, #364]	@ (800c920 <HAL_UART_MspInit+0x2c0>)
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	2100      	movs	r1, #0
 800c7bc:	201c      	movs	r0, #28
 800c7be:	f005 fef5 	bl	80125ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 800c7c2:	201c      	movs	r0, #28
 800c7c4:	f005 ff07 	bl	80125d6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART4_MspInit 1 */

    /* USER CODE END USART4_MspInit 1 */
  }

}
 800c7c8:	e09e      	b.n	800c908 <HAL_UART_MspInit+0x2a8>
  else if(huart->Instance==USART4)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	4a56      	ldr	r2, [pc, #344]	@ (800c928 <HAL_UART_MspInit+0x2c8>)
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	d000      	beq.n	800c7d6 <HAL_UART_MspInit+0x176>
 800c7d4:	e098      	b.n	800c908 <HAL_UART_MspInit+0x2a8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART4;
 800c7d6:	2118      	movs	r1, #24
 800c7d8:	187b      	adds	r3, r7, r1
 800c7da:	2280      	movs	r2, #128	@ 0x80
 800c7dc:	0292      	lsls	r2, r2, #10
 800c7de:	601a      	str	r2, [r3, #0]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c7e0:	187b      	adds	r3, r7, r1
 800c7e2:	0018      	movs	r0, r3
 800c7e4:	f00a f86e 	bl	80168c4 <HAL_RCCEx_PeriphCLKConfig>
 800c7e8:	1e03      	subs	r3, r0, #0
 800c7ea:	d001      	beq.n	800c7f0 <HAL_UART_MspInit+0x190>
      Error_Handler();
 800c7ec:	f7fe fa66 	bl	800acbc <Error_Handler>
    __HAL_RCC_USART4_CLK_ENABLE();
 800c7f0:	4b48      	ldr	r3, [pc, #288]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c7f2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c7f4:	4b47      	ldr	r3, [pc, #284]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c7f6:	2180      	movs	r1, #128	@ 0x80
 800c7f8:	0309      	lsls	r1, r1, #12
 800c7fa:	430a      	orrs	r2, r1
 800c7fc:	659a      	str	r2, [r3, #88]	@ 0x58
 800c7fe:	4b45      	ldr	r3, [pc, #276]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c800:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c802:	2380      	movs	r3, #128	@ 0x80
 800c804:	031b      	lsls	r3, r3, #12
 800c806:	4013      	ands	r3, r2
 800c808:	60fb      	str	r3, [r7, #12]
 800c80a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c80c:	4b41      	ldr	r3, [pc, #260]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c80e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c810:	4b40      	ldr	r3, [pc, #256]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c812:	2101      	movs	r1, #1
 800c814:	430a      	orrs	r2, r1
 800c816:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c818:	4b3e      	ldr	r3, [pc, #248]	@ (800c914 <HAL_UART_MspInit+0x2b4>)
 800c81a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c81c:	2201      	movs	r2, #1
 800c81e:	4013      	ands	r3, r2
 800c820:	60bb      	str	r3, [r7, #8]
 800c822:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c824:	215c      	movs	r1, #92	@ 0x5c
 800c826:	187b      	adds	r3, r7, r1
 800c828:	2203      	movs	r2, #3
 800c82a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c82c:	187b      	adds	r3, r7, r1
 800c82e:	2202      	movs	r2, #2
 800c830:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c832:	187b      	adds	r3, r7, r1
 800c834:	2200      	movs	r2, #0
 800c836:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c838:	187b      	adds	r3, r7, r1
 800c83a:	2200      	movs	r2, #0
 800c83c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART4;
 800c83e:	187b      	adds	r3, r7, r1
 800c840:	2208      	movs	r2, #8
 800c842:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c844:	187a      	adds	r2, r7, r1
 800c846:	23a0      	movs	r3, #160	@ 0xa0
 800c848:	05db      	lsls	r3, r3, #23
 800c84a:	0011      	movs	r1, r2
 800c84c:	0018      	movs	r0, r3
 800c84e:	f006 fc9b 	bl	8013188 <HAL_GPIO_Init>
    hdma_usart4_rx.Instance = DMA1_Channel2;
 800c852:	4b36      	ldr	r3, [pc, #216]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c854:	4a36      	ldr	r2, [pc, #216]	@ (800c930 <HAL_UART_MspInit+0x2d0>)
 800c856:	601a      	str	r2, [r3, #0]
    hdma_usart4_rx.Init.Request = DMA_REQUEST_USART4_RX;
 800c858:	4b34      	ldr	r3, [pc, #208]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c85a:	224b      	movs	r2, #75	@ 0x4b
 800c85c:	605a      	str	r2, [r3, #4]
    hdma_usart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c85e:	4b33      	ldr	r3, [pc, #204]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c860:	2200      	movs	r2, #0
 800c862:	609a      	str	r2, [r3, #8]
    hdma_usart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c864:	4b31      	ldr	r3, [pc, #196]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c866:	2200      	movs	r2, #0
 800c868:	60da      	str	r2, [r3, #12]
    hdma_usart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c86a:	4b30      	ldr	r3, [pc, #192]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c86c:	2280      	movs	r2, #128	@ 0x80
 800c86e:	611a      	str	r2, [r3, #16]
    hdma_usart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c870:	4b2e      	ldr	r3, [pc, #184]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c872:	2200      	movs	r2, #0
 800c874:	615a      	str	r2, [r3, #20]
    hdma_usart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c876:	4b2d      	ldr	r3, [pc, #180]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c878:	2200      	movs	r2, #0
 800c87a:	619a      	str	r2, [r3, #24]
    hdma_usart4_rx.Init.Mode = DMA_NORMAL;
 800c87c:	4b2b      	ldr	r3, [pc, #172]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c87e:	2200      	movs	r2, #0
 800c880:	61da      	str	r2, [r3, #28]
    hdma_usart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c882:	4b2a      	ldr	r3, [pc, #168]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c884:	2200      	movs	r2, #0
 800c886:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_rx) != HAL_OK)
 800c888:	4b28      	ldr	r3, [pc, #160]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c88a:	0018      	movs	r0, r3
 800c88c:	f005 fed0 	bl	8012630 <HAL_DMA_Init>
 800c890:	1e03      	subs	r3, r0, #0
 800c892:	d001      	beq.n	800c898 <HAL_UART_MspInit+0x238>
      Error_Handler();
 800c894:	f7fe fa12 	bl	800acbc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart4_rx);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2180      	movs	r1, #128	@ 0x80
 800c89c:	4a23      	ldr	r2, [pc, #140]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c89e:	505a      	str	r2, [r3, r1]
 800c8a0:	4b22      	ldr	r3, [pc, #136]	@ (800c92c <HAL_UART_MspInit+0x2cc>)
 800c8a2:	687a      	ldr	r2, [r7, #4]
 800c8a4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart4_tx.Instance = DMA1_Channel3;
 800c8a6:	4b23      	ldr	r3, [pc, #140]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8a8:	4a23      	ldr	r2, [pc, #140]	@ (800c938 <HAL_UART_MspInit+0x2d8>)
 800c8aa:	601a      	str	r2, [r3, #0]
    hdma_usart4_tx.Init.Request = DMA_REQUEST_USART4_TX;
 800c8ac:	4b21      	ldr	r3, [pc, #132]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8ae:	224c      	movs	r2, #76	@ 0x4c
 800c8b0:	605a      	str	r2, [r3, #4]
    hdma_usart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c8b2:	4b20      	ldr	r3, [pc, #128]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8b4:	2210      	movs	r2, #16
 800c8b6:	609a      	str	r2, [r3, #8]
    hdma_usart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c8b8:	4b1e      	ldr	r3, [pc, #120]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	60da      	str	r2, [r3, #12]
    hdma_usart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c8be:	4b1d      	ldr	r3, [pc, #116]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8c0:	2280      	movs	r2, #128	@ 0x80
 800c8c2:	611a      	str	r2, [r3, #16]
    hdma_usart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c8c4:	4b1b      	ldr	r3, [pc, #108]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	615a      	str	r2, [r3, #20]
    hdma_usart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c8ca:	4b1a      	ldr	r3, [pc, #104]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	619a      	str	r2, [r3, #24]
    hdma_usart4_tx.Init.Mode = DMA_NORMAL;
 800c8d0:	4b18      	ldr	r3, [pc, #96]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	61da      	str	r2, [r3, #28]
    hdma_usart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c8d6:	4b17      	ldr	r3, [pc, #92]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8d8:	2200      	movs	r2, #0
 800c8da:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_tx) != HAL_OK)
 800c8dc:	4b15      	ldr	r3, [pc, #84]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8de:	0018      	movs	r0, r3
 800c8e0:	f005 fea6 	bl	8012630 <HAL_DMA_Init>
 800c8e4:	1e03      	subs	r3, r0, #0
 800c8e6:	d001      	beq.n	800c8ec <HAL_UART_MspInit+0x28c>
      Error_Handler();
 800c8e8:	f7fe f9e8 	bl	800acbc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart4_tx);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	4a11      	ldr	r2, [pc, #68]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8f0:	67da      	str	r2, [r3, #124]	@ 0x7c
 800c8f2:	4b10      	ldr	r3, [pc, #64]	@ (800c934 <HAL_UART_MspInit+0x2d4>)
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART4_LPUART3_IRQn, 0, 0);
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	2100      	movs	r1, #0
 800c8fc:	201e      	movs	r0, #30
 800c8fe:	f005 fe55 	bl	80125ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_LPUART3_IRQn);
 800c902:	201e      	movs	r0, #30
 800c904:	f005 fe67 	bl	80125d6 <HAL_NVIC_EnableIRQ>
}
 800c908:	46c0      	nop			@ (mov r8, r8)
 800c90a:	46bd      	mov	sp, r7
 800c90c:	b01d      	add	sp, #116	@ 0x74
 800c90e:	bd90      	pop	{r4, r7, pc}
 800c910:	40004400 	.word	0x40004400
 800c914:	40021000 	.word	0x40021000
 800c918:	20000754 	.word	0x20000754
 800c91c:	40020058 	.word	0x40020058
 800c920:	200007b4 	.word	0x200007b4
 800c924:	40020044 	.word	0x40020044
 800c928:	40004c00 	.word	0x40004c00
 800c92c:	20000814 	.word	0x20000814
 800c930:	4002001c 	.word	0x4002001c
 800c934:	20000874 	.word	0x20000874
 800c938:	40020030 	.word	0x40020030

0800c93c <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b082      	sub	sp, #8
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	4a20      	ldr	r2, [pc, #128]	@ (800c9cc <HAL_UART_MspDeInit+0x90>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d11a      	bne.n	800c984 <HAL_UART_MspDeInit+0x48>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800c94e:	4b20      	ldr	r3, [pc, #128]	@ (800c9d0 <HAL_UART_MspDeInit+0x94>)
 800c950:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c952:	4b1f      	ldr	r3, [pc, #124]	@ (800c9d0 <HAL_UART_MspDeInit+0x94>)
 800c954:	491f      	ldr	r1, [pc, #124]	@ (800c9d4 <HAL_UART_MspDeInit+0x98>)
 800c956:	400a      	ands	r2, r1
 800c958:	659a      	str	r2, [r3, #88]	@ 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800c95a:	23a0      	movs	r3, #160	@ 0xa0
 800c95c:	05db      	lsls	r3, r3, #23
 800c95e:	210c      	movs	r1, #12
 800c960:	0018      	movs	r0, r3
 800c962:	f006 fd85 	bl	8013470 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2280      	movs	r2, #128	@ 0x80
 800c96a:	589b      	ldr	r3, [r3, r2]
 800c96c:	0018      	movs	r0, r3
 800c96e:	f005 ff0b 	bl	8012788 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c976:	0018      	movs	r0, r3
 800c978:	f005 ff06 	bl	8012788 <HAL_DMA_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_LPUART2_IRQn);
 800c97c:	201c      	movs	r0, #28
 800c97e:	f005 fe3a 	bl	80125f6 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART4_MspDeInit 1 */

    /* USER CODE END USART4_MspDeInit 1 */
  }

}
 800c982:	e01e      	b.n	800c9c2 <HAL_UART_MspDeInit+0x86>
  else if(huart->Instance==USART4)
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	4a13      	ldr	r2, [pc, #76]	@ (800c9d8 <HAL_UART_MspDeInit+0x9c>)
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d119      	bne.n	800c9c2 <HAL_UART_MspDeInit+0x86>
    __HAL_RCC_USART4_CLK_DISABLE();
 800c98e:	4b10      	ldr	r3, [pc, #64]	@ (800c9d0 <HAL_UART_MspDeInit+0x94>)
 800c990:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c992:	4b0f      	ldr	r3, [pc, #60]	@ (800c9d0 <HAL_UART_MspDeInit+0x94>)
 800c994:	4911      	ldr	r1, [pc, #68]	@ (800c9dc <HAL_UART_MspDeInit+0xa0>)
 800c996:	400a      	ands	r2, r1
 800c998:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800c99a:	23a0      	movs	r3, #160	@ 0xa0
 800c99c:	05db      	lsls	r3, r3, #23
 800c99e:	2103      	movs	r1, #3
 800c9a0:	0018      	movs	r0, r3
 800c9a2:	f006 fd65 	bl	8013470 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	2280      	movs	r2, #128	@ 0x80
 800c9aa:	589b      	ldr	r3, [r3, r2]
 800c9ac:	0018      	movs	r0, r3
 800c9ae:	f005 feeb 	bl	8012788 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c9b6:	0018      	movs	r0, r3
 800c9b8:	f005 fee6 	bl	8012788 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART4_LPUART3_IRQn);
 800c9bc:	201e      	movs	r0, #30
 800c9be:	f005 fe1a 	bl	80125f6 <HAL_NVIC_DisableIRQ>
}
 800c9c2:	46c0      	nop			@ (mov r8, r8)
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	b002      	add	sp, #8
 800c9c8:	bd80      	pop	{r7, pc}
 800c9ca:	46c0      	nop			@ (mov r8, r8)
 800c9cc:	40004400 	.word	0x40004400
 800c9d0:	40021000 	.word	0x40021000
 800c9d4:	fffdffff 	.word	0xfffdffff
 800c9d8:	40004c00 	.word	0x40004c00
 800c9dc:	fff7ffff 	.word	0xfff7ffff

0800c9e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800c9e4:	46c0      	nop			@ (mov r8, r8)
 800c9e6:	e7fd      	b.n	800c9e4 <NMI_Handler+0x4>

0800c9e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800c9ec:	46c0      	nop			@ (mov r8, r8)
 800c9ee:	e7fd      	b.n	800c9ec <HardFault_Handler+0x4>

0800c9f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800c9f4:	46c0      	nop			@ (mov r8, r8)
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	bd80      	pop	{r7, pc}

0800c9fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800c9fa:	b580      	push	{r7, lr}
 800c9fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800c9fe:	46c0      	nop			@ (mov r8, r8)
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ca08:	f005 fcaa 	bl	8012360 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ca0c:	46c0      	nop			@ (mov r8, r8)
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}

0800ca12 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800ca12:	b580      	push	{r7, lr}
 800ca14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800ca16:	2380      	movs	r3, #128	@ 0x80
 800ca18:	021b      	lsls	r3, r3, #8
 800ca1a:	0018      	movs	r0, r3
 800ca1c:	f006 fe42 	bl	80136a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800ca20:	46c0      	nop			@ (mov r8, r8)
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
	...

0800ca28 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart4_rx);
 800ca2c:	4b05      	ldr	r3, [pc, #20]	@ (800ca44 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800ca2e:	0018      	movs	r0, r3
 800ca30:	f006 f890 	bl	8012b54 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart4_tx);
 800ca34:	4b04      	ldr	r3, [pc, #16]	@ (800ca48 <DMA1_Channel2_3_IRQHandler+0x20>)
 800ca36:	0018      	movs	r0, r3
 800ca38:	f006 f88c 	bl	8012b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800ca3c:	46c0      	nop			@ (mov r8, r8)
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}
 800ca42:	46c0      	nop			@ (mov r8, r8)
 800ca44:	20000814 	.word	0x20000814
 800ca48:	20000874 	.word	0x20000874

0800ca4c <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX_OVR_IT + DMA1 channel 4 to 7 + DMA2 channel 1 to 5.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler(void)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800ca50:	4b09      	ldr	r3, [pc, #36]	@ (800ca78 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x2c>)
 800ca52:	0018      	movs	r0, r3
 800ca54:	f006 f87e 	bl	8012b54 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800ca58:	4b08      	ldr	r3, [pc, #32]	@ (800ca7c <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x30>)
 800ca5a:	0018      	movs	r0, r3
 800ca5c:	f006 f87a 	bl	8012b54 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800ca60:	4b07      	ldr	r3, [pc, #28]	@ (800ca80 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x34>)
 800ca62:	0018      	movs	r0, r3
 800ca64:	f006 f876 	bl	8012b54 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800ca68:	4b06      	ldr	r3, [pc, #24]	@ (800ca84 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x38>)
 800ca6a:	0018      	movs	r0, r3
 800ca6c:	f006 f872 	bl	8012b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 1 */
}
 800ca70:	46c0      	nop			@ (mov r8, r8)
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bd80      	pop	{r7, pc}
 800ca76:	46c0      	nop			@ (mov r8, r8)
 800ca78:	200007b4 	.word	0x200007b4
 800ca7c:	20000754 	.word	0x20000754
 800ca80:	200004a4 	.word	0x200004a4
 800ca84:	20000444 	.word	0x20000444

0800ca88 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 800ca8c:	4b09      	ldr	r3, [pc, #36]	@ (800cab4 <I2C1_IRQHandler+0x2c>)
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	699a      	ldr	r2, [r3, #24]
 800ca92:	23e0      	movs	r3, #224	@ 0xe0
 800ca94:	00db      	lsls	r3, r3, #3
 800ca96:	4013      	ands	r3, r2
 800ca98:	d004      	beq.n	800caa4 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800ca9a:	4b06      	ldr	r3, [pc, #24]	@ (800cab4 <I2C1_IRQHandler+0x2c>)
 800ca9c:	0018      	movs	r0, r3
 800ca9e:	f007 f93b 	bl	8013d18 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800caa2:	e003      	b.n	800caac <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800caa4:	4b03      	ldr	r3, [pc, #12]	@ (800cab4 <I2C1_IRQHandler+0x2c>)
 800caa6:	0018      	movs	r0, r3
 800caa8:	f007 f91c 	bl	8013ce4 <HAL_I2C_EV_IRQHandler>
}
 800caac:	46c0      	nop			@ (mov r8, r8)
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}
 800cab2:	46c0      	nop			@ (mov r8, r8)
 800cab4:	200003f0 	.word	0x200003f0

0800cab8 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt (combined with EXTI 26) + LPUART2 global interrupt (combined with EXTI lines 35).
  */
void USART2_LPUART2_IRQHandler(void)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800cabc:	4b03      	ldr	r3, [pc, #12]	@ (800cacc <USART2_LPUART2_IRQHandler+0x14>)
 800cabe:	0018      	movs	r0, r3
 800cac0:	f00c fdd8 	bl	8019674 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 800cac4:	46c0      	nop			@ (mov r8, r8)
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	46c0      	nop			@ (mov r8, r8)
 800cacc:	2000062c 	.word	0x2000062c

0800cad0 <USART4_LPUART3_IRQHandler>:

/**
  * @brief This function handles USART4 global interrupt (combined with EXTI 20) + LPUART3 (combined with EXTI lines 34).
  */
void USART4_LPUART3_IRQHandler(void)
{
 800cad0:	b580      	push	{r7, lr}
 800cad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_LPUART3_IRQn 0 */

  /* USER CODE END USART4_LPUART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800cad4:	4b03      	ldr	r3, [pc, #12]	@ (800cae4 <USART4_LPUART3_IRQHandler+0x14>)
 800cad6:	0018      	movs	r0, r3
 800cad8:	f00c fdcc 	bl	8019674 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_LPUART3_IRQn 1 */

  /* USER CODE END USART4_LPUART3_IRQn 1 */
}
 800cadc:	46c0      	nop			@ (mov r8, r8)
 800cade:	46bd      	mov	sp, r7
 800cae0:	bd80      	pop	{r7, pc}
 800cae2:	46c0      	nop			@ (mov r8, r8)
 800cae4:	200006c0 	.word	0x200006c0

0800cae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b086      	sub	sp, #24
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800caf0:	4a14      	ldr	r2, [pc, #80]	@ (800cb44 <_sbrk+0x5c>)
 800caf2:	4b15      	ldr	r3, [pc, #84]	@ (800cb48 <_sbrk+0x60>)
 800caf4:	1ad3      	subs	r3, r2, r3
 800caf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800caf8:	697b      	ldr	r3, [r7, #20]
 800cafa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800cafc:	4b13      	ldr	r3, [pc, #76]	@ (800cb4c <_sbrk+0x64>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d102      	bne.n	800cb0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800cb04:	4b11      	ldr	r3, [pc, #68]	@ (800cb4c <_sbrk+0x64>)
 800cb06:	4a12      	ldr	r2, [pc, #72]	@ (800cb50 <_sbrk+0x68>)
 800cb08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800cb0a:	4b10      	ldr	r3, [pc, #64]	@ (800cb4c <_sbrk+0x64>)
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	18d3      	adds	r3, r2, r3
 800cb12:	693a      	ldr	r2, [r7, #16]
 800cb14:	429a      	cmp	r2, r3
 800cb16:	d207      	bcs.n	800cb28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800cb18:	f00e f9ee 	bl	801aef8 <__errno>
 800cb1c:	0003      	movs	r3, r0
 800cb1e:	220c      	movs	r2, #12
 800cb20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800cb22:	2301      	movs	r3, #1
 800cb24:	425b      	negs	r3, r3
 800cb26:	e009      	b.n	800cb3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800cb28:	4b08      	ldr	r3, [pc, #32]	@ (800cb4c <_sbrk+0x64>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800cb2e:	4b07      	ldr	r3, [pc, #28]	@ (800cb4c <_sbrk+0x64>)
 800cb30:	681a      	ldr	r2, [r3, #0]
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	18d2      	adds	r2, r2, r3
 800cb36:	4b05      	ldr	r3, [pc, #20]	@ (800cb4c <_sbrk+0x64>)
 800cb38:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
}
 800cb3c:	0018      	movs	r0, r3
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	b006      	add	sp, #24
 800cb42:	bd80      	pop	{r7, pc}
 800cb44:	20008000 	.word	0x20008000
 800cb48:	00000400 	.word	0x00000400
 800cb4c:	200021e0 	.word	0x200021e0
 800cb50:	200023a8 	.word	0x200023a8

0800cb54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b082      	sub	sp, #8
 800cb58:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cb5a:	4b12      	ldr	r3, [pc, #72]	@ (800cba4 <SystemInit+0x50>)
 800cb5c:	2280      	movs	r2, #128	@ 0x80
 800cb5e:	0512      	lsls	r2, r2, #20
 800cb60:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 800cb62:	4a11      	ldr	r2, [pc, #68]	@ (800cba8 <SystemInit+0x54>)
 800cb64:	2380      	movs	r3, #128	@ 0x80
 800cb66:	58d3      	ldr	r3, [r2, r3]
 800cb68:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 800cb6a:	4b0f      	ldr	r3, [pc, #60]	@ (800cba8 <SystemInit+0x54>)
 800cb6c:	6a1b      	ldr	r3, [r3, #32]
 800cb6e:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 800cb70:	687a      	ldr	r2, [r7, #4]
 800cb72:	2380      	movs	r3, #128	@ 0x80
 800cb74:	025b      	lsls	r3, r3, #9
 800cb76:	4013      	ands	r3, r2
 800cb78:	d010      	beq.n	800cb9c <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	22ff      	movs	r2, #255	@ 0xff
 800cb7e:	4013      	ands	r3, r2
 800cb80:	2bcc      	cmp	r3, #204	@ 0xcc
 800cb82:	d00b      	beq.n	800cb9c <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	22ff      	movs	r2, #255	@ 0xff
 800cb88:	4013      	ands	r3, r2
 800cb8a:	2baa      	cmp	r3, #170	@ 0xaa
 800cb8c:	d006      	beq.n	800cb9c <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 800cb8e:	4b06      	ldr	r3, [pc, #24]	@ (800cba8 <SystemInit+0x54>)
 800cb90:	681a      	ldr	r2, [r3, #0]
 800cb92:	4b05      	ldr	r3, [pc, #20]	@ (800cba8 <SystemInit+0x54>)
 800cb94:	2180      	movs	r1, #128	@ 0x80
 800cb96:	02c9      	lsls	r1, r1, #11
 800cb98:	430a      	orrs	r2, r1
 800cb9a:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 800cb9c:	46c0      	nop			@ (mov r8, r8)
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	b002      	add	sp, #8
 800cba2:	bd80      	pop	{r7, pc}
 800cba4:	e000ed00 	.word	0xe000ed00
 800cba8:	40022000 	.word	0x40022000

0800cbac <temper>:
// Muestreo y Conversion de los OPAMPS a Temperatura
void muestreoOPAMx(	uint16_t * muestraOPx, uint16_t * promedioOPx, uint8_t *countOPx,
					int * sensorEntOPx, int * sensorFracOPx);


void temper(void){
 800cbac:	b580      	push	{r7, lr}
 800cbae:	af00      	add	r7, sp, #0


	cnttemp++;
 800cbb0:	4bc3      	ldr	r3, [pc, #780]	@ (800cec0 <temper+0x314>)
 800cbb2:	781b      	ldrb	r3, [r3, #0]
 800cbb4:	3301      	adds	r3, #1
 800cbb6:	b2da      	uxtb	r2, r3
 800cbb8:	4bc1      	ldr	r3, [pc, #772]	@ (800cec0 <temper+0x314>)
 800cbba:	701a      	strb	r2, [r3, #0]
	//A = cnttemp;

	if(cnttemp >= 50) 	   //Manuel 07-Mar-2022	$64;		/ cntemp es menor
 800cbbc:	4bc0      	ldr	r3, [pc, #768]	@ (800cec0 <temper+0x314>)
 800cbbe:	781b      	ldrb	r3, [r3, #0]
 800cbc0:	2b31      	cmp	r3, #49	@ 0x31
 800cbc2:	d800      	bhi.n	800cbc6 <temper+0x1a>
 800cbc4:	e2dd      	b.n	800d182 <temper+0x5d6>
		goto tempe05;  // S no tomes muestras
 800cbc6:	46c0      	nop			@ (mov r8, r8)
	goto fintemp;      // No, sincroniza la lectura con el dgito 1

tempe05:
		decwreg(&retcncfa); // Decrementa tiempo para liberar fallas
 800cbc8:	4bbe      	ldr	r3, [pc, #760]	@ (800cec4 <temper+0x318>)
 800cbca:	0018      	movs	r0, r3
 800cbcc:	f7fa fd21 	bl	8007612 <decwreg>
		decwreg(&retcncfe);
 800cbd0:	4bbd      	ldr	r3, [pc, #756]	@ (800cec8 <temper+0x31c>)
 800cbd2:	0018      	movs	r0, r3
 800cbd4:	f7fa fd1d 	bl	8007612 <decwreg>
		decwreg(&retcncfr);
 800cbd8:	4bbc      	ldr	r3, [pc, #752]	@ (800cecc <temper+0x320>)
 800cbda:	0018      	movs	r0, r3
 800cbdc:	f7fa fd19 	bl	8007612 <decwreg>
		//decwreg(&retcncfc);
temper_j00:
		cnttemp = 0;   	   // Inicia el contador de 100 ms
 800cbe0:	4bb7      	ldr	r3, [pc, #732]	@ (800cec0 <temper+0x314>)
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	701a      	strb	r2, [r3, #0]

//-------------------------------------------------------------------------------------------------
//-------------Tercer sensor de temperatura--------------------------------------------------------

											//ADC Temperatura Salida de aire		        // Habilitar el canal 0 en la secuencia de conversin usando la directiva definida
	ADC1->CHSELR = 0;
 800cbe6:	4bba      	ldr	r3, [pc, #744]	@ (800ced0 <temper+0x324>)
 800cbe8:	2200      	movs	r2, #0
 800cbea:	629a      	str	r2, [r3, #40]	@ 0x28
	ADC1->CHSELR |= ADC_CHSELR_CHSEL18;  // Canal 0
 800cbec:	4bb8      	ldr	r3, [pc, #736]	@ (800ced0 <temper+0x324>)
 800cbee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cbf0:	4bb7      	ldr	r3, [pc, #732]	@ (800ced0 <temper+0x324>)
 800cbf2:	2180      	movs	r1, #128	@ 0x80
 800cbf4:	02c9      	lsls	r1, r1, #11
 800cbf6:	430a      	orrs	r2, r1
 800cbf8:	629a      	str	r2, [r3, #40]	@ 0x28
	capturaAD();
 800cbfa:	f000 fc63 	bl	800d4c4 <capturaAD>
lookshort_S3:
	//Y_A();
	//Y = adcramh;
	//A = edorefri;

	if(edorefri == 1)
 800cbfe:	4bb5      	ldr	r3, [pc, #724]	@ (800ced4 <temper+0x328>)
 800cc00:	781b      	ldrb	r3, [r3, #0]
 800cc02:	2b01      	cmp	r3, #1
 800cc04:	d005      	beq.n	800cc12 <temper+0x66>
		goto cmp_man_01_s03;    		// En autoprueba deja estos lmites
	if(adcramh < 950)                 	// Lmite superior 942 (4.6v (rt = 27.4k rs = 55))
 800cc06:	4bb4      	ldr	r3, [pc, #720]	@ (800ced8 <temper+0x32c>)
 800cc08:	881b      	ldrh	r3, [r3, #0]
 800cc0a:	4ab4      	ldr	r2, [pc, #720]	@ (800cedc <temper+0x330>)
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d808      	bhi.n	800cc22 <temper+0x76>
		goto lookopen_S03;      		// No, revise lmite inferior
 800cc10:	e010      	b.n	800cc34 <temper+0x88>
		goto cmp_man_01_s03;    		// En autoprueba deja estos lmites
 800cc12:	46c0      	nop			@ (mov r8, r8)
	goto sens_short_S03;

cmp_man_01_s03:
		if(adcramh < 0x01C4)         // Lmite superior 0x1BE \  Lmites para autoprueba | Para una resistencia de 22 [Kohm]
 800cc14:	4bb0      	ldr	r3, [pc, #704]	@ (800ced8 <temper+0x32c>)
 800cc16:	881a      	ldrh	r2, [r3, #0]
 800cc18:	23e2      	movs	r3, #226	@ 0xe2
 800cc1a:	005b      	lsls	r3, r3, #1
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d308      	bcc.n	800cc32 <temper+0x86>
			goto lookopen_S03; // No, revise lmite inferior

sens_short_S03:
 800cc20:	e000      	b.n	800cc24 <temper+0x78>
	goto sens_short_S03;
 800cc22:	46c0      	nop			@ (mov r8, r8)
		//		BitSet(trefst2,4);     // Indica la falla (Sensor de salida en corto)
		//		BitClear(trefst2,5);   // Cancela la otras falla del sensor de salida
		Bset_Clear_trfst(&trefst2[0], &trefst2[0],4, 5);
 800cc24:	49ae      	ldr	r1, [pc, #696]	@ (800cee0 <temper+0x334>)
 800cc26:	48ae      	ldr	r0, [pc, #696]	@ (800cee0 <temper+0x334>)
 800cc28:	2305      	movs	r3, #5
 800cc2a:	2204      	movs	r2, #4
 800cc2c:	f000 fce6 	bl	800d5fc <Bset_Clear_trfst>

		goto loadret_S03;      // Carga el retardo de cancelacin
 800cc30:	e018      	b.n	800cc64 <temper+0xb8>
			goto lookopen_S03; // No, revise lmite inferior
 800cc32:	46c0      	nop			@ (mov r8, r8)

lookopen_S03:
		//A = edorefri;
		if(edorefri == 1)
 800cc34:	4ba7      	ldr	r3, [pc, #668]	@ (800ced4 <temper+0x328>)
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	2b01      	cmp	r3, #1
 800cc3a:	d004      	beq.n	800cc46 <temper+0x9a>
			goto cmp_man_02_S03;   // En autoprueba deja estos lmites

		if(adcramh >= 0x002B)            // Ajuste en comportamiento de la Falla del sensor evaporador
 800cc3c:	4ba6      	ldr	r3, [pc, #664]	@ (800ced8 <temper+0x32c>)
 800cc3e:	881b      	ldrh	r3, [r3, #0]
 800cc40:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc42:	d908      	bls.n	800cc56 <temper+0xaa>
			goto sens_ok_S03;      // S, indica sensor OK
 800cc44:	e013      	b.n	800cc6e <temper+0xc2>
			goto cmp_man_02_S03;   // En autoprueba deja estos lmites
 800cc46:	46c0      	nop			@ (mov r8, r8)
		goto sens_open_S03;

cmp_man_02_S03:
		if(adcramh >= 0x01AE)            // Lmite inferior 0x1B4 /  con tolerancia del 1% en el probador.
 800cc48:	4ba3      	ldr	r3, [pc, #652]	@ (800ced8 <temper+0x32c>)
 800cc4a:	881a      	ldrh	r2, [r3, #0]
 800cc4c:	23d7      	movs	r3, #215	@ 0xd7
 800cc4e:	005b      	lsls	r3, r3, #1
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d20b      	bcs.n	800cc6c <temper+0xc0>
			goto sens_ok_S03;      // S, indica sensor OK

sens_open_S03:
 800cc54:	e000      	b.n	800cc58 <temper+0xac>
		goto sens_open_S03;
 800cc56:	46c0      	nop			@ (mov r8, r8)
		Bset_Clear_trfst(&trefst2[0], &trefst2[0],5, 4);
 800cc58:	49a1      	ldr	r1, [pc, #644]	@ (800cee0 <temper+0x334>)
 800cc5a:	48a1      	ldr	r0, [pc, #644]	@ (800cee0 <temper+0x334>)
 800cc5c:	2304      	movs	r3, #4
 800cc5e:	2205      	movs	r2, #5
 800cc60:	f000 fccc 	bl	800d5fc <Bset_Clear_trfst>
//		BitSet(trefst2,5);         // Indica la falla (Sensor de salida abierto)
//		BitClear(trefst2,4);       // Cancela la otras falla del sensor de salida

loadret_S03:
		retcncfr = 0x0F;           // Carga retardo de cancelacin de falla; 1.5 segundos
 800cc64:	4b99      	ldr	r3, [pc, #612]	@ (800cecc <temper+0x320>)
 800cc66:	220f      	movs	r2, #15
 800cc68:	701a      	strb	r2, [r3, #0]
		goto tempeLoad_s03;
 800cc6a:	e00c      	b.n	800cc86 <temper+0xda>
			goto sens_ok_S03;      // S, indica sensor OK
 800cc6c:	46c0      	nop			@ (mov r8, r8)

sens_ok_S03:
		//A = retcncfr;
		if(retcncfr != 0)                 // Ya se agot el retardo?
 800cc6e:	4b97      	ldr	r3, [pc, #604]	@ (800cecc <temper+0x320>)
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d106      	bne.n	800cc84 <temper+0xd8>
			goto tempeLoad_s03;
		Bclear_Clear_trfst(&trefst2[0], &trefst2[0],4, 5);
 800cc76:	499a      	ldr	r1, [pc, #616]	@ (800cee0 <temper+0x334>)
 800cc78:	4899      	ldr	r0, [pc, #612]	@ (800cee0 <temper+0x334>)
 800cc7a:	2305      	movs	r3, #5
 800cc7c:	2204      	movs	r2, #4
 800cc7e:	f000 fcd8 	bl	800d632 <Bclear_Clear_trfst>
 800cc82:	e000      	b.n	800cc86 <temper+0xda>
			goto tempeLoad_s03;
 800cc84:	46c0      	nop			@ (mov r8, r8)
//		BitClear(trefst2,4);       // Cancela banderas de falla de sensor de salida
//		BitClear(trefst2,5);	   // Cancela banderas de falla de sensor de salida

tempeLoad_s03:
		tretram[cntmues] = adcramh;//////////////////////////////////////////////////////Reduccion de obtencion de muestra
 800cc86:	4b97      	ldr	r3, [pc, #604]	@ (800cee4 <temper+0x338>)
 800cc88:	781b      	ldrb	r3, [r3, #0]
 800cc8a:	001a      	movs	r2, r3
 800cc8c:	4b92      	ldr	r3, [pc, #584]	@ (800ced8 <temper+0x32c>)
 800cc8e:	8819      	ldrh	r1, [r3, #0]
 800cc90:	4b95      	ldr	r3, [pc, #596]	@ (800cee8 <temper+0x33c>)
 800cc92:	0052      	lsls	r2, r2, #1
 800cc94:	52d1      	strh	r1, [r2, r3]
//-------------------------------------------------------------------------------------------------
									//ADC Temperatura Enfriador

		ADC1->CHSELR = 0;
 800cc96:	4b8e      	ldr	r3, [pc, #568]	@ (800ced0 <temper+0x324>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL10;  // Canal 0
 800cc9c:	4b8c      	ldr	r3, [pc, #560]	@ (800ced0 <temper+0x324>)
 800cc9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cca0:	4b8b      	ldr	r3, [pc, #556]	@ (800ced0 <temper+0x324>)
 800cca2:	2180      	movs	r1, #128	@ 0x80
 800cca4:	00c9      	lsls	r1, r1, #3
 800cca6:	430a      	orrs	r2, r1
 800cca8:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD ();
 800ccaa:	f000 fc0b 	bl	800d4c4 <capturaAD>
cmp_shr:
		//Y_A();
		//Y = adcramh;
		//A = edorefri;

		if(edorefri == 1)
 800ccae:	4b89      	ldr	r3, [pc, #548]	@ (800ced4 <temper+0x328>)
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	2b01      	cmp	r3, #1
 800ccb4:	d005      	beq.n	800ccc2 <temper+0x116>
			goto cmp_man_01;   // En autoprueba deja estos lmites
		if(adcramh < 950)            // Lmite superior 942 (4.6v (rt = 27.4k rs = 55))
 800ccb6:	4b88      	ldr	r3, [pc, #544]	@ (800ced8 <temper+0x32c>)
 800ccb8:	881b      	ldrh	r3, [r3, #0]
 800ccba:	4a88      	ldr	r2, [pc, #544]	@ (800cedc <temper+0x330>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d808      	bhi.n	800ccd2 <temper+0x126>
			goto lookopen;     // No, revise lmite inferior
 800ccc0:	e010      	b.n	800cce4 <temper+0x138>
			goto cmp_man_01;   // En autoprueba deja estos lmites
 800ccc2:	46c0      	nop			@ (mov r8, r8)
		goto sens_short;

cmp_man_01:
		if(adcramh < 0x01C4)         // Lmite superior 0x1BE \  Lmites para autoprueba | Para una resistencia de 22 [Kohm]
 800ccc4:	4b84      	ldr	r3, [pc, #528]	@ (800ced8 <temper+0x32c>)
 800ccc6:	881a      	ldrh	r2, [r3, #0]
 800ccc8:	23e2      	movs	r3, #226	@ 0xe2
 800ccca:	005b      	lsls	r3, r3, #1
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d308      	bcc.n	800cce2 <temper+0x136>
			goto lookopen;     // No, revise lmite inferior

sens_short:
 800ccd0:	e000      	b.n	800ccd4 <temper+0x128>
		goto sens_short;
 800ccd2:	46c0      	nop			@ (mov r8, r8)
		Bset_Clear_trfst(&trefst[0], &trefst[0],0, 1);
 800ccd4:	4985      	ldr	r1, [pc, #532]	@ (800ceec <temper+0x340>)
 800ccd6:	4885      	ldr	r0, [pc, #532]	@ (800ceec <temper+0x340>)
 800ccd8:	2301      	movs	r3, #1
 800ccda:	2200      	movs	r2, #0
 800ccdc:	f000 fc8e 	bl	800d5fc <Bset_Clear_trfst>

//		BitSet(trefst,0);       //0x01;	/ Indica la falla (Sensor de ambiente en corto)
//		BitClear(trefst,1);     //0x02;	/ Cancela la otras falla del sensor de ambiente interno
		goto loadret;           // Carga el retardo de cancelacin
 800cce0:	e018      	b.n	800cd14 <temper+0x168>
			goto lookopen;     // No, revise lmite inferior
 800cce2:	46c0      	nop			@ (mov r8, r8)

lookopen:
		//A = edorefri;
		if(edorefri == 1)
 800cce4:	4b7b      	ldr	r3, [pc, #492]	@ (800ced4 <temper+0x328>)
 800cce6:	781b      	ldrb	r3, [r3, #0]
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d004      	beq.n	800ccf6 <temper+0x14a>
			goto cmp_man_02;    // En autoprueba deja estos lmites
		if(adcramh >= 0x002B)         // Ajuste en comportamiento de la Falla del sensor evaporador IJG 30/07/14
 800ccec:	4b7a      	ldr	r3, [pc, #488]	@ (800ced8 <temper+0x32c>)
 800ccee:	881b      	ldrh	r3, [r3, #0]
 800ccf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccf2:	d908      	bls.n	800cd06 <temper+0x15a>
			goto sens_ok;       // S, indica sensor OK
 800ccf4:	e016      	b.n	800cd24 <temper+0x178>
			goto cmp_man_02;    // En autoprueba deja estos lmites
 800ccf6:	46c0      	nop			@ (mov r8, r8)
		goto sens_open;

cmp_man_02:
		if(adcramh >= 0x01AE)         // Lmite inferior 0x1B4 /  con tolerancia del 1% en el probador.
 800ccf8:	4b77      	ldr	r3, [pc, #476]	@ (800ced8 <temper+0x32c>)
 800ccfa:	881a      	ldrh	r2, [r3, #0]
 800ccfc:	23d7      	movs	r3, #215	@ 0xd7
 800ccfe:	005b      	lsls	r3, r3, #1
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d20e      	bcs.n	800cd22 <temper+0x176>
			goto sens_ok;       // S, indica sensor OK

sens_open:
 800cd04:	e000      	b.n	800cd08 <temper+0x15c>
		goto sens_open;
 800cd06:	46c0      	nop			@ (mov r8, r8)
		Bset_Clear_trfst(&trefst[0], &trefst[0],1, 0);
 800cd08:	4978      	ldr	r1, [pc, #480]	@ (800ceec <temper+0x340>)
 800cd0a:	4878      	ldr	r0, [pc, #480]	@ (800ceec <temper+0x340>)
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	2201      	movs	r2, #1
 800cd10:	f000 fc74 	bl	800d5fc <Bset_Clear_trfst>
		//BitSet(trefst_aux,1);      //0x02;	/ Indica la falla (Sensor de ambiente abierto)
//		BitClear(trefst,0);    //0x01;	/ Cancela la otras falla del sensor de ambiente interno
		//BitClear(trefst_aux,0);    //0x01;	/ Cancela la otras falla del sensor de ambiente interno

loadret:
		retcncfa = 0x0F;   	   // Carga retardo de cancelacin de falla; 1.5 segundos
 800cd14:	4b6b      	ldr	r3, [pc, #428]	@ (800cec4 <temper+0x318>)
 800cd16:	220f      	movs	r2, #15
 800cd18:	701a      	strb	r2, [r3, #0]
		cnthold = 0;           // Cancela el retardo de retencin de display
 800cd1a:	4b75      	ldr	r3, [pc, #468]	@ (800cef0 <temper+0x344>)
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	701a      	strb	r2, [r3, #0]
		goto tempe13;
 800cd20:	e00d      	b.n	800cd3e <temper+0x192>
			goto sens_ok;       // S, indica sensor OK
 800cd22:	46c0      	nop			@ (mov r8, r8)

sens_ok:
		//A = retcncfa;
		if(retcncfa != 0)            // Ya se agot el retardo?
 800cd24:	4b67      	ldr	r3, [pc, #412]	@ (800cec4 <temper+0x318>)
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d107      	bne.n	800cd3c <temper+0x190>
			goto tempe13;
sens_ok10:
 800cd2c:	46c0      	nop			@ (mov r8, r8)
		Bclear_Clear_trfst(&trefst[0], &trefst[0],0, 1);
 800cd2e:	496f      	ldr	r1, [pc, #444]	@ (800ceec <temper+0x340>)
 800cd30:	486e      	ldr	r0, [pc, #440]	@ (800ceec <temper+0x340>)
 800cd32:	2301      	movs	r3, #1
 800cd34:	2200      	movs	r2, #0
 800cd36:	f000 fc7c 	bl	800d632 <Bclear_Clear_trfst>
 800cd3a:	e000      	b.n	800cd3e <temper+0x192>
			goto tempe13;
 800cd3c:	46c0      	nop			@ (mov r8, r8)
//		BitClear(trefst,0);   // Cancela banderas de falla de sensor de ambiente
//		BitClear(trefst,1);   // Cancela banderas de falla de sensor de ambiente

tempe13:
		tambram[cntmues] = adcramh;//////////////////////////////////////////////////////Reduccion de obtencion de muestra
 800cd3e:	4b69      	ldr	r3, [pc, #420]	@ (800cee4 <temper+0x338>)
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	001a      	movs	r2, r3
 800cd44:	4b64      	ldr	r3, [pc, #400]	@ (800ced8 <temper+0x32c>)
 800cd46:	8819      	ldrh	r1, [r3, #0]
 800cd48:	4b6a      	ldr	r3, [pc, #424]	@ (800cef4 <temper+0x348>)
 800cd4a:	0052      	lsls	r2, r2, #1
 800cd4c:	52d1      	strh	r1, [r2, r3]
//-------------------------------------------------------------------------------------------------
	//; ADC Temperatura Deshielo

		ADC1->CHSELR = 0;
 800cd4e:	4b60      	ldr	r3, [pc, #384]	@ (800ced0 <temper+0x324>)
 800cd50:	2200      	movs	r2, #0
 800cd52:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL14;  // Canal 0
 800cd54:	4b5e      	ldr	r3, [pc, #376]	@ (800ced0 <temper+0x324>)
 800cd56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cd58:	4b5d      	ldr	r3, [pc, #372]	@ (800ced0 <temper+0x324>)
 800cd5a:	2180      	movs	r1, #128	@ 0x80
 800cd5c:	01c9      	lsls	r1, r1, #7
 800cd5e:	430a      	orrs	r2, r1
 800cd60:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD ();
 800cd62:	f000 fbaf 	bl	800d4c4 <capturaAD>

		//Y_A();
		//Y = adcramh;
		//A = edorefri;

		if(edorefri == 1)
 800cd66:	4b5b      	ldr	r3, [pc, #364]	@ (800ced4 <temper+0x328>)
 800cd68:	781b      	ldrb	r3, [r3, #0]
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d005      	beq.n	800cd7a <temper+0x1ce>
			goto cmp_man_03;   // En autoprueba deja estos lmites
		if(adcramh < 950)            // Lmite superior 942 (4.6v (rt = 27.4k rs = 55))
 800cd6e:	4b5a      	ldr	r3, [pc, #360]	@ (800ced8 <temper+0x32c>)
 800cd70:	881b      	ldrh	r3, [r3, #0]
 800cd72:	4a5a      	ldr	r2, [pc, #360]	@ (800cedc <temper+0x330>)
 800cd74:	4293      	cmp	r3, r2
 800cd76:	d808      	bhi.n	800cd8a <temper+0x1de>
			goto lookopene;    // No, revise lmite inferior
 800cd78:	e010      	b.n	800cd9c <temper+0x1f0>
			goto cmp_man_03;   // En autoprueba deja estos lmites
 800cd7a:	46c0      	nop			@ (mov r8, r8)
		goto senshorte;

cmp_man_03:
	if(adcramh < 0x01C4)         // Lmite superior 0x1BE \  Lmites para autoprueba | Para una resistencia de 22 [Kohm]
 800cd7c:	4b56      	ldr	r3, [pc, #344]	@ (800ced8 <temper+0x32c>)
 800cd7e:	881a      	ldrh	r2, [r3, #0]
 800cd80:	23e2      	movs	r3, #226	@ 0xe2
 800cd82:	005b      	lsls	r3, r3, #1
 800cd84:	429a      	cmp	r2, r3
 800cd86:	d308      	bcc.n	800cd9a <temper+0x1ee>
		goto lookopene;    // No, revise lmite inferior

senshorte:
 800cd88:	e000      	b.n	800cd8c <temper+0x1e0>
		goto senshorte;
 800cd8a:	46c0      	nop			@ (mov r8, r8)
	Bset_Clear_trfst(&trefst[0], &trefst[0],2, 3);
 800cd8c:	4957      	ldr	r1, [pc, #348]	@ (800ceec <temper+0x340>)
 800cd8e:	4857      	ldr	r0, [pc, #348]	@ (800ceec <temper+0x340>)
 800cd90:	2303      	movs	r3, #3
 800cd92:	2202      	movs	r2, #2
 800cd94:	f000 fc32 	bl	800d5fc <Bset_Clear_trfst>

//	BitSet(trefst,2);      //0x04   / Indica sensor del evaporador en corto
//	BitClear(trefst,3);     //0x28;	/ Cancela las otras dos fallas del sensor de evaporador
	goto loadret2;         // Carga retardo de cancelacin de falla
 800cd98:	e018      	b.n	800cdcc <temper+0x220>
		goto lookopene;    // No, revise lmite inferior
 800cd9a:	46c0      	nop			@ (mov r8, r8)

lookopene:
	//A = edorefri;
	if(edorefri == 1)
 800cd9c:	4b4d      	ldr	r3, [pc, #308]	@ (800ced4 <temper+0x328>)
 800cd9e:	781b      	ldrb	r3, [r3, #0]
 800cda0:	2b01      	cmp	r3, #1
 800cda2:	d004      	beq.n	800cdae <temper+0x202>
		goto cmp_man_04;   // En autoprueba deja estos lmites
	if(adcramh >= 0x002B)        // Ajuste en comportamiento de la Falla del sensor evaporador IJG 30/07/14
 800cda4:	4b4c      	ldr	r3, [pc, #304]	@ (800ced8 <temper+0x32c>)
 800cda6:	881b      	ldrh	r3, [r3, #0]
 800cda8:	2b2a      	cmp	r3, #42	@ 0x2a
 800cdaa:	d908      	bls.n	800cdbe <temper+0x212>
		goto sens_oke;     // Si, entrega el dato medido y cancela las banderas de falla
 800cdac:	e013      	b.n	800cdd6 <temper+0x22a>
		goto cmp_man_04;   // En autoprueba deja estos lmites
 800cdae:	46c0      	nop			@ (mov r8, r8)
	goto sens_opene;

cmp_man_04:
	if(adcramh >= 0x01AE)        // Lmite inferior 0x1B4 /  con tolerancia del 1% en el probador.
 800cdb0:	4b49      	ldr	r3, [pc, #292]	@ (800ced8 <temper+0x32c>)
 800cdb2:	881a      	ldrh	r2, [r3, #0]
 800cdb4:	23d7      	movs	r3, #215	@ 0xd7
 800cdb6:	005b      	lsls	r3, r3, #1
 800cdb8:	429a      	cmp	r2, r3
 800cdba:	d20b      	bcs.n	800cdd4 <temper+0x228>
		goto sens_oke;     // Si, entrega el dato medido y cancela las banderas de falla

sens_opene:
 800cdbc:	e000      	b.n	800cdc0 <temper+0x214>
	goto sens_opene;
 800cdbe:	46c0      	nop			@ (mov r8, r8)
	Bset_Clear_trfst(&trefst[0], &trefst[0],3, 2);
 800cdc0:	494a      	ldr	r1, [pc, #296]	@ (800ceec <temper+0x340>)
 800cdc2:	484a      	ldr	r0, [pc, #296]	@ (800ceec <temper+0x340>)
 800cdc4:	2302      	movs	r3, #2
 800cdc6:	2203      	movs	r2, #3
 800cdc8:	f000 fc18 	bl	800d5fc <Bset_Clear_trfst>
//	BitSet(trefst,3);   //0x08;	/ Indica sensor del evaporador abierto
//	BitClear(trefst,2); //0x24;	/ Cancela las otras dos fallas del sensor de evaporador

loadret2:
	retcncfe = 0x14;    // Carga retardo de cancelacin de falla; 2 segundos
 800cdcc:	4b3e      	ldr	r3, [pc, #248]	@ (800cec8 <temper+0x31c>)
 800cdce:	2214      	movs	r2, #20
 800cdd0:	701a      	strb	r2, [r3, #0]
	goto tempe16;
 800cdd2:	e00c      	b.n	800cdee <temper+0x242>
		goto sens_oke;     // Si, entrega el dato medido y cancela las banderas de falla
 800cdd4:	46c0      	nop			@ (mov r8, r8)

sens_oke:
	//A = retcncfe;
	if(retcncfe != 0)          // Ya se agot el retardo?
 800cdd6:	4b3c      	ldr	r3, [pc, #240]	@ (800cec8 <temper+0x31c>)
 800cdd8:	781b      	ldrb	r3, [r3, #0]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d106      	bne.n	800cdec <temper+0x240>
		goto tempe16;
	Bclear_Clear_trfst(&trefst[0], &trefst[0],2, 3);
 800cdde:	4943      	ldr	r1, [pc, #268]	@ (800ceec <temper+0x340>)
 800cde0:	4842      	ldr	r0, [pc, #264]	@ (800ceec <temper+0x340>)
 800cde2:	2303      	movs	r3, #3
 800cde4:	2202      	movs	r2, #2
 800cde6:	f000 fc24 	bl	800d632 <Bclear_Clear_trfst>
 800cdea:	e000      	b.n	800cdee <temper+0x242>
		goto tempe16;
 800cdec:	46c0      	nop			@ (mov r8, r8)
//	BitClear(trefst,2); //0x0C;	/ Cancela indicaciones de falla del sensor del evaporador
//	BitClear(trefst,3); //0x0C;	/ Cancela indicaciones de falla del sensor del evaporador

tempe16:
	if(trefst[f_sdc]) //#f_sdc // El sensor del evaporador esta en corto?
 800cdee:	4b3f      	ldr	r3, [pc, #252]	@ (800ceec <temper+0x340>)
 800cdf0:	789b      	ldrb	r3, [r3, #2]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d004      	beq.n	800ce00 <temper+0x254>
	//if(GetRegFlagState(trefst_aux, 2)) //#f_sdc // El sensor del evaporador esta en corto?
		goto temper_j01;
 800cdf6:	46c0      	nop			@ (mov r8, r8)
	goto tempe16a;                 // No, revisa temperatura alta

temper_j01:
		adcramh = 0x000A;           // Carga el dato de temperatura del evaporador con < -50C
 800cdf8:	4b37      	ldr	r3, [pc, #220]	@ (800ced8 <temper+0x32c>)
 800cdfa:	220a      	movs	r2, #10
 800cdfc:	801a      	strh	r2, [r3, #0]
 800cdfe:	e000      	b.n	800ce02 <temper+0x256>
	goto tempe16a;                 // No, revisa temperatura alta
 800ce00:	46c0      	nop			@ (mov r8, r8)
tempe16a:
		tevaram[cntmues] = adcramh;//////////////////////////////////////////////////////Reduccion de obtencion de muestra
 800ce02:	4b38      	ldr	r3, [pc, #224]	@ (800cee4 <temper+0x338>)
 800ce04:	781b      	ldrb	r3, [r3, #0]
 800ce06:	001a      	movs	r2, r3
 800ce08:	4b33      	ldr	r3, [pc, #204]	@ (800ced8 <temper+0x32c>)
 800ce0a:	8819      	ldrh	r1, [r3, #0]
 800ce0c:	4b3a      	ldr	r3, [pc, #232]	@ (800cef8 <temper+0x34c>)
 800ce0e:	0052      	lsls	r2, r2, #1
 800ce10:	52d1      	strh	r1, [r2, r3]

		cntmues++;         //Incrementa el contador de muestra
 800ce12:	4b34      	ldr	r3, [pc, #208]	@ (800cee4 <temper+0x338>)
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	3301      	adds	r3, #1
 800ce18:	b2da      	uxtb	r2, r3
 800ce1a:	4b32      	ldr	r3, [pc, #200]	@ (800cee4 <temper+0x338>)
 800ce1c:	701a      	strb	r2, [r3, #0]
		A = cntmues;
 800ce1e:	4b31      	ldr	r3, [pc, #196]	@ (800cee4 <temper+0x338>)
 800ce20:	781a      	ldrb	r2, [r3, #0]
 800ce22:	4b36      	ldr	r3, [pc, #216]	@ (800cefc <temper+0x350>)
 800ce24:	701a      	strb	r2, [r3, #0]
		if(A >= 8)         // Ya fueron 8 muestras?
 800ce26:	4b35      	ldr	r3, [pc, #212]	@ (800cefc <temper+0x350>)
 800ce28:	781b      	ldrb	r3, [r3, #0]
 800ce2a:	2b07      	cmp	r3, #7
 800ce2c:	d800      	bhi.n	800ce30 <temper+0x284>
 800ce2e:	e1aa      	b.n	800d186 <temper+0x5da>
			goto tempe17;  // Si, obten el promedio
 800ce30:	46c0      	nop			@ (mov r8, r8)
		goto fintemp;

tempe17:

	resul = promedio_8(&tretram[0]);
 800ce32:	4b2d      	ldr	r3, [pc, #180]	@ (800cee8 <temper+0x33c>)
 800ce34:	0018      	movs	r0, r3
 800ce36:	f000 fbb5 	bl	800d5a4 <promedio_8>
 800ce3a:	0003      	movs	r3, r0
 800ce3c:	001a      	movs	r2, r3
 800ce3e:	4b30      	ldr	r3, [pc, #192]	@ (800cf00 <temper+0x354>)
 800ce40:	801a      	strh	r2, [r3, #0]
	linealiza();
 800ce42:	f000 fa07 	bl	800d254 <linealiza>
	tret_w = tempo;    /// Entrega el dato de temperatura de salida linealizada
 800ce46:	4b2f      	ldr	r3, [pc, #188]	@ (800cf04 <temper+0x358>)
 800ce48:	881a      	ldrh	r2, [r3, #0]
 800ce4a:	4b2f      	ldr	r3, [pc, #188]	@ (800cf08 <temper+0x35c>)
 800ce4c:	801a      	strh	r2, [r3, #0]

	resul = promedio_8(&tevaram[0]);
 800ce4e:	4b2a      	ldr	r3, [pc, #168]	@ (800cef8 <temper+0x34c>)
 800ce50:	0018      	movs	r0, r3
 800ce52:	f000 fba7 	bl	800d5a4 <promedio_8>
 800ce56:	0003      	movs	r3, r0
 800ce58:	001a      	movs	r2, r3
 800ce5a:	4b29      	ldr	r3, [pc, #164]	@ (800cf00 <temper+0x354>)
 800ce5c:	801a      	strh	r2, [r3, #0]

tempe24:

	linealiza();
 800ce5e:	f000 f9f9 	bl	800d254 <linealiza>
	tevaf = lowByte(tempo);      // Entrega el dato de temperatura del evaporador a 10 bits
 800ce62:	4b28      	ldr	r3, [pc, #160]	@ (800cf04 <temper+0x358>)
 800ce64:	881b      	ldrh	r3, [r3, #0]
 800ce66:	b2da      	uxtb	r2, r3
 800ce68:	4b28      	ldr	r3, [pc, #160]	@ (800cf0c <temper+0x360>)
 800ce6a:	701a      	strb	r2, [r3, #0]
	teval = highByte(tempo);
 800ce6c:	4b25      	ldr	r3, [pc, #148]	@ (800cf04 <temper+0x358>)
 800ce6e:	881b      	ldrh	r3, [r3, #0]
 800ce70:	0a1b      	lsrs	r3, r3, #8
 800ce72:	b29b      	uxth	r3, r3
 800ce74:	b2da      	uxtb	r2, r3
 800ce76:	4b26      	ldr	r3, [pc, #152]	@ (800cf10 <temper+0x364>)
 800ce78:	701a      	strb	r2, [r3, #0]

	resul = promedio_8(&tambram[0]);
 800ce7a:	4b1e      	ldr	r3, [pc, #120]	@ (800cef4 <temper+0x348>)
 800ce7c:	0018      	movs	r0, r3
 800ce7e:	f000 fb91 	bl	800d5a4 <promedio_8>
 800ce82:	0003      	movs	r3, r0
 800ce84:	001a      	movs	r2, r3
 800ce86:	4b1e      	ldr	r3, [pc, #120]	@ (800cf00 <temper+0x354>)
 800ce88:	801a      	strh	r2, [r3, #0]

	if (resul == promant)
 800ce8a:	4b1d      	ldr	r3, [pc, #116]	@ (800cf00 <temper+0x354>)
 800ce8c:	881a      	ldrh	r2, [r3, #0]
 800ce8e:	4b21      	ldr	r3, [pc, #132]	@ (800cf14 <temper+0x368>)
 800ce90:	881b      	ldrh	r3, [r3, #0]
 800ce92:	429a      	cmp	r2, r3
 800ce94:	d100      	bne.n	800ce98 <temper+0x2ec>
 800ce96:	e08f      	b.n	800cfb8 <temper+0x40c>
		goto tempe27;                //nota1: checar comparaciones
tempe25a:
 800ce98:	46c0      	nop			@ (mov r8, r8)
	if (promant >= resul)
 800ce9a:	4b1e      	ldr	r3, [pc, #120]	@ (800cf14 <temper+0x368>)
 800ce9c:	881a      	ldrh	r2, [r3, #0]
 800ce9e:	4b18      	ldr	r3, [pc, #96]	@ (800cf00 <temper+0x354>)
 800cea0:	881b      	ldrh	r3, [r3, #0]
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d23a      	bcs.n	800cf1c <temper+0x370>
		goto tempe25b;            //La diferencia de promedios es positiva?

	//Y = Y - 0xFFFF;               // La diferencia es igual a -1?
	if (resul == 0xFFFF)
 800cea6:	4b16      	ldr	r3, [pc, #88]	@ (800cf00 <temper+0x354>)
 800cea8:	881b      	ldrh	r3, [r3, #0]
 800ceaa:	4a1b      	ldr	r2, [pc, #108]	@ (800cf18 <temper+0x36c>)
 800ceac:	4293      	cmp	r3, r2
 800ceae:	d045      	beq.n	800cf3c <temper+0x390>
		goto vesiestab;  		  // Si, revisa estabilidad

	resul = resul - 1;
 800ceb0:	4b13      	ldr	r3, [pc, #76]	@ (800cf00 <temper+0x354>)
 800ceb2:	881b      	ldrh	r3, [r3, #0]
 800ceb4:	3b01      	subs	r3, #1
 800ceb6:	b29a      	uxth	r2, r3
 800ceb8:	4b11      	ldr	r3, [pc, #68]	@ (800cf00 <temper+0x354>)
 800ceba:	801a      	strh	r2, [r3, #0]
	goto tempe26;
 800cebc:	e065      	b.n	800cf8a <temper+0x3de>
 800cebe:	46c0      	nop			@ (mov r8, r8)
 800cec0:	20000bdb 	.word	0x20000bdb
 800cec4:	20000be0 	.word	0x20000be0
 800cec8:	20000be1 	.word	0x20000be1
 800cecc:	20000c6e 	.word	0x20000c6e
 800ced0:	40012400 	.word	0x40012400
 800ced4:	20000bb4 	.word	0x20000bb4
 800ced8:	20000b7c 	.word	0x20000b7c
 800cedc:	000003b5 	.word	0x000003b5
 800cee0:	20000b9c 	.word	0x20000b9c
 800cee4:	20000bdc 	.word	0x20000bdc
 800cee8:	200021e4 	.word	0x200021e4
 800ceec:	20000ba4 	.word	0x20000ba4
 800cef0:	20000be3 	.word	0x20000be3
 800cef4:	200021f4 	.word	0x200021f4
 800cef8:	20002204 	.word	0x20002204
 800cefc:	20002216 	.word	0x20002216
 800cf00:	2000221c 	.word	0x2000221c
 800cf04:	2000221e 	.word	0x2000221e
 800cf08:	20000c70 	.word	0x20000c70
 800cf0c:	20000bcf 	.word	0x20000bcf
 800cf10:	20000bce 	.word	0x20000bce
 800cf14:	20002222 	.word	0x20002222
 800cf18:	0000ffff 	.word	0x0000ffff
		goto tempe25b;            //La diferencia de promedios es positiva?
 800cf1c:	46c0      	nop			@ (mov r8, r8)

tempe25b:
		if ((promant-resul) == 1)
 800cf1e:	4bb2      	ldr	r3, [pc, #712]	@ (800d1e8 <temper+0x63c>)
 800cf20:	881b      	ldrh	r3, [r3, #0]
 800cf22:	001a      	movs	r2, r3
 800cf24:	4bb1      	ldr	r3, [pc, #708]	@ (800d1ec <temper+0x640>)
 800cf26:	881b      	ldrh	r3, [r3, #0]
 800cf28:	1ad3      	subs	r3, r2, r3
 800cf2a:	2b01      	cmp	r3, #1
 800cf2c:	d008      	beq.n	800cf40 <temper+0x394>
			goto vesiestab;       // Si, revisa estabilidad
		resul = resul + 0x0001;          // Decrementa el promedio actual
 800cf2e:	4baf      	ldr	r3, [pc, #700]	@ (800d1ec <temper+0x640>)
 800cf30:	881b      	ldrh	r3, [r3, #0]
 800cf32:	3301      	adds	r3, #1
 800cf34:	b29a      	uxth	r2, r3
 800cf36:	4bad      	ldr	r3, [pc, #692]	@ (800d1ec <temper+0x640>)
 800cf38:	801a      	strh	r2, [r3, #0]
		goto tempe26;
 800cf3a:	e026      	b.n	800cf8a <temper+0x3de>
		goto vesiestab;  		  // Si, revisa estabilidad
 800cf3c:	46c0      	nop			@ (mov r8, r8)
 800cf3e:	e000      	b.n	800cf42 <temper+0x396>
			goto vesiestab;       // Si, revisa estabilidad
 800cf40:	46c0      	nop			@ (mov r8, r8)

vesiestab:
		if (ultimoprm = resul)
 800cf42:	4baa      	ldr	r3, [pc, #680]	@ (800d1ec <temper+0x640>)
 800cf44:	881a      	ldrh	r2, [r3, #0]
 800cf46:	4baa      	ldr	r3, [pc, #680]	@ (800d1f0 <temper+0x644>)
 800cf48:	801a      	strh	r2, [r3, #0]
 800cf4a:	4ba9      	ldr	r3, [pc, #676]	@ (800d1f0 <temper+0x644>)
 800cf4c:	881b      	ldrh	r3, [r3, #0]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d103      	bne.n	800cf5a <temper+0x3ae>
			goto estable;  // El nuevo dato es igual a ltimo?
		cntsame = 0;       // No, inicia el contador de promedios iguales
 800cf52:	4ba8      	ldr	r3, [pc, #672]	@ (800d1f4 <temper+0x648>)
 800cf54:	2200      	movs	r2, #0
 800cf56:	701a      	strb	r2, [r3, #0]
		goto noestab;
 800cf58:	e006      	b.n	800cf68 <temper+0x3bc>
			goto estable;  // El nuevo dato es igual a ltimo?
 800cf5a:	46c0      	nop			@ (mov r8, r8)

estable:
		cntsame++;         // Si, incrementa el contador
 800cf5c:	4ba5      	ldr	r3, [pc, #660]	@ (800d1f4 <temper+0x648>)
 800cf5e:	781b      	ldrb	r3, [r3, #0]
 800cf60:	3301      	adds	r3, #1
 800cf62:	b2da      	uxtb	r2, r3
 800cf64:	4ba3      	ldr	r3, [pc, #652]	@ (800d1f4 <temper+0x648>)
 800cf66:	701a      	strb	r2, [r3, #0]

noestab:
		Y = resul;
 800cf68:	4ba0      	ldr	r3, [pc, #640]	@ (800d1ec <temper+0x640>)
 800cf6a:	881a      	ldrh	r2, [r3, #0]
 800cf6c:	4ba2      	ldr	r3, [pc, #648]	@ (800d1f8 <temper+0x64c>)
 800cf6e:	801a      	strh	r2, [r3, #0]
		ultimoprm = Y;     // Almacena el ltimo dato para la siguiente comparacin
 800cf70:	4ba1      	ldr	r3, [pc, #644]	@ (800d1f8 <temper+0x64c>)
 800cf72:	881a      	ldrh	r2, [r3, #0]
 800cf74:	4b9e      	ldr	r3, [pc, #632]	@ (800d1f0 <temper+0x644>)
 800cf76:	801a      	strh	r2, [r3, #0]
		A = cntsame;
 800cf78:	4b9e      	ldr	r3, [pc, #632]	@ (800d1f4 <temper+0x648>)
 800cf7a:	781a      	ldrb	r2, [r3, #0]
 800cf7c:	4b9f      	ldr	r3, [pc, #636]	@ (800d1fc <temper+0x650>)
 800cf7e:	701a      	strb	r2, [r3, #0]
		if (cntsame < 0x0F) // Ya esta estable por lo menos por 12 segundos?
 800cf80:	4b9c      	ldr	r3, [pc, #624]	@ (800d1f4 <temper+0x648>)
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	2b0e      	cmp	r3, #14
 800cf86:	d920      	bls.n	800cfca <temper+0x41e>
			goto tempe29;

tempe26:
 800cf88:	46c0      	nop			@ (mov r8, r8)
		X = resul;          // Almacena el dato anteriorpara la siguiente comparacin
 800cf8a:	4b98      	ldr	r3, [pc, #608]	@ (800d1ec <temper+0x640>)
 800cf8c:	881a      	ldrh	r2, [r3, #0]
 800cf8e:	4b9c      	ldr	r3, [pc, #624]	@ (800d200 <temper+0x654>)
 800cf90:	801a      	strh	r2, [r3, #0]
		promant = resul;
 800cf92:	4b96      	ldr	r3, [pc, #600]	@ (800d1ec <temper+0x640>)
 800cf94:	881a      	ldrh	r2, [r3, #0]
 800cf96:	4b94      	ldr	r3, [pc, #592]	@ (800d1e8 <temper+0x63c>)
 800cf98:	801a      	strh	r2, [r3, #0]
		linealiza();
 800cf9a:	f000 f95b 	bl	800d254 <linealiza>
		tdevf = lowByte(tempo);  // Entrega el dato de temperatura del ambiente en C con fraccin
 800cf9e:	4b99      	ldr	r3, [pc, #612]	@ (800d204 <temper+0x658>)
 800cfa0:	881b      	ldrh	r3, [r3, #0]
 800cfa2:	b2da      	uxtb	r2, r3
 800cfa4:	4b98      	ldr	r3, [pc, #608]	@ (800d208 <temper+0x65c>)
 800cfa6:	701a      	strb	r2, [r3, #0]
		tdevl = highByte(tempo);
 800cfa8:	4b96      	ldr	r3, [pc, #600]	@ (800d204 <temper+0x658>)
 800cfaa:	881b      	ldrh	r3, [r3, #0]
 800cfac:	0a1b      	lsrs	r3, r3, #8
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	b2da      	uxtb	r2, r3
 800cfb2:	4b96      	ldr	r3, [pc, #600]	@ (800d20c <temper+0x660>)
 800cfb4:	701a      	strb	r2, [r3, #0]
 800cfb6:	e000      	b.n	800cfba <temper+0x40e>
		goto tempe27;                //nota1: checar comparaciones
 800cfb8:	46c0      	nop			@ (mov r8, r8)

tempe27:
		ultimoprm = promant;  // Actualiza el dato del ltimo promedio
 800cfba:	4b8b      	ldr	r3, [pc, #556]	@ (800d1e8 <temper+0x63c>)
 800cfbc:	881a      	ldrh	r2, [r3, #0]
 800cfbe:	4b8c      	ldr	r3, [pc, #560]	@ (800d1f0 <temper+0x644>)
 800cfc0:	801a      	strh	r2, [r3, #0]
		cntsame = 0;          // Inicia el contador de promedios iguales hacia arriba
 800cfc2:	4b8c      	ldr	r3, [pc, #560]	@ (800d1f4 <temper+0x648>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	701a      	strb	r2, [r3, #0]
 800cfc8:	e000      	b.n	800cfcc <temper+0x420>
			goto tempe29;
 800cfca:	46c0      	nop			@ (mov r8, r8)

tempe29:
		//ld			A,retcncfa;
		if(retcncfa == 0)			//cp			A,#$00;		/ Ya lleg a cero el retardo
 800cfcc:	4b90      	ldr	r3, [pc, #576]	@ (800d210 <temper+0x664>)
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d00b      	beq.n	800cfec <temper+0x440>
			goto tempe30;			//jreq		tempe30;		/ Si
		//cp			A,#$09;		/ Ya se obtuvo un promedio correcto?
		if(retcncfa < 0x9)
 800cfd4:	4b8e      	ldr	r3, [pc, #568]	@ (800d210 <temper+0x664>)
 800cfd6:	781b      	ldrb	r3, [r3, #0]
 800cfd8:	2b08      	cmp	r3, #8
 800cfda:	d800      	bhi.n	800cfde <temper+0x432>
 800cfdc:	e06c      	b.n	800d0b8 <temper+0x50c>
			goto tempe39;	//jrult		tempe39;		/ Si, cargalo al display
		//;//manuel reduc...     jp			tempe40
		//
		//ldw			X,#$FE34
		tdevf = 0x34;		//ldw			tdevl,X
 800cfde:	4b8a      	ldr	r3, [pc, #552]	@ (800d208 <temper+0x65c>)
 800cfe0:	2234      	movs	r2, #52	@ 0x34
 800cfe2:	701a      	strb	r2, [r3, #0]
		tdevl = 0xFE;		//
 800cfe4:	4b89      	ldr	r3, [pc, #548]	@ (800d20c <temper+0x660>)
 800cfe6:	22fe      	movs	r2, #254	@ 0xfe
 800cfe8:	701a      	strb	r2, [r3, #0]
		goto tempe40;		//jra			tempe40
 800cfea:	e09b      	b.n	800d124 <temper+0x578>
			goto tempe30;			//jreq		tempe30;		/ Si
 800cfec:	46c0      	nop			@ (mov r8, r8)


tempe30:
		if(!flagsa[arran]) //#arran   // Estas en perodo de arranque?     nota 2: Cambiar flagsa a registro
 800cfee:	4b89      	ldr	r3, [pc, #548]	@ (800d214 <temper+0x668>)
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	2201      	movs	r2, #1
 800cff4:	4053      	eors	r3, r2
 800cff6:	b2db      	uxtb	r3, r3
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d05f      	beq.n	800d0bc <temper+0x510>
			goto temper_j02;      // Si, toma el dato de temperatura medido
 800cffc:	46c0      	nop			@ (mov r8, r8)
		goto tempe39;

temper_j02:
		Y = tdevdpy_w;         // manuel_math_change//   tdevdpyl;
 800cffe:	4b86      	ldr	r3, [pc, #536]	@ (800d218 <temper+0x66c>)
 800d000:	881a      	ldrh	r2, [r3, #0]
 800d002:	4b7d      	ldr	r3, [pc, #500]	@ (800d1f8 <temper+0x64c>)
 800d004:	801a      	strh	r2, [r3, #0]
		//Y = Y - tDisplay_w;    // w = TdeVdpy - TdeV
		Y = Y - tdevl;
 800d006:	4b7c      	ldr	r3, [pc, #496]	@ (800d1f8 <temper+0x64c>)
 800d008:	881b      	ldrh	r3, [r3, #0]
 800d00a:	4a80      	ldr	r2, [pc, #512]	@ (800d20c <temper+0x660>)
 800d00c:	7812      	ldrb	r2, [r2, #0]
 800d00e:	1a9b      	subs	r3, r3, r2
 800d010:	b29a      	uxth	r2, r3
 800d012:	4b79      	ldr	r3, [pc, #484]	@ (800d1f8 <temper+0x64c>)
 800d014:	801a      	strh	r2, [r3, #0]
		if (Y == 0)
 800d016:	4b78      	ldr	r3, [pc, #480]	@ (800d1f8 <temper+0x64c>)
 800d018:	881b      	ldrh	r3, [r3, #0]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d100      	bne.n	800d020 <temper+0x474>
 800d01e:	e07e      	b.n	800d11e <temper+0x572>
			goto tempe40;
		else if ((GetRegFlagState(Y, 15)) == 0)                               //nota3 checar combinacion con JRSGT
 800d020:	4b75      	ldr	r3, [pc, #468]	@ (800d1f8 <temper+0x64c>)
 800d022:	881b      	ldrh	r3, [r3, #0]
 800d024:	b21b      	sxth	r3, r3
 800d026:	2b00      	cmp	r3, #0
 800d028:	da4a      	bge.n	800d0c0 <temper+0x514>
			goto tempe39;      // La diferencia es positiva?

		A =  Plantilla [filtro];
 800d02a:	4b7c      	ldr	r3, [pc, #496]	@ (800d21c <temper+0x670>)
 800d02c:	2254      	movs	r2, #84	@ 0x54
 800d02e:	5c9a      	ldrb	r2, [r3, r2]
 800d030:	4b72      	ldr	r3, [pc, #456]	@ (800d1fc <temper+0x650>)
 800d032:	701a      	strb	r2, [r3, #0]
		if(A == 0)
 800d034:	4b71      	ldr	r3, [pc, #452]	@ (800d1fc <temper+0x650>)
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d043      	beq.n	800d0c4 <temper+0x518>
			goto tempe39;
		A = A << 1;
 800d03c:	4b6f      	ldr	r3, [pc, #444]	@ (800d1fc <temper+0x650>)
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	18db      	adds	r3, r3, r3
 800d042:	b2da      	uxtb	r2, r3
 800d044:	4b6d      	ldr	r3, [pc, #436]	@ (800d1fc <temper+0x650>)
 800d046:	701a      	strb	r2, [r3, #0]
		ret_up++;              // 800 ms ms de retardo
 800d048:	4b75      	ldr	r3, [pc, #468]	@ (800d220 <temper+0x674>)
 800d04a:	781b      	ldrb	r3, [r3, #0]
 800d04c:	3301      	adds	r3, #1
 800d04e:	b2da      	uxtb	r2, r3
 800d050:	4b73      	ldr	r3, [pc, #460]	@ (800d220 <temper+0x674>)
 800d052:	701a      	strb	r2, [r3, #0]

		if(A > ret_up)
 800d054:	4b69      	ldr	r3, [pc, #420]	@ (800d1fc <temper+0x650>)
 800d056:	781a      	ldrb	r2, [r3, #0]
 800d058:	4b71      	ldr	r3, [pc, #452]	@ (800d220 <temper+0x674>)
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	429a      	cmp	r2, r3
 800d05e:	d865      	bhi.n	800d12c <temper+0x580>
			goto tempe50;

		Y = (Y ^ 0xFFFF) + 1;
 800d060:	4b65      	ldr	r3, [pc, #404]	@ (800d1f8 <temper+0x64c>)
 800d062:	881b      	ldrh	r3, [r3, #0]
 800d064:	425b      	negs	r3, r3
 800d066:	b29a      	uxth	r2, r3
 800d068:	4b63      	ldr	r3, [pc, #396]	@ (800d1f8 <temper+0x64c>)
 800d06a:	801a      	strh	r2, [r3, #0]
		if (Y < 11)           // Se compara con 0xFE si se quieren dos decrementos abajo
 800d06c:	4b62      	ldr	r3, [pc, #392]	@ (800d1f8 <temper+0x64c>)
 800d06e:	881b      	ldrh	r3, [r3, #0]
 800d070:	2b0a      	cmp	r3, #10
 800d072:	d910      	bls.n	800d096 <temper+0x4ea>
			goto tempe37b;

		X = tdevl;
 800d074:	4b65      	ldr	r3, [pc, #404]	@ (800d20c <temper+0x660>)
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	001a      	movs	r2, r3
 800d07a:	4b61      	ldr	r3, [pc, #388]	@ (800d200 <temper+0x654>)
 800d07c:	801a      	strh	r2, [r3, #0]
		X = X - 10;            //w = tdev - 1.0
 800d07e:	4b60      	ldr	r3, [pc, #384]	@ (800d200 <temper+0x654>)
 800d080:	881b      	ldrh	r3, [r3, #0]
 800d082:	3b0a      	subs	r3, #10
 800d084:	b29a      	uxth	r2, r3
 800d086:	4b5e      	ldr	r3, [pc, #376]	@ (800d200 <temper+0x654>)
 800d088:	801a      	strh	r2, [r3, #0]
		//waux = X;
		waux = X;
 800d08a:	4b5d      	ldr	r3, [pc, #372]	@ (800d200 <temper+0x654>)
 800d08c:	881b      	ldrh	r3, [r3, #0]
 800d08e:	b2da      	uxtb	r2, r3
 800d090:	4b64      	ldr	r3, [pc, #400]	@ (800d224 <temper+0x678>)
 800d092:	701a      	strb	r2, [r3, #0]
		goto tempe39a;
 800d094:	e022      	b.n	800d0dc <temper+0x530>
			goto tempe37b;
 800d096:	46c0      	nop			@ (mov r8, r8)

tempe37b:
		X = tdevdpy_w;     //manuel_math_change//  tdevdpyf;
 800d098:	4b5f      	ldr	r3, [pc, #380]	@ (800d218 <temper+0x66c>)
 800d09a:	881a      	ldrh	r2, [r3, #0]
 800d09c:	4b58      	ldr	r3, [pc, #352]	@ (800d200 <temper+0x654>)
 800d09e:	801a      	strh	r2, [r3, #0]
		X = X + 1;         //manuel_math_change//  tdevdpyl;
 800d0a0:	4b57      	ldr	r3, [pc, #348]	@ (800d200 <temper+0x654>)
 800d0a2:	881b      	ldrh	r3, [r3, #0]
 800d0a4:	3301      	adds	r3, #1
 800d0a6:	b29a      	uxth	r2, r3
 800d0a8:	4b55      	ldr	r3, [pc, #340]	@ (800d200 <temper+0x654>)
 800d0aa:	801a      	strh	r2, [r3, #0]
		//waux = X;
		waux = X;
 800d0ac:	4b54      	ldr	r3, [pc, #336]	@ (800d200 <temper+0x654>)
 800d0ae:	881b      	ldrh	r3, [r3, #0]
 800d0b0:	b2da      	uxtb	r2, r3
 800d0b2:	4b5c      	ldr	r3, [pc, #368]	@ (800d224 <temper+0x678>)
 800d0b4:	701a      	strb	r2, [r3, #0]
		goto tempe39a;
 800d0b6:	e011      	b.n	800d0dc <temper+0x530>
			goto tempe39;	//jrult		tempe39;		/ Si, cargalo al display
 800d0b8:	46c0      	nop			@ (mov r8, r8)
 800d0ba:	e004      	b.n	800d0c6 <temper+0x51a>
		goto tempe39;
 800d0bc:	46c0      	nop			@ (mov r8, r8)
 800d0be:	e002      	b.n	800d0c6 <temper+0x51a>
			goto tempe39;      // La diferencia es positiva?
 800d0c0:	46c0      	nop			@ (mov r8, r8)
 800d0c2:	e000      	b.n	800d0c6 <temper+0x51a>
			goto tempe39;
 800d0c4:	46c0      	nop			@ (mov r8, r8)

tempe39:
		wreg = tdevf;		//call		ld_tdev_to_wreg
 800d0c6:	4b50      	ldr	r3, [pc, #320]	@ (800d208 <temper+0x65c>)
 800d0c8:	781a      	ldrb	r2, [r3, #0]
 800d0ca:	4b57      	ldr	r3, [pc, #348]	@ (800d228 <temper+0x67c>)
 800d0cc:	701a      	strb	r2, [r3, #0]
		waux = tdevl;
 800d0ce:	4b4f      	ldr	r3, [pc, #316]	@ (800d20c <temper+0x660>)
 800d0d0:	781a      	ldrb	r2, [r3, #0]
 800d0d2:	4b54      	ldr	r3, [pc, #336]	@ (800d224 <temper+0x678>)
 800d0d4:	701a      	strb	r2, [r3, #0]
		//clr			cnthold;	/ Cancela el retardo
		cnthold = 0;                  // Cancela el retardo
 800d0d6:	4b55      	ldr	r3, [pc, #340]	@ (800d22c <temper+0x680>)
 800d0d8:	2200      	movs	r2, #0
 800d0da:	701a      	strb	r2, [r3, #0]

// manuel_math_change ............................. filtro digital
tempe39a:

		A = cnthold;
 800d0dc:	4b53      	ldr	r3, [pc, #332]	@ (800d22c <temper+0x680>)
 800d0de:	781a      	ldrb	r2, [r3, #0]
 800d0e0:	4b46      	ldr	r3, [pc, #280]	@ (800d1fc <temper+0x650>)
 800d0e2:	701a      	strb	r2, [r3, #0]
		if (A == 0)                   // Ya termin el tiempo?
 800d0e4:	4b45      	ldr	r3, [pc, #276]	@ (800d1fc <temper+0x650>)
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d007      	beq.n	800d0fc <temper+0x550>

		//Y = limsup_w;                 // manuel_math_change//   limsupl;/ Compara contra el lmite superior para que congele en ese valor
		//Y = Y - waux;                 // tdev esta por arriba de limsup?
		//if(Y < 0)   //////////////////JRSLT              nota4: checar combinacion con JRSLT
		//if(GetRegFlagState(Y, 15))
		if(limsup_w < waux)
 800d0ec:	4b4d      	ldr	r3, [pc, #308]	@ (800d224 <temper+0x678>)
 800d0ee:	781b      	ldrb	r3, [r3, #0]
 800d0f0:	001a      	movs	r2, r3
 800d0f2:	4b4f      	ldr	r3, [pc, #316]	@ (800d230 <temper+0x684>)
 800d0f4:	881b      	ldrh	r3, [r3, #0]
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d813      	bhi.n	800d122 <temper+0x576>
			goto tempe40;             // Si, congela el display en limsup
tempe39b:
 800d0fa:	e000      	b.n	800d0fe <temper+0x552>
			goto tempe39b;            // Si, carga el dato a tdevdpy
 800d0fc:	46c0      	nop			@ (mov r8, r8)
//tdevdpyl,waux;	/ Almacena el dato anterior para la siguiente comparacin
		/*
		 * No se hizo correctamente el cargado de la Palabra
		 */
		// X = waux;
		X = waux;
 800d0fe:	4b49      	ldr	r3, [pc, #292]	@ (800d224 <temper+0x678>)
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	001a      	movs	r2, r3
 800d104:	4b3e      	ldr	r3, [pc, #248]	@ (800d200 <temper+0x654>)
 800d106:	801a      	strh	r2, [r3, #0]

		tdevdpy_w = ((uint16_t) tdevl << 8) + tdevf;
 800d108:	4b40      	ldr	r3, [pc, #256]	@ (800d20c <temper+0x660>)
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	021b      	lsls	r3, r3, #8
 800d10e:	b29b      	uxth	r3, r3
 800d110:	4a3d      	ldr	r2, [pc, #244]	@ (800d208 <temper+0x65c>)
 800d112:	7812      	ldrb	r2, [r2, #0]
 800d114:	189b      	adds	r3, r3, r2
 800d116:	b29a      	uxth	r2, r3
 800d118:	4b3f      	ldr	r3, [pc, #252]	@ (800d218 <temper+0x66c>)
 800d11a:	801a      	strh	r2, [r3, #0]
 800d11c:	e002      	b.n	800d124 <temper+0x578>
			goto tempe40;
 800d11e:	46c0      	nop			@ (mov r8, r8)
 800d120:	e000      	b.n	800d124 <temper+0x578>
			goto tempe40;             // Si, congela el display en limsup
 800d122:	46c0      	nop			@ (mov r8, r8)
tempe40:
		ret_up = 0;  // Inicia el retardo hacia arriba
 800d124:	4b3e      	ldr	r3, [pc, #248]	@ (800d220 <temper+0x674>)
 800d126:	2200      	movs	r2, #0
 800d128:	701a      	strb	r2, [r3, #0]
 800d12a:	e000      	b.n	800d12e <temper+0x582>
			goto tempe50;
 800d12c:	46c0      	nop			@ (mov r8, r8)
tempe50:
		cntmues = 0;
 800d12e:	4b41      	ldr	r3, [pc, #260]	@ (800d234 <temper+0x688>)
 800d130:	2200      	movs	r2, #0
 800d132:	701a      	strb	r2, [r3, #0]
		if (!trefst[f_sda]) //#f_sda
 800d134:	4b40      	ldr	r3, [pc, #256]	@ (800d238 <temper+0x68c>)
 800d136:	78db      	ldrb	r3, [r3, #3]
 800d138:	2201      	movs	r2, #1
 800d13a:	4053      	eors	r3, r2
 800d13c:	b2db      	uxtb	r3, r3
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d10f      	bne.n	800d162 <temper+0x5b6>
		//if (GetRegFlagState(trefst_aux, 3) == 0) //#f_sda
			goto tempe52;
		X = 0xFE34;
 800d142:	4b2f      	ldr	r3, [pc, #188]	@ (800d200 <temper+0x654>)
 800d144:	4a3d      	ldr	r2, [pc, #244]	@ (800d23c <temper+0x690>)
 800d146:	801a      	strh	r2, [r3, #0]
		tevaf = lowByte(X);      // Entrega el dato de temperatura del evaporador a 10 bits
 800d148:	4b2d      	ldr	r3, [pc, #180]	@ (800d200 <temper+0x654>)
 800d14a:	881b      	ldrh	r3, [r3, #0]
 800d14c:	b2da      	uxtb	r2, r3
 800d14e:	4b3c      	ldr	r3, [pc, #240]	@ (800d240 <temper+0x694>)
 800d150:	701a      	strb	r2, [r3, #0]
		teval = highByte(X);
 800d152:	4b2b      	ldr	r3, [pc, #172]	@ (800d200 <temper+0x654>)
 800d154:	881b      	ldrh	r3, [r3, #0]
 800d156:	0a1b      	lsrs	r3, r3, #8
 800d158:	b29b      	uxth	r3, r3
 800d15a:	b2da      	uxtb	r2, r3
 800d15c:	4b39      	ldr	r3, [pc, #228]	@ (800d244 <temper+0x698>)
 800d15e:	701a      	strb	r2, [r3, #0]
 800d160:	e000      	b.n	800d164 <temper+0x5b8>
			goto tempe52;
 800d162:	46c0      	nop			@ (mov r8, r8)

tempe52:
		if (!trefst2[f_s3open]) //#f_s3open
 800d164:	4b38      	ldr	r3, [pc, #224]	@ (800d248 <temper+0x69c>)
 800d166:	795b      	ldrb	r3, [r3, #5]
 800d168:	2201      	movs	r2, #1
 800d16a:	4053      	eors	r3, r2
 800d16c:	b2db      	uxtb	r3, r3
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d10b      	bne.n	800d18a <temper+0x5de>
		//if (GetRegFlagState(trefst2_aux, 5) == 0) //#f_s3open
			goto tempe53;
		X = 0xFE34;
 800d172:	4b23      	ldr	r3, [pc, #140]	@ (800d200 <temper+0x654>)
 800d174:	4a31      	ldr	r2, [pc, #196]	@ (800d23c <temper+0x690>)
 800d176:	801a      	strh	r2, [r3, #0]
		tret_w = X;
 800d178:	4b21      	ldr	r3, [pc, #132]	@ (800d200 <temper+0x654>)
 800d17a:	881a      	ldrh	r2, [r3, #0]
 800d17c:	4b33      	ldr	r3, [pc, #204]	@ (800d24c <temper+0x6a0>)
 800d17e:	801a      	strh	r2, [r3, #0]
 800d180:	e004      	b.n	800d18c <temper+0x5e0>
	goto fintemp;      // No, sincroniza la lectura con el dgito 1
 800d182:	46c0      	nop			@ (mov r8, r8)
 800d184:	e002      	b.n	800d18c <temper+0x5e0>
		goto fintemp;
 800d186:	46c0      	nop			@ (mov r8, r8)
 800d188:	e000      	b.n	800d18c <temper+0x5e0>
			goto tempe53;
 800d18a:	46c0      	nop			@ (mov r8, r8)

tempe53:

fintemp:

		A = edorefri;
 800d18c:	4b30      	ldr	r3, [pc, #192]	@ (800d250 <temper+0x6a4>)
 800d18e:	781a      	ldrb	r2, [r3, #0]
 800d190:	4b1a      	ldr	r3, [pc, #104]	@ (800d1fc <temper+0x650>)
 800d192:	701a      	strb	r2, [r3, #0]

		if (A == 1)
 800d194:	4b19      	ldr	r3, [pc, #100]	@ (800d1fc <temper+0x650>)
 800d196:	781b      	ldrb	r3, [r3, #0]
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d01d      	beq.n	800d1d8 <temper+0x62c>
			goto noClrSensFail;  // s ests en autoprueba permite fallas

clrEvaFail:
 800d19c:	46c0      	nop			@ (mov r8, r8)

		if( GetRegFlagState(Plantilla[numSens],f_sen2) )
 800d19e:	4b1f      	ldr	r3, [pc, #124]	@ (800d21c <temper+0x670>)
 800d1a0:	2259      	movs	r2, #89	@ 0x59
 800d1a2:	5c9b      	ldrb	r3, [r3, r2]
 800d1a4:	001a      	movs	r2, r3
 800d1a6:	2302      	movs	r3, #2
 800d1a8:	4013      	ands	r3, r2
 800d1aa:	d106      	bne.n	800d1ba <temper+0x60e>
			goto clrRetFail;
		Bclear_Clear_trfst(&trefst[0], &trefst[0],2, 3);
 800d1ac:	4922      	ldr	r1, [pc, #136]	@ (800d238 <temper+0x68c>)
 800d1ae:	4822      	ldr	r0, [pc, #136]	@ (800d238 <temper+0x68c>)
 800d1b0:	2303      	movs	r3, #3
 800d1b2:	2202      	movs	r2, #2
 800d1b4:	f000 fa3d 	bl	800d632 <Bclear_Clear_trfst>
 800d1b8:	e000      	b.n	800d1bc <temper+0x610>
			goto clrRetFail;
 800d1ba:	46c0      	nop			@ (mov r8, r8)

clrRetFail:
		if( GetRegFlagState(Plantilla[numSens],f_sen3) )
 800d1bc:	4b17      	ldr	r3, [pc, #92]	@ (800d21c <temper+0x670>)
 800d1be:	2259      	movs	r2, #89	@ 0x59
 800d1c0:	5c9b      	ldrb	r3, [r3, r2]
 800d1c2:	001a      	movs	r2, r3
 800d1c4:	2304      	movs	r3, #4
 800d1c6:	4013      	ands	r3, r2
 800d1c8:	d108      	bne.n	800d1dc <temper+0x630>
			goto noClrSensFail;
		Bclear_Clear_trfst(trefst2, trefst2,4, 5);
 800d1ca:	491f      	ldr	r1, [pc, #124]	@ (800d248 <temper+0x69c>)
 800d1cc:	481e      	ldr	r0, [pc, #120]	@ (800d248 <temper+0x69c>)
 800d1ce:	2305      	movs	r3, #5
 800d1d0:	2204      	movs	r2, #4
 800d1d2:	f000 fa2e 	bl	800d632 <Bclear_Clear_trfst>
 800d1d6:	e002      	b.n	800d1de <temper+0x632>
			goto noClrSensFail;  // s ests en autoprueba permite fallas
 800d1d8:	46c0      	nop			@ (mov r8, r8)
 800d1da:	e000      	b.n	800d1de <temper+0x632>
			goto noClrSensFail;
 800d1dc:	46c0      	nop			@ (mov r8, r8)
//		BitClear(trefst2,4);     // Cancela la fallas del sensor de retorno
//		BitClear(trefst2,5);

noClrSensFail:
		asm ("nop");
 800d1de:	46c0      	nop			@ (mov r8, r8)




}
 800d1e0:	46c0      	nop			@ (mov r8, r8)
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}
 800d1e6:	46c0      	nop			@ (mov r8, r8)
 800d1e8:	20002222 	.word	0x20002222
 800d1ec:	2000221c 	.word	0x2000221c
 800d1f0:	20002224 	.word	0x20002224
 800d1f4:	20000be2 	.word	0x20000be2
 800d1f8:	20002218 	.word	0x20002218
 800d1fc:	20002216 	.word	0x20002216
 800d200:	2000221a 	.word	0x2000221a
 800d204:	2000221e 	.word	0x2000221e
 800d208:	20000bcd 	.word	0x20000bcd
 800d20c:	20000bcc 	.word	0x20000bcc
 800d210:	20000be0 	.word	0x20000be0
 800d214:	20000b94 	.word	0x20000b94
 800d218:	20000bd0 	.word	0x20000bd0
 800d21c:	200000b8 	.word	0x200000b8
 800d220:	20000bdf 	.word	0x20000bdf
 800d224:	20000b6f 	.word	0x20000b6f
 800d228:	20000b70 	.word	0x20000b70
 800d22c:	20000be3 	.word	0x20000be3
 800d230:	20000bca 	.word	0x20000bca
 800d234:	20000bdc 	.word	0x20000bdc
 800d238:	20000ba4 	.word	0x20000ba4
 800d23c:	fffffe34 	.word	0xfffffe34
 800d240:	20000bcf 	.word	0x20000bcf
 800d244:	20000bce 	.word	0x20000bce
 800d248:	20000b9c 	.word	0x20000b9c
 800d24c:	20000c70 	.word	0x20000c70
 800d250:	20000bb4 	.word	0x20000bb4

0800d254 <linealiza>:

//*************************************************************************************************

void linealiza (void)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	af00      	add	r7, sp, #0
	tempo = 0;
 800d258:	4b57      	ldr	r3, [pc, #348]	@ (800d3b8 <linealiza+0x164>)
 800d25a:	2200      	movs	r2, #0
 800d25c:	801a      	strh	r2, [r3, #0]
	Y = resul;
 800d25e:	4b57      	ldr	r3, [pc, #348]	@ (800d3bc <linealiza+0x168>)
 800d260:	881a      	ldrh	r2, [r3, #0]
 800d262:	4b57      	ldr	r3, [pc, #348]	@ (800d3c0 <linealiza+0x16c>)
 800d264:	801a      	strh	r2, [r3, #0]
	curva = Y;                  // Almacena el dato para ajuste de curva
 800d266:	4b56      	ldr	r3, [pc, #344]	@ (800d3c0 <linealiza+0x16c>)
 800d268:	881a      	ldrh	r2, [r3, #0]
 800d26a:	4b56      	ldr	r3, [pc, #344]	@ (800d3c4 <linealiza+0x170>)
 800d26c:	801a      	strh	r2, [r3, #0]

	//  verifica en que rango de la curva cae
	if(curva >= 910)
 800d26e:	4b55      	ldr	r3, [pc, #340]	@ (800d3c4 <linealiza+0x170>)
 800d270:	881b      	ldrh	r3, [r3, #0]
 800d272:	4a55      	ldr	r2, [pc, #340]	@ (800d3c8 <linealiza+0x174>)
 800d274:	4293      	cmp	r3, r2
 800d276:	d80e      	bhi.n	800d296 <linealiza+0x42>
		goto wise_hot_3;
	else if(curva >= 826)
 800d278:	4b52      	ldr	r3, [pc, #328]	@ (800d3c4 <linealiza+0x170>)
 800d27a:	881b      	ldrh	r3, [r3, #0]
 800d27c:	4a53      	ldr	r2, [pc, #332]	@ (800d3cc <linealiza+0x178>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d810      	bhi.n	800d2a4 <linealiza+0x50>
		goto wise_hot_2;
	else if(curva >= 683)
 800d282:	4b50      	ldr	r3, [pc, #320]	@ (800d3c4 <linealiza+0x170>)
 800d284:	881b      	ldrh	r3, [r3, #0]
 800d286:	4a52      	ldr	r2, [pc, #328]	@ (800d3d0 <linealiza+0x17c>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d812      	bhi.n	800d2b2 <linealiza+0x5e>
		goto wise_hot_1;
	else if(curva >= 203)
 800d28c:	4b4d      	ldr	r3, [pc, #308]	@ (800d3c4 <linealiza+0x170>)
 800d28e:	881b      	ldrh	r3, [r3, #0]
 800d290:	2bca      	cmp	r3, #202	@ 0xca
 800d292:	d91c      	bls.n	800d2ce <linealiza+0x7a>
		goto lil_principal;
 800d294:	e015      	b.n	800d2c2 <linealiza+0x6e>
		goto wise_hot_3;
 800d296:	46c0      	nop			@ (mov r8, r8)
	else
		goto curva_fria;


wise_hot_3:
	wise_hot_rep (83, 0xFFFF);
 800d298:	4b4e      	ldr	r3, [pc, #312]	@ (800d3d4 <linealiza+0x180>)
 800d29a:	0019      	movs	r1, r3
 800d29c:	2053      	movs	r0, #83	@ 0x53
 800d29e:	f000 f94d 	bl	800d53c <wise_hot_rep>
	goto fincurva;
 800d2a2:	e01b      	b.n	800d2dc <linealiza+0x88>
		goto wise_hot_2;
 800d2a4:	46c0      	nop			@ (mov r8, r8)

wise_hot_2:
	wise_hot_rep (52, 0x93CC);
 800d2a6:	4b4c      	ldr	r3, [pc, #304]	@ (800d3d8 <linealiza+0x184>)
 800d2a8:	0019      	movs	r1, r3
 800d2aa:	2034      	movs	r0, #52	@ 0x34
 800d2ac:	f000 f946 	bl	800d53c <wise_hot_rep>
	goto fincurva;
 800d2b0:	e014      	b.n	800d2dc <linealiza+0x88>
		goto wise_hot_1;
 800d2b2:	46c0      	nop			@ (mov r8, r8)

wise_hot_1:
	wise_hot_rep (29, 0x4980);
 800d2b4:	2393      	movs	r3, #147	@ 0x93
 800d2b6:	01db      	lsls	r3, r3, #7
 800d2b8:	0019      	movs	r1, r3
 800d2ba:	201d      	movs	r0, #29
 800d2bc:	f000 f93e 	bl	800d53c <wise_hot_rep>
	goto fincurva;
 800d2c0:	e00c      	b.n	800d2dc <linealiza+0x88>

lil_principal:

	wise_hot_rep (19, 0x2ECC);
 800d2c2:	4b46      	ldr	r3, [pc, #280]	@ (800d3dc <linealiza+0x188>)
 800d2c4:	0019      	movs	r1, r3
 800d2c6:	2013      	movs	r0, #19
 800d2c8:	f000 f938 	bl	800d53c <wise_hot_rep>
	goto fincurva;
 800d2cc:	e006      	b.n	800d2dc <linealiza+0x88>
		goto curva_fria;
 800d2ce:	46c0      	nop			@ (mov r8, r8)

curva_fria:
	wise_hot_rep (30, 0x3780);
 800d2d0:	23de      	movs	r3, #222	@ 0xde
 800d2d2:	019b      	lsls	r3, r3, #6
 800d2d4:	0019      	movs	r1, r3
 800d2d6:	201e      	movs	r0, #30
 800d2d8:	f000 f930 	bl	800d53c <wise_hot_rep>

fincurva:

	X = tempo;
 800d2dc:	4b36      	ldr	r3, [pc, #216]	@ (800d3b8 <linealiza+0x164>)
 800d2de:	881a      	ldrh	r2, [r3, #0]
 800d2e0:	4b3f      	ldr	r3, [pc, #252]	@ (800d3e0 <linealiza+0x18c>)
 800d2e2:	801a      	strh	r2, [r3, #0]
	Y = X;                   //guarda una copia en Y
 800d2e4:	4b3e      	ldr	r3, [pc, #248]	@ (800d3e0 <linealiza+0x18c>)
 800d2e6:	881a      	ldrh	r2, [r3, #0]
 800d2e8:	4b35      	ldr	r3, [pc, #212]	@ (800d3c0 <linealiza+0x16c>)
 800d2ea:	801a      	strh	r2, [r3, #0]
	if(GetRegFlagState(Y, 15))  //es dato positivo o negativo ?
 800d2ec:	4b34      	ldr	r3, [pc, #208]	@ (800d3c0 <linealiza+0x16c>)
 800d2ee:	881b      	ldrh	r3, [r3, #0]
 800d2f0:	b21b      	sxth	r3, r3
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	da05      	bge.n	800d302 <linealiza+0xae>
		X = (X ^ 0xFFFF) + 1;
 800d2f6:	4b3a      	ldr	r3, [pc, #232]	@ (800d3e0 <linealiza+0x18c>)
 800d2f8:	881b      	ldrh	r3, [r3, #0]
 800d2fa:	425b      	negs	r3, r3
 800d2fc:	b29a      	uxth	r2, r3
 800d2fe:	4b38      	ldr	r3, [pc, #224]	@ (800d3e0 <linealiza+0x18c>)
 800d300:	801a      	strh	r2, [r3, #0]


	A = highByte(X);          //guarda el valor de la parte alta
 800d302:	4b37      	ldr	r3, [pc, #220]	@ (800d3e0 <linealiza+0x18c>)
 800d304:	881b      	ldrh	r3, [r3, #0]
 800d306:	0a1b      	lsrs	r3, r3, #8
 800d308:	b29b      	uxth	r3, r3
 800d30a:	b2da      	uxtb	r2, r3
 800d30c:	4b35      	ldr	r3, [pc, #212]	@ (800d3e4 <linealiza+0x190>)
 800d30e:	701a      	strb	r2, [r3, #0]
	waux = A;
 800d310:	4b34      	ldr	r3, [pc, #208]	@ (800d3e4 <linealiza+0x190>)
 800d312:	781a      	ldrb	r2, [r3, #0]
 800d314:	4b34      	ldr	r3, [pc, #208]	@ (800d3e8 <linealiza+0x194>)
 800d316:	701a      	strb	r2, [r3, #0]
	A = 10;
 800d318:	4b32      	ldr	r3, [pc, #200]	@ (800d3e4 <linealiza+0x190>)
 800d31a:	220a      	movs	r2, #10
 800d31c:	701a      	strb	r2, [r3, #0]

	X = lowByte(X) * A;
 800d31e:	4b30      	ldr	r3, [pc, #192]	@ (800d3e0 <linealiza+0x18c>)
 800d320:	881b      	ldrh	r3, [r3, #0]
 800d322:	b2db      	uxtb	r3, r3
 800d324:	001a      	movs	r2, r3
 800d326:	4b2f      	ldr	r3, [pc, #188]	@ (800d3e4 <linealiza+0x190>)
 800d328:	781b      	ldrb	r3, [r3, #0]
 800d32a:	4353      	muls	r3, r2
 800d32c:	b29a      	uxth	r2, r3
 800d32e:	4b2c      	ldr	r3, [pc, #176]	@ (800d3e0 <linealiza+0x18c>)
 800d330:	801a      	strh	r2, [r3, #0]
	A = highByte(X);
 800d332:	4b2b      	ldr	r3, [pc, #172]	@ (800d3e0 <linealiza+0x18c>)
 800d334:	881b      	ldrh	r3, [r3, #0]
 800d336:	0a1b      	lsrs	r3, r3, #8
 800d338:	b29b      	uxth	r3, r3
 800d33a:	b2da      	uxtb	r2, r3
 800d33c:	4b29      	ldr	r3, [pc, #164]	@ (800d3e4 <linealiza+0x190>)
 800d33e:	701a      	strb	r2, [r3, #0]
	X = 0;                    //borra la parte baja no interesa ya que son centesimas y milesimas etc.....
 800d340:	4b27      	ldr	r3, [pc, #156]	@ (800d3e0 <linealiza+0x18c>)
 800d342:	2200      	movs	r2, #0
 800d344:	801a      	strh	r2, [r3, #0]
	X = A;
 800d346:	4b27      	ldr	r3, [pc, #156]	@ (800d3e4 <linealiza+0x190>)
 800d348:	781b      	ldrb	r3, [r3, #0]
 800d34a:	001a      	movs	r2, r3
 800d34c:	4b24      	ldr	r3, [pc, #144]	@ (800d3e0 <linealiza+0x18c>)
 800d34e:	801a      	strh	r2, [r3, #0]

	tempo = X;                //esta es la parte de la decena
 800d350:	4b23      	ldr	r3, [pc, #140]	@ (800d3e0 <linealiza+0x18c>)
 800d352:	881a      	ldrh	r2, [r3, #0]
 800d354:	4b18      	ldr	r3, [pc, #96]	@ (800d3b8 <linealiza+0x164>)
 800d356:	801a      	strh	r2, [r3, #0]

	//procesa la parte entera
	A = waux;                 //guarda el valor de l parte alta
 800d358:	4b23      	ldr	r3, [pc, #140]	@ (800d3e8 <linealiza+0x194>)
 800d35a:	781a      	ldrb	r2, [r3, #0]
 800d35c:	4b21      	ldr	r3, [pc, #132]	@ (800d3e4 <linealiza+0x190>)
 800d35e:	701a      	strb	r2, [r3, #0]
	X = A;
 800d360:	4b20      	ldr	r3, [pc, #128]	@ (800d3e4 <linealiza+0x190>)
 800d362:	781b      	ldrb	r3, [r3, #0]
 800d364:	001a      	movs	r2, r3
 800d366:	4b1e      	ldr	r3, [pc, #120]	@ (800d3e0 <linealiza+0x18c>)
 800d368:	801a      	strh	r2, [r3, #0]

	A = 10;
 800d36a:	4b1e      	ldr	r3, [pc, #120]	@ (800d3e4 <linealiza+0x190>)
 800d36c:	220a      	movs	r2, #10
 800d36e:	701a      	strb	r2, [r3, #0]
	X = lowByte(X) * A;
 800d370:	4b1b      	ldr	r3, [pc, #108]	@ (800d3e0 <linealiza+0x18c>)
 800d372:	881b      	ldrh	r3, [r3, #0]
 800d374:	b2db      	uxtb	r3, r3
 800d376:	001a      	movs	r2, r3
 800d378:	4b1a      	ldr	r3, [pc, #104]	@ (800d3e4 <linealiza+0x190>)
 800d37a:	781b      	ldrb	r3, [r3, #0]
 800d37c:	4353      	muls	r3, r2
 800d37e:	b29a      	uxth	r2, r3
 800d380:	4b17      	ldr	r3, [pc, #92]	@ (800d3e0 <linealiza+0x18c>)
 800d382:	801a      	strh	r2, [r3, #0]

	X = X + tempo;
 800d384:	4b16      	ldr	r3, [pc, #88]	@ (800d3e0 <linealiza+0x18c>)
 800d386:	881a      	ldrh	r2, [r3, #0]
 800d388:	4b0b      	ldr	r3, [pc, #44]	@ (800d3b8 <linealiza+0x164>)
 800d38a:	881b      	ldrh	r3, [r3, #0]
 800d38c:	18d3      	adds	r3, r2, r3
 800d38e:	b29a      	uxth	r2, r3
 800d390:	4b13      	ldr	r3, [pc, #76]	@ (800d3e0 <linealiza+0x18c>)
 800d392:	801a      	strh	r2, [r3, #0]

	if(GetRegFlagState(Y, 15))
 800d394:	4b0a      	ldr	r3, [pc, #40]	@ (800d3c0 <linealiza+0x16c>)
 800d396:	881b      	ldrh	r3, [r3, #0]
 800d398:	b21b      	sxth	r3, r3
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	da05      	bge.n	800d3aa <linealiza+0x156>
	X = (X ^ 0xFFFF) + 1;
 800d39e:	4b10      	ldr	r3, [pc, #64]	@ (800d3e0 <linealiza+0x18c>)
 800d3a0:	881b      	ldrh	r3, [r3, #0]
 800d3a2:	425b      	negs	r3, r3
 800d3a4:	b29a      	uxth	r2, r3
 800d3a6:	4b0e      	ldr	r3, [pc, #56]	@ (800d3e0 <linealiza+0x18c>)
 800d3a8:	801a      	strh	r2, [r3, #0]

	tempo = X;              //esta es la parte de la decena
 800d3aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d3e0 <linealiza+0x18c>)
 800d3ac:	881a      	ldrh	r2, [r3, #0]
 800d3ae:	4b02      	ldr	r3, [pc, #8]	@ (800d3b8 <linealiza+0x164>)
 800d3b0:	801a      	strh	r2, [r3, #0]
}
 800d3b2:	46c0      	nop			@ (mov r8, r8)
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	bd80      	pop	{r7, pc}
 800d3b8:	2000221e 	.word	0x2000221e
 800d3bc:	2000221c 	.word	0x2000221c
 800d3c0:	20002218 	.word	0x20002218
 800d3c4:	20002214 	.word	0x20002214
 800d3c8:	0000038d 	.word	0x0000038d
 800d3cc:	00000339 	.word	0x00000339
 800d3d0:	000002aa 	.word	0x000002aa
 800d3d4:	0000ffff 	.word	0x0000ffff
 800d3d8:	000093cc 	.word	0x000093cc
 800d3dc:	00002ecc 	.word	0x00002ecc
 800d3e0:	2000221a 	.word	0x2000221a
 800d3e4:	20002216 	.word	0x20002216
 800d3e8:	20000b6f 	.word	0x20000b6f

0800d3ec <mult1x2>:

void mult1x2(void)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	af00      	add	r7, sp, #0
	resul = Y;                   // salva el valor a multiplicar
 800d3f0:	4b2f      	ldr	r3, [pc, #188]	@ (800d4b0 <mult1x2+0xc4>)
 800d3f2:	881a      	ldrh	r2, [r3, #0]
 800d3f4:	4b2f      	ldr	r3, [pc, #188]	@ (800d4b4 <mult1x2+0xc8>)
 800d3f6:	801a      	strh	r2, [r3, #0]

	A = highByte(resul);
 800d3f8:	4b2e      	ldr	r3, [pc, #184]	@ (800d4b4 <mult1x2+0xc8>)
 800d3fa:	881b      	ldrh	r3, [r3, #0]
 800d3fc:	0a1b      	lsrs	r3, r3, #8
 800d3fe:	b29b      	uxth	r3, r3
 800d400:	b2da      	uxtb	r2, r3
 800d402:	4b2d      	ldr	r3, [pc, #180]	@ (800d4b8 <mult1x2+0xcc>)
 800d404:	701a      	strb	r2, [r3, #0]
	Y = A;
 800d406:	4b2c      	ldr	r3, [pc, #176]	@ (800d4b8 <mult1x2+0xcc>)
 800d408:	781b      	ldrb	r3, [r3, #0]
 800d40a:	001a      	movs	r2, r3
 800d40c:	4b28      	ldr	r3, [pc, #160]	@ (800d4b0 <mult1x2+0xc4>)
 800d40e:	801a      	strh	r2, [r3, #0]
	A = wreg;                    //multiplicador
 800d410:	4b2a      	ldr	r3, [pc, #168]	@ (800d4bc <mult1x2+0xd0>)
 800d412:	781a      	ldrb	r2, [r3, #0]
 800d414:	4b28      	ldr	r3, [pc, #160]	@ (800d4b8 <mult1x2+0xcc>)
 800d416:	701a      	strb	r2, [r3, #0]

	Y = Y * A;                   // Realiza la multiplicacin de las dieciseisenas
 800d418:	4b27      	ldr	r3, [pc, #156]	@ (800d4b8 <mult1x2+0xcc>)
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	001a      	movs	r2, r3
 800d41e:	4b24      	ldr	r3, [pc, #144]	@ (800d4b0 <mult1x2+0xc4>)
 800d420:	881b      	ldrh	r3, [r3, #0]
 800d422:	4353      	muls	r3, r2
 800d424:	b29a      	uxth	r2, r3
 800d426:	4b22      	ldr	r3, [pc, #136]	@ (800d4b0 <mult1x2+0xc4>)
 800d428:	801a      	strh	r2, [r3, #0]

	raux = Y;                    //Y Guardalo
 800d42a:	4b21      	ldr	r3, [pc, #132]	@ (800d4b0 <mult1x2+0xc4>)
 800d42c:	881a      	ldrh	r2, [r3, #0]
 800d42e:	4b24      	ldr	r3, [pc, #144]	@ (800d4c0 <mult1x2+0xd4>)
 800d430:	801a      	strh	r2, [r3, #0]

	A = lowByte(resul);
 800d432:	4b20      	ldr	r3, [pc, #128]	@ (800d4b4 <mult1x2+0xc8>)
 800d434:	881b      	ldrh	r3, [r3, #0]
 800d436:	b2da      	uxtb	r2, r3
 800d438:	4b1f      	ldr	r3, [pc, #124]	@ (800d4b8 <mult1x2+0xcc>)
 800d43a:	701a      	strb	r2, [r3, #0]
	Y = A;
 800d43c:	4b1e      	ldr	r3, [pc, #120]	@ (800d4b8 <mult1x2+0xcc>)
 800d43e:	781b      	ldrb	r3, [r3, #0]
 800d440:	001a      	movs	r2, r3
 800d442:	4b1b      	ldr	r3, [pc, #108]	@ (800d4b0 <mult1x2+0xc4>)
 800d444:	801a      	strh	r2, [r3, #0]
	A = wreg;                    //multiplicador
 800d446:	4b1d      	ldr	r3, [pc, #116]	@ (800d4bc <mult1x2+0xd0>)
 800d448:	781a      	ldrb	r2, [r3, #0]
 800d44a:	4b1b      	ldr	r3, [pc, #108]	@ (800d4b8 <mult1x2+0xcc>)
 800d44c:	701a      	strb	r2, [r3, #0]
	Y = Y*A;                     // Realiza la multiplicacin de las unidades
 800d44e:	4b1a      	ldr	r3, [pc, #104]	@ (800d4b8 <mult1x2+0xcc>)
 800d450:	781b      	ldrb	r3, [r3, #0]
 800d452:	001a      	movs	r2, r3
 800d454:	4b16      	ldr	r3, [pc, #88]	@ (800d4b0 <mult1x2+0xc4>)
 800d456:	881b      	ldrh	r3, [r3, #0]
 800d458:	4353      	muls	r3, r2
 800d45a:	b29a      	uxth	r2, r3
 800d45c:	4b14      	ldr	r3, [pc, #80]	@ (800d4b0 <mult1x2+0xc4>)
 800d45e:	801a      	strh	r2, [r3, #0]

	A = lowByte(Y);
 800d460:	4b13      	ldr	r3, [pc, #76]	@ (800d4b0 <mult1x2+0xc4>)
 800d462:	881b      	ldrh	r3, [r3, #0]
 800d464:	b2da      	uxtb	r2, r3
 800d466:	4b14      	ldr	r3, [pc, #80]	@ (800d4b8 <mult1x2+0xcc>)
 800d468:	701a      	strb	r2, [r3, #0]
	resul = A;
 800d46a:	4b13      	ldr	r3, [pc, #76]	@ (800d4b8 <mult1x2+0xcc>)
 800d46c:	781b      	ldrb	r3, [r3, #0]
 800d46e:	001a      	movs	r2, r3
 800d470:	4b10      	ldr	r3, [pc, #64]	@ (800d4b4 <mult1x2+0xc8>)
 800d472:	801a      	strh	r2, [r3, #0]
	A = highByte(Y);
 800d474:	4b0e      	ldr	r3, [pc, #56]	@ (800d4b0 <mult1x2+0xc4>)
 800d476:	881b      	ldrh	r3, [r3, #0]
 800d478:	0a1b      	lsrs	r3, r3, #8
 800d47a:	b29b      	uxth	r3, r3
 800d47c:	b2da      	uxtb	r2, r3
 800d47e:	4b0e      	ldr	r3, [pc, #56]	@ (800d4b8 <mult1x2+0xcc>)
 800d480:	701a      	strb	r2, [r3, #0]
	A = A + lowByte(raux);      //Suma dieciseisenas
 800d482:	4b0f      	ldr	r3, [pc, #60]	@ (800d4c0 <mult1x2+0xd4>)
 800d484:	881b      	ldrh	r3, [r3, #0]
 800d486:	b2da      	uxtb	r2, r3
 800d488:	4b0b      	ldr	r3, [pc, #44]	@ (800d4b8 <mult1x2+0xcc>)
 800d48a:	781b      	ldrb	r3, [r3, #0]
 800d48c:	18d3      	adds	r3, r2, r3
 800d48e:	b2da      	uxtb	r2, r3
 800d490:	4b09      	ldr	r3, [pc, #36]	@ (800d4b8 <mult1x2+0xcc>)
 800d492:	701a      	strb	r2, [r3, #0]

	resul = (A << 8) + resul;
 800d494:	4b08      	ldr	r3, [pc, #32]	@ (800d4b8 <mult1x2+0xcc>)
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	021b      	lsls	r3, r3, #8
 800d49a:	b29a      	uxth	r2, r3
 800d49c:	4b05      	ldr	r3, [pc, #20]	@ (800d4b4 <mult1x2+0xc8>)
 800d49e:	881b      	ldrh	r3, [r3, #0]
 800d4a0:	18d3      	adds	r3, r2, r3
 800d4a2:	b29a      	uxth	r2, r3
 800d4a4:	4b03      	ldr	r3, [pc, #12]	@ (800d4b4 <mult1x2+0xc8>)
 800d4a6:	801a      	strh	r2, [r3, #0]
}
 800d4a8:	46c0      	nop			@ (mov r8, r8)
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}
 800d4ae:	46c0      	nop			@ (mov r8, r8)
 800d4b0:	20002218 	.word	0x20002218
 800d4b4:	2000221c 	.word	0x2000221c
 800d4b8:	20002216 	.word	0x20002216
 800d4bc:	20000b70 	.word	0x20000b70
 800d4c0:	20002220 	.word	0x20002220

0800d4c4 <capturaAD>:

void capturaAD(void)
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b082      	sub	sp, #8
 800d4c8:	af00      	add	r7, sp, #0
	ADC1->CR |= ADC_CR_ADEN;
 800d4ca:	4b1a      	ldr	r3, [pc, #104]	@ (800d534 <capturaAD+0x70>)
 800d4cc:	689a      	ldr	r2, [r3, #8]
 800d4ce:	4b19      	ldr	r3, [pc, #100]	@ (800d534 <capturaAD+0x70>)
 800d4d0:	2101      	movs	r1, #1
 800d4d2:	430a      	orrs	r2, r1
 800d4d4:	609a      	str	r2, [r3, #8]
	ADC1->ISR |= (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR);
 800d4d6:	4b17      	ldr	r3, [pc, #92]	@ (800d534 <capturaAD+0x70>)
 800d4d8:	681a      	ldr	r2, [r3, #0]
 800d4da:	4b16      	ldr	r3, [pc, #88]	@ (800d534 <capturaAD+0x70>)
 800d4dc:	211c      	movs	r1, #28
 800d4de:	430a      	orrs	r2, r1
 800d4e0:	601a      	str	r2, [r3, #0]
	ADC1->CR |= ADC_CR_ADSTART;
 800d4e2:	4b14      	ldr	r3, [pc, #80]	@ (800d534 <capturaAD+0x70>)
 800d4e4:	689a      	ldr	r2, [r3, #8]
 800d4e6:	4b13      	ldr	r3, [pc, #76]	@ (800d534 <capturaAD+0x70>)
 800d4e8:	2104      	movs	r1, #4
 800d4ea:	430a      	orrs	r2, r1
 800d4ec:	609a      	str	r2, [r3, #8]

	while ((ADC1->ISR & ADC_FLAG_EOC) == 0)
 800d4ee:	46c0      	nop			@ (mov r8, r8)
 800d4f0:	4b10      	ldr	r3, [pc, #64]	@ (800d534 <capturaAD+0x70>)
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	2204      	movs	r2, #4
 800d4f6:	4013      	ands	r3, r2
 800d4f8:	d0fa      	beq.n	800d4f0 <capturaAD+0x2c>
	{
	}
	ADC1->CR &= ~(ADC_IER_EOCIE | ADC_IER_EOSIE);
 800d4fa:	4b0e      	ldr	r3, [pc, #56]	@ (800d534 <capturaAD+0x70>)
 800d4fc:	689a      	ldr	r2, [r3, #8]
 800d4fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d534 <capturaAD+0x70>)
 800d500:	210c      	movs	r1, #12
 800d502:	438a      	bics	r2, r1
 800d504:	609a      	str	r2, [r3, #8]

	for(uint8_t i=0; i < 10; i++);
 800d506:	1dfb      	adds	r3, r7, #7
 800d508:	2200      	movs	r2, #0
 800d50a:	701a      	strb	r2, [r3, #0]
 800d50c:	e004      	b.n	800d518 <capturaAD+0x54>
 800d50e:	1dfb      	adds	r3, r7, #7
 800d510:	781a      	ldrb	r2, [r3, #0]
 800d512:	1dfb      	adds	r3, r7, #7
 800d514:	3201      	adds	r2, #1
 800d516:	701a      	strb	r2, [r3, #0]
 800d518:	1dfb      	adds	r3, r7, #7
 800d51a:	781b      	ldrb	r3, [r3, #0]
 800d51c:	2b09      	cmp	r3, #9
 800d51e:	d9f6      	bls.n	800d50e <capturaAD+0x4a>

	adcramh = ADC1->DR;
 800d520:	4b04      	ldr	r3, [pc, #16]	@ (800d534 <capturaAD+0x70>)
 800d522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d524:	b29a      	uxth	r2, r3
 800d526:	4b04      	ldr	r3, [pc, #16]	@ (800d538 <capturaAD+0x74>)
 800d528:	801a      	strh	r2, [r3, #0]
}
 800d52a:	46c0      	nop			@ (mov r8, r8)
 800d52c:	46bd      	mov	sp, r7
 800d52e:	b002      	add	sp, #8
 800d530:	bd80      	pop	{r7, pc}
 800d532:	46c0      	nop			@ (mov r8, r8)
 800d534:	40012400 	.word	0x40012400
 800d538:	20000b7c 	.word	0x20000b7c

0800d53c <wise_hot_rep>:

void wise_hot_rep (uint8_t wreg_p, uint16_t X_p)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b082      	sub	sp, #8
 800d540:	af00      	add	r7, sp, #0
 800d542:	0002      	movs	r2, r0
 800d544:	1dfb      	adds	r3, r7, #7
 800d546:	701a      	strb	r2, [r3, #0]
 800d548:	1d3b      	adds	r3, r7, #4
 800d54a:	1c0a      	adds	r2, r1, #0
 800d54c:	801a      	strh	r2, [r3, #0]
	wreg = wreg_p;              // Multiplica el dato por el factor
 800d54e:	4b0f      	ldr	r3, [pc, #60]	@ (800d58c <wise_hot_rep+0x50>)
 800d550:	1dfa      	adds	r2, r7, #7
 800d552:	7812      	ldrb	r2, [r2, #0]
 800d554:	701a      	strb	r2, [r3, #0]
	Y = curva;
 800d556:	4b0e      	ldr	r3, [pc, #56]	@ (800d590 <wise_hot_rep+0x54>)
 800d558:	881a      	ldrh	r2, [r3, #0]
 800d55a:	4b0e      	ldr	r3, [pc, #56]	@ (800d594 <wise_hot_rep+0x58>)
 800d55c:	801a      	strh	r2, [r3, #0]

	mult1x2();              // Multiplica
 800d55e:	f7ff ff45 	bl	800d3ec <mult1x2>

	X = resul;              // En tempo2 qued el entero del dato de temperatura
 800d562:	4b0d      	ldr	r3, [pc, #52]	@ (800d598 <wise_hot_rep+0x5c>)
 800d564:	881a      	ldrh	r2, [r3, #0]
 800d566:	4b0d      	ldr	r3, [pc, #52]	@ (800d59c <wise_hot_rep+0x60>)
 800d568:	801a      	strh	r2, [r3, #0]
	X = X - X_p;         // ordenada al origen en C  (-255.996)
 800d56a:	4b0c      	ldr	r3, [pc, #48]	@ (800d59c <wise_hot_rep+0x60>)
 800d56c:	881a      	ldrh	r2, [r3, #0]
 800d56e:	1d3b      	adds	r3, r7, #4
 800d570:	881b      	ldrh	r3, [r3, #0]
 800d572:	1ad3      	subs	r3, r2, r3
 800d574:	b29a      	uxth	r2, r3
 800d576:	4b09      	ldr	r3, [pc, #36]	@ (800d59c <wise_hot_rep+0x60>)
 800d578:	801a      	strh	r2, [r3, #0]
	tempo = X;
 800d57a:	4b08      	ldr	r3, [pc, #32]	@ (800d59c <wise_hot_rep+0x60>)
 800d57c:	881a      	ldrh	r2, [r3, #0]
 800d57e:	4b08      	ldr	r3, [pc, #32]	@ (800d5a0 <wise_hot_rep+0x64>)
 800d580:	801a      	strh	r2, [r3, #0]
}
 800d582:	46c0      	nop			@ (mov r8, r8)
 800d584:	46bd      	mov	sp, r7
 800d586:	b002      	add	sp, #8
 800d588:	bd80      	pop	{r7, pc}
 800d58a:	46c0      	nop			@ (mov r8, r8)
 800d58c:	20000b70 	.word	0x20000b70
 800d590:	20002214 	.word	0x20002214
 800d594:	20002218 	.word	0x20002218
 800d598:	2000221c 	.word	0x2000221c
 800d59c:	2000221a 	.word	0x2000221a
 800d5a0:	2000221e 	.word	0x2000221e

0800d5a4 <promedio_8>:

/* 		CGM 06/05/2025
 * 		Se realiza un promedio de las  muestras guardadas en un arreglo de 8 elementos
 */

uint16_t promedio_8(uint16_t * muestras_){
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b084      	sub	sp, #16
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
	uint16_t promedioX = 0;
 800d5ac:	230e      	movs	r3, #14
 800d5ae:	18fb      	adds	r3, r7, r3
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < 8; i++ ){
 800d5b4:	230d      	movs	r3, #13
 800d5b6:	18fb      	adds	r3, r7, r3
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	701a      	strb	r2, [r3, #0]
 800d5bc:	e010      	b.n	800d5e0 <promedio_8+0x3c>
		promedioX +=  (*muestras_);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	8819      	ldrh	r1, [r3, #0]
 800d5c2:	220e      	movs	r2, #14
 800d5c4:	18bb      	adds	r3, r7, r2
 800d5c6:	18ba      	adds	r2, r7, r2
 800d5c8:	8812      	ldrh	r2, [r2, #0]
 800d5ca:	188a      	adds	r2, r1, r2
 800d5cc:	801a      	strh	r2, [r3, #0]
		muestras_++;
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	3302      	adds	r3, #2
 800d5d2:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < 8; i++ ){
 800d5d4:	210d      	movs	r1, #13
 800d5d6:	187b      	adds	r3, r7, r1
 800d5d8:	781a      	ldrb	r2, [r3, #0]
 800d5da:	187b      	adds	r3, r7, r1
 800d5dc:	3201      	adds	r2, #1
 800d5de:	701a      	strb	r2, [r3, #0]
 800d5e0:	230d      	movs	r3, #13
 800d5e2:	18fb      	adds	r3, r7, r3
 800d5e4:	781b      	ldrb	r3, [r3, #0]
 800d5e6:	2b07      	cmp	r3, #7
 800d5e8:	d9e9      	bls.n	800d5be <promedio_8+0x1a>
	}
	return (promedioX >> 3);
 800d5ea:	230e      	movs	r3, #14
 800d5ec:	18fb      	adds	r3, r7, r3
 800d5ee:	881b      	ldrh	r3, [r3, #0]
 800d5f0:	08db      	lsrs	r3, r3, #3
 800d5f2:	b29b      	uxth	r3, r3
}
 800d5f4:	0018      	movs	r0, r3
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	b004      	add	sp, #16
 800d5fa:	bd80      	pop	{r7, pc}

0800d5fc <Bset_Clear_trfst>:
	Y = adcramh;
	A = edorefri;
}

void Bset_Clear_trfst(uint8_t * trfst_1, uint8_t * trfst_2,uint8_t X, uint8_t Y)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b084      	sub	sp, #16
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	0019      	movs	r1, r3
 800d608:	1dfb      	adds	r3, r7, #7
 800d60a:	701a      	strb	r2, [r3, #0]
 800d60c:	1dbb      	adds	r3, r7, #6
 800d60e:	1c0a      	adds	r2, r1, #0
 800d610:	701a      	strb	r2, [r3, #0]
	*(trfst_1 + X) = 1; // BitSet(trfst_1,X);   //#f_s4short   // Indica la falla (Sensor de salida en corto)
 800d612:	1dfb      	adds	r3, r7, #7
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	68fa      	ldr	r2, [r7, #12]
 800d618:	18d3      	adds	r3, r2, r3
 800d61a:	2201      	movs	r2, #1
 800d61c:	701a      	strb	r2, [r3, #0]
	//BitSet(trefst_aux,5);   //#f_s4short   // Indica la falla (Sensor de salida en corto)
	*(trfst_2 + Y) = 0; // BitClear(trfst_2,Y); //#f_s4open   // Cancela la otras falla del sensor de salida
 800d61e:	1dbb      	adds	r3, r7, #6
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	68ba      	ldr	r2, [r7, #8]
 800d624:	18d3      	adds	r3, r2, r3
 800d626:	2200      	movs	r2, #0
 800d628:	701a      	strb	r2, [r3, #0]
}
 800d62a:	46c0      	nop			@ (mov r8, r8)
 800d62c:	46bd      	mov	sp, r7
 800d62e:	b004      	add	sp, #16
 800d630:	bd80      	pop	{r7, pc}

0800d632 <Bclear_Clear_trfst>:

void Bclear_Clear_trfst(uint8_t * trfst_3, uint8_t * trfst_4,uint8_t V, uint8_t W)
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b084      	sub	sp, #16
 800d636:	af00      	add	r7, sp, #0
 800d638:	60f8      	str	r0, [r7, #12]
 800d63a:	60b9      	str	r1, [r7, #8]
 800d63c:	0019      	movs	r1, r3
 800d63e:	1dfb      	adds	r3, r7, #7
 800d640:	701a      	strb	r2, [r3, #0]
 800d642:	1dbb      	adds	r3, r7, #6
 800d644:	1c0a      	adds	r2, r1, #0
 800d646:	701a      	strb	r2, [r3, #0]
	*(trfst_3 + V) = 0;// BitClear(trfst_3,V);      // Cancela la fallas del sensor de evaporador
 800d648:	1dfb      	adds	r3, r7, #7
 800d64a:	781b      	ldrb	r3, [r3, #0]
 800d64c:	68fa      	ldr	r2, [r7, #12]
 800d64e:	18d3      	adds	r3, r2, r3
 800d650:	2200      	movs	r2, #0
 800d652:	701a      	strb	r2, [r3, #0]
	//BitClear(trefst_aux,2);      // Cancela la fallas del sensor de evaporador
	*(trfst_4 + W) = 0;// BitClear(trfst_4,W);
 800d654:	1dbb      	adds	r3, r7, #6
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	68ba      	ldr	r2, [r7, #8]
 800d65a:	18d3      	adds	r3, r2, r3
 800d65c:	2200      	movs	r2, #0
 800d65e:	701a      	strb	r2, [r3, #0]
}
 800d660:	46c0      	nop			@ (mov r8, r8)
 800d662:	46bd      	mov	sp, r7
 800d664:	b004      	add	sp, #16
 800d666:	bd80      	pop	{r7, pc}

0800d668 <tiempo>:

#include "main.h"
#include "customMain.h"


void tiempo (void){
 800d668:	b580      	push	{r7, lr}
 800d66a:	af00      	add	r7, sp, #0

    asm ("nop");
 800d66c:	46c0      	nop			@ (mov r8, r8)



		if(cntbase < 8){				//  Esta iniciando la centsima?
 800d66e:	4bd7      	ldr	r3, [pc, #860]	@ (800d9cc <tiempo+0x364>)
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	2b07      	cmp	r3, #7
 800d674:	d900      	bls.n	800d678 <tiempo+0x10>
 800d676:	e273      	b.n	800db60 <tiempo+0x4f8>
			goto tiempo10;				//	jrult		tiempo10;
 800d678:	46c0      	nop			@ (mov r8, r8)
		}  //compara a cntbase
		goto fintiem;					// jp			fintiem;		/ No, termina

	////    Variables que se decrenetan cada centesima
tiempo10:
				cntblkh++;						/// Cada 10 ms
 800d67a:	4bd5      	ldr	r3, [pc, #852]	@ (800d9d0 <tiempo+0x368>)
 800d67c:	881b      	ldrh	r3, [r3, #0]
 800d67e:	3301      	adds	r3, #1
 800d680:	b29a      	uxth	r2, r3
 800d682:	4bd3      	ldr	r3, [pc, #844]	@ (800d9d0 <tiempo+0x368>)
 800d684:	801a      	strh	r2, [r3, #0]

			   decword(&timeDpyS3);		/// decrementa tiempo de despliegue sensor 3
 800d686:	4bd3      	ldr	r3, [pc, #844]	@ (800d9d4 <tiempo+0x36c>)
 800d688:	0018      	movs	r0, r3
 800d68a:	f7f9 ffb0 	bl	80075ee <decword>


			   decwreg(&delayComStat);
 800d68e:	4bd2      	ldr	r3, [pc, #840]	@ (800d9d8 <tiempo+0x370>)
 800d690:	0018      	movs	r0, r3
 800d692:	f7f9 ffbe 	bl	8007612 <decwreg>

			   decwreg(&cntMsgCmd);			//	Decrementa tiempo de desplegado de mensajes de comando
 800d696:	4bd1      	ldr	r3, [pc, #836]	@ (800d9dc <tiempo+0x374>)
 800d698:	0018      	movs	r0, r3
 800d69a:	f7f9 ffba 	bl	8007612 <decwreg>
			   decwreg(&timeBuzzOn);		//	Decrementa tiempo de encedido del buzzer
 800d69e:	4bd0      	ldr	r3, [pc, #832]	@ (800d9e0 <tiempo+0x378>)
 800d6a0:	0018      	movs	r0, r3
 800d6a2:	f7f9 ffb6 	bl	8007612 <decwreg>

			   decwreg(&cntdpysp);			//	Decrementa tiempo de desplegado de nuevo setpoint
 800d6a6:	4bcf      	ldr	r3, [pc, #828]	@ (800d9e4 <tiempo+0x37c>)
 800d6a8:	0018      	movs	r0, r3
 800d6aa:	f7f9 ffb2 	bl	8007612 <decwreg>
		       decwreg(&retcapfc);			//	Agota el retardo para capturar seal de Fotocelda
 800d6ae:	4bce      	ldr	r3, [pc, #824]	@ (800d9e8 <tiempo+0x380>)
 800d6b0:	0018      	movs	r0, r3
 800d6b2:	f7f9 ffae 	bl	8007612 <decwreg>

		       decwreg(&cnt_ecom);			//	Agota el retardo
 800d6b6:	4bcd      	ldr	r3, [pc, #820]	@ (800d9ec <tiempo+0x384>)
 800d6b8:	0018      	movs	r0, r3
 800d6ba:	f7f9 ffaa 	bl	8007612 <decwreg>
		       decwreg(&cnt_dpyrst);		//	Agota el retardo
 800d6be:	4bcc      	ldr	r3, [pc, #816]	@ (800d9f0 <tiempo+0x388>)
 800d6c0:	0018      	movs	r0, r3
 800d6c2:	f7f9 ffa6 	bl	8007612 <decwreg>
		       decwreg(&cnt_btn);			//	Agota el retardo
 800d6c6:	4bcb      	ldr	r3, [pc, #812]	@ (800d9f4 <tiempo+0x38c>)
 800d6c8:	0018      	movs	r0, r3
 800d6ca:	f7f9 ffa2 	bl	8007612 <decwreg>
		       decwreg(&cnt_blk_btn);		//	Agota el retardo
 800d6ce:	4bca      	ldr	r3, [pc, #808]	@ (800d9f8 <tiempo+0x390>)
 800d6d0:	0018      	movs	r0, r3
 800d6d2:	f7f9 ff9e 	bl	8007612 <decwreg>

		       cntcent++;					//	Una centsima ms
 800d6d6:	4bc9      	ldr	r3, [pc, #804]	@ (800d9fc <tiempo+0x394>)
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	3301      	adds	r3, #1
 800d6dc:	b2da      	uxtb	r2, r3
 800d6de:	4bc7      	ldr	r3, [pc, #796]	@ (800d9fc <tiempo+0x394>)
 800d6e0:	701a      	strb	r2, [r3, #0]
		       if (!GetRegFlagState(cntcent, 0)){  		//	btjf		cntcent,#0,no_dec_deb
 800d6e2:	4bc6      	ldr	r3, [pc, #792]	@ (800d9fc <tiempo+0x394>)
 800d6e4:	781b      	ldrb	r3, [r3, #0]
 800d6e6:	001a      	movs	r2, r3
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	4013      	ands	r3, r2
 800d6ec:	d01c      	beq.n	800d728 <tiempo+0xc0>
			        goto no_dec_deb;
		       }

		       decwreg(&deb2_btn1);			// Agota el retardo para funcin secundaria de botones
 800d6ee:	4bc4      	ldr	r3, [pc, #784]	@ (800da00 <tiempo+0x398>)
 800d6f0:	0018      	movs	r0, r3
 800d6f2:	f7f9 ff8e 	bl	8007612 <decwreg>
		       decwreg(&deb2_btn2);			// Agota el retardo para funcin secundaria de botones
 800d6f6:	4bc3      	ldr	r3, [pc, #780]	@ (800da04 <tiempo+0x39c>)
 800d6f8:	0018      	movs	r0, r3
 800d6fa:	f7f9 ff8a 	bl	8007612 <decwreg>
		       decwreg(&deb2_btn3);			// Agota el retardo para funcin secundaria de botones
 800d6fe:	4bc2      	ldr	r3, [pc, #776]	@ (800da08 <tiempo+0x3a0>)
 800d700:	0018      	movs	r0, r3
 800d702:	f7f9 ff86 	bl	8007612 <decwreg>
		       decwreg(&deb2_btn4);			// Agota el retardo para funcin secundaria de botones
 800d706:	4bc1      	ldr	r3, [pc, #772]	@ (800da0c <tiempo+0x3a4>)
 800d708:	0018      	movs	r0, r3
 800d70a:	f7f9 ff82 	bl	8007612 <decwreg>
		       decwreg(&deb1_btn2);			// Agota el retardo para funcin secundaria de botones
 800d70e:	4bc0      	ldr	r3, [pc, #768]	@ (800da10 <tiempo+0x3a8>)
 800d710:	0018      	movs	r0, r3
 800d712:	f7f9 ff7e 	bl	8007612 <decwreg>
		       decwreg(&deb1_btn3);			// Agota el retardo para funcin secundaria de botones
 800d716:	4bbf      	ldr	r3, [pc, #764]	@ (800da14 <tiempo+0x3ac>)
 800d718:	0018      	movs	r0, r3
 800d71a:	f7f9 ff7a 	bl	8007612 <decwreg>
		       decwreg(&deb_2btn);			// Agota el retardo para funcin secundaria de botones
 800d71e:	4bbe      	ldr	r3, [pc, #760]	@ (800da18 <tiempo+0x3b0>)
 800d720:	0018      	movs	r0, r3
 800d722:	f7f9 ff76 	bl	8007612 <decwreg>
 800d726:	e000      	b.n	800d72a <tiempo+0xc2>
			        goto no_dec_deb;
 800d728:	46c0      	nop			@ (mov r8, r8)
no_dec_deb:

		        if(cntcent >= 100){ 		// cp			A,#$64;	/ Se completo un segundo?
 800d72a:	4bb4      	ldr	r3, [pc, #720]	@ (800d9fc <tiempo+0x394>)
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	2b63      	cmp	r3, #99	@ 0x63
 800d730:	d800      	bhi.n	800d734 <tiempo+0xcc>
 800d732:	e217      	b.n	800db64 <tiempo+0x4fc>
		        	goto tiempo12;			//;jruge		tiempo12
 800d734:	46c0      	nop			@ (mov r8, r8)
		        }
		        goto fintiem;

tiempo12:
				cntcent = 0;				//clr			cntcent;		/ Si, inicia desde 0 centsimas
 800d736:	4bb1      	ldr	r3, [pc, #708]	@ (800d9fc <tiempo+0x394>)
 800d738:	2200      	movs	r2, #0
 800d73a:	701a      	strb	r2, [r3, #0]

				decwreg(&tiempoPrCargas);   //ldw			X,#tiempoPrCargas;   RM_20240819 Para comando de activacin de cargas
 800d73c:	4bb7      	ldr	r3, [pc, #732]	@ (800da1c <tiempo+0x3b4>)
 800d73e:	0018      	movs	r0, r3
 800d740:	f7f9 ff67 	bl	8007612 <decwreg>
//;-----------------------------------------------------------------------------------

				//; Funciones de est secccin no se ejecutan hasta que la maquina de estados BLE est en transmit/recieve
				//ld			A,BluetoothState
				//cp			A,#3
				if(BluetoothState!=3)//jrne		endSelect
 800d744:	4bb6      	ldr	r3, [pc, #728]	@ (800da20 <tiempo+0x3b8>)
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	2b03      	cmp	r3, #3
 800d74a:	d142      	bne.n	800d7d2 <tiempo+0x16a>
					goto endSelect;
				//ldw			X,#cntSetName;
				decword(&cntSetName);//call		decword
 800d74c:	4bb5      	ldr	r3, [pc, #724]	@ (800da24 <tiempo+0x3bc>)
 800d74e:	0018      	movs	r0, r3
 800d750:	f7f9 ff4d 	bl	80075ee <decword>
				//btjt	flagsTxControl,#f_statBLE,no_toggleCOM;  Con conexin BLE activa no cambies el canal de comunicacion
				//; no cambies de canal de comunicacin si se est transmitiendo algun logger via wifi
				//btjt	flagsWIFI,#f_timeLoggerCmd,no_toggleCOM;
				//btjt	flagsWIFI,#f_eventLoggerCmd,no_toggleCOM;

				if(flagsTxControl[f_statBLE] || flagsWIFI[f_timeLoggerCmd] || flagsWIFI[f_eventLoggerCmd])
 800d754:	4bb4      	ldr	r3, [pc, #720]	@ (800da28 <tiempo+0x3c0>)
 800d756:	785b      	ldrb	r3, [r3, #1]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d11e      	bne.n	800d79a <tiempo+0x132>
 800d75c:	4bb3      	ldr	r3, [pc, #716]	@ (800da2c <tiempo+0x3c4>)
 800d75e:	78db      	ldrb	r3, [r3, #3]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d11a      	bne.n	800d79a <tiempo+0x132>
 800d764:	4bb1      	ldr	r3, [pc, #708]	@ (800da2c <tiempo+0x3c4>)
 800d766:	791b      	ldrb	r3, [r3, #4]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d116      	bne.n	800d79a <tiempo+0x132>
					goto no_toggleCOM;

toggleCOM:
 800d76c:	46c0      	nop			@ (mov r8, r8)
				//; no cambies el canal de comunicacin si hay una respuesta en transmisin en progreso
				//tnz		keyTx
				if(keyTx != 0)//jrne	no_toggleCOM
 800d76e:	4bb0      	ldr	r3, [pc, #704]	@ (800da30 <tiempo+0x3c8>)
 800d770:	781b      	ldrb	r3, [r3, #0]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d113      	bne.n	800d79e <tiempo+0x136>
					goto no_toggleCOM;
				flagsTxControl[f_select] = !(flagsTxControl[f_select]);// bcpl		flagsTxControl,#f_select
 800d776:	4bac      	ldr	r3, [pc, #688]	@ (800da28 <tiempo+0x3c0>)
 800d778:	781b      	ldrb	r3, [r3, #0]
 800d77a:	1e5a      	subs	r2, r3, #1
 800d77c:	4193      	sbcs	r3, r2
 800d77e:	b2db      	uxtb	r3, r3
 800d780:	2201      	movs	r2, #1
 800d782:	4053      	eors	r3, r2
 800d784:	b2db      	uxtb	r3, r3
 800d786:	1c1a      	adds	r2, r3, #0
 800d788:	2301      	movs	r3, #1
 800d78a:	4013      	ands	r3, r2
 800d78c:	b2da      	uxtb	r2, r3
 800d78e:	4ba6      	ldr	r3, [pc, #664]	@ (800da28 <tiempo+0x3c0>)
 800d790:	701a      	strb	r2, [r3, #0]
				delayComStat = 10;//mov			delayComStat,#10
 800d792:	4b91      	ldr	r3, [pc, #580]	@ (800d9d8 <tiempo+0x370>)
 800d794:	220a      	movs	r2, #10
 800d796:	701a      	strb	r2, [r3, #0]
 800d798:	e002      	b.n	800d7a0 <tiempo+0x138>
					goto no_toggleCOM;
 800d79a:	46c0      	nop			@ (mov r8, r8)
 800d79c:	e000      	b.n	800d7a0 <tiempo+0x138>
					goto no_toggleCOM;
 800d79e:	46c0      	nop			@ (mov r8, r8)
no_toggleCOM:

				if(!flagsTxControl[f_select])//btjf		flagsTxControl,#f_select,BLEselect
 800d7a0:	4ba1      	ldr	r3, [pc, #644]	@ (800da28 <tiempo+0x3c0>)
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	4053      	eors	r3, r2
 800d7a8:	b2db      	uxtb	r3, r3
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d108      	bne.n	800d7c0 <tiempo+0x158>
					goto BLEselect;
WIFIselect:
 800d7ae:	46c0      	nop			@ (mov r8, r8)
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);//bset		PE_ODR,#2
 800d7b0:	2380      	movs	r3, #128	@ 0x80
 800d7b2:	015b      	lsls	r3, r3, #5
 800d7b4:	489f      	ldr	r0, [pc, #636]	@ (800da34 <tiempo+0x3cc>)
 800d7b6:	2201      	movs	r2, #1
 800d7b8:	0019      	movs	r1, r3
 800d7ba:	f005 ff56 	bl	801366a <HAL_GPIO_WritePin>
				goto endSelect;//jra			endSelect
 800d7be:	e009      	b.n	800d7d4 <tiempo+0x16c>
					goto BLEselect;
 800d7c0:	46c0      	nop			@ (mov r8, r8)
BLEselect:
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);//bres		PE_ODR,#2
 800d7c2:	2380      	movs	r3, #128	@ 0x80
 800d7c4:	015b      	lsls	r3, r3, #5
 800d7c6:	489b      	ldr	r0, [pc, #620]	@ (800da34 <tiempo+0x3cc>)
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	0019      	movs	r1, r3
 800d7cc:	f005 ff4d 	bl	801366a <HAL_GPIO_WritePin>
 800d7d0:	e000      	b.n	800d7d4 <tiempo+0x16c>
					goto endSelect;
 800d7d2:	46c0      	nop			@ (mov r8, r8)
//    		    }
//    		    timeSeconds_HW++;				// S, Incrementa parte alta del tiempo UNIX
//no_inc_timeH:
//
//noIncTime:
				decword(&timeOnVaho_w);
 800d7d4:	4b98      	ldr	r3, [pc, #608]	@ (800da38 <tiempo+0x3d0>)
 800d7d6:	0018      	movs	r0, r3
 800d7d8:	f7f9 ff09 	bl	80075ee <decword>
				decword(&timeOffVaho_w);
 800d7dc:	4b97      	ldr	r3, [pc, #604]	@ (800da3c <tiempo+0x3d4>)
 800d7de:	0018      	movs	r0, r3
 800d7e0:	f7f9 ff05 	bl	80075ee <decword>
				decword(&timeAlarmRetCo_w);
 800d7e4:	4b96      	ldr	r3, [pc, #600]	@ (800da40 <tiempo+0x3d8>)
 800d7e6:	0018      	movs	r0, r3
 800d7e8:	f7f9 ff01 	bl	80075ee <decword>
				decwreg(&cntRetCo);
 800d7ec:	4b95      	ldr	r3, [pc, #596]	@ (800da44 <tiempo+0x3dc>)
 800d7ee:	0018      	movs	r0, r3
 800d7f0:	f7f9 ff0f 	bl	8007612 <decwreg>


				decword(&temp_doorEvent);		// decremnta registro de duracin evento puerta
 800d7f4:	4b94      	ldr	r3, [pc, #592]	@ (800da48 <tiempo+0x3e0>)
 800d7f6:	0018      	movs	r0, r3
 800d7f8:	f7f9 fef9 	bl	80075ee <decword>
				decwreg(&timeDpyDf);			//; decrementa tiempo para mostrar mensaje "dF"
 800d7fc:	4b93      	ldr	r3, [pc, #588]	@ (800da4c <tiempo+0x3e4>)
 800d7fe:	0018      	movs	r0, r3
 800d800:	f7f9 ff07 	bl	8007612 <decwreg>
				decwreg(&timeTxTBLE);
 800d804:	4b92      	ldr	r3, [pc, #584]	@ (800da50 <tiempo+0x3e8>)
 800d806:	0018      	movs	r0, r3
 800d808:	f7f9 ff03 	bl	8007612 <decwreg>
				decword(&timeoutTBLE);
 800d80c:	4b91      	ldr	r3, [pc, #580]	@ (800da54 <tiempo+0x3ec>)
 800d80e:	0018      	movs	r0, r3
 800d810:	f7f9 feed 	bl	80075ee <decword>
	            decwreg(&timeTxTWF);
 800d814:	4b90      	ldr	r3, [pc, #576]	@ (800da58 <tiempo+0x3f0>)
 800d816:	0018      	movs	r0, r3
 800d818:	f7f9 fefb 	bl	8007612 <decwreg>
		    	decword(&timeoutTWF);			// decrementa timeout token wifi
 800d81c:	4b8f      	ldr	r3, [pc, #572]	@ (800da5c <tiempo+0x3f4>)
 800d81e:	0018      	movs	r0, r3
 800d820:	f7f9 fee5 	bl	80075ee <decword>
		    	decwreg(&timeoutTxWifi);		// decrementa timeout respuesta de wifi
 800d824:	4b8e      	ldr	r3, [pc, #568]	@ (800da60 <tiempo+0x3f8>)
 800d826:	0018      	movs	r0, r3
 800d828:	f7f9 fef3 	bl	8007612 <decwreg>
		    	decwreg(&delayTxLoggWifi);		// decrementa tiempo entre envos de logger
 800d82c:	4b8d      	ldr	r3, [pc, #564]	@ (800da64 <tiempo+0x3fc>)
 800d82e:	0018      	movs	r0, r3
 800d830:	f7f9 feef 	bl	8007612 <decwreg>
		    	decwreg(&retPowerOn);			// decrementa tiempo de retardo para apagado de lampara
 800d834:	4b8c      	ldr	r3, [pc, #560]	@ (800da68 <tiempo+0x400>)
 800d836:	0018      	movs	r0, r3
 800d838:	f7f9 feeb 	bl	8007612 <decwreg>
		    	decwreg(&timeUnlockWIFI);		// decrementa tiempo de desbloqueo de comandos protegidos por password
 800d83c:	4b8b      	ldr	r3, [pc, #556]	@ (800da6c <tiempo+0x404>)
 800d83e:	0018      	movs	r0, r3
 800d840:	f7f9 fee7 	bl	8007612 <decwreg>


		    	decword(&silencioAlarmH);		// decremnta registro de duracin evento puerta
 800d844:	4b8a      	ldr	r3, [pc, #552]	@ (800da70 <tiempo+0x408>)
 800d846:	0018      	movs	r0, r3
 800d848:	f7f9 fed1 	bl	80075ee <decword>
		    	decwreg(&temp_wifiEvent);
 800d84c:	4b89      	ldr	r3, [pc, #548]	@ (800da74 <tiempo+0x40c>)
 800d84e:	0018      	movs	r0, r3
 800d850:	f7f9 fedf 	bl	8007612 <decwreg>
tiempo16:		//call		decwreg;
				//incw		X;
				//cpw			X,#End_sec;
				//jrult		tiempo16;

		    	decwreg(&retvent);//	Retardo para el encendido del ventilor
 800d854:	4b88      	ldr	r3, [pc, #544]	@ (800da78 <tiempo+0x410>)
 800d856:	0018      	movs	r0, r3
 800d858:	f7f9 fedb 	bl	8007612 <decwreg>
		    	decwreg(&minfunc);//		Tiempo mnimo de funcin activa
 800d85c:	4b87      	ldr	r3, [pc, #540]	@ (800da7c <tiempo+0x414>)
 800d85e:	0018      	movs	r0, r3
 800d860:	f7f9 fed7 	bl	8007612 <decwreg>
		    	decwreg(&durautop);//	Duracin de autoprueba
 800d864:	4b86      	ldr	r3, [pc, #536]	@ (800da80 <tiempo+0x418>)
 800d866:	0018      	movs	r0, r3
 800d868:	f7f9 fed3 	bl	8007612 <decwreg>
		    	decwreg(&cntdpyev);//	Tiempo desplegado temperatura de evaporador
 800d86c:	4b85      	ldr	r3, [pc, #532]	@ (800da84 <tiempo+0x41c>)
 800d86e:	0018      	movs	r0, r3
 800d870:	f7f9 fecf 	bl	8007612 <decwreg>
		    	decwreg(&cntobscu);//	Contador de tiempo de obscuridad en la fotocelda
 800d874:	4b84      	ldr	r3, [pc, #528]	@ (800da88 <tiempo+0x420>)
 800d876:	0018      	movs	r0, r3
 800d878:	f7f9 fecb 	bl	8007612 <decwreg>
		    	decwreg(&cntfail);//		Contador para indicar fallas
 800d87c:	4b83      	ldr	r3, [pc, #524]	@ (800da8c <tiempo+0x424>)
 800d87e:	0018      	movs	r0, r3
 800d880:	f7f9 fec7 	bl	8007612 <decwreg>
		    	decwreg(&valflvl);//
 800d884:	4b82      	ldr	r3, [pc, #520]	@ (800da90 <tiempo+0x428>)
 800d886:	0018      	movs	r0, r3
 800d888:	f7f9 fec3 	bl	8007612 <decwreg>
		    	decwreg(&valfhvl);//
 800d88c:	4b81      	ldr	r3, [pc, #516]	@ (800da94 <tiempo+0x42c>)
 800d88e:	0018      	movs	r0, r3
 800d890:	f7f9 febf 	bl	8007612 <decwreg>
		    	decwreg(&cnt_prog);//
 800d894:	4b80      	ldr	r3, [pc, #512]	@ (800da98 <tiempo+0x430>)
 800d896:	0018      	movs	r0, r3
 800d898:	f7f9 febb 	bl	8007612 <decwreg>
		    	decwreg(&cnt_btn_hld);//
 800d89c:	4b7f      	ldr	r3, [pc, #508]	@ (800da9c <tiempo+0x434>)
 800d89e:	0018      	movs	r0, r3
 800d8a0:	f7f9 feb7 	bl	8007612 <decwreg>
		    	decwreg(&ret_fan_co);//	Retardo para el encendido del ventilor por compresor recien encendido
 800d8a4:	4b7e      	ldr	r3, [pc, #504]	@ (800daa0 <tiempo+0x438>)
 800d8a6:	0018      	movs	r0, r3
 800d8a8:	f7f9 feb3 	bl	8007612 <decwreg>
		    	decwreg(&End_sec);//
 800d8ac:	4b7d      	ldr	r3, [pc, #500]	@ (800daa4 <tiempo+0x43c>)
 800d8ae:	0018      	movs	r0, r3
 800d8b0:	f7f9 feaf 	bl	8007612 <decwreg>



		    	decword(&cntDefi_H); // decrementa tiempo de desficiencia
 800d8b4:	4b7c      	ldr	r3, [pc, #496]	@ (800daa8 <tiempo+0x440>)
 800d8b6:	0018      	movs	r0, r3
 800d8b8:	f7f9 fe99 	bl	80075ee <decword>

		    	decwreg(&timeOutRst);
 800d8bc:	4b7b      	ldr	r3, [pc, #492]	@ (800daac <tiempo+0x444>)
 800d8be:	0018      	movs	r0, r3
 800d8c0:	f7f9 fea7 	bl	8007612 <decwreg>
		    	decwreg(&timeOutRx);
 800d8c4:	4b7a      	ldr	r3, [pc, #488]	@ (800dab0 <tiempo+0x448>)
 800d8c6:	0018      	movs	r0, r3
 800d8c8:	f7f9 fea3 	bl	8007612 <decwreg>
		    	decwreg(&timeRstBLE);
 800d8cc:	4b79      	ldr	r3, [pc, #484]	@ (800dab4 <tiempo+0x44c>)
 800d8ce:	0018      	movs	r0, r3
 800d8d0:	f7f9 fe9f 	bl	8007612 <decwreg>
		    	//decword(&cntLogger_H);			// decrementra contador de logger
		    	decwreg(&cntInitTx);
 800d8d4:	4b78      	ldr	r3, [pc, #480]	@ (800dab8 <tiempo+0x450>)
 800d8d6:	0018      	movs	r0, r3
 800d8d8:	f7f9 fe9b 	bl	8007612 <decwreg>
//		    	decword(&timeDataWF_H);			// decrementra contador de envio de datos por tiempo WIFI

		    	decword(&t_ahorro1_H);
 800d8dc:	4b77      	ldr	r3, [pc, #476]	@ (800dabc <tiempo+0x454>)
 800d8de:	0018      	movs	r0, r3
 800d8e0:	f7f9 fe85 	bl	80075ee <decword>
		    	decword(&t_ahorro2_H);
 800d8e4:	4b76      	ldr	r3, [pc, #472]	@ (800dac0 <tiempo+0x458>)
 800d8e6:	0018      	movs	r0, r3
 800d8e8:	f7f9 fe81 	bl	80075ee <decword>
		    	decword(&cntNoct_H);
 800d8ec:	4b75      	ldr	r3, [pc, #468]	@ (800dac4 <tiempo+0x45c>)
 800d8ee:	0018      	movs	r0, r3
 800d8f0:	f7f9 fe7d 	bl	80075ee <decword>

		    	if(GetRegFlagState(durautop, 0)){   //btjt durautop,#0,no_dec2
 800d8f4:	4b62      	ldr	r3, [pc, #392]	@ (800da80 <tiempo+0x418>)
 800d8f6:	781b      	ldrb	r3, [r3, #0]
 800d8f8:	001a      	movs	r2, r3
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	4013      	ands	r3, r2
 800d8fe:	d104      	bne.n	800d90a <tiempo+0x2a2>
		    		goto no_dec2;
		    	}
	    		decwreg(&durautop2);
 800d900:	4b71      	ldr	r3, [pc, #452]	@ (800dac8 <tiempo+0x460>)
 800d902:	0018      	movs	r0, r3
 800d904:	f7f9 fe85 	bl	8007612 <decwreg>
 800d908:	e000      	b.n	800d90c <tiempo+0x2a4>
		    		goto no_dec2;
 800d90a:	46c0      	nop			@ (mov r8, r8)
		    	  //btjt		durautop,#0,no_dec2

no_dec2:

		    	decword(&retproth);
 800d90c:	4b6f      	ldr	r3, [pc, #444]	@ (800dacc <tiempo+0x464>)
 800d90e:	0018      	movs	r0, r3
 800d910:	f7f9 fe6d 	bl	80075ee <decword>
		    	decword(&tminstoph);			// Decrementa tiempo de descanso del compresor
 800d914:	4b6e      	ldr	r3, [pc, #440]	@ (800dad0 <tiempo+0x468>)
 800d916:	0018      	movs	r0, r3
 800d918:	f7f9 fe69 	bl	80075ee <decword>
		    	decword(&cntpah);				// Decremetna tiempo permitido de puerta abierta.
 800d91c:	4b6d      	ldr	r3, [pc, #436]	@ (800dad4 <tiempo+0x46c>)
 800d91e:	0018      	movs	r0, r3
 800d920:	f7f9 fe65 	bl	80075ee <decword>
		    	decword(&drp_fanh);
 800d924:	4b6c      	ldr	r3, [pc, #432]	@ (800dad8 <tiempo+0x470>)
 800d926:	0018      	movs	r0, r3
 800d928:	f7f9 fe61 	bl	80075ee <decword>
		    	decword(&drp_comph);
 800d92c:	4b6b      	ldr	r3, [pc, #428]	@ (800dadc <tiempo+0x474>)
 800d92e:	0018      	movs	r0, r3
 800d930:	f7f9 fe5d 	bl	80075ee <decword>


		    	if(interdhh >= coontimeh ){  //jruge tiempo 17, salta si c = 0  *************************
 800d934:	4b6a      	ldr	r3, [pc, #424]	@ (800dae0 <tiempo+0x478>)
 800d936:	881a      	ldrh	r2, [r3, #0]
 800d938:	4b6a      	ldr	r3, [pc, #424]	@ (800dae4 <tiempo+0x47c>)
 800d93a:	881b      	ldrh	r3, [r3, #0]
 800d93c:	429a      	cmp	r2, r3
 800d93e:	d204      	bcs.n	800d94a <tiempo+0x2e2>
		    		goto tiempo_17;
		    	}

		        if(portX[rel_co]){  //tiempo_j00 = tiempo_17
 800d940:	4b69      	ldr	r3, [pc, #420]	@ (800dae8 <tiempo+0x480>)
 800d942:	781b      	ldrb	r3, [r3, #0]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d006      	beq.n	800d956 <tiempo+0x2ee>
		        	goto	tiempo_j00;		//tiempo_j00;	/ Esta encendido el compresor?    ;RM_20220623  Cambio de puerto para compresor
 800d948:	e000      	b.n	800d94c <tiempo+0x2e4>
		    		goto tiempo_17;
 800d94a:	46c0      	nop			@ (mov r8, r8)
		        }
	        	goto tiempo20; //jra tiempo20

tiempo_j00:
tiempo_17:       decword(&interdhh);			// Agota el tiempo de interdeshielo
 800d94c:	4b64      	ldr	r3, [pc, #400]	@ (800dae0 <tiempo+0x478>)
 800d94e:	0018      	movs	r0, r3
 800d950:	f7f9 fe4d 	bl	80075ee <decword>
 800d954:	e000      	b.n	800d958 <tiempo+0x2f0>
	        	goto tiempo20; //jra tiempo20
 800d956:	46c0      	nop			@ (mov r8, r8)

tiempo20:		 decword(&durdhh);				// Agota la duracin del deshielo
 800d958:	4b64      	ldr	r3, [pc, #400]	@ (800daec <tiempo+0x484>)
 800d95a:	0018      	movs	r0, r3
 800d95c:	f7f9 fe47 	bl	80075ee <decword>

				holdseg++;						// Contador de segundos para retencion de display
 800d960:	4b63      	ldr	r3, [pc, #396]	@ (800daf0 <tiempo+0x488>)
 800d962:	781b      	ldrb	r3, [r3, #0]
 800d964:	3301      	adds	r3, #1
 800d966:	b2da      	uxtb	r2, r3
 800d968:	4b61      	ldr	r3, [pc, #388]	@ (800daf0 <tiempo+0x488>)
 800d96a:	701a      	strb	r2, [r3, #0]
    	    	if(holdseg < 60){
 800d96c:	4b60      	ldr	r3, [pc, #384]	@ (800daf0 <tiempo+0x488>)
 800d96e:	781b      	ldrb	r3, [r3, #0]
 800d970:	2b3b      	cmp	r3, #59	@ 0x3b
 800d972:	d907      	bls.n	800d984 <tiempo+0x31c>
    	    		 goto tiempo40;				//jrult		tiempo40;		/ No, continua
		    	 }
	 			holdseg = 0;					//clr			holdseg;		/ S, reinicia contador de segundos
 800d974:	4b5e      	ldr	r3, [pc, #376]	@ (800daf0 <tiempo+0x488>)
 800d976:	2200      	movs	r2, #0
 800d978:	701a      	strb	r2, [r3, #0]
		        decwreg(&cnthold);
 800d97a:	4b5e      	ldr	r3, [pc, #376]	@ (800daf4 <tiempo+0x48c>)
 800d97c:	0018      	movs	r0, r3
 800d97e:	f7f9 fe48 	bl	8007612 <decwreg>
 800d982:	e000      	b.n	800d986 <tiempo+0x31e>
    	    		 goto tiempo40;				//jrult		tiempo40;		/ No, continua
 800d984:	46c0      	nop			@ (mov r8, r8)

tiempo40:
				//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
				//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);	 //28-May-2024: Salida IO7 toogle test
				if(GetRegFlagState(cntseg, 3)){
 800d986:	4b5c      	ldr	r3, [pc, #368]	@ (800daf8 <tiempo+0x490>)
 800d988:	781b      	ldrb	r3, [r3, #0]
 800d98a:	001a      	movs	r2, r3
 800d98c:	2308      	movs	r3, #8
 800d98e:	4013      	ands	r3, r2
 800d990:	d001      	beq.n	800d996 <tiempo+0x32e>
					asm ("nop");
 800d992:	46c0      	nop			@ (mov r8, r8)
 800d994:	e000      	b.n	800d998 <tiempo+0x330>
					// GPIOR0[f_dh]  = 0;				// Apaga DH       		..   Toogle FUNIONA OK
					// GPIOR1[f_fan] = 0;					// Apaga FAN		  	..   Toogle FUNIONA OK
					//GPIOR0[f_lamp] = 0;				// Apaga  lampara 		..   Toogle FUNIONA OK
				}
				else{
					asm ("nop");
 800d996:	46c0      	nop			@ (mov r8, r8)
					// GPIOR1[f_fan] = 1;					// Enciende FAN
					// GPIOR0[f_lamp] = 1;				// Enciende lampara
				}
				//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

				cntseg++;							//inc			cntseg;			/ Un segundo ms
 800d998:	4b57      	ldr	r3, [pc, #348]	@ (800daf8 <tiempo+0x490>)
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	3301      	adds	r3, #1
 800d99e:	b2da      	uxtb	r2, r3
 800d9a0:	4b55      	ldr	r3, [pc, #340]	@ (800daf8 <tiempo+0x490>)
 800d9a2:	701a      	strb	r2, [r3, #0]
				if(cntseg < (uint8_t)time_auto){ //cp cntseg, #9
 800d9a4:	4b54      	ldr	r3, [pc, #336]	@ (800daf8 <tiempo+0x490>)
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	2b08      	cmp	r3, #8
 800d9aa:	d903      	bls.n	800d9b4 <tiempo+0x34c>
		    		goto tiempo50;				//jrult		tiempo50;		/ No, espera otro segundo
		    	}
				flagsa[0]= 0;		 // bres		flagsa,#0;0x01;	/ Si, termina arranque
 800d9ac:	4b53      	ldr	r3, [pc, #332]	@ (800dafc <tiempo+0x494>)
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	701a      	strb	r2, [r3, #0]
 800d9b2:	e000      	b.n	800d9b6 <tiempo+0x34e>
		    		goto tiempo50;				//jrult		tiempo50;		/ No, espera otro segundo
 800d9b4:	46c0      	nop			@ (mov r8, r8)
tiempo50: 		if(!GetRegFlagState(cntseg, 4)){ // btjf		//cntseg,#4,tiempo_j01; **********************************
 800d9b6:	4b50      	ldr	r3, [pc, #320]	@ (800daf8 <tiempo+0x490>)
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	001a      	movs	r2, r3
 800d9bc:	2310      	movs	r3, #16
 800d9be:	4013      	ands	r3, r2
 800d9c0:	d100      	bne.n	800d9c4 <tiempo+0x35c>
 800d9c2:	e09d      	b.n	800db00 <tiempo+0x498>
					goto	tiempo_j01;		// Ya son 16 segundos?
		    	}
				flagsa[7] = 0;			 //bres		flagsa,#7    / Si, termina inicalizacin
 800d9c4:	4b4d      	ldr	r3, [pc, #308]	@ (800dafc <tiempo+0x494>)
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	71da      	strb	r2, [r3, #7]
 800d9ca:	e09a      	b.n	800db02 <tiempo+0x49a>
 800d9cc:	20000bda 	.word	0x20000bda
 800d9d0:	20000b68 	.word	0x20000b68
 800d9d4:	200021ac 	.word	0x200021ac
 800d9d8:	200021b8 	.word	0x200021b8
 800d9dc:	20002114 	.word	0x20002114
 800d9e0:	20002151 	.word	0x20002151
 800d9e4:	20000bde 	.word	0x20000bde
 800d9e8:	20000be5 	.word	0x20000be5
 800d9ec:	20000c3c 	.word	0x20000c3c
 800d9f0:	20000c3d 	.word	0x20000c3d
 800d9f4:	20000c3e 	.word	0x20000c3e
 800d9f8:	20000c50 	.word	0x20000c50
 800d9fc:	20000b65 	.word	0x20000b65
 800da00:	20000c2c 	.word	0x20000c2c
 800da04:	20000c2d 	.word	0x20000c2d
 800da08:	20000c2e 	.word	0x20000c2e
 800da0c:	20000c2f 	.word	0x20000c2f
 800da10:	20000c30 	.word	0x20000c30
 800da14:	20000c31 	.word	0x20000c31
 800da18:	20000c32 	.word	0x20000c32
 800da1c:	200021aa 	.word	0x200021aa
 800da20:	2000004c 	.word	0x2000004c
 800da24:	200021bc 	.word	0x200021bc
 800da28:	200021b0 	.word	0x200021b0
 800da2c:	20002004 	.word	0x20002004
 800da30:	20001ecd 	.word	0x20001ecd
 800da34:	50000400 	.word	0x50000400
 800da38:	20002156 	.word	0x20002156
 800da3c:	20002158 	.word	0x20002158
 800da40:	20002164 	.word	0x20002164
 800da44:	20002166 	.word	0x20002166
 800da48:	20001f8c 	.word	0x20001f8c
 800da4c:	200001f4 	.word	0x200001f4
 800da50:	200021be 	.word	0x200021be
 800da54:	200021c0 	.word	0x200021c0
 800da58:	20001fee 	.word	0x20001fee
 800da5c:	20002000 	.word	0x20002000
 800da60:	2000202e 	.word	0x2000202e
 800da64:	2000202f 	.word	0x2000202f
 800da68:	20002152 	.word	0x20002152
 800da6c:	20001f9b 	.word	0x20001f9b
 800da70:	20002054 	.word	0x20002054
 800da74:	200021d6 	.word	0x200021d6
 800da78:	20000b86 	.word	0x20000b86
 800da7c:	20000b87 	.word	0x20000b87
 800da80:	20000b88 	.word	0x20000b88
 800da84:	20000b89 	.word	0x20000b89
 800da88:	20000b8a 	.word	0x20000b8a
 800da8c:	20000b8b 	.word	0x20000b8b
 800da90:	20000b8c 	.word	0x20000b8c
 800da94:	20000b8d 	.word	0x20000b8d
 800da98:	20000b8e 	.word	0x20000b8e
 800da9c:	20000b8f 	.word	0x20000b8f
 800daa0:	20000b90 	.word	0x20000b90
 800daa4:	20000b91 	.word	0x20000b91
 800daa8:	20000c52 	.word	0x20000c52
 800daac:	20001f99 	.word	0x20001f99
 800dab0:	20001f9a 	.word	0x20001f9a
 800dab4:	20001f9d 	.word	0x20001f9d
 800dab8:	20001ece 	.word	0x20001ece
 800dabc:	20000c4c 	.word	0x20000c4c
 800dac0:	20000c4e 	.word	0x20000c4e
 800dac4:	20000c60 	.word	0x20000c60
 800dac8:	20000c44 	.word	0x20000c44
 800dacc:	20000b84 	.word	0x20000b84
 800dad0:	20000b7e 	.word	0x20000b7e
 800dad4:	20000b82 	.word	0x20000b82
 800dad8:	20000c18 	.word	0x20000c18
 800dadc:	20000c16 	.word	0x20000c16
 800dae0:	20000bd2 	.word	0x20000bd2
 800dae4:	20000bd8 	.word	0x20000bd8
 800dae8:	20000b74 	.word	0x20000b74
 800daec:	20000bd4 	.word	0x20000bd4
 800daf0:	20000b6e 	.word	0x20000b6e
 800daf4:	20000be3 	.word	0x20000be3
 800daf8:	20000b66 	.word	0x20000b66
 800dafc:	20000b94 	.word	0x20000b94
					goto	tiempo_j01;		// Ya son 16 segundos?
 800db00:	46c0      	nop			@ (mov r8, r8)
tiempo_j01:		if(cntseg < 60){  				//cp			A,#$3C;	/ Ya se complet un minuto?
 800db02:	4b1c      	ldr	r3, [pc, #112]	@ (800db74 <tiempo+0x50c>)
 800db04:	781b      	ldrb	r3, [r3, #0]
 800db06:	2b3b      	cmp	r3, #59	@ 0x3b
 800db08:	d92e      	bls.n	800db68 <tiempo+0x500>
					goto fintiem;				//jrult fintiem
		    	 }
		    	 cntseg = 0;
 800db0a:	4b1a      	ldr	r3, [pc, #104]	@ (800db74 <tiempo+0x50c>)
 800db0c:	2200      	movs	r2, #0
 800db0e:	701a      	strb	r2, [r3, #0]

		    	 fauto [7] = 0; //bres		fauto,#7 ********************************* esta declarado como 8 bits
 800db10:	4b19      	ldr	r3, [pc, #100]	@ (800db78 <tiempo+0x510>)
 800db12:	2200      	movs	r2, #0
 800db14:	71da      	strb	r2, [r3, #7]

 ////    Variables que se decrementan cada minuto

		    	 decwreg(&cnt_pta_fan); // Agota tiempo de encendido de ventilador
 800db16:	4b19      	ldr	r3, [pc, #100]	@ (800db7c <tiempo+0x514>)
 800db18:	0018      	movs	r0, r3
 800db1a:	f7f9 fd7a 	bl	8007612 <decwreg>
	    		 decwreg(&ton_fan);  //Agota tiempo de encendido de ventilador
 800db1e:	4b18      	ldr	r3, [pc, #96]	@ (800db80 <tiempo+0x518>)
 800db20:	0018      	movs	r0, r3
 800db22:	f7f9 fd76 	bl	8007612 <decwreg>
	    	     decwreg(&toff_fan); //Agota tiempo de apagado de ventilador
 800db26:	4b17      	ldr	r3, [pc, #92]	@ (800db84 <tiempo+0x51c>)
 800db28:	0018      	movs	r0, r3
 800db2a:	f7f9 fd72 	bl	8007612 <decwreg>
	    		 decwreg(&retnoct); // Agota el retardo para entrar a modo nocturno de forma automtica
 800db2e:	4b16      	ldr	r3, [pc, #88]	@ (800db88 <tiempo+0x520>)
 800db30:	0018      	movs	r0, r3
 800db32:	f7f9 fd6e 	bl	8007612 <decwreg>
	    		 decwreg(&cnthitemp); //Agota el tiempo temperatura alta
 800db36:	4b15      	ldr	r3, [pc, #84]	@ (800db8c <tiempo+0x524>)
 800db38:	0018      	movs	r0, r3
 800db3a:	f7f9 fd6a 	bl	8007612 <decwreg>
	    		 decword(&retnocth); //Agota el retardo para entrar a modo nocturno con luz
 800db3e:	4b14      	ldr	r3, [pc, #80]	@ (800db90 <tiempo+0x528>)
 800db40:	0018      	movs	r0, r3
 800db42:	f7f9 fd54 	bl	80075ee <decword>
	    		 decword(&cntworkh); //Agota el tiempo maximo de trabajo de compresor
 800db46:	4b13      	ldr	r3, [pc, #76]	@ (800db94 <tiempo+0x52c>)
 800db48:	0018      	movs	r0, r3
 800db4a:	f7f9 fd50 	bl	80075ee <decword>
	    		 decword(&cntexhah); //Agota el tiempo de descanso de compresor por compresor exhausto
 800db4e:	4b12      	ldr	r3, [pc, #72]	@ (800db98 <tiempo+0x530>)
 800db50:	0018      	movs	r0, r3
 800db52:	f7f9 fd4c 	bl	80075ee <decword>

	    		 decwreg(&timerOffManto); // Agota tiempo de apagado de mantenimiento
 800db56:	4b11      	ldr	r3, [pc, #68]	@ (800db9c <tiempo+0x534>)
 800db58:	0018      	movs	r0, r3
 800db5a:	f7f9 fd5a 	bl	8007612 <decwreg>
	    		 goto fintiem;
 800db5e:	e004      	b.n	800db6a <tiempo+0x502>
		goto fintiem;					// jp			fintiem;		/ No, termina
 800db60:	46c0      	nop			@ (mov r8, r8)
 800db62:	e002      	b.n	800db6a <tiempo+0x502>
		        goto fintiem;
 800db64:	46c0      	nop			@ (mov r8, r8)
 800db66:	e000      	b.n	800db6a <tiempo+0x502>
					goto fintiem;				//jrult fintiem
 800db68:	46c0      	nop			@ (mov r8, r8)


fintiem:
tiempo_j02:
	             goto main_tiempo;
 800db6a:	46c0      	nop			@ (mov r8, r8)
main_tiempo:

}
 800db6c:	46c0      	nop			@ (mov r8, r8)
 800db6e:	46bd      	mov	sp, r7
 800db70:	bd80      	pop	{r7, pc}
 800db72:	46c0      	nop			@ (mov r8, r8)
 800db74:	20000b66 	.word	0x20000b66
 800db78:	20000bf4 	.word	0x20000bf4
 800db7c:	20000c43 	.word	0x20000c43
 800db80:	20000c14 	.word	0x20000c14
 800db84:	20000c15 	.word	0x20000c15
 800db88:	20000be4 	.word	0x20000be4
 800db8c:	20000be7 	.word	0x20000be7
 800db90:	20000b80 	.word	0x20000b80
 800db94:	20000c48 	.word	0x20000c48
 800db98:	20000c4a 	.word	0x20000c4a
 800db9c:	20000c6d 	.word	0x20000c6d

0800dba0 <tx_buffer_prep>:

#include "main.h"
#include "customMain.h"


void tx_buffer_prep (void){
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b082      	sub	sp, #8
 800dba4:	af00      	add	r7, sp, #0
	uint8_t *point_X;
	uint8_t *point_Y;

tx_buffer_pr:
		// ((Paso:1)) Nota, se envia primero el header y (Paso:2) Despues la informacion y (Paso:3) checksum
		if(flagsTX [2]){							// Hay que transmitir Header ??
 800dba6:	4b6f      	ldr	r3, [pc, #444]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dba8:	789b      	ldrb	r3, [r3, #2]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d023      	beq.n	800dbf6 <tx_buffer_prep+0x56>
			goto	tx_header;
 800dbae:	46c0      	nop			@ (mov r8, r8)
		}
		goto	tx_buffer;		//	jp		tx_buffer
//;----------------------------------------------------------------------------------------------------------------
tx_header:
									;//---- Carga datos a array de transmisin
	    point_Y = &Bloque_Header [softVersion1];	//&softVersion1;
 800dbb0:	4b6d      	ldr	r3, [pc, #436]	@ (800dd68 <tx_buffer_prep+0x1c8>)
 800dbb2:	603b      	str	r3, [r7, #0]
	    point_X = &ImberaProtocolBuffer [0];
 800dbb4:	4b6d      	ldr	r3, [pc, #436]	@ (800dd6c <tx_buffer_prep+0x1cc>)
 800dbb6:	607b      	str	r3, [r7, #4]
	    //uint8_t A_STM8;

load_header_tx:

		    STM8_A = *point_Y;          			// *ImberaProtocolBuffer = *softVersion1
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	781a      	ldrb	r2, [r3, #0]
 800dbbc:	4b6c      	ldr	r3, [pc, #432]	@ (800dd70 <tx_buffer_prep+0x1d0>)
 800dbbe:	701a      	strb	r2, [r3, #0]
	    	*point_X = STM8_A;
 800dbc0:	4b6b      	ldr	r3, [pc, #428]	@ (800dd70 <tx_buffer_prep+0x1d0>)
 800dbc2:	781a      	ldrb	r2, [r3, #0]
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	701a      	strb	r2, [r3, #0]
	    	build_chksum(STM8_A);
 800dbc8:	4b69      	ldr	r3, [pc, #420]	@ (800dd70 <tx_buffer_prep+0x1d0>)
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	0018      	movs	r0, r3
 800dbce:	f7f9 fcf3 	bl	80075b8 <build_chksum>
	    	point_X++;
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	3301      	adds	r3, #1
 800dbd6:	607b      	str	r3, [r7, #4]
	    	point_Y++;
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	3301      	adds	r3, #1
 800dbdc:	603b      	str	r3, [r7, #0]
	   if( point_Y <= &Bloque_Header [dataSize]){
 800dbde:	683a      	ldr	r2, [r7, #0]
 800dbe0:	4b64      	ldr	r3, [pc, #400]	@ (800dd74 <tx_buffer_prep+0x1d4>)
 800dbe2:	429a      	cmp	r2, r3
 800dbe4:	d800      	bhi.n	800dbe8 <tx_buffer_prep+0x48>
		   goto load_header_tx;		//jrule load_header_tx
 800dbe6:	e7e7      	b.n	800dbb8 <tx_buffer_prep+0x18>
	   }

	    sizeTX = size_Header;					// Indica tamao de header
 800dbe8:	4b63      	ldr	r3, [pc, #396]	@ (800dd78 <tx_buffer_prep+0x1d8>)
 800dbea:	2208      	movs	r2, #8
 800dbec:	701a      	strb	r2, [r3, #0]
		flagsTX [2] = 0;						// indica que ya se envi header
 800dbee:	4b5d      	ldr	r3, [pc, #372]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	709a      	strb	r2, [r3, #2]
		goto	endTx;  //jp		endTx
 800dbf4:	e0b1      	b.n	800dd5a <tx_buffer_prep+0x1ba>
		goto	tx_buffer;		//	jp		tx_buffer
 800dbf6:	46c0      	nop			@ (mov r8, r8)

//;----------------------------------------------------------------------------------------------------------------
tx_buffer:
		// (Paso:3) checksum
		if(!flagsTX [0]){					//btjf	flagsTX,#0,notest;		// Hay que tomar en cuenta que viene de memoria llena ?
 800dbf8:	4b5a      	ldr	r3, [pc, #360]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dbfa:	781b      	ldrb	r3, [r3, #0]
 800dbfc:	2201      	movs	r2, #1
 800dbfe:	4053      	eors	r3, r2
 800dc00:	b2db      	uxtb	r3, r3
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d107      	bne.n	800dc16 <tx_buffer_prep+0x76>
			goto	notest;
		}
		if(!flagsTX [1]){					//btjf	flagsTX,#1,load_buffer_tx_prep
 800dc06:	4b57      	ldr	r3, [pc, #348]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dc08:	785b      	ldrb	r3, [r3, #1]
 800dc0a:	2201      	movs	r2, #1
 800dc0c:	4053      	eors	r3, r2
 800dc0e:	b2db      	uxtb	r3, r3
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d140      	bne.n	800dc96 <tx_buffer_prep+0xf6>
			goto	load_buffer_tx_prep;
		}
notest:
 800dc14:	e000      	b.n	800dc18 <tx_buffer_prep+0x78>
			goto	notest;
 800dc16:	46c0      	nop			@ (mov r8, r8)
		//notest: : poner aqui el codigo de "notest"
		if(pointTx < pointEndTx){
 800dc18:	4b58      	ldr	r3, [pc, #352]	@ (800dd7c <tx_buffer_prep+0x1dc>)
 800dc1a:	681a      	ldr	r2, [r3, #0]
 800dc1c:	4b58      	ldr	r3, [pc, #352]	@ (800dd80 <tx_buffer_prep+0x1e0>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	429a      	cmp	r2, r3
 800dc22:	d33a      	bcc.n	800dc9a <tx_buffer_prep+0xfa>
//	;							;btjf	flagsTX,#0,noTestLoop
//	;							nop
//	;							jra		testLoop
//	;noTestLoop:

chksum_tx:
 800dc24:	46c0      	nop			@ (mov r8, r8)
		if(flagsTX [3]){			//btjt flagsTX,#3,prep_endTx; // ya se envi chksum ?
 800dc26:	4b4f      	ldr	r3, [pc, #316]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dc28:	78db      	ldrb	r3, [r3, #3]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d122      	bne.n	800dc74 <tx_buffer_prep+0xd4>
			goto	prep_endTx;
		}
		// LDW		Y,#chksum_HW;					// Apunta a bloque de chksum
		point_X = &ImberaProtocolBuffer[0];
 800dc2e:	4b4f      	ldr	r3, [pc, #316]	@ (800dd6c <tx_buffer_prep+0x1cc>)
 800dc30:	607b      	str	r3, [r7, #4]
		cntByteTx = 0;						// limpia contrador de datos cargados
 800dc32:	4b54      	ldr	r3, [pc, #336]	@ (800dd84 <tx_buffer_prep+0x1e4>)
 800dc34:	2200      	movs	r2, #0
 800dc36:	701a      	strb	r2, [r3, #0]

		ImberaProtocolBuffer [0] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800dc38:	4b53      	ldr	r3, [pc, #332]	@ (800dd88 <tx_buffer_prep+0x1e8>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	0e1b      	lsrs	r3, r3, #24
 800dc3e:	b2da      	uxtb	r2, r3
 800dc40:	4b4a      	ldr	r3, [pc, #296]	@ (800dd6c <tx_buffer_prep+0x1cc>)
 800dc42:	701a      	strb	r2, [r3, #0]
		ImberaProtocolBuffer [1] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800dc44:	4b50      	ldr	r3, [pc, #320]	@ (800dd88 <tx_buffer_prep+0x1e8>)
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	0c1b      	lsrs	r3, r3, #16
 800dc4a:	b2da      	uxtb	r2, r3
 800dc4c:	4b47      	ldr	r3, [pc, #284]	@ (800dd6c <tx_buffer_prep+0x1cc>)
 800dc4e:	705a      	strb	r2, [r3, #1]
		ImberaProtocolBuffer [2] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800dc50:	4b4d      	ldr	r3, [pc, #308]	@ (800dd88 <tx_buffer_prep+0x1e8>)
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	0a1b      	lsrs	r3, r3, #8
 800dc56:	b2da      	uxtb	r2, r3
 800dc58:	4b44      	ldr	r3, [pc, #272]	@ (800dd6c <tx_buffer_prep+0x1cc>)
 800dc5a:	709a      	strb	r2, [r3, #2]
		ImberaProtocolBuffer [3] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800dc5c:	4b4a      	ldr	r3, [pc, #296]	@ (800dd88 <tx_buffer_prep+0x1e8>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	b2da      	uxtb	r2, r3
 800dc62:	4b42      	ldr	r3, [pc, #264]	@ (800dd6c <tx_buffer_prep+0x1cc>)
 800dc64:	70da      	strb	r2, [r3, #3]

		sizeTX = 4;					// Indica tamao de chksum
 800dc66:	4b44      	ldr	r3, [pc, #272]	@ (800dd78 <tx_buffer_prep+0x1d8>)
 800dc68:	2204      	movs	r2, #4
 800dc6a:	701a      	strb	r2, [r3, #0]
		flagsTX [3] = 1;			// indica que ya se envi header
 800dc6c:	4b3d      	ldr	r3, [pc, #244]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dc6e:	2201      	movs	r2, #1
 800dc70:	70da      	strb	r2, [r3, #3]
		goto	endTx;		//jp		endTx
 800dc72:	e072      	b.n	800dd5a <tx_buffer_prep+0x1ba>
			goto	prep_endTx;
 800dc74:	46c0      	nop			@ (mov r8, r8)

prep_endTx:
		keyTx = 0;								// termina Tx
 800dc76:	4b45      	ldr	r3, [pc, #276]	@ (800dd8c <tx_buffer_prep+0x1ec>)
 800dc78:	2200      	movs	r2, #0
 800dc7a:	701a      	strb	r2, [r3, #0]
		flagsTX [1] = 0;
 800dc7c:	4b39      	ldr	r3, [pc, #228]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dc7e:	2200      	movs	r2, #0
 800dc80:	705a      	strb	r2, [r3, #1]
		flagsTX [0] = 0;
 800dc82:	4b38      	ldr	r3, [pc, #224]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dc84:	2200      	movs	r2, #0
 800dc86:	701a      	strb	r2, [r3, #0]
		flagsLogger[4] = 0;				// permite loggeo de eventos
 800dc88:	4b41      	ldr	r3, [pc, #260]	@ (800dd90 <tx_buffer_prep+0x1f0>)
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	711a      	strb	r2, [r3, #4]
		flagsLogger[5] = 0;				// permite loggeo de datos
 800dc8e:	4b40      	ldr	r3, [pc, #256]	@ (800dd90 <tx_buffer_prep+0x1f0>)
 800dc90:	2200      	movs	r2, #0
 800dc92:	715a      	strb	r2, [r3, #5]
		goto  endTx;  //			jra		endTx
 800dc94:	e061      	b.n	800dd5a <tx_buffer_prep+0x1ba>
			goto	load_buffer_tx_prep;
 800dc96:	46c0      	nop			@ (mov r8, r8)
 800dc98:	e000      	b.n	800dc9c <tx_buffer_prep+0xfc>
			goto	load_buffer_tx_prep;					//jrult load_buffer_tx_prep
 800dc9a:	46c0      	nop			@ (mov r8, r8)

load_buffer_tx_prep:
		//;//---- Carga datos a array de transmisin
		point_Y = pointTx;					// Apunta a los datos a loggear
 800dc9c:	4b37      	ldr	r3, [pc, #220]	@ (800dd7c <tx_buffer_prep+0x1dc>)
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	603b      	str	r3, [r7, #0]
		point_X = &ImberaProtocolBuffer[0];	// Apunta al buffer de datos en RAM
 800dca2:	4b32      	ldr	r3, [pc, #200]	@ (800dd6c <tx_buffer_prep+0x1cc>)
 800dca4:	607b      	str	r3, [r7, #4]
		cntByteTx = 0;								// limpia contrador de datos cargados
 800dca6:	4b37      	ldr	r3, [pc, #220]	@ (800dd84 <tx_buffer_prep+0x1e4>)
 800dca8:	2200      	movs	r2, #0
 800dcaa:	701a      	strb	r2, [r3, #0]
load_buffer_tx:
		STM8_A = *point_Y;
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	781a      	ldrb	r2, [r3, #0]
 800dcb0:	4b2f      	ldr	r3, [pc, #188]	@ (800dd70 <tx_buffer_prep+0x1d0>)
 800dcb2:	701a      	strb	r2, [r3, #0]



		if (flagsRxFirm [0]){
 800dcb4:	4b37      	ldr	r3, [pc, #220]	@ (800dd94 <tx_buffer_prep+0x1f4>)
 800dcb6:	781b      	ldrb	r3, [r3, #0]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d111      	bne.n	800dce0 <tx_buffer_prep+0x140>
			goto  noLoadLoggerDir;		// btjt	flagsRxFirm,#0,noLoadLoggerDir
		}
		//; S se est transmitiendo logger considera su direccin
		if (flagsLogger [4]){
 800dcbc:	4b34      	ldr	r3, [pc, #208]	@ (800dd90 <tx_buffer_prep+0x1f0>)
 800dcbe:	791b      	ldrb	r3, [r3, #4]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d107      	bne.n	800dcd4 <tx_buffer_prep+0x134>
			goto  loadLoggerDir;		// btjt	flagsLogger,#4,loadLoggerDir
		}
		if (!flagsLogger [5]){
 800dcc4:	4b32      	ldr	r3, [pc, #200]	@ (800dd90 <tx_buffer_prep+0x1f0>)
 800dcc6:	795b      	ldrb	r3, [r3, #5]
 800dcc8:	2201      	movs	r2, #1
 800dcca:	4053      	eors	r3, r2
 800dccc:	b2db      	uxtb	r3, r3
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d108      	bne.n	800dce4 <tx_buffer_prep+0x144>
			goto  noLoadLoggerDir;		// btjf	flagsLogger,#5,noLoadLoggerDir
		}
loadLoggerDir:
 800dcd2:	e000      	b.n	800dcd6 <tx_buffer_prep+0x136>
			goto  loadLoggerDir;		// btjt	flagsLogger,#4,loadLoggerDir
 800dcd4:	46c0      	nop			@ (mov r8, r8)
		STM8_A = *point_Y;		//	LDF		A,($010000,Y)
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	781a      	ldrb	r2, [r3, #0]
 800dcda:	4b25      	ldr	r3, [pc, #148]	@ (800dd70 <tx_buffer_prep+0x1d0>)
 800dcdc:	701a      	strb	r2, [r3, #0]
 800dcde:	e002      	b.n	800dce6 <tx_buffer_prep+0x146>
			goto  noLoadLoggerDir;		// btjt	flagsRxFirm,#0,noLoadLoggerDir
 800dce0:	46c0      	nop			@ (mov r8, r8)
 800dce2:	e000      	b.n	800dce6 <tx_buffer_prep+0x146>
			goto  noLoadLoggerDir;		// btjf	flagsLogger,#5,noLoadLoggerDir
 800dce4:	46c0      	nop			@ (mov r8, r8)
noLoadLoggerDir:

		*point_X = STM8_A;
 800dce6:	4b22      	ldr	r3, [pc, #136]	@ (800dd70 <tx_buffer_prep+0x1d0>)
 800dce8:	781a      	ldrb	r2, [r3, #0]
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	701a      	strb	r2, [r3, #0]
		*point_X++;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	3301      	adds	r3, #1
 800dcf2:	607b      	str	r3, [r7, #4]
		*point_Y++;
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	3301      	adds	r3, #1
 800dcf8:	603b      	str	r3, [r7, #0]
		cntByteTx++;
 800dcfa:	4b22      	ldr	r3, [pc, #136]	@ (800dd84 <tx_buffer_prep+0x1e4>)
 800dcfc:	781b      	ldrb	r3, [r3, #0]
 800dcfe:	3301      	adds	r3, #1
 800dd00:	b2da      	uxtb	r2, r3
 800dd02:	4b20      	ldr	r3, [pc, #128]	@ (800dd84 <tx_buffer_prep+0x1e4>)
 800dd04:	701a      	strb	r2, [r3, #0]

		build_chksum(STM8_A);
 800dd06:	4b1a      	ldr	r3, [pc, #104]	@ (800dd70 <tx_buffer_prep+0x1d0>)
 800dd08:	781b      	ldrb	r3, [r3, #0]
 800dd0a:	0018      	movs	r0, r3
 800dd0c:	f7f9 fc54 	bl	80075b8 <build_chksum>

		if(!flagsTX [0]){
 800dd10:	4b14      	ldr	r3, [pc, #80]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dd12:	781b      	ldrb	r3, [r3, #0]
 800dd14:	2201      	movs	r2, #1
 800dd16:	4053      	eors	r3, r2
 800dd18:	b2db      	uxtb	r3, r3
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d10b      	bne.n	800dd36 <tx_buffer_prep+0x196>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger
		}

		if(point_Y != loggerEnd){
 800dd1e:	4b1e      	ldr	r3, [pc, #120]	@ (800dd98 <tx_buffer_prep+0x1f8>)
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	683a      	ldr	r2, [r7, #0]
 800dd24:	429a      	cmp	r2, r3
 800dd26:	d108      	bne.n	800dd3a <tx_buffer_prep+0x19a>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger

		}
		point_Y = loggerStart; 			// ldw		Y,loggerStart;							// si se desborda vuelve al inicio de la flash reservada
 800dd28:	4b1c      	ldr	r3, [pc, #112]	@ (800dd9c <tx_buffer_prep+0x1fc>)
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	603b      	str	r3, [r7, #0]
		flagsTX [1] = 1;				//bset	flagsTX,#1;				// indica que ya di la vuelta
 800dd2e:	4b0d      	ldr	r3, [pc, #52]	@ (800dd64 <tx_buffer_prep+0x1c4>)
 800dd30:	2201      	movs	r2, #1
 800dd32:	705a      	strb	r2, [r3, #1]
 800dd34:	e002      	b.n	800dd3c <tx_buffer_prep+0x19c>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger
 800dd36:	46c0      	nop			@ (mov r8, r8)
 800dd38:	e000      	b.n	800dd3c <tx_buffer_prep+0x19c>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger
 800dd3a:	46c0      	nop			@ (mov r8, r8)
no_clr_pointer:

		//ld		A,cntByteTx;					// Ya se cargaron los 10 datos ?

		if(cntByteTx < blockSizeTX){
 800dd3c:	4b11      	ldr	r3, [pc, #68]	@ (800dd84 <tx_buffer_prep+0x1e4>)
 800dd3e:	781a      	ldrb	r2, [r3, #0]
 800dd40:	4b17      	ldr	r3, [pc, #92]	@ (800dda0 <tx_buffer_prep+0x200>)
 800dd42:	781b      	ldrb	r3, [r3, #0]
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d200      	bcs.n	800dd4a <tx_buffer_prep+0x1aa>
			goto	load_buffer_tx;			//jrult	load_buffer_tx;						// No, continua cargadno
 800dd48:	e7b0      	b.n	800dcac <tx_buffer_prep+0x10c>
		}
// cierra el : while(cntByteTx < blockSizeTX)

		pointTx = point_Y;						// guarda el nuevo puntero de transmisin
 800dd4a:	4b0c      	ldr	r3, [pc, #48]	@ (800dd7c <tx_buffer_prep+0x1dc>)
 800dd4c:	683a      	ldr	r2, [r7, #0]
 800dd4e:	601a      	str	r2, [r3, #0]
		sizeTX = blockSizeTX;
 800dd50:	4b13      	ldr	r3, [pc, #76]	@ (800dda0 <tx_buffer_prep+0x200>)
 800dd52:	781a      	ldrb	r2, [r3, #0]
 800dd54:	4b08      	ldr	r3, [pc, #32]	@ (800dd78 <tx_buffer_prep+0x1d8>)
 800dd56:	701a      	strb	r2, [r3, #0]
		goto	endTx;		 //jp		endTx
 800dd58:	46c0      	nop			@ (mov r8, r8)



endTx:
}
 800dd5a:	46c0      	nop			@ (mov r8, r8)
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	b002      	add	sp, #8
 800dd60:	bd80      	pop	{r7, pc}
 800dd62:	46c0      	nop			@ (mov r8, r8)
 800dd64:	20001ed0 	.word	0x20001ed0
 800dd68:	20001e8c 	.word	0x20001e8c
 800dd6c:	20001eec 	.word	0x20001eec
 800dd70:	200008d4 	.word	0x200008d4
 800dd74:	20001e93 	.word	0x20001e93
 800dd78:	20001ee6 	.word	0x20001ee6
 800dd7c:	20001ec8 	.word	0x20001ec8
 800dd80:	20001ec4 	.word	0x20001ec4
 800dd84:	20001ecc 	.word	0x20001ecc
 800dd88:	20001ee8 	.word	0x20001ee8
 800dd8c:	20001ecd 	.word	0x20001ecd
 800dd90:	20001eb8 	.word	0x20001eb8
 800dd94:	20001f90 	.word	0x20001f90
 800dd98:	20001ee0 	.word	0x20001ee0
 800dd9c:	20001edc 	.word	0x20001edc
 800dda0:	20001ee4 	.word	0x20001ee4

0800dda4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800dda8:	f3bf 8f4f 	dsb	sy
}
 800ddac:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ddae:	4b04      	ldr	r3, [pc, #16]	@ (800ddc0 <__NVIC_SystemReset+0x1c>)
 800ddb0:	4a04      	ldr	r2, [pc, #16]	@ (800ddc4 <__NVIC_SystemReset+0x20>)
 800ddb2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800ddb4:	f3bf 8f4f 	dsb	sy
}
 800ddb8:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800ddba:	46c0      	nop			@ (mov r8, r8)
 800ddbc:	e7fd      	b.n	800ddba <__NVIC_SystemReset+0x16>
 800ddbe:	46c0      	nop			@ (mov r8, r8)
 800ddc0:	e000ed00 	.word	0xe000ed00
 800ddc4:	05fa0004 	.word	0x05fa0004

0800ddc8 <tx_control>:
uint32_t direccion_fw = 0x8020000;
uint32_t   chksum_to_compare = 0;
uint8_t    contador_bloques_fw = 16;
//_Bool FlagEraseLogger = 0;

void tx_control(void){
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b096      	sub	sp, #88	@ 0x58
 800ddcc:	af00      	add	r7, sp, #0

	//; Funciones de est secccin no se ejecutan hasta que la maquina de estados BLE est en transmit/recieve
	//ld			A,BluetoothState
	//cp			A,#3
	//jrne		end_tx_control_b ; directamente sal de tx_control
	if(BluetoothState != 3)
 800ddce:	4bd3      	ldr	r3, [pc, #844]	@ (800e11c <tx_control+0x354>)
 800ddd0:	781b      	ldrb	r3, [r3, #0]
 800ddd2:	2b03      	cmp	r3, #3
 800ddd4:	d001      	beq.n	800ddda <tx_control+0x12>
 800ddd6:	f003 fa6d 	bl	80112b4 <tx_control+0x34ec>
		goto end_tx_control_b;

	//; / define el estado actual de la conexion correspondiente
	//tnz			delayComStat
	//jrne		end_tx_control
	if(delayComStat)
 800ddda:	4bd1      	ldr	r3, [pc, #836]	@ (800e120 <tx_control+0x358>)
 800dddc:	781b      	ldrb	r3, [r3, #0]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d001      	beq.n	800dde6 <tx_control+0x1e>
 800dde2:	f002 f97b 	bl	80100dc <tx_control+0x2314>
		goto end_tx_control;
statDef:
 800dde6:	46c0      	nop			@ (mov r8, r8)
	//tnz			statComFlag
	//jreq		statDef_clr
	if(statComFlag==0)
 800dde8:	4bce      	ldr	r3, [pc, #824]	@ (800e124 <tx_control+0x35c>)
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d029      	beq.n	800de44 <tx_control+0x7c>
		goto statDef_clr;
	//;si el pin de estado est en 1 , pregunta por que comunicacion est activa
	if(flagsTxControl[f_select])//btjt		flagsTxControl,#f_select,statDef_WIFI
 800ddf0:	4bcd      	ldr	r3, [pc, #820]	@ (800e128 <tx_control+0x360>)
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d11d      	bne.n	800de34 <tx_control+0x6c>
		goto statDef_WIFI;
statDef_BLE:
 800ddf8:	46c0      	nop			@ (mov r8, r8)
	flagsTxControl[f_statBLE] = 1;	//bset		flagsTxControl,#f_statBLE
 800ddfa:	4bcb      	ldr	r3, [pc, #812]	@ (800e128 <tx_control+0x360>)
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	705a      	strb	r2, [r3, #1]
	//ldw		X,#300;
	timeoutTWF = 300;	//ldw		timeoutTWF,X;					/ manten carga time out de Token (5 min)
 800de00:	4bca      	ldr	r3, [pc, #808]	@ (800e12c <tx_control+0x364>)
 800de02:	2296      	movs	r2, #150	@ 0x96
 800de04:	0052      	lsls	r2, r2, #1
 800de06:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i<8; i++)		//clr		flagsWIFI;/				limpia banderas para permitir logger mientras hay conexin BLE
 800de08:	234f      	movs	r3, #79	@ 0x4f
 800de0a:	18fb      	adds	r3, r7, r3
 800de0c:	2200      	movs	r2, #0
 800de0e:	701a      	strb	r2, [r3, #0]
 800de10:	e00a      	b.n	800de28 <tx_control+0x60>
		flagsWIFI[i] = 0;
 800de12:	204f      	movs	r0, #79	@ 0x4f
 800de14:	183b      	adds	r3, r7, r0
 800de16:	781b      	ldrb	r3, [r3, #0]
 800de18:	4ac5      	ldr	r2, [pc, #788]	@ (800e130 <tx_control+0x368>)
 800de1a:	2100      	movs	r1, #0
 800de1c:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i<8; i++)		//clr		flagsWIFI;/				limpia banderas para permitir logger mientras hay conexin BLE
 800de1e:	183b      	adds	r3, r7, r0
 800de20:	781a      	ldrb	r2, [r3, #0]
 800de22:	183b      	adds	r3, r7, r0
 800de24:	3201      	adds	r2, #1
 800de26:	701a      	strb	r2, [r3, #0]
 800de28:	234f      	movs	r3, #79	@ 0x4f
 800de2a:	18fb      	adds	r3, r7, r3
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	2b07      	cmp	r3, #7
 800de30:	d9ef      	bls.n	800de12 <tx_control+0x4a>
	goto end_statDef;//jra			end_statDef
 800de32:	e04d      	b.n	800ded0 <tx_control+0x108>
		goto statDef_WIFI;
 800de34:	46c0      	nop			@ (mov r8, r8)
statDef_WIFI:
	flagsTxControl[f_statWIFI] = 1;	//bset		flagsTxControl,#f_statWIFI
 800de36:	4bbc      	ldr	r3, [pc, #752]	@ (800e128 <tx_control+0x360>)
 800de38:	2201      	movs	r2, #1
 800de3a:	709a      	strb	r2, [r3, #2]
	statComWIFIFlag = 255;			// mov			statComWIFIFlag,#255
 800de3c:	4bbd      	ldr	r3, [pc, #756]	@ (800e134 <tx_control+0x36c>)
 800de3e:	22ff      	movs	r2, #255	@ 0xff
 800de40:	701a      	strb	r2, [r3, #0]
	goto end_statDef;				// jra			end_statDef
 800de42:	e045      	b.n	800ded0 <tx_control+0x108>
		goto statDef_clr;
 800de44:	46c0      	nop			@ (mov r8, r8)
statDef_clr:
	//;pregunta por que comunicacion est inactiva
	//btjt		flagsTxControl,#f_select,statDef_clrWIFI
	if(flagsTxControl[f_select])
 800de46:	4bb8      	ldr	r3, [pc, #736]	@ (800e128 <tx_control+0x360>)
 800de48:	781b      	ldrb	r3, [r3, #0]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d139      	bne.n	800dec2 <tx_control+0xfa>
		goto statDef_clrWIFI;
statDef_clrBLE:
 800de4e:	46c0      	nop			@ (mov r8, r8)

	//btjf	flagsTxControl,#f_statBLE,noCancelTx ;// slo si viene de una desconexin cancela la transmisin que estuviera en progreso
	if(!flagsTxControl[f_statBLE])
 800de50:	4bb5      	ldr	r3, [pc, #724]	@ (800e128 <tx_control+0x360>)
 800de52:	785b      	ldrb	r3, [r3, #1]
 800de54:	2201      	movs	r2, #1
 800de56:	4053      	eors	r3, r2
 800de58:	b2db      	uxtb	r3, r3
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d129      	bne.n	800deb2 <tx_control+0xea>
		goto noCancelTx;

	keyTx = 0;				//clr		keyTx  ;// en caso de desconexion cancela toda transmisin
 800de5e:	4bb6      	ldr	r3, [pc, #728]	@ (800e138 <tx_control+0x370>)
 800de60:	2200      	movs	r2, #0
 800de62:	701a      	strb	r2, [r3, #0]
	// clr		flagsTX
	//clr		flagsRxFirm
	if(flagsRxFirm[0])
 800de64:	4bb5      	ldr	r3, [pc, #724]	@ (800e13c <tx_control+0x374>)
 800de66:	781b      	ldrb	r3, [r3, #0]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d001      	beq.n	800de70 <tx_control+0xa8>
		reinicio_valores_act_fw();
 800de6c:	f003 fd58 	bl	8011920 <reinicio_valores_act_fw>

	for(uint8_t i=0 ; i<8 ; i++){
 800de70:	234e      	movs	r3, #78	@ 0x4e
 800de72:	18fb      	adds	r3, r7, r3
 800de74:	2200      	movs	r2, #0
 800de76:	701a      	strb	r2, [r3, #0]
 800de78:	e00f      	b.n	800de9a <tx_control+0xd2>
		flagsTX[i] = 0;
 800de7a:	204e      	movs	r0, #78	@ 0x4e
 800de7c:	183b      	adds	r3, r7, r0
 800de7e:	781b      	ldrb	r3, [r3, #0]
 800de80:	4aaf      	ldr	r2, [pc, #700]	@ (800e140 <tx_control+0x378>)
 800de82:	2100      	movs	r1, #0
 800de84:	54d1      	strb	r1, [r2, r3]
		flagsRxFirm[i] = 0;
 800de86:	183b      	adds	r3, r7, r0
 800de88:	781b      	ldrb	r3, [r3, #0]
 800de8a:	4aac      	ldr	r2, [pc, #688]	@ (800e13c <tx_control+0x374>)
 800de8c:	2100      	movs	r1, #0
 800de8e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0 ; i<8 ; i++){
 800de90:	183b      	adds	r3, r7, r0
 800de92:	781a      	ldrb	r2, [r3, #0]
 800de94:	183b      	adds	r3, r7, r0
 800de96:	3201      	adds	r2, #1
 800de98:	701a      	strb	r2, [r3, #0]
 800de9a:	234e      	movs	r3, #78	@ 0x4e
 800de9c:	18fb      	adds	r3, r7, r3
 800de9e:	781b      	ldrb	r3, [r3, #0]
 800dea0:	2b07      	cmp	r3, #7
 800dea2:	d9ea      	bls.n	800de7a <tx_control+0xb2>
	}


	flagsLogger[4] = 0;			//bres	flagsLogger,#4;				// permite loggeo de eventos
 800dea4:	4ba7      	ldr	r3, [pc, #668]	@ (800e144 <tx_control+0x37c>)
 800dea6:	2200      	movs	r2, #0
 800dea8:	711a      	strb	r2, [r3, #4]
	flagsLogger[5] = 0;			//bres	flagsLogger,#5;				// permite loggeo de datos
 800deaa:	4ba6      	ldr	r3, [pc, #664]	@ (800e144 <tx_control+0x37c>)
 800deac:	2200      	movs	r2, #0
 800deae:	715a      	strb	r2, [r3, #5]
 800deb0:	e000      	b.n	800deb4 <tx_control+0xec>
		goto noCancelTx;
 800deb2:	46c0      	nop			@ (mov r8, r8)
noCancelTx:

	flagsTxControl[f_statBLE] = 0;		//bres		flagsTxControl,#f_statBLE
 800deb4:	4b9c      	ldr	r3, [pc, #624]	@ (800e128 <tx_control+0x360>)
 800deb6:	2200      	movs	r2, #0
 800deb8:	705a      	strb	r2, [r3, #1]
	DevLock = 0;						//clr			DevLock;			s se pierde conexin BLE el candado vuelve a estar activo
 800deba:	4ba3      	ldr	r3, [pc, #652]	@ (800e148 <tx_control+0x380>)
 800debc:	2200      	movs	r2, #0
 800debe:	701a      	strb	r2, [r3, #0]
	goto end_statDef;					//jra			end_statDef
 800dec0:	e006      	b.n	800ded0 <tx_control+0x108>
		goto statDef_clrWIFI;
 800dec2:	46c0      	nop			@ (mov r8, r8)
statDef_clrWIFI:
	flagsTxControl[f_statWIFI] = 0;		//bres		flagsTxControl,#f_statWIFI
 800dec4:	4b98      	ldr	r3, [pc, #608]	@ (800e128 <tx_control+0x360>)
 800dec6:	2200      	movs	r2, #0
 800dec8:	709a      	strb	r2, [r3, #2]
	statComWIFIFlag = 0;				//clr			statComWIFIFlag
 800deca:	4b9a      	ldr	r3, [pc, #616]	@ (800e134 <tx_control+0x36c>)
 800decc:	2200      	movs	r2, #0
 800dece:	701a      	strb	r2, [r3, #0]
//;===========================================================
//;										TOKEN BLE
//;===========================================================
tokenBLE:
	//;Token solo se manda cuando est seleccionada la comunicacin BLE
	if(!flagsTxControl[f_select])//btjf	flagsTxControl,#f_select,tokenBLE_01
 800ded0:	4b95      	ldr	r3, [pc, #596]	@ (800e128 <tx_control+0x360>)
 800ded2:	781b      	ldrb	r3, [r3, #0]
 800ded4:	2201      	movs	r2, #1
 800ded6:	4053      	eors	r3, r2
 800ded8:	b2db      	uxtb	r3, r3
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d061      	beq.n	800dfa2 <tx_control+0x1da>
		goto tokenBLE_01;
 800dede:	46c0      	nop			@ (mov r8, r8)
tokenBLE_01:

//	btjt	flagsRxFirm,#0,tokenBLE_02; Empez recepcin de Firmware ?
//	btjt	flagsLogger,#5,tokenBLE_02; Empez Tx logger datos
//	btjt	flagsLogger,#4,tokenBLE_02; Empez Tx logger eventos
	if(flagsRxFirm[0] || flagsLogger[4] || flagsLogger[5])
 800dee0:	4b96      	ldr	r3, [pc, #600]	@ (800e13c <tx_control+0x374>)
 800dee2:	781b      	ldrb	r3, [r3, #0]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d117      	bne.n	800df18 <tx_control+0x150>
 800dee8:	4b96      	ldr	r3, [pc, #600]	@ (800e144 <tx_control+0x37c>)
 800deea:	791b      	ldrb	r3, [r3, #4]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d113      	bne.n	800df18 <tx_control+0x150>
 800def0:	4b94      	ldr	r3, [pc, #592]	@ (800e144 <tx_control+0x37c>)
 800def2:	795b      	ldrb	r3, [r3, #5]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d10f      	bne.n	800df18 <tx_control+0x150>
		goto tokenBLE_02;

	//tnz		codeTX
	if(codeTX == 0)//jreq	tx_tokenBLE;			/se recibi algun comando valido? No, checa s hay que mandar token
 800def8:	4b94      	ldr	r3, [pc, #592]	@ (800e14c <tx_control+0x384>)
 800defa:	781b      	ldrb	r3, [r3, #0]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d019      	beq.n	800df34 <tx_control+0x16c>
		goto tx_tokenBLE;
	//;Interpreta comando

	//ld		A,codeTX
	//cp		A,#$80;						/ se recibi respuesta WIFI ?
	if(codeTX == 0x80)		//jreq	finTokenBLE
 800df00:	4b92      	ldr	r3, [pc, #584]	@ (800e14c <tx_control+0x384>)
 800df02:	781b      	ldrb	r3, [r3, #0]
 800df04:	2b80      	cmp	r3, #128	@ 0x80
 800df06:	d04e      	beq.n	800dfa6 <tx_control+0x1de>
		goto finTokenBLE;
	//cp		A,#$81;						/ se recibi respuesta BLE ?
	if(codeTX != 0x81)		//jrne	tokenBLE_03;			/ no, es otro comando, deja correr la ejecucin
 800df08:	4b90      	ldr	r3, [pc, #576]	@ (800e14c <tx_control+0x384>)
 800df0a:	781b      	ldrb	r3, [r3, #0]
 800df0c:	2b81      	cmp	r3, #129	@ 0x81
 800df0e:	d108      	bne.n	800df22 <tx_control+0x15a>
		goto tokenBLE_03;
	codeTX = 0;				// clr		codeTX;						/ s, limpia cdigo de Tx
 800df10:	4b8e      	ldr	r3, [pc, #568]	@ (800e14c <tx_control+0x384>)
 800df12:	2200      	movs	r2, #0
 800df14:	701a      	strb	r2, [r3, #0]
 800df16:	e000      	b.n	800df1a <tx_control+0x152>
		goto tokenBLE_02;
 800df18:	46c0      	nop			@ (mov r8, r8)
tokenBLE_02:
	flagsTX2[2] = 1;		//bset	flagsTX2,#2;			/ s se recibi repuesta, levanta bandera de token recibido
 800df1a:	4b8d      	ldr	r3, [pc, #564]	@ (800e150 <tx_control+0x388>)
 800df1c:	2201      	movs	r2, #1
 800df1e:	709a      	strb	r2, [r3, #2]
 800df20:	e000      	b.n	800df24 <tx_control+0x15c>
		goto tokenBLE_03;
 800df22:	46c0      	nop			@ (mov r8, r8)

tokenBLE_03:
	//; la recepccion de cualquier comando tomala como una respuesta de  modulo de counicacin
	timeTxTBLE = 20;			//mov		timeTxTBLE,#20;		/ vuelve a cargar tiempo para enviar Token (cada 30s)
 800df24:	4b8b      	ldr	r3, [pc, #556]	@ (800e154 <tx_control+0x38c>)
 800df26:	2214      	movs	r2, #20
 800df28:	701a      	strb	r2, [r3, #0]
	//ldw		X,#300;
	timeoutTBLE = 300;			//ldw		timeoutTBLE,X;					/ carga time out de Token BLE (5 min)
 800df2a:	4b8b      	ldr	r3, [pc, #556]	@ (800e158 <tx_control+0x390>)
 800df2c:	2296      	movs	r2, #150	@ 0x96
 800df2e:	0052      	lsls	r2, r2, #1
 800df30:	801a      	strh	r2, [r3, #0]
	goto finTokenBLE;			//jra		finTokenBLE
 800df32:	e03d      	b.n	800dfb0 <tx_control+0x1e8>
		goto tx_tokenBLE;
 800df34:	46c0      	nop			@ (mov r8, r8)

tx_tokenBLE:
	//tnz		keyTx;									/ se est atendiendo alguna transmisin?
	if(keyTx)//jrne	finTokenBLE;						/ espera a que termin
 800df36:	4b80      	ldr	r3, [pc, #512]	@ (800e138 <tx_control+0x370>)
 800df38:	781b      	ldrb	r3, [r3, #0]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d135      	bne.n	800dfaa <tx_control+0x1e2>
		goto finTokenBLE;
	//tnz		timeTxTBLE;						/ ya se cumpli tiempo para enviar Token Wifi ?
	if(timeTxTBLE)//jrne	finTokenBLE;					/ no, continua
 800df3e:	4b85      	ldr	r3, [pc, #532]	@ (800e154 <tx_control+0x38c>)
 800df40:	781b      	ldrb	r3, [r3, #0]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d133      	bne.n	800dfae <tx_control+0x1e6>
		goto finTokenBLE;

	timeTxTBLE = 20;//mov		timeTxTBLE,#20;				/ vuelve a cargar tiempo para enviar Token (cada 30s)
 800df46:	4b83      	ldr	r3, [pc, #524]	@ (800e154 <tx_control+0x38c>)
 800df48:	2214      	movs	r2, #20
 800df4a:	701a      	strb	r2, [r3, #0]

	//ldw		X,#$40FA
	//ldw		bufferTxControl,X
	bufferTxControl[0] = 0x40;
 800df4c:	4b83      	ldr	r3, [pc, #524]	@ (800e15c <tx_control+0x394>)
 800df4e:	2240      	movs	r2, #64	@ 0x40
 800df50:	701a      	strb	r2, [r3, #0]
	bufferTxControl[1] = 0xFA;
 800df52:	4b82      	ldr	r3, [pc, #520]	@ (800e15c <tx_control+0x394>)
 800df54:	22fa      	movs	r2, #250	@ 0xfa
 800df56:	705a      	strb	r2, [r3, #1]

//	ldw		X,#directorioMQTT
//	ldw		Y,#(bufferTxControl+2)
//	mov		wreg,#17
//	call	copyVector
	wreg = 17;
 800df58:	4b81      	ldr	r3, [pc, #516]	@ (800e160 <tx_control+0x398>)
 800df5a:	2211      	movs	r2, #17
 800df5c:	701a      	strb	r2, [r3, #0]
	copyVector(&directorioMQTT[0],&bufferTxControl[2]);
 800df5e:	4a81      	ldr	r2, [pc, #516]	@ (800e164 <tx_control+0x39c>)
 800df60:	4b81      	ldr	r3, [pc, #516]	@ (800e168 <tx_control+0x3a0>)
 800df62:	0011      	movs	r1, r2
 800df64:	0018      	movs	r0, r3
 800df66:	f7f9 f8bb 	bl	80070e0 <copyVector>

	flagsTX[2] = 0;				//bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800df6a:	4b75      	ldr	r3, [pc, #468]	@ (800e140 <tx_control+0x378>)
 800df6c:	2200      	movs	r2, #0
 800df6e:	709a      	strb	r2, [r3, #2]
	//ldw		pointTx,X
	//ldw		pointInitTx,X
	//incw	X
	//ldw		pointEndTx,X
	//mov		blockSizeTX,#2
	pointTx = &bufferTxControl[0];
 800df70:	4b7e      	ldr	r3, [pc, #504]	@ (800e16c <tx_control+0x3a4>)
 800df72:	4a7a      	ldr	r2, [pc, #488]	@ (800e15c <tx_control+0x394>)
 800df74:	601a      	str	r2, [r3, #0]
	pointInitTx = &bufferTxControl[0];
 800df76:	4b7e      	ldr	r3, [pc, #504]	@ (800e170 <tx_control+0x3a8>)
 800df78:	4a78      	ldr	r2, [pc, #480]	@ (800e15c <tx_control+0x394>)
 800df7a:	601a      	str	r2, [r3, #0]
	pointEndTx = &bufferTxControl[19];
 800df7c:	4b7d      	ldr	r3, [pc, #500]	@ (800e174 <tx_control+0x3ac>)
 800df7e:	4a7e      	ldr	r2, [pc, #504]	@ (800e178 <tx_control+0x3b0>)
 800df80:	601a      	str	r2, [r3, #0]
	blockSizeTX = 19;
 800df82:	4b7e      	ldr	r3, [pc, #504]	@ (800e17c <tx_control+0x3b4>)
 800df84:	2213      	movs	r2, #19
 800df86:	701a      	strb	r2, [r3, #0]

	//clrw	X
	//ldw		chksum_HW,X
	//ldw		chksum_LW,X;					/ limpia registros de checksum
	chksum_32_HW_LW = 0;
 800df88:	4b7d      	ldr	r3, [pc, #500]	@ (800e180 <tx_control+0x3b8>)
 800df8a:	2200      	movs	r2, #0
 800df8c:	601a      	str	r2, [r3, #0]
	flagsTX[3] = 1;					// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 800df8e:	4b6c      	ldr	r3, [pc, #432]	@ (800e140 <tx_control+0x378>)
 800df90:	2201      	movs	r2, #1
 800df92:	70da      	strb	r2, [r3, #3]
	keyTx = 0x55;					//mov		keyTx,#$55;						/ listo para mandar transmisin
 800df94:	4b68      	ldr	r3, [pc, #416]	@ (800e138 <tx_control+0x370>)
 800df96:	2255      	movs	r2, #85	@ 0x55
 800df98:	701a      	strb	r2, [r3, #0]
	codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 800df9a:	4b6c      	ldr	r3, [pc, #432]	@ (800e14c <tx_control+0x384>)
 800df9c:	2200      	movs	r2, #0
 800df9e:	701a      	strb	r2, [r3, #0]

	goto finTokenBLE;//jra		finTokenBLE
 800dfa0:	e006      	b.n	800dfb0 <tx_control+0x1e8>
	goto finTokenBLE;//jra		finTokenBLE
 800dfa2:	46c0      	nop			@ (mov r8, r8)
 800dfa4:	e004      	b.n	800dfb0 <tx_control+0x1e8>
		goto finTokenBLE;
 800dfa6:	46c0      	nop			@ (mov r8, r8)
 800dfa8:	e002      	b.n	800dfb0 <tx_control+0x1e8>
		goto finTokenBLE;
 800dfaa:	46c0      	nop			@ (mov r8, r8)
 800dfac:	e000      	b.n	800dfb0 <tx_control+0x1e8>
		goto finTokenBLE;
 800dfae:	46c0      	nop			@ (mov r8, r8)
//;										TOKEN WiFi
//;===========================================================
tokenWiFi:

	//;Token solo se manda cuando est seleccionada la comunicacin WIFI
	if(flagsTxControl[f_select])	//btjt	flagsTxControl,#f_select,tokenWiFi_01
 800dfb0:	4b5d      	ldr	r3, [pc, #372]	@ (800e128 <tx_control+0x360>)
 800dfb2:	781b      	ldrb	r3, [r3, #0]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d100      	bne.n	800dfba <tx_control+0x1f2>
 800dfb8:	e131      	b.n	800e21e <tx_control+0x456>
		goto tokenWiFi_01;
 800dfba:	46c0      	nop			@ (mov r8, r8)
	goto finTokenWiFi;				//jra		finTokenWiFi
tokenWiFi_01:

	//btjt	flagsWIFI,#f_timeLoggerCmd,tokenWiFi_02; si se est transmitiendo logger Wifi no mandes nombre de difusion
	//btjt	flagsWIFI,#f_eventLoggerCmd,tokenWiFi_02; si se est transmitiendo logger Wifi no mandes nombre de difusion
	if(flagsWIFI[f_timeLoggerCmd] || flagsWIFI[f_eventLoggerCmd])
 800dfbc:	4b5c      	ldr	r3, [pc, #368]	@ (800e130 <tx_control+0x368>)
 800dfbe:	78db      	ldrb	r3, [r3, #3]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d130      	bne.n	800e026 <tx_control+0x25e>
 800dfc4:	4b5a      	ldr	r3, [pc, #360]	@ (800e130 <tx_control+0x368>)
 800dfc6:	791b      	ldrb	r3, [r3, #4]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d12c      	bne.n	800e026 <tx_control+0x25e>
		goto tokenWiFi_02;

	//ldw		X,cntSetName
	//tnzw	X
	if(cntSetName)//jrne	tokenWiFi_02
 800dfcc:	4b6d      	ldr	r3, [pc, #436]	@ (800e184 <tx_control+0x3bc>)
 800dfce:	881b      	ldrh	r3, [r3, #0]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d12a      	bne.n	800e02a <tx_control+0x262>
		goto tokenWiFi_02;

	//ldw			X,#600
	cntSetName = 600;	//ldw			cntSetName,X
 800dfd4:	4b6b      	ldr	r3, [pc, #428]	@ (800e184 <tx_control+0x3bc>)
 800dfd6:	2296      	movs	r2, #150	@ 0x96
 800dfd8:	0092      	lsls	r2, r2, #2
 800dfda:	801a      	strh	r2, [r3, #0]

	//;Indica direcciones iniciales de datos a copiar y cantidad de datos (X origen, Y destino, wreg tamao)
	//;copia los datos al buffer de tx
	//ldw		X,#difName
	//ldw		Y,#bufferTxControl
	wreg = 50;//mov		wreg,#50
 800dfdc:	4b60      	ldr	r3, [pc, #384]	@ (800e160 <tx_control+0x398>)
 800dfde:	2232      	movs	r2, #50	@ 0x32
 800dfe0:	701a      	strb	r2, [r3, #0]
	copyVector(&difName[0],&bufferTxControl[0]);//call	copyVector
 800dfe2:	4a5e      	ldr	r2, [pc, #376]	@ (800e15c <tx_control+0x394>)
 800dfe4:	4b68      	ldr	r3, [pc, #416]	@ (800e188 <tx_control+0x3c0>)
 800dfe6:	0011      	movs	r1, r2
 800dfe8:	0018      	movs	r0, r3
 800dfea:	f7f9 f879 	bl	80070e0 <copyVector>
//	ldw		pointTx,X
//	ldw		pointInitTx,X
//	ldw		X,#(bufferTxControl+50)
//	ldw		pointEndTx,X
//	mov		blockSizeTX,#50
	pointTx = &bufferTxControl[0];
 800dfee:	4b5f      	ldr	r3, [pc, #380]	@ (800e16c <tx_control+0x3a4>)
 800dff0:	4a5a      	ldr	r2, [pc, #360]	@ (800e15c <tx_control+0x394>)
 800dff2:	601a      	str	r2, [r3, #0]
	pointInitTx = &bufferTxControl[0];
 800dff4:	4b5e      	ldr	r3, [pc, #376]	@ (800e170 <tx_control+0x3a8>)
 800dff6:	4a59      	ldr	r2, [pc, #356]	@ (800e15c <tx_control+0x394>)
 800dff8:	601a      	str	r2, [r3, #0]
	pointEndTx = &bufferTxControl[50];
 800dffa:	4b5e      	ldr	r3, [pc, #376]	@ (800e174 <tx_control+0x3ac>)
 800dffc:	4a63      	ldr	r2, [pc, #396]	@ (800e18c <tx_control+0x3c4>)
 800dffe:	601a      	str	r2, [r3, #0]
	blockSizeTX = 50;
 800e000:	4b5e      	ldr	r3, [pc, #376]	@ (800e17c <tx_control+0x3b4>)
 800e002:	2232      	movs	r2, #50	@ 0x32
 800e004:	701a      	strb	r2, [r3, #0]

	flagsTX[2] = 0;		//bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800e006:	4b4e      	ldr	r3, [pc, #312]	@ (800e140 <tx_control+0x378>)
 800e008:	2200      	movs	r2, #0
 800e00a:	709a      	strb	r2, [r3, #2]

	//clrw	X
	//ldw		chksum_HW,X
	chksum_32_HW_LW = 0;		//ldw		chksum_LW,X;					/ limpia registros de checksum
 800e00c:	4b5c      	ldr	r3, [pc, #368]	@ (800e180 <tx_control+0x3b8>)
 800e00e:	2200      	movs	r2, #0
 800e010:	601a      	str	r2, [r3, #0]
	flagsTX[3] = 1;				//bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 800e012:	4b4b      	ldr	r3, [pc, #300]	@ (800e140 <tx_control+0x378>)
 800e014:	2201      	movs	r2, #1
 800e016:	70da      	strb	r2, [r3, #3]
	keyTx = 0x55;				//mov		keyTx,#$55;						/ listo para mandar transmisin
 800e018:	4b47      	ldr	r3, [pc, #284]	@ (800e138 <tx_control+0x370>)
 800e01a:	2255      	movs	r2, #85	@ 0x55
 800e01c:	701a      	strb	r2, [r3, #0]
	codeTX= 0;					//clr		codeTX;								/ limpia cdigo de Tx
 800e01e:	4b4b      	ldr	r3, [pc, #300]	@ (800e14c <tx_control+0x384>)
 800e020:	2200      	movs	r2, #0
 800e022:	701a      	strb	r2, [r3, #0]

	goto finTokenWiFi;//jra		finTokenWiFi
 800e024:	e100      	b.n	800e228 <tx_control+0x460>
		goto tokenWiFi_02;
 800e026:	46c0      	nop			@ (mov r8, r8)
 800e028:	e000      	b.n	800e02c <tx_control+0x264>
		goto tokenWiFi_02;
 800e02a:	46c0      	nop			@ (mov r8, r8)
		}
		if(flagsWIFI[f_eventLoggerCmd]){//btjt	flagsWIFI,#f_eventLoggerCmd,rx_tokenWiFi_02 / si se est transmitiendo logger Wifi no mandes token y consideralo como OK
			goto rx_tokenWiFi_02;
		}*/
		// CGM 06/01/2024
		if(flagsRxFirm[0] | flagsLogger[5] | flagsLogger[4] | flagsWIFI[f_timeLoggerCmd] | flagsWIFI[f_eventLoggerCmd]){//btjt	flagsRxFirm,#0,rx_tokenWiFi_02 / Empez recepcin de Firmware ?
 800e02c:	4b43      	ldr	r3, [pc, #268]	@ (800e13c <tx_control+0x374>)
 800e02e:	781a      	ldrb	r2, [r3, #0]
 800e030:	4b44      	ldr	r3, [pc, #272]	@ (800e144 <tx_control+0x37c>)
 800e032:	795b      	ldrb	r3, [r3, #5]
 800e034:	4313      	orrs	r3, r2
 800e036:	b2da      	uxtb	r2, r3
 800e038:	4b42      	ldr	r3, [pc, #264]	@ (800e144 <tx_control+0x37c>)
 800e03a:	791b      	ldrb	r3, [r3, #4]
 800e03c:	4313      	orrs	r3, r2
 800e03e:	b2da      	uxtb	r2, r3
 800e040:	4b3b      	ldr	r3, [pc, #236]	@ (800e130 <tx_control+0x368>)
 800e042:	78db      	ldrb	r3, [r3, #3]
 800e044:	4313      	orrs	r3, r2
 800e046:	b2da      	uxtb	r2, r3
 800e048:	4b39      	ldr	r3, [pc, #228]	@ (800e130 <tx_control+0x368>)
 800e04a:	791b      	ldrb	r3, [r3, #4]
 800e04c:	4313      	orrs	r3, r2
 800e04e:	b2db      	uxtb	r3, r3
 800e050:	2b00      	cmp	r3, #0
 800e052:	d000      	beq.n	800e056 <tx_control+0x28e>
 800e054:	e0db      	b.n	800e20e <tx_control+0x446>
			goto rx_tokenWiFi_02;
		}

		if (codeTX){
 800e056:	4b3d      	ldr	r3, [pc, #244]	@ (800e14c <tx_control+0x384>)
 800e058:	781b      	ldrb	r3, [r3, #0]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d000      	beq.n	800e060 <tx_control+0x298>
 800e05e:	e0cc      	b.n	800e1fa <tx_control+0x432>
			goto	rx_tokenWiFi_02b;			//jrne	rx_tokenWiFi_02b;			/ si llego algn comando no mandes token y consideralo como OK
		}

tx_tokenWiFi:
 800e060:	46c0      	nop			@ (mov r8, r8)
		if(keyTx != 0){//tnz keyTx;	/ se est atendiendo alguna transmisin?
 800e062:	4b35      	ldr	r3, [pc, #212]	@ (800e138 <tx_control+0x370>)
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d000      	beq.n	800e06c <tx_control+0x2a4>
 800e06a:	e0da      	b.n	800e222 <tx_control+0x45a>
			goto finTokenWiFi; /// jrne	finTokenWiFi; / espera a que termin
		}
		if(timeTxTWF != 0){//tnz timeTxTWF; / ya se cumpli tiempo para enviar Token Wifi ?
 800e06c:	4b48      	ldr	r3, [pc, #288]	@ (800e190 <tx_control+0x3c8>)
 800e06e:	781b      	ldrb	r3, [r3, #0]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d000      	beq.n	800e076 <tx_control+0x2ae>
 800e074:	e0a6      	b.n	800e1c4 <tx_control+0x3fc>
			goto rx_tokenWiFi; //jrne rx_tokenWiFi; / no, continua
		}

		timeTxTWF = 30; //mov timeTxTWF,#30;  / vuelve a cargar tiempo para enviar Token (cada 30s)
 800e076:	4b46      	ldr	r3, [pc, #280]	@ (800e190 <tx_control+0x3c8>)
 800e078:	221e      	movs	r2, #30
 800e07a:	701a      	strb	r2, [r3, #0]

		bufferTxControl[0] = 0x40;		//ldw X,#$40F8
 800e07c:	4b37      	ldr	r3, [pc, #220]	@ (800e15c <tx_control+0x394>)
 800e07e:	2240      	movs	r2, #64	@ 0x40
 800e080:	701a      	strb	r2, [r3, #0]
		bufferTxControl[1] = 0xF8;		//ldw bufferTxControl,X
 800e082:	4b36      	ldr	r3, [pc, #216]	@ (800e15c <tx_control+0x394>)
 800e084:	22f8      	movs	r2, #248	@ 0xf8
 800e086:	705a      	strb	r2, [r3, #1]
//		bufferTxControl[6] = eeLong1;	//ldw X,eeLong1
//		bufferTxControl[7] = eeLong2;	//ldw bufferTxControl+6,X
//		bufferTxControl[8] = eeLong3;	//ldw X,eeLong3
//		bufferTxControl[9] = eeLong4;	//ldw bufferTxControl+8,X

		bufferTxControl[2] = reeLat1;	//ldw X,eeLat1
 800e088:	4b42      	ldr	r3, [pc, #264]	@ (800e194 <tx_control+0x3cc>)
 800e08a:	781a      	ldrb	r2, [r3, #0]
 800e08c:	4b33      	ldr	r3, [pc, #204]	@ (800e15c <tx_control+0x394>)
 800e08e:	709a      	strb	r2, [r3, #2]
		bufferTxControl[3] = reeLat2;	//ldw bufferTxControl+2,X
 800e090:	4b41      	ldr	r3, [pc, #260]	@ (800e198 <tx_control+0x3d0>)
 800e092:	781a      	ldrb	r2, [r3, #0]
 800e094:	4b31      	ldr	r3, [pc, #196]	@ (800e15c <tx_control+0x394>)
 800e096:	70da      	strb	r2, [r3, #3]
		bufferTxControl[4] = reeLat3;	//ldw X,eeLat3
 800e098:	4b40      	ldr	r3, [pc, #256]	@ (800e19c <tx_control+0x3d4>)
 800e09a:	781a      	ldrb	r2, [r3, #0]
 800e09c:	4b2f      	ldr	r3, [pc, #188]	@ (800e15c <tx_control+0x394>)
 800e09e:	711a      	strb	r2, [r3, #4]
		bufferTxControl[5] = reeLat4;	//ldw bufferTxControl+4,X
 800e0a0:	4b3f      	ldr	r3, [pc, #252]	@ (800e1a0 <tx_control+0x3d8>)
 800e0a2:	781a      	ldrb	r2, [r3, #0]
 800e0a4:	4b2d      	ldr	r3, [pc, #180]	@ (800e15c <tx_control+0x394>)
 800e0a6:	715a      	strb	r2, [r3, #5]
		bufferTxControl[6] = reeLong1;	//ldw X,eeLong1
 800e0a8:	4b3e      	ldr	r3, [pc, #248]	@ (800e1a4 <tx_control+0x3dc>)
 800e0aa:	781a      	ldrb	r2, [r3, #0]
 800e0ac:	4b2b      	ldr	r3, [pc, #172]	@ (800e15c <tx_control+0x394>)
 800e0ae:	719a      	strb	r2, [r3, #6]
		bufferTxControl[7] = reeLong2;	//ldw bufferTxControl+6,X
 800e0b0:	4b3d      	ldr	r3, [pc, #244]	@ (800e1a8 <tx_control+0x3e0>)
 800e0b2:	781a      	ldrb	r2, [r3, #0]
 800e0b4:	4b29      	ldr	r3, [pc, #164]	@ (800e15c <tx_control+0x394>)
 800e0b6:	71da      	strb	r2, [r3, #7]
		bufferTxControl[8] = reeLong3;	//ldw X,eeLong3
 800e0b8:	4b3c      	ldr	r3, [pc, #240]	@ (800e1ac <tx_control+0x3e4>)
 800e0ba:	781a      	ldrb	r2, [r3, #0]
 800e0bc:	4b27      	ldr	r3, [pc, #156]	@ (800e15c <tx_control+0x394>)
 800e0be:	721a      	strb	r2, [r3, #8]
		bufferTxControl[9] = reeLong4;	//ldw bufferTxControl+8,X
 800e0c0:	4b3b      	ldr	r3, [pc, #236]	@ (800e1b0 <tx_control+0x3e8>)
 800e0c2:	781a      	ldrb	r2, [r3, #0]
 800e0c4:	4b25      	ldr	r3, [pc, #148]	@ (800e15c <tx_control+0x394>)
 800e0c6:	725a      	strb	r2, [r3, #9]
		bufferTxControl[10] = versionFirm1;
 800e0c8:	4b3a      	ldr	r3, [pc, #232]	@ (800e1b4 <tx_control+0x3ec>)
 800e0ca:	781a      	ldrb	r2, [r3, #0]
 800e0cc:	4b23      	ldr	r3, [pc, #140]	@ (800e15c <tx_control+0x394>)
 800e0ce:	729a      	strb	r2, [r3, #10]
		bufferTxControl[11] = versionFirm2;
 800e0d0:	4b39      	ldr	r3, [pc, #228]	@ (800e1b8 <tx_control+0x3f0>)
 800e0d2:	781a      	ldrb	r2, [r3, #0]
 800e0d4:	4b21      	ldr	r3, [pc, #132]	@ (800e15c <tx_control+0x394>)
 800e0d6:	72da      	strb	r2, [r3, #11]
		bufferTxControl[12] = fm_hardware;
 800e0d8:	4b38      	ldr	r3, [pc, #224]	@ (800e1bc <tx_control+0x3f4>)
 800e0da:	781a      	ldrb	r2, [r3, #0]
 800e0dc:	4b1f      	ldr	r3, [pc, #124]	@ (800e15c <tx_control+0x394>)
 800e0de:	731a      	strb	r2, [r3, #12]

		flagsTX[2] = 0; //bres flagsTX,#2;	/ Indica que no hay que transmitir Header
 800e0e0:	4b17      	ldr	r3, [pc, #92]	@ (800e140 <tx_control+0x378>)
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	709a      	strb	r2, [r3, #2]

		point_X = &bufferTxControl[0];  // ldw	X,#bufferTxControl
 800e0e6:	4b1d      	ldr	r3, [pc, #116]	@ (800e15c <tx_control+0x394>)
 800e0e8:	657b      	str	r3, [r7, #84]	@ 0x54
		pointTx = point_X;				// ldw		pointTx,X
 800e0ea:	4b20      	ldr	r3, [pc, #128]	@ (800e16c <tx_control+0x3a4>)
 800e0ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e0ee:	601a      	str	r2, [r3, #0]
		pointInitTx = point_X;			// ldw		pointInitTx,X
 800e0f0:	4b1f      	ldr	r3, [pc, #124]	@ (800e170 <tx_control+0x3a8>)
 800e0f2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e0f4:	601a      	str	r2, [r3, #0]

		//pointEndTx = &bufferTxControl[10];		// ldw		X,#(bufferTxControl+10)
    										// ldw		pointEndTx,X
		pointEndTx = &bufferTxControl[13];
 800e0f6:	4b1f      	ldr	r3, [pc, #124]	@ (800e174 <tx_control+0x3ac>)
 800e0f8:	4a31      	ldr	r2, [pc, #196]	@ (800e1c0 <tx_control+0x3f8>)
 800e0fa:	601a      	str	r2, [r3, #0]
		//blockSizeTX = 10;						// mov		blockSizeTX,#10
		blockSizeTX = 13;
 800e0fc:	4b1f      	ldr	r3, [pc, #124]	@ (800e17c <tx_control+0x3b4>)
 800e0fe:	220d      	movs	r2, #13
 800e100:	701a      	strb	r2, [r3, #0]
		//clrw	X
		//ldw	chksum_HW,X
		chksum_32_HW_LW = 0;		// ldw	chksum_LW,X;					/ limpia registros de checksum
 800e102:	4b1f      	ldr	r3, [pc, #124]	@ (800e180 <tx_control+0x3b8>)
 800e104:	2200      	movs	r2, #0
 800e106:	601a      	str	r2, [r3, #0]
		flagsTX [3] = 1;			//bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 800e108:	4b0d      	ldr	r3, [pc, #52]	@ (800e140 <tx_control+0x378>)
 800e10a:	2201      	movs	r2, #1
 800e10c:	70da      	strb	r2, [r3, #3]
		keyTx = 0X55;				//mov	keyTx,#$55;						/ listo para mandar transmisin
 800e10e:	4b0a      	ldr	r3, [pc, #40]	@ (800e138 <tx_control+0x370>)
 800e110:	2255      	movs	r2, #85	@ 0x55
 800e112:	701a      	strb	r2, [r3, #0]
		codeTX = 0;					//clr		codeTX;								/ limpia cdigo de Tx
 800e114:	4b0d      	ldr	r3, [pc, #52]	@ (800e14c <tx_control+0x384>)
 800e116:	2200      	movs	r2, #0
 800e118:	701a      	strb	r2, [r3, #0]

		goto finTokenWiFi;			//		jra		finTokenWiFi
 800e11a:	e085      	b.n	800e228 <tx_control+0x460>
 800e11c:	2000004c 	.word	0x2000004c
 800e120:	200021b8 	.word	0x200021b8
 800e124:	200021ba 	.word	0x200021ba
 800e128:	200021b0 	.word	0x200021b0
 800e12c:	20002000 	.word	0x20002000
 800e130:	20002004 	.word	0x20002004
 800e134:	200021bb 	.word	0x200021bb
 800e138:	20001ecd 	.word	0x20001ecd
 800e13c:	20001f90 	.word	0x20001f90
 800e140:	20001ed0 	.word	0x20001ed0
 800e144:	20001eb8 	.word	0x20001eb8
 800e148:	200021b9 	.word	0x200021b9
 800e14c:	20001ed8 	.word	0x20001ed8
 800e150:	20001ff8 	.word	0x20001ff8
 800e154:	200021be 	.word	0x200021be
 800e158:	200021c0 	.word	0x200021c0
 800e15c:	20002058 	.word	0x20002058
 800e160:	20000b70 	.word	0x20000b70
 800e164:	2000205a 	.word	0x2000205a
 800e168:	20000260 	.word	0x20000260
 800e16c:	20001ec8 	.word	0x20001ec8
 800e170:	20001ec0 	.word	0x20001ec0
 800e174:	20001ec4 	.word	0x20001ec4
 800e178:	2000206b 	.word	0x2000206b
 800e17c:	20001ee4 	.word	0x20001ee4
 800e180:	20001ee8 	.word	0x20001ee8
 800e184:	200021bc 	.word	0x200021bc
 800e188:	2000022c 	.word	0x2000022c
 800e18c:	2000208a 	.word	0x2000208a
 800e190:	20001fee 	.word	0x20001fee
 800e194:	200001bb 	.word	0x200001bb
 800e198:	200001bc 	.word	0x200001bc
 800e19c:	200001bd 	.word	0x200001bd
 800e1a0:	200001be 	.word	0x200001be
 800e1a4:	200001bf 	.word	0x200001bf
 800e1a8:	200001c0 	.word	0x200001c0
 800e1ac:	200001c1 	.word	0x200001c1
 800e1b0:	200001c2 	.word	0x200001c2
 800e1b4:	0801eff0 	.word	0x0801eff0
 800e1b8:	0801eff1 	.word	0x0801eff1
 800e1bc:	0801eff2 	.word	0x0801eff2
 800e1c0:	20002065 	.word	0x20002065
			goto rx_tokenWiFi; //jrne rx_tokenWiFi; / no, continua
 800e1c4:	46c0      	nop			@ (mov r8, r8)

rx_tokenWiFi:
		//ld A,codeTX
		if(codeTX == 0x80){ // cp	A,#$80;	/ se recibi respuesta del modulo WiFi ?
 800e1c6:	4bea      	ldr	r3, [pc, #936]	@ (800e570 <tx_control+0x7a8>)
 800e1c8:	781b      	ldrb	r3, [r3, #0]
 800e1ca:	2b80      	cmp	r3, #128	@ 0x80
 800e1cc:	d00e      	beq.n	800e1ec <tx_control+0x424>
			goto rx_tokenWiFi_01;//jreq rx_tokenWiFi_01; / s
		}
		//ldw	X,timeoutTWF;	/ No,checa time out
		if(timeoutTWF != 1){//cpw X,#1  // ya se ciumpli time out ?
 800e1ce:	4be9      	ldr	r3, [pc, #932]	@ (800e574 <tx_control+0x7ac>)
 800e1d0:	881b      	ldrh	r3, [r3, #0]
 800e1d2:	2b01      	cmp	r3, #1
 800e1d4:	d127      	bne.n	800e226 <tx_control+0x45e>
			goto finTokenWiFi;//jrne  inTokenWiFi;   / No, contina
		}
		flagsTX2[1] = 0;//bres flagsTX2,#1; / s, cancela bandera de token recibido
 800e1d6:	4be8      	ldr	r3, [pc, #928]	@ (800e578 <tx_control+0x7b0>)
 800e1d8:	2200      	movs	r2, #0
 800e1da:	705a      	strb	r2, [r3, #1]
		timeRstBLE = 5; //mov timeRstBLE,#5; / carga 5 segundos de apagado para BLE (reinicia el modulo wifi)
 800e1dc:	4be7      	ldr	r3, [pc, #924]	@ (800e57c <tx_control+0x7b4>)
 800e1de:	2205      	movs	r2, #5
 800e1e0:	701a      	strb	r2, [r3, #0]
		//ldw	X,#300;
		timeoutTWF = 300;//ldw timeoutTWF,X;/ carga time out de Token (5 min)
 800e1e2:	4be4      	ldr	r3, [pc, #912]	@ (800e574 <tx_control+0x7ac>)
 800e1e4:	2296      	movs	r2, #150	@ 0x96
 800e1e6:	0052      	lsls	r2, r2, #1
 800e1e8:	801a      	strh	r2, [r3, #0]
		goto finTokenWiFi;//jra finTokenWiFi
 800e1ea:	e01d      	b.n	800e228 <tx_control+0x460>
			goto rx_tokenWiFi_01;//jreq rx_tokenWiFi_01; / s
 800e1ec:	46c0      	nop			@ (mov r8, r8)
 800e1ee:	e000      	b.n	800e1f2 <tx_control+0x42a>

rx_tokenWiFi_02b:

		//	ld	A,codeTX
		if(codeTX == 0x80){//	cp	A,#$80;			/ se recibi respuesta del modulo WiFi ?
			goto rx_tokenWiFi_01;//	jreq rx_tokenWiFi_01;  / S
 800e1f0:	46c0      	nop			@ (mov r8, r8)
		codeTX = 0;//clr codeTX / / limpia cdigo de Tx
 800e1f2:	4bdf      	ldr	r3, [pc, #892]	@ (800e570 <tx_control+0x7a8>)
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	701a      	strb	r2, [r3, #0]
 800e1f8:	e000      	b.n	800e1fc <tx_control+0x434>
			goto	rx_tokenWiFi_02b;			//jrne	rx_tokenWiFi_02b;			/ si llego algn comando no mandes token y consideralo como OK
 800e1fa:	46c0      	nop			@ (mov r8, r8)
		if(codeTX == 0x80){//	cp	A,#$80;			/ se recibi respuesta del modulo WiFi ?
 800e1fc:	4bdc      	ldr	r3, [pc, #880]	@ (800e570 <tx_control+0x7a8>)
 800e1fe:	781b      	ldrb	r3, [r3, #0]
 800e200:	2b80      	cmp	r3, #128	@ 0x80
 800e202:	d0f5      	beq.n	800e1f0 <tx_control+0x428>
		}
		timeoutTWF = 300;
 800e204:	4bdb      	ldr	r3, [pc, #876]	@ (800e574 <tx_control+0x7ac>)
 800e206:	2296      	movs	r2, #150	@ 0x96
 800e208:	0052      	lsls	r2, r2, #1
 800e20a:	801a      	strh	r2, [r3, #0]
 800e20c:	e000      	b.n	800e210 <tx_control+0x448>
			goto rx_tokenWiFi_02;
 800e20e:	46c0      	nop			@ (mov r8, r8)

rx_tokenWiFi_02:

		timeTxTWF = 30;			// mov		timeTxTWF,#30;				/ vuelve a cargar tiempo para enviar Token (cada 30s) (carga de nuevo delay para evitar que el token se enve al instante despues de ciertas transmisiones)
 800e210:	4bdb      	ldr	r3, [pc, #876]	@ (800e580 <tx_control+0x7b8>)
 800e212:	221e      	movs	r2, #30
 800e214:	701a      	strb	r2, [r3, #0]

		flagsTX2[1]=1; //bset	flagsTX2,#1; // s se recibi repuesta, levanta bandera de token recibido
 800e216:	4bd8      	ldr	r3, [pc, #864]	@ (800e578 <tx_control+0x7b0>)
 800e218:	2201      	movs	r2, #1
 800e21a:	705a      	strb	r2, [r3, #1]
		//ldw	X,#300;
		//timeoutTWF = 300;		//ldw	timeoutTWF,X;	/ carga time out de Token (5 min)
		goto finTokenWiFi;		//jra	finTokenWiFi;
 800e21c:	e004      	b.n	800e228 <tx_control+0x460>
	goto finTokenWiFi;				//jra		finTokenWiFi
 800e21e:	46c0      	nop			@ (mov r8, r8)
 800e220:	e002      	b.n	800e228 <tx_control+0x460>
			goto finTokenWiFi; /// jrne	finTokenWiFi; / espera a que termin
 800e222:	46c0      	nop			@ (mov r8, r8)
 800e224:	e000      	b.n	800e228 <tx_control+0x460>
			goto finTokenWiFi;//jrne  inTokenWiFi;   / No, contina
 800e226:	46c0      	nop			@ (mov r8, r8)

finTokenWiFi:
		if(flagsTX2[1]){//	btjt flagsTX2,#1,tokenWiFi_OK; / si ya se recibi Token Wifi permite Rx/Tx de comandos
 800e228:	4bd3      	ldr	r3, [pc, #844]	@ (800e578 <tx_control+0x7b0>)
 800e22a:	785b      	ldrb	r3, [r3, #1]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d101      	bne.n	800e234 <tx_control+0x46c>
 800e230:	f001 ff56 	bl	80100e0 <tx_control+0x2318>
			goto tokenWiFi_OK;
 800e234:	46c0      	nop			@ (mov r8, r8)

tokenWiFi_OK:


//;===========================================================
		if(!flagsWIFI[f_timeLoggerCmd]){//	btjf flagsWIFI,#f_timeLoggerCmd,tx_control_00; si se est transmitiendo logger Wifi no revisa comando BLE
 800e236:	4bd3      	ldr	r3, [pc, #844]	@ (800e584 <tx_control+0x7bc>)
 800e238:	78db      	ldrb	r3, [r3, #3]
 800e23a:	2201      	movs	r2, #1
 800e23c:	4053      	eors	r3, r2
 800e23e:	b2db      	uxtb	r3, r3
 800e240:	2b00      	cmp	r3, #0
 800e242:	d101      	bne.n	800e248 <tx_control+0x480>
 800e244:	f000 fd61 	bl	800ed0a <tx_control+0xf42>
			goto tx_control_00;
 800e248:	46c0      	nop			@ (mov r8, r8)
		}
		goto jmp_tx_wifi;//  jp jmp_tx_wifi;
tx_control_00:
		if(!flagsWIFI[f_eventLoggerCmd]){//btjf flagsWIFI,#f_eventLoggerCmd,tx_control_00b /  si se est transmitiendo logger Wifi no revisa comando BLE
 800e24a:	4bce      	ldr	r3, [pc, #824]	@ (800e584 <tx_control+0x7bc>)
 800e24c:	791b      	ldrb	r3, [r3, #4]
 800e24e:	2201      	movs	r2, #1
 800e250:	4053      	eors	r3, r2
 800e252:	b2db      	uxtb	r3, r3
 800e254:	2b00      	cmp	r3, #0
 800e256:	d101      	bne.n	800e25c <tx_control+0x494>
 800e258:	f000 fd59 	bl	800ed0e <tx_control+0xf46>
			goto tx_control_00b;
 800e25c:	46c0      	nop			@ (mov r8, r8)
		//		goto noLoadResetBLE;		//	jrne noLoadResetBLE;	/ no, contina
		//}

noLoadResetBLE:

		if(!flagsRxFirm[0]){//	btjf	flagsRxFirm,#0,ask_tx_control_01; Empez recepcin de Firmware ?
 800e25e:	4bca      	ldr	r3, [pc, #808]	@ (800e588 <tx_control+0x7c0>)
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	2201      	movs	r2, #1
 800e264:	4053      	eors	r3, r2
 800e266:	b2db      	uxtb	r3, r3
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d13c      	bne.n	800e2e6 <tx_control+0x51e>
			goto ask_tx_control_01;
		}
		timeOutRst = 241;//	mov timeOutRst,#241; / carga time out de resetcon 60 segundos
 800e26c:	4bc7      	ldr	r3, [pc, #796]	@ (800e58c <tx_control+0x7c4>)
 800e26e:	22f1      	movs	r2, #241	@ 0xf1
 800e270:	701a      	strb	r2, [r3, #0]

		//ldw		X,#300;
		timeoutTWF = 300;//ldw		timeoutTWF,X;	/ carga time out de Token (5 min)
 800e272:	4bc0      	ldr	r3, [pc, #768]	@ (800e574 <tx_control+0x7ac>)
 800e274:	2296      	movs	r2, #150	@ 0x96
 800e276:	0052      	lsls	r2, r2, #1
 800e278:	801a      	strh	r2, [r3, #0]
		timeoutTBLE = 300;
 800e27a:	4bc5      	ldr	r3, [pc, #788]	@ (800e590 <tx_control+0x7c8>)
 800e27c:	2296      	movs	r2, #150	@ 0x96
 800e27e:	0052      	lsls	r2, r2, #1
 800e280:	801a      	strh	r2, [r3, #0]
		if(timeOutRx != 0){//tnz timeOutRx
 800e282:	4bc4      	ldr	r3, [pc, #784]	@ (800e594 <tx_control+0x7cc>)
 800e284:	781b      	ldrb	r3, [r3, #0]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d11a      	bne.n	800e2c0 <tx_control+0x4f8>
			goto noTimeOutRx;//jrne	noTimeOutRx;	/ se cumpli el time out de recepcin ?
		}
		for(uint8_t i=0; i<8; i++){//clr flagsRxFirm;	/ borra banderas de Rx de firmware para cancelar proceso
 800e28a:	234d      	movs	r3, #77	@ 0x4d
 800e28c:	18fb      	adds	r3, r7, r3
 800e28e:	2200      	movs	r2, #0
 800e290:	701a      	strb	r2, [r3, #0]
 800e292:	e00a      	b.n	800e2aa <tx_control+0x4e2>
			flagsRxFirm [i]= 0;
 800e294:	204d      	movs	r0, #77	@ 0x4d
 800e296:	183b      	adds	r3, r7, r0
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	4abb      	ldr	r2, [pc, #748]	@ (800e588 <tx_control+0x7c0>)
 800e29c:	2100      	movs	r1, #0
 800e29e:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0; i<8; i++){//clr flagsRxFirm;	/ borra banderas de Rx de firmware para cancelar proceso
 800e2a0:	183b      	adds	r3, r7, r0
 800e2a2:	781a      	ldrb	r2, [r3, #0]
 800e2a4:	183b      	adds	r3, r7, r0
 800e2a6:	3201      	adds	r2, #1
 800e2a8:	701a      	strb	r2, [r3, #0]
 800e2aa:	234d      	movs	r3, #77	@ 0x4d
 800e2ac:	18fb      	adds	r3, r7, r3
 800e2ae:	781b      	ldrb	r3, [r3, #0]
 800e2b0:	2b07      	cmp	r3, #7
 800e2b2:	d9ef      	bls.n	800e294 <tx_control+0x4cc>
		}
		reinicio_valores_act_fw();
 800e2b4:	f003 fb34 	bl	8011920 <reinicio_valores_act_fw>
		codeTX = 0;//clr	codeTX;		/ ignora comandos si es que se producieron
 800e2b8:	4bad      	ldr	r3, [pc, #692]	@ (800e570 <tx_control+0x7a8>)
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	701a      	strb	r2, [r3, #0]
		goto ask_tx_control_01;//jp	ask_tx_control_01;	/ no entres a proceso de Rx firmware
 800e2be:	e013      	b.n	800e2e8 <tx_control+0x520>
			goto noTimeOutRx;//jrne	noTimeOutRx;	/ se cumpli el time out de recepcin ?
 800e2c0:	46c0      	nop			@ (mov r8, r8)

noTimeOutRx:
		goto 	rx_firmware;			//jp		rx_firmware
 800e2c2:	46c0      	nop			@ (mov r8, r8)
//;----------------------------------------------------------
//;										Rx Firmware(Nmero de Bloques)
//;----------------------------------------------------------
rx_firmware:
//			bandera_act_fw_j = 1;   //Parche para evitar loggeo miesntras se realiza actualizacion de fw
			flagsLogger[4]=1;		// bset	flagsLogger,#4;				/ cancela loggeo de eventos
 800e2c4:	4bb4      	ldr	r3, [pc, #720]	@ (800e598 <tx_control+0x7d0>)
 800e2c6:	2201      	movs	r2, #1
 800e2c8:	711a      	strb	r2, [r3, #4]
			flagsLogger[5]=1;		// bset	flagsLogger,#5;				/ cancela loggeo de datos
 800e2ca:	4bb3      	ldr	r3, [pc, #716]	@ (800e598 <tx_control+0x7d0>)
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	715a      	strb	r2, [r3, #5]
			if(!flagsRxFirm[3]){ // btjf	flagsRxFirm,#3,rx_firmware01; Ya se completo la recepcin de bloques de firmware ?
 800e2d0:	4bad      	ldr	r3, [pc, #692]	@ (800e588 <tx_control+0x7c0>)
 800e2d2:	78db      	ldrb	r3, [r3, #3]
 800e2d4:	2201      	movs	r2, #1
 800e2d6:	4053      	eors	r3, r2
 800e2d8:	b2db      	uxtb	r3, r3
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d101      	bne.n	800e2e2 <tx_control+0x51a>
 800e2de:	f001 fa00 	bl	800f6e2 <tx_control+0x191a>
				goto rx_firmware01;
 800e2e2:	f001 f8b8 	bl	800f456 <tx_control+0x168e>
			goto ask_tx_control_01;
 800e2e6:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x21){					//	cp	A,#$21
 800e2e8:	4ba1      	ldr	r3, [pc, #644]	@ (800e570 <tx_control+0x7a8>)
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	2b21      	cmp	r3, #33	@ 0x21
 800e2ee:	d131      	bne.n	800e354 <tx_control+0x58c>
		timeOutRst = 241;					//	mov	 timeOutRst,#241;	/ carga time out de resetcon 60 segundos
 800e2f0:	4ba6      	ldr	r3, [pc, #664]	@ (800e58c <tx_control+0x7c4>)
 800e2f2:	22f1      	movs	r2, #241	@ 0xf1
 800e2f4:	701a      	strb	r2, [r3, #0]
		goto tx_control_handshake;//		jp	tx_control_handshake
 800e2f6:	46c0      	nop			@ (mov r8, r8)
		Bloque_handshake[comando1] = 0xF1; 				// comando1 = 0xF1;
 800e2f8:	4ba8      	ldr	r3, [pc, #672]	@ (800e59c <tx_control+0x7d4>)
 800e2fa:	22f1      	movs	r2, #241	@ 0xf1
 800e2fc:	701a      	strb	r2, [r3, #0]
		Bloque_handshake[comando2] = 0x3F;   		 	//comando2 = 0x3F;
 800e2fe:	4ba7      	ldr	r3, [pc, #668]	@ (800e59c <tx_control+0x7d4>)
 800e300:	223f      	movs	r2, #63	@ 0x3f
 800e302:	705a      	strb	r2, [r3, #1]
		Bloque_handshake[model] = fm_modelo;   			// model = fm_modelo;
 800e304:	4ba6      	ldr	r3, [pc, #664]	@ (800e5a0 <tx_control+0x7d8>)
 800e306:	781a      	ldrb	r2, [r3, #0]
 800e308:	4ba4      	ldr	r3, [pc, #656]	@ (800e59c <tx_control+0x7d4>)
 800e30a:	739a      	strb	r2, [r3, #14]
		Bloque_handshake[versionSoft1] = versionFirm1;	// versionSoft1 = versionFirm1;
 800e30c:	4ba5      	ldr	r3, [pc, #660]	@ (800e5a4 <tx_control+0x7dc>)
 800e30e:	781a      	ldrb	r2, [r3, #0]
 800e310:	4ba2      	ldr	r3, [pc, #648]	@ (800e59c <tx_control+0x7d4>)
 800e312:	73da      	strb	r2, [r3, #15]
		Bloque_handshake[versionSoft2] = versionFirm2;	// versionSoft2 = versionFirm2;
 800e314:	4ba4      	ldr	r3, [pc, #656]	@ (800e5a8 <tx_control+0x7e0>)
 800e316:	781a      	ldrb	r2, [r3, #0]
 800e318:	4ba0      	ldr	r3, [pc, #640]	@ (800e59c <tx_control+0x7d4>)
 800e31a:	741a      	strb	r2, [r3, #16]
		Bloque_handshake[plantParam1] = Plantilla[plantilla1];		// plantParam1 = plantilla1;
 800e31c:	4ba3      	ldr	r3, [pc, #652]	@ (800e5ac <tx_control+0x7e4>)
 800e31e:	227d      	movs	r2, #125	@ 0x7d
 800e320:	5c9a      	ldrb	r2, [r3, r2]
 800e322:	4b9e      	ldr	r3, [pc, #632]	@ (800e59c <tx_control+0x7d4>)
 800e324:	745a      	strb	r2, [r3, #17]
		Bloque_handshake[plantParam2] = Plantilla[plantilla2];		// plantParam2 = plantilla2;
 800e326:	4ba1      	ldr	r3, [pc, #644]	@ (800e5ac <tx_control+0x7e4>)
 800e328:	227e      	movs	r2, #126	@ 0x7e
 800e32a:	5c9a      	ldrb	r2, [r3, r2]
 800e32c:	4b9b      	ldr	r3, [pc, #620]	@ (800e59c <tx_control+0x7d4>)
 800e32e:	749a      	strb	r2, [r3, #18]
		Bloque_handshake[checkList1] = fm_modelo0;		// checkList1 = fm_modelo0;
 800e330:	4b9f      	ldr	r3, [pc, #636]	@ (800e5b0 <tx_control+0x7e8>)
 800e332:	781a      	ldrb	r2, [r3, #0]
 800e334:	4b99      	ldr	r3, [pc, #612]	@ (800e59c <tx_control+0x7d4>)
 800e336:	74da      	strb	r2, [r3, #19]
		Bloque_handshake[checkList2] = fm_hardware;		// checkList2 = fm_hardware;
 800e338:	4b9e      	ldr	r3, [pc, #632]	@ (800e5b4 <tx_control+0x7ec>)
 800e33a:	781a      	ldrb	r2, [r3, #0]
 800e33c:	4b97      	ldr	r3, [pc, #604]	@ (800e59c <tx_control+0x7d4>)
 800e33e:	751a      	strb	r2, [r3, #20]
		point_X = &Bloque_handshake[0];	 // Apunta a los datos
 800e340:	4b96      	ldr	r3, [pc, #600]	@ (800e59c <tx_control+0x7d4>)
 800e342:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[0];	 // Apunta al buffer de datos en RAM
 800e344:	4b9c      	ldr	r3, [pc, #624]	@ (800e5b8 <tx_control+0x7f0>)
 800e346:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < size_handshake ; i++ )
 800e348:	234c      	movs	r3, #76	@ 0x4c
 800e34a:	18fb      	adds	r3, r7, r3
 800e34c:	2200      	movs	r2, #0
 800e34e:	701a      	strb	r2, [r3, #0]
 800e350:	f000 fcf9 	bl	800ed46 <tx_control+0xf7e>
			goto ask_tx_control_02;			//	jrne ask_tx_control_02
 800e354:	46c0      	nop			@ (mov r8, r8)
		if(flagsWIFI[f_serverConnect]){//	btjt flagsWIFI,#f_serverConnect,ask_tx_control_04; / S hay conexin con servidor no permitas comando de petiucin de logger
 800e356:	4b8b      	ldr	r3, [pc, #556]	@ (800e584 <tx_control+0x7bc>)
 800e358:	781b      	ldrb	r3, [r3, #0]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d14e      	bne.n	800e3fc <tx_control+0x634>
		if(codeTX != 0x60){//	cp	A,#$60
 800e35e:	4b84      	ldr	r3, [pc, #528]	@ (800e570 <tx_control+0x7a8>)
 800e360:	781b      	ldrb	r3, [r3, #0]
 800e362:	2b60      	cmp	r3, #96	@ 0x60
 800e364:	d122      	bne.n	800e3ac <tx_control+0x5e4>
		timeOutRst = 241;//	mov	timeOutRst,#241; / carga time out de resetcon 60 segundos
 800e366:	4b89      	ldr	r3, [pc, #548]	@ (800e58c <tx_control+0x7c4>)
 800e368:	22f1      	movs	r2, #241	@ 0xf1
 800e36a:	701a      	strb	r2, [r3, #0]
		goto tx_control_dataLogger;//	jp	tx_control_dataLogger
 800e36c:	46c0      	nop			@ (mov r8, r8)
		cntBlockFlash = cntBlockDATA;//mov cntBlockFlash,cntBlockDATA
 800e36e:	4b93      	ldr	r3, [pc, #588]	@ (800e5bc <tx_control+0x7f4>)
 800e370:	781a      	ldrb	r2, [r3, #0]
 800e372:	4b93      	ldr	r3, [pc, #588]	@ (800e5c0 <tx_control+0x7f8>)
 800e374:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockDATA; //mov	cntByteBlock,cntByteBlockDATA
 800e376:	4b93      	ldr	r3, [pc, #588]	@ (800e5c4 <tx_control+0x7fc>)
 800e378:	781a      	ldrb	r2, [r3, #0]
 800e37a:	4b93      	ldr	r3, [pc, #588]	@ (800e5c8 <tx_control+0x800>)
 800e37c:	701a      	strb	r2, [r3, #0]
		offsetInitTX = 3; //mov	offsetInitTX,#3; // Indica el offset a tomar en cuenta en caso de que el Loogger se haya llenado alguna vez
 800e37e:	4b93      	ldr	r3, [pc, #588]	@ (800e5cc <tx_control+0x804>)
 800e380:	2203      	movs	r2, #3
 800e382:	701a      	strb	r2, [r3, #0]
		dirBuffer = &data_buffer[0];
 800e384:	4b92      	ldr	r3, [pc, #584]	@ (800e5d0 <tx_control+0x808>)
 800e386:	4a93      	ldr	r2, [pc, #588]	@ (800e5d4 <tx_control+0x80c>)
 800e388:	601a      	str	r2, [r3, #0]
		dirLogger = &dataLogger[0];
 800e38a:	4b93      	ldr	r3, [pc, #588]	@ (800e5d8 <tx_control+0x810>)
 800e38c:	4a93      	ldr	r2, [pc, #588]	@ (800e5dc <tx_control+0x814>)
 800e38e:	601a      	str	r2, [r3, #0]
		dirBufferPage = &bufferPageDATA[0];
 800e390:	4b93      	ldr	r3, [pc, #588]	@ (800e5e0 <tx_control+0x818>)
 800e392:	4a94      	ldr	r2, [pc, #592]	@ (800e5e4 <tx_control+0x81c>)
 800e394:	601a      	str	r2, [r3, #0]
		if(!flagsLogger[1]){//btjf	flagsLogger,#1,noFullFlagTXDATA;	/ se llen al menos una vez el DATA logger ?
 800e396:	4b80      	ldr	r3, [pc, #512]	@ (800e598 <tx_control+0x7d0>)
 800e398:	785b      	ldrb	r3, [r3, #1]
 800e39a:	2201      	movs	r2, #1
 800e39c:	4053      	eors	r3, r2
 800e39e:	b2db      	uxtb	r3, r3
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d101      	bne.n	800e3a8 <tx_control+0x5e0>
 800e3a4:	f000 fd48 	bl	800ee38 <tx_control+0x1070>
			goto noFullFlagTXDATA;
 800e3a8:	f000 fd49 	bl	800ee3e <tx_control+0x1076>
			goto ask_tx_control_03;//	jrne ask_tx_control_03
 800e3ac:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x61){//	cp		A,#$61
 800e3ae:	4b70      	ldr	r3, [pc, #448]	@ (800e570 <tx_control+0x7a8>)
 800e3b0:	781b      	ldrb	r3, [r3, #0]
 800e3b2:	2b61      	cmp	r3, #97	@ 0x61
 800e3b4:	d124      	bne.n	800e400 <tx_control+0x638>
		timeOutRst = 241;//	mov		timeOutRst,#241;		/ carga time out de resetcon 60 segundos
 800e3b6:	4b75      	ldr	r3, [pc, #468]	@ (800e58c <tx_control+0x7c4>)
 800e3b8:	22f1      	movs	r2, #241	@ 0xf1
 800e3ba:	701a      	strb	r2, [r3, #0]
		goto tx_control_eventLogger;//	jp		tx_control_eventLogger
 800e3bc:	46c0      	nop			@ (mov r8, r8)
		cntBlockFlash = cntBlockEVENT;//mov cntBlockFlash,cntBlockEVENT; /pasa el nmero de bloques de datos grabados
 800e3be:	4b8a      	ldr	r3, [pc, #552]	@ (800e5e8 <tx_control+0x820>)
 800e3c0:	781a      	ldrb	r2, [r3, #0]
 800e3c2:	4b7f      	ldr	r3, [pc, #508]	@ (800e5c0 <tx_control+0x7f8>)
 800e3c4:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockEVENT;//mov cntByteBlock,cntByteBlockEVENT
 800e3c6:	4b89      	ldr	r3, [pc, #548]	@ (800e5ec <tx_control+0x824>)
 800e3c8:	781a      	ldrb	r2, [r3, #0]
 800e3ca:	4b7f      	ldr	r3, [pc, #508]	@ (800e5c8 <tx_control+0x800>)
 800e3cc:	701a      	strb	r2, [r3, #0]
		offsetInitTX = 10;//mov offsetInitTX,#10;			/ Indica el offset a tomar en cuenta en caso de que el Loogger se haya llenado alguna vez
 800e3ce:	4b7f      	ldr	r3, [pc, #508]	@ (800e5cc <tx_control+0x804>)
 800e3d0:	220a      	movs	r2, #10
 800e3d2:	701a      	strb	r2, [r3, #0]
		dirBuffer = &event_buffer[0];
 800e3d4:	4b7e      	ldr	r3, [pc, #504]	@ (800e5d0 <tx_control+0x808>)
 800e3d6:	4a86      	ldr	r2, [pc, #536]	@ (800e5f0 <tx_control+0x828>)
 800e3d8:	601a      	str	r2, [r3, #0]
		dirLogger = &eventLogger[0];
 800e3da:	4b7f      	ldr	r3, [pc, #508]	@ (800e5d8 <tx_control+0x810>)
 800e3dc:	4a85      	ldr	r2, [pc, #532]	@ (800e5f4 <tx_control+0x82c>)
 800e3de:	601a      	str	r2, [r3, #0]
		dirBufferPage = &bufferPageEVENT[0];
 800e3e0:	4b7f      	ldr	r3, [pc, #508]	@ (800e5e0 <tx_control+0x818>)
 800e3e2:	4a85      	ldr	r2, [pc, #532]	@ (800e5f8 <tx_control+0x830>)
 800e3e4:	601a      	str	r2, [r3, #0]
		if(!flagsLogger[2]){//btjf	flagsLogger,#2,noFullFlagTXEVENT;	/ se llen al menos una vez el EVENT logger ?
 800e3e6:	4b6c      	ldr	r3, [pc, #432]	@ (800e598 <tx_control+0x7d0>)
 800e3e8:	789b      	ldrb	r3, [r3, #2]
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	4053      	eors	r3, r2
 800e3ee:	b2db      	uxtb	r3, r3
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d101      	bne.n	800e3f8 <tx_control+0x630>
 800e3f4:	f000 fd71 	bl	800eeda <tx_control+0x1112>
			goto noFullFlagTXEVENT;
 800e3f8:	f000 fd72 	bl	800eee0 <tx_control+0x1118>
			goto ask_tx_control_04;
 800e3fc:	46c0      	nop			@ (mov r8, r8)
 800e3fe:	e000      	b.n	800e402 <tx_control+0x63a>
			goto ask_tx_control_04;//	jrne	ask_tx_control_04
 800e400:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x53){//	cp	A,#$53
 800e402:	4b5b      	ldr	r3, [pc, #364]	@ (800e570 <tx_control+0x7a8>)
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	2b53      	cmp	r3, #83	@ 0x53
 800e408:	d140      	bne.n	800e48c <tx_control+0x6c4>
		timeOutRst = 241;//	mov	timeOutRst,#241;	/ carga time out de resetcon 60 segundos
 800e40a:	4b60      	ldr	r3, [pc, #384]	@ (800e58c <tx_control+0x7c4>)
 800e40c:	22f1      	movs	r2, #241	@ 0xf1
 800e40e:	701a      	strb	r2, [r3, #0]
		goto tx_control_realTimeState;//	jp	tx_control_realTimeState
 800e410:	46c0      	nop			@ (mov r8, r8)
		Bloque_TiempoReal [tempAmb_RT_H] = tdevl;								// copia el dato de temperatura ambiente
 800e412:	4b7a      	ldr	r3, [pc, #488]	@ (800e5fc <tx_control+0x834>)
 800e414:	781a      	ldrb	r2, [r3, #0]
 800e416:	4b7a      	ldr	r3, [pc, #488]	@ (800e600 <tx_control+0x838>)
 800e418:	701a      	strb	r2, [r3, #0]
		Bloque_TiempoReal [tempAmb_RT_L] = tdevf;								// copia el dato de temperatura ambiente
 800e41a:	4b7a      	ldr	r3, [pc, #488]	@ (800e604 <tx_control+0x83c>)
 800e41c:	781a      	ldrb	r2, [r3, #0]
 800e41e:	4b78      	ldr	r3, [pc, #480]	@ (800e600 <tx_control+0x838>)
 800e420:	705a      	strb	r2, [r3, #1]
		Bloque_TiempoReal [tempEva_RT_H] = teval;								// copia el dato de temperatura evaporador
 800e422:	4b79      	ldr	r3, [pc, #484]	@ (800e608 <tx_control+0x840>)
 800e424:	781a      	ldrb	r2, [r3, #0]
 800e426:	4b76      	ldr	r3, [pc, #472]	@ (800e600 <tx_control+0x838>)
 800e428:	709a      	strb	r2, [r3, #2]
		Bloque_TiempoReal [tempEva_RT_L] = tevaf;								// copia el dato de temperatura evaporador
 800e42a:	4b78      	ldr	r3, [pc, #480]	@ (800e60c <tx_control+0x844>)
 800e42c:	781a      	ldrb	r2, [r3, #0]
 800e42e:	4b74      	ldr	r3, [pc, #464]	@ (800e600 <tx_control+0x838>)
 800e430:	70da      	strb	r2, [r3, #3]
		Bloque_TiempoReal [tempSal_RT_H] = highByte(tret_w);	// copia el dato de temperatura de salida
 800e432:	4b77      	ldr	r3, [pc, #476]	@ (800e610 <tx_control+0x848>)
 800e434:	881b      	ldrh	r3, [r3, #0]
 800e436:	0a1b      	lsrs	r3, r3, #8
 800e438:	b29b      	uxth	r3, r3
 800e43a:	b2da      	uxtb	r2, r3
 800e43c:	4b70      	ldr	r3, [pc, #448]	@ (800e600 <tx_control+0x838>)
 800e43e:	711a      	strb	r2, [r3, #4]
		Bloque_TiempoReal [tempSal_RT_L] = lowByte(tret_w);			// copia el dato de temperatura de salida
 800e440:	4b73      	ldr	r3, [pc, #460]	@ (800e610 <tx_control+0x848>)
 800e442:	881b      	ldrh	r3, [r3, #0]
 800e444:	b2da      	uxtb	r2, r3
 800e446:	4b6e      	ldr	r3, [pc, #440]	@ (800e600 <tx_control+0x838>)
 800e448:	715a      	strb	r2, [r3, #5]
		Bloque_TiempoReal [volt_RT]= voltl;				//volt_RT,voltl;	/ toma el volatje de la funcin de medicin rms
 800e44a:	4b72      	ldr	r3, [pc, #456]	@ (800e614 <tx_control+0x84c>)
 800e44c:	781a      	ldrb	r2, [r3, #0]
 800e44e:	4b6c      	ldr	r3, [pc, #432]	@ (800e600 <tx_control+0x838>)
 800e450:	719a      	strb	r2, [r3, #6]
		Bloque_TiempoReal [actuadores_RT] = 0;			// Cambios CTOFF
 800e452:	4b6b      	ldr	r3, [pc, #428]	@ (800e600 <tx_control+0x838>)
 800e454:	2200      	movs	r2, #0
 800e456:	71da      	strb	r2, [r3, #7]
		Bloque_TiempoReal [actuadores_RT] |= (uint8_t) GPIOR0[0];
 800e458:	4b69      	ldr	r3, [pc, #420]	@ (800e600 <tx_control+0x838>)
 800e45a:	79db      	ldrb	r3, [r3, #7]
 800e45c:	4a6e      	ldr	r2, [pc, #440]	@ (800e618 <tx_control+0x850>)
 800e45e:	7812      	ldrb	r2, [r2, #0]
 800e460:	4313      	orrs	r3, r2
 800e462:	b2da      	uxtb	r2, r3
 800e464:	4b66      	ldr	r3, [pc, #408]	@ (800e600 <tx_control+0x838>)
 800e466:	71da      	strb	r2, [r3, #7]
		Bloque_TiempoReal [actuadores_RT] |= (uint8_t) (GPIOR0[1] << 1);
 800e468:	4b65      	ldr	r3, [pc, #404]	@ (800e600 <tx_control+0x838>)
 800e46a:	79da      	ldrb	r2, [r3, #7]
 800e46c:	4b6a      	ldr	r3, [pc, #424]	@ (800e618 <tx_control+0x850>)
 800e46e:	785b      	ldrb	r3, [r3, #1]
 800e470:	18db      	adds	r3, r3, r3
 800e472:	b2db      	uxtb	r3, r3
 800e474:	4313      	orrs	r3, r2
 800e476:	b2da      	uxtb	r2, r3
 800e478:	4b61      	ldr	r3, [pc, #388]	@ (800e600 <tx_control+0x838>)
 800e47a:	71da      	strb	r2, [r3, #7]
		if (flagsC[0])													// puerta abierta ?
 800e47c:	4b67      	ldr	r3, [pc, #412]	@ (800e61c <tx_control+0x854>)
 800e47e:	781b      	ldrb	r3, [r3, #0]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d101      	bne.n	800e488 <tx_control+0x6c0>
 800e484:	f000 fd81 	bl	800ef8a <tx_control+0x11c2>
 800e488:	f000 fd78 	bl	800ef7c <tx_control+0x11b4>
			goto ask_tx_control_05;//	jrne ask_tx_control_05
 800e48c:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x51){ //cp	A,#$51
 800e48e:	4b38      	ldr	r3, [pc, #224]	@ (800e570 <tx_control+0x7a8>)
 800e490:	781b      	ldrb	r3, [r3, #0]
 800e492:	2b51      	cmp	r3, #81	@ 0x51
 800e494:	d129      	bne.n	800e4ea <tx_control+0x722>
		timeOutRst = 241;//timeOutRst,#241;;  /carga time out de resetcon 60 segundos
 800e496:	4b3d      	ldr	r3, [pc, #244]	@ (800e58c <tx_control+0x7c4>)
 800e498:	22f1      	movs	r2, #241	@ 0xf1
 800e49a:	701a      	strb	r2, [r3, #0]
		goto tx_control_parameters; //jp tx_control_parameters
 800e49c:	46c0      	nop			@ (mov r8, r8)
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800e49e:	4b43      	ldr	r3, [pc, #268]	@ (800e5ac <tx_control+0x7e4>)
 800e4a0:	227b      	movs	r2, #123	@ 0x7b
 800e4a2:	5c9a      	ldrb	r2, [r3, r2]
 800e4a4:	4b5e      	ldr	r3, [pc, #376]	@ (800e620 <tx_control+0x858>)
 800e4a6:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];		// mov		softVersion2,version2;	/ Carga versin del firmware
 800e4a8:	4b40      	ldr	r3, [pc, #256]	@ (800e5ac <tx_control+0x7e4>)
 800e4aa:	227c      	movs	r2, #124	@ 0x7c
 800e4ac:	5c9a      	ldrb	r2, [r3, r2]
 800e4ae:	4b5c      	ldr	r3, [pc, #368]	@ (800e620 <tx_control+0x858>)
 800e4b0:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = 0;				// bufferSize_HW
 800e4b2:	4b5b      	ldr	r3, [pc, #364]	@ (800e620 <tx_control+0x858>)
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = 0;				// bufferSize_HW
 800e4b8:	4b59      	ldr	r3, [pc, #356]	@ (800e620 <tx_control+0x858>)
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	70da      	strb	r2, [r3, #3]
		Bloque_Header [bufferSize_2] = 0;				// bufferSize_LW
 800e4be:	4b58      	ldr	r3, [pc, #352]	@ (800e620 <tx_control+0x858>)
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	711a      	strb	r2, [r3, #4]
		Bloque_Header [bufferSize_1] = 1;				// bufferSize_LW
 800e4c4:	4b56      	ldr	r3, [pc, #344]	@ (800e620 <tx_control+0x858>)
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	715a      	strb	r2, [r3, #5]
		Bloque_Header [dataType] = 04;					//mov		dataType,#04
 800e4ca:	4b55      	ldr	r3, [pc, #340]	@ (800e620 <tx_control+0x858>)
 800e4cc:	2204      	movs	r2, #4
 800e4ce:	719a      	strb	r2, [r3, #6]
		Bloque_Header [dataSize] = 128;					//mov		dataSize,#128
 800e4d0:	4b53      	ldr	r3, [pc, #332]	@ (800e620 <tx_control+0x858>)
 800e4d2:	2280      	movs	r2, #128	@ 0x80
 800e4d4:	71da      	strb	r2, [r3, #7]
		point_X = &Bloque_Header[softVersion1];	 // ldw		X,#softVersion1
 800e4d6:	4b52      	ldr	r3, [pc, #328]	@ (800e620 <tx_control+0x858>)
 800e4d8:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[0];	 //
 800e4da:	4b37      	ldr	r3, [pc, #220]	@ (800e5b8 <tx_control+0x7f0>)
 800e4dc:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 8 ; i++ )
 800e4de:	2344      	movs	r3, #68	@ 0x44
 800e4e0:	18fb      	adds	r3, r7, r3
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	701a      	strb	r2, [r3, #0]
 800e4e6:	f000 fecd 	bl	800f284 <tx_control+0x14bc>
			goto ask_tx_control_06;//jrne	ask_tx_control_06
 800e4ea:	46c0      	nop			@ (mov r8, r8)
	    if(codeTX != 0x50){ //cp A,#$50
 800e4ec:	4b20      	ldr	r3, [pc, #128]	@ (800e570 <tx_control+0x7a8>)
 800e4ee:	781b      	ldrb	r3, [r3, #0]
 800e4f0:	2b50      	cmp	r3, #80	@ 0x50
 800e4f2:	d10f      	bne.n	800e514 <tx_control+0x74c>
		timeOutRst = 241;				// carga time out de resetcon 60 segundos
 800e4f4:	4b25      	ldr	r3, [pc, #148]	@ (800e58c <tx_control+0x7c4>)
 800e4f6:	22f1      	movs	r2, #241	@ 0xf1
 800e4f8:	701a      	strb	r2, [r3, #0]
		goto tx_control_writeParam;  //jp	tx_control_writeParam
 800e4fa:	46c0      	nop			@ (mov r8, r8)
			if (RxBuffer_Ble[125] == reePlantilla[eeversion1]){
 800e4fc:	4b49      	ldr	r3, [pc, #292]	@ (800e624 <tx_control+0x85c>)
 800e4fe:	227d      	movs	r2, #125	@ 0x7d
 800e500:	5c9a      	ldrb	r2, [r3, r2]
 800e502:	4b49      	ldr	r3, [pc, #292]	@ (800e628 <tx_control+0x860>)
 800e504:	217b      	movs	r1, #123	@ 0x7b
 800e506:	5c5b      	ldrb	r3, [r3, r1]
 800e508:	429a      	cmp	r2, r3
 800e50a:	d001      	beq.n	800e510 <tx_control+0x748>
 800e50c:	f000 ff7b 	bl	800f406 <tx_control+0x163e>
				goto 	verifica_version2;		//jreq	verifica_version2
 800e510:	f000 ff18 	bl	800f344 <tx_control+0x157c>
		goto	ask_tx_control_07;	// jrne	ask_tx_control_07
 800e514:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x46){//	cp	A,#$46
 800e516:	4b16      	ldr	r3, [pc, #88]	@ (800e570 <tx_control+0x7a8>)
 800e518:	781b      	ldrb	r3, [r3, #0]
 800e51a:	2b46      	cmp	r3, #70	@ 0x46
 800e51c:	d000      	beq.n	800e520 <tx_control+0x758>
 800e51e:	e093      	b.n	800e648 <tx_control+0x880>
			timeOutRst = 241;//	mov	timeOutRst,#241;				/ carga time out de resetcon 60 segundos
 800e520:	4b1a      	ldr	r3, [pc, #104]	@ (800e58c <tx_control+0x7c4>)
 800e522:	22f1      	movs	r2, #241	@ 0xf1
 800e524:	701a      	strb	r2, [r3, #0]
			goto tx_control_writeFirm;//jp tx_control_writeFirm
 800e526:	46c0      	nop			@ (mov r8, r8)
            Bloque_handshake [comando1] = 0xF1;//	mov	comando1,#$F1
 800e528:	4b1c      	ldr	r3, [pc, #112]	@ (800e59c <tx_control+0x7d4>)
 800e52a:	22f1      	movs	r2, #241	@ 0xf1
 800e52c:	701a      	strb	r2, [r3, #0]
            Bloque_handshake [comando2] = 0X03;//	mov	comando2,#$03;	/ indica que est listo para la recepcin del firmware
 800e52e:	4b1b      	ldr	r3, [pc, #108]	@ (800e59c <tx_control+0x7d4>)
 800e530:	2203      	movs	r2, #3
 800e532:	705a      	strb	r2, [r3, #1]
            flagsRxFirm[0] = 1;//	bset flagsRxFirm,#0;	/ indica que se comienza con recepcin de fimware
 800e534:	4b14      	ldr	r3, [pc, #80]	@ (800e588 <tx_control+0x7c0>)
 800e536:	2201      	movs	r2, #1
 800e538:	701a      	strb	r2, [r3, #0]
            pointTx = &Bloque_handshake [comando1];//ldw	pointTx,X
 800e53a:	4b3c      	ldr	r3, [pc, #240]	@ (800e62c <tx_control+0x864>)
 800e53c:	4a17      	ldr	r2, [pc, #92]	@ (800e59c <tx_control+0x7d4>)
 800e53e:	601a      	str	r2, [r3, #0]
            pointInitTx = &Bloque_handshake [comando1];//	ldw	pointInitTx,X
 800e540:	4b3b      	ldr	r3, [pc, #236]	@ (800e630 <tx_control+0x868>)
 800e542:	4a16      	ldr	r2, [pc, #88]	@ (800e59c <tx_control+0x7d4>)
 800e544:	601a      	str	r2, [r3, #0]
            pointEndTx =  &Bloque_handshake [comando2];//	ldw	pointEndTx,X
 800e546:	4b3b      	ldr	r3, [pc, #236]	@ (800e634 <tx_control+0x86c>)
 800e548:	4a3b      	ldr	r2, [pc, #236]	@ (800e638 <tx_control+0x870>)
 800e54a:	601a      	str	r2, [r3, #0]
            blockSizeTX = 2;//	mov	blockSizeTX,#2
 800e54c:	4b3b      	ldr	r3, [pc, #236]	@ (800e63c <tx_control+0x874>)
 800e54e:	2202      	movs	r2, #2
 800e550:	701a      	strb	r2, [r3, #0]
            flagsTX [3] = 1; //	bset flagsTX,#3;	/ evita que se mande checksum
 800e552:	4b3b      	ldr	r3, [pc, #236]	@ (800e640 <tx_control+0x878>)
 800e554:	2201      	movs	r2, #1
 800e556:	70da      	strb	r2, [r3, #3]
            keyTx = 0x55;//	mov	 keyTx,#$55;	/ listo para mandar transmisin
 800e558:	4b3a      	ldr	r3, [pc, #232]	@ (800e644 <tx_control+0x87c>)
 800e55a:	2255      	movs	r2, #85	@ 0x55
 800e55c:	701a      	strb	r2, [r3, #0]
            codeTX = 0x00;//	clr	codeTX;
 800e55e:	4b04      	ldr	r3, [pc, #16]	@ (800e570 <tx_control+0x7a8>)
 800e560:	2200      	movs	r2, #0
 800e562:	701a      	strb	r2, [r3, #0]
            timeOutRx = 5;//	mov	timeOutRx,#5;	/ carga time out para recibir respuestas
 800e564:	4b0b      	ldr	r3, [pc, #44]	@ (800e594 <tx_control+0x7cc>)
 800e566:	2205      	movs	r2, #5
 800e568:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;//	jp	end_tx_control
 800e56a:	f001 fdbc 	bl	80100e6 <tx_control+0x231e>
 800e56e:	46c0      	nop			@ (mov r8, r8)
 800e570:	20001ed8 	.word	0x20001ed8
 800e574:	20002000 	.word	0x20002000
 800e578:	20001ff8 	.word	0x20001ff8
 800e57c:	20001f9d 	.word	0x20001f9d
 800e580:	20001fee 	.word	0x20001fee
 800e584:	20002004 	.word	0x20002004
 800e588:	20001f90 	.word	0x20001f90
 800e58c:	20001f99 	.word	0x20001f99
 800e590:	200021c0 	.word	0x200021c0
 800e594:	20001f9a 	.word	0x20001f9a
 800e598:	20001eb8 	.word	0x20001eb8
 800e59c:	20001e94 	.word	0x20001e94
 800e5a0:	0801eff4 	.word	0x0801eff4
 800e5a4:	0801eff0 	.word	0x0801eff0
 800e5a8:	0801eff1 	.word	0x0801eff1
 800e5ac:	200000b8 	.word	0x200000b8
 800e5b0:	0801eff3 	.word	0x0801eff3
 800e5b4:	0801eff2 	.word	0x0801eff2
 800e5b8:	20002058 	.word	0x20002058
 800e5bc:	20000e59 	.word	0x20000e59
 800e5c0:	20000e46 	.word	0x20000e46
 800e5c4:	20000e58 	.word	0x20000e58
 800e5c8:	20000e47 	.word	0x20000e47
 800e5cc:	20001ee5 	.word	0x20001ee5
 800e5d0:	20000e50 	.word	0x20000e50
 800e5d4:	20000d38 	.word	0x20000d38
 800e5d8:	20000e4c 	.word	0x20000e4c
 800e5dc:	0803c000 	.word	0x0803c000
 800e5e0:	20001e60 	.word	0x20001e60
 800e5e4:	20000e60 	.word	0x20000e60
 800e5e8:	20000e5b 	.word	0x20000e5b
 800e5ec:	20000e5a 	.word	0x20000e5a
 800e5f0:	20000db8 	.word	0x20000db8
 800e5f4:	08037000 	.word	0x08037000
 800e5f8:	20001660 	.word	0x20001660
 800e5fc:	20000bcc 	.word	0x20000bcc
 800e600:	20001eac 	.word	0x20001eac
 800e604:	20000bcd 	.word	0x20000bcd
 800e608:	20000bce 	.word	0x20000bce
 800e60c:	20000bcf 	.word	0x20000bcf
 800e610:	20000c70 	.word	0x20000c70
 800e614:	20000bea 	.word	0x20000bea
 800e618:	20000bc0 	.word	0x20000bc0
 800e61c:	20000c58 	.word	0x20000c58
 800e620:	20001e8c 	.word	0x20001e8c
 800e624:	20000988 	.word	0x20000988
 800e628:	20000cac 	.word	0x20000cac
 800e62c:	20001ec8 	.word	0x20001ec8
 800e630:	20001ec0 	.word	0x20001ec0
 800e634:	20001ec4 	.word	0x20001ec4
 800e638:	20001e95 	.word	0x20001e95
 800e63c:	20001ee4 	.word	0x20001ee4
 800e640:	20001ed0 	.word	0x20001ed0
 800e644:	20001ecd 	.word	0x20001ecd
					goto ask_tx_control_08;//	jrne	ask_tx_control_08
 800e648:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x54){//	cp	A,#$54
 800e64a:	4bd8      	ldr	r3, [pc, #864]	@ (800e9ac <tx_control+0xbe4>)
 800e64c:	781b      	ldrb	r3, [r3, #0]
 800e64e:	2b54      	cmp	r3, #84	@ 0x54
 800e650:	d148      	bne.n	800e6e4 <tx_control+0x91c>
			timeOutRst = 241;//	mov		timeOutRst,#241;				/ carga time out de resetcon 60 segundos
 800e652:	4bd7      	ldr	r3, [pc, #860]	@ (800e9b0 <tx_control+0xbe8>)
 800e654:	22f1      	movs	r2, #241	@ 0xf1
 800e656:	701a      	strb	r2, [r3, #0]
			goto tx_clean_logger;//jp tx_clean_logger
 800e658:	46c0      	nop			@ (mov r8, r8)

//			;										Clean logger
//			;----------------------------------------------------------
tx_clean_logger:

			clean_buffer();	//	call	clean_buffer
 800e65a:	f7f8 fd21 	bl	80070a0 <clean_buffer>
			cntBloqFirm = 0;//	clr		cntBloqFirm
 800e65e:	4bd5      	ldr	r3, [pc, #852]	@ (800e9b4 <tx_control+0xbec>)
 800e660:	2200      	movs	r2, #0
 800e662:	801a      	strh	r2, [r3, #0]


tx_clean_logger_loop:
			ProgMemCode = 0xAA; // mov		ProgMemCode,#$AA;			/ Indica que se va a grabar bloque de FLASH
 800e664:	4bd4      	ldr	r3, [pc, #848]	@ (800e9b8 <tx_control+0xbf0>)
 800e666:	22aa      	movs	r2, #170	@ 0xaa
 800e668:	701a      	strb	r2, [r3, #0]
			// ldw		X,#data_buffer
			dataPointer = &data_buffer[0];		// LDW		dataPointer,X
 800e66a:	4bd4      	ldr	r3, [pc, #848]	@ (800e9bc <tx_control+0xbf4>)
 800e66c:	4ad4      	ldr	r2, [pc, #848]	@ (800e9c0 <tx_control+0xbf8>)
 800e66e:	601a      	str	r2, [r3, #0]

			// ld    A,cntBloqFirm;				/ Toma el nmero de bloques recibidos al momento
			// ldw		X,#128;								/ Carga el tamao de los bloques (128 bytes)
			// mul		X,A;									/ Multiplicalos
			// addw	X,#eventLogger;						/	apunta al inicio de la Memoria de logger + el nmero de bloques grabados
			dirPointer  = (cntBloqFirm*128+&eventLogger[0]);		// LDW		dirPointer,X
 800e670:	4bd0      	ldr	r3, [pc, #832]	@ (800e9b4 <tx_control+0xbec>)
 800e672:	881b      	ldrh	r3, [r3, #0]
 800e674:	01db      	lsls	r3, r3, #7
 800e676:	001a      	movs	r2, r3
 800e678:	4bd2      	ldr	r3, [pc, #840]	@ (800e9c4 <tx_control+0xbfc>)
 800e67a:	18d2      	adds	r2, r2, r3
 800e67c:	4bd2      	ldr	r3, [pc, #840]	@ (800e9c8 <tx_control+0xc00>)
 800e67e:	601a      	str	r2, [r3, #0]
			 * CGM 10/04/2025
			 * Borrado Total de todo el Logger, es decir de la pagina 110 a la pagina 125 sern borradas.
			 * Logger de Eventos:			110 - 119 pagina
			 * Logger de Datos o Tiempo:	120 - 125 pagina
			 */
			clean_logger();
 800e680:	f003 f990 	bl	80119a4 <clean_logger>
			// Se comenta debido a que ya se realiza rl borrado total, en las anteriores lineas.
			//if(cntBloqFirm!= 0){ // jrne	tx_clean_logger_loop
			//	goto tx_clean_logger_loop;
			//}

			BloqDatalooger[comando1] = 0xF1; // mov		comando1,#$F1
 800e684:	4bd1      	ldr	r3, [pc, #836]	@ (800e9cc <tx_control+0xc04>)
 800e686:	22f1      	movs	r2, #241	@ 0xf1
 800e688:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D; // mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800e68a:	4bd0      	ldr	r3, [pc, #832]	@ (800e9cc <tx_control+0xc04>)
 800e68c:	223d      	movs	r2, #61	@ 0x3d
 800e68e:	705a      	strb	r2, [r3, #1]
			// ; omite el reinicio del control y en su lugar inicializa los apuntadores de loggeo y carga los buffer de loggeo
			cntByteBlockDATA = 0; 	// clr		cntByteBlockDATA
 800e690:	4bcf      	ldr	r3, [pc, #828]	@ (800e9d0 <tx_control+0xc08>)
 800e692:	2200      	movs	r2, #0
 800e694:	701a      	strb	r2, [r3, #0]
			cntBlockDATA = 0; 		// clr		cntBlockDATA
 800e696:	4bcf      	ldr	r3, [pc, #828]	@ (800e9d4 <tx_control+0xc0c>)
 800e698:	2200      	movs	r2, #0
 800e69a:	701a      	strb	r2, [r3, #0]
			cntByteBlockEVENT = 0; // clr		cntByteBlockEVENT
 800e69c:	4bce      	ldr	r3, [pc, #824]	@ (800e9d8 <tx_control+0xc10>)
 800e69e:	2200      	movs	r2, #0
 800e6a0:	701a      	strb	r2, [r3, #0]
			cntBlockEVENT = 0;		// clr		cntBlockEVENT
 800e6a2:	4bce      	ldr	r3, [pc, #824]	@ (800e9dc <tx_control+0xc14>)
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	701a      	strb	r2, [r3, #0]
			// ldw		X,#data_buffer
			dirBuffer = &data_buffer[0];	// ldw		dirBuffer,X
 800e6a8:	4bcd      	ldr	r3, [pc, #820]	@ (800e9e0 <tx_control+0xc18>)
 800e6aa:	4ac5      	ldr	r2, [pc, #788]	@ (800e9c0 <tx_control+0xbf8>)
 800e6ac:	601a      	str	r2, [r3, #0]
			// ldw		X,#dataLogger
			dirLogger = &dataLogger[0];		// ldw		dirLogger,X
 800e6ae:	4bcd      	ldr	r3, [pc, #820]	@ (800e9e4 <tx_control+0xc1c>)
 800e6b0:	4acd      	ldr	r2, [pc, #820]	@ (800e9e8 <tx_control+0xc20>)
 800e6b2:	601a      	str	r2, [r3, #0]
			cntBlockFlash = cntBlockDATA; 	// mov		cntBlockFlash,cntBlockDATA
 800e6b4:	4bc7      	ldr	r3, [pc, #796]	@ (800e9d4 <tx_control+0xc0c>)
 800e6b6:	781a      	ldrb	r2, [r3, #0]
 800e6b8:	4bcc      	ldr	r3, [pc, #816]	@ (800e9ec <tx_control+0xc24>)
 800e6ba:	701a      	strb	r2, [r3, #0]
			load_next_buffer();				// call	load_next_buffer	; carga buffer de RAM con el bloque de datos
 800e6bc:	f7f8 fc0a 	bl	8006ed4 <load_next_buffer>

			// ldw		X,#event_buffer
			dirBuffer = &event_buffer[0];  // ldw		dirBuffer,X
 800e6c0:	4bc7      	ldr	r3, [pc, #796]	@ (800e9e0 <tx_control+0xc18>)
 800e6c2:	4acb      	ldr	r2, [pc, #812]	@ (800e9f0 <tx_control+0xc28>)
 800e6c4:	601a      	str	r2, [r3, #0]
			// ldw		X,#eventLogger
			dirLogger = & eventLogger[0];// ldw		dirLogger,X
 800e6c6:	4bc7      	ldr	r3, [pc, #796]	@ (800e9e4 <tx_control+0xc1c>)
 800e6c8:	4abe      	ldr	r2, [pc, #760]	@ (800e9c4 <tx_control+0xbfc>)
 800e6ca:	601a      	str	r2, [r3, #0]
			cntBlockFlash = cntBlockEVENT;// mov		cntBlockFlash,cntBlockEVENT
 800e6cc:	4bc3      	ldr	r3, [pc, #780]	@ (800e9dc <tx_control+0xc14>)
 800e6ce:	781a      	ldrb	r2, [r3, #0]
 800e6d0:	4bc6      	ldr	r3, [pc, #792]	@ (800e9ec <tx_control+0xc24>)
 800e6d2:	701a      	strb	r2, [r3, #0]
			load_next_buffer(); // call	load_next_buffer	; carga buffer de RAM con el bloque de datos
 800e6d4:	f7f8 fbfe 	bl	8006ed4 <load_next_buffer>
			for(uint8_t i = 0; i<8; i++)
 800e6d8:	2337      	movs	r3, #55	@ 0x37
 800e6da:	18fb      	adds	r3, r7, r3
 800e6dc:	2200      	movs	r2, #0
 800e6de:	701a      	strb	r2, [r3, #0]
 800e6e0:	f001 f874 	bl	800f7cc <tx_control+0x1a04>
				goto ask_tx_control_09;//	jrne ask_tx_control_09
 800e6e4:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x55){//	cp	A,#$55
 800e6e6:	4bb1      	ldr	r3, [pc, #708]	@ (800e9ac <tx_control+0xbe4>)
 800e6e8:	781b      	ldrb	r3, [r3, #0]
 800e6ea:	2b55      	cmp	r3, #85	@ 0x55
 800e6ec:	d10f      	bne.n	800e70e <tx_control+0x946>
			timeOutRst = 240;//	mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e6ee:	4bb0      	ldr	r3, [pc, #704]	@ (800e9b0 <tx_control+0xbe8>)
 800e6f0:	22f0      	movs	r2, #240	@ 0xf0
 800e6f2:	701a      	strb	r2, [r3, #0]
			goto tx_modParam;//	jp tx_modParam
 800e6f4:	46c0      	nop			@ (mov r8, r8)

			//;/ toma el nmero de bytes que sern grabados
			//ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			//addw	X,#2;									/ agrega offset para cargar numero de bytes a modificar
			//ld		A,(X);								/ carga numero de bytes a modificar
			numByte = RxBuffer_Ble[2];//ld		numByte,A;						/ guardalo en variable numByte
 800e6f6:	4bbf      	ldr	r3, [pc, #764]	@ (800e9f4 <tx_control+0xc2c>)
 800e6f8:	789a      	ldrb	r2, [r3, #2]
 800e6fa:	4bbf      	ldr	r3, [pc, #764]	@ (800e9f8 <tx_control+0xc30>)
 800e6fc:	701a      	strb	r2, [r3, #0]
			if(numByte>60)//cp		A,#60
 800e6fe:	4bbe      	ldr	r3, [pc, #760]	@ (800e9f8 <tx_control+0xc30>)
 800e700:	781b      	ldrb	r3, [r3, #0]
 800e702:	2b3c      	cmp	r3, #60	@ 0x3c
 800e704:	d801      	bhi.n	800e70a <tx_control+0x942>
 800e706:	f001 f87e 	bl	800f806 <tx_control+0x1a3e>
				goto tx_modParam_error; //jrugt	tx_modParam_error;		/ si el numero de bytes es mayor a 60 manda error y no ejecutes comando
 800e70a:	f001 f930 	bl	800f96e <tx_control+0x1ba6>
				goto ask_tx_control_10;//	jrne ask_tx_control_10
 800e70e:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x56){//cp A,#$56
 800e710:	4ba6      	ldr	r3, [pc, #664]	@ (800e9ac <tx_control+0xbe4>)
 800e712:	781b      	ldrb	r3, [r3, #0]
 800e714:	2b56      	cmp	r3, #86	@ 0x56
 800e716:	d132      	bne.n	800e77e <tx_control+0x9b6>
			timeOutRst = 240;//mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e718:	4ba5      	ldr	r3, [pc, #660]	@ (800e9b0 <tx_control+0xbe8>)
 800e71a:	22f0      	movs	r2, #240	@ 0xf0
 800e71c:	701a      	strb	r2, [r3, #0]
			goto tx_write_status;//jp	tx_write_status
 800e71e:	46c0      	nop			@ (mov r8, r8)
			goto end_tx_control;		//jp		end_tx_control
//----------------------------------------------------------
tx_write_status:
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 800e720:	4bb6      	ldr	r3, [pc, #728]	@ (800e9fc <tx_control+0xc34>)
 800e722:	2200      	movs	r2, #0
 800e724:	601a      	str	r2, [r3, #0]

			//ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			wreg = 0;	// clr		wreg
 800e726:	4bb6      	ldr	r3, [pc, #728]	@ (800ea00 <tx_control+0xc38>)
 800e728:	2200      	movs	r2, #0
 800e72a:	701a      	strb	r2, [r3, #0]
			waux = 6;	// mov 	waux,#6;							/ tamao del bloque a calcular el chksum
 800e72c:	4bb5      	ldr	r3, [pc, #724]	@ (800ea04 <tx_control+0xc3c>)
 800e72e:	2206      	movs	r2, #6
 800e730:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&RxBuffer_Ble[0],6);		// call	buildChksumBloq
 800e732:	4bb0      	ldr	r3, [pc, #704]	@ (800e9f4 <tx_control+0xc2c>)
 800e734:	2106      	movs	r1, #6
 800e736:	0018      	movs	r0, r3
 800e738:	f7f8 fc7c 	bl	8007034 <buildChksumBloq>
			chksum_to_compare = 0;
 800e73c:	2300      	movs	r3, #0
 800e73e:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[6])  <<24;
 800e740:	4bac      	ldr	r3, [pc, #688]	@ (800e9f4 <tx_control+0xc2c>)
 800e742:	799b      	ldrb	r3, [r3, #6]
 800e744:	061b      	lsls	r3, r3, #24
 800e746:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[7]) <<16;
 800e748:	4baa      	ldr	r3, [pc, #680]	@ (800e9f4 <tx_control+0xc2c>)
 800e74a:	79db      	ldrb	r3, [r3, #7]
 800e74c:	041b      	lsls	r3, r3, #16
 800e74e:	68ba      	ldr	r2, [r7, #8]
 800e750:	18d3      	adds	r3, r2, r3
 800e752:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[8]) <<8;
 800e754:	4ba7      	ldr	r3, [pc, #668]	@ (800e9f4 <tx_control+0xc2c>)
 800e756:	7a1b      	ldrb	r3, [r3, #8]
 800e758:	021b      	lsls	r3, r3, #8
 800e75a:	68ba      	ldr	r2, [r7, #8]
 800e75c:	18d3      	adds	r3, r2, r3
 800e75e:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[9]);
 800e760:	4ba4      	ldr	r3, [pc, #656]	@ (800e9f4 <tx_control+0xc2c>)
 800e762:	7a5b      	ldrb	r3, [r3, #9]
 800e764:	001a      	movs	r2, r3
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	189b      	adds	r3, r3, r2
 800e76a:	60bb      	str	r3, [r7, #8]

			if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800e76c:	4ba3      	ldr	r3, [pc, #652]	@ (800e9fc <tx_control+0xc34>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	68ba      	ldr	r2, [r7, #8]
 800e772:	429a      	cmp	r2, r3
 800e774:	d101      	bne.n	800e77a <tx_control+0x9b2>
 800e776:	f001 f916 	bl	800f9a6 <tx_control+0x1bde>
				goto tx_write_status_error;
 800e77a:	f001 fa05 	bl	800fb88 <tx_control+0x1dc0>
				goto ask_tx_control_11;//jrne	ask_tx_control_11
 800e77e:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x57){//	cp	A,#$57
 800e780:	4b8a      	ldr	r3, [pc, #552]	@ (800e9ac <tx_control+0xbe4>)
 800e782:	781b      	ldrb	r3, [r3, #0]
 800e784:	2b57      	cmp	r3, #87	@ 0x57
 800e786:	d10b      	bne.n	800e7a0 <tx_control+0x9d8>
			timeOutRst = 240;//	mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e788:	4b89      	ldr	r3, [pc, #548]	@ (800e9b0 <tx_control+0xbe8>)
 800e78a:	22f0      	movs	r2, #240	@ 0xf0
 800e78c:	701a      	strb	r2, [r3, #0]
			goto tx_read_status;//jp	tx_read_status
 800e78e:	46c0      	nop			@ (mov r8, r8)
// ----------------------------------------------------------//----------------------------------------------------------

tx_read_status:
		// carga informacin a enviar.
		// mov		estado1,eeEstado1
		uint8_t estado1_Aux = reeEstado1;
 800e790:	1dfb      	adds	r3, r7, #7
 800e792:	4a9d      	ldr	r2, [pc, #628]	@ (800ea08 <tx_control+0xc40>)
 800e794:	7812      	ldrb	r2, [r2, #0]
 800e796:	701a      	strb	r2, [r3, #0]
		for(int k=0;k<8;k++)
 800e798:	2300      	movs	r3, #0
 800e79a:	623b      	str	r3, [r7, #32]
 800e79c:	f001 fa22 	bl	800fbe4 <tx_control+0x1e1c>
				goto ask_tx_control_12;//	jrne ask_tx_control_12
 800e7a0:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x58){//	cp	A,#$58
 800e7a2:	4b82      	ldr	r3, [pc, #520]	@ (800e9ac <tx_control+0xbe4>)
 800e7a4:	781b      	ldrb	r3, [r3, #0]
 800e7a6:	2b58      	cmp	r3, #88	@ 0x58
 800e7a8:	d132      	bne.n	800e810 <tx_control+0xa48>
			timeOutRst = 240;//	mov	timeOutRst,#240;	// carga time out de resetcon 240 segundos
 800e7aa:	4b81      	ldr	r3, [pc, #516]	@ (800e9b0 <tx_control+0xbe8>)
 800e7ac:	22f0      	movs	r2, #240	@ 0xf0
 800e7ae:	701a      	strb	r2, [r3, #0]
			goto tx_timeUNIX;//	jp	tx_timeUNIX
 800e7b0:	46c0      	nop			@ (mov r8, r8)

//----------------------------------------------------------
tx_timeUNIX:
		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0; // ldw		chksum_LW,X;					/ limpia registros de checksum
 800e7b2:	4b92      	ldr	r3, [pc, #584]	@ (800e9fc <tx_control+0xc34>)
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	601a      	str	r2, [r3, #0]

		// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
		wreg = 0;// clr		wreg
 800e7b8:	4b91      	ldr	r3, [pc, #580]	@ (800ea00 <tx_control+0xc38>)
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	701a      	strb	r2, [r3, #0]
		waux = 6;// mov 	waux,#6;							/ tamao del bloque a calcular el chksum
 800e7be:	4b91      	ldr	r3, [pc, #580]	@ (800ea04 <tx_control+0xc3c>)
 800e7c0:	2206      	movs	r2, #6
 800e7c2:	701a      	strb	r2, [r3, #0]

		buildChksumBloq(&RxBuffer_Ble[0],6);		// call	buildChksumBloq
 800e7c4:	4b8b      	ldr	r3, [pc, #556]	@ (800e9f4 <tx_control+0xc2c>)
 800e7c6:	2106      	movs	r1, #6
 800e7c8:	0018      	movs	r0, r3
 800e7ca:	f7f8 fc33 	bl	8007034 <buildChksumBloq>
		chksum_to_compare = 0;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	60bb      	str	r3, [r7, #8]
		chksum_to_compare = ((uint32_t)RxBuffer_Ble[6])  <<24;
 800e7d2:	4b88      	ldr	r3, [pc, #544]	@ (800e9f4 <tx_control+0xc2c>)
 800e7d4:	799b      	ldrb	r3, [r3, #6]
 800e7d6:	061b      	lsls	r3, r3, #24
 800e7d8:	60bb      	str	r3, [r7, #8]
		chksum_to_compare += ((uint32_t)RxBuffer_Ble[7]) <<16;
 800e7da:	4b86      	ldr	r3, [pc, #536]	@ (800e9f4 <tx_control+0xc2c>)
 800e7dc:	79db      	ldrb	r3, [r3, #7]
 800e7de:	041b      	lsls	r3, r3, #16
 800e7e0:	68ba      	ldr	r2, [r7, #8]
 800e7e2:	18d3      	adds	r3, r2, r3
 800e7e4:	60bb      	str	r3, [r7, #8]
		chksum_to_compare += ((uint32_t)RxBuffer_Ble[8]) <<8;
 800e7e6:	4b83      	ldr	r3, [pc, #524]	@ (800e9f4 <tx_control+0xc2c>)
 800e7e8:	7a1b      	ldrb	r3, [r3, #8]
 800e7ea:	021b      	lsls	r3, r3, #8
 800e7ec:	68ba      	ldr	r2, [r7, #8]
 800e7ee:	18d3      	adds	r3, r2, r3
 800e7f0:	60bb      	str	r3, [r7, #8]
		chksum_to_compare += ((uint32_t)RxBuffer_Ble[9]);
 800e7f2:	4b80      	ldr	r3, [pc, #512]	@ (800e9f4 <tx_control+0xc2c>)
 800e7f4:	7a5b      	ldrb	r3, [r3, #9]
 800e7f6:	001a      	movs	r2, r3
 800e7f8:	68bb      	ldr	r3, [r7, #8]
 800e7fa:	189b      	adds	r3, r3, r2
 800e7fc:	60bb      	str	r3, [r7, #8]

		if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800e7fe:	4b7f      	ldr	r3, [pc, #508]	@ (800e9fc <tx_control+0xc34>)
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	68ba      	ldr	r2, [r7, #8]
 800e804:	429a      	cmp	r2, r3
 800e806:	d101      	bne.n	800e80c <tx_control+0xa44>
 800e808:	f001 fb2c 	bl	800fe64 <tx_control+0x209c>
			goto tx_write_status_error;
 800e80c:	f001 f9bc 	bl	800fb88 <tx_control+0x1dc0>
				goto ask_tx_control_13;//	jrne ask_tx_control_13
 800e810:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x59){//	cp		A,#$59
 800e812:	4b66      	ldr	r3, [pc, #408]	@ (800e9ac <tx_control+0xbe4>)
 800e814:	781b      	ldrb	r3, [r3, #0]
 800e816:	2b59      	cmp	r3, #89	@ 0x59
 800e818:	d132      	bne.n	800e880 <tx_control+0xab8>
			timeOutRst = 240;//	mov		timeOutRst,#240; // carga time out de resetcon 240 segundos
 800e81a:	4b65      	ldr	r3, [pc, #404]	@ (800e9b0 <tx_control+0xbe8>)
 800e81c:	22f0      	movs	r2, #240	@ 0xf0
 800e81e:	701a      	strb	r2, [r3, #0]
			goto tx_write_GEO;//jp tx_write_GEO
 800e820:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_write_GEO:
// checa el chksum
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;		// ldw		chksum_LW,X;					/ limpia registros de checksum
 800e822:	4b76      	ldr	r3, [pc, #472]	@ (800e9fc <tx_control+0xc34>)
 800e824:	2200      	movs	r2, #0
 800e826:	601a      	str	r2, [r3, #0]

			// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			wreg = 0;					// clr		wreg
 800e828:	4b75      	ldr	r3, [pc, #468]	@ (800ea00 <tx_control+0xc38>)
 800e82a:	2200      	movs	r2, #0
 800e82c:	701a      	strb	r2, [r3, #0]
			waux = 10;					// mov 	waux,#10;							/ tamao del bloque a calcular el chksum
 800e82e:	4b75      	ldr	r3, [pc, #468]	@ (800ea04 <tx_control+0xc3c>)
 800e830:	220a      	movs	r2, #10
 800e832:	701a      	strb	r2, [r3, #0]
			// ldw		X,tempo2;
			// cpw		X,chksum_LW;					/ compara la parte baja del checksum
			// ldw		X,resulh;
			// cpw		X,chksum_HW;					/ compara la parte baja del checksum

			buildChksumBloq(&RxBuffer_Ble[0],10);		// call	buildChksumBloq
 800e834:	4b6f      	ldr	r3, [pc, #444]	@ (800e9f4 <tx_control+0xc2c>)
 800e836:	210a      	movs	r1, #10
 800e838:	0018      	movs	r0, r3
 800e83a:	f7f8 fbfb 	bl	8007034 <buildChksumBloq>
			chksum_to_compare = 0;
 800e83e:	2300      	movs	r3, #0
 800e840:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[10])  <<24;
 800e842:	4b6c      	ldr	r3, [pc, #432]	@ (800e9f4 <tx_control+0xc2c>)
 800e844:	7a9b      	ldrb	r3, [r3, #10]
 800e846:	061b      	lsls	r3, r3, #24
 800e848:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[11]) <<16;
 800e84a:	4b6a      	ldr	r3, [pc, #424]	@ (800e9f4 <tx_control+0xc2c>)
 800e84c:	7adb      	ldrb	r3, [r3, #11]
 800e84e:	041b      	lsls	r3, r3, #16
 800e850:	68ba      	ldr	r2, [r7, #8]
 800e852:	18d3      	adds	r3, r2, r3
 800e854:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[12]) <<8;
 800e856:	4b67      	ldr	r3, [pc, #412]	@ (800e9f4 <tx_control+0xc2c>)
 800e858:	7b1b      	ldrb	r3, [r3, #12]
 800e85a:	021b      	lsls	r3, r3, #8
 800e85c:	68ba      	ldr	r2, [r7, #8]
 800e85e:	18d3      	adds	r3, r2, r3
 800e860:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[13]);
 800e862:	4b64      	ldr	r3, [pc, #400]	@ (800e9f4 <tx_control+0xc2c>)
 800e864:	7b5b      	ldrb	r3, [r3, #13]
 800e866:	001a      	movs	r2, r3
 800e868:	68bb      	ldr	r3, [r7, #8]
 800e86a:	189b      	adds	r3, r3, r2
 800e86c:	60bb      	str	r3, [r7, #8]

			if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800e86e:	4b63      	ldr	r3, [pc, #396]	@ (800e9fc <tx_control+0xc34>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	68ba      	ldr	r2, [r7, #8]
 800e874:	429a      	cmp	r2, r3
 800e876:	d101      	bne.n	800e87c <tx_control+0xab4>
 800e878:	f001 fb11 	bl	800fe9e <tx_control+0x20d6>
				goto tx_write_GEO_error;
 800e87c:	f001 fb76 	bl	800ff6c <tx_control+0x21a4>
				goto ask_tx_control_14;//	jrne	ask_tx_control_14
 800e880:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5A){//cp	A,#$5A
 800e882:	4b4a      	ldr	r3, [pc, #296]	@ (800e9ac <tx_control+0xbe4>)
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	2b5a      	cmp	r3, #90	@ 0x5a
 800e888:	d000      	beq.n	800e88c <tx_control+0xac4>
 800e88a:	e0e3      	b.n	800ea54 <tx_control+0xc8c>
			timeOutRst = 240;//mov		timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e88c:	4b48      	ldr	r3, [pc, #288]	@ (800e9b0 <tx_control+0xbe8>)
 800e88e:	22f0      	movs	r2, #240	@ 0xf0
 800e890:	701a      	strb	r2, [r3, #0]
			goto tx_read_GEO;//jp tx_read_GEO
 800e892:	46c0      	nop			@ (mov r8, r8)

fin_tx_write_GEO:
			goto end_tx_control;		//jp		end_tx_control
//----------------------------------------------------------
tx_read_GEO:
			blockSizeTX = 8; // mov		blockSizeTX,#8;				/ tamao del bloque
 800e894:	4b5d      	ldr	r3, [pc, #372]	@ (800ea0c <tx_control+0xc44>)
 800e896:	2208      	movs	r2, #8
 800e898:	701a      	strb	r2, [r3, #0]

			// Carga datos de Header
			Bloque_Header[softVersion1] = Plantilla[version1]; // mov		softVersion1,version1
 800e89a:	4b5d      	ldr	r3, [pc, #372]	@ (800ea10 <tx_control+0xc48>)
 800e89c:	227b      	movs	r2, #123	@ 0x7b
 800e89e:	5c9a      	ldrb	r2, [r3, r2]
 800e8a0:	4b5c      	ldr	r3, [pc, #368]	@ (800ea14 <tx_control+0xc4c>)
 800e8a2:	701a      	strb	r2, [r3, #0]
			Bloque_Header[softVersion2] = Plantilla[version2]; // mov		softVersion2,version2;	/ Carga versin del firmware
 800e8a4:	4b5a      	ldr	r3, [pc, #360]	@ (800ea10 <tx_control+0xc48>)
 800e8a6:	227c      	movs	r2, #124	@ 0x7c
 800e8a8:	5c9a      	ldrb	r2, [r3, r2]
 800e8aa:	4b5a      	ldr	r3, [pc, #360]	@ (800ea14 <tx_control+0xc4c>)
 800e8ac:	705a      	strb	r2, [r3, #1]

			//ldw		X,#0
			//ldw		bufferSize_HW,X
			Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800e8ae:	4b59      	ldr	r3, [pc, #356]	@ (800ea14 <tx_control+0xc4c>)
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	709a      	strb	r2, [r3, #2]
			Bloque_Header [bufferSize_3] = lowByte(0);
 800e8b4:	4b57      	ldr	r3, [pc, #348]	@ (800ea14 <tx_control+0xc4c>)
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	70da      	strb	r2, [r3, #3]

			//ldw	X,#1
			Bloque_Header [bufferSize_2] = highByte(1); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800e8ba:	4b56      	ldr	r3, [pc, #344]	@ (800ea14 <tx_control+0xc4c>)
 800e8bc:	2200      	movs	r2, #0
 800e8be:	711a      	strb	r2, [r3, #4]
			Bloque_Header [bufferSize_1] = lowByte(1);
 800e8c0:	4b54      	ldr	r3, [pc, #336]	@ (800ea14 <tx_control+0xc4c>)
 800e8c2:	2201      	movs	r2, #1
 800e8c4:	715a      	strb	r2, [r3, #5]

			Bloque_Header[dataType] = 6;// mov		dataType,#06
 800e8c6:	4b53      	ldr	r3, [pc, #332]	@ (800ea14 <tx_control+0xc4c>)
 800e8c8:	2206      	movs	r2, #6
 800e8ca:	719a      	strb	r2, [r3, #6]
			Bloque_Header[dataSize] = blockSizeTX;				// mov		dataSize,blockSizeTX
 800e8cc:	4b4f      	ldr	r3, [pc, #316]	@ (800ea0c <tx_control+0xc44>)
 800e8ce:	781a      	ldrb	r2, [r3, #0]
 800e8d0:	4b50      	ldr	r3, [pc, #320]	@ (800ea14 <tx_control+0xc4c>)
 800e8d2:	71da      	strb	r2, [r3, #7]
			// ;Indica direcciones iniciales de datos a copiar y cantidad de datos (X origen, Y destino, wreg tamao)
			// ;copia los datos al buffer de tx

			// ldw		X,#softVersion1
			// ldw		Y,#bufferTxControl
			wreg = 8;// mov		wreg,#8
 800e8d4:	4b4a      	ldr	r3, [pc, #296]	@ (800ea00 <tx_control+0xc38>)
 800e8d6:	2208      	movs	r2, #8
 800e8d8:	701a      	strb	r2, [r3, #0]
			copyVector(&Bloque_Header[softVersion1],&bufferTxControl);// call	copyVector
 800e8da:	4a4f      	ldr	r2, [pc, #316]	@ (800ea18 <tx_control+0xc50>)
 800e8dc:	4b4d      	ldr	r3, [pc, #308]	@ (800ea14 <tx_control+0xc4c>)
 800e8de:	0011      	movs	r1, r2
 800e8e0:	0018      	movs	r0, r3
 800e8e2:	f7f8 fbfd 	bl	80070e0 <copyVector>
//			bufferTxControl[12]	= eeLong1;
//			bufferTxControl[13]	= eeLong2;
//			bufferTxControl[14] = eeLong3;
//			bufferTxControl[15] = eeLong4;

			bufferTxControl[8] = reeLat1;
 800e8e6:	4b4d      	ldr	r3, [pc, #308]	@ (800ea1c <tx_control+0xc54>)
 800e8e8:	781a      	ldrb	r2, [r3, #0]
 800e8ea:	4b4b      	ldr	r3, [pc, #300]	@ (800ea18 <tx_control+0xc50>)
 800e8ec:	721a      	strb	r2, [r3, #8]
			bufferTxControl[9] = reeLat2;
 800e8ee:	4b4c      	ldr	r3, [pc, #304]	@ (800ea20 <tx_control+0xc58>)
 800e8f0:	781a      	ldrb	r2, [r3, #0]
 800e8f2:	4b49      	ldr	r3, [pc, #292]	@ (800ea18 <tx_control+0xc50>)
 800e8f4:	725a      	strb	r2, [r3, #9]
			bufferTxControl[10] = reeLat3;
 800e8f6:	4b4b      	ldr	r3, [pc, #300]	@ (800ea24 <tx_control+0xc5c>)
 800e8f8:	781a      	ldrb	r2, [r3, #0]
 800e8fa:	4b47      	ldr	r3, [pc, #284]	@ (800ea18 <tx_control+0xc50>)
 800e8fc:	729a      	strb	r2, [r3, #10]
			bufferTxControl[11] = reeLat4;
 800e8fe:	4b4a      	ldr	r3, [pc, #296]	@ (800ea28 <tx_control+0xc60>)
 800e900:	781a      	ldrb	r2, [r3, #0]
 800e902:	4b45      	ldr	r3, [pc, #276]	@ (800ea18 <tx_control+0xc50>)
 800e904:	72da      	strb	r2, [r3, #11]
			bufferTxControl[12]	= reeLong1;
 800e906:	4b49      	ldr	r3, [pc, #292]	@ (800ea2c <tx_control+0xc64>)
 800e908:	781a      	ldrb	r2, [r3, #0]
 800e90a:	4b43      	ldr	r3, [pc, #268]	@ (800ea18 <tx_control+0xc50>)
 800e90c:	731a      	strb	r2, [r3, #12]
			bufferTxControl[13]	= reeLong2;
 800e90e:	4b48      	ldr	r3, [pc, #288]	@ (800ea30 <tx_control+0xc68>)
 800e910:	781a      	ldrb	r2, [r3, #0]
 800e912:	4b41      	ldr	r3, [pc, #260]	@ (800ea18 <tx_control+0xc50>)
 800e914:	735a      	strb	r2, [r3, #13]
			bufferTxControl[14] = reeLong3;
 800e916:	4b47      	ldr	r3, [pc, #284]	@ (800ea34 <tx_control+0xc6c>)
 800e918:	781a      	ldrb	r2, [r3, #0]
 800e91a:	4b3f      	ldr	r3, [pc, #252]	@ (800ea18 <tx_control+0xc50>)
 800e91c:	739a      	strb	r2, [r3, #14]
			bufferTxControl[15] = reeLong4;
 800e91e:	4b46      	ldr	r3, [pc, #280]	@ (800ea38 <tx_control+0xc70>)
 800e920:	781a      	ldrb	r2, [r3, #0]
 800e922:	4b3d      	ldr	r3, [pc, #244]	@ (800ea18 <tx_control+0xc50>)
 800e924:	73da      	strb	r2, [r3, #15]

			// Aade chksum al buffer a transmiir
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 800e926:	4b35      	ldr	r3, [pc, #212]	@ (800e9fc <tx_control+0xc34>)
 800e928:	2200      	movs	r2, #0
 800e92a:	601a      	str	r2, [r3, #0]

			// ldw		X,#bufferTxControl;			/ carga direccin del buffer a calcular chksum
			wreg = 0;		// clr		wreg
 800e92c:	4b34      	ldr	r3, [pc, #208]	@ (800ea00 <tx_control+0xc38>)
 800e92e:	2200      	movs	r2, #0
 800e930:	701a      	strb	r2, [r3, #0]
			waux = 16;		// mov 	waux,#16;							/ tamao del bloque a calcular el chksum
 800e932:	4b34      	ldr	r3, [pc, #208]	@ (800ea04 <tx_control+0xc3c>)
 800e934:	2210      	movs	r2, #16
 800e936:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&bufferTxControl[0],waux);// call	buildChksumBloq
 800e938:	4b32      	ldr	r3, [pc, #200]	@ (800ea04 <tx_control+0xc3c>)
 800e93a:	781b      	ldrb	r3, [r3, #0]
 800e93c:	001a      	movs	r2, r3
 800e93e:	4b36      	ldr	r3, [pc, #216]	@ (800ea18 <tx_control+0xc50>)
 800e940:	0011      	movs	r1, r2
 800e942:	0018      	movs	r0, r3
 800e944:	f7f8 fb76 	bl	8007034 <buildChksumBloq>

			// ldw		X,chksum_HW
			// ldw		bufferTxControl+16,X
			// ldw		X,chksum_LW
			// ldw		bufferTxControl+18,X
			bufferTxControl[16] = ((chksum_32_HW_LW & 0xFF000000)>>24);
 800e948:	4b2c      	ldr	r3, [pc, #176]	@ (800e9fc <tx_control+0xc34>)
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	0e1b      	lsrs	r3, r3, #24
 800e94e:	b2da      	uxtb	r2, r3
 800e950:	4b31      	ldr	r3, [pc, #196]	@ (800ea18 <tx_control+0xc50>)
 800e952:	741a      	strb	r2, [r3, #16]
			bufferTxControl[17] = ((chksum_32_HW_LW & 0x00FF0000)>>16);
 800e954:	4b29      	ldr	r3, [pc, #164]	@ (800e9fc <tx_control+0xc34>)
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	0c1b      	lsrs	r3, r3, #16
 800e95a:	b2da      	uxtb	r2, r3
 800e95c:	4b2e      	ldr	r3, [pc, #184]	@ (800ea18 <tx_control+0xc50>)
 800e95e:	745a      	strb	r2, [r3, #17]
			bufferTxControl[18] = ((chksum_32_HW_LW & 0x0000FF00)>>8);
 800e960:	4b26      	ldr	r3, [pc, #152]	@ (800e9fc <tx_control+0xc34>)
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	0a1b      	lsrs	r3, r3, #8
 800e966:	b2da      	uxtb	r2, r3
 800e968:	4b2b      	ldr	r3, [pc, #172]	@ (800ea18 <tx_control+0xc50>)
 800e96a:	749a      	strb	r2, [r3, #18]
			bufferTxControl[19] = (chksum_32_HW_LW & 0x000000FF);
 800e96c:	4b23      	ldr	r3, [pc, #140]	@ (800e9fc <tx_control+0xc34>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	b2da      	uxtb	r2, r3
 800e972:	4b29      	ldr	r3, [pc, #164]	@ (800ea18 <tx_control+0xc50>)
 800e974:	74da      	strb	r2, [r3, #19]

			// ldw		X,#bufferTxControl
			pointTx = &bufferTxControl[0]; 			// ldw		pointTx,X
 800e976:	4b31      	ldr	r3, [pc, #196]	@ (800ea3c <tx_control+0xc74>)
 800e978:	4a27      	ldr	r2, [pc, #156]	@ (800ea18 <tx_control+0xc50>)
 800e97a:	601a      	str	r2, [r3, #0]
			pointInitTx = &bufferTxControl[0];		// ldw		pointInitTx,X
 800e97c:	4b30      	ldr	r3, [pc, #192]	@ (800ea40 <tx_control+0xc78>)
 800e97e:	4a26      	ldr	r2, [pc, #152]	@ (800ea18 <tx_control+0xc50>)
 800e980:	601a      	str	r2, [r3, #0]
			// ldw		X,#(bufferTxControl+20)
			pointEndTx = &bufferTxControl[20];// ldw		pointEndTx,X
 800e982:	4b30      	ldr	r3, [pc, #192]	@ (800ea44 <tx_control+0xc7c>)
 800e984:	4a30      	ldr	r2, [pc, #192]	@ (800ea48 <tx_control+0xc80>)
 800e986:	601a      	str	r2, [r3, #0]
			blockSizeTX = 20;// mov		blockSizeTX,#20
 800e988:	4b20      	ldr	r3, [pc, #128]	@ (800ea0c <tx_control+0xc44>)
 800e98a:	2214      	movs	r2, #20
 800e98c:	701a      	strb	r2, [r3, #0]

			flagsTX[2] = 0;		// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800e98e:	4b2f      	ldr	r3, [pc, #188]	@ (800ea4c <tx_control+0xc84>)
 800e990:	2200      	movs	r2, #0
 800e992:	709a      	strb	r2, [r3, #2]
			flagsTX[3] = 1;		// bset	flagsTX,#3;						/ evita enviar chksum
 800e994:	4b2d      	ldr	r3, [pc, #180]	@ (800ea4c <tx_control+0xc84>)
 800e996:	2201      	movs	r2, #1
 800e998:	70da      	strb	r2, [r3, #3]

			keyTx = 0X55;		// mov		keyTx,#$55;						/ listo para mandar transmisin
 800e99a:	4b2d      	ldr	r3, [pc, #180]	@ (800ea50 <tx_control+0xc88>)
 800e99c:	2255      	movs	r2, #85	@ 0x55
 800e99e:	701a      	strb	r2, [r3, #0]
			codeTX = 0;			// clr		codeTX;
 800e9a0:	4b02      	ldr	r3, [pc, #8]	@ (800e9ac <tx_control+0xbe4>)
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	701a      	strb	r2, [r3, #0]

fin_tx_read_GEO:
			goto end_tx_control;		//jp		end_tx_control
 800e9a6:	f001 fb9e 	bl	80100e6 <tx_control+0x231e>
 800e9aa:	46c0      	nop			@ (mov r8, r8)
 800e9ac:	20001ed8 	.word	0x20001ed8
 800e9b0:	20001f99 	.word	0x20001f99
 800e9b4:	20001f86 	.word	0x20001f86
 800e9b8:	20000e38 	.word	0x20000e38
 800e9bc:	20000e40 	.word	0x20000e40
 800e9c0:	20000d38 	.word	0x20000d38
 800e9c4:	08037000 	.word	0x08037000
 800e9c8:	20000e3c 	.word	0x20000e3c
 800e9cc:	20001e68 	.word	0x20001e68
 800e9d0:	20000e58 	.word	0x20000e58
 800e9d4:	20000e59 	.word	0x20000e59
 800e9d8:	20000e5a 	.word	0x20000e5a
 800e9dc:	20000e5b 	.word	0x20000e5b
 800e9e0:	20000e50 	.word	0x20000e50
 800e9e4:	20000e4c 	.word	0x20000e4c
 800e9e8:	0803c000 	.word	0x0803c000
 800e9ec:	20000e46 	.word	0x20000e46
 800e9f0:	20000db8 	.word	0x20000db8
 800e9f4:	20000988 	.word	0x20000988
 800e9f8:	20000e4a 	.word	0x20000e4a
 800e9fc:	20001ee8 	.word	0x20001ee8
 800ea00:	20000b70 	.word	0x20000b70
 800ea04:	20000b6f 	.word	0x20000b6f
 800ea08:	200001ba 	.word	0x200001ba
 800ea0c:	20001ee4 	.word	0x20001ee4
 800ea10:	200000b8 	.word	0x200000b8
 800ea14:	20001e8c 	.word	0x20001e8c
 800ea18:	20002058 	.word	0x20002058
 800ea1c:	200001bb 	.word	0x200001bb
 800ea20:	200001bc 	.word	0x200001bc
 800ea24:	200001bd 	.word	0x200001bd
 800ea28:	200001be 	.word	0x200001be
 800ea2c:	200001bf 	.word	0x200001bf
 800ea30:	200001c0 	.word	0x200001c0
 800ea34:	200001c1 	.word	0x200001c1
 800ea38:	200001c2 	.word	0x200001c2
 800ea3c:	20001ec8 	.word	0x20001ec8
 800ea40:	20001ec0 	.word	0x20001ec0
 800ea44:	20001ec4 	.word	0x20001ec4
 800ea48:	2000206c 	.word	0x2000206c
 800ea4c:	20001ed0 	.word	0x20001ed0
 800ea50:	20001ecd 	.word	0x20001ecd
				goto ask_tx_control_15;//jrne	ask_tx_control_15
 800ea54:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5B){//	cp	A,#$5B
 800ea56:	4bdf      	ldr	r3, [pc, #892]	@ (800edd4 <tx_control+0x100c>)
 800ea58:	781b      	ldrb	r3, [r3, #0]
 800ea5a:	2b5b      	cmp	r3, #91	@ 0x5b
 800ea5c:	d000      	beq.n	800ea60 <tx_control+0xc98>
 800ea5e:	e089      	b.n	800eb74 <tx_control+0xdac>
			timeOutRst = 240;//	mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ea60:	4bdd      	ldr	r3, [pc, #884]	@ (800edd8 <tx_control+0x1010>)
 800ea62:	22f0      	movs	r2, #240	@ 0xf0
 800ea64:	701a      	strb	r2, [r3, #0]
			goto tx_read_timeUNIX;//	jp	tx_read_timeUNIX
 800ea66:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_read_timeUNIX:
			blockSizeTX = 4 ; // mov		blockSizeTX,#4;				/ tamao del bloque
 800ea68:	4bdc      	ldr	r3, [pc, #880]	@ (800eddc <tx_control+0x1014>)
 800ea6a:	2204      	movs	r2, #4
 800ea6c:	701a      	strb	r2, [r3, #0]

			// Carga datos de Header
			Bloque_Header[softVersion1] = Plantilla[version1]; 	// mov		softVersion1,version1
 800ea6e:	4bdc      	ldr	r3, [pc, #880]	@ (800ede0 <tx_control+0x1018>)
 800ea70:	227b      	movs	r2, #123	@ 0x7b
 800ea72:	5c9a      	ldrb	r2, [r3, r2]
 800ea74:	4bdb      	ldr	r3, [pc, #876]	@ (800ede4 <tx_control+0x101c>)
 800ea76:	701a      	strb	r2, [r3, #0]
			Bloque_Header[softVersion2] = Plantilla[version2];	// mov		softVersion2,version2;	/ Carga versin del firmware
 800ea78:	4bd9      	ldr	r3, [pc, #868]	@ (800ede0 <tx_control+0x1018>)
 800ea7a:	227c      	movs	r2, #124	@ 0x7c
 800ea7c:	5c9a      	ldrb	r2, [r3, r2]
 800ea7e:	4bd9      	ldr	r3, [pc, #868]	@ (800ede4 <tx_control+0x101c>)
 800ea80:	705a      	strb	r2, [r3, #1]

			//ldw		X,#0
			//ldw		bufferSize_HW,X
			Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800ea82:	4bd8      	ldr	r3, [pc, #864]	@ (800ede4 <tx_control+0x101c>)
 800ea84:	2200      	movs	r2, #0
 800ea86:	709a      	strb	r2, [r3, #2]
			Bloque_Header [bufferSize_3] = lowByte(0);
 800ea88:	4bd6      	ldr	r3, [pc, #856]	@ (800ede4 <tx_control+0x101c>)
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	70da      	strb	r2, [r3, #3]

			//ldw	X,#1
			Bloque_Header [bufferSize_2] = highByte(1); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800ea8e:	4bd5      	ldr	r3, [pc, #852]	@ (800ede4 <tx_control+0x101c>)
 800ea90:	2200      	movs	r2, #0
 800ea92:	711a      	strb	r2, [r3, #4]
			Bloque_Header [bufferSize_1] = lowByte(1);
 800ea94:	4bd3      	ldr	r3, [pc, #844]	@ (800ede4 <tx_control+0x101c>)
 800ea96:	2201      	movs	r2, #1
 800ea98:	715a      	strb	r2, [r3, #5]

			Bloque_Header[dataType]  = 7;				// mov		dataType,#07
 800ea9a:	4bd2      	ldr	r3, [pc, #840]	@ (800ede4 <tx_control+0x101c>)
 800ea9c:	2207      	movs	r2, #7
 800ea9e:	719a      	strb	r2, [r3, #6]
			Bloque_Header[dataSize] = blockSizeTX;		// mov		dataSize,blockSizeTX
 800eaa0:	4bce      	ldr	r3, [pc, #824]	@ (800eddc <tx_control+0x1014>)
 800eaa2:	781a      	ldrb	r2, [r3, #0]
 800eaa4:	4bcf      	ldr	r3, [pc, #828]	@ (800ede4 <tx_control+0x101c>)
 800eaa6:	71da      	strb	r2, [r3, #7]
			flagsTX[2] = 1;								// bset	flagsTX,#2;						/ Indica que hay que transmitir Header
 800eaa8:	4bcf      	ldr	r3, [pc, #828]	@ (800ede8 <tx_control+0x1020>)
 800eaaa:	2201      	movs	r2, #1
 800eaac:	709a      	strb	r2, [r3, #2]
			//Indica direcciones iniciales de datos a copiar y cantidad de datos (X origen, Y destino, wreg tamao)
			//copia los datos al buffer de tx

			//ldw		X,#softVersion1
			//ldw		Y,#bufferTxControl
			wreg = 8;// mov		wreg,#8
 800eaae:	4bcf      	ldr	r3, [pc, #828]	@ (800edec <tx_control+0x1024>)
 800eab0:	2208      	movs	r2, #8
 800eab2:	701a      	strb	r2, [r3, #0]
			copyVector(&Bloque_Header[softVersion1],&bufferTxControl[0]);// call	copyVector
 800eab4:	4ace      	ldr	r2, [pc, #824]	@ (800edf0 <tx_control+0x1028>)
 800eab6:	4bcb      	ldr	r3, [pc, #812]	@ (800ede4 <tx_control+0x101c>)
 800eab8:	0011      	movs	r1, r2
 800eaba:	0018      	movs	r0, r3
 800eabc:	f7f8 fb10 	bl	80070e0 <copyVector>

			// Carga informacin de tiempo UNIX en el buffer a tranmitir
			// ldw		X,timeSeconds_HW
			bufferTxControl[8] = (uint8_t) ((timeSeconds_HW )>>8);	// ldw		bufferTxControl+8,X
 800eac0:	4bcc      	ldr	r3, [pc, #816]	@ (800edf4 <tx_control+0x102c>)
 800eac2:	881b      	ldrh	r3, [r3, #0]
 800eac4:	0a1b      	lsrs	r3, r3, #8
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	b2da      	uxtb	r2, r3
 800eaca:	4bc9      	ldr	r3, [pc, #804]	@ (800edf0 <tx_control+0x1028>)
 800eacc:	721a      	strb	r2, [r3, #8]
			bufferTxControl[9] = (uint8_t) (timeSeconds_HW & 0x00FF);
 800eace:	4bc9      	ldr	r3, [pc, #804]	@ (800edf4 <tx_control+0x102c>)
 800ead0:	881b      	ldrh	r3, [r3, #0]
 800ead2:	b2da      	uxtb	r2, r3
 800ead4:	4bc6      	ldr	r3, [pc, #792]	@ (800edf0 <tx_control+0x1028>)
 800ead6:	725a      	strb	r2, [r3, #9]
			// ldw		X,timeSeconds_LW
			bufferTxControl[10] = (uint8_t) ((timeSeconds_LW )>>8);	// ldw		bufferTxControl+10,X
 800ead8:	4bc7      	ldr	r3, [pc, #796]	@ (800edf8 <tx_control+0x1030>)
 800eada:	881b      	ldrh	r3, [r3, #0]
 800eadc:	0a1b      	lsrs	r3, r3, #8
 800eade:	b29b      	uxth	r3, r3
 800eae0:	b2da      	uxtb	r2, r3
 800eae2:	4bc3      	ldr	r3, [pc, #780]	@ (800edf0 <tx_control+0x1028>)
 800eae4:	729a      	strb	r2, [r3, #10]
			bufferTxControl[11] = (uint8_t) (timeSeconds_LW & 0x00FF);
 800eae6:	4bc4      	ldr	r3, [pc, #784]	@ (800edf8 <tx_control+0x1030>)
 800eae8:	881b      	ldrh	r3, [r3, #0]
 800eaea:	b2da      	uxtb	r2, r3
 800eaec:	4bc0      	ldr	r3, [pc, #768]	@ (800edf0 <tx_control+0x1028>)
 800eaee:	72da      	strb	r2, [r3, #11]

			// Aade chksum al buffer a transmiir
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW=0;	// ldw		chksum_LW,X;					/ limpia registros de checksum
 800eaf0:	4bc2      	ldr	r3, [pc, #776]	@ (800edfc <tx_control+0x1034>)
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	601a      	str	r2, [r3, #0]

			// ldw		X,#bufferTxControl;			/ carga direccin del buffer a calcular chksum
			wreg=0;				// clr		wreg
 800eaf6:	4bbd      	ldr	r3, [pc, #756]	@ (800edec <tx_control+0x1024>)
 800eaf8:	2200      	movs	r2, #0
 800eafa:	701a      	strb	r2, [r3, #0]
			waux=12;			// mov 	waux,#12;							/ tamao del bloque a calcular el chksum
 800eafc:	4bc0      	ldr	r3, [pc, #768]	@ (800ee00 <tx_control+0x1038>)
 800eafe:	220c      	movs	r2, #12
 800eb00:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&bufferTxControl[0],waux);	// call	buildChksumBloq
 800eb02:	4bbf      	ldr	r3, [pc, #764]	@ (800ee00 <tx_control+0x1038>)
 800eb04:	781b      	ldrb	r3, [r3, #0]
 800eb06:	001a      	movs	r2, r3
 800eb08:	4bb9      	ldr	r3, [pc, #740]	@ (800edf0 <tx_control+0x1028>)
 800eb0a:	0011      	movs	r1, r2
 800eb0c:	0018      	movs	r0, r3
 800eb0e:	f7f8 fa91 	bl	8007034 <buildChksumBloq>

			// ldw		X,chksum_HW
			// ldw		bufferTxControl+12,X
			// ldw		X,chksum_LW
			// ldw		bufferTxControl+14,X
			bufferTxControl[12] = (uint8_t) ((chksum_32_HW_LW & 0xFF000000)>>24);
 800eb12:	4bba      	ldr	r3, [pc, #744]	@ (800edfc <tx_control+0x1034>)
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	0e1b      	lsrs	r3, r3, #24
 800eb18:	b2da      	uxtb	r2, r3
 800eb1a:	4bb5      	ldr	r3, [pc, #724]	@ (800edf0 <tx_control+0x1028>)
 800eb1c:	731a      	strb	r2, [r3, #12]
			bufferTxControl[13] = (uint8_t) ((chksum_32_HW_LW & 0x00FF0000)>>16);
 800eb1e:	4bb7      	ldr	r3, [pc, #732]	@ (800edfc <tx_control+0x1034>)
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	0c1b      	lsrs	r3, r3, #16
 800eb24:	b2da      	uxtb	r2, r3
 800eb26:	4bb2      	ldr	r3, [pc, #712]	@ (800edf0 <tx_control+0x1028>)
 800eb28:	735a      	strb	r2, [r3, #13]
			bufferTxControl[14] = (uint8_t) ((chksum_32_HW_LW & 0x0000FF00)>>8);
 800eb2a:	4bb4      	ldr	r3, [pc, #720]	@ (800edfc <tx_control+0x1034>)
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	0a1b      	lsrs	r3, r3, #8
 800eb30:	b2da      	uxtb	r2, r3
 800eb32:	4baf      	ldr	r3, [pc, #700]	@ (800edf0 <tx_control+0x1028>)
 800eb34:	739a      	strb	r2, [r3, #14]
			bufferTxControl[15] = (uint8_t) (chksum_32_HW_LW & 0x000000FF);
 800eb36:	4bb1      	ldr	r3, [pc, #708]	@ (800edfc <tx_control+0x1034>)
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	b2da      	uxtb	r2, r3
 800eb3c:	4bac      	ldr	r3, [pc, #688]	@ (800edf0 <tx_control+0x1028>)
 800eb3e:	73da      	strb	r2, [r3, #15]

			// ldw		X,#bufferTxControl
			pointTx = &bufferTxControl[0];			// ldw		pointTx,X
 800eb40:	4bb0      	ldr	r3, [pc, #704]	@ (800ee04 <tx_control+0x103c>)
 800eb42:	4aab      	ldr	r2, [pc, #684]	@ (800edf0 <tx_control+0x1028>)
 800eb44:	601a      	str	r2, [r3, #0]
			pointInitTx = &bufferTxControl[0];		// ldw		pointInitTx,X
 800eb46:	4bb0      	ldr	r3, [pc, #704]	@ (800ee08 <tx_control+0x1040>)
 800eb48:	4aa9      	ldr	r2, [pc, #676]	@ (800edf0 <tx_control+0x1028>)
 800eb4a:	601a      	str	r2, [r3, #0]
			// ldw		X,#(bufferTxControl+16)
			pointEndTx = &bufferTxControl[16];		// ldw		pointEndTx,X
 800eb4c:	4baf      	ldr	r3, [pc, #700]	@ (800ee0c <tx_control+0x1044>)
 800eb4e:	4ab0      	ldr	r2, [pc, #704]	@ (800ee10 <tx_control+0x1048>)
 800eb50:	601a      	str	r2, [r3, #0]
			blockSizeTX = 16; 						// mov		blockSizeTX,#16
 800eb52:	4ba2      	ldr	r3, [pc, #648]	@ (800eddc <tx_control+0x1014>)
 800eb54:	2210      	movs	r2, #16
 800eb56:	701a      	strb	r2, [r3, #0]

			flagsTX[2] = 0; 						// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800eb58:	4ba3      	ldr	r3, [pc, #652]	@ (800ede8 <tx_control+0x1020>)
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	709a      	strb	r2, [r3, #2]
			flagsTX[3] = 1;							// bset	flagsTX,#3;						/ evita enviar chksum
 800eb5e:	4ba2      	ldr	r3, [pc, #648]	@ (800ede8 <tx_control+0x1020>)
 800eb60:	2201      	movs	r2, #1
 800eb62:	70da      	strb	r2, [r3, #3]

			keyTx = 0x55; 							// mov		keyTx,#$55;						/ listo para mandar transmisin
 800eb64:	4bab      	ldr	r3, [pc, #684]	@ (800ee14 <tx_control+0x104c>)
 800eb66:	2255      	movs	r2, #85	@ 0x55
 800eb68:	701a      	strb	r2, [r3, #0]
			codeTX = 0; 							// clr		codeTX;
 800eb6a:	4b9a      	ldr	r3, [pc, #616]	@ (800edd4 <tx_control+0x100c>)
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	701a      	strb	r2, [r3, #0]

fin_tx_read_timeUNIX:
			goto end_tx_control;				//jp		end_tx_control
 800eb70:	f001 fab9 	bl	80100e6 <tx_control+0x231e>
				goto ask_tx_control_16;//	jrne ask_tx_control_16
 800eb74:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5C){//cp A,#$5C
 800eb76:	4b97      	ldr	r3, [pc, #604]	@ (800edd4 <tx_control+0x100c>)
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	2b5c      	cmp	r3, #92	@ 0x5c
 800eb7c:	d132      	bne.n	800ebe4 <tx_control+0xe1c>
			timeOutRst = 240;//mov timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800eb7e:	4b96      	ldr	r3, [pc, #600]	@ (800edd8 <tx_control+0x1010>)
 800eb80:	22f0      	movs	r2, #240	@ 0xf0
 800eb82:	701a      	strb	r2, [r3, #0]
			goto tx_timeBCD;//jp tx_timeBCD
 800eb84:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_timeBCD:
// checa el chksum
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;	// ldw		chksum_LW,X;					/ limpia registros de checksum
 800eb86:	4b9d      	ldr	r3, [pc, #628]	@ (800edfc <tx_control+0x1034>)
 800eb88:	2200      	movs	r2, #0
 800eb8a:	601a      	str	r2, [r3, #0]

			// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			wreg = 0; 				// clr		wreg
 800eb8c:	4b97      	ldr	r3, [pc, #604]	@ (800edec <tx_control+0x1024>)
 800eb8e:	2200      	movs	r2, #0
 800eb90:	701a      	strb	r2, [r3, #0]
			waux = 11;				// mov 	waux,#11;							/ tamao del bloque a calcular el chksum
 800eb92:	4b9b      	ldr	r3, [pc, #620]	@ (800ee00 <tx_control+0x1038>)
 800eb94:	220b      	movs	r2, #11
 800eb96:	701a      	strb	r2, [r3, #0]
			// toma los datos de tiempo
			// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			// addw	X,#2;
			// ldw		X,tempo2;
			// cpw		X,chksum_LW;
			buildChksumBloq(&RxBuffer_Ble[0],11);		// call	buildChksumBloq
 800eb98:	4b9f      	ldr	r3, [pc, #636]	@ (800ee18 <tx_control+0x1050>)
 800eb9a:	210b      	movs	r1, #11
 800eb9c:	0018      	movs	r0, r3
 800eb9e:	f7f8 fa49 	bl	8007034 <buildChksumBloq>
			chksum_to_compare = 0;
 800eba2:	2300      	movs	r3, #0
 800eba4:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[11])  <<24;
 800eba6:	4b9c      	ldr	r3, [pc, #624]	@ (800ee18 <tx_control+0x1050>)
 800eba8:	7adb      	ldrb	r3, [r3, #11]
 800ebaa:	061b      	lsls	r3, r3, #24
 800ebac:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[12]) <<16;
 800ebae:	4b9a      	ldr	r3, [pc, #616]	@ (800ee18 <tx_control+0x1050>)
 800ebb0:	7b1b      	ldrb	r3, [r3, #12]
 800ebb2:	041b      	lsls	r3, r3, #16
 800ebb4:	68ba      	ldr	r2, [r7, #8]
 800ebb6:	18d3      	adds	r3, r2, r3
 800ebb8:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[13]) <<8;
 800ebba:	4b97      	ldr	r3, [pc, #604]	@ (800ee18 <tx_control+0x1050>)
 800ebbc:	7b5b      	ldrb	r3, [r3, #13]
 800ebbe:	021b      	lsls	r3, r3, #8
 800ebc0:	68ba      	ldr	r2, [r7, #8]
 800ebc2:	18d3      	adds	r3, r2, r3
 800ebc4:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[14]);
 800ebc6:	4b94      	ldr	r3, [pc, #592]	@ (800ee18 <tx_control+0x1050>)
 800ebc8:	7b9b      	ldrb	r3, [r3, #14]
 800ebca:	001a      	movs	r2, r3
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	189b      	adds	r3, r3, r2
 800ebd0:	60bb      	str	r3, [r7, #8]

			if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800ebd2:	4b8a      	ldr	r3, [pc, #552]	@ (800edfc <tx_control+0x1034>)
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	68ba      	ldr	r2, [r7, #8]
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	d101      	bne.n	800ebe0 <tx_control+0xe18>
 800ebdc:	f001 f9e2 	bl	800ffa4 <tx_control+0x21dc>
				goto tx_timeBCD_error;
 800ebe0:	f001 fa60 	bl	80100a4 <tx_control+0x22dc>
				goto ask_tx_control_17;//jrne	ask_tx_control_17
 800ebe4:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5F){//cp		A,#$5F
 800ebe6:	4b7b      	ldr	r3, [pc, #492]	@ (800edd4 <tx_control+0x100c>)
 800ebe8:	781b      	ldrb	r3, [r3, #0]
 800ebea:	2b5f      	cmp	r3, #95	@ 0x5f
 800ebec:	d142      	bne.n	800ec74 <tx_control+0xeac>
			timeOutRst = 240;//mov timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ebee:	4b7a      	ldr	r3, [pc, #488]	@ (800edd8 <tx_control+0x1010>)
 800ebf0:	22f0      	movs	r2, #240	@ 0xf0
 800ebf2:	701a      	strb	r2, [r3, #0]
			goto tx_infoReloj;//jp		tx_infoReloj
 800ebf4:	46c0      	nop			@ (mov r8, r8)
			//typeClock = 0;					// mov		typeClock,#0;				Reloj interno
			// ;mov		typeClock,#1;				Reloj con seal de CA
			//if(!flagsTime[f_timeConfigRTC]){// btjf		flagsTime,#f_timeConfigRTC,noCristal;// Ya se configuro RTC ? no, no actualices tiempos
			//	goto noCristal;
			//}
			typeClock = 2;					// mov		typeClock,#2;				Reloj cristal
 800ebf6:	4b89      	ldr	r3, [pc, #548]	@ (800ee1c <tx_control+0x1054>)
 800ebf8:	2202      	movs	r2, #2
 800ebfa:	701a      	strb	r2, [r3, #0]
//noCristal:

			// ldw		X,#typeClock;				/ inicio del bloque
			pointTx = &typeClock ;				// ldw		pointTx,X
 800ebfc:	4b81      	ldr	r3, [pc, #516]	@ (800ee04 <tx_control+0x103c>)
 800ebfe:	4a87      	ldr	r2, [pc, #540]	@ (800ee1c <tx_control+0x1054>)
 800ec00:	601a      	str	r2, [r3, #0]
			pointInitTx = &typeClock;			// ldw		pointInitTx,X
 800ec02:	4b81      	ldr	r3, [pc, #516]	@ (800ee08 <tx_control+0x1040>)
 800ec04:	4a85      	ldr	r2, [pc, #532]	@ (800ee1c <tx_control+0x1054>)
 800ec06:	601a      	str	r2, [r3, #0]
			// ldw		X,#(typeClock + 1);				/ fin del bloque
			pointEndTx = pointInitTx + 1;// ldw		pointEndTx,X
 800ec08:	4b7f      	ldr	r3, [pc, #508]	@ (800ee08 <tx_control+0x1040>)
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	1c5a      	adds	r2, r3, #1
 800ec0e:	4b7f      	ldr	r3, [pc, #508]	@ (800ee0c <tx_control+0x1044>)
 800ec10:	601a      	str	r2, [r3, #0]
			blockSizeTX = 1;// mov		blockSizeTX,#1;				/ tamao del bloque
 800ec12:	4b72      	ldr	r3, [pc, #456]	@ (800eddc <tx_control+0x1014>)
 800ec14:	2201      	movs	r2, #1
 800ec16:	701a      	strb	r2, [r3, #0]

			//; Carga datos de Header
			Bloque_Header [softVersion1] = Plantilla[version1];	 // mov		softVersion1,version1
 800ec18:	4b71      	ldr	r3, [pc, #452]	@ (800ede0 <tx_control+0x1018>)
 800ec1a:	227b      	movs	r2, #123	@ 0x7b
 800ec1c:	5c9a      	ldrb	r2, [r3, r2]
 800ec1e:	4b71      	ldr	r3, [pc, #452]	@ (800ede4 <tx_control+0x101c>)
 800ec20:	701a      	strb	r2, [r3, #0]
			Bloque_Header [softVersion2] = Plantilla[version2];	// mov		softVersion2,version2;	/ Carga versin del firmware
 800ec22:	4b6f      	ldr	r3, [pc, #444]	@ (800ede0 <tx_control+0x1018>)
 800ec24:	227c      	movs	r2, #124	@ 0x7c
 800ec26:	5c9a      	ldrb	r2, [r3, r2]
 800ec28:	4b6e      	ldr	r3, [pc, #440]	@ (800ede4 <tx_control+0x101c>)
 800ec2a:	705a      	strb	r2, [r3, #1]

			//ldw		X,#0
			//ldw		bufferSize_HW,X
			Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800ec2c:	4b6d      	ldr	r3, [pc, #436]	@ (800ede4 <tx_control+0x101c>)
 800ec2e:	2200      	movs	r2, #0
 800ec30:	709a      	strb	r2, [r3, #2]
			Bloque_Header [bufferSize_3] = lowByte(0);
 800ec32:	4b6c      	ldr	r3, [pc, #432]	@ (800ede4 <tx_control+0x101c>)
 800ec34:	2200      	movs	r2, #0
 800ec36:	70da      	strb	r2, [r3, #3]

			//ldw	X,#1
			Bloque_Header [bufferSize_2] = highByte(1); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800ec38:	4b6a      	ldr	r3, [pc, #424]	@ (800ede4 <tx_control+0x101c>)
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	711a      	strb	r2, [r3, #4]
			Bloque_Header [bufferSize_1] = lowByte(1);
 800ec3e:	4b69      	ldr	r3, [pc, #420]	@ (800ede4 <tx_control+0x101c>)
 800ec40:	2201      	movs	r2, #1
 800ec42:	715a      	strb	r2, [r3, #5]

			Bloque_Header[dataType] = 9;				// mov		dataType,#09
 800ec44:	4b67      	ldr	r3, [pc, #412]	@ (800ede4 <tx_control+0x101c>)
 800ec46:	2209      	movs	r2, #9
 800ec48:	719a      	strb	r2, [r3, #6]
			Bloque_Header[dataSize] = blockSizeTX;		// mov		dataSize,blockSizeTX
 800ec4a:	4b64      	ldr	r3, [pc, #400]	@ (800eddc <tx_control+0x1014>)
 800ec4c:	781a      	ldrb	r2, [r3, #0]
 800ec4e:	4b65      	ldr	r3, [pc, #404]	@ (800ede4 <tx_control+0x101c>)
 800ec50:	71da      	strb	r2, [r3, #7]
			flagsTX[2]=1;								// bset	flagsTX,#2;						/ Indica que hay que transmitir Header
 800ec52:	4b65      	ldr	r3, [pc, #404]	@ (800ede8 <tx_control+0x1020>)
 800ec54:	2201      	movs	r2, #1
 800ec56:	709a      	strb	r2, [r3, #2]

			//clrw	X
			//ldw		chksum_HW,X
			chksum_32_HW_LW = 0; 	//ldw		chksum_LW,X;					/ limpia registros de checksum
 800ec58:	4b68      	ldr	r3, [pc, #416]	@ (800edfc <tx_control+0x1034>)
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	601a      	str	r2, [r3, #0]
			flagsTX[3]=0;			// bres	flagsTX,#3;						/ indica que no se ha enviado el checksum
 800ec5e:	4b62      	ldr	r3, [pc, #392]	@ (800ede8 <tx_control+0x1020>)
 800ec60:	2200      	movs	r2, #0
 800ec62:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;			// mov		keyTx,#$55;						/ listo para mandar transmisin
 800ec64:	4b6b      	ldr	r3, [pc, #428]	@ (800ee14 <tx_control+0x104c>)
 800ec66:	2255      	movs	r2, #85	@ 0x55
 800ec68:	701a      	strb	r2, [r3, #0]
			codeTX = 0;				// clr		codeTX;
 800ec6a:	4b5a      	ldr	r3, [pc, #360]	@ (800edd4 <tx_control+0x100c>)
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	701a      	strb	r2, [r3, #0]

fin_tx_infoReloj:
			goto end_tx_control;		//jp		end_tx_control
 800ec70:	f001 fa39 	bl	80100e6 <tx_control+0x231e>
				goto ask_tx_control_18;//jrne	ask_tx_control_17
 800ec74:	46c0      	nop			@ (mov r8, r8)
			if(codeTX!= 0x62)//jrne	ask_tx_control_19
 800ec76:	4b57      	ldr	r3, [pc, #348]	@ (800edd4 <tx_control+0x100c>)
 800ec78:	781b      	ldrb	r3, [r3, #0]
 800ec7a:	2b62      	cmp	r3, #98	@ 0x62
 800ec7c:	d10b      	bne.n	800ec96 <tx_control+0xece>
			timeOutRst = 240; //mov		timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ec7e:	4b56      	ldr	r3, [pc, #344]	@ (800edd8 <tx_control+0x1010>)
 800ec80:	22f0      	movs	r2, #240	@ 0xf0
 800ec82:	701a      	strb	r2, [r3, #0]
			goto tx_wifi_datalogger;//jp		tx_wifi_datalogger
 800ec84:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_wifi_datalogger:

			flagsWIFI[f_timeLoggerSend] = 1;	//bset		flagsWIFI,#f_timeLoggerSend;
 800ec86:	4b66      	ldr	r3, [pc, #408]	@ (800ee20 <tx_control+0x1058>)
 800ec88:	2201      	movs	r2, #1
 800ec8a:	705a      	strb	r2, [r3, #1]
			codeTX = 0;							//clr		codeTX;								/ limpia cdigo de Tx
 800ec8c:	4b51      	ldr	r3, [pc, #324]	@ (800edd4 <tx_control+0x100c>)
 800ec8e:	2200      	movs	r2, #0
 800ec90:	701a      	strb	r2, [r3, #0]

			goto end_tx_control;				//jp		end_tx_control
 800ec92:	f001 fa28 	bl	80100e6 <tx_control+0x231e>
				goto ask_tx_control_19;
 800ec96:	46c0      	nop			@ (mov r8, r8)
			if(codeTX!= 0x63)//jrne	ask_tx_control_20
 800ec98:	4b4e      	ldr	r3, [pc, #312]	@ (800edd4 <tx_control+0x100c>)
 800ec9a:	781b      	ldrb	r3, [r3, #0]
 800ec9c:	2b63      	cmp	r3, #99	@ 0x63
 800ec9e:	d10b      	bne.n	800ecb8 <tx_control+0xef0>
			timeOutRst = 240;		//mov		timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800eca0:	4b4d      	ldr	r3, [pc, #308]	@ (800edd8 <tx_control+0x1010>)
 800eca2:	22f0      	movs	r2, #240	@ 0xf0
 800eca4:	701a      	strb	r2, [r3, #0]
			goto tx_wifi_eventlogger;//jp		tx_wifi_eventlogger
 800eca6:	46c0      	nop			@ (mov r8, r8)

//;----------------------------------------------------------
tx_wifi_eventlogger:
			flagsWIFI[f_eventLoggerSend] = 1;	//bset		flagsWIFI,#f_eventLoggerSend;
 800eca8:	4b5d      	ldr	r3, [pc, #372]	@ (800ee20 <tx_control+0x1058>)
 800ecaa:	2201      	movs	r2, #1
 800ecac:	709a      	strb	r2, [r3, #2]
			codeTX = 0;							//clr		codeTX;								/ limpia cdigo de Tx
 800ecae:	4b49      	ldr	r3, [pc, #292]	@ (800edd4 <tx_control+0x100c>)
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	701a      	strb	r2, [r3, #0]

			goto end_tx_control;				//jp		end_tx_control
 800ecb4:	f001 fa17 	bl	80100e6 <tx_control+0x231e>
				goto ask_tx_control_20;
 800ecb8:	46c0      	nop			@ (mov r8, r8)
			if(codeTX!= 0x64)				//cp		A,#$64
 800ecba:	4b46      	ldr	r3, [pc, #280]	@ (800edd4 <tx_control+0x100c>)
 800ecbc:	781b      	ldrb	r3, [r3, #0]
 800ecbe:	2b64      	cmp	r3, #100	@ 0x64
 800ecc0:	d127      	bne.n	800ed12 <tx_control+0xf4a>
			timeOutRst = 240;				//mov		timeOutRst,#240;				/ carga time out de resetcon 60 segundos
 800ecc2:	4b45      	ldr	r3, [pc, #276]	@ (800edd8 <tx_control+0x1010>)
 800ecc4:	22f0      	movs	r2, #240	@ 0xf0
 800ecc6:	701a      	strb	r2, [r3, #0]
			goto tx_control_PrCargas;		//jp		tx_control_PrCargas
 800ecc8:	46c0      	nop			@ (mov r8, r8)
			tiempoPrCargas = 10; // mov		tiempoPrCargas,#10;		/carga con 10 segundos el tiempo de prueba de cargas
 800ecca:	4b56      	ldr	r3, [pc, #344]	@ (800ee24 <tx_control+0x105c>)
 800eccc:	220a      	movs	r2, #10
 800ecce:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando1] = 0xF1;	// mov		comando1,#$F1
 800ecd0:	4b55      	ldr	r3, [pc, #340]	@ (800ee28 <tx_control+0x1060>)
 800ecd2:	22f1      	movs	r2, #241	@ 0xf1
 800ecd4:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] = 0x3D;	//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800ecd6:	4b54      	ldr	r3, [pc, #336]	@ (800ee28 <tx_control+0x1060>)
 800ecd8:	223d      	movs	r2, #61	@ 0x3d
 800ecda:	705a      	strb	r2, [r3, #1]
			pointTx = &Bloque_handshake[comando1];//ldw		pointTx,X
 800ecdc:	4b49      	ldr	r3, [pc, #292]	@ (800ee04 <tx_control+0x103c>)
 800ecde:	4a52      	ldr	r2, [pc, #328]	@ (800ee28 <tx_control+0x1060>)
 800ece0:	601a      	str	r2, [r3, #0]
			pointInitTx = &Bloque_handshake[comando1];//ldw		pointInitTx,X
 800ece2:	4b49      	ldr	r3, [pc, #292]	@ (800ee08 <tx_control+0x1040>)
 800ece4:	4a50      	ldr	r2, [pc, #320]	@ (800ee28 <tx_control+0x1060>)
 800ece6:	601a      	str	r2, [r3, #0]
			pointEndTx = &Bloque_handshake[comando2];//ldw		pointEndTx,X
 800ece8:	4b48      	ldr	r3, [pc, #288]	@ (800ee0c <tx_control+0x1044>)
 800ecea:	4a50      	ldr	r2, [pc, #320]	@ (800ee2c <tx_control+0x1064>)
 800ecec:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;//mov		blockSizeTX,#2
 800ecee:	4b3b      	ldr	r3, [pc, #236]	@ (800eddc <tx_control+0x1014>)
 800ecf0:	2202      	movs	r2, #2
 800ecf2:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		//bset	flagsTX,#3;						/ evita que se mande checksum
 800ecf4:	4b3c      	ldr	r3, [pc, #240]	@ (800ede8 <tx_control+0x1020>)
 800ecf6:	2201      	movs	r2, #1
 800ecf8:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;		//mov		keyTx,#$55;						/ listo para mandar transmisin
 800ecfa:	4b46      	ldr	r3, [pc, #280]	@ (800ee14 <tx_control+0x104c>)
 800ecfc:	2255      	movs	r2, #85	@ 0x55
 800ecfe:	701a      	strb	r2, [r3, #0]
			codeTX = 0;			//clr		codeTX;
 800ed00:	4b34      	ldr	r3, [pc, #208]	@ (800edd4 <tx_control+0x100c>)
 800ed02:	2200      	movs	r2, #0
 800ed04:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;	//jp		end_tx_control
 800ed06:	f001 f9ee 	bl	80100e6 <tx_control+0x231e>
		goto jmp_tx_wifi;//  jp jmp_tx_wifi;
 800ed0a:	46c0      	nop			@ (mov r8, r8)
 800ed0c:	e002      	b.n	800ed14 <tx_control+0xf4c>
		goto jmp_tx_wifi;//jp jmp_tx_wifi / no, continua
 800ed0e:	46c0      	nop			@ (mov r8, r8)
 800ed10:	e000      	b.n	800ed14 <tx_control+0xf4c>
				goto ask_tx_control_21;		//jrne	ask_tx_control_21
 800ed12:	46c0      	nop			@ (mov r8, r8)
			goto	tx_wifi;			//jp		tx_wifi
 800ed14:	46c0      	nop			@ (mov r8, r8)

		//if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)){ // btjt 		PE_IDR,#wifi_connect,tx_wifi_OK
		//	goto tx_wifi_OK;
		//}
		//; logger, telemetria y eventos por servidor solo estn permitidos con comunicacin WiFi seleccionada
		if(flagsTxControl[f_select])//btjt		flagsTxControl,#f_select,tx_wifi_01
 800ed16:	4b46      	ldr	r3, [pc, #280]	@ (800ee30 <tx_control+0x1068>)
 800ed18:	781b      	ldrb	r3, [r3, #0]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d101      	bne.n	800ed22 <tx_control+0xf5a>
 800ed1e:	f002 fab7 	bl	8011290 <tx_control+0x34c8>
			goto tx_wifi_01;
 800ed22:	f001 fa06 	bl	8010132 <tx_control+0x236a>
	     	point_Y[i] = point_X[i];
 800ed26:	204c      	movs	r0, #76	@ 0x4c
 800ed28:	183b      	adds	r3, r7, r0
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ed2e:	18d2      	adds	r2, r2, r3
 800ed30:	183b      	adds	r3, r7, r0
 800ed32:	781b      	ldrb	r3, [r3, #0]
 800ed34:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ed36:	18cb      	adds	r3, r1, r3
 800ed38:	7812      	ldrb	r2, [r2, #0]
 800ed3a:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < size_handshake ; i++ )
 800ed3c:	183b      	adds	r3, r7, r0
 800ed3e:	781a      	ldrb	r2, [r3, #0]
 800ed40:	183b      	adds	r3, r7, r0
 800ed42:	3201      	adds	r2, #1
 800ed44:	701a      	strb	r2, [r3, #0]
 800ed46:	234c      	movs	r3, #76	@ 0x4c
 800ed48:	18fb      	adds	r3, r7, r3
 800ed4a:	781b      	ldrb	r3, [r3, #0]
 800ed4c:	2b14      	cmp	r3, #20
 800ed4e:	d9ea      	bls.n	800ed26 <tx_control+0xf5e>
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800ed50:	4b2a      	ldr	r3, [pc, #168]	@ (800edfc <tx_control+0x1034>)
 800ed52:	2200      	movs	r2, #0
 800ed54:	601a      	str	r2, [r3, #0]
		point_X = &bufferTxControl[0];
 800ed56:	4b26      	ldr	r3, [pc, #152]	@ (800edf0 <tx_control+0x1028>)
 800ed58:	657b      	str	r3, [r7, #84]	@ 0x54
		buildChksumBloq (point_X, size_handshake);
 800ed5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed5c:	2115      	movs	r1, #21
 800ed5e:	0018      	movs	r0, r3
 800ed60:	f7f8 f968 	bl	8007034 <buildChksumBloq>
		asm ("nop");
 800ed64:	46c0      	nop			@ (mov r8, r8)
		bufferTxControl [size_handshake+0] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800ed66:	4b25      	ldr	r3, [pc, #148]	@ (800edfc <tx_control+0x1034>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	0e1b      	lsrs	r3, r3, #24
 800ed6c:	b2da      	uxtb	r2, r3
 800ed6e:	4b20      	ldr	r3, [pc, #128]	@ (800edf0 <tx_control+0x1028>)
 800ed70:	755a      	strb	r2, [r3, #21]
		bufferTxControl [size_handshake+1] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800ed72:	4b22      	ldr	r3, [pc, #136]	@ (800edfc <tx_control+0x1034>)
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	0c1b      	lsrs	r3, r3, #16
 800ed78:	b2da      	uxtb	r2, r3
 800ed7a:	4b1d      	ldr	r3, [pc, #116]	@ (800edf0 <tx_control+0x1028>)
 800ed7c:	759a      	strb	r2, [r3, #22]
		bufferTxControl [size_handshake+2] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800ed7e:	4b1f      	ldr	r3, [pc, #124]	@ (800edfc <tx_control+0x1034>)
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	0a1b      	lsrs	r3, r3, #8
 800ed84:	b2da      	uxtb	r2, r3
 800ed86:	4b1a      	ldr	r3, [pc, #104]	@ (800edf0 <tx_control+0x1028>)
 800ed88:	75da      	strb	r2, [r3, #23]
		bufferTxControl [size_handshake+3] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800ed8a:	4b1c      	ldr	r3, [pc, #112]	@ (800edfc <tx_control+0x1034>)
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	b2da      	uxtb	r2, r3
 800ed90:	4b17      	ldr	r3, [pc, #92]	@ (800edf0 <tx_control+0x1028>)
 800ed92:	761a      	strb	r2, [r3, #24]
	    pointTx = &bufferTxControl[0];
 800ed94:	4b1b      	ldr	r3, [pc, #108]	@ (800ee04 <tx_control+0x103c>)
 800ed96:	4a16      	ldr	r2, [pc, #88]	@ (800edf0 <tx_control+0x1028>)
 800ed98:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];
 800ed9a:	4b1b      	ldr	r3, [pc, #108]	@ (800ee08 <tx_control+0x1040>)
 800ed9c:	4a14      	ldr	r2, [pc, #80]	@ (800edf0 <tx_control+0x1028>)
 800ed9e:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl [size_handshake + 4];
 800eda0:	4b1a      	ldr	r3, [pc, #104]	@ (800ee0c <tx_control+0x1044>)
 800eda2:	4a24      	ldr	r2, [pc, #144]	@ (800ee34 <tx_control+0x106c>)
 800eda4:	601a      	str	r2, [r3, #0]
	    blockSizeTX = size_handshake + 4;   //4 bytes Checksum
 800eda6:	4b0d      	ldr	r3, [pc, #52]	@ (800eddc <tx_control+0x1014>)
 800eda8:	2219      	movs	r2, #25
 800edaa:	701a      	strb	r2, [r3, #0]
		flagsTX [4] = 1;					// Indica que ya hubo un handshake
 800edac:	4b0e      	ldr	r3, [pc, #56]	@ (800ede8 <tx_control+0x1020>)
 800edae:	2201      	movs	r2, #1
 800edb0:	711a      	strb	r2, [r3, #4]
		flagsTX [2] = 0;						// Indica que no hay que transmitir Header
 800edb2:	4b0d      	ldr	r3, [pc, #52]	@ (800ede8 <tx_control+0x1020>)
 800edb4:	2200      	movs	r2, #0
 800edb6:	709a      	strb	r2, [r3, #2]
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800edb8:	4b10      	ldr	r3, [pc, #64]	@ (800edfc <tx_control+0x1034>)
 800edba:	2200      	movs	r2, #0
 800edbc:	601a      	str	r2, [r3, #0]
		flagsTX [3] = 1;					// indica que no se tiene que mandar checksum
 800edbe:	4b0a      	ldr	r3, [pc, #40]	@ (800ede8 <tx_control+0x1020>)
 800edc0:	2201      	movs	r2, #1
 800edc2:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;						// listo para mandar transmisin
 800edc4:	4b13      	ldr	r3, [pc, #76]	@ (800ee14 <tx_control+0x104c>)
 800edc6:	2255      	movs	r2, #85	@ 0x55
 800edc8:	701a      	strb	r2, [r3, #0]
		codeTX = 0x00;						// limpia cdigo de Tx
 800edca:	4b02      	ldr	r3, [pc, #8]	@ (800edd4 <tx_control+0x100c>)
 800edcc:	2200      	movs	r2, #0
 800edce:	701a      	strb	r2, [r3, #0]
		goto	end_tx_control;			//jp		end_tx_control
 800edd0:	f001 f989 	bl	80100e6 <tx_control+0x231e>
 800edd4:	20001ed8 	.word	0x20001ed8
 800edd8:	20001f99 	.word	0x20001f99
 800eddc:	20001ee4 	.word	0x20001ee4
 800ede0:	200000b8 	.word	0x200000b8
 800ede4:	20001e8c 	.word	0x20001e8c
 800ede8:	20001ed0 	.word	0x20001ed0
 800edec:	20000b70 	.word	0x20000b70
 800edf0:	20002058 	.word	0x20002058
 800edf4:	20001e64 	.word	0x20001e64
 800edf8:	20001e66 	.word	0x20001e66
 800edfc:	20001ee8 	.word	0x20001ee8
 800ee00:	20000b6f 	.word	0x20000b6f
 800ee04:	20001ec8 	.word	0x20001ec8
 800ee08:	20001ec0 	.word	0x20001ec0
 800ee0c:	20001ec4 	.word	0x20001ec4
 800ee10:	20002068 	.word	0x20002068
 800ee14:	20001ecd 	.word	0x20001ecd
 800ee18:	20000988 	.word	0x20000988
 800ee1c:	20002170 	.word	0x20002170
 800ee20:	20002004 	.word	0x20002004
 800ee24:	200021aa 	.word	0x200021aa
 800ee28:	20001e94 	.word	0x20001e94
 800ee2c:	20001e95 	.word	0x20001e95
 800ee30:	200021b0 	.word	0x200021b0
 800ee34:	20002071 	.word	0x20002071
		flagsTX [0] = 1;//bset	flagsTX,#0;						/ toma en cuenta que la memoria ya se llen al menos una vez
 800ee38:	4be5      	ldr	r3, [pc, #916]	@ (800f1d0 <tx_control+0x1408>)
 800ee3a:	2201      	movs	r2, #1
 800ee3c:	701a      	strb	r2, [r3, #0]
		blockSizeTX = 8;//	mov	blockSizeTX,#8;				/ Indica que el tamao de los bloques de transmisin
 800ee3e:	4be5      	ldr	r3, [pc, #916]	@ (800f1d4 <tx_control+0x140c>)
 800ee40:	2208      	movs	r2, #8
 800ee42:	701a      	strb	r2, [r3, #0]
		flagsLogger[5] = 1;//	bset flagsLogger,#5;				/ cancela loggeo de datos hasta que termin la Tx
 800ee44:	4be4      	ldr	r3, [pc, #912]	@ (800f1d8 <tx_control+0x1410>)
 800ee46:	2201      	movs	r2, #1
 800ee48:	715a      	strb	r2, [r3, #5]
		loggerStart = &dataLogger[0]; //	ldw	loggerStart,X
 800ee4a:	4be4      	ldr	r3, [pc, #912]	@ (800f1dc <tx_control+0x1414>)
 800ee4c:	4ae4      	ldr	r2, [pc, #912]	@ (800f1e0 <tx_control+0x1418>)
 800ee4e:	601a      	str	r2, [r3, #0]
		point_X = &dataLoggerFin; //	ldw	X,#dataLoggerFin
 800ee50:	4be4      	ldr	r3, [pc, #912]	@ (800f1e4 <tx_control+0x141c>)
 800ee52:	657b      	str	r3, [r7, #84]	@ 0x54
		point_X++;		//incw X ******************************************
 800ee54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee56:	3301      	adds	r3, #1
 800ee58:	657b      	str	r3, [r7, #84]	@ 0x54
		loggerEnd = point_X;	//	ldw	loggerEnd,X
 800ee5a:	4be3      	ldr	r3, [pc, #908]	@ (800f1e8 <tx_control+0x1420>)
 800ee5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ee5e:	601a      	str	r2, [r3, #0]
		numBlock = 96; //mov	numBlock,#96
 800ee60:	4be2      	ldr	r3, [pc, #904]	@ (800f1ec <tx_control+0x1424>)
 800ee62:	2260      	movs	r2, #96	@ 0x60
 800ee64:	701a      	strb	r2, [r3, #0]
		cntReg = cntRegDATA;	//ldw	cntReg,X
 800ee66:	4be2      	ldr	r3, [pc, #904]	@ (800f1f0 <tx_control+0x1428>)
 800ee68:	881a      	ldrh	r2, [r3, #0]
 800ee6a:	4be2      	ldr	r3, [pc, #904]	@ (800f1f4 <tx_control+0x142c>)
 800ee6c:	801a      	strh	r2, [r3, #0]
		cntRegPNT = &eeCntRegDATA;//ldw	cntRegPNT,X
 800ee6e:	4be2      	ldr	r3, [pc, #904]	@ (800f1f8 <tx_control+0x1430>)
 800ee70:	4ae2      	ldr	r2, [pc, #904]	@ (800f1fc <tx_control+0x1434>)
 800ee72:	601a      	str	r2, [r3, #0]
		reeCntRegDATA = cntReg;
 800ee74:	4bdf      	ldr	r3, [pc, #892]	@ (800f1f4 <tx_control+0x142c>)
 800ee76:	881a      	ldrh	r2, [r3, #0]
 800ee78:	4be1      	ldr	r3, [pc, #900]	@ (800f200 <tx_control+0x1438>)
 800ee7a:	801a      	strh	r2, [r3, #0]
		prepTXlogg_2();	//call	prepTXlogg_2;
 800ee7c:	f002 fa40 	bl	8011300 <prepTXlogg_2>
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800ee80:	4be0      	ldr	r3, [pc, #896]	@ (800f204 <tx_control+0x143c>)
 800ee82:	227b      	movs	r2, #123	@ 0x7b
 800ee84:	5c9a      	ldrb	r2, [r3, r2]
 800ee86:	4be0      	ldr	r3, [pc, #896]	@ (800f208 <tx_control+0x1440>)
 800ee88:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];//mov softVersion2,version2;	/ Carga versin del firmware
 800ee8a:	4bde      	ldr	r3, [pc, #888]	@ (800f204 <tx_control+0x143c>)
 800ee8c:	227c      	movs	r2, #124	@ 0x7c
 800ee8e:	5c9a      	ldrb	r2, [r3, r2]
 800ee90:	4bdd      	ldr	r3, [pc, #884]	@ (800f208 <tx_control+0x1440>)
 800ee92:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = highByte(0);//ldw	bufferSize_HW,X
 800ee94:	4bdc      	ldr	r3, [pc, #880]	@ (800f208 <tx_control+0x1440>)
 800ee96:	2200      	movs	r2, #0
 800ee98:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = lowByte(0);
 800ee9a:	4bdb      	ldr	r3, [pc, #876]	@ (800f208 <tx_control+0x1440>)
 800ee9c:	2200      	movs	r2, #0
 800ee9e:	70da      	strb	r2, [r3, #3]
		Bloque_Header [bufferSize_2] = highByte(1344);	// bufferSize_LW
 800eea0:	4bd9      	ldr	r3, [pc, #868]	@ (800f208 <tx_control+0x1440>)
 800eea2:	2205      	movs	r2, #5
 800eea4:	711a      	strb	r2, [r3, #4]
		Bloque_Header [bufferSize_1] = lowByte(1344);
 800eea6:	4bd8      	ldr	r3, [pc, #864]	@ (800f208 <tx_control+0x1440>)
 800eea8:	2240      	movs	r2, #64	@ 0x40
 800eeaa:	715a      	strb	r2, [r3, #5]
		Bloque_Header [dataType] = 1; //mov	dataType,#01
 800eeac:	4bd6      	ldr	r3, [pc, #856]	@ (800f208 <tx_control+0x1440>)
 800eeae:	2201      	movs	r2, #1
 800eeb0:	719a      	strb	r2, [r3, #6]
		Bloque_Header [dataSize] = 9; //mov	dataSize,#9
 800eeb2:	4bd5      	ldr	r3, [pc, #852]	@ (800f208 <tx_control+0x1440>)
 800eeb4:	2209      	movs	r2, #9
 800eeb6:	71da      	strb	r2, [r3, #7]
		flagsTX[2] = 1; //bset flagsTX,#2;	// Indica que hay que transmitir Header
 800eeb8:	4bc5      	ldr	r3, [pc, #788]	@ (800f1d0 <tx_control+0x1408>)
 800eeba:	2201      	movs	r2, #1
 800eebc:	709a      	strb	r2, [r3, #2]
		chksum_32_HW_LW = 0;
 800eebe:	4bd3      	ldr	r3, [pc, #844]	@ (800f20c <tx_control+0x1444>)
 800eec0:	2200      	movs	r2, #0
 800eec2:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 0;			//bres	flagsTX,#3;			/ indica que no se ha enciado el checksum
 800eec4:	4bc2      	ldr	r3, [pc, #776]	@ (800f1d0 <tx_control+0x1408>)
 800eec6:	2200      	movs	r2, #0
 800eec8:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;			//mov keyTx,#$55;		/ listo para mandar transmisin
 800eeca:	4bd1      	ldr	r3, [pc, #836]	@ (800f210 <tx_control+0x1448>)
 800eecc:	2255      	movs	r2, #85	@ 0x55
 800eece:	701a      	strb	r2, [r3, #0]
		codeTX = 0;				//clr codeTX;		/ limpia cdigo de Tx
 800eed0:	4bd0      	ldr	r3, [pc, #832]	@ (800f214 <tx_control+0x144c>)
 800eed2:	2200      	movs	r2, #0
 800eed4:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;//jp end_tx_control
 800eed6:	f001 f906 	bl	80100e6 <tx_control+0x231e>
		flagsTX[0] = 1;//bset	flagsTX,#0;		/ toma en cuenta que la memoria ya se llen al menos una vez
 800eeda:	4bbd      	ldr	r3, [pc, #756]	@ (800f1d0 <tx_control+0x1408>)
 800eedc:	2201      	movs	r2, #1
 800eede:	701a      	strb	r2, [r3, #0]
		blockSizeTX = 8;//mov	blockSizeTX,#8;				/ Indica que el tamao de los bloques de transmisin
 800eee0:	4bbc      	ldr	r3, [pc, #752]	@ (800f1d4 <tx_control+0x140c>)
 800eee2:	2208      	movs	r2, #8
 800eee4:	701a      	strb	r2, [r3, #0]
		flagsLogger[4] = 1;//bset	flagsLogger,#4;				/ cancela loggeo de eventos hasta que termin la Tx
 800eee6:	4bbc      	ldr	r3, [pc, #752]	@ (800f1d8 <tx_control+0x1410>)
 800eee8:	2201      	movs	r2, #1
 800eeea:	711a      	strb	r2, [r3, #4]
		loggerStart = &eventLogger[0];
 800eeec:	4bbb      	ldr	r3, [pc, #748]	@ (800f1dc <tx_control+0x1414>)
 800eeee:	4aca      	ldr	r2, [pc, #808]	@ (800f218 <tx_control+0x1450>)
 800eef0:	601a      	str	r2, [r3, #0]
		point_X = &eventLoggerFin;		//ldw	X,#eventLoggerFin
 800eef2:	4bca      	ldr	r3, [pc, #808]	@ (800f21c <tx_control+0x1454>)
 800eef4:	657b      	str	r3, [r7, #84]	@ 0x54
		point_X++;						//incw	X ******************
 800eef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eef8:	3301      	adds	r3, #1
 800eefa:	657b      	str	r3, [r7, #84]	@ 0x54
		loggerEnd = point_X;			//ldw	loggerEnd,X
 800eefc:	4bba      	ldr	r3, [pc, #744]	@ (800f1e8 <tx_control+0x1420>)
 800eefe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ef00:	601a      	str	r2, [r3, #0]
		numBlock = 160;//mov numBlock,#160;	/ nmero mximo de bloque a guardar del logger de eventos (96 bloques de  128 bytes = 12kb )
 800ef02:	4bba      	ldr	r3, [pc, #744]	@ (800f1ec <tx_control+0x1424>)
 800ef04:	22a0      	movs	r2, #160	@ 0xa0
 800ef06:	701a      	strb	r2, [r3, #0]
		cntReg = cntRegEVENT;			//ldw	cntReg,X
 800ef08:	4bc5      	ldr	r3, [pc, #788]	@ (800f220 <tx_control+0x1458>)
 800ef0a:	881a      	ldrh	r2, [r3, #0]
 800ef0c:	4bb9      	ldr	r3, [pc, #740]	@ (800f1f4 <tx_control+0x142c>)
 800ef0e:	801a      	strh	r2, [r3, #0]
		cntRegPNT = &eeCntRegEVENT;		//ldw	cntRegPNT,X
 800ef10:	4bb9      	ldr	r3, [pc, #740]	@ (800f1f8 <tx_control+0x1430>)
 800ef12:	4ac4      	ldr	r2, [pc, #784]	@ (800f224 <tx_control+0x145c>)
 800ef14:	601a      	str	r2, [r3, #0]
		reeCntRegEVENT = cntReg;
 800ef16:	4bb7      	ldr	r3, [pc, #732]	@ (800f1f4 <tx_control+0x142c>)
 800ef18:	881a      	ldrh	r2, [r3, #0]
 800ef1a:	4bc3      	ldr	r3, [pc, #780]	@ (800f228 <tx_control+0x1460>)
 800ef1c:	801a      	strh	r2, [r3, #0]
		prepTXlogg_2();		//call	prepTXlogg_2;
 800ef1e:	f002 f9ef 	bl	8011300 <prepTXlogg_2>
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800ef22:	4bb8      	ldr	r3, [pc, #736]	@ (800f204 <tx_control+0x143c>)
 800ef24:	227b      	movs	r2, #123	@ 0x7b
 800ef26:	5c9a      	ldrb	r2, [r3, r2]
 800ef28:	4bb7      	ldr	r3, [pc, #732]	@ (800f208 <tx_control+0x1440>)
 800ef2a:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];	////mov	softVersion2,version2;	/ Carga versin del firmware
 800ef2c:	4bb5      	ldr	r3, [pc, #724]	@ (800f204 <tx_control+0x143c>)
 800ef2e:	227c      	movs	r2, #124	@ 0x7c
 800ef30:	5c9a      	ldrb	r2, [r3, r2]
 800ef32:	4bb5      	ldr	r3, [pc, #724]	@ (800f208 <tx_control+0x1440>)
 800ef34:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800ef36:	4bb4      	ldr	r3, [pc, #720]	@ (800f208 <tx_control+0x1440>)
 800ef38:	2200      	movs	r2, #0
 800ef3a:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = lowByte(0);
 800ef3c:	4bb2      	ldr	r3, [pc, #712]	@ (800f208 <tx_control+0x1440>)
 800ef3e:	2200      	movs	r2, #0
 800ef40:	70da      	strb	r2, [r3, #3]
 	 	 Bloque_Header [bufferSize_2] = highByte(1440); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800ef42:	4bb1      	ldr	r3, [pc, #708]	@ (800f208 <tx_control+0x1440>)
 800ef44:	2205      	movs	r2, #5
 800ef46:	711a      	strb	r2, [r3, #4]
 	 	 Bloque_Header [bufferSize_1] = lowByte(1440);
 800ef48:	4baf      	ldr	r3, [pc, #700]	@ (800f208 <tx_control+0x1440>)
 800ef4a:	22a0      	movs	r2, #160	@ 0xa0
 800ef4c:	715a      	strb	r2, [r3, #5]
 	 	 Bloque_Header [dataType] = 2;//mov dataType,#02
 800ef4e:	4bae      	ldr	r3, [pc, #696]	@ (800f208 <tx_control+0x1440>)
 800ef50:	2202      	movs	r2, #2
 800ef52:	719a      	strb	r2, [r3, #6]
 	 	 Bloque_Header [dataSize] = 14; //mov	dataSize,#14
 800ef54:	4bac      	ldr	r3, [pc, #688]	@ (800f208 <tx_control+0x1440>)
 800ef56:	220e      	movs	r2, #14
 800ef58:	71da      	strb	r2, [r3, #7]
 	 	 flagsTX[2] = 1;			//bset	flagsTX,#2; / Indica que hay que transmitir Header
 800ef5a:	4b9d      	ldr	r3, [pc, #628]	@ (800f1d0 <tx_control+0x1408>)
 800ef5c:	2201      	movs	r2, #1
 800ef5e:	709a      	strb	r2, [r3, #2]
 	 	 chksum_32_HW_LW = 0;
 800ef60:	4baa      	ldr	r3, [pc, #680]	@ (800f20c <tx_control+0x1444>)
 800ef62:	2200      	movs	r2, #0
 800ef64:	601a      	str	r2, [r3, #0]
 	 	 flagsTX[3] = 0;//bres	flagsTX,#3;						/ indica que no se ha enciado el checksum
 800ef66:	4b9a      	ldr	r3, [pc, #616]	@ (800f1d0 <tx_control+0x1408>)
 800ef68:	2200      	movs	r2, #0
 800ef6a:	70da      	strb	r2, [r3, #3]
 	 	 keyTx = 0x55;//mov		keyTx,#$55;						/ listo para mandar transmisin
 800ef6c:	4ba8      	ldr	r3, [pc, #672]	@ (800f210 <tx_control+0x1448>)
 800ef6e:	2255      	movs	r2, #85	@ 0x55
 800ef70:	701a      	strb	r2, [r3, #0]
 	 	 codeTX = 0;//clr		codeTX;								/ limpia cdigo de Tx
 800ef72:	4ba8      	ldr	r3, [pc, #672]	@ (800f214 <tx_control+0x144c>)
 800ef74:	2200      	movs	r2, #0
 800ef76:	701a      	strb	r2, [r3, #0]
 	 	 goto end_tx_control;//jp		end_tx_control
 800ef78:	f001 f8b5 	bl	80100e6 <tx_control+0x231e>
			Bloque_TiempoReal[actuadores_RT] |= 0x4;////BitSet(Bloque_TiempoReal[actuadores_RT], 2);				// s, indica puerta abierta
 800ef7c:	4bab      	ldr	r3, [pc, #684]	@ (800f22c <tx_control+0x1464>)
 800ef7e:	79db      	ldrb	r3, [r3, #7]
 800ef80:	2204      	movs	r2, #4
 800ef82:	4313      	orrs	r3, r2
 800ef84:	b2da      	uxtb	r2, r3
 800ef86:	4ba9      	ldr	r3, [pc, #676]	@ (800f22c <tx_control+0x1464>)
 800ef88:	71da      	strb	r2, [r3, #7]
		if (flagsC[1])													// Modo ahorro 1 activo ?
 800ef8a:	4ba9      	ldr	r3, [pc, #676]	@ (800f230 <tx_control+0x1468>)
 800ef8c:	785b      	ldrb	r3, [r3, #1]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d006      	beq.n	800efa0 <tx_control+0x11d8>
			Bloque_TiempoReal[actuadores_RT] |= 0x8;////BitSet(Bloque_TiempoReal[actuadores_RT], 3);				// Modo ahorro 1 activo ?
 800ef92:	4ba6      	ldr	r3, [pc, #664]	@ (800f22c <tx_control+0x1464>)
 800ef94:	79db      	ldrb	r3, [r3, #7]
 800ef96:	2208      	movs	r2, #8
 800ef98:	4313      	orrs	r3, r2
 800ef9a:	b2da      	uxtb	r2, r3
 800ef9c:	4ba3      	ldr	r3, [pc, #652]	@ (800f22c <tx_control+0x1464>)
 800ef9e:	71da      	strb	r2, [r3, #7]
		if (flagsC[2])													// Modo ahorro 1 activo ?
 800efa0:	4ba3      	ldr	r3, [pc, #652]	@ (800f230 <tx_control+0x1468>)
 800efa2:	789b      	ldrb	r3, [r3, #2]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d006      	beq.n	800efb6 <tx_control+0x11ee>
			Bloque_TiempoReal[actuadores_RT] |= 0x10;//BitSet(Bloque_TiempoReal[actuadores_RT], 4);				//	s, indicalo
 800efa8:	4ba0      	ldr	r3, [pc, #640]	@ (800f22c <tx_control+0x1464>)
 800efaa:	79db      	ldrb	r3, [r3, #7]
 800efac:	2210      	movs	r2, #16
 800efae:	4313      	orrs	r3, r2
 800efb0:	b2da      	uxtb	r2, r3
 800efb2:	4b9e      	ldr	r3, [pc, #632]	@ (800f22c <tx_control+0x1464>)
 800efb4:	71da      	strb	r2, [r3, #7]
		if (flagsa[nocturno])//if (!GetRegFlagState(flagsa, nocturno))											//  Modo nocturno activo ?
 800efb6:	4b9f      	ldr	r3, [pc, #636]	@ (800f234 <tx_control+0x146c>)
 800efb8:	78db      	ldrb	r3, [r3, #3]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d006      	beq.n	800efcc <tx_control+0x1204>
			Bloque_TiempoReal[actuadores_RT] |= 0x20;//BitSet(Bloque_TiempoReal[actuadores_RT], 5);				//	s, indicalo
 800efbe:	4b9b      	ldr	r3, [pc, #620]	@ (800f22c <tx_control+0x1464>)
 800efc0:	79db      	ldrb	r3, [r3, #7]
 800efc2:	2220      	movs	r2, #32
 800efc4:	4313      	orrs	r3, r2
 800efc6:	b2da      	uxtb	r2, r3
 800efc8:	4b98      	ldr	r3, [pc, #608]	@ (800f22c <tx_control+0x1464>)
 800efca:	71da      	strb	r2, [r3, #7]
		if (GPIOR1 [f_fan])												// ventilador activo ?
 800efcc:	4b9a      	ldr	r3, [pc, #616]	@ (800f238 <tx_control+0x1470>)
 800efce:	781b      	ldrb	r3, [r3, #0]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d006      	beq.n	800efe2 <tx_control+0x121a>
			Bloque_TiempoReal[actuadores_RT] |= 0x40;//BitSet(Bloque_TiempoReal[actuadores_RT], 6);				//	s, indicalo
 800efd4:	4b95      	ldr	r3, [pc, #596]	@ (800f22c <tx_control+0x1464>)
 800efd6:	79db      	ldrb	r3, [r3, #7]
 800efd8:	2240      	movs	r2, #64	@ 0x40
 800efda:	4313      	orrs	r3, r2
 800efdc:	b2da      	uxtb	r2, r3
 800efde:	4b93      	ldr	r3, [pc, #588]	@ (800f22c <tx_control+0x1464>)
 800efe0:	71da      	strb	r2, [r3, #7]
		if (GPIOR0 [f_lamp])											//  rele auxiliar activo ?
 800efe2:	4b96      	ldr	r3, [pc, #600]	@ (800f23c <tx_control+0x1474>)
 800efe4:	789b      	ldrb	r3, [r3, #2]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d007      	beq.n	800effa <tx_control+0x1232>
			Bloque_TiempoReal[actuadores_RT] |= 0x80;//BitSet(Bloque_TiempoReal[actuadores_RT], 7);				//  s, indicalo
 800efea:	4b90      	ldr	r3, [pc, #576]	@ (800f22c <tx_control+0x1464>)
 800efec:	79db      	ldrb	r3, [r3, #7]
 800efee:	2280      	movs	r2, #128	@ 0x80
 800eff0:	4252      	negs	r2, r2
 800eff2:	4313      	orrs	r3, r2
 800eff4:	b2da      	uxtb	r2, r3
 800eff6:	4b8d      	ldr	r3, [pc, #564]	@ (800f22c <tx_control+0x1464>)
 800eff8:	71da      	strb	r2, [r3, #7]
		Bloque_TiempoReal[alarmas2_RT] =0;
 800effa:	4b8c      	ldr	r3, [pc, #560]	@ (800f22c <tx_control+0x1464>)
 800effc:	2200      	movs	r2, #0
 800effe:	721a      	strb	r2, [r3, #8]
		for(int k=0;k<8;k++){
 800f000:	2300      	movs	r3, #0
 800f002:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f004:	e011      	b.n	800f02a <tx_control+0x1262>
			Bloque_TiempoReal[alarmas2_RT] |=(uint8_t) (trefst2[k]<<k);
 800f006:	4b89      	ldr	r3, [pc, #548]	@ (800f22c <tx_control+0x1464>)
 800f008:	7a1a      	ldrb	r2, [r3, #8]
 800f00a:	498d      	ldr	r1, [pc, #564]	@ (800f240 <tx_control+0x1478>)
 800f00c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f00e:	18cb      	adds	r3, r1, r3
 800f010:	781b      	ldrb	r3, [r3, #0]
 800f012:	0019      	movs	r1, r3
 800f014:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f016:	4099      	lsls	r1, r3
 800f018:	000b      	movs	r3, r1
 800f01a:	b2db      	uxtb	r3, r3
 800f01c:	4313      	orrs	r3, r2
 800f01e:	b2da      	uxtb	r2, r3
 800f020:	4b82      	ldr	r3, [pc, #520]	@ (800f22c <tx_control+0x1464>)
 800f022:	721a      	strb	r2, [r3, #8]
		for(int k=0;k<8;k++){
 800f024:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f026:	3301      	adds	r3, #1
 800f028:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f02a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f02c:	2b07      	cmp	r3, #7
 800f02e:	ddea      	ble.n	800f006 <tx_control+0x123e>
		Bloque_TiempoReal[alarmas2_RT] &= 0xFE;//BitClear(Bloque_TiempoReal[alarmas2_RT],0);
 800f030:	4b7e      	ldr	r3, [pc, #504]	@ (800f22c <tx_control+0x1464>)
 800f032:	7a1b      	ldrb	r3, [r3, #8]
 800f034:	2201      	movs	r2, #1
 800f036:	4393      	bics	r3, r2
 800f038:	b2da      	uxtb	r2, r3
 800f03a:	4b7c      	ldr	r3, [pc, #496]	@ (800f22c <tx_control+0x1464>)
 800f03c:	721a      	strb	r2, [r3, #8]
		for(uint8_t k=0; k<8; k++){
 800f03e:	2347      	movs	r3, #71	@ 0x47
 800f040:	18fb      	adds	r3, r7, r3
 800f042:	2200      	movs	r2, #0
 800f044:	701a      	strb	r2, [r3, #0]
 800f046:	e017      	b.n	800f078 <tx_control+0x12b0>
			Bloque_TiempoReal [alarmas_RT] |= (uint8_t) trefst[k]<<k;
 800f048:	4b78      	ldr	r3, [pc, #480]	@ (800f22c <tx_control+0x1464>)
 800f04a:	7a5b      	ldrb	r3, [r3, #9]
 800f04c:	b25a      	sxtb	r2, r3
 800f04e:	2047      	movs	r0, #71	@ 0x47
 800f050:	183b      	adds	r3, r7, r0
 800f052:	781b      	ldrb	r3, [r3, #0]
 800f054:	497b      	ldr	r1, [pc, #492]	@ (800f244 <tx_control+0x147c>)
 800f056:	5ccb      	ldrb	r3, [r1, r3]
 800f058:	0019      	movs	r1, r3
 800f05a:	183b      	adds	r3, r7, r0
 800f05c:	781b      	ldrb	r3, [r3, #0]
 800f05e:	4099      	lsls	r1, r3
 800f060:	000b      	movs	r3, r1
 800f062:	b25b      	sxtb	r3, r3
 800f064:	4313      	orrs	r3, r2
 800f066:	b25b      	sxtb	r3, r3
 800f068:	b2da      	uxtb	r2, r3
 800f06a:	4b70      	ldr	r3, [pc, #448]	@ (800f22c <tx_control+0x1464>)
 800f06c:	725a      	strb	r2, [r3, #9]
		for(uint8_t k=0; k<8; k++){
 800f06e:	183b      	adds	r3, r7, r0
 800f070:	781a      	ldrb	r2, [r3, #0]
 800f072:	183b      	adds	r3, r7, r0
 800f074:	3201      	adds	r2, #1
 800f076:	701a      	strb	r2, [r3, #0]
 800f078:	2347      	movs	r3, #71	@ 0x47
 800f07a:	18fb      	adds	r3, r7, r3
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	2b07      	cmp	r3, #7
 800f080:	d9e2      	bls.n	800f048 <tx_control+0x1280>
		Bloque_TiempoReal[corriente_RT_L] = (uint8_t)  (variable_corriente & 0xFF);
 800f082:	4b71      	ldr	r3, [pc, #452]	@ (800f248 <tx_control+0x1480>)
 800f084:	881b      	ldrh	r3, [r3, #0]
 800f086:	b2da      	uxtb	r2, r3
 800f088:	4b68      	ldr	r3, [pc, #416]	@ (800f22c <tx_control+0x1464>)
 800f08a:	72da      	strb	r2, [r3, #11]
		Bloque_TiempoReal[corriente_RT_H] = (uint8_t)  (variable_corriente >> 8);
 800f08c:	4b6e      	ldr	r3, [pc, #440]	@ (800f248 <tx_control+0x1480>)
 800f08e:	881b      	ldrh	r3, [r3, #0]
 800f090:	0a1b      	lsrs	r3, r3, #8
 800f092:	b29b      	uxth	r3, r3
 800f094:	b2da      	uxtb	r2, r3
 800f096:	4b65      	ldr	r3, [pc, #404]	@ (800f22c <tx_control+0x1464>)
 800f098:	729a      	strb	r2, [r3, #10]
		blockSizeTX =size_TiempoReal;				// tamao del bloque
 800f09a:	4b4e      	ldr	r3, [pc, #312]	@ (800f1d4 <tx_control+0x140c>)
 800f09c:	220c      	movs	r2, #12
 800f09e:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800f0a0:	4b58      	ldr	r3, [pc, #352]	@ (800f204 <tx_control+0x143c>)
 800f0a2:	227b      	movs	r2, #123	@ 0x7b
 800f0a4:	5c9a      	ldrb	r2, [r3, r2]
 800f0a6:	4b58      	ldr	r3, [pc, #352]	@ (800f208 <tx_control+0x1440>)
 800f0a8:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];		// mov		softVersion2,version2;	/ Carga versin del firmware
 800f0aa:	4b56      	ldr	r3, [pc, #344]	@ (800f204 <tx_control+0x143c>)
 800f0ac:	227c      	movs	r2, #124	@ 0x7c
 800f0ae:	5c9a      	ldrb	r2, [r3, r2]
 800f0b0:	4b55      	ldr	r3, [pc, #340]	@ (800f208 <tx_control+0x1440>)
 800f0b2:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = 0;				// bufferSize_HW
 800f0b4:	4b54      	ldr	r3, [pc, #336]	@ (800f208 <tx_control+0x1440>)
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = 0;				// bufferSize_HW
 800f0ba:	4b53      	ldr	r3, [pc, #332]	@ (800f208 <tx_control+0x1440>)
 800f0bc:	2200      	movs	r2, #0
 800f0be:	70da      	strb	r2, [r3, #3]
		Bloque_Header [bufferSize_2] = 0;				// bufferSize_LW
 800f0c0:	4b51      	ldr	r3, [pc, #324]	@ (800f208 <tx_control+0x1440>)
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	711a      	strb	r2, [r3, #4]
		Bloque_Header [bufferSize_1] = 1;				// bufferSize_LW
 800f0c6:	4b50      	ldr	r3, [pc, #320]	@ (800f208 <tx_control+0x1440>)
 800f0c8:	2201      	movs	r2, #1
 800f0ca:	715a      	strb	r2, [r3, #5]
		Bloque_Header [dataType] = 3;				//mov		dataType,#03
 800f0cc:	4b4e      	ldr	r3, [pc, #312]	@ (800f208 <tx_control+0x1440>)
 800f0ce:	2203      	movs	r2, #3
 800f0d0:	719a      	strb	r2, [r3, #6]
		Bloque_Header [dataSize] = blockSizeTX;	//mov		dataSize,blockSizeTX
 800f0d2:	4b40      	ldr	r3, [pc, #256]	@ (800f1d4 <tx_control+0x140c>)
 800f0d4:	781a      	ldrb	r2, [r3, #0]
 800f0d6:	4b4c      	ldr	r3, [pc, #304]	@ (800f208 <tx_control+0x1440>)
 800f0d8:	71da      	strb	r2, [r3, #7]
		flagsTX [2] = 1;					// Indica que hay que transmitir Header
 800f0da:	4b3d      	ldr	r3, [pc, #244]	@ (800f1d0 <tx_control+0x1408>)
 800f0dc:	2201      	movs	r2, #1
 800f0de:	709a      	strb	r2, [r3, #2]
		point_X = &Bloque_Header[0];	 // ldw		X,#softVersion1
 800f0e0:	4b49      	ldr	r3, [pc, #292]	@ (800f208 <tx_control+0x1440>)
 800f0e2:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[0];	 //
 800f0e4:	4b59      	ldr	r3, [pc, #356]	@ (800f24c <tx_control+0x1484>)
 800f0e6:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 8 ; i++ )
 800f0e8:	2346      	movs	r3, #70	@ 0x46
 800f0ea:	18fb      	adds	r3, r7, r3
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	701a      	strb	r2, [r3, #0]
 800f0f0:	e00f      	b.n	800f112 <tx_control+0x134a>
			point_Y[i] = point_X[i];
 800f0f2:	2046      	movs	r0, #70	@ 0x46
 800f0f4:	183b      	adds	r3, r7, r0
 800f0f6:	781b      	ldrb	r3, [r3, #0]
 800f0f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f0fa:	18d2      	adds	r2, r2, r3
 800f0fc:	183b      	adds	r3, r7, r0
 800f0fe:	781b      	ldrb	r3, [r3, #0]
 800f100:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f102:	18cb      	adds	r3, r1, r3
 800f104:	7812      	ldrb	r2, [r2, #0]
 800f106:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 8 ; i++ )
 800f108:	183b      	adds	r3, r7, r0
 800f10a:	781a      	ldrb	r2, [r3, #0]
 800f10c:	183b      	adds	r3, r7, r0
 800f10e:	3201      	adds	r2, #1
 800f110:	701a      	strb	r2, [r3, #0]
 800f112:	2346      	movs	r3, #70	@ 0x46
 800f114:	18fb      	adds	r3, r7, r3
 800f116:	781b      	ldrb	r3, [r3, #0]
 800f118:	2b07      	cmp	r3, #7
 800f11a:	d9ea      	bls.n	800f0f2 <tx_control+0x132a>
		point_X = &Bloque_TiempoReal[0];	 // ldw		X,#tempAmb_RT
 800f11c:	4b43      	ldr	r3, [pc, #268]	@ (800f22c <tx_control+0x1464>)
 800f11e:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[8];	 //
 800f120:	4b4b      	ldr	r3, [pc, #300]	@ (800f250 <tx_control+0x1488>)
 800f122:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 12 ; i++ )
 800f124:	2345      	movs	r3, #69	@ 0x45
 800f126:	18fb      	adds	r3, r7, r3
 800f128:	2200      	movs	r2, #0
 800f12a:	701a      	strb	r2, [r3, #0]
 800f12c:	e00f      	b.n	800f14e <tx_control+0x1386>
			point_Y[i] = point_X[i];
 800f12e:	2045      	movs	r0, #69	@ 0x45
 800f130:	183b      	adds	r3, r7, r0
 800f132:	781b      	ldrb	r3, [r3, #0]
 800f134:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f136:	18d2      	adds	r2, r2, r3
 800f138:	183b      	adds	r3, r7, r0
 800f13a:	781b      	ldrb	r3, [r3, #0]
 800f13c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f13e:	18cb      	adds	r3, r1, r3
 800f140:	7812      	ldrb	r2, [r2, #0]
 800f142:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 12 ; i++ )
 800f144:	183b      	adds	r3, r7, r0
 800f146:	781a      	ldrb	r2, [r3, #0]
 800f148:	183b      	adds	r3, r7, r0
 800f14a:	3201      	adds	r2, #1
 800f14c:	701a      	strb	r2, [r3, #0]
 800f14e:	2345      	movs	r3, #69	@ 0x45
 800f150:	18fb      	adds	r3, r7, r3
 800f152:	781b      	ldrb	r3, [r3, #0]
 800f154:	2b0b      	cmp	r3, #11
 800f156:	d9ea      	bls.n	800f12e <tx_control+0x1366>
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800f158:	4b2c      	ldr	r3, [pc, #176]	@ (800f20c <tx_control+0x1444>)
 800f15a:	2200      	movs	r2, #0
 800f15c:	601a      	str	r2, [r3, #0]
		point_X = &bufferTxControl[0];			// carga direccin del buffer a calcular chksum
 800f15e:	4b3b      	ldr	r3, [pc, #236]	@ (800f24c <tx_control+0x1484>)
 800f160:	657b      	str	r3, [r7, #84]	@ 0x54
		buildChksumBloq (point_X, 20);			// tamao del bloque a calcular el chksum
 800f162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f164:	2114      	movs	r1, #20
 800f166:	0018      	movs	r0, r3
 800f168:	f7f7 ff64 	bl	8007034 <buildChksumBloq>
		bufferTxControl [20] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800f16c:	4b27      	ldr	r3, [pc, #156]	@ (800f20c <tx_control+0x1444>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	0e1b      	lsrs	r3, r3, #24
 800f172:	b2da      	uxtb	r2, r3
 800f174:	4b35      	ldr	r3, [pc, #212]	@ (800f24c <tx_control+0x1484>)
 800f176:	751a      	strb	r2, [r3, #20]
		bufferTxControl [21] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800f178:	4b24      	ldr	r3, [pc, #144]	@ (800f20c <tx_control+0x1444>)
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	0c1b      	lsrs	r3, r3, #16
 800f17e:	b2da      	uxtb	r2, r3
 800f180:	4b32      	ldr	r3, [pc, #200]	@ (800f24c <tx_control+0x1484>)
 800f182:	755a      	strb	r2, [r3, #21]
		bufferTxControl [22] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800f184:	4b21      	ldr	r3, [pc, #132]	@ (800f20c <tx_control+0x1444>)
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	0a1b      	lsrs	r3, r3, #8
 800f18a:	b2da      	uxtb	r2, r3
 800f18c:	4b2f      	ldr	r3, [pc, #188]	@ (800f24c <tx_control+0x1484>)
 800f18e:	759a      	strb	r2, [r3, #22]
		bufferTxControl [23] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800f190:	4b1e      	ldr	r3, [pc, #120]	@ (800f20c <tx_control+0x1444>)
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	b2da      	uxtb	r2, r3
 800f196:	4b2d      	ldr	r3, [pc, #180]	@ (800f24c <tx_control+0x1484>)
 800f198:	75da      	strb	r2, [r3, #23]
	    pointTx = &bufferTxControl[0];
 800f19a:	4b2e      	ldr	r3, [pc, #184]	@ (800f254 <tx_control+0x148c>)
 800f19c:	4a2b      	ldr	r2, [pc, #172]	@ (800f24c <tx_control+0x1484>)
 800f19e:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];
 800f1a0:	4b2d      	ldr	r3, [pc, #180]	@ (800f258 <tx_control+0x1490>)
 800f1a2:	4a2a      	ldr	r2, [pc, #168]	@ (800f24c <tx_control+0x1484>)
 800f1a4:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl [24];
 800f1a6:	4b2d      	ldr	r3, [pc, #180]	@ (800f25c <tx_control+0x1494>)
 800f1a8:	4a2d      	ldr	r2, [pc, #180]	@ (800f260 <tx_control+0x1498>)
 800f1aa:	601a      	str	r2, [r3, #0]
	    blockSizeTX = 24;   //4 bytes ChecksumblockSizeTX = 25;   //4 bytes Checksum
 800f1ac:	4b09      	ldr	r3, [pc, #36]	@ (800f1d4 <tx_control+0x140c>)
 800f1ae:	2218      	movs	r2, #24
 800f1b0:	701a      	strb	r2, [r3, #0]
		flagsTX [2] = 0;					// Indica que no hay que transmitir Header
 800f1b2:	4b07      	ldr	r3, [pc, #28]	@ (800f1d0 <tx_control+0x1408>)
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	709a      	strb	r2, [r3, #2]
		flagsTX [3] = 1;					// evita enviar chksum
 800f1b8:	4b05      	ldr	r3, [pc, #20]	@ (800f1d0 <tx_control+0x1408>)
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;						// listo para mandar transmisin
 800f1be:	4b14      	ldr	r3, [pc, #80]	@ (800f210 <tx_control+0x1448>)
 800f1c0:	2255      	movs	r2, #85	@ 0x55
 800f1c2:	701a      	strb	r2, [r3, #0]
		codeTX = 0x00;
 800f1c4:	4b13      	ldr	r3, [pc, #76]	@ (800f214 <tx_control+0x144c>)
 800f1c6:	2200      	movs	r2, #0
 800f1c8:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;		//jp		end_tx_control
 800f1ca:	f000 ff8c 	bl	80100e6 <tx_control+0x231e>
 800f1ce:	46c0      	nop			@ (mov r8, r8)
 800f1d0:	20001ed0 	.word	0x20001ed0
 800f1d4:	20001ee4 	.word	0x20001ee4
 800f1d8:	20001eb8 	.word	0x20001eb8
 800f1dc:	20001edc 	.word	0x20001edc
 800f1e0:	0803c000 	.word	0x0803c000
 800f1e4:	0803efff 	.word	0x0803efff
 800f1e8:	20001ee0 	.word	0x20001ee0
 800f1ec:	20000e49 	.word	0x20000e49
 800f1f0:	200020ea 	.word	0x200020ea
 800f1f4:	200020ee 	.word	0x200020ee
 800f1f8:	200020f0 	.word	0x200020f0
 800f1fc:	0803f810 	.word	0x0803f810
 800f200:	20000d32 	.word	0x20000d32
 800f204:	200000b8 	.word	0x200000b8
 800f208:	20001e8c 	.word	0x20001e8c
 800f20c:	20001ee8 	.word	0x20001ee8
 800f210:	20001ecd 	.word	0x20001ecd
 800f214:	20001ed8 	.word	0x20001ed8
 800f218:	08037000 	.word	0x08037000
 800f21c:	0803bfff 	.word	0x0803bfff
 800f220:	200020ec 	.word	0x200020ec
 800f224:	0803f812 	.word	0x0803f812
 800f228:	20000d34 	.word	0x20000d34
 800f22c:	20001eac 	.word	0x20001eac
 800f230:	20000c58 	.word	0x20000c58
 800f234:	20000b94 	.word	0x20000b94
 800f238:	20000bfc 	.word	0x20000bfc
 800f23c:	20000bc0 	.word	0x20000bc0
 800f240:	20000b9c 	.word	0x20000b9c
 800f244:	20000ba4 	.word	0x20000ba4
 800f248:	200008f4 	.word	0x200008f4
 800f24c:	20002058 	.word	0x20002058
 800f250:	20002060 	.word	0x20002060
 800f254:	20001ec8 	.word	0x20001ec8
 800f258:	20001ec0 	.word	0x20001ec0
 800f25c:	20001ec4 	.word	0x20001ec4
 800f260:	20002070 	.word	0x20002070
			point_Y[i] = point_X[i];
 800f264:	2044      	movs	r0, #68	@ 0x44
 800f266:	183b      	adds	r3, r7, r0
 800f268:	781b      	ldrb	r3, [r3, #0]
 800f26a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f26c:	18d2      	adds	r2, r2, r3
 800f26e:	183b      	adds	r3, r7, r0
 800f270:	781b      	ldrb	r3, [r3, #0]
 800f272:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f274:	18cb      	adds	r3, r1, r3
 800f276:	7812      	ldrb	r2, [r2, #0]
 800f278:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 8 ; i++ )
 800f27a:	183b      	adds	r3, r7, r0
 800f27c:	781a      	ldrb	r2, [r3, #0]
 800f27e:	183b      	adds	r3, r7, r0
 800f280:	3201      	adds	r2, #1
 800f282:	701a      	strb	r2, [r3, #0]
 800f284:	2344      	movs	r3, #68	@ 0x44
 800f286:	18fb      	adds	r3, r7, r3
 800f288:	781b      	ldrb	r3, [r3, #0]
 800f28a:	2b07      	cmp	r3, #7
 800f28c:	d9ea      	bls.n	800f264 <tx_control+0x149c>
		point_Y = &bufferTxControl[8];	 //
 800f28e:	4bdf      	ldr	r3, [pc, #892]	@ (800f60c <tx_control+0x1844>)
 800f290:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 128 ; i++ )
 800f292:	2343      	movs	r3, #67	@ 0x43
 800f294:	18fb      	adds	r3, r7, r3
 800f296:	2200      	movs	r2, #0
 800f298:	701a      	strb	r2, [r3, #0]
 800f29a:	e00e      	b.n	800f2ba <tx_control+0x14f2>
			point_Y[i] = reePlantilla[i];
 800f29c:	2043      	movs	r0, #67	@ 0x43
 800f29e:	183b      	adds	r3, r7, r0
 800f2a0:	781a      	ldrb	r2, [r3, #0]
 800f2a2:	183b      	adds	r3, r7, r0
 800f2a4:	781b      	ldrb	r3, [r3, #0]
 800f2a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f2a8:	18cb      	adds	r3, r1, r3
 800f2aa:	49d9      	ldr	r1, [pc, #868]	@ (800f610 <tx_control+0x1848>)
 800f2ac:	5c8a      	ldrb	r2, [r1, r2]
 800f2ae:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 128 ; i++ )
 800f2b0:	183b      	adds	r3, r7, r0
 800f2b2:	781a      	ldrb	r2, [r3, #0]
 800f2b4:	183b      	adds	r3, r7, r0
 800f2b6:	3201      	adds	r2, #1
 800f2b8:	701a      	strb	r2, [r3, #0]
 800f2ba:	2343      	movs	r3, #67	@ 0x43
 800f2bc:	18fb      	adds	r3, r7, r3
 800f2be:	781b      	ldrb	r3, [r3, #0]
 800f2c0:	b25b      	sxtb	r3, r3
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	daea      	bge.n	800f29c <tx_control+0x14d4>
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800f2c6:	4bd3      	ldr	r3, [pc, #844]	@ (800f614 <tx_control+0x184c>)
 800f2c8:	2200      	movs	r2, #0
 800f2ca:	601a      	str	r2, [r3, #0]
		point_X = &bufferTxControl[0];			// carga direccin del buffer a calcular chksum
 800f2cc:	4bd2      	ldr	r3, [pc, #840]	@ (800f618 <tx_control+0x1850>)
 800f2ce:	657b      	str	r3, [r7, #84]	@ 0x54
		buildChksumBloq (point_X, 136);			// tamao del bloque a calcular el chksum
 800f2d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f2d2:	2188      	movs	r1, #136	@ 0x88
 800f2d4:	0018      	movs	r0, r3
 800f2d6:	f7f7 fead 	bl	8007034 <buildChksumBloq>
		bufferTxControl [136] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800f2da:	4bce      	ldr	r3, [pc, #824]	@ (800f614 <tx_control+0x184c>)
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	0e1b      	lsrs	r3, r3, #24
 800f2e0:	b2d9      	uxtb	r1, r3
 800f2e2:	4bcd      	ldr	r3, [pc, #820]	@ (800f618 <tx_control+0x1850>)
 800f2e4:	2288      	movs	r2, #136	@ 0x88
 800f2e6:	5499      	strb	r1, [r3, r2]
		bufferTxControl [137] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800f2e8:	4bca      	ldr	r3, [pc, #808]	@ (800f614 <tx_control+0x184c>)
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	0c1b      	lsrs	r3, r3, #16
 800f2ee:	b2d9      	uxtb	r1, r3
 800f2f0:	4bc9      	ldr	r3, [pc, #804]	@ (800f618 <tx_control+0x1850>)
 800f2f2:	2289      	movs	r2, #137	@ 0x89
 800f2f4:	5499      	strb	r1, [r3, r2]
		bufferTxControl [138] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800f2f6:	4bc7      	ldr	r3, [pc, #796]	@ (800f614 <tx_control+0x184c>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	0a1b      	lsrs	r3, r3, #8
 800f2fc:	b2d9      	uxtb	r1, r3
 800f2fe:	4bc6      	ldr	r3, [pc, #792]	@ (800f618 <tx_control+0x1850>)
 800f300:	228a      	movs	r2, #138	@ 0x8a
 800f302:	5499      	strb	r1, [r3, r2]
		bufferTxControl [139] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800f304:	4bc3      	ldr	r3, [pc, #780]	@ (800f614 <tx_control+0x184c>)
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	b2d9      	uxtb	r1, r3
 800f30a:	4bc3      	ldr	r3, [pc, #780]	@ (800f618 <tx_control+0x1850>)
 800f30c:	228b      	movs	r2, #139	@ 0x8b
 800f30e:	5499      	strb	r1, [r3, r2]
	    pointTx = &bufferTxControl[0];
 800f310:	4bc2      	ldr	r3, [pc, #776]	@ (800f61c <tx_control+0x1854>)
 800f312:	4ac1      	ldr	r2, [pc, #772]	@ (800f618 <tx_control+0x1850>)
 800f314:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];
 800f316:	4bc2      	ldr	r3, [pc, #776]	@ (800f620 <tx_control+0x1858>)
 800f318:	4abf      	ldr	r2, [pc, #764]	@ (800f618 <tx_control+0x1850>)
 800f31a:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl [140];
 800f31c:	4bc1      	ldr	r3, [pc, #772]	@ (800f624 <tx_control+0x185c>)
 800f31e:	4ac2      	ldr	r2, [pc, #776]	@ (800f628 <tx_control+0x1860>)
 800f320:	601a      	str	r2, [r3, #0]
	    blockSizeTX = 140;   //4 bytes ChecksumblockSizeTX = 25;   //4 bytes Checksum
 800f322:	4bc2      	ldr	r3, [pc, #776]	@ (800f62c <tx_control+0x1864>)
 800f324:	228c      	movs	r2, #140	@ 0x8c
 800f326:	701a      	strb	r2, [r3, #0]
		flagsTX [2] = 0;						// Indica que no hay que transmitir Header
 800f328:	4bc1      	ldr	r3, [pc, #772]	@ (800f630 <tx_control+0x1868>)
 800f32a:	2200      	movs	r2, #0
 800f32c:	709a      	strb	r2, [r3, #2]
		flagsTX [3] = 1;						// evita enviar chksum
 800f32e:	4bc0      	ldr	r3, [pc, #768]	@ (800f630 <tx_control+0x1868>)
 800f330:	2201      	movs	r2, #1
 800f332:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;						// listo para mandar transmisin
 800f334:	4bbf      	ldr	r3, [pc, #764]	@ (800f634 <tx_control+0x186c>)
 800f336:	2255      	movs	r2, #85	@ 0x55
 800f338:	701a      	strb	r2, [r3, #0]
		codeTX = 0x00;
 800f33a:	4bbf      	ldr	r3, [pc, #764]	@ (800f638 <tx_control+0x1870>)
 800f33c:	2200      	movs	r2, #0
 800f33e:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;		//jp		end_tx_control
 800f340:	f000 fed1 	bl	80100e6 <tx_control+0x231e>
				goto 	verifica_version2;		//jreq	verifica_version2
 800f344:	46c0      	nop			@ (mov r8, r8)
			if (RxBuffer_Ble[126] == reePlantilla[eeversion2]){
 800f346:	4bbd      	ldr	r3, [pc, #756]	@ (800f63c <tx_control+0x1874>)
 800f348:	227e      	movs	r2, #126	@ 0x7e
 800f34a:	5c9a      	ldrb	r2, [r3, r2]
 800f34c:	4bb0      	ldr	r3, [pc, #704]	@ (800f610 <tx_control+0x1848>)
 800f34e:	217c      	movs	r1, #124	@ 0x7c
 800f350:	5c5b      	ldrb	r3, [r3, r1]
 800f352:	429a      	cmp	r2, r3
 800f354:	d159      	bne.n	800f40a <tx_control+0x1642>
				goto 	verifica_version3;		//jreq	verifica_version3
 800f356:	46c0      	nop			@ (mov r8, r8)
			if(RxBuffer_Ble[2] != 0xAA ){		// agrega offset para primer dato de seguridad
 800f358:	4bb8      	ldr	r3, [pc, #736]	@ (800f63c <tx_control+0x1874>)
 800f35a:	789b      	ldrb	r3, [r3, #2]
 800f35c:	2baa      	cmp	r3, #170	@ 0xaa
 800f35e:	d156      	bne.n	800f40e <tx_control+0x1646>
			if(RxBuffer_Ble[67] != 0x66){		// agrega offset para segundo dato de seguridad
 800f360:	4bb6      	ldr	r3, [pc, #728]	@ (800f63c <tx_control+0x1874>)
 800f362:	2243      	movs	r2, #67	@ 0x43
 800f364:	5c9b      	ldrb	r3, [r3, r2]
 800f366:	2b66      	cmp	r3, #102	@ 0x66
 800f368:	d153      	bne.n	800f412 <tx_control+0x164a>
			if(RxBuffer_Ble[129] != 0xCC){		// agrega offset para tercer dato de seguridad
 800f36a:	4bb4      	ldr	r3, [pc, #720]	@ (800f63c <tx_control+0x1874>)
 800f36c:	2281      	movs	r2, #129	@ 0x81
 800f36e:	5c9b      	ldrb	r3, [r3, r2]
 800f370:	2bcc      	cmp	r3, #204	@ 0xcc
 800f372:	d150      	bne.n	800f416 <tx_control+0x164e>
			chksum_32_HW_LW = 0;					// limpia registros de checksum
 800f374:	4ba7      	ldr	r3, [pc, #668]	@ (800f614 <tx_control+0x184c>)
 800f376:	2200      	movs	r2, #0
 800f378:	601a      	str	r2, [r3, #0]
			point_X = &RxBuffer_Ble[0];			// carga direccin del buffer a calcular chksum
 800f37a:	4bb0      	ldr	r3, [pc, #704]	@ (800f63c <tx_control+0x1874>)
 800f37c:	657b      	str	r3, [r7, #84]	@ 0x54
			buildChksumBloq (point_X, 130);			// tamao del bloque a calcular el chksum
 800f37e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f380:	2182      	movs	r1, #130	@ 0x82
 800f382:	0018      	movs	r0, r3
 800f384:	f7f7 fe56 	bl	8007034 <buildChksumBloq>
			uint32_t chksum_to_compare = 0;
 800f388:	2300      	movs	r3, #0
 800f38a:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[130])  <<24;
 800f38c:	4bab      	ldr	r3, [pc, #684]	@ (800f63c <tx_control+0x1874>)
 800f38e:	2282      	movs	r2, #130	@ 0x82
 800f390:	5c9b      	ldrb	r3, [r3, r2]
 800f392:	061b      	lsls	r3, r3, #24
 800f394:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[131]) <<16;
 800f396:	4ba9      	ldr	r3, [pc, #676]	@ (800f63c <tx_control+0x1874>)
 800f398:	2283      	movs	r2, #131	@ 0x83
 800f39a:	5c9b      	ldrb	r3, [r3, r2]
 800f39c:	041b      	lsls	r3, r3, #16
 800f39e:	68ba      	ldr	r2, [r7, #8]
 800f3a0:	18d3      	adds	r3, r2, r3
 800f3a2:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[132]) <<8;
 800f3a4:	4ba5      	ldr	r3, [pc, #660]	@ (800f63c <tx_control+0x1874>)
 800f3a6:	2284      	movs	r2, #132	@ 0x84
 800f3a8:	5c9b      	ldrb	r3, [r3, r2]
 800f3aa:	021b      	lsls	r3, r3, #8
 800f3ac:	68ba      	ldr	r2, [r7, #8]
 800f3ae:	18d3      	adds	r3, r2, r3
 800f3b0:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[133]);
 800f3b2:	4ba2      	ldr	r3, [pc, #648]	@ (800f63c <tx_control+0x1874>)
 800f3b4:	2285      	movs	r2, #133	@ 0x85
 800f3b6:	5c9b      	ldrb	r3, [r3, r2]
 800f3b8:	001a      	movs	r2, r3
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	189b      	adds	r3, r3, r2
 800f3be:	60bb      	str	r3, [r7, #8]
			if (chksum_32_HW_LW != chksum_to_compare){
 800f3c0:	4b94      	ldr	r3, [pc, #592]	@ (800f614 <tx_control+0x184c>)
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	68ba      	ldr	r2, [r7, #8]
 800f3c6:	429a      	cmp	r2, r3
 800f3c8:	d127      	bne.n	800f41a <tx_control+0x1652>
write_param:
 800f3ca:	46c0      	nop			@ (mov r8, r8)
			ProgMemCode = 0x55;							//	mov		ProgMemCode,#$55;			/ Indica que se va a grabar bloque de EEPROM
 800f3cc:	4b9c      	ldr	r3, [pc, #624]	@ (800f640 <tx_control+0x1878>)
 800f3ce:	2255      	movs	r2, #85	@ 0x55
 800f3d0:	701a      	strb	r2, [r3, #0]
			point_X = &RxBuffer_Ble[0];					// apunta al buffer de datos RECIBIDOS
 800f3d2:	4b9a      	ldr	r3, [pc, #616]	@ (800f63c <tx_control+0x1874>)
 800f3d4:	657b      	str	r3, [r7, #84]	@ 0x54
			point_X++;
 800f3d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3d8:	3301      	adds	r3, #1
 800f3da:	657b      	str	r3, [r7, #84]	@ 0x54
			point_X++;
 800f3dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3de:	3301      	adds	r3, #1
 800f3e0:	657b      	str	r3, [r7, #84]	@ 0x54
			dataPointer =	point_X;	// LDW		dataPointer,X
 800f3e2:	4b98      	ldr	r3, [pc, #608]	@ (800f644 <tx_control+0x187c>)
 800f3e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f3e6:	601a      	str	r2, [r3, #0]
			dirPointer =  &eePlantilla [eedato_seg1];	// LDW		dirPointer,X
 800f3e8:	4b97      	ldr	r3, [pc, #604]	@ (800f648 <tx_control+0x1880>)
 800f3ea:	4a98      	ldr	r2, [pc, #608]	@ (800f64c <tx_control+0x1884>)
 800f3ec:	601a      	str	r2, [r3, #0]
			GRABA_BLOCK();			//	GRABA_BLOQUE(point_X , point_Y);  , Cambia para ser Compatible con ASM
 800f3ee:	f7f8 f8f7 	bl	80075e0 <GRABA_BLOCK>
			Bloque_handshake[comando1] =	0xF1;	//mov		comando1,#$F1
 800f3f2:	4b97      	ldr	r3, [pc, #604]	@ (800f650 <tx_control+0x1888>)
 800f3f4:	22f1      	movs	r2, #241	@ 0xf1
 800f3f6:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] =	0x3D;	//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800f3f8:	4b95      	ldr	r3, [pc, #596]	@ (800f650 <tx_control+0x1888>)
 800f3fa:	223d      	movs	r2, #61	@ 0x3d
 800f3fc:	705a      	strb	r2, [r3, #1]
			flagsTX[5]=1;						// bset 	flagsTX,#5;						/ inidca que hay que reiniciar el control.
 800f3fe:	4b8c      	ldr	r3, [pc, #560]	@ (800f630 <tx_control+0x1868>)
 800f400:	2201      	movs	r2, #1
 800f402:	715a      	strb	r2, [r3, #5]
			goto	ok_writeParam;				//jp		ok_writeParam
 800f404:	e010      	b.n	800f428 <tx_control+0x1660>
			goto	no_writeParam;				//jp		no_writeParam
 800f406:	46c0      	nop			@ (mov r8, r8)
 800f408:	e008      	b.n	800f41c <tx_control+0x1654>
			goto	no_writeParam;				//jp		no_writeParam
 800f40a:	46c0      	nop			@ (mov r8, r8)
 800f40c:	e006      	b.n	800f41c <tx_control+0x1654>
				goto	no_writeParam;			//jrne	no_writeParam
 800f40e:	46c0      	nop			@ (mov r8, r8)
 800f410:	e004      	b.n	800f41c <tx_control+0x1654>
				goto	no_writeParam;			//jrne	no_writeParam
 800f412:	46c0      	nop			@ (mov r8, r8)
 800f414:	e002      	b.n	800f41c <tx_control+0x1654>
				goto	no_writeParam;			//jrne	no_writeParam
 800f416:	46c0      	nop			@ (mov r8, r8)
 800f418:	e000      	b.n	800f41c <tx_control+0x1654>
				goto	no_writeParam;		//jrne	no_writeParam;				/ si no iguales sal si grabar parmetros
 800f41a:	46c0      	nop			@ (mov r8, r8)
			Bloque_handshake[0] =  0xF1;	//mov		comando1,#$F1
 800f41c:	4b8c      	ldr	r3, [pc, #560]	@ (800f650 <tx_control+0x1888>)
 800f41e:	22f1      	movs	r2, #241	@ 0xf1
 800f420:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[1] =  0x3E;	//mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f422:	4b8b      	ldr	r3, [pc, #556]	@ (800f650 <tx_control+0x1888>)
 800f424:	223e      	movs	r2, #62	@ 0x3e
 800f426:	705a      	strb	r2, [r3, #1]
			pointTx = &Bloque_handshake[comando1];
 800f428:	4b7c      	ldr	r3, [pc, #496]	@ (800f61c <tx_control+0x1854>)
 800f42a:	4a89      	ldr	r2, [pc, #548]	@ (800f650 <tx_control+0x1888>)
 800f42c:	601a      	str	r2, [r3, #0]
			pointInitTx = &Bloque_handshake[comando1];
 800f42e:	4b7c      	ldr	r3, [pc, #496]	@ (800f620 <tx_control+0x1858>)
 800f430:	4a87      	ldr	r2, [pc, #540]	@ (800f650 <tx_control+0x1888>)
 800f432:	601a      	str	r2, [r3, #0]
			pointEndTx = &Bloque_handshake [comando2];
 800f434:	4b7b      	ldr	r3, [pc, #492]	@ (800f624 <tx_control+0x185c>)
 800f436:	4a87      	ldr	r2, [pc, #540]	@ (800f654 <tx_control+0x188c>)
 800f438:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;   //4 bytes ChecksumblockSizeTX = 25;   //4 bytes Checksum
 800f43a:	4b7c      	ldr	r3, [pc, #496]	@ (800f62c <tx_control+0x1864>)
 800f43c:	2202      	movs	r2, #2
 800f43e:	701a      	strb	r2, [r3, #0]
			flagsTX [3] = 1;						// bset	flagsTX,#3;						// evita que se mande checksum
 800f440:	4b7b      	ldr	r3, [pc, #492]	@ (800f630 <tx_control+0x1868>)
 800f442:	2201      	movs	r2, #1
 800f444:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;						// listo para mandar transmisin
 800f446:	4b7b      	ldr	r3, [pc, #492]	@ (800f634 <tx_control+0x186c>)
 800f448:	2255      	movs	r2, #85	@ 0x55
 800f44a:	701a      	strb	r2, [r3, #0]
			codeTX = 0x00;
 800f44c:	4b7a      	ldr	r3, [pc, #488]	@ (800f638 <tx_control+0x1870>)
 800f44e:	2200      	movs	r2, #0
 800f450:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 800f452:	f000 fe48 	bl	80100e6 <tx_control+0x231e>
				goto rx_firmware01;
 800f456:	46c0      	nop			@ (mov r8, r8)
			if(flagsRxFirm[1]){		// btjt	flagsRxFirm,#1,rxBloqFirm; / Ya se sabe cuantos bloques se van a recibir ? S, ve a recibir bloques
 800f458:	4b7f      	ldr	r3, [pc, #508]	@ (800f658 <tx_control+0x1890>)
 800f45a:	785b      	ldrb	r3, [r3, #1]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d13c      	bne.n	800f4da <tx_control+0x1712>
rx_numBloqFirm:
 800f460:	46c0      	nop			@ (mov r8, r8)
			if(codeTX==0x49){
 800f462:	4b75      	ldr	r3, [pc, #468]	@ (800f638 <tx_control+0x1870>)
 800f464:	781b      	ldrb	r3, [r3, #0]
 800f466:	2b49      	cmp	r3, #73	@ 0x49
 800f468:	d000      	beq.n	800f46c <tx_control+0x16a4>
 800f46a:	e19b      	b.n	800f7a4 <tx_control+0x19dc>
				goto rx_numBloqFirm_01;
 800f46c:	46c0      	nop			@ (mov r8, r8)
			numBloqFirm = (RxBuffer_Ble[2] << 8) | RxBuffer_Ble[3];  //Num de bloques fw de 16 bits
 800f46e:	4b73      	ldr	r3, [pc, #460]	@ (800f63c <tx_control+0x1874>)
 800f470:	789b      	ldrb	r3, [r3, #2]
 800f472:	b21b      	sxth	r3, r3
 800f474:	021b      	lsls	r3, r3, #8
 800f476:	b21a      	sxth	r2, r3
 800f478:	4b70      	ldr	r3, [pc, #448]	@ (800f63c <tx_control+0x1874>)
 800f47a:	78db      	ldrb	r3, [r3, #3]
 800f47c:	b21b      	sxth	r3, r3
 800f47e:	4313      	orrs	r3, r2
 800f480:	b21b      	sxth	r3, r3
 800f482:	b29a      	uxth	r2, r3
 800f484:	4b75      	ldr	r3, [pc, #468]	@ (800f65c <tx_control+0x1894>)
 800f486:	801a      	strh	r2, [r3, #0]
			cntBloqFirm = 0;		//clr		cntBloqFirm;					/ reinicia el contador de bloques recibidos
 800f488:	4b75      	ldr	r3, [pc, #468]	@ (800f660 <tx_control+0x1898>)
 800f48a:	2200      	movs	r2, #0
 800f48c:	801a      	strh	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1;		//mov		comando1,#$F1
 800f48e:	4b75      	ldr	r3, [pc, #468]	@ (800f664 <tx_control+0x189c>)
 800f490:	22f1      	movs	r2, #241	@ 0xf1
 800f492:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x07;		// mov		comando2,#$07;				/ indica que est listo para la recepcin de los bloques del firmware
 800f494:	4b73      	ldr	r3, [pc, #460]	@ (800f664 <tx_control+0x189c>)
 800f496:	2207      	movs	r2, #7
 800f498:	705a      	strb	r2, [r3, #1]
			flagsRxFirm[1]=1;					// bset	flagsRxFirm,#1;				/ indica que se recibieron el nmero de paquetes
 800f49a:	4b6f      	ldr	r3, [pc, #444]	@ (800f658 <tx_control+0x1890>)
 800f49c:	2201      	movs	r2, #1
 800f49e:	705a      	strb	r2, [r3, #1]
			chksumFirm_HW_LW=0;						// ldw		chksumFirm_LW,X;			/ limpia registros de checksum general del Firmware
 800f4a0:	4b71      	ldr	r3, [pc, #452]	@ (800f668 <tx_control+0x18a0>)
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	601a      	str	r2, [r3, #0]
			pointTx = &BloqDatalooger[comando1];
 800f4a6:	4b5d      	ldr	r3, [pc, #372]	@ (800f61c <tx_control+0x1854>)
 800f4a8:	4a6e      	ldr	r2, [pc, #440]	@ (800f664 <tx_control+0x189c>)
 800f4aa:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800f4ac:	4b5c      	ldr	r3, [pc, #368]	@ (800f620 <tx_control+0x1858>)
 800f4ae:	4a6d      	ldr	r2, [pc, #436]	@ (800f664 <tx_control+0x189c>)
 800f4b0:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];
 800f4b2:	4b5c      	ldr	r3, [pc, #368]	@ (800f624 <tx_control+0x185c>)
 800f4b4:	4a6d      	ldr	r2, [pc, #436]	@ (800f66c <tx_control+0x18a4>)
 800f4b6:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;						// mov		blockSizeTX,#2
 800f4b8:	4b5c      	ldr	r3, [pc, #368]	@ (800f62c <tx_control+0x1864>)
 800f4ba:	2202      	movs	r2, #2
 800f4bc:	701a      	strb	r2, [r3, #0]
			flagsTX[3]=1;						// bset	flagsTX,#3;						/ evita que se mande checksum
 800f4be:	4b5c      	ldr	r3, [pc, #368]	@ (800f630 <tx_control+0x1868>)
 800f4c0:	2201      	movs	r2, #1
 800f4c2:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;							// mov		keyTx,#$55;						/ listo para mandar transmisin
 800f4c4:	4b5b      	ldr	r3, [pc, #364]	@ (800f634 <tx_control+0x186c>)
 800f4c6:	2255      	movs	r2, #85	@ 0x55
 800f4c8:	701a      	strb	r2, [r3, #0]
			codeTX = 0;								// clr		codeTX;
 800f4ca:	4b5b      	ldr	r3, [pc, #364]	@ (800f638 <tx_control+0x1870>)
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	701a      	strb	r2, [r3, #0]
			timeOutRx = 5;
 800f4d0:	4b67      	ldr	r3, [pc, #412]	@ (800f670 <tx_control+0x18a8>)
 800f4d2:	2205      	movs	r2, #5
 800f4d4:	701a      	strb	r2, [r3, #0]
			goto end_tx_control; 					//jp		end_tx_control
 800f4d6:	f000 fe06 	bl	80100e6 <tx_control+0x231e>
				goto rxBloqFirm;
 800f4da:	46c0      	nop			@ (mov r8, r8)
			if (flagsRxFirm[2]){// btjt	flagsRxFirm,#2,rxBloqFirm_01
 800f4dc:	4b5e      	ldr	r3, [pc, #376]	@ (800f658 <tx_control+0x1890>)
 800f4de:	789b      	ldrb	r3, [r3, #2]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d101      	bne.n	800f4e8 <tx_control+0x1720>
 800f4e4:	f000 fdfe 	bl	80100e4 <tx_control+0x231c>
				goto rxBloqFirm_01;
 800f4e8:	46c0      	nop			@ (mov r8, r8)
			flagsRxFirm[2]=0; // bres	flagsRxFirm,#2;				/ borra bandera de paquete recibido
 800f4ea:	4b5b      	ldr	r3, [pc, #364]	@ (800f658 <tx_control+0x1890>)
 800f4ec:	2200      	movs	r2, #0
 800f4ee:	709a      	strb	r2, [r3, #2]
			chksum_32_HW_LW=0;		// ldw		chksum_LW,X;					/ limpia registros de checksum
 800f4f0:	4b48      	ldr	r3, [pc, #288]	@ (800f614 <tx_control+0x184c>)
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	601a      	str	r2, [r3, #0]
			wreg = 0;// clr		wreg
 800f4f6:	4b5f      	ldr	r3, [pc, #380]	@ (800f674 <tx_control+0x18ac>)
 800f4f8:	2200      	movs	r2, #0
 800f4fa:	701a      	strb	r2, [r3, #0]
			cksum_aux = 0;
 800f4fc:	4b5e      	ldr	r3, [pc, #376]	@ (800f678 <tx_control+0x18b0>)
 800f4fe:	2200      	movs	r2, #0
 800f500:	601a      	str	r2, [r3, #0]
			build_chksum(RxBuffer_Ble[wreg]); // call	build_chksum;	/ ve calculando el checksum
 800f502:	4b5c      	ldr	r3, [pc, #368]	@ (800f674 <tx_control+0x18ac>)
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	001a      	movs	r2, r3
 800f508:	4b4c      	ldr	r3, [pc, #304]	@ (800f63c <tx_control+0x1874>)
 800f50a:	5c9b      	ldrb	r3, [r3, r2]
 800f50c:	0018      	movs	r0, r3
 800f50e:	f7f8 f853 	bl	80075b8 <build_chksum>
			wreg++;			// inc		wreg
 800f512:	4b58      	ldr	r3, [pc, #352]	@ (800f674 <tx_control+0x18ac>)
 800f514:	781b      	ldrb	r3, [r3, #0]
 800f516:	3301      	adds	r3, #1
 800f518:	b2da      	uxtb	r2, r3
 800f51a:	4b56      	ldr	r3, [pc, #344]	@ (800f674 <tx_control+0x18ac>)
 800f51c:	701a      	strb	r2, [r3, #0]
			if(wreg<128){
 800f51e:	4b55      	ldr	r3, [pc, #340]	@ (800f674 <tx_control+0x18ac>)
 800f520:	781b      	ldrb	r3, [r3, #0]
 800f522:	b25b      	sxtb	r3, r3
 800f524:	2b00      	cmp	r3, #0
 800f526:	db00      	blt.n	800f52a <tx_control+0x1762>
				goto load_bloqFirm;
 800f528:	e7eb      	b.n	800f502 <tx_control+0x173a>
			cksum_aux = (RxBuffer_Ble[128] << 24) | (RxBuffer_Ble[129] << 16) |(RxBuffer_Ble[130] << 8) | RxBuffer_Ble[131];
 800f52a:	4b44      	ldr	r3, [pc, #272]	@ (800f63c <tx_control+0x1874>)
 800f52c:	2280      	movs	r2, #128	@ 0x80
 800f52e:	5c9b      	ldrb	r3, [r3, r2]
 800f530:	061a      	lsls	r2, r3, #24
 800f532:	4b42      	ldr	r3, [pc, #264]	@ (800f63c <tx_control+0x1874>)
 800f534:	2181      	movs	r1, #129	@ 0x81
 800f536:	5c5b      	ldrb	r3, [r3, r1]
 800f538:	041b      	lsls	r3, r3, #16
 800f53a:	431a      	orrs	r2, r3
 800f53c:	4b3f      	ldr	r3, [pc, #252]	@ (800f63c <tx_control+0x1874>)
 800f53e:	2182      	movs	r1, #130	@ 0x82
 800f540:	5c5b      	ldrb	r3, [r3, r1]
 800f542:	021b      	lsls	r3, r3, #8
 800f544:	4313      	orrs	r3, r2
 800f546:	4a3d      	ldr	r2, [pc, #244]	@ (800f63c <tx_control+0x1874>)
 800f548:	2183      	movs	r1, #131	@ 0x83
 800f54a:	5c52      	ldrb	r2, [r2, r1]
 800f54c:	4313      	orrs	r3, r2
 800f54e:	001a      	movs	r2, r3
 800f550:	4b49      	ldr	r3, [pc, #292]	@ (800f678 <tx_control+0x18b0>)
 800f552:	601a      	str	r2, [r3, #0]
			if(cksum_aux != chksum_32_HW_LW){
 800f554:	4b48      	ldr	r3, [pc, #288]	@ (800f678 <tx_control+0x18b0>)
 800f556:	681a      	ldr	r2, [r3, #0]
 800f558:	4b2e      	ldr	r3, [pc, #184]	@ (800f614 <tx_control+0x184c>)
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	429a      	cmp	r2, r3
 800f55e:	d14a      	bne.n	800f5f6 <tx_control+0x182e>
			chksumFirm_HW_LW += chksum_32_HW_LW; // 							ldw		chksumFirm_LW,X;			/ fuarda el checksum general calculado hasta ahora
 800f560:	4b41      	ldr	r3, [pc, #260]	@ (800f668 <tx_control+0x18a0>)
 800f562:	681a      	ldr	r2, [r3, #0]
 800f564:	4b2b      	ldr	r3, [pc, #172]	@ (800f614 <tx_control+0x184c>)
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	18d2      	adds	r2, r2, r3
 800f56a:	4b3f      	ldr	r3, [pc, #252]	@ (800f668 <tx_control+0x18a0>)
 800f56c:	601a      	str	r2, [r3, #0]
			if(direccion_fw >= 0x803F000){    //Parche para borrar loggger y resetear si hay algun error en tratar de escribir en un lugar de memoria incorrecto
 800f56e:	4b43      	ldr	r3, [pc, #268]	@ (800f67c <tx_control+0x18b4>)
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	4a43      	ldr	r2, [pc, #268]	@ (800f680 <tx_control+0x18b8>)
 800f574:	4293      	cmp	r3, r2
 800f576:	d903      	bls.n	800f580 <tx_control+0x17b8>
				clean_logger();
 800f578:	f002 fa14 	bl	80119a4 <clean_logger>
				NVIC_SystemReset();
 800f57c:	f7fe fc12 	bl	800dda4 <__NVIC_SystemReset>
			if(contador_bloques_fw == 16)
 800f580:	4b40      	ldr	r3, [pc, #256]	@ (800f684 <tx_control+0x18bc>)
 800f582:	781b      	ldrb	r3, [r3, #0]
 800f584:	2b10      	cmp	r3, #16
 800f586:	d107      	bne.n	800f598 <tx_control+0x17d0>
				borra_pagina_logger(pagina_borrado);
 800f588:	4b3f      	ldr	r3, [pc, #252]	@ (800f688 <tx_control+0x18c0>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	0018      	movs	r0, r3
 800f58e:	f001 ff4b 	bl	8011428 <borra_pagina_logger>
				contador_bloques_fw = 0;
 800f592:	4b3c      	ldr	r3, [pc, #240]	@ (800f684 <tx_control+0x18bc>)
 800f594:	2200      	movs	r2, #0
 800f596:	701a      	strb	r2, [r3, #0]
			contador_bloques_fw++;
 800f598:	4b3a      	ldr	r3, [pc, #232]	@ (800f684 <tx_control+0x18bc>)
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	3301      	adds	r3, #1
 800f59e:	b2da      	uxtb	r2, r3
 800f5a0:	4b38      	ldr	r3, [pc, #224]	@ (800f684 <tx_control+0x18bc>)
 800f5a2:	701a      	strb	r2, [r3, #0]
			graba_bloque_fw();
 800f5a4:	f001 ff70 	bl	8011488 <graba_bloque_fw>
			timeoutRXFw = 0;
 800f5a8:	4b38      	ldr	r3, [pc, #224]	@ (800f68c <tx_control+0x18c4>)
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	801a      	strh	r2, [r3, #0]
			cntBloqFirm++;// inc		cntBloqFirm;					/ incrmenta el contador de datos recibidos
 800f5ae:	4b2c      	ldr	r3, [pc, #176]	@ (800f660 <tx_control+0x1898>)
 800f5b0:	881b      	ldrh	r3, [r3, #0]
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	b29a      	uxth	r2, r3
 800f5b6:	4b2a      	ldr	r3, [pc, #168]	@ (800f660 <tx_control+0x1898>)
 800f5b8:	801a      	strh	r2, [r3, #0]
			if(cntBloqFirm != numBloqFirm){//jrne	rxFirm_noComplete
 800f5ba:	4b29      	ldr	r3, [pc, #164]	@ (800f660 <tx_control+0x1898>)
 800f5bc:	881a      	ldrh	r2, [r3, #0]
 800f5be:	4b27      	ldr	r3, [pc, #156]	@ (800f65c <tx_control+0x1894>)
 800f5c0:	881b      	ldrh	r3, [r3, #0]
 800f5c2:	429a      	cmp	r2, r3
 800f5c4:	d10c      	bne.n	800f5e0 <tx_control+0x1818>
			flagsRxFirm[3]=1;// bset 	flagsRxFirm,#3;				/ indica que ya se recibieron todos los paquetes
 800f5c6:	4b24      	ldr	r3, [pc, #144]	@ (800f658 <tx_control+0x1890>)
 800f5c8:	2201      	movs	r2, #1
 800f5ca:	70da      	strb	r2, [r3, #3]
			direccion_fw = 0x8020000;
 800f5cc:	4b2b      	ldr	r3, [pc, #172]	@ (800f67c <tx_control+0x18b4>)
 800f5ce:	4a30      	ldr	r2, [pc, #192]	@ (800f690 <tx_control+0x18c8>)
 800f5d0:	601a      	str	r2, [r3, #0]
			pagina_borrado = 64;
 800f5d2:	4b2d      	ldr	r3, [pc, #180]	@ (800f688 <tx_control+0x18c0>)
 800f5d4:	2240      	movs	r2, #64	@ 0x40
 800f5d6:	601a      	str	r2, [r3, #0]
			contador_bloques_fw = 16;
 800f5d8:	4b2a      	ldr	r3, [pc, #168]	@ (800f684 <tx_control+0x18bc>)
 800f5da:	2210      	movs	r2, #16
 800f5dc:	701a      	strb	r2, [r3, #0]
 800f5de:	e000      	b.n	800f5e2 <tx_control+0x181a>
				goto rxFirm_noComplete ;
 800f5e0:	46c0      	nop			@ (mov r8, r8)
			BloqDatalooger[comando1] = 0xF1;	// mov		comando1,#$F1
 800f5e2:	4b20      	ldr	r3, [pc, #128]	@ (800f664 <tx_control+0x189c>)
 800f5e4:	22f1      	movs	r2, #241	@ 0xf1
 800f5e6:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800f5e8:	4b1e      	ldr	r3, [pc, #120]	@ (800f664 <tx_control+0x189c>)
 800f5ea:	223d      	movs	r2, #61	@ 0x3d
 800f5ec:	705a      	strb	r2, [r3, #1]
			timeOutRx=5;				// mov		timeOutRx,#5;					/ carga time out para recibir respuestas
 800f5ee:	4b20      	ldr	r3, [pc, #128]	@ (800f670 <tx_control+0x18a8>)
 800f5f0:	2205      	movs	r2, #5
 800f5f2:	701a      	strb	r2, [r3, #0]
			goto ok_writeBloqFirm; 							// jp		ok_writeBloqFirm
 800f5f4:	e05e      	b.n	800f6b4 <tx_control+0x18ec>
				goto no_writeBloqFirm;
 800f5f6:	46c0      	nop			@ (mov r8, r8)
			BloqDatalooger[comando1]=0xF1;	//mov		comando1,#$F1
 800f5f8:	4b1a      	ldr	r3, [pc, #104]	@ (800f664 <tx_control+0x189c>)
 800f5fa:	22f1      	movs	r2, #241	@ 0xf1
 800f5fc:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2]=0x3E;	// mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f5fe:	4b19      	ldr	r3, [pc, #100]	@ (800f664 <tx_control+0x189c>)
 800f600:	223e      	movs	r2, #62	@ 0x3e
 800f602:	705a      	strb	r2, [r3, #1]
			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f604:	2300      	movs	r3, #0
 800f606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f608:	e04c      	b.n	800f6a4 <tx_control+0x18dc>
 800f60a:	46c0      	nop			@ (mov r8, r8)
 800f60c:	20002060 	.word	0x20002060
 800f610:	20000cac 	.word	0x20000cac
 800f614:	20001ee8 	.word	0x20001ee8
 800f618:	20002058 	.word	0x20002058
 800f61c:	20001ec8 	.word	0x20001ec8
 800f620:	20001ec0 	.word	0x20001ec0
 800f624:	20001ec4 	.word	0x20001ec4
 800f628:	200020e4 	.word	0x200020e4
 800f62c:	20001ee4 	.word	0x20001ee4
 800f630:	20001ed0 	.word	0x20001ed0
 800f634:	20001ecd 	.word	0x20001ecd
 800f638:	20001ed8 	.word	0x20001ed8
 800f63c:	20000988 	.word	0x20000988
 800f640:	20000e38 	.word	0x20000e38
 800f644:	20000e40 	.word	0x20000e40
 800f648:	20000e3c 	.word	0x20000e3c
 800f64c:	0803f000 	.word	0x0803f000
 800f650:	20001e94 	.word	0x20001e94
 800f654:	20001e95 	.word	0x20001e95
 800f658:	20001f90 	.word	0x20001f90
 800f65c:	20001f84 	.word	0x20001f84
 800f660:	20001f86 	.word	0x20001f86
 800f664:	20001e68 	.word	0x20001e68
 800f668:	20001f88 	.word	0x20001f88
 800f66c:	20001e69 	.word	0x20001e69
 800f670:	20001f9a 	.word	0x20001f9a
 800f674:	20000b70 	.word	0x20000b70
 800f678:	20002228 	.word	0x20002228
 800f67c:	2000027c 	.word	0x2000027c
 800f680:	0803efff 	.word	0x0803efff
 800f684:	20000280 	.word	0x20000280
 800f688:	20000278 	.word	0x20000278
 800f68c:	200021d8 	.word	0x200021d8
 800f690:	08020000 	.word	0x08020000
				flagsRxFirm[i]=0;
 800f694:	4ada      	ldr	r2, [pc, #872]	@ (800fa00 <tx_control+0x1c38>)
 800f696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f698:	18d3      	adds	r3, r2, r3
 800f69a:	2200      	movs	r2, #0
 800f69c:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f69e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6a0:	3301      	adds	r3, #1
 800f6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f6a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6a6:	2b07      	cmp	r3, #7
 800f6a8:	ddf4      	ble.n	800f694 <tx_control+0x18cc>
			codeTX = 0;						// clr		codeTX;								/ ignora comandos si es que se producieron
 800f6aa:	4bd6      	ldr	r3, [pc, #856]	@ (800fa04 <tx_control+0x1c3c>)
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	701a      	strb	r2, [r3, #0]
			reinicio_valores_act_fw();
 800f6b0:	f002 f936 	bl	8011920 <reinicio_valores_act_fw>
			pointTx = &BloqDatalooger[comando1]; 	// ldw		pointTx,X
 800f6b4:	4bd4      	ldr	r3, [pc, #848]	@ (800fa08 <tx_control+0x1c40>)
 800f6b6:	4ad5      	ldr	r2, [pc, #852]	@ (800fa0c <tx_control+0x1c44>)
 800f6b8:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800f6ba:	4bd5      	ldr	r3, [pc, #852]	@ (800fa10 <tx_control+0x1c48>)
 800f6bc:	4ad3      	ldr	r2, [pc, #844]	@ (800fa0c <tx_control+0x1c44>)
 800f6be:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800f6c0:	4bd4      	ldr	r3, [pc, #848]	@ (800fa14 <tx_control+0x1c4c>)
 800f6c2:	4ad5      	ldr	r2, [pc, #852]	@ (800fa18 <tx_control+0x1c50>)
 800f6c4:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;				// mov		blockSizeTX,#2
 800f6c6:	4bd5      	ldr	r3, [pc, #852]	@ (800fa1c <tx_control+0x1c54>)
 800f6c8:	2202      	movs	r2, #2
 800f6ca:	701a      	strb	r2, [r3, #0]
			flagsTX[3]=1;	// bset	flagsTX,#3;						/ evita que se mande checksum
 800f6cc:	4bd4      	ldr	r3, [pc, #848]	@ (800fa20 <tx_control+0x1c58>)
 800f6ce:	2201      	movs	r2, #1
 800f6d0:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;	// mov		keyTx,#$55;						/ listo para mandar transmisin
 800f6d2:	4bd4      	ldr	r3, [pc, #848]	@ (800fa24 <tx_control+0x1c5c>)
 800f6d4:	2255      	movs	r2, #85	@ 0x55
 800f6d6:	701a      	strb	r2, [r3, #0]
			codeTX = 0;		// clr		codeTX;
 800f6d8:	4bca      	ldr	r3, [pc, #808]	@ (800fa04 <tx_control+0x1c3c>)
 800f6da:	2200      	movs	r2, #0
 800f6dc:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;
 800f6de:	f000 fd02 	bl	80100e6 <tx_control+0x231e>
			goto rxChkFirm;				// jp		rxChkFirm;
 800f6e2:	46c0      	nop			@ (mov r8, r8)
			cksum_gral_aux = 0;
 800f6e4:	4bd0      	ldr	r3, [pc, #832]	@ (800fa28 <tx_control+0x1c60>)
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	601a      	str	r2, [r3, #0]
			if(flagsRxFirm[4]){//	btjt	flagsRxFirm,#4,end_rx_firmware; se recibi fimware con xito, no realices nada ms
 800f6ea:	4bc5      	ldr	r3, [pc, #788]	@ (800fa00 <tx_control+0x1c38>)
 800f6ec:	791b      	ldrb	r3, [r3, #4]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d15b      	bne.n	800f7aa <tx_control+0x19e2>
			if(codeTX != 0x4A){//				jrne	end_rx_firmware
 800f6f2:	4bc4      	ldr	r3, [pc, #784]	@ (800fa04 <tx_control+0x1c3c>)
 800f6f4:	781b      	ldrb	r3, [r3, #0]
 800f6f6:	2b4a      	cmp	r3, #74	@ 0x4a
 800f6f8:	d15a      	bne.n	800f7b0 <tx_control+0x19e8>
			cksum_gral_aux = (RxBuffer_Ble[2] << 24) | (RxBuffer_Ble[3] << 16) | (RxBuffer_Ble[4] << 8) | RxBuffer_Ble[5];
 800f6fa:	4bcc      	ldr	r3, [pc, #816]	@ (800fa2c <tx_control+0x1c64>)
 800f6fc:	789b      	ldrb	r3, [r3, #2]
 800f6fe:	061a      	lsls	r2, r3, #24
 800f700:	4bca      	ldr	r3, [pc, #808]	@ (800fa2c <tx_control+0x1c64>)
 800f702:	78db      	ldrb	r3, [r3, #3]
 800f704:	041b      	lsls	r3, r3, #16
 800f706:	431a      	orrs	r2, r3
 800f708:	4bc8      	ldr	r3, [pc, #800]	@ (800fa2c <tx_control+0x1c64>)
 800f70a:	791b      	ldrb	r3, [r3, #4]
 800f70c:	021b      	lsls	r3, r3, #8
 800f70e:	4313      	orrs	r3, r2
 800f710:	4ac6      	ldr	r2, [pc, #792]	@ (800fa2c <tx_control+0x1c64>)
 800f712:	7952      	ldrb	r2, [r2, #5]
 800f714:	4313      	orrs	r3, r2
 800f716:	001a      	movs	r2, r3
 800f718:	4bc3      	ldr	r3, [pc, #780]	@ (800fa28 <tx_control+0x1c60>)
 800f71a:	601a      	str	r2, [r3, #0]
			if(cksum_gral_aux != chksumFirm_HW_LW){
 800f71c:	4bc2      	ldr	r3, [pc, #776]	@ (800fa28 <tx_control+0x1c60>)
 800f71e:	681a      	ldr	r2, [r3, #0]
 800f720:	4bc3      	ldr	r3, [pc, #780]	@ (800fa30 <tx_control+0x1c68>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	429a      	cmp	r2, r3
 800f726:	d10c      	bne.n	800f742 <tx_control+0x197a>
			BloqDatalooger[comando1] = 0xF1; //	mov		comando1,#$F1
 800f728:	4bb8      	ldr	r3, [pc, #736]	@ (800fa0c <tx_control+0x1c44>)
 800f72a:	22f1      	movs	r2, #241	@ 0xf1
 800f72c:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;//	mov		comando2,#$3D;
 800f72e:	4bb7      	ldr	r3, [pc, #732]	@ (800fa0c <tx_control+0x1c44>)
 800f730:	223d      	movs	r2, #61	@ 0x3d
 800f732:	705a      	strb	r2, [r3, #1]
			flagsRxFirm[4] = 1;				// bset	flagsRxFirm,#4;				/ inidca que que el Fimware recibido es correcto
 800f734:	4bb2      	ldr	r3, [pc, #712]	@ (800fa00 <tx_control+0x1c38>)
 800f736:	2201      	movs	r2, #1
 800f738:	711a      	strb	r2, [r3, #4]
			timeOutRx=5;	//	mov		timeOutRx,#5;					/ carga time out para recibir respuestas
 800f73a:	4bbe      	ldr	r3, [pc, #760]	@ (800fa34 <tx_control+0x1c6c>)
 800f73c:	2205      	movs	r2, #5
 800f73e:	701a      	strb	r2, [r3, #0]
			goto rxFirmOK;//	jp		rxFirmOK
 800f740:	e019      	b.n	800f776 <tx_control+0x19ae>
				goto rxFirmErr;
 800f742:	46c0      	nop			@ (mov r8, r8)
			BloqDatalooger[comando1] = 0xF1; //	mov		comando1,#$F1
 800f744:	4bb1      	ldr	r3, [pc, #708]	@ (800fa0c <tx_control+0x1c44>)
 800f746:	22f1      	movs	r2, #241	@ 0xf1
 800f748:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E; // mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f74a:	4bb0      	ldr	r3, [pc, #704]	@ (800fa0c <tx_control+0x1c44>)
 800f74c:	223e      	movs	r2, #62	@ 0x3e
 800f74e:	705a      	strb	r2, [r3, #1]
			for (int i = 0; i<8; i++)// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f750:	2300      	movs	r3, #0
 800f752:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f754:	e007      	b.n	800f766 <tx_control+0x199e>
				flagsRxFirm[i]=0;
 800f756:	4aaa      	ldr	r2, [pc, #680]	@ (800fa00 <tx_control+0x1c38>)
 800f758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75a:	18d3      	adds	r3, r2, r3
 800f75c:	2200      	movs	r2, #0
 800f75e:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i<8; i++)// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f762:	3301      	adds	r3, #1
 800f764:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f768:	2b07      	cmp	r3, #7
 800f76a:	ddf4      	ble.n	800f756 <tx_control+0x198e>
			codeTX = 0;// clr		codeTX;								/ ignora comandos si es que se producieron
 800f76c:	4ba5      	ldr	r3, [pc, #660]	@ (800fa04 <tx_control+0x1c3c>)
 800f76e:	2200      	movs	r2, #0
 800f770:	701a      	strb	r2, [r3, #0]
			reinicio_valores_act_fw();
 800f772:	f002 f8d5 	bl	8011920 <reinicio_valores_act_fw>
			pointTx =  &BloqDatalooger[comando1]; 	// ldw		pointTx,X
 800f776:	4ba4      	ldr	r3, [pc, #656]	@ (800fa08 <tx_control+0x1c40>)
 800f778:	4aa4      	ldr	r2, [pc, #656]	@ (800fa0c <tx_control+0x1c44>)
 800f77a:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800f77c:	4ba4      	ldr	r3, [pc, #656]	@ (800fa10 <tx_control+0x1c48>)
 800f77e:	4aa3      	ldr	r2, [pc, #652]	@ (800fa0c <tx_control+0x1c44>)
 800f780:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800f782:	4ba4      	ldr	r3, [pc, #656]	@ (800fa14 <tx_control+0x1c4c>)
 800f784:	4aa4      	ldr	r2, [pc, #656]	@ (800fa18 <tx_control+0x1c50>)
 800f786:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2; 						//mov		blockSizeTX,#2
 800f788:	4ba4      	ldr	r3, [pc, #656]	@ (800fa1c <tx_control+0x1c54>)
 800f78a:	2202      	movs	r2, #2
 800f78c:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		// bset	flagsTX,#3;						/ evita que se mande checksum
 800f78e:	4ba4      	ldr	r3, [pc, #656]	@ (800fa20 <tx_control+0x1c58>)
 800f790:	2201      	movs	r2, #1
 800f792:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55 ;					// 	mov		keyTx,#$55;						/ listo para mandar transmisin
 800f794:	4ba3      	ldr	r3, [pc, #652]	@ (800fa24 <tx_control+0x1c5c>)
 800f796:	2255      	movs	r2, #85	@ 0x55
 800f798:	701a      	strb	r2, [r3, #0]
			codeTX = 0;	// clr		codeTX;
 800f79a:	4b9a      	ldr	r3, [pc, #616]	@ (800fa04 <tx_control+0x1c3c>)
 800f79c:	2200      	movs	r2, #0
 800f79e:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;// jp		end_tx_control
 800f7a0:	f000 fca1 	bl	80100e6 <tx_control+0x231e>
			goto end_rx_firmware;	// jp		end_rx_firmware
 800f7a4:	46c0      	nop			@ (mov r8, r8)
 800f7a6:	f000 fc9e 	bl	80100e6 <tx_control+0x231e>
				goto end_rx_firmware;
 800f7aa:	46c0      	nop			@ (mov r8, r8)
 800f7ac:	f000 fc9b 	bl	80100e6 <tx_control+0x231e>
					goto end_rx_firmware;
 800f7b0:	46c0      	nop			@ (mov r8, r8)
			goto end_tx_control; 			//jp		end_tx_control//----------------------------------------------------------
 800f7b2:	f000 fc98 	bl	80100e6 <tx_control+0x231e>
				flagsEvent[i] = 0;// clr		flagsEvent;		Cancela cualquier inicio de eventos
 800f7b6:	2037      	movs	r0, #55	@ 0x37
 800f7b8:	183b      	adds	r3, r7, r0
 800f7ba:	781b      	ldrb	r3, [r3, #0]
 800f7bc:	4a9e      	ldr	r2, [pc, #632]	@ (800fa38 <tx_control+0x1c70>)
 800f7be:	2100      	movs	r1, #0
 800f7c0:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i = 0; i<8; i++)
 800f7c2:	183b      	adds	r3, r7, r0
 800f7c4:	781a      	ldrb	r2, [r3, #0]
 800f7c6:	183b      	adds	r3, r7, r0
 800f7c8:	3201      	adds	r2, #1
 800f7ca:	701a      	strb	r2, [r3, #0]
 800f7cc:	2337      	movs	r3, #55	@ 0x37
 800f7ce:	18fb      	adds	r3, r7, r3
 800f7d0:	781b      	ldrb	r3, [r3, #0]
 800f7d2:	2b07      	cmp	r3, #7
 800f7d4:	d9ef      	bls.n	800f7b6 <tx_control+0x19ee>
			goto ok_clean_logger; //jp		ok_clean_logger
 800f7d6:	46c0      	nop			@ (mov r8, r8)
			pointTx = &BloqDatalooger[comando1];	// ldw		pointTx,X
 800f7d8:	4b8b      	ldr	r3, [pc, #556]	@ (800fa08 <tx_control+0x1c40>)
 800f7da:	4a8c      	ldr	r2, [pc, #560]	@ (800fa0c <tx_control+0x1c44>)
 800f7dc:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1];// ldw		pointInitTx,X
 800f7de:	4b8c      	ldr	r3, [pc, #560]	@ (800fa10 <tx_control+0x1c48>)
 800f7e0:	4a8a      	ldr	r2, [pc, #552]	@ (800fa0c <tx_control+0x1c44>)
 800f7e2:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800f7e4:	4b8b      	ldr	r3, [pc, #556]	@ (800fa14 <tx_control+0x1c4c>)
 800f7e6:	4a8c      	ldr	r2, [pc, #560]	@ (800fa18 <tx_control+0x1c50>)
 800f7e8:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;						// mov		blockSizeTX,#2
 800f7ea:	4b8c      	ldr	r3, [pc, #560]	@ (800fa1c <tx_control+0x1c54>)
 800f7ec:	2202      	movs	r2, #2
 800f7ee:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		// bset	flagsTX,#3;						/ evita que se mande checksum
 800f7f0:	4b8b      	ldr	r3, [pc, #556]	@ (800fa20 <tx_control+0x1c58>)
 800f7f2:	2201      	movs	r2, #1
 800f7f4:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55; 		// mov		keyTx,#$55;						/ listo para mandar transmisin
 800f7f6:	4b8b      	ldr	r3, [pc, #556]	@ (800fa24 <tx_control+0x1c5c>)
 800f7f8:	2255      	movs	r2, #85	@ 0x55
 800f7fa:	701a      	strb	r2, [r3, #0]
			codeTX=0;			//clr		codeTX;
 800f7fc:	4b81      	ldr	r3, [pc, #516]	@ (800fa04 <tx_control+0x1c3c>)
 800f7fe:	2200      	movs	r2, #0
 800f800:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;// jp		end_tx_control
 800f802:	f000 fc70 	bl	80100e6 <tx_control+0x231e>
			chksum_32_HW_LW = 0; //ldw		chksum_LW,X;					/ limpia registros de checksum
 800f806:	4b8d      	ldr	r3, [pc, #564]	@ (800fa3c <tx_control+0x1c74>)
 800f808:	2200      	movs	r2, #0
 800f80a:	601a      	str	r2, [r3, #0]
			wreg = 0;//clr		wreg
 800f80c:	4b8c      	ldr	r3, [pc, #560]	@ (800fa40 <tx_control+0x1c78>)
 800f80e:	2200      	movs	r2, #0
 800f810:	701a      	strb	r2, [r3, #0]
			waux = numByte;//mov 	waux,numByte;					/ calcula tamao del bloque a calcular el chksum
 800f812:	4b8c      	ldr	r3, [pc, #560]	@ (800fa44 <tx_control+0x1c7c>)
 800f814:	781a      	ldrb	r2, [r3, #0]
 800f816:	4b8c      	ldr	r3, [pc, #560]	@ (800fa48 <tx_control+0x1c80>)
 800f818:	701a      	strb	r2, [r3, #0]
			waux = waux << 1;	//sll		waux
 800f81a:	4b8b      	ldr	r3, [pc, #556]	@ (800fa48 <tx_control+0x1c80>)
 800f81c:	781b      	ldrb	r3, [r3, #0]
 800f81e:	18db      	adds	r3, r3, r3
 800f820:	b2da      	uxtb	r2, r3
 800f822:	4b89      	ldr	r3, [pc, #548]	@ (800fa48 <tx_control+0x1c80>)
 800f824:	701a      	strb	r2, [r3, #0]
			waux += 3;//ld		waux,A
 800f826:	4b88      	ldr	r3, [pc, #544]	@ (800fa48 <tx_control+0x1c80>)
 800f828:	781b      	ldrb	r3, [r3, #0]
 800f82a:	3303      	adds	r3, #3
 800f82c:	b2da      	uxtb	r2, r3
 800f82e:	4b86      	ldr	r3, [pc, #536]	@ (800fa48 <tx_control+0x1c80>)
 800f830:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&RxBuffer_Ble[0],waux);//call	buildChksumBloq
 800f832:	4b85      	ldr	r3, [pc, #532]	@ (800fa48 <tx_control+0x1c80>)
 800f834:	781b      	ldrb	r3, [r3, #0]
 800f836:	001a      	movs	r2, r3
 800f838:	4b7c      	ldr	r3, [pc, #496]	@ (800fa2c <tx_control+0x1c64>)
 800f83a:	0011      	movs	r1, r2
 800f83c:	0018      	movs	r0, r3
 800f83e:	f7f7 fbf9 	bl	8007034 <buildChksumBloq>
			cksum_gral_aux = (RxBuffer_Ble[waux] << 24) | (RxBuffer_Ble[waux+1] << 16) | (RxBuffer_Ble[waux+2] << 8) | RxBuffer_Ble[waux+3];
 800f842:	4b81      	ldr	r3, [pc, #516]	@ (800fa48 <tx_control+0x1c80>)
 800f844:	781b      	ldrb	r3, [r3, #0]
 800f846:	001a      	movs	r2, r3
 800f848:	4b78      	ldr	r3, [pc, #480]	@ (800fa2c <tx_control+0x1c64>)
 800f84a:	5c9b      	ldrb	r3, [r3, r2]
 800f84c:	061a      	lsls	r2, r3, #24
 800f84e:	4b7e      	ldr	r3, [pc, #504]	@ (800fa48 <tx_control+0x1c80>)
 800f850:	781b      	ldrb	r3, [r3, #0]
 800f852:	3301      	adds	r3, #1
 800f854:	4975      	ldr	r1, [pc, #468]	@ (800fa2c <tx_control+0x1c64>)
 800f856:	5ccb      	ldrb	r3, [r1, r3]
 800f858:	041b      	lsls	r3, r3, #16
 800f85a:	431a      	orrs	r2, r3
 800f85c:	4b7a      	ldr	r3, [pc, #488]	@ (800fa48 <tx_control+0x1c80>)
 800f85e:	781b      	ldrb	r3, [r3, #0]
 800f860:	3302      	adds	r3, #2
 800f862:	4972      	ldr	r1, [pc, #456]	@ (800fa2c <tx_control+0x1c64>)
 800f864:	5ccb      	ldrb	r3, [r1, r3]
 800f866:	021b      	lsls	r3, r3, #8
 800f868:	4313      	orrs	r3, r2
 800f86a:	4a77      	ldr	r2, [pc, #476]	@ (800fa48 <tx_control+0x1c80>)
 800f86c:	7812      	ldrb	r2, [r2, #0]
 800f86e:	3203      	adds	r2, #3
 800f870:	496e      	ldr	r1, [pc, #440]	@ (800fa2c <tx_control+0x1c64>)
 800f872:	5c8a      	ldrb	r2, [r1, r2]
 800f874:	4313      	orrs	r3, r2
 800f876:	001a      	movs	r2, r3
 800f878:	4b6b      	ldr	r3, [pc, #428]	@ (800fa28 <tx_control+0x1c60>)
 800f87a:	601a      	str	r2, [r3, #0]
			if(chksum_32_HW_LW != cksum_gral_aux)
 800f87c:	4b6f      	ldr	r3, [pc, #444]	@ (800fa3c <tx_control+0x1c74>)
 800f87e:	681a      	ldr	r2, [r3, #0]
 800f880:	4b69      	ldr	r3, [pc, #420]	@ (800fa28 <tx_control+0x1c60>)
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	429a      	cmp	r2, r3
 800f886:	d165      	bne.n	800f954 <tx_control+0x1b8c>
			uint8_t * pointX_ = &RxBuffer_Ble[3];//addw	X,#3;
 800f888:	4b70      	ldr	r3, [pc, #448]	@ (800fa4c <tx_control+0x1c84>)
 800f88a:	633b      	str	r3, [r7, #48]	@ 0x30
			wreg = 0; //clr		wreg
 800f88c:	4b6c      	ldr	r3, [pc, #432]	@ (800fa40 <tx_control+0x1c78>)
 800f88e:	2200      	movs	r2, #0
 800f890:	701a      	strb	r2, [r3, #0]
			if(*pointX_ >= 0x80)		//cp		A,#$80
 800f892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f894:	781b      	ldrb	r3, [r3, #0]
 800f896:	b25b      	sxtb	r3, r3
 800f898:	2b00      	cmp	r3, #0
 800f89a:	db5d      	blt.n	800f958 <tx_control+0x1b90>
			if(*pointX_ == 0)		//cp		A,#$00
 800f89c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f89e:	781b      	ldrb	r3, [r3, #0]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d05b      	beq.n	800f95c <tx_control+0x1b94>
			if(*pointX_ == 0x41)		//cp		A,#$41
 800f8a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8a6:	781b      	ldrb	r3, [r3, #0]
 800f8a8:	2b41      	cmp	r3, #65	@ 0x41
 800f8aa:	d059      	beq.n	800f960 <tx_control+0x1b98>
			if(*pointX_ == 0x7F)		//cp		A,#$7F
 800f8ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8ae:	781b      	ldrb	r3, [r3, #0]
 800f8b0:	2b7f      	cmp	r3, #127	@ 0x7f
 800f8b2:	d057      	beq.n	800f964 <tx_control+0x1b9c>
			if(*pointX_ == 0x7B)		//cp		A,#$7B
 800f8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8b6:	781b      	ldrb	r3, [r3, #0]
 800f8b8:	2b7b      	cmp	r3, #123	@ 0x7b
 800f8ba:	d055      	beq.n	800f968 <tx_control+0x1ba0>
			if(*pointX_ == 0x7C)		//cp		A,#$7C
 800f8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8be:	781b      	ldrb	r3, [r3, #0]
 800f8c0:	2b7c      	cmp	r3, #124	@ 0x7c
 800f8c2:	d053      	beq.n	800f96c <tx_control+0x1ba4>
			pointX_++;		//incw	X
 800f8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8c6:	3301      	adds	r3, #1
 800f8c8:	633b      	str	r3, [r7, #48]	@ 0x30
			wreg++;			//inc		wreg
 800f8ca:	4b5d      	ldr	r3, [pc, #372]	@ (800fa40 <tx_control+0x1c78>)
 800f8cc:	781b      	ldrb	r3, [r3, #0]
 800f8ce:	3301      	adds	r3, #1
 800f8d0:	b2da      	uxtb	r2, r3
 800f8d2:	4b5b      	ldr	r3, [pc, #364]	@ (800fa40 <tx_control+0x1c78>)
 800f8d4:	701a      	strb	r2, [r3, #0]
			if(wreg < numByte)						//cp		A,numByte;						/ ya se revisaron todas las direcciones del vector ?
 800f8d6:	4b5a      	ldr	r3, [pc, #360]	@ (800fa40 <tx_control+0x1c78>)
 800f8d8:	781a      	ldrb	r2, [r3, #0]
 800f8da:	4b5a      	ldr	r3, [pc, #360]	@ (800fa44 <tx_control+0x1c7c>)
 800f8dc:	781b      	ldrb	r3, [r3, #0]
 800f8de:	429a      	cmp	r2, r3
 800f8e0:	d200      	bcs.n	800f8e4 <tx_control+0x1b1c>
				goto tx_modParam_chkDirloop;		//jrult	tx_modParam_chkDirloop ; / no, contina checando la s direcciones
 800f8e2:	e7d6      	b.n	800f892 <tx_control+0x1aca>
			uint8_t * pointVAdd = &RxBuffer_Ble[3];			// Apuntador del Vector de Direcciones
 800f8e4:	4b59      	ldr	r3, [pc, #356]	@ (800fa4c <tx_control+0x1c84>)
 800f8e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			uint8_t * pointVVal = pointVAdd + numByte;			// Apuntador del Vector de Valores
 800f8e8:	4b56      	ldr	r3, [pc, #344]	@ (800fa44 <tx_control+0x1c7c>)
 800f8ea:	781b      	ldrb	r3, [r3, #0]
 800f8ec:	001a      	movs	r2, r3
 800f8ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8f0:	189b      	adds	r3, r3, r2
 800f8f2:	62bb      	str	r3, [r7, #40]	@ 0x28
			uint8_t countParam = 0;
 800f8f4:	2327      	movs	r3, #39	@ 0x27
 800f8f6:	18fb      	adds	r3, r7, r3
 800f8f8:	2200      	movs	r2, #0
 800f8fa:	701a      	strb	r2, [r3, #0]
			reePlantilla[*pointVAdd] = *pointVVal;
 800f8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8fe:	781b      	ldrb	r3, [r3, #0]
 800f900:	001a      	movs	r2, r3
 800f902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f904:	7819      	ldrb	r1, [r3, #0]
 800f906:	4b52      	ldr	r3, [pc, #328]	@ (800fa50 <tx_control+0x1c88>)
 800f908:	5499      	strb	r1, [r3, r2]
			wreeprom (*pointVVal, (uint32_t) &eePlantilla[*pointVAdd]);
 800f90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f90c:	781b      	ldrb	r3, [r3, #0]
 800f90e:	0018      	movs	r0, r3
 800f910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f912:	781b      	ldrb	r3, [r3, #0]
 800f914:	001a      	movs	r2, r3
 800f916:	4b4f      	ldr	r3, [pc, #316]	@ (800fa54 <tx_control+0x1c8c>)
 800f918:	18d3      	adds	r3, r2, r3
 800f91a:	0019      	movs	r1, r3
 800f91c:	f7f7 ff80 	bl	8007820 <wreeprom>
			countParam++;
 800f920:	2127      	movs	r1, #39	@ 0x27
 800f922:	187b      	adds	r3, r7, r1
 800f924:	781a      	ldrb	r2, [r3, #0]
 800f926:	187b      	adds	r3, r7, r1
 800f928:	3201      	adds	r2, #1
 800f92a:	701a      	strb	r2, [r3, #0]
			pointVAdd++;		// Siguiente Direccion del Vector
 800f92c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f92e:	3301      	adds	r3, #1
 800f930:	62fb      	str	r3, [r7, #44]	@ 0x2c
			pointVVal++;		// Siguiente Valor del Vector
 800f932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f934:	3301      	adds	r3, #1
 800f936:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(countParam < numByte)
 800f938:	4b42      	ldr	r3, [pc, #264]	@ (800fa44 <tx_control+0x1c7c>)
 800f93a:	781b      	ldrb	r3, [r3, #0]
 800f93c:	187a      	adds	r2, r7, r1
 800f93e:	7812      	ldrb	r2, [r2, #0]
 800f940:	429a      	cmp	r2, r3
 800f942:	d200      	bcs.n	800f946 <tx_control+0x1b7e>
				goto tx_modParam_loop;
 800f944:	e7da      	b.n	800f8fc <tx_control+0x1b34>
			Bloque_handshake[comando1] = 0xF1;		//mov		comando1,#$F1
 800f946:	4b44      	ldr	r3, [pc, #272]	@ (800fa58 <tx_control+0x1c90>)
 800f948:	22f1      	movs	r2, #241	@ 0xf1
 800f94a:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] = 0x3D;		//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800f94c:	4b42      	ldr	r3, [pc, #264]	@ (800fa58 <tx_control+0x1c90>)
 800f94e:	223d      	movs	r2, #61	@ 0x3d
 800f950:	705a      	strb	r2, [r3, #1]
			goto tx_modParam_ok;//jra		tx_modParam_ok
 800f952:	e012      	b.n	800f97a <tx_control+0x1bb2>
				goto tx_modParam_error;
 800f954:	46c0      	nop			@ (mov r8, r8)
 800f956:	e00a      	b.n	800f96e <tx_control+0x1ba6>
				goto tx_modParam_error;		//jruge	tx_modParam_error;		/ direcciones mayores o iguales a 0x80 estn restringidas
 800f958:	46c0      	nop			@ (mov r8, r8)
 800f95a:	e008      	b.n	800f96e <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de seguridad 1  restringido
 800f95c:	46c0      	nop			@ (mov r8, r8)
 800f95e:	e006      	b.n	800f96e <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de seguridad 2  restringido
 800f960:	46c0      	nop			@ (mov r8, r8)
 800f962:	e004      	b.n	800f96e <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de seguridad 3  restringido
 800f964:	46c0      	nop			@ (mov r8, r8)
 800f966:	e002      	b.n	800f96e <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de firmware 1  restringido
 800f968:	46c0      	nop			@ (mov r8, r8)
 800f96a:	e000      	b.n	800f96e <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de firmware 2  restringido
 800f96c:	46c0      	nop			@ (mov r8, r8)
			Bloque_handshake[comando1] = 0xF1;		//mov		comando1,#$F1
 800f96e:	4b3a      	ldr	r3, [pc, #232]	@ (800fa58 <tx_control+0x1c90>)
 800f970:	22f1      	movs	r2, #241	@ 0xf1
 800f972:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] = 0x3E;		//mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f974:	4b38      	ldr	r3, [pc, #224]	@ (800fa58 <tx_control+0x1c90>)
 800f976:	223e      	movs	r2, #62	@ 0x3e
 800f978:	705a      	strb	r2, [r3, #1]
			pointTx = &Bloque_handshake[comando1];		//ldw		pointTx,X
 800f97a:	4b23      	ldr	r3, [pc, #140]	@ (800fa08 <tx_control+0x1c40>)
 800f97c:	4a36      	ldr	r2, [pc, #216]	@ (800fa58 <tx_control+0x1c90>)
 800f97e:	601a      	str	r2, [r3, #0]
			pointInitTx = &Bloque_handshake[comando1];//ldw		pointInitTx,X
 800f980:	4b23      	ldr	r3, [pc, #140]	@ (800fa10 <tx_control+0x1c48>)
 800f982:	4a35      	ldr	r2, [pc, #212]	@ (800fa58 <tx_control+0x1c90>)
 800f984:	601a      	str	r2, [r3, #0]
			pointEndTx = &Bloque_handshake[comando2];//ldw		pointEndTx,X
 800f986:	4b23      	ldr	r3, [pc, #140]	@ (800fa14 <tx_control+0x1c4c>)
 800f988:	4a34      	ldr	r2, [pc, #208]	@ (800fa5c <tx_control+0x1c94>)
 800f98a:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;	//mov		blockSizeTX,#2
 800f98c:	4b23      	ldr	r3, [pc, #140]	@ (800fa1c <tx_control+0x1c54>)
 800f98e:	2202      	movs	r2, #2
 800f990:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		//bset	flagsTX,#3;						/ evita que se mande checksum
 800f992:	4b23      	ldr	r3, [pc, #140]	@ (800fa20 <tx_control+0x1c58>)
 800f994:	2201      	movs	r2, #1
 800f996:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;		//mov		keyTx,#$55;						/ listo para mandar transmisin
 800f998:	4b22      	ldr	r3, [pc, #136]	@ (800fa24 <tx_control+0x1c5c>)
 800f99a:	2255      	movs	r2, #85	@ 0x55
 800f99c:	701a      	strb	r2, [r3, #0]
			codeTX = 0;			//clr		codeTX;
 800f99e:	4b19      	ldr	r3, [pc, #100]	@ (800fa04 <tx_control+0x1c3c>)
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 800f9a4:	e39f      	b.n	80100e6 <tx_control+0x231e>
			wreg = RxBuffer_Ble[2];  // ld		wreg,A;
 800f9a6:	4b21      	ldr	r3, [pc, #132]	@ (800fa2c <tx_control+0x1c64>)
 800f9a8:	789a      	ldrb	r2, [r3, #2]
 800f9aa:	4b25      	ldr	r3, [pc, #148]	@ (800fa40 <tx_control+0x1c78>)
 800f9ac:	701a      	strb	r2, [r3, #0]
			waux = reeEstado1;
 800f9ae:	4b2c      	ldr	r3, [pc, #176]	@ (800fa60 <tx_control+0x1c98>)
 800f9b0:	781a      	ldrb	r2, [r3, #0]
 800f9b2:	4b25      	ldr	r3, [pc, #148]	@ (800fa48 <tx_control+0x1c80>)
 800f9b4:	701a      	strb	r2, [r3, #0]
			if(!GetRegFlagState(wreg, est1Refri)) {// btjf	wreg,#est1Refri,chk_est1_b1; / hay cambio de estado refrigerador on/off ?
 800f9b6:	4b22      	ldr	r3, [pc, #136]	@ (800fa40 <tx_control+0x1c78>)
 800f9b8:	781b      	ldrb	r3, [r3, #0]
 800f9ba:	001a      	movs	r2, r3
 800f9bc:	2301      	movs	r3, #1
 800f9be:	4013      	ands	r3, r2
 800f9c0:	d00d      	beq.n	800f9de <tx_control+0x1c16>
			BitComplement(waux,est1Refri);// bcpl	waux,#est1Refri; 			/ cambia el estado del refri
 800f9c2:	4b21      	ldr	r3, [pc, #132]	@ (800fa48 <tx_control+0x1c80>)
 800f9c4:	781b      	ldrb	r3, [r3, #0]
 800f9c6:	2201      	movs	r2, #1
 800f9c8:	4053      	eors	r3, r2
 800f9ca:	b2da      	uxtb	r2, r3
 800f9cc:	4b1e      	ldr	r3, [pc, #120]	@ (800fa48 <tx_control+0x1c80>)
 800f9ce:	701a      	strb	r2, [r3, #0]
			cntMsgCmd = 250;	// mov		cntMsgCmd,#250
 800f9d0:	4b24      	ldr	r3, [pc, #144]	@ (800fa64 <tx_control+0x1c9c>)
 800f9d2:	22fa      	movs	r2, #250	@ 0xfa
 800f9d4:	701a      	strb	r2, [r3, #0]
			numMsg = 1; 		// mov		numMsg,#1
 800f9d6:	4b24      	ldr	r3, [pc, #144]	@ (800fa68 <tx_control+0x1ca0>)
 800f9d8:	2201      	movs	r2, #1
 800f9da:	701a      	strb	r2, [r3, #0]
 800f9dc:	e000      	b.n	800f9e0 <tx_control+0x1c18>
				goto chk_est1_b1;
 800f9de:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Noct))
 800f9e0:	4b17      	ldr	r3, [pc, #92]	@ (800fa40 <tx_control+0x1c78>)
 800f9e2:	781b      	ldrb	r3, [r3, #0]
 800f9e4:	001a      	movs	r2, r3
 800f9e6:	2302      	movs	r3, #2
 800f9e8:	4013      	ands	r3, r2
 800f9ea:	d041      	beq.n	800fa70 <tx_control+0x1ca8>
			flagsa[noctman] = 1;					//bset	flagsa,#noctman;	/ activa modo nocturno manual
 800f9ec:	4b1f      	ldr	r3, [pc, #124]	@ (800fa6c <tx_control+0x1ca4>)
 800f9ee:	2201      	movs	r2, #1
 800f9f0:	705a      	strb	r2, [r3, #1]
			cntMsgCmd = 250;	//mov		cntMsgCmd,#250
 800f9f2:	4b1c      	ldr	r3, [pc, #112]	@ (800fa64 <tx_control+0x1c9c>)
 800f9f4:	22fa      	movs	r2, #250	@ 0xfa
 800f9f6:	701a      	strb	r2, [r3, #0]
			numMsg = 4;			//mov		numMsg,#4
 800f9f8:	4b1b      	ldr	r3, [pc, #108]	@ (800fa68 <tx_control+0x1ca0>)
 800f9fa:	2204      	movs	r2, #4
 800f9fc:	701a      	strb	r2, [r3, #0]
 800f9fe:	e038      	b.n	800fa72 <tx_control+0x1caa>
 800fa00:	20001f90 	.word	0x20001f90
 800fa04:	20001ed8 	.word	0x20001ed8
 800fa08:	20001ec8 	.word	0x20001ec8
 800fa0c:	20001e68 	.word	0x20001e68
 800fa10:	20001ec0 	.word	0x20001ec0
 800fa14:	20001ec4 	.word	0x20001ec4
 800fa18:	20001e69 	.word	0x20001e69
 800fa1c:	20001ee4 	.word	0x20001ee4
 800fa20:	20001ed0 	.word	0x20001ed0
 800fa24:	20001ecd 	.word	0x20001ecd
 800fa28:	2000222c 	.word	0x2000222c
 800fa2c:	20000988 	.word	0x20000988
 800fa30:	20001f88 	.word	0x20001f88
 800fa34:	20001f9a 	.word	0x20001f9a
 800fa38:	20001f7c 	.word	0x20001f7c
 800fa3c:	20001ee8 	.word	0x20001ee8
 800fa40:	20000b70 	.word	0x20000b70
 800fa44:	20000e4a 	.word	0x20000e4a
 800fa48:	20000b6f 	.word	0x20000b6f
 800fa4c:	2000098b 	.word	0x2000098b
 800fa50:	20000cac 	.word	0x20000cac
 800fa54:	0803f000 	.word	0x0803f000
 800fa58:	20001e94 	.word	0x20001e94
 800fa5c:	20001e95 	.word	0x20001e95
 800fa60:	200001ba 	.word	0x200001ba
 800fa64:	20002114 	.word	0x20002114
 800fa68:	20002115 	.word	0x20002115
 800fa6c:	20000b94 	.word	0x20000b94
				goto chk_est1_b2;					//btjf	wreg,#est1Noct,chk_est1_b2; / hay cambio de modo nocturno ?
 800fa70:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Lamp)){// btjf	wreg,#est1Lamp,chk_est1_b3; / hay cambio de estado de lampara ?
 800fa72:	4bdb      	ldr	r3, [pc, #876]	@ (800fde0 <tx_control+0x2018>)
 800fa74:	781b      	ldrb	r3, [r3, #0]
 800fa76:	001a      	movs	r2, r3
 800fa78:	2304      	movs	r3, #4
 800fa7a:	4013      	ands	r3, r2
 800fa7c:	d027      	beq.n	800face <tx_control+0x1d06>
			flagsb[f_luzb] ^= 0x1;	//bcpl		flagsb,#f_luzb;				/ cambia el estado de la bandera de control de lmpara
 800fa7e:	4bd9      	ldr	r3, [pc, #868]	@ (800fde4 <tx_control+0x201c>)
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	2201      	movs	r2, #1
 800fa84:	4053      	eors	r3, r2
 800fa86:	b2db      	uxtb	r3, r3
 800fa88:	1e5a      	subs	r2, r3, #1
 800fa8a:	4193      	sbcs	r3, r2
 800fa8c:	b2da      	uxtb	r2, r3
 800fa8e:	4bd5      	ldr	r3, [pc, #852]	@ (800fde4 <tx_control+0x201c>)
 800fa90:	701a      	strb	r2, [r3, #0]
			waux &= 0xFB;// BitClear(waux,est1Lamp); // bres	waux,#est1Lamp
 800fa92:	4bd5      	ldr	r3, [pc, #852]	@ (800fde8 <tx_control+0x2020>)
 800fa94:	781b      	ldrb	r3, [r3, #0]
 800fa96:	2204      	movs	r2, #4
 800fa98:	4393      	bics	r3, r2
 800fa9a:	b2da      	uxtb	r2, r3
 800fa9c:	4bd2      	ldr	r3, [pc, #840]	@ (800fde8 <tx_control+0x2020>)
 800fa9e:	701a      	strb	r2, [r3, #0]
			if(!flagsb[f_luzb]){//btjf	flagsb,#f_luzb,chk_est1_b2_01;	actualiza estado de lampara para guardarlo en eeprom
 800faa0:	4bd0      	ldr	r3, [pc, #832]	@ (800fde4 <tx_control+0x201c>)
 800faa2:	781b      	ldrb	r3, [r3, #0]
 800faa4:	2201      	movs	r2, #1
 800faa6:	4053      	eors	r3, r2
 800faa8:	b2db      	uxtb	r3, r3
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d107      	bne.n	800fabe <tx_control+0x1cf6>
			BitSet(waux,est1Lamp);// bset	waux,#est1Lamp
 800faae:	4bce      	ldr	r3, [pc, #824]	@ (800fde8 <tx_control+0x2020>)
 800fab0:	781b      	ldrb	r3, [r3, #0]
 800fab2:	2204      	movs	r2, #4
 800fab4:	4313      	orrs	r3, r2
 800fab6:	b2da      	uxtb	r2, r3
 800fab8:	4bcb      	ldr	r3, [pc, #812]	@ (800fde8 <tx_control+0x2020>)
 800faba:	701a      	strb	r2, [r3, #0]
 800fabc:	e000      	b.n	800fac0 <tx_control+0x1cf8>
				goto chk_est1_b2_01;
 800fabe:	46c0      	nop			@ (mov r8, r8)
			cntMsgCmd = 250; 	// mov		cntMsgCmd,#250
 800fac0:	4bca      	ldr	r3, [pc, #808]	@ (800fdec <tx_control+0x2024>)
 800fac2:	22fa      	movs	r2, #250	@ 0xfa
 800fac4:	701a      	strb	r2, [r3, #0]
			numMsg = 2; 		// mov		numMsg,#2
 800fac6:	4bca      	ldr	r3, [pc, #808]	@ (800fdf0 <tx_control+0x2028>)
 800fac8:	2202      	movs	r2, #2
 800faca:	701a      	strb	r2, [r3, #0]
 800facc:	e000      	b.n	800fad0 <tx_control+0x1d08>
				goto chk_est1_b3;
 800face:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Ahorro2)){ 	// btjf	wreg,#est1Ahorro2,chk_est1_b4; / hay cambio de estado modo ahorro 2 ?
 800fad0:	4bc3      	ldr	r3, [pc, #780]	@ (800fde0 <tx_control+0x2018>)
 800fad2:	781b      	ldrb	r3, [r3, #0]
 800fad4:	001a      	movs	r2, r3
 800fad6:	2308      	movs	r3, #8
 800fad8:	4013      	ands	r3, r2
 800fada:	d022      	beq.n	800fb22 <tx_control+0x1d5a>
			if(flagsC[f_ahorro2]){	// btjt	flagsC,#f_ahorro2,chk_est1_b3_01
 800fadc:	4bc5      	ldr	r3, [pc, #788]	@ (800fdf4 <tx_control+0x202c>)
 800fade:	789b      	ldrb	r3, [r3, #2]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d10f      	bne.n	800fb04 <tx_control+0x1d3c>
			t_ahorro1_H = 0; 	// clr		t_ahorro1_H
 800fae4:	4bc4      	ldr	r3, [pc, #784]	@ (800fdf8 <tx_control+0x2030>)
 800fae6:	2200      	movs	r2, #0
 800fae8:	801a      	strh	r2, [r3, #0]
			t_ahorro2_H= 0;		// clr		t_ahorro2_H
 800faea:	4bc4      	ldr	r3, [pc, #784]	@ (800fdfc <tx_control+0x2034>)
 800faec:	2200      	movs	r2, #0
 800faee:	801a      	strh	r2, [r3, #0]
			flagsC[f_ahorro1] = 1;		//	bset	flagsC,#f_ahorro1
 800faf0:	4bc0      	ldr	r3, [pc, #768]	@ (800fdf4 <tx_control+0x202c>)
 800faf2:	2201      	movs	r2, #1
 800faf4:	705a      	strb	r2, [r3, #1]
			flagsC[f_ahorro2] = 1;		//	bset	flagsC,#f_ahorro2
 800faf6:	4bbf      	ldr	r3, [pc, #764]	@ (800fdf4 <tx_control+0x202c>)
 800faf8:	2201      	movs	r2, #1
 800fafa:	709a      	strb	r2, [r3, #2]
			cntdpysp = 0xF0;			//	mov			cntdpysp,#$F0;		/ Despliega Set Point y el diferencial
 800fafc:	4bc0      	ldr	r3, [pc, #768]	@ (800fe00 <tx_control+0x2038>)
 800fafe:	22f0      	movs	r2, #240	@ 0xf0
 800fb00:	701a      	strb	r2, [r3, #0]
			goto chk_est1_b4;	// jra		chk_est1_b4
 800fb02:	e00f      	b.n	800fb24 <tx_control+0x1d5c>
				goto chk_est1_b3_01;
 800fb04:	46c0      	nop			@ (mov r8, r8)
			cntdpysp = 0xF0; // mov			cntdpysp,#$F0;		/ Despliega Set Point y el diferencial
 800fb06:	4bbe      	ldr	r3, [pc, #760]	@ (800fe00 <tx_control+0x2038>)
 800fb08:	22f0      	movs	r2, #240	@ 0xf0
 800fb0a:	701a      	strb	r2, [r3, #0]
			flagsC[f_ahorro1] = 0;	// bres	flagsC,#f_ahorro1
 800fb0c:	4bb9      	ldr	r3, [pc, #740]	@ (800fdf4 <tx_control+0x202c>)
 800fb0e:	2200      	movs	r2, #0
 800fb10:	705a      	strb	r2, [r3, #1]
			flagsC[f_ahorro2] = 0;		// bres	flagsC,#f_ahorro2
 800fb12:	4bb8      	ldr	r3, [pc, #736]	@ (800fdf4 <tx_control+0x202c>)
 800fb14:	2200      	movs	r2, #0
 800fb16:	709a      	strb	r2, [r3, #2]
			load_tiempoAhorro1();			// call	load_tiempoAhorro1;			/ cada que se abre puerta vuelve a cargar tiempos de ahorro
 800fb18:	f7f7 f992 	bl	8006e40 <load_tiempoAhorro1>
			load_tiempoAhorro2();			// call	load_tiempoAhorro2;
 800fb1c:	f7f7 f9ac 	bl	8006e78 <load_tiempoAhorro2>
 800fb20:	e000      	b.n	800fb24 <tx_control+0x1d5c>
				goto chk_est1_b4;
 800fb22:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Reset)){	//btjf	wreg,#est1Reset,chk_est1_b5; / hay solicitud de reset ?
 800fb24:	4bae      	ldr	r3, [pc, #696]	@ (800fde0 <tx_control+0x2018>)
 800fb26:	781b      	ldrb	r3, [r3, #0]
 800fb28:	001a      	movs	r2, r3
 800fb2a:	2310      	movs	r3, #16
 800fb2c:	4013      	ands	r3, r2
 800fb2e:	d003      	beq.n	800fb38 <tx_control+0x1d70>
			estado1[est1Reset]=1;	//bset	estado1,#est1Reset
 800fb30:	4bb4      	ldr	r3, [pc, #720]	@ (800fe04 <tx_control+0x203c>)
 800fb32:	2201      	movs	r2, #1
 800fb34:	711a      	strb	r2, [r3, #4]
 800fb36:	e000      	b.n	800fb3a <tx_control+0x1d72>
				goto chk_est1_b5;
 800fb38:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Snooze)){		//btjf	wreg,#est1Snooze,chk_est1_b6; / hay cambio de estado buzzer ?
 800fb3a:	4ba9      	ldr	r3, [pc, #676]	@ (800fde0 <tx_control+0x2018>)
 800fb3c:	781b      	ldrb	r3, [r3, #0]
 800fb3e:	001a      	movs	r2, r3
 800fb40:	2320      	movs	r3, #32
 800fb42:	4013      	ands	r3, r2
 800fb44:	d002      	beq.n	800fb4c <tx_control+0x1d84>
			ld_alarmDelay(); // call		ld_alarmDelay;				/ carga tiempo de Snooze LC
 800fb46:	f7f7 fa99 	bl	800707c <ld_alarmDelay>
 800fb4a:	e000      	b.n	800fb4e <tx_control+0x1d86>
				goto chk_est1_b6;
 800fb4c:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1WifiReset)){		// btjf	wreg,#est1LockDr,chk_est1_b7; / hay cambio de estado en cerradura ?
 800fb4e:	4ba4      	ldr	r3, [pc, #656]	@ (800fde0 <tx_control+0x2018>)
 800fb50:	781b      	ldrb	r3, [r3, #0]
 800fb52:	b25b      	sxtb	r3, r3
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	da03      	bge.n	800fb60 <tx_control+0x1d98>
			timeRstBLE = 5;
 800fb58:	4bab      	ldr	r3, [pc, #684]	@ (800fe08 <tx_control+0x2040>)
 800fb5a:	2205      	movs	r2, #5
 800fb5c:	701a      	strb	r2, [r3, #0]
 800fb5e:	e000      	b.n	800fb62 <tx_control+0x1d9a>
				goto chk_est2_b1;
 800fb60:	46c0      	nop			@ (mov r8, r8)
			wreeprom(waux,&eeEstado1);	// call	wreeprom;							/ ejecuta el grabado de estado 1
 800fb62:	4ba1      	ldr	r3, [pc, #644]	@ (800fde8 <tx_control+0x2020>)
 800fb64:	781b      	ldrb	r3, [r3, #0]
 800fb66:	001a      	movs	r2, r3
 800fb68:	4ba8      	ldr	r3, [pc, #672]	@ (800fe0c <tx_control+0x2044>)
 800fb6a:	0019      	movs	r1, r3
 800fb6c:	0010      	movs	r0, r2
 800fb6e:	f7f7 fe57 	bl	8007820 <wreeprom>
			reeEstado1 = waux;
 800fb72:	4b9d      	ldr	r3, [pc, #628]	@ (800fde8 <tx_control+0x2020>)
 800fb74:	781a      	ldrb	r2, [r3, #0]
 800fb76:	4ba6      	ldr	r3, [pc, #664]	@ (800fe10 <tx_control+0x2048>)
 800fb78:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1; 	// mov		comando1,#$F1
 800fb7a:	4ba6      	ldr	r3, [pc, #664]	@ (800fe14 <tx_control+0x204c>)
 800fb7c:	22f1      	movs	r2, #241	@ 0xf1
 800fb7e:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800fb80:	4ba4      	ldr	r3, [pc, #656]	@ (800fe14 <tx_control+0x204c>)
 800fb82:	223d      	movs	r2, #61	@ 0x3d
 800fb84:	705a      	strb	r2, [r3, #1]
			goto tx_write_status_ok;// jra		tx_write_status_ok
 800fb86:	e005      	b.n	800fb94 <tx_control+0x1dcc>
			BloqDatalooger[comando1] = 0xF1; 	// mov		comando1,#$F1
 800fb88:	4ba2      	ldr	r3, [pc, #648]	@ (800fe14 <tx_control+0x204c>)
 800fb8a:	22f1      	movs	r2, #241	@ 0xf1
 800fb8c:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E;	// mov		comando2,#$3E;				/ indica que la grabacin fue exitosa
 800fb8e:	4ba1      	ldr	r3, [pc, #644]	@ (800fe14 <tx_control+0x204c>)
 800fb90:	223e      	movs	r2, #62	@ 0x3e
 800fb92:	705a      	strb	r2, [r3, #1]
			pointTx = &BloqDatalooger[comando1]; 	// ldw		pointTx,X
 800fb94:	4ba0      	ldr	r3, [pc, #640]	@ (800fe18 <tx_control+0x2050>)
 800fb96:	4a9f      	ldr	r2, [pc, #636]	@ (800fe14 <tx_control+0x204c>)
 800fb98:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800fb9a:	4ba0      	ldr	r3, [pc, #640]	@ (800fe1c <tx_control+0x2054>)
 800fb9c:	4a9d      	ldr	r2, [pc, #628]	@ (800fe14 <tx_control+0x204c>)
 800fb9e:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800fba0:	4b9f      	ldr	r3, [pc, #636]	@ (800fe20 <tx_control+0x2058>)
 800fba2:	4aa0      	ldr	r2, [pc, #640]	@ (800fe24 <tx_control+0x205c>)
 800fba4:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;						// mov		blockSizeTX,#2
 800fba6:	4ba0      	ldr	r3, [pc, #640]	@ (800fe28 <tx_control+0x2060>)
 800fba8:	2202      	movs	r2, #2
 800fbaa:	701a      	strb	r2, [r3, #0]
			flagsTX[3]= 1;						// bset	flagsTX,#3;						/ evita que se mande checksum
 800fbac:	4b9f      	ldr	r3, [pc, #636]	@ (800fe2c <tx_control+0x2064>)
 800fbae:	2201      	movs	r2, #1
 800fbb0:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55; 							// mov		keyTx,#$55;						/ listo para mandar transmisin
 800fbb2:	4b9f      	ldr	r3, [pc, #636]	@ (800fe30 <tx_control+0x2068>)
 800fbb4:	2255      	movs	r2, #85	@ 0x55
 800fbb6:	701a      	strb	r2, [r3, #0]
			codeTX = 0; 							// clr		codeTX;
 800fbb8:	4b9e      	ldr	r3, [pc, #632]	@ (800fe34 <tx_control+0x206c>)
 800fbba:	2200      	movs	r2, #0
 800fbbc:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;					// jp		end_tx_control
 800fbbe:	e292      	b.n	80100e6 <tx_control+0x231e>
			estado1[k] = ((estado1_Aux>>k) & 0x1);
 800fbc0:	1dfb      	adds	r3, r7, #7
 800fbc2:	781a      	ldrb	r2, [r3, #0]
 800fbc4:	6a3b      	ldr	r3, [r7, #32]
 800fbc6:	411a      	asrs	r2, r3
 800fbc8:	0013      	movs	r3, r2
 800fbca:	2201      	movs	r2, #1
 800fbcc:	4013      	ands	r3, r2
 800fbce:	1e5a      	subs	r2, r3, #1
 800fbd0:	4193      	sbcs	r3, r2
 800fbd2:	b2d9      	uxtb	r1, r3
 800fbd4:	4a8b      	ldr	r2, [pc, #556]	@ (800fe04 <tx_control+0x203c>)
 800fbd6:	6a3b      	ldr	r3, [r7, #32]
 800fbd8:	18d3      	adds	r3, r2, r3
 800fbda:	1c0a      	adds	r2, r1, #0
 800fbdc:	701a      	strb	r2, [r3, #0]
		for(int k=0;k<8;k++)
 800fbde:	6a3b      	ldr	r3, [r7, #32]
 800fbe0:	3301      	adds	r3, #1
 800fbe2:	623b      	str	r3, [r7, #32]
 800fbe4:	6a3b      	ldr	r3, [r7, #32]
 800fbe6:	2b07      	cmp	r3, #7
 800fbe8:	ddea      	ble.n	800fbc0 <tx_control+0x1df8>
estado1_b1:
 800fbea:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Noct] = 0;		// bres	estado1,#est1Noct
 800fbec:	4b85      	ldr	r3, [pc, #532]	@ (800fe04 <tx_control+0x203c>)
 800fbee:	2200      	movs	r2, #0
 800fbf0:	705a      	strb	r2, [r3, #1]
		if (!flagsa[nocturno]){ 			// btjf	flagsa,#nocturno,estado1_b2; / estado nocturno activado ?
 800fbf2:	4b91      	ldr	r3, [pc, #580]	@ (800fe38 <tx_control+0x2070>)
 800fbf4:	78db      	ldrb	r3, [r3, #3]
 800fbf6:	2201      	movs	r2, #1
 800fbf8:	4053      	eors	r3, r2
 800fbfa:	b2db      	uxtb	r3, r3
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d103      	bne.n	800fc08 <tx_control+0x1e40>
		estado1[est1Noct] = 1; // bset	estado1,#est1Noct;			/ s, indicalo
 800fc00:	4b80      	ldr	r3, [pc, #512]	@ (800fe04 <tx_control+0x203c>)
 800fc02:	2201      	movs	r2, #1
 800fc04:	705a      	strb	r2, [r3, #1]
 800fc06:	e000      	b.n	800fc0a <tx_control+0x1e42>
			goto estado1_b2;
 800fc08:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Lamp] = 0;// bres	estado1,#est1Lamp
 800fc0a:	4b7e      	ldr	r3, [pc, #504]	@ (800fe04 <tx_control+0x203c>)
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	709a      	strb	r2, [r3, #2]
		if (!GPIOR0[f_lamp]){			// btjf	GPIOR0,#f_lamp,estado1_b3; / lampara encendida ?
 800fc10:	4b8a      	ldr	r3, [pc, #552]	@ (800fe3c <tx_control+0x2074>)
 800fc12:	789b      	ldrb	r3, [r3, #2]
 800fc14:	2201      	movs	r2, #1
 800fc16:	4053      	eors	r3, r2
 800fc18:	b2db      	uxtb	r3, r3
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d103      	bne.n	800fc26 <tx_control+0x1e5e>
		estado1[est1Lamp] = 1;// bset	estado1,#est1Lamp;			/ s, indicalo
 800fc1e:	4b79      	ldr	r3, [pc, #484]	@ (800fe04 <tx_control+0x203c>)
 800fc20:	2201      	movs	r2, #1
 800fc22:	709a      	strb	r2, [r3, #2]
 800fc24:	e000      	b.n	800fc28 <tx_control+0x1e60>
			goto estado1_b3;
 800fc26:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Ahorro2] = 0;// bres	estado1,#est1Ahorro2
 800fc28:	4b76      	ldr	r3, [pc, #472]	@ (800fe04 <tx_control+0x203c>)
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	70da      	strb	r2, [r3, #3]
		if(!flagsC[f_ahorro2]){		// btjf	flagsC,#f_ahorro2,estado1_b4; / modo ahorro 2 activo  ?
 800fc2e:	4b71      	ldr	r3, [pc, #452]	@ (800fdf4 <tx_control+0x202c>)
 800fc30:	789b      	ldrb	r3, [r3, #2]
 800fc32:	2201      	movs	r2, #1
 800fc34:	4053      	eors	r3, r2
 800fc36:	b2db      	uxtb	r3, r3
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d103      	bne.n	800fc44 <tx_control+0x1e7c>
		estado1[est1Ahorro2] = 1;// bset	estado1,#est1Ahorro2;			/ s, indicalo
 800fc3c:	4b71      	ldr	r3, [pc, #452]	@ (800fe04 <tx_control+0x203c>)
 800fc3e:	2201      	movs	r2, #1
 800fc40:	70da      	strb	r2, [r3, #3]
 800fc42:	e000      	b.n	800fc46 <tx_control+0x1e7e>
			goto estado1_b4;
 800fc44:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Snooze] = 0;// bres	estado1,#est1Snooze
 800fc46:	4b6f      	ldr	r3, [pc, #444]	@ (800fe04 <tx_control+0x203c>)
 800fc48:	2200      	movs	r2, #0
 800fc4a:	715a      	strb	r2, [r3, #5]
		if(!flagsBuzzer[0]){	// btjf	flagsBuzzer,#0,estado1_b6;
 800fc4c:	4b7c      	ldr	r3, [pc, #496]	@ (800fe40 <tx_control+0x2078>)
 800fc4e:	781b      	ldrb	r3, [r3, #0]
 800fc50:	2201      	movs	r2, #1
 800fc52:	4053      	eors	r3, r2
 800fc54:	b2db      	uxtb	r3, r3
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d103      	bne.n	800fc62 <tx_control+0x1e9a>
		estado1[est1Snooze] = 1;// bset	estado1,#est1Snooze
 800fc5a:	4b6a      	ldr	r3, [pc, #424]	@ (800fe04 <tx_control+0x203c>)
 800fc5c:	2201      	movs	r2, #1
 800fc5e:	715a      	strb	r2, [r3, #5]
 800fc60:	e000      	b.n	800fc64 <tx_control+0x1e9c>
			goto estado1_b6;
 800fc62:	46c0      	nop			@ (mov r8, r8)
		blockSizeTX = 4;// mov		blockSizeTX,#4;				/ tamao del bloque
 800fc64:	4b70      	ldr	r3, [pc, #448]	@ (800fe28 <tx_control+0x2060>)
 800fc66:	2204      	movs	r2, #4
 800fc68:	701a      	strb	r2, [r3, #0]
		Bloque_Header[softVersion1] = Plantilla[version1]; // mov		softVersion1,version1
 800fc6a:	4b76      	ldr	r3, [pc, #472]	@ (800fe44 <tx_control+0x207c>)
 800fc6c:	227b      	movs	r2, #123	@ 0x7b
 800fc6e:	5c9a      	ldrb	r2, [r3, r2]
 800fc70:	4b75      	ldr	r3, [pc, #468]	@ (800fe48 <tx_control+0x2080>)
 800fc72:	701a      	strb	r2, [r3, #0]
		Bloque_Header[softVersion2] = Plantilla[version2]; // mov		softVersion2,version2;	/ Carga versin del firmware
 800fc74:	4b73      	ldr	r3, [pc, #460]	@ (800fe44 <tx_control+0x207c>)
 800fc76:	227c      	movs	r2, #124	@ 0x7c
 800fc78:	5c9a      	ldrb	r2, [r3, r2]
 800fc7a:	4b73      	ldr	r3, [pc, #460]	@ (800fe48 <tx_control+0x2080>)
 800fc7c:	705a      	strb	r2, [r3, #1]
		Bloque_Header[bufferSize_4] = highByte(0); // ldw		bufferSize_HW,X
 800fc7e:	4b72      	ldr	r3, [pc, #456]	@ (800fe48 <tx_control+0x2080>)
 800fc80:	2200      	movs	r2, #0
 800fc82:	709a      	strb	r2, [r3, #2]
		Bloque_Header[bufferSize_3] = lowByte(0);
 800fc84:	4b70      	ldr	r3, [pc, #448]	@ (800fe48 <tx_control+0x2080>)
 800fc86:	2200      	movs	r2, #0
 800fc88:	70da      	strb	r2, [r3, #3]
		Bloque_Header[bufferSize_2] = highByte(1);
 800fc8a:	4b6f      	ldr	r3, [pc, #444]	@ (800fe48 <tx_control+0x2080>)
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	711a      	strb	r2, [r3, #4]
		Bloque_Header[bufferSize_1] = lowByte(1);
 800fc90:	4b6d      	ldr	r3, [pc, #436]	@ (800fe48 <tx_control+0x2080>)
 800fc92:	2201      	movs	r2, #1
 800fc94:	715a      	strb	r2, [r3, #5]
		Bloque_Header[dataType] = 5; 		// mov		dataType,#05
 800fc96:	4b6c      	ldr	r3, [pc, #432]	@ (800fe48 <tx_control+0x2080>)
 800fc98:	2205      	movs	r2, #5
 800fc9a:	719a      	strb	r2, [r3, #6]
		Bloque_Header[dataSize] = blockSizeTX; // mov		dataSize,blockSizeTX
 800fc9c:	4b62      	ldr	r3, [pc, #392]	@ (800fe28 <tx_control+0x2060>)
 800fc9e:	781a      	ldrb	r2, [r3, #0]
 800fca0:	4b69      	ldr	r3, [pc, #420]	@ (800fe48 <tx_control+0x2080>)
 800fca2:	71da      	strb	r2, [r3, #7]
		flagsTX[2] = 1; // bset	flagsTX,#2;						/ Indica que hay que transmitir Header
 800fca4:	4b61      	ldr	r3, [pc, #388]	@ (800fe2c <tx_control+0x2064>)
 800fca6:	2201      	movs	r2, #1
 800fca8:	709a      	strb	r2, [r3, #2]
		wreg = 8; // mov		wreg,#8
 800fcaa:	4b4d      	ldr	r3, [pc, #308]	@ (800fde0 <tx_control+0x2018>)
 800fcac:	2208      	movs	r2, #8
 800fcae:	701a      	strb	r2, [r3, #0]
		copyVector(&Bloque_Header[softVersion1],&bufferTxControl[0]);	// call	copyVector
 800fcb0:	4a66      	ldr	r2, [pc, #408]	@ (800fe4c <tx_control+0x2084>)
 800fcb2:	4b65      	ldr	r3, [pc, #404]	@ (800fe48 <tx_control+0x2080>)
 800fcb4:	0011      	movs	r1, r2
 800fcb6:	0018      	movs	r0, r3
 800fcb8:	f7f7 fa12 	bl	80070e0 <copyVector>
		bufferTxControl[8] = 0;
 800fcbc:	4b63      	ldr	r3, [pc, #396]	@ (800fe4c <tx_control+0x2084>)
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	721a      	strb	r2, [r3, #8]
		bufferTxControl[9] = 0;
 800fcc2:	4b62      	ldr	r3, [pc, #392]	@ (800fe4c <tx_control+0x2084>)
 800fcc4:	2200      	movs	r2, #0
 800fcc6:	725a      	strb	r2, [r3, #9]
		bufferTxControl[10] = 0;
 800fcc8:	4b60      	ldr	r3, [pc, #384]	@ (800fe4c <tx_control+0x2084>)
 800fcca:	2200      	movs	r2, #0
 800fccc:	729a      	strb	r2, [r3, #10]
		bufferTxControl[11] = 0;
 800fcce:	4b5f      	ldr	r3, [pc, #380]	@ (800fe4c <tx_control+0x2084>)
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	72da      	strb	r2, [r3, #11]
		for(int k=0;k<8;k++){
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	61fb      	str	r3, [r7, #28]
 800fcd8:	e03e      	b.n	800fd58 <tx_control+0x1f90>
			bufferTxControl[8] |= (uint8_t)(estado1[k]<<k);
 800fcda:	4b5c      	ldr	r3, [pc, #368]	@ (800fe4c <tx_control+0x2084>)
 800fcdc:	7a1a      	ldrb	r2, [r3, #8]
 800fcde:	4949      	ldr	r1, [pc, #292]	@ (800fe04 <tx_control+0x203c>)
 800fce0:	69fb      	ldr	r3, [r7, #28]
 800fce2:	18cb      	adds	r3, r1, r3
 800fce4:	781b      	ldrb	r3, [r3, #0]
 800fce6:	0019      	movs	r1, r3
 800fce8:	69fb      	ldr	r3, [r7, #28]
 800fcea:	4099      	lsls	r1, r3
 800fcec:	000b      	movs	r3, r1
 800fcee:	b2db      	uxtb	r3, r3
 800fcf0:	4313      	orrs	r3, r2
 800fcf2:	b2da      	uxtb	r2, r3
 800fcf4:	4b55      	ldr	r3, [pc, #340]	@ (800fe4c <tx_control+0x2084>)
 800fcf6:	721a      	strb	r2, [r3, #8]
			bufferTxControl[9] |= (uint8_t)(estado2[k]<<k);;
 800fcf8:	4b54      	ldr	r3, [pc, #336]	@ (800fe4c <tx_control+0x2084>)
 800fcfa:	7a5a      	ldrb	r2, [r3, #9]
 800fcfc:	4954      	ldr	r1, [pc, #336]	@ (800fe50 <tx_control+0x2088>)
 800fcfe:	69fb      	ldr	r3, [r7, #28]
 800fd00:	18cb      	adds	r3, r1, r3
 800fd02:	781b      	ldrb	r3, [r3, #0]
 800fd04:	0019      	movs	r1, r3
 800fd06:	69fb      	ldr	r3, [r7, #28]
 800fd08:	4099      	lsls	r1, r3
 800fd0a:	000b      	movs	r3, r1
 800fd0c:	b2db      	uxtb	r3, r3
 800fd0e:	4313      	orrs	r3, r2
 800fd10:	b2da      	uxtb	r2, r3
 800fd12:	4b4e      	ldr	r3, [pc, #312]	@ (800fe4c <tx_control+0x2084>)
 800fd14:	725a      	strb	r2, [r3, #9]
			bufferTxControl[10] |= (uint8_t)(estado3[k]<<k);;
 800fd16:	4b4d      	ldr	r3, [pc, #308]	@ (800fe4c <tx_control+0x2084>)
 800fd18:	7a9a      	ldrb	r2, [r3, #10]
 800fd1a:	494e      	ldr	r1, [pc, #312]	@ (800fe54 <tx_control+0x208c>)
 800fd1c:	69fb      	ldr	r3, [r7, #28]
 800fd1e:	18cb      	adds	r3, r1, r3
 800fd20:	781b      	ldrb	r3, [r3, #0]
 800fd22:	0019      	movs	r1, r3
 800fd24:	69fb      	ldr	r3, [r7, #28]
 800fd26:	4099      	lsls	r1, r3
 800fd28:	000b      	movs	r3, r1
 800fd2a:	b2db      	uxtb	r3, r3
 800fd2c:	4313      	orrs	r3, r2
 800fd2e:	b2da      	uxtb	r2, r3
 800fd30:	4b46      	ldr	r3, [pc, #280]	@ (800fe4c <tx_control+0x2084>)
 800fd32:	729a      	strb	r2, [r3, #10]
			bufferTxControl[11] |= (uint8_t)(estado4[k]<<k);;
 800fd34:	4b45      	ldr	r3, [pc, #276]	@ (800fe4c <tx_control+0x2084>)
 800fd36:	7ada      	ldrb	r2, [r3, #11]
 800fd38:	4947      	ldr	r1, [pc, #284]	@ (800fe58 <tx_control+0x2090>)
 800fd3a:	69fb      	ldr	r3, [r7, #28]
 800fd3c:	18cb      	adds	r3, r1, r3
 800fd3e:	781b      	ldrb	r3, [r3, #0]
 800fd40:	0019      	movs	r1, r3
 800fd42:	69fb      	ldr	r3, [r7, #28]
 800fd44:	4099      	lsls	r1, r3
 800fd46:	000b      	movs	r3, r1
 800fd48:	b2db      	uxtb	r3, r3
 800fd4a:	4313      	orrs	r3, r2
 800fd4c:	b2da      	uxtb	r2, r3
 800fd4e:	4b3f      	ldr	r3, [pc, #252]	@ (800fe4c <tx_control+0x2084>)
 800fd50:	72da      	strb	r2, [r3, #11]
		for(int k=0;k<8;k++){
 800fd52:	69fb      	ldr	r3, [r7, #28]
 800fd54:	3301      	adds	r3, #1
 800fd56:	61fb      	str	r3, [r7, #28]
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	2b07      	cmp	r3, #7
 800fd5c:	ddbd      	ble.n	800fcda <tx_control+0x1f12>
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 800fd5e:	4b3f      	ldr	r3, [pc, #252]	@ (800fe5c <tx_control+0x2094>)
 800fd60:	2200      	movs	r2, #0
 800fd62:	601a      	str	r2, [r3, #0]
		wreg = 0;	// clr		wreg
 800fd64:	4b1e      	ldr	r3, [pc, #120]	@ (800fde0 <tx_control+0x2018>)
 800fd66:	2200      	movs	r2, #0
 800fd68:	701a      	strb	r2, [r3, #0]
		waux = 12;	// mov 	waux,#12;							/ tamao del bloque a calcular el chksum
 800fd6a:	4b1f      	ldr	r3, [pc, #124]	@ (800fde8 <tx_control+0x2020>)
 800fd6c:	220c      	movs	r2, #12
 800fd6e:	701a      	strb	r2, [r3, #0]
		buildChksumBloq(&bufferTxControl[0],waux); // call	buildChksumBloq
 800fd70:	4b1d      	ldr	r3, [pc, #116]	@ (800fde8 <tx_control+0x2020>)
 800fd72:	781b      	ldrb	r3, [r3, #0]
 800fd74:	001a      	movs	r2, r3
 800fd76:	4b35      	ldr	r3, [pc, #212]	@ (800fe4c <tx_control+0x2084>)
 800fd78:	0011      	movs	r1, r2
 800fd7a:	0018      	movs	r0, r3
 800fd7c:	f7f7 f95a 	bl	8007034 <buildChksumBloq>
		bufferTxControl[12] = (uint8_t) ((chksum_32_HW_LW & 0xFF000000)>>24);
 800fd80:	4b36      	ldr	r3, [pc, #216]	@ (800fe5c <tx_control+0x2094>)
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	0e1b      	lsrs	r3, r3, #24
 800fd86:	b2da      	uxtb	r2, r3
 800fd88:	4b30      	ldr	r3, [pc, #192]	@ (800fe4c <tx_control+0x2084>)
 800fd8a:	731a      	strb	r2, [r3, #12]
		bufferTxControl[13] = (uint8_t) ((chksum_32_HW_LW & 0x00FF0000)>>16);
 800fd8c:	4b33      	ldr	r3, [pc, #204]	@ (800fe5c <tx_control+0x2094>)
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	0c1b      	lsrs	r3, r3, #16
 800fd92:	b2da      	uxtb	r2, r3
 800fd94:	4b2d      	ldr	r3, [pc, #180]	@ (800fe4c <tx_control+0x2084>)
 800fd96:	735a      	strb	r2, [r3, #13]
		bufferTxControl[14] = (uint8_t) ((chksum_32_HW_LW & 0x0000FF00)>>8);
 800fd98:	4b30      	ldr	r3, [pc, #192]	@ (800fe5c <tx_control+0x2094>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	0a1b      	lsrs	r3, r3, #8
 800fd9e:	b2da      	uxtb	r2, r3
 800fda0:	4b2a      	ldr	r3, [pc, #168]	@ (800fe4c <tx_control+0x2084>)
 800fda2:	739a      	strb	r2, [r3, #14]
		bufferTxControl[15] = (uint8_t) ((chksum_32_HW_LW & 0x000000FF));
 800fda4:	4b2d      	ldr	r3, [pc, #180]	@ (800fe5c <tx_control+0x2094>)
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	b2da      	uxtb	r2, r3
 800fdaa:	4b28      	ldr	r3, [pc, #160]	@ (800fe4c <tx_control+0x2084>)
 800fdac:	73da      	strb	r2, [r3, #15]
		pointTx = &bufferTxControl[0];		//ldw		pointTx,X
 800fdae:	4b1a      	ldr	r3, [pc, #104]	@ (800fe18 <tx_control+0x2050>)
 800fdb0:	4a26      	ldr	r2, [pc, #152]	@ (800fe4c <tx_control+0x2084>)
 800fdb2:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];	// ldw		pointInitTx,X
 800fdb4:	4b19      	ldr	r3, [pc, #100]	@ (800fe1c <tx_control+0x2054>)
 800fdb6:	4a25      	ldr	r2, [pc, #148]	@ (800fe4c <tx_control+0x2084>)
 800fdb8:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl[16];	//ldw		pointEndTx,X
 800fdba:	4b19      	ldr	r3, [pc, #100]	@ (800fe20 <tx_control+0x2058>)
 800fdbc:	4a28      	ldr	r2, [pc, #160]	@ (800fe60 <tx_control+0x2098>)
 800fdbe:	601a      	str	r2, [r3, #0]
		blockSizeTX=16;						// mov		blockSizeTX,#16
 800fdc0:	4b19      	ldr	r3, [pc, #100]	@ (800fe28 <tx_control+0x2060>)
 800fdc2:	2210      	movs	r2, #16
 800fdc4:	701a      	strb	r2, [r3, #0]
		flagsTX[2] = 0;				// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800fdc6:	4b19      	ldr	r3, [pc, #100]	@ (800fe2c <tx_control+0x2064>)
 800fdc8:	2200      	movs	r2, #0
 800fdca:	709a      	strb	r2, [r3, #2]
		flagsTX[3] = 1;				// bset	flagsTX,#3;						/ evita enviar chksum
 800fdcc:	4b17      	ldr	r3, [pc, #92]	@ (800fe2c <tx_control+0x2064>)
 800fdce:	2201      	movs	r2, #1
 800fdd0:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;				// mov		keyTx,#$55;						/ listo para mandar transmisin
 800fdd2:	4b17      	ldr	r3, [pc, #92]	@ (800fe30 <tx_control+0x2068>)
 800fdd4:	2255      	movs	r2, #85	@ 0x55
 800fdd6:	701a      	strb	r2, [r3, #0]
		codeTX = 0;					// clr		codeTX;
 800fdd8:	4b16      	ldr	r3, [pc, #88]	@ (800fe34 <tx_control+0x206c>)
 800fdda:	2200      	movs	r2, #0
 800fddc:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;		// jp		end_tx_control
 800fdde:	e182      	b.n	80100e6 <tx_control+0x231e>
 800fde0:	20000b70 	.word	0x20000b70
 800fde4:	20000c04 	.word	0x20000c04
 800fde8:	20000b6f 	.word	0x20000b6f
 800fdec:	20002114 	.word	0x20002114
 800fdf0:	20002115 	.word	0x20002115
 800fdf4:	20000c58 	.word	0x20000c58
 800fdf8:	20000c4c 	.word	0x20000c4c
 800fdfc:	20000c4e 	.word	0x20000c4e
 800fe00:	20000bde 	.word	0x20000bde
 800fe04:	200020f4 	.word	0x200020f4
 800fe08:	20001f9d 	.word	0x20001f9d
 800fe0c:	0803f803 	.word	0x0803f803
 800fe10:	200001ba 	.word	0x200001ba
 800fe14:	20001e68 	.word	0x20001e68
 800fe18:	20001ec8 	.word	0x20001ec8
 800fe1c:	20001ec0 	.word	0x20001ec0
 800fe20:	20001ec4 	.word	0x20001ec4
 800fe24:	20001e69 	.word	0x20001e69
 800fe28:	20001ee4 	.word	0x20001ee4
 800fe2c:	20001ed0 	.word	0x20001ed0
 800fe30:	20001ecd 	.word	0x20001ecd
 800fe34:	20001ed8 	.word	0x20001ed8
 800fe38:	20000b94 	.word	0x20000b94
 800fe3c:	20000bc0 	.word	0x20000bc0
 800fe40:	2000204c 	.word	0x2000204c
 800fe44:	200000b8 	.word	0x200000b8
 800fe48:	20001e8c 	.word	0x20001e8c
 800fe4c:	20002058 	.word	0x20002058
 800fe50:	200020fc 	.word	0x200020fc
 800fe54:	20002104 	.word	0x20002104
 800fe58:	2000210c 	.word	0x2000210c
 800fe5c:	20001ee8 	.word	0x20001ee8
 800fe60:	20002068 	.word	0x20002068
		BloqDatalooger[comando1] = 0xF1; 	// mov		comando1,#$F1
 800fe64:	4bc2      	ldr	r3, [pc, #776]	@ (8010170 <tx_control+0x23a8>)
 800fe66:	22f1      	movs	r2, #241	@ 0xf1
 800fe68:	701a      	strb	r2, [r3, #0]
		BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800fe6a:	4bc1      	ldr	r3, [pc, #772]	@ (8010170 <tx_control+0x23a8>)
 800fe6c:	223d      	movs	r2, #61	@ 0x3d
 800fe6e:	705a      	strb	r2, [r3, #1]
		goto tx_timeUNIX_ok;								//jra		tx_timeUNIX_ok
 800fe70:	46c0      	nop			@ (mov r8, r8)
		pointTx = &BloqDatalooger[comando1];		//ldw		pointTx,X
 800fe72:	4bc0      	ldr	r3, [pc, #768]	@ (8010174 <tx_control+0x23ac>)
 800fe74:	4abe      	ldr	r2, [pc, #760]	@ (8010170 <tx_control+0x23a8>)
 800fe76:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqDatalooger[comando1];	//ldw		pointInitTx,X
 800fe78:	4bbf      	ldr	r3, [pc, #764]	@ (8010178 <tx_control+0x23b0>)
 800fe7a:	4abd      	ldr	r2, [pc, #756]	@ (8010170 <tx_control+0x23a8>)
 800fe7c:	601a      	str	r2, [r3, #0]
		pointEndTx = &BloqDatalooger[comando2];		//ldw		pointEndTx,X
 800fe7e:	4bbf      	ldr	r3, [pc, #764]	@ (801017c <tx_control+0x23b4>)
 800fe80:	4abf      	ldr	r2, [pc, #764]	@ (8010180 <tx_control+0x23b8>)
 800fe82:	601a      	str	r2, [r3, #0]
		blockSizeTX = 2;							//mov		blockSizeTX,#2
 800fe84:	4bbf      	ldr	r3, [pc, #764]	@ (8010184 <tx_control+0x23bc>)
 800fe86:	2202      	movs	r2, #2
 800fe88:	701a      	strb	r2, [r3, #0]
		flagsTX[3] = 1;				// bset	flagsTX,#3;						/ evita que se mande checksum
 800fe8a:	4bbf      	ldr	r3, [pc, #764]	@ (8010188 <tx_control+0x23c0>)
 800fe8c:	2201      	movs	r2, #1
 800fe8e:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;				// mov		keyTx,#$55;						/ listo para mandar transmisin
 800fe90:	4bbe      	ldr	r3, [pc, #760]	@ (801018c <tx_control+0x23c4>)
 800fe92:	2255      	movs	r2, #85	@ 0x55
 800fe94:	701a      	strb	r2, [r3, #0]
		codeTX = 0;					// clr		codeTX;
 800fe96:	4bbe      	ldr	r3, [pc, #760]	@ (8010190 <tx_control+0x23c8>)
 800fe98:	2200      	movs	r2, #0
 800fe9a:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 800fe9c:	e123      	b.n	80100e6 <tx_control+0x231e>
			wreeprom(RxBuffer_Ble[2], &eeLat1);					//call	wreeprom;							/ ejecuta el grabado Latitud 1
 800fe9e:	4bbd      	ldr	r3, [pc, #756]	@ (8010194 <tx_control+0x23cc>)
 800fea0:	789b      	ldrb	r3, [r3, #2]
 800fea2:	001a      	movs	r2, r3
 800fea4:	4bbc      	ldr	r3, [pc, #752]	@ (8010198 <tx_control+0x23d0>)
 800fea6:	0019      	movs	r1, r3
 800fea8:	0010      	movs	r0, r2
 800feaa:	f7f7 fcb9 	bl	8007820 <wreeprom>
			reeLat1 = RxBuffer_Ble[2];
 800feae:	4bb9      	ldr	r3, [pc, #740]	@ (8010194 <tx_control+0x23cc>)
 800feb0:	789a      	ldrb	r2, [r3, #2]
 800feb2:	4bba      	ldr	r3, [pc, #744]	@ (801019c <tx_control+0x23d4>)
 800feb4:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[3], &eeLat2);				// call	wreeprom;							/ ejecuta el grabado Latitud 2
 800feb6:	4bb7      	ldr	r3, [pc, #732]	@ (8010194 <tx_control+0x23cc>)
 800feb8:	78db      	ldrb	r3, [r3, #3]
 800feba:	001a      	movs	r2, r3
 800febc:	4bb8      	ldr	r3, [pc, #736]	@ (80101a0 <tx_control+0x23d8>)
 800febe:	0019      	movs	r1, r3
 800fec0:	0010      	movs	r0, r2
 800fec2:	f7f7 fcad 	bl	8007820 <wreeprom>
			reeLat2 = RxBuffer_Ble[3];
 800fec6:	4bb3      	ldr	r3, [pc, #716]	@ (8010194 <tx_control+0x23cc>)
 800fec8:	78da      	ldrb	r2, [r3, #3]
 800feca:	4bb6      	ldr	r3, [pc, #728]	@ (80101a4 <tx_control+0x23dc>)
 800fecc:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[4], &eeLat3);				// call	wreeprom;							/ ejecuta el grabado Latitud 3
 800fece:	4bb1      	ldr	r3, [pc, #708]	@ (8010194 <tx_control+0x23cc>)
 800fed0:	791b      	ldrb	r3, [r3, #4]
 800fed2:	001a      	movs	r2, r3
 800fed4:	4bb4      	ldr	r3, [pc, #720]	@ (80101a8 <tx_control+0x23e0>)
 800fed6:	0019      	movs	r1, r3
 800fed8:	0010      	movs	r0, r2
 800feda:	f7f7 fca1 	bl	8007820 <wreeprom>
			reeLat3 = RxBuffer_Ble[4];
 800fede:	4bad      	ldr	r3, [pc, #692]	@ (8010194 <tx_control+0x23cc>)
 800fee0:	791a      	ldrb	r2, [r3, #4]
 800fee2:	4bb2      	ldr	r3, [pc, #712]	@ (80101ac <tx_control+0x23e4>)
 800fee4:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[5], &eeLat4);				// call	wreeprom;							/ ejecuta el grabado Latitud 4
 800fee6:	4bab      	ldr	r3, [pc, #684]	@ (8010194 <tx_control+0x23cc>)
 800fee8:	795b      	ldrb	r3, [r3, #5]
 800feea:	001a      	movs	r2, r3
 800feec:	4bb0      	ldr	r3, [pc, #704]	@ (80101b0 <tx_control+0x23e8>)
 800feee:	0019      	movs	r1, r3
 800fef0:	0010      	movs	r0, r2
 800fef2:	f7f7 fc95 	bl	8007820 <wreeprom>
			reeLat4 = RxBuffer_Ble[5];
 800fef6:	4ba7      	ldr	r3, [pc, #668]	@ (8010194 <tx_control+0x23cc>)
 800fef8:	795a      	ldrb	r2, [r3, #5]
 800fefa:	4bae      	ldr	r3, [pc, #696]	@ (80101b4 <tx_control+0x23ec>)
 800fefc:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[6], &eeLong1);
 800fefe:	4ba5      	ldr	r3, [pc, #660]	@ (8010194 <tx_control+0x23cc>)
 800ff00:	799b      	ldrb	r3, [r3, #6]
 800ff02:	001a      	movs	r2, r3
 800ff04:	4bac      	ldr	r3, [pc, #688]	@ (80101b8 <tx_control+0x23f0>)
 800ff06:	0019      	movs	r1, r3
 800ff08:	0010      	movs	r0, r2
 800ff0a:	f7f7 fc89 	bl	8007820 <wreeprom>
			reeLong1 = RxBuffer_Ble[6];
 800ff0e:	4ba1      	ldr	r3, [pc, #644]	@ (8010194 <tx_control+0x23cc>)
 800ff10:	799a      	ldrb	r2, [r3, #6]
 800ff12:	4baa      	ldr	r3, [pc, #680]	@ (80101bc <tx_control+0x23f4>)
 800ff14:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[7], &eeLong2);
 800ff16:	4b9f      	ldr	r3, [pc, #636]	@ (8010194 <tx_control+0x23cc>)
 800ff18:	79db      	ldrb	r3, [r3, #7]
 800ff1a:	001a      	movs	r2, r3
 800ff1c:	4ba8      	ldr	r3, [pc, #672]	@ (80101c0 <tx_control+0x23f8>)
 800ff1e:	0019      	movs	r1, r3
 800ff20:	0010      	movs	r0, r2
 800ff22:	f7f7 fc7d 	bl	8007820 <wreeprom>
			reeLong2 = RxBuffer_Ble[7];
 800ff26:	4b9b      	ldr	r3, [pc, #620]	@ (8010194 <tx_control+0x23cc>)
 800ff28:	79da      	ldrb	r2, [r3, #7]
 800ff2a:	4ba6      	ldr	r3, [pc, #664]	@ (80101c4 <tx_control+0x23fc>)
 800ff2c:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[8], &eeLong3);
 800ff2e:	4b99      	ldr	r3, [pc, #612]	@ (8010194 <tx_control+0x23cc>)
 800ff30:	7a1b      	ldrb	r3, [r3, #8]
 800ff32:	001a      	movs	r2, r3
 800ff34:	4ba4      	ldr	r3, [pc, #656]	@ (80101c8 <tx_control+0x2400>)
 800ff36:	0019      	movs	r1, r3
 800ff38:	0010      	movs	r0, r2
 800ff3a:	f7f7 fc71 	bl	8007820 <wreeprom>
			reeLong3 = RxBuffer_Ble[8];
 800ff3e:	4b95      	ldr	r3, [pc, #596]	@ (8010194 <tx_control+0x23cc>)
 800ff40:	7a1a      	ldrb	r2, [r3, #8]
 800ff42:	4ba2      	ldr	r3, [pc, #648]	@ (80101cc <tx_control+0x2404>)
 800ff44:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[9], &eeLong4);
 800ff46:	4b93      	ldr	r3, [pc, #588]	@ (8010194 <tx_control+0x23cc>)
 800ff48:	7a5b      	ldrb	r3, [r3, #9]
 800ff4a:	001a      	movs	r2, r3
 800ff4c:	4ba0      	ldr	r3, [pc, #640]	@ (80101d0 <tx_control+0x2408>)
 800ff4e:	0019      	movs	r1, r3
 800ff50:	0010      	movs	r0, r2
 800ff52:	f7f7 fc65 	bl	8007820 <wreeprom>
			reeLong4 = RxBuffer_Ble[9];
 800ff56:	4b8f      	ldr	r3, [pc, #572]	@ (8010194 <tx_control+0x23cc>)
 800ff58:	7a5a      	ldrb	r2, [r3, #9]
 800ff5a:	4b9e      	ldr	r3, [pc, #632]	@ (80101d4 <tx_control+0x240c>)
 800ff5c:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1;	// mov		comando1,#$F1
 800ff5e:	4b84      	ldr	r3, [pc, #528]	@ (8010170 <tx_control+0x23a8>)
 800ff60:	22f1      	movs	r2, #241	@ 0xf1
 800ff62:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800ff64:	4b82      	ldr	r3, [pc, #520]	@ (8010170 <tx_control+0x23a8>)
 800ff66:	223d      	movs	r2, #61	@ 0x3d
 800ff68:	705a      	strb	r2, [r3, #1]
			goto tx_write_GEO_ok;				// jra		tx_write_GEO_ok
 800ff6a:	e005      	b.n	800ff78 <tx_control+0x21b0>
			BloqDatalooger[comando1] = 0xF1;	// mov		comando1,#$F1
 800ff6c:	4b80      	ldr	r3, [pc, #512]	@ (8010170 <tx_control+0x23a8>)
 800ff6e:	22f1      	movs	r2, #241	@ 0xf1
 800ff70:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E;	// mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800ff72:	4b7f      	ldr	r3, [pc, #508]	@ (8010170 <tx_control+0x23a8>)
 800ff74:	223e      	movs	r2, #62	@ 0x3e
 800ff76:	705a      	strb	r2, [r3, #1]
			pointTx = &BloqDatalooger[comando1];		// ldw		pointTx,X
 800ff78:	4b7e      	ldr	r3, [pc, #504]	@ (8010174 <tx_control+0x23ac>)
 800ff7a:	4a7d      	ldr	r2, [pc, #500]	@ (8010170 <tx_control+0x23a8>)
 800ff7c:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1];	//ldw		pointInitTx,X
 800ff7e:	4b7e      	ldr	r3, [pc, #504]	@ (8010178 <tx_control+0x23b0>)
 800ff80:	4a7b      	ldr	r2, [pc, #492]	@ (8010170 <tx_control+0x23a8>)
 800ff82:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];		// ldw		pointEndTx,X
 800ff84:	4b7d      	ldr	r3, [pc, #500]	@ (801017c <tx_control+0x23b4>)
 800ff86:	4a7e      	ldr	r2, [pc, #504]	@ (8010180 <tx_control+0x23b8>)
 800ff88:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;							// mov		blockSizeTX,#2
 800ff8a:	4b7e      	ldr	r3, [pc, #504]	@ (8010184 <tx_control+0x23bc>)
 800ff8c:	2202      	movs	r2, #2
 800ff8e:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;								// bset	flagsTX,#3;						/ evita que se mande checksum
 800ff90:	4b7d      	ldr	r3, [pc, #500]	@ (8010188 <tx_control+0x23c0>)
 800ff92:	2201      	movs	r2, #1
 800ff94:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55; 								// mov		keyTx,#$55;						/ listo para mandar transmisin
 800ff96:	4b7d      	ldr	r3, [pc, #500]	@ (801018c <tx_control+0x23c4>)
 800ff98:	2255      	movs	r2, #85	@ 0x55
 800ff9a:	701a      	strb	r2, [r3, #0]
			codeTX = 0;									// clr		codeTX;
 800ff9c:	4b7c      	ldr	r3, [pc, #496]	@ (8010190 <tx_control+0x23c8>)
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 800ffa2:	e0a0      	b.n	80100e6 <tx_control+0x231e>
			timeBCD_year = RxBuffer_Ble[2];// ld		timeBCD_year,A;
 800ffa4:	4b7b      	ldr	r3, [pc, #492]	@ (8010194 <tx_control+0x23cc>)
 800ffa6:	789a      	ldrb	r2, [r3, #2]
 800ffa8:	4b8b      	ldr	r3, [pc, #556]	@ (80101d8 <tx_control+0x2410>)
 800ffaa:	701a      	strb	r2, [r3, #0]
			timeBCD_month = RxBuffer_Ble[3];
 800ffac:	4b79      	ldr	r3, [pc, #484]	@ (8010194 <tx_control+0x23cc>)
 800ffae:	78da      	ldrb	r2, [r3, #3]
 800ffb0:	4b8a      	ldr	r3, [pc, #552]	@ (80101dc <tx_control+0x2414>)
 800ffb2:	701a      	strb	r2, [r3, #0]
			timeBCD_day = RxBuffer_Ble[4];// ld		timeBCD_day,A;
 800ffb4:	4b77      	ldr	r3, [pc, #476]	@ (8010194 <tx_control+0x23cc>)
 800ffb6:	791a      	ldrb	r2, [r3, #4]
 800ffb8:	4b89      	ldr	r3, [pc, #548]	@ (80101e0 <tx_control+0x2418>)
 800ffba:	701a      	strb	r2, [r3, #0]
			timeBCD_hour = RxBuffer_Ble[5];// ld		timeBCD_hour,A;
 800ffbc:	4b75      	ldr	r3, [pc, #468]	@ (8010194 <tx_control+0x23cc>)
 800ffbe:	795a      	ldrb	r2, [r3, #5]
 800ffc0:	4b88      	ldr	r3, [pc, #544]	@ (80101e4 <tx_control+0x241c>)
 800ffc2:	701a      	strb	r2, [r3, #0]
			timeBCD_min = RxBuffer_Ble[6];// ld		timeBCD_min,A;
 800ffc4:	4b73      	ldr	r3, [pc, #460]	@ (8010194 <tx_control+0x23cc>)
 800ffc6:	799a      	ldrb	r2, [r3, #6]
 800ffc8:	4b87      	ldr	r3, [pc, #540]	@ (80101e8 <tx_control+0x2420>)
 800ffca:	701a      	strb	r2, [r3, #0]
			timeBCD_sec = RxBuffer_Ble[7];// ld		timeBCD_sec,A;
 800ffcc:	4b71      	ldr	r3, [pc, #452]	@ (8010194 <tx_control+0x23cc>)
 800ffce:	79da      	ldrb	r2, [r3, #7]
 800ffd0:	4b86      	ldr	r3, [pc, #536]	@ (80101ec <tx_control+0x2424>)
 800ffd2:	701a      	strb	r2, [r3, #0]
			waux = RxBuffer_Ble[8];//ld		waux,A;
 800ffd4:	4b6f      	ldr	r3, [pc, #444]	@ (8010194 <tx_control+0x23cc>)
 800ffd6:	7a1a      	ldrb	r2, [r3, #8]
 800ffd8:	4b85      	ldr	r3, [pc, #532]	@ (80101f0 <tx_control+0x2428>)
 800ffda:	701a      	strb	r2, [r3, #0]
			waux = waux<<6;
 800ffdc:	4b84      	ldr	r3, [pc, #528]	@ (80101f0 <tx_control+0x2428>)
 800ffde:	781b      	ldrb	r3, [r3, #0]
 800ffe0:	019b      	lsls	r3, r3, #6
 800ffe2:	b2da      	uxtb	r2, r3
 800ffe4:	4b82      	ldr	r3, [pc, #520]	@ (80101f0 <tx_control+0x2428>)
 800ffe6:	701a      	strb	r2, [r3, #0]
			timeBCD_month |= (waux & 0xE0); // ld		timeBCD_month,A
 800ffe8:	4b81      	ldr	r3, [pc, #516]	@ (80101f0 <tx_control+0x2428>)
 800ffea:	781b      	ldrb	r3, [r3, #0]
 800ffec:	b25b      	sxtb	r3, r3
 800ffee:	221f      	movs	r2, #31
 800fff0:	4393      	bics	r3, r2
 800fff2:	b25a      	sxtb	r2, r3
 800fff4:	4b79      	ldr	r3, [pc, #484]	@ (80101dc <tx_control+0x2414>)
 800fff6:	781b      	ldrb	r3, [r3, #0]
 800fff8:	b25b      	sxtb	r3, r3
 800fffa:	4313      	orrs	r3, r2
 800fffc:	b25b      	sxtb	r3, r3
 800fffe:	b2da      	uxtb	r2, r3
 8010000:	4b76      	ldr	r3, [pc, #472]	@ (80101dc <tx_control+0x2414>)
 8010002:	701a      	strb	r2, [r3, #0]
			waux = RxBuffer_Ble[9];//ld		waux,A;
 8010004:	4b63      	ldr	r3, [pc, #396]	@ (8010194 <tx_control+0x23cc>)
 8010006:	7a5a      	ldrb	r2, [r3, #9]
 8010008:	4b79      	ldr	r3, [pc, #484]	@ (80101f0 <tx_control+0x2428>)
 801000a:	701a      	strb	r2, [r3, #0]
			timeBCD_hour &= 0xBF;// BitClear(timeBCD_hour,6);
 801000c:	4b75      	ldr	r3, [pc, #468]	@ (80101e4 <tx_control+0x241c>)
 801000e:	781b      	ldrb	r3, [r3, #0]
 8010010:	2240      	movs	r2, #64	@ 0x40
 8010012:	4393      	bics	r3, r2
 8010014:	b2da      	uxtb	r2, r3
 8010016:	4b73      	ldr	r3, [pc, #460]	@ (80101e4 <tx_control+0x241c>)
 8010018:	701a      	strb	r2, [r3, #0]
			hRtcDate.Year = timeBCD_year ;
 801001a:	4b6f      	ldr	r3, [pc, #444]	@ (80101d8 <tx_control+0x2410>)
 801001c:	781a      	ldrb	r2, [r3, #0]
 801001e:	4b75      	ldr	r3, [pc, #468]	@ (80101f4 <tx_control+0x242c>)
 8010020:	70da      	strb	r2, [r3, #3]
			hRtcDate.Month = (timeBCD_month & 0x1F);
 8010022:	4b6e      	ldr	r3, [pc, #440]	@ (80101dc <tx_control+0x2414>)
 8010024:	781b      	ldrb	r3, [r3, #0]
 8010026:	221f      	movs	r2, #31
 8010028:	4013      	ands	r3, r2
 801002a:	b2da      	uxtb	r2, r3
 801002c:	4b71      	ldr	r3, [pc, #452]	@ (80101f4 <tx_control+0x242c>)
 801002e:	705a      	strb	r2, [r3, #1]
			hRtcDate.Date = timeBCD_day;
 8010030:	4b6b      	ldr	r3, [pc, #428]	@ (80101e0 <tx_control+0x2418>)
 8010032:	781a      	ldrb	r2, [r3, #0]
 8010034:	4b6f      	ldr	r3, [pc, #444]	@ (80101f4 <tx_control+0x242c>)
 8010036:	709a      	strb	r2, [r3, #2]
			hRtcDate.WeekDay = ((timeBCD_month & 0xE0)>>5);
 8010038:	4b68      	ldr	r3, [pc, #416]	@ (80101dc <tx_control+0x2414>)
 801003a:	781b      	ldrb	r3, [r3, #0]
 801003c:	095b      	lsrs	r3, r3, #5
 801003e:	b2da      	uxtb	r2, r3
 8010040:	4b6c      	ldr	r3, [pc, #432]	@ (80101f4 <tx_control+0x242c>)
 8010042:	701a      	strb	r2, [r3, #0]
			HAL_RTC_SetDate(&hrtc, &hRtcDate, RTC_FORMAT_BCD);
 8010044:	496b      	ldr	r1, [pc, #428]	@ (80101f4 <tx_control+0x242c>)
 8010046:	4b6c      	ldr	r3, [pc, #432]	@ (80101f8 <tx_control+0x2430>)
 8010048:	2201      	movs	r2, #1
 801004a:	0018      	movs	r0, r3
 801004c:	f007 fe34 	bl	8017cb8 <HAL_RTC_SetDate>
			hRtcTime.Hours = timeBCD_hour;
 8010050:	4b64      	ldr	r3, [pc, #400]	@ (80101e4 <tx_control+0x241c>)
 8010052:	781a      	ldrb	r2, [r3, #0]
 8010054:	4b69      	ldr	r3, [pc, #420]	@ (80101fc <tx_control+0x2434>)
 8010056:	701a      	strb	r2, [r3, #0]
			hRtcTime.Minutes = timeBCD_min;
 8010058:	4b63      	ldr	r3, [pc, #396]	@ (80101e8 <tx_control+0x2420>)
 801005a:	781a      	ldrb	r2, [r3, #0]
 801005c:	4b67      	ldr	r3, [pc, #412]	@ (80101fc <tx_control+0x2434>)
 801005e:	705a      	strb	r2, [r3, #1]
			hRtcTime.Seconds = timeBCD_sec;
 8010060:	4b62      	ldr	r3, [pc, #392]	@ (80101ec <tx_control+0x2424>)
 8010062:	781a      	ldrb	r2, [r3, #0]
 8010064:	4b65      	ldr	r3, [pc, #404]	@ (80101fc <tx_control+0x2434>)
 8010066:	709a      	strb	r2, [r3, #2]
			hRtcTime.TimeFormat = RxBuffer_Ble[9];
 8010068:	4b4a      	ldr	r3, [pc, #296]	@ (8010194 <tx_control+0x23cc>)
 801006a:	7a5a      	ldrb	r2, [r3, #9]
 801006c:	4b63      	ldr	r3, [pc, #396]	@ (80101fc <tx_control+0x2434>)
 801006e:	70da      	strb	r2, [r3, #3]
			hRtcTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8010070:	4b62      	ldr	r3, [pc, #392]	@ (80101fc <tx_control+0x2434>)
 8010072:	2200      	movs	r2, #0
 8010074:	60da      	str	r2, [r3, #12]
			hRtcTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8010076:	4b61      	ldr	r3, [pc, #388]	@ (80101fc <tx_control+0x2434>)
 8010078:	2200      	movs	r2, #0
 801007a:	611a      	str	r2, [r3, #16]
			HAL_RTC_SetTime(&hrtc, &hRtcTime, RTC_FORMAT_BCD);
 801007c:	495f      	ldr	r1, [pc, #380]	@ (80101fc <tx_control+0x2434>)
 801007e:	4b5e      	ldr	r3, [pc, #376]	@ (80101f8 <tx_control+0x2430>)
 8010080:	2201      	movs	r2, #1
 8010082:	0018      	movs	r0, r3
 8010084:	f007 fcf4 	bl	8017a70 <HAL_RTC_SetTime>
			timeBCD_sec_ANT = timeBCD_sec;// mov     timeBCD_sec_ANT,timeBCD_sec       ;SEGUNDOS
 8010088:	4b58      	ldr	r3, [pc, #352]	@ (80101ec <tx_control+0x2424>)
 801008a:	781a      	ldrb	r2, [r3, #0]
 801008c:	4b5c      	ldr	r3, [pc, #368]	@ (8010200 <tx_control+0x2438>)
 801008e:	701a      	strb	r2, [r3, #0]
			flagsTime[f_timeConfigRTC]=0;// bset	flagsTime,#f_timeConfigRTC; Ididca que el RTC fue configurado con los datos recibidos .
 8010090:	4b5c      	ldr	r3, [pc, #368]	@ (8010204 <tx_control+0x243c>)
 8010092:	2200      	movs	r2, #0
 8010094:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1; // mov		comando1,#$F1
 8010096:	4b36      	ldr	r3, [pc, #216]	@ (8010170 <tx_control+0x23a8>)
 8010098:	22f1      	movs	r2, #241	@ 0xf1
 801009a:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 801009c:	4b34      	ldr	r3, [pc, #208]	@ (8010170 <tx_control+0x23a8>)
 801009e:	223d      	movs	r2, #61	@ 0x3d
 80100a0:	705a      	strb	r2, [r3, #1]
			goto tx_timeBCD_ok;// jra		tx_timeBCD_ok
 80100a2:	e005      	b.n	80100b0 <tx_control+0x22e8>
			BloqDatalooger[comando1] = 0xF1;// mov		comando1,#$F1
 80100a4:	4b32      	ldr	r3, [pc, #200]	@ (8010170 <tx_control+0x23a8>)
 80100a6:	22f1      	movs	r2, #241	@ 0xf1
 80100a8:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E;// mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 80100aa:	4b31      	ldr	r3, [pc, #196]	@ (8010170 <tx_control+0x23a8>)
 80100ac:	223e      	movs	r2, #62	@ 0x3e
 80100ae:	705a      	strb	r2, [r3, #1]
			pointTx = &BloqDatalooger[comando1];// ldw		pointTx,X
 80100b0:	4b30      	ldr	r3, [pc, #192]	@ (8010174 <tx_control+0x23ac>)
 80100b2:	4a2f      	ldr	r2, [pc, #188]	@ (8010170 <tx_control+0x23a8>)
 80100b4:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 80100b6:	4b30      	ldr	r3, [pc, #192]	@ (8010178 <tx_control+0x23b0>)
 80100b8:	4a2d      	ldr	r2, [pc, #180]	@ (8010170 <tx_control+0x23a8>)
 80100ba:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2]; // ldw		pointEndTx,X
 80100bc:	4b2f      	ldr	r3, [pc, #188]	@ (801017c <tx_control+0x23b4>)
 80100be:	4a30      	ldr	r2, [pc, #192]	@ (8010180 <tx_control+0x23b8>)
 80100c0:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;		// mov		blockSizeTX,#2
 80100c2:	4b30      	ldr	r3, [pc, #192]	@ (8010184 <tx_control+0x23bc>)
 80100c4:	2202      	movs	r2, #2
 80100c6:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;			// bset	flagsTX,#3;						/ evita que se mande checksum
 80100c8:	4b2f      	ldr	r3, [pc, #188]	@ (8010188 <tx_control+0x23c0>)
 80100ca:	2201      	movs	r2, #1
 80100cc:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;			// mov		keyTx,#$55;						/ listo para mandar transmisin
 80100ce:	4b2f      	ldr	r3, [pc, #188]	@ (801018c <tx_control+0x23c4>)
 80100d0:	2255      	movs	r2, #85	@ 0x55
 80100d2:	701a      	strb	r2, [r3, #0]
			codeTX = 0;				// clr		codeTX;
 80100d4:	4b2e      	ldr	r3, [pc, #184]	@ (8010190 <tx_control+0x23c8>)
 80100d6:	2200      	movs	r2, #0
 80100d8:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 80100da:	e004      	b.n	80100e6 <tx_control+0x231e>
		goto end_tx_control;
 80100dc:	46c0      	nop			@ (mov r8, r8)
 80100de:	e002      	b.n	80100e6 <tx_control+0x231e>
		goto end_tx_control;//	jp end_tx_control
 80100e0:	46c0      	nop			@ (mov r8, r8)
 80100e2:	e000      	b.n	80100e6 <tx_control+0x231e>
			goto end_tx_control;		//jp		end_tx_control
 80100e4:	46c0      	nop			@ (mov r8, r8)
		if (keyTx)	{						//tnz		keyTx;									/ no entres al loop hasta terminar transmisin de respuesta
 80100e6:	4b29      	ldr	r3, [pc, #164]	@ (801018c <tx_control+0x23c4>)
 80100e8:	781b      	ldrb	r3, [r3, #0]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d11b      	bne.n	8010126 <tx_control+0x235e>
		if(!flagsRxFirm[4]){ //btjf	flagsRxFirm,#4,ask_resetLoopTx
 80100ee:	4b46      	ldr	r3, [pc, #280]	@ (8010208 <tx_control+0x2440>)
 80100f0:	791b      	ldrb	r3, [r3, #4]
 80100f2:	2201      	movs	r2, #1
 80100f4:	4053      	eors	r3, r2
 80100f6:	b2db      	uxtb	r3, r3
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d103      	bne.n	8010104 <tx_control+0x233c>
		keyWrFirm=0xAA;// mov		keyWrFirm,#$AA
 80100fc:	4b43      	ldr	r3, [pc, #268]	@ (801020c <tx_control+0x2444>)
 80100fe:	22aa      	movs	r2, #170	@ 0xaa
 8010100:	701a      	strb	r2, [r3, #0]
 8010102:	e000      	b.n	8010106 <tx_control+0x233e>
			goto ask_resetLoopTx;
 8010104:	46c0      	nop			@ (mov r8, r8)
		if (estado1[est1Reset]){							//btjt	estado1,#est1Reset,resetLoopTx_2;	/ Se necesita reset ?  Entra al loop hasta esperar el reset
 8010106:	4b42      	ldr	r3, [pc, #264]	@ (8010210 <tx_control+0x2448>)
 8010108:	791b      	ldrb	r3, [r3, #4]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d109      	bne.n	8010122 <tx_control+0x235a>
resetLoopTx:
 801010e:	46c0      	nop			@ (mov r8, r8)
		if (!flagsTX[5]){				/// Se necesita reset ?  Entra al loop hasta esperar el reset
 8010110:	4b1d      	ldr	r3, [pc, #116]	@ (8010188 <tx_control+0x23c0>)
 8010112:	795b      	ldrb	r3, [r3, #5]
 8010114:	2201      	movs	r2, #1
 8010116:	4053      	eors	r3, r2
 8010118:	b2db      	uxtb	r3, r3
 801011a:	2b00      	cmp	r3, #0
 801011c:	d106      	bne.n	801012c <tx_control+0x2364>
		asm ("nop");
 801011e:	46c0      	nop			@ (mov r8, r8)
		goto	resetLoopTx;		//jra		resetLoopTx
 8010120:	e7f6      	b.n	8010110 <tx_control+0x2348>
		asm ("nop");
 8010122:	46c0      	nop			@ (mov r8, r8)
		goto	resetLoopTx_2;
 8010124:	e7fd      	b.n	8010122 <tx_control+0x235a>
			goto	no_resetLoopTx;			//	jrne	no_resetLoopTx
 8010126:	46c0      	nop			@ (mov r8, r8)
 8010128:	f001 f8c5 	bl	80112b6 <tx_control+0x34ee>
			goto no_resetLoopTx;
 801012c:	46c0      	nop			@ (mov r8, r8)
		goto	end_tx_control_b;				//jp		end_tx_control_b
 801012e:	f001 f8c2 	bl	80112b6 <tx_control+0x34ee>
			goto tx_wifi_01;
 8010132:	46c0      	nop			@ (mov r8, r8)
		goto end_tx_wifi;//jp			end_tx_wifi
tx_wifi_01:
		//;  Pregunta por el estado de la conexin a Servidor
		if(flagsTxControl[f_statWIFI])//btjt		flagsTxControl,#f_statWIFI,tx_wifi_OK
 8010134:	4b37      	ldr	r3, [pc, #220]	@ (8010214 <tx_control+0x244c>)
 8010136:	789b      	ldrb	r3, [r3, #2]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d175      	bne.n	8010228 <tx_control+0x2460>
			goto tx_wifi_OK;
		flagsWIFI[f_serverConnect] = 0;// bres		flagsWIFI,#f_serverConnect; / baja bandera de conexin con servidor
 801013c:	4b36      	ldr	r3, [pc, #216]	@ (8010218 <tx_control+0x2450>)
 801013e:	2200      	movs	r2, #0
 8010140:	701a      	strb	r2, [r3, #0]
		// en desconexin borra banderas de logger enviado para que se enven a la reconexin
		flagsWIFI[f_timeLoggerSend] = 0;// bres		flagsWIFI,#f_timeLoggerSend;
 8010142:	4b35      	ldr	r3, [pc, #212]	@ (8010218 <tx_control+0x2450>)
 8010144:	2200      	movs	r2, #0
 8010146:	705a      	strb	r2, [r3, #1]
		flagsWIFI[f_eventLoggerSend] = 0;// bres		flagsWIFI,#f_eventLoggerSend;
 8010148:	4b33      	ldr	r3, [pc, #204]	@ (8010218 <tx_control+0x2450>)
 801014a:	2200      	movs	r2, #0
 801014c:	709a      	strb	r2, [r3, #2]
		flagsWIFI[f_timeLoggerCmd] = 0;// bres		flagsWIFI,#f_timeLoggerCmd;
 801014e:	4b32      	ldr	r3, [pc, #200]	@ (8010218 <tx_control+0x2450>)
 8010150:	2200      	movs	r2, #0
 8010152:	70da      	strb	r2, [r3, #3]
		flagsWIFI[f_eventLoggerCmd] = 0;// bres		flagsWIFI,#f_eventLoggerCmd;
 8010154:	4b30      	ldr	r3, [pc, #192]	@ (8010218 <tx_control+0x2450>)
 8010156:	2200      	movs	r2, #0
 8010158:	711a      	strb	r2, [r3, #4]
		cntRegTxWifi = 0;
 801015a:	4b30      	ldr	r3, [pc, #192]	@ (801021c <tx_control+0x2454>)
 801015c:	2200      	movs	r2, #0
 801015e:	801a      	strh	r2, [r3, #0]
		blockLoggWifi = 0;
 8010160:	4b2f      	ldr	r3, [pc, #188]	@ (8010220 <tx_control+0x2458>)
 8010162:	2200      	movs	r2, #0
 8010164:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = 0;
 8010166:	4b2f      	ldr	r3, [pc, #188]	@ (8010224 <tx_control+0x245c>)
 8010168:	2200      	movs	r2, #0
 801016a:	701a      	strb	r2, [r3, #0]
		goto end_tx_wifi;// jp			end_tx_wifi
 801016c:	f001 f8a0 	bl	80112b0 <tx_control+0x34e8>
 8010170:	20001e68 	.word	0x20001e68
 8010174:	20001ec8 	.word	0x20001ec8
 8010178:	20001ec0 	.word	0x20001ec0
 801017c:	20001ec4 	.word	0x20001ec4
 8010180:	20001e69 	.word	0x20001e69
 8010184:	20001ee4 	.word	0x20001ee4
 8010188:	20001ed0 	.word	0x20001ed0
 801018c:	20001ecd 	.word	0x20001ecd
 8010190:	20001ed8 	.word	0x20001ed8
 8010194:	20000988 	.word	0x20000988
 8010198:	0803f808 	.word	0x0803f808
 801019c:	200001bb 	.word	0x200001bb
 80101a0:	0803f809 	.word	0x0803f809
 80101a4:	200001bc 	.word	0x200001bc
 80101a8:	0803f80a 	.word	0x0803f80a
 80101ac:	200001bd 	.word	0x200001bd
 80101b0:	0803f80b 	.word	0x0803f80b
 80101b4:	200001be 	.word	0x200001be
 80101b8:	0803f80c 	.word	0x0803f80c
 80101bc:	200001bf 	.word	0x200001bf
 80101c0:	0803f80d 	.word	0x0803f80d
 80101c4:	200001c0 	.word	0x200001c0
 80101c8:	0803f80e 	.word	0x0803f80e
 80101cc:	200001c1 	.word	0x200001c1
 80101d0:	0803f80f 	.word	0x0803f80f
 80101d4:	200001c2 	.word	0x200001c2
 80101d8:	20002120 	.word	0x20002120
 80101dc:	20002121 	.word	0x20002121
 80101e0:	20002122 	.word	0x20002122
 80101e4:	20002123 	.word	0x20002123
 80101e8:	20002124 	.word	0x20002124
 80101ec:	20002125 	.word	0x20002125
 80101f0:	20000b6f 	.word	0x20000b6f
 80101f4:	2000213c 	.word	0x2000213c
 80101f8:	20000518 	.word	0x20000518
 80101fc:	20002128 	.word	0x20002128
 8010200:	200021a9 	.word	0x200021a9
 8010204:	20002118 	.word	0x20002118
 8010208:	20001f90 	.word	0x20001f90
 801020c:	20001f98 	.word	0x20001f98
 8010210:	200020f4 	.word	0x200020f4
 8010214:	200021b0 	.word	0x200021b0
 8010218:	20002004 	.word	0x20002004
 801021c:	2000202c 	.word	0x2000202c
 8010220:	2000202a 	.word	0x2000202a
 8010224:	2000202b 	.word	0x2000202b
			goto tx_wifi_OK;
 8010228:	46c0      	nop			@ (mov r8, r8)

tx_wifi_OK:
		flagsWIFI[f_serverConnect] = 1;// bset		flagsWIFI,#f_serverConnect;/ Indica que modulo Wifi avis conexxin con servidor
 801022a:	4bcc      	ldr	r3, [pc, #816]	@ (801055c <tx_control+0x2794>)
 801022c:	2201      	movs	r2, #1
 801022e:	701a      	strb	r2, [r3, #0]

		// btjf	flagsRxFirm,#0,tx_wifi_OK_01; Empez recepcin de Firmware ?
		if(!flagsRxFirm[0]){
 8010230:	4bcb      	ldr	r3, [pc, #812]	@ (8010560 <tx_control+0x2798>)
 8010232:	781b      	ldrb	r3, [r3, #0]
 8010234:	2201      	movs	r2, #1
 8010236:	4053      	eors	r3, r2
 8010238:	b2db      	uxtb	r3, r3
 801023a:	2b00      	cmp	r3, #0
 801023c:	d101      	bne.n	8010242 <tx_control+0x247a>
 801023e:	f001 f82a 	bl	8011296 <tx_control+0x34ce>
			goto tx_wifi_OK_01;
 8010242:	46c0      	nop			@ (mov r8, r8)
tx_wifi_OK_01:

tx_wifi_OK_02:

		// tnz		keyTx;									/ se est atendiendo alguna transmisin?
	if(keyTx!=0){
 8010244:	4bc7      	ldr	r3, [pc, #796]	@ (8010564 <tx_control+0x279c>)
 8010246:	781b      	ldrb	r3, [r3, #0]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d001      	beq.n	8010250 <tx_control+0x2488>
 801024c:	f001 f826 	bl	801129c <tx_control+0x34d4>
	}

//;===========================================================
//;										Logger tiempo
//;===========================================================
tx_wifi_timeLoggerAsk:
 8010250:	46c0      	nop			@ (mov r8, r8)
		//; Pregunta si ya se envo el logger de tiempo
		//if(!flagsWIFI[f_timeLoggerSend]){
		if(flagsWIFI[f_timeLoggerSend]){
 8010252:	4bc2      	ldr	r3, [pc, #776]	@ (801055c <tx_control+0x2794>)
 8010254:	785b      	ldrb	r3, [r3, #1]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d100      	bne.n	801025c <tx_control+0x2494>
 801025a:	e1e7      	b.n	801062c <tx_control+0x2864>
			goto tx_wifi_timeLogger;// btjf		flagsWIFI,#f_timeLoggerSend,tx_wifi_timeLogger
 801025c:	46c0      	nop			@ (mov r8, r8)

// ;------------------------------------------------------------
// ;------------- Envo de comando y tiempo actual
// ; Ya se envi el comando con la estampa de tiempo ?
// ; si ya se mand, espera respuesta de modulo WiFi.
		if(flagsWIFI[f_timeLoggerCmd]){// btjt		flagsWIFI,#f_timeLoggerCmd,tx_wifi_timeLogger_01
 801025e:	4bbf      	ldr	r3, [pc, #764]	@ (801055c <tx_control+0x2794>)
 8010260:	78db      	ldrb	r3, [r3, #3]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d000      	beq.n	8010268 <tx_control+0x24a0>
 8010266:	e0b8      	b.n	80103da <tx_control+0x2612>
			goto tx_wifi_timeLogger_01;
		}
		// ; en caso contrario carga informacin para transmitir comando
		flagsWIFI[f_timeLoggerCmd] = 1;	//bset		flagsWIFI,#f_timeLoggerCmd
 8010268:	4bbc      	ldr	r3, [pc, #752]	@ (801055c <tx_control+0x2794>)
 801026a:	2201      	movs	r2, #1
 801026c:	70da      	strb	r2, [r3, #3]
		//;S el contador no viene en cero no grabes datos
		//ldw		X,cntRegTxWifi
		//tnzw	X
		//jrne	tx_wifi_timeLogger_cmd
		if(cntRegTxWifi)
 801026e:	4bbe      	ldr	r3, [pc, #760]	@ (8010568 <tx_control+0x27a0>)
 8010270:	881b      	ldrh	r3, [r3, #0]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d134      	bne.n	80102e0 <tx_control+0x2518>
			goto tx_wifi_timeLogger_cmd;

		// ;primero guarda lo que aun hay en el buffer .
		cntBlockFlash = cntBlockDATA;// mov		cntBlockFlash,cntBlockDATA; /pasa el nmero de bloques de datos grabados
 8010276:	4bbd      	ldr	r3, [pc, #756]	@ (801056c <tx_control+0x27a4>)
 8010278:	781a      	ldrb	r2, [r3, #0]
 801027a:	4bbd      	ldr	r3, [pc, #756]	@ (8010570 <tx_control+0x27a8>)
 801027c:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockDATA;// mov		cntByteBlock,cntByteBlockDATA
 801027e:	4bbd      	ldr	r3, [pc, #756]	@ (8010574 <tx_control+0x27ac>)
 8010280:	781a      	ldrb	r2, [r3, #0]
 8010282:	4bbd      	ldr	r3, [pc, #756]	@ (8010578 <tx_control+0x27b0>)
 8010284:	701a      	strb	r2, [r3, #0]
		// ldw		X,#data_buffer
		dirBuffer = &data_buffer[0];// ldw		dirBuffer,X
 8010286:	4bbd      	ldr	r3, [pc, #756]	@ (801057c <tx_control+0x27b4>)
 8010288:	4abd      	ldr	r2, [pc, #756]	@ (8010580 <tx_control+0x27b8>)
 801028a:	601a      	str	r2, [r3, #0]
		// ldw		X,#dataLogger
		dirLogger = &dataLogger[0]; //ldw		dirLogger,X
 801028c:	4bbd      	ldr	r3, [pc, #756]	@ (8010584 <tx_control+0x27bc>)
 801028e:	4abe      	ldr	r2, [pc, #760]	@ (8010588 <tx_control+0x27c0>)
 8010290:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer
		// clr		resulh
		// mov		resull,#126
		// addw	X,resulh
		// ld		A,cntByteBlock
		dirBuffer[126] = cntByteBlock;// ld		(X),A
 8010292:	4bba      	ldr	r3, [pc, #744]	@ (801057c <tx_control+0x27b4>)
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	337e      	adds	r3, #126	@ 0x7e
 8010298:	4ab7      	ldr	r2, [pc, #732]	@ (8010578 <tx_control+0x27b0>)
 801029a:	7812      	ldrb	r2, [r2, #0]
 801029c:	701a      	strb	r2, [r3, #0]

//;---- Graba buffer en bloque de flash
		ProgMemCode = 0xAA;// mov		ProgMemCode,#$AA;				/ Indica que se va a grabar bloque de Flash
 801029e:	4bbb      	ldr	r3, [pc, #748]	@ (801058c <tx_control+0x27c4>)
 80102a0:	22aa      	movs	r2, #170	@ 0xaa
 80102a2:	701a      	strb	r2, [r3, #0]
		// ld    A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
		// ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
		// mul		X,A;										/ Multiplicalos
		// addw	X,dirLogger;						/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
		dirPointer = dirLogger + 128*cntBlockFlash;// LDW		dirPointer,X
 80102a4:	4bb7      	ldr	r3, [pc, #732]	@ (8010584 <tx_control+0x27bc>)
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	4ab1      	ldr	r2, [pc, #708]	@ (8010570 <tx_control+0x27a8>)
 80102aa:	7812      	ldrb	r2, [r2, #0]
 80102ac:	01d2      	lsls	r2, r2, #7
 80102ae:	189a      	adds	r2, r3, r2
 80102b0:	4bb7      	ldr	r3, [pc, #732]	@ (8010590 <tx_control+0x27c8>)
 80102b2:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer;						/ apunta al buffer de datos en RAM
		dataPointer = dirBuffer;// LDW		dataPointer,X
 80102b4:	4bb1      	ldr	r3, [pc, #708]	@ (801057c <tx_control+0x27b4>)
 80102b6:	681a      	ldr	r2, [r3, #0]
 80102b8:	4bb6      	ldr	r3, [pc, #728]	@ (8010594 <tx_control+0x27cc>)
 80102ba:	601a      	str	r2, [r3, #0]
		GRABA_BLOCK();// call	GRABA_BLOCK
 80102bc:	f7f7 f990 	bl	80075e0 <GRABA_BLOCK>

		// ldw		X,cntRegDATA
		cntReg = cntRegDATA;// ldw		cntReg,X
 80102c0:	4bb5      	ldr	r3, [pc, #724]	@ (8010598 <tx_control+0x27d0>)
 80102c2:	881a      	ldrh	r2, [r3, #0]
 80102c4:	4bb5      	ldr	r3, [pc, #724]	@ (801059c <tx_control+0x27d4>)
 80102c6:	801a      	strh	r2, [r3, #0]
		// ldw		X,#eeCntRegDATA
		cntRegPNT = &eeCntRegDATA;// ldw		cntRegPNT,X
 80102c8:	4bb5      	ldr	r3, [pc, #724]	@ (80105a0 <tx_control+0x27d8>)
 80102ca:	4ab6      	ldr	r2, [pc, #728]	@ (80105a4 <tx_control+0x27dc>)
 80102cc:	601a      	str	r2, [r3, #0]
		reeCntRegDATA = cntReg;
 80102ce:	4bb3      	ldr	r3, [pc, #716]	@ (801059c <tx_control+0x27d4>)
 80102d0:	881a      	ldrh	r2, [r3, #0]
 80102d2:	4bb5      	ldr	r3, [pc, #724]	@ (80105a8 <tx_control+0x27e0>)
 80102d4:	801a      	strh	r2, [r3, #0]

		save_cntReg();// call	save_cntReg
 80102d6:	f7f6 fe37 	bl	8006f48 <save_cntReg>

		save_timeUNIX();// call	save_timeUNIX
 80102da:	f7f6 fe47 	bl	8006f6c <save_timeUNIX>
 80102de:	e000      	b.n	80102e2 <tx_control+0x251a>
			goto tx_wifi_timeLogger_cmd;
 80102e0:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_cmd:
		//; carga comando
		// ldw		X,#$4085
		bufferWifiTx[0] = 0x40;// ldw		bufferWifiTx,X
 80102e2:	4bb2      	ldr	r3, [pc, #712]	@ (80105ac <tx_control+0x27e4>)
 80102e4:	2240      	movs	r2, #64	@ 0x40
 80102e6:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x85;
 80102e8:	4bb0      	ldr	r3, [pc, #704]	@ (80105ac <tx_control+0x27e4>)
 80102ea:	2285      	movs	r2, #133	@ 0x85
 80102ec:	705a      	strb	r2, [r3, #1]
		// ; carga versin de firmware
		// ldw		X,eeversion1
//		bufferWifiTx[2] = eePlantilla[eeversion1];// ldw		bufferWifiTx+2,X
//		bufferWifiTx[3] = eePlantilla[eeversion2];
		bufferWifiTx[2] = reePlantilla[eeversion1];
 80102ee:	4bb0      	ldr	r3, [pc, #704]	@ (80105b0 <tx_control+0x27e8>)
 80102f0:	227b      	movs	r2, #123	@ 0x7b
 80102f2:	5c9a      	ldrb	r2, [r3, r2]
 80102f4:	4bad      	ldr	r3, [pc, #692]	@ (80105ac <tx_control+0x27e4>)
 80102f6:	709a      	strb	r2, [r3, #2]
		bufferWifiTx[3] = reePlantilla[eeversion2];
 80102f8:	4bad      	ldr	r3, [pc, #692]	@ (80105b0 <tx_control+0x27e8>)
 80102fa:	227c      	movs	r2, #124	@ 0x7c
 80102fc:	5c9a      	ldrb	r2, [r3, r2]
 80102fe:	4bab      	ldr	r3, [pc, #684]	@ (80105ac <tx_control+0x27e4>)
 8010300:	70da      	strb	r2, [r3, #3]
		// ; carga hora actual
		// ldw		X,timeSeconds_HW
		bufferWifiTx[4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);// ldw		bufferWifiTx+4,X
 8010302:	4bac      	ldr	r3, [pc, #688]	@ (80105b4 <tx_control+0x27ec>)
 8010304:	881b      	ldrh	r3, [r3, #0]
 8010306:	0a1b      	lsrs	r3, r3, #8
 8010308:	b29b      	uxth	r3, r3
 801030a:	b2da      	uxtb	r2, r3
 801030c:	4ba7      	ldr	r3, [pc, #668]	@ (80105ac <tx_control+0x27e4>)
 801030e:	711a      	strb	r2, [r3, #4]
		bufferWifiTx[5] = (uint8_t) ((timeSeconds_HW & 0x00FF));
 8010310:	4ba8      	ldr	r3, [pc, #672]	@ (80105b4 <tx_control+0x27ec>)
 8010312:	881b      	ldrh	r3, [r3, #0]
 8010314:	b2da      	uxtb	r2, r3
 8010316:	4ba5      	ldr	r3, [pc, #660]	@ (80105ac <tx_control+0x27e4>)
 8010318:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		bufferWifiTx[6] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);// ldw		bufferWifiTx+6,X
 801031a:	4ba7      	ldr	r3, [pc, #668]	@ (80105b8 <tx_control+0x27f0>)
 801031c:	881b      	ldrh	r3, [r3, #0]
 801031e:	0a1b      	lsrs	r3, r3, #8
 8010320:	b29b      	uxth	r3, r3
 8010322:	b2da      	uxtb	r2, r3
 8010324:	4ba1      	ldr	r3, [pc, #644]	@ (80105ac <tx_control+0x27e4>)
 8010326:	719a      	strb	r2, [r3, #6]
		bufferWifiTx[7] = (uint8_t) ((timeSeconds_LW & 0x00FF));
 8010328:	4ba3      	ldr	r3, [pc, #652]	@ (80105b8 <tx_control+0x27f0>)
 801032a:	881b      	ldrh	r3, [r3, #0]
 801032c:	b2da      	uxtb	r2, r3
 801032e:	4b9f      	ldr	r3, [pc, #636]	@ (80105ac <tx_control+0x27e4>)
 8010330:	71da      	strb	r2, [r3, #7]
//		bufferWifiTx[11] = eeLat4;
//		bufferWifiTx[12] = eeLong1;
//		bufferWifiTx[13] = eeLong2;
//		bufferWifiTx[14] = eeLong3;
//		bufferWifiTx[15] = eeLong4;
		bufferWifiTx[8] = reeLat1;
 8010332:	4ba2      	ldr	r3, [pc, #648]	@ (80105bc <tx_control+0x27f4>)
 8010334:	781a      	ldrb	r2, [r3, #0]
 8010336:	4b9d      	ldr	r3, [pc, #628]	@ (80105ac <tx_control+0x27e4>)
 8010338:	721a      	strb	r2, [r3, #8]
		bufferWifiTx[9] = reeLat2;
 801033a:	4ba1      	ldr	r3, [pc, #644]	@ (80105c0 <tx_control+0x27f8>)
 801033c:	781a      	ldrb	r2, [r3, #0]
 801033e:	4b9b      	ldr	r3, [pc, #620]	@ (80105ac <tx_control+0x27e4>)
 8010340:	725a      	strb	r2, [r3, #9]
		bufferWifiTx[10] = reeLat3;
 8010342:	4ba0      	ldr	r3, [pc, #640]	@ (80105c4 <tx_control+0x27fc>)
 8010344:	781a      	ldrb	r2, [r3, #0]
 8010346:	4b99      	ldr	r3, [pc, #612]	@ (80105ac <tx_control+0x27e4>)
 8010348:	729a      	strb	r2, [r3, #10]
		bufferWifiTx[11] = reeLat4;
 801034a:	4b9f      	ldr	r3, [pc, #636]	@ (80105c8 <tx_control+0x2800>)
 801034c:	781a      	ldrb	r2, [r3, #0]
 801034e:	4b97      	ldr	r3, [pc, #604]	@ (80105ac <tx_control+0x27e4>)
 8010350:	72da      	strb	r2, [r3, #11]
		bufferWifiTx[12] = reeLong1;
 8010352:	4b9e      	ldr	r3, [pc, #632]	@ (80105cc <tx_control+0x2804>)
 8010354:	781a      	ldrb	r2, [r3, #0]
 8010356:	4b95      	ldr	r3, [pc, #596]	@ (80105ac <tx_control+0x27e4>)
 8010358:	731a      	strb	r2, [r3, #12]
		bufferWifiTx[13] = reeLong2;
 801035a:	4b9d      	ldr	r3, [pc, #628]	@ (80105d0 <tx_control+0x2808>)
 801035c:	781a      	ldrb	r2, [r3, #0]
 801035e:	4b93      	ldr	r3, [pc, #588]	@ (80105ac <tx_control+0x27e4>)
 8010360:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = reeLong3;
 8010362:	4b9c      	ldr	r3, [pc, #624]	@ (80105d4 <tx_control+0x280c>)
 8010364:	781a      	ldrb	r2, [r3, #0]
 8010366:	4b91      	ldr	r3, [pc, #580]	@ (80105ac <tx_control+0x27e4>)
 8010368:	739a      	strb	r2, [r3, #14]
		bufferWifiTx[15] = reeLong4;
 801036a:	4b9b      	ldr	r3, [pc, #620]	@ (80105d8 <tx_control+0x2810>)
 801036c:	781a      	ldrb	r2, [r3, #0]
 801036e:	4b8f      	ldr	r3, [pc, #572]	@ (80105ac <tx_control+0x27e4>)
 8010370:	73da      	strb	r2, [r3, #15]

		// ;define inicio, fin y tamao de bloque de tx
		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 8010372:	4b9a      	ldr	r3, [pc, #616]	@ (80105dc <tx_control+0x2814>)
 8010374:	4a8d      	ldr	r2, [pc, #564]	@ (80105ac <tx_control+0x27e4>)
 8010376:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 8010378:	4b99      	ldr	r3, [pc, #612]	@ (80105e0 <tx_control+0x2818>)
 801037a:	4a8c      	ldr	r2, [pc, #560]	@ (80105ac <tx_control+0x27e4>)
 801037c:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+16)
		pointEndTx= &bufferWifiTx[16];	// ldw		pointEndTx,X
 801037e:	4b99      	ldr	r3, [pc, #612]	@ (80105e4 <tx_control+0x281c>)
 8010380:	4a99      	ldr	r2, [pc, #612]	@ (80105e8 <tx_control+0x2820>)
 8010382:	601a      	str	r2, [r3, #0]
		blockSizeTX = 16;// mov		blockSizeTX,#16
 8010384:	4b99      	ldr	r3, [pc, #612]	@ (80105ec <tx_control+0x2824>)
 8010386:	2210      	movs	r2, #16
 8010388:	701a      	strb	r2, [r3, #0]

		flagsTX[2]=0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 801038a:	4b99      	ldr	r3, [pc, #612]	@ (80105f0 <tx_control+0x2828>)
 801038c:	2200      	movs	r2, #0
 801038e:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 8010390:	4b98      	ldr	r3, [pc, #608]	@ (80105f4 <tx_control+0x282c>)
 8010392:	2200      	movs	r2, #0
 8010394:	601a      	str	r2, [r3, #0]
		flagsTX[3]=1;//bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 8010396:	4b96      	ldr	r3, [pc, #600]	@ (80105f0 <tx_control+0x2828>)
 8010398:	2201      	movs	r2, #1
 801039a:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;// mov		keyTx,#$55;						/ listo para mandar transmisin
 801039c:	4b71      	ldr	r3, [pc, #452]	@ (8010564 <tx_control+0x279c>)
 801039e:	2255      	movs	r2, #85	@ 0x55
 80103a0:	701a      	strb	r2, [r3, #0]
		codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 80103a2:	4b95      	ldr	r3, [pc, #596]	@ (80105f8 <tx_control+0x2830>)
 80103a4:	2200      	movs	r2, #0
 80103a6:	701a      	strb	r2, [r3, #0]

		//;S el contador no viene en cero continua utilizando los punteros sin iniciarlos
		//ldw		X,cntRegTxWifi
		//tnzw	X
		//jrne	tx_wifi_timeLogger_noInit
		if(cntRegTxWifi)
 80103a8:	4b6f      	ldr	r3, [pc, #444]	@ (8010568 <tx_control+0x27a0>)
 80103aa:	881b      	ldrh	r3, [r3, #0]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d10b      	bne.n	80103c8 <tx_control+0x2600>
/*;Establece punteros iniciales y finales del envo de datos de tiempo
; pasa el nmero de bloques y bytes de datos de tiempo grabados
; limpia el contador de registros transmitidos
;	carga timeout en segundos*/

		blockLoggWifi = cntBlockDATA;// mov		blockLoggWifi,cntBlockDATA
 80103b0:	4b6e      	ldr	r3, [pc, #440]	@ (801056c <tx_control+0x27a4>)
 80103b2:	781a      	ldrb	r2, [r3, #0]
 80103b4:	4b91      	ldr	r3, [pc, #580]	@ (80105fc <tx_control+0x2834>)
 80103b6:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = cntByteBlockDATA;// mov		byteLoggWifi,cntByteBlockDATA
 80103b8:	4b6e      	ldr	r3, [pc, #440]	@ (8010574 <tx_control+0x27ac>)
 80103ba:	781a      	ldrb	r2, [r3, #0]
 80103bc:	4b90      	ldr	r3, [pc, #576]	@ (8010600 <tx_control+0x2838>)
 80103be:	701a      	strb	r2, [r3, #0]
		// clrw	X
		cntRegTxWifi = 0;// ldw		cntRegTxWifi,X
 80103c0:	4b69      	ldr	r3, [pc, #420]	@ (8010568 <tx_control+0x27a0>)
 80103c2:	2200      	movs	r2, #0
 80103c4:	801a      	strh	r2, [r3, #0]
 80103c6:	e000      	b.n	80103ca <tx_control+0x2602>
			goto tx_wifi_timeLogger_noInit;
 80103c8:	46c0      	nop			@ (mov r8, r8)
tx_wifi_timeLogger_noInit:
		timeoutTxWifi = 3;// mov		timeoutTxWifi,#3
 80103ca:	4b8e      	ldr	r3, [pc, #568]	@ (8010604 <tx_control+0x283c>)
 80103cc:	2203      	movs	r2, #3
 80103ce:	701a      	strb	r2, [r3, #0]
		//if(findLastValue((uint32_t)&eeCntRegDATA) == 0){
		//	goto tx_wifi_timeLogger_END;// jreq	tx_wifi_timeLogger_END; / no, finaliza envo de logger de datos
		//}
		//numRegTx = eeCntRegDATA;// ldw		numRegTx,X
		//numRegTx = findLastValue((uint32_t)&eeCntRegDATA);
		numRegTx = 1343;
 80103d0:	4b8d      	ldr	r3, [pc, #564]	@ (8010608 <tx_control+0x2840>)
 80103d2:	4a8e      	ldr	r2, [pc, #568]	@ (801060c <tx_control+0x2844>)
 80103d4:	801a      	strh	r2, [r3, #0]
		goto end_tx_wifi;// jp		end_tx_wifi
 80103d6:	f000 ff6b 	bl	80112b0 <tx_control+0x34e8>
			goto tx_wifi_timeLogger_01;
 80103da:	46c0      	nop			@ (mov r8, r8)
;------------- Validacin de respuesta, time out y envo de logger por Registro
*/
tx_wifi_timeLogger_01:
		// ld		A,codeTX
		// cp		A,#$3D
		if(codeTX==0x3D){
 80103dc:	4b86      	ldr	r3, [pc, #536]	@ (80105f8 <tx_control+0x2830>)
 80103de:	781b      	ldrb	r3, [r3, #0]
 80103e0:	2b3d      	cmp	r3, #61	@ 0x3d
 80103e2:	d00e      	beq.n	8010402 <tx_control+0x263a>
			goto tx_wifi_timeLogger_03; // jreq	tx_wifi_timeLogger_03
		}
		codeTX = 0;
 80103e4:	4b84      	ldr	r3, [pc, #528]	@ (80105f8 <tx_control+0x2830>)
 80103e6:	2200      	movs	r2, #0
 80103e8:	701a      	strb	r2, [r3, #0]
		//; checa timeout
		// tnz		timeoutTxWifi
		if(timeoutTxWifi){
 80103ea:	4b86      	ldr	r3, [pc, #536]	@ (8010604 <tx_control+0x283c>)
 80103ec:	781b      	ldrb	r3, [r3, #0]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d104      	bne.n	80103fc <tx_control+0x2634>
			goto tx_wifi_timeLogger_02;// jrne	tx_wifi_timeLogger_02
		}
		flagsWIFI[f_timeLoggerCmd]=0;// bres	flagsWIFI,#f_timeLoggerCmd
 80103f2:	4b5a      	ldr	r3, [pc, #360]	@ (801055c <tx_control+0x2794>)
 80103f4:	2200      	movs	r2, #0
 80103f6:	70da      	strb	r2, [r3, #3]

tx_wifi_timeLogger_02:
		goto end_tx_wifi;// jp		end_tx_wifi
 80103f8:	f000 ff5a 	bl	80112b0 <tx_control+0x34e8>
			goto tx_wifi_timeLogger_02;// jrne	tx_wifi_timeLogger_02
 80103fc:	46c0      	nop			@ (mov r8, r8)
		goto end_tx_wifi;// jp		end_tx_wifi
 80103fe:	f000 ff57 	bl	80112b0 <tx_control+0x34e8>
			goto tx_wifi_timeLogger_03; // jreq	tx_wifi_timeLogger_03
 8010402:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_03:
		//; Mientras exista comunicacion exitosa en este proceso mante timeout cargado
		//ldw		X,#300;
		timeoutTWF = 300;//ldw		timeoutTWF,X;					/ carga time out de Token (5 min)
 8010404:	4b82      	ldr	r3, [pc, #520]	@ (8010610 <tx_control+0x2848>)
 8010406:	2296      	movs	r2, #150	@ 0x96
 8010408:	0052      	lsls	r2, r2, #1
 801040a:	801a      	strh	r2, [r3, #0]
		//ldw		X,#300;
		timeoutTBLE = 300;//ldw		timeoutTBLE,X;					/ carga time out de Token (5 min)
 801040c:	4b81      	ldr	r3, [pc, #516]	@ (8010614 <tx_control+0x284c>)
 801040e:	2296      	movs	r2, #150	@ 0x96
 8010410:	0052      	lsls	r2, r2, #1
 8010412:	801a      	strh	r2, [r3, #0]

		//;	carga timeout en segundos
		timeoutTxWifi = 3;// mov		timeoutTxWifi,#3
 8010414:	4b7b      	ldr	r3, [pc, #492]	@ (8010604 <tx_control+0x283c>)
 8010416:	2203      	movs	r2, #3
 8010418:	701a      	strb	r2, [r3, #0]

		// ldw		X,numRegTx
		// ldw		resulh,X
		// ldw		X,cntRegTxWifi
		// cpw		X,resulh
		 if(numRegTx < cntRegTxWifi){
 801041a:	4b7b      	ldr	r3, [pc, #492]	@ (8010608 <tx_control+0x2840>)
 801041c:	881a      	ldrh	r2, [r3, #0]
 801041e:	4b52      	ldr	r3, [pc, #328]	@ (8010568 <tx_control+0x27a0>)
 8010420:	881b      	ldrh	r3, [r3, #0]
 8010422:	429a      	cmp	r2, r3
 8010424:	d314      	bcc.n	8010450 <tx_control+0x2688>
		//cntReg = 0;// ldw		cntReg,X
		// ldw		X,#eeCntRegDATA
		//cntRegPNT = &eeCntRegDATA;// ldw		cntRegPNT,X
		//save_cntReg();// call	save_cntReg

tx_wifi_timeLogger_END:
 8010426:	46c0      	nop			@ (mov r8, r8)
		//; indica que ya es enviaron todos los paquetes
		//flagsWIFI[f_timeLoggerSend] = 1;// bset	flagsWIFI,#f_timeLoggerSend
		flagsWIFI[f_timeLoggerSend] = 0;
 8010428:	4b4c      	ldr	r3, [pc, #304]	@ (801055c <tx_control+0x2794>)
 801042a:	2200      	movs	r2, #0
 801042c:	705a      	strb	r2, [r3, #1]
		flagsWIFI[f_timeLoggerCmd] = 0;	// bres	flagsWIFI,#f_timeLoggerCmd; // borra bandera de comando para liberar envo de token
 801042e:	4b4b      	ldr	r3, [pc, #300]	@ (801055c <tx_control+0x2794>)
 8010430:	2200      	movs	r2, #0
 8010432:	70da      	strb	r2, [r3, #3]
		delayTxLoggWifi = 10;// mov		delayTxLoggWifi,#10; / carga un retardo para comenzar a envar el siguiente logger en segundos
 8010434:	4b78      	ldr	r3, [pc, #480]	@ (8010618 <tx_control+0x2850>)
 8010436:	220a      	movs	r2, #10
 8010438:	701a      	strb	r2, [r3, #0]

		blockLoggWifi = 0; 		//clr	blockLoggWifi
 801043a:	4b70      	ldr	r3, [pc, #448]	@ (80105fc <tx_control+0x2834>)
 801043c:	2200      	movs	r2, #0
 801043e:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = 0;		//clr		byteLoggWifi
 8010440:	4b6f      	ldr	r3, [pc, #444]	@ (8010600 <tx_control+0x2838>)
 8010442:	2200      	movs	r2, #0
 8010444:	701a      	strb	r2, [r3, #0]
		//clrw	X
		cntRegTxWifi = 0;//ldw		cntRegTxWifi,X
 8010446:	4b48      	ldr	r3, [pc, #288]	@ (8010568 <tx_control+0x27a0>)
 8010448:	2200      	movs	r2, #0
 801044a:	801a      	strh	r2, [r3, #0]

		goto end_tx_wifi;// jp		end_tx_wifi
 801044c:	f000 ff30 	bl	80112b0 <tx_control+0x34e8>
			 goto tx_wifi_timeLogger_04;//jrult	tx_wifi_timeLogger_04
 8010450:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_04:

		//;manda logger registro por registro
		// ldw		X,#$4083
		bufferWifiTx [0] = 0x40;	// ldw		bufferWifiTx,X
 8010452:	4b56      	ldr	r3, [pc, #344]	@ (80105ac <tx_control+0x27e4>)
 8010454:	2240      	movs	r2, #64	@ 0x40
 8010456:	701a      	strb	r2, [r3, #0]
		bufferWifiTx [1] = 0x83;
 8010458:	4b54      	ldr	r3, [pc, #336]	@ (80105ac <tx_control+0x27e4>)
 801045a:	2283      	movs	r2, #131	@ 0x83
 801045c:	705a      	strb	r2, [r3, #1]
		//; manda cantidad de datos de 2 bytes en la Tx
		bufferWifiTx[2] = 3;// mov		bufferWifiTx+2,#3
 801045e:	4b53      	ldr	r3, [pc, #332]	@ (80105ac <tx_control+0x27e4>)
 8010460:	2203      	movs	r2, #3
 8010462:	709a      	strb	r2, [r3, #2]
		// ; carga versin de firmware
		// ldw		X,eeversion1
		//bufferWifiTx[3] = eePlantilla[eeversion1];	// ldw		bufferWifiTx+3,X
		//bufferWifiTx[4] = eePlantilla[eeversion2];
		bufferWifiTx[3] = reePlantilla[eeversion1];
 8010464:	4b52      	ldr	r3, [pc, #328]	@ (80105b0 <tx_control+0x27e8>)
 8010466:	227b      	movs	r2, #123	@ 0x7b
 8010468:	5c9a      	ldrb	r2, [r3, r2]
 801046a:	4b50      	ldr	r3, [pc, #320]	@ (80105ac <tx_control+0x27e4>)
 801046c:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 801046e:	4b50      	ldr	r3, [pc, #320]	@ (80105b0 <tx_control+0x27e8>)
 8010470:	227c      	movs	r2, #124	@ 0x7c
 8010472:	5c9a      	ldrb	r2, [r3, r2]
 8010474:	4b4d      	ldr	r3, [pc, #308]	@ (80105ac <tx_control+0x27e4>)
 8010476:	711a      	strb	r2, [r3, #4]
tx_wifi_timeLogger_loadLogger_01:

		/* ; Si el contador de bytes loggeado viene en cero quiere decir que ya no hay informacin en el bloque actual de 128 bytes
		; por lo tanto hay que decrementar el contador de bloques y reubicar el contado de bytes*/
		// tnz		byteLoggWifi
		if(byteLoggWifi != 0){
 8010478:	4b61      	ldr	r3, [pc, #388]	@ (8010600 <tx_control+0x2838>)
 801047a:	781b      	ldrb	r3, [r3, #0]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d112      	bne.n	80104a6 <tx_control+0x26de>
			goto tx_wifi_timeLogger_loadLogger_03;// jrne	tx_wifi_timeLogger_loadLogger_03
		}
		byteLoggWifi = offsetTimeLogg;// mov		byteLoggWifi,#offsetTimeLogg
 8010480:	4b5f      	ldr	r3, [pc, #380]	@ (8010600 <tx_control+0x2838>)
 8010482:	227e      	movs	r2, #126	@ 0x7e
 8010484:	701a      	strb	r2, [r3, #0]
		//; Si el contador de bloques llego a cero, hay que cargar el contador de bloques con su valor maximo
		// tnz		blockLoggWifi
		if(blockLoggWifi != 0){
 8010486:	4b5d      	ldr	r3, [pc, #372]	@ (80105fc <tx_control+0x2834>)
 8010488:	781b      	ldrb	r3, [r3, #0]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d103      	bne.n	8010496 <tx_control+0x26ce>
			goto tx_wifi_timeLogger_loadLogger_02;// jrne	tx_wifi_timeLogger_loadLogger_02
		}
		blockLoggWifi = numBlockDATA;// mov		blockLoggWifi,#numBlockDATA
 801048e:	4b5b      	ldr	r3, [pc, #364]	@ (80105fc <tx_control+0x2834>)
 8010490:	2260      	movs	r2, #96	@ 0x60
 8010492:	701a      	strb	r2, [r3, #0]
 8010494:	e000      	b.n	8010498 <tx_control+0x26d0>
			goto tx_wifi_timeLogger_loadLogger_02;// jrne	tx_wifi_timeLogger_loadLogger_02
 8010496:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_loadLogger_02:
		blockLoggWifi--;// dec		blockLoggWifi; Ajuste
 8010498:	4b58      	ldr	r3, [pc, #352]	@ (80105fc <tx_control+0x2834>)
 801049a:	781b      	ldrb	r3, [r3, #0]
 801049c:	3b01      	subs	r3, #1
 801049e:	b2da      	uxtb	r2, r3
 80104a0:	4b56      	ldr	r3, [pc, #344]	@ (80105fc <tx_control+0x2834>)
 80104a2:	701a      	strb	r2, [r3, #0]
 80104a4:	e000      	b.n	80104a8 <tx_control+0x26e0>
			goto tx_wifi_timeLogger_loadLogger_03;// jrne	tx_wifi_timeLogger_loadLogger_03
 80104a6:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_loadLogger_03:

		point_Y = &bufferWifiTx[5 + sizeRegTimeLogg];// LDW		Y,#(bufferWifiTx + 5 + sizeRegTimeLogg);	/ apunta al buffer de datos en RAM
 80104a8:	4b5c      	ldr	r3, [pc, #368]	@ (801061c <tx_control+0x2854>)
 80104aa:	653b      	str	r3, [r7, #80]	@ 0x50
		// ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
		// mul		X,A;										/ Multiplicalos
		// addw	X,#dataLogger;				/	apunta al inicio de la Flash resevada para Logger de datos de tiempo + el nmero de bloques grabados
		// clr		resulh
		// mov		resull,byteLoggWifi
		point_X = &dataLogger[128*blockLoggWifi+byteLoggWifi];// addw	X,resulh;							/ suma la posicin de bytes
 80104ac:	4b53      	ldr	r3, [pc, #332]	@ (80105fc <tx_control+0x2834>)
 80104ae:	781b      	ldrb	r3, [r3, #0]
 80104b0:	01db      	lsls	r3, r3, #7
 80104b2:	4a53      	ldr	r2, [pc, #332]	@ (8010600 <tx_control+0x2838>)
 80104b4:	7812      	ldrb	r2, [r2, #0]
 80104b6:	189a      	adds	r2, r3, r2
 80104b8:	4b33      	ldr	r3, [pc, #204]	@ (8010588 <tx_control+0x27c0>)
 80104ba:	18d3      	adds	r3, r2, r3
 80104bc:	657b      	str	r3, [r7, #84]	@ 0x54
		wreg = 0;// clr		wreg
 80104be:	4b58      	ldr	r3, [pc, #352]	@ (8010620 <tx_control+0x2858>)
 80104c0:	2200      	movs	r2, #0
 80104c2:	701a      	strb	r2, [r3, #0]

tx_wifi_timeLogger_loadLogger_04:
		point_X--;// decw	X;
 80104c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80104c6:	3b01      	subs	r3, #1
 80104c8:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y--;// decw	Y;											/ decrementa apuntadores
 80104ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104cc:	3b01      	subs	r3, #1
 80104ce:	653b      	str	r3, [r7, #80]	@ 0x50
		byteLoggWifi--;// dec		byteLoggWifi;						/ al mismo tiempo decrementa el contador de bytes de logger
 80104d0:	4b4b      	ldr	r3, [pc, #300]	@ (8010600 <tx_control+0x2838>)
 80104d2:	781b      	ldrb	r3, [r3, #0]
 80104d4:	3b01      	subs	r3, #1
 80104d6:	b2da      	uxtb	r2, r3
 80104d8:	4b49      	ldr	r3, [pc, #292]	@ (8010600 <tx_control+0x2838>)
 80104da:	701a      	strb	r2, [r3, #0]
		// LDF		A,($010000,X)
		*point_Y = *(point_X+0x010000);// LD		(Y),A;
 80104dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80104de:	2380      	movs	r3, #128	@ 0x80
 80104e0:	025b      	lsls	r3, r3, #9
 80104e2:	5cd2      	ldrb	r2, [r2, r3]
 80104e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104e6:	701a      	strb	r2, [r3, #0]
		wreg++;//inc		wreg
 80104e8:	4b4d      	ldr	r3, [pc, #308]	@ (8010620 <tx_control+0x2858>)
 80104ea:	781b      	ldrb	r3, [r3, #0]
 80104ec:	3301      	adds	r3, #1
 80104ee:	b2da      	uxtb	r2, r3
 80104f0:	4b4b      	ldr	r3, [pc, #300]	@ (8010620 <tx_control+0x2858>)
 80104f2:	701a      	strb	r2, [r3, #0]
		// ld		A,wreg
		// cp		A,#sizeRegTimeLogg
		if(wreg < sizeRegTimeLogg){
 80104f4:	4b4a      	ldr	r3, [pc, #296]	@ (8010620 <tx_control+0x2858>)
 80104f6:	781b      	ldrb	r3, [r3, #0]
 80104f8:	2b08      	cmp	r3, #8
 80104fa:	d800      	bhi.n	80104fe <tx_control+0x2736>
			goto tx_wifi_timeLogger_loadLogger_04;//jrult tx_wifi_timeLogger_loadLogger_04
 80104fc:	e7e2      	b.n	80104c4 <tx_control+0x26fc>
		}

		//;Ajuste del dato de voltaje
		waux = bufferWifiTx[13];// mov		waux,bufferWifiTx+13
 80104fe:	4b2b      	ldr	r3, [pc, #172]	@ (80105ac <tx_control+0x27e4>)
 8010500:	7b5a      	ldrb	r2, [r3, #13]
 8010502:	4b48      	ldr	r3, [pc, #288]	@ (8010624 <tx_control+0x285c>)
 8010504:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[13] = 0;// clr		bufferWifiTx+13
 8010506:	4b29      	ldr	r3, [pc, #164]	@ (80105ac <tx_control+0x27e4>)
 8010508:	2200      	movs	r2, #0
 801050a:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = waux;	//mov		bufferWifiTx+14,waux
 801050c:	4b45      	ldr	r3, [pc, #276]	@ (8010624 <tx_control+0x285c>)
 801050e:	781a      	ldrb	r2, [r3, #0]
 8010510:	4b26      	ldr	r3, [pc, #152]	@ (80105ac <tx_control+0x27e4>)
 8010512:	739a      	strb	r2, [r3, #14]

		// ;define inicio, fin y tamao de bloque de tx
		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 8010514:	4b31      	ldr	r3, [pc, #196]	@ (80105dc <tx_control+0x2814>)
 8010516:	4a25      	ldr	r2, [pc, #148]	@ (80105ac <tx_control+0x27e4>)
 8010518:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 801051a:	4b31      	ldr	r3, [pc, #196]	@ (80105e0 <tx_control+0x2818>)
 801051c:	4a23      	ldr	r2, [pc, #140]	@ (80105ac <tx_control+0x27e4>)
 801051e:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+15)
		pointEndTx = &bufferWifiTx[15];// ldw		pointEndTx,X
 8010520:	4b30      	ldr	r3, [pc, #192]	@ (80105e4 <tx_control+0x281c>)
 8010522:	4a41      	ldr	r2, [pc, #260]	@ (8010628 <tx_control+0x2860>)
 8010524:	601a      	str	r2, [r3, #0]
		blockSizeTX = 15; // mov		blockSizeTX,#15
 8010526:	4b31      	ldr	r3, [pc, #196]	@ (80105ec <tx_control+0x2824>)
 8010528:	220f      	movs	r2, #15
 801052a:	701a      	strb	r2, [r3, #0]

		flagsTX[2]=0;// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 801052c:	4b30      	ldr	r3, [pc, #192]	@ (80105f0 <tx_control+0x2828>)
 801052e:	2200      	movs	r2, #0
 8010530:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 8010532:	4b30      	ldr	r3, [pc, #192]	@ (80105f4 <tx_control+0x282c>)
 8010534:	2200      	movs	r2, #0
 8010536:	601a      	str	r2, [r3, #0]
		flagsTX[3] =1;	// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 8010538:	4b2d      	ldr	r3, [pc, #180]	@ (80105f0 <tx_control+0x2828>)
 801053a:	2201      	movs	r2, #1
 801053c:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;	// mov		keyTx,#$55;						/ listo para mandar transmisin
 801053e:	4b09      	ldr	r3, [pc, #36]	@ (8010564 <tx_control+0x279c>)
 8010540:	2255      	movs	r2, #85	@ 0x55
 8010542:	701a      	strb	r2, [r3, #0]
		codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 8010544:	4b2c      	ldr	r3, [pc, #176]	@ (80105f8 <tx_control+0x2830>)
 8010546:	2200      	movs	r2, #0
 8010548:	701a      	strb	r2, [r3, #0]

		// incrementa el contador de registros enviados
		// ldw		X,cntRegTxWifi
		// incw	X
		cntRegTxWifi++; //ldw		cntRegTxWifi,X
 801054a:	4b07      	ldr	r3, [pc, #28]	@ (8010568 <tx_control+0x27a0>)
 801054c:	881b      	ldrh	r3, [r3, #0]
 801054e:	3301      	adds	r3, #1
 8010550:	b29a      	uxth	r2, r3
 8010552:	4b05      	ldr	r3, [pc, #20]	@ (8010568 <tx_control+0x27a0>)
 8010554:	801a      	strh	r2, [r3, #0]

		goto end_tx_wifi;// jp			end_tx_wifi
 8010556:	f000 feab 	bl	80112b0 <tx_control+0x34e8>
 801055a:	46c0      	nop			@ (mov r8, r8)
 801055c:	20002004 	.word	0x20002004
 8010560:	20001f90 	.word	0x20001f90
 8010564:	20001ecd 	.word	0x20001ecd
 8010568:	2000202c 	.word	0x2000202c
 801056c:	20000e59 	.word	0x20000e59
 8010570:	20000e46 	.word	0x20000e46
 8010574:	20000e58 	.word	0x20000e58
 8010578:	20000e47 	.word	0x20000e47
 801057c:	20000e50 	.word	0x20000e50
 8010580:	20000d38 	.word	0x20000d38
 8010584:	20000e4c 	.word	0x20000e4c
 8010588:	0803c000 	.word	0x0803c000
 801058c:	20000e38 	.word	0x20000e38
 8010590:	20000e3c 	.word	0x20000e3c
 8010594:	20000e40 	.word	0x20000e40
 8010598:	200020ea 	.word	0x200020ea
 801059c:	200020ee 	.word	0x200020ee
 80105a0:	200020f0 	.word	0x200020f0
 80105a4:	0803f810 	.word	0x0803f810
 80105a8:	20000d32 	.word	0x20000d32
 80105ac:	2000200c 	.word	0x2000200c
 80105b0:	20000cac 	.word	0x20000cac
 80105b4:	20001e64 	.word	0x20001e64
 80105b8:	20001e66 	.word	0x20001e66
 80105bc:	200001bb 	.word	0x200001bb
 80105c0:	200001bc 	.word	0x200001bc
 80105c4:	200001bd 	.word	0x200001bd
 80105c8:	200001be 	.word	0x200001be
 80105cc:	200001bf 	.word	0x200001bf
 80105d0:	200001c0 	.word	0x200001c0
 80105d4:	200001c1 	.word	0x200001c1
 80105d8:	200001c2 	.word	0x200001c2
 80105dc:	20001ec8 	.word	0x20001ec8
 80105e0:	20001ec0 	.word	0x20001ec0
 80105e4:	20001ec4 	.word	0x20001ec4
 80105e8:	2000201c 	.word	0x2000201c
 80105ec:	20001ee4 	.word	0x20001ee4
 80105f0:	20001ed0 	.word	0x20001ed0
 80105f4:	20001ee8 	.word	0x20001ee8
 80105f8:	20001ed8 	.word	0x20001ed8
 80105fc:	2000202a 	.word	0x2000202a
 8010600:	2000202b 	.word	0x2000202b
 8010604:	2000202e 	.word	0x2000202e
 8010608:	200020e8 	.word	0x200020e8
 801060c:	0000053f 	.word	0x0000053f
 8010610:	20002000 	.word	0x20002000
 8010614:	200021c0 	.word	0x200021c0
 8010618:	2000202f 	.word	0x2000202f
 801061c:	2000201a 	.word	0x2000201a
 8010620:	20000b70 	.word	0x20000b70
 8010624:	20000b6f 	.word	0x20000b6f
 8010628:	2000201b 	.word	0x2000201b
		goto tx_wifi_eventLoggerAsk;	//jp			tx_wifi_eventLoggerAsk
 801062c:	46c0      	nop			@ (mov r8, r8)
		// ;										Logger eventos
		// ;===========================================================
tx_wifi_eventLoggerAsk:
		// ; Pregunta si ya se envo el logger de eventos
		//if(!flagsWIFI[f_eventLoggerSend]){
		if(flagsWIFI[f_eventLoggerSend]){
 801062e:	4bc2      	ldr	r3, [pc, #776]	@ (8010938 <tx_control+0x2b70>)
 8010630:	789b      	ldrb	r3, [r3, #2]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d100      	bne.n	8010638 <tx_control+0x2870>
 8010636:	e1e5      	b.n	8010a04 <tx_control+0x2c3c>
			goto tx_wifi_eventLogger;// btjf		flagsWIFI,#f_eventLoggerSend,tx_wifi_eventLogger
 8010638:	46c0      	nop			@ (mov r8, r8)
//tx_wifi_eventDelayAsk:
		//;------------------------------------------------------------
		//;------------- Envo de comando y tiempo actual
		//; Ya se envi el comando con la estampa de tiempo ?
		//; si ya se mand, espera respuesta de modulo WiFi.
		if(flagsWIFI[f_eventLoggerCmd]){
 801063a:	4bbf      	ldr	r3, [pc, #764]	@ (8010938 <tx_control+0x2b70>)
 801063c:	791b      	ldrb	r3, [r3, #4]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d000      	beq.n	8010644 <tx_control+0x287c>
 8010642:	e0b7      	b.n	80107b4 <tx_control+0x29ec>
			goto tx_wifi_eventLogger_01;// btjt		flagsWIFI,#f_eventLoggerCmd,tx_wifi_eventLogger_01
		}

		//; en caso contrario carga informacin para transmitir comando
		flagsWIFI[f_eventLoggerCmd] = 1;// bset		flagsWIFI,#f_eventLoggerCmd
 8010644:	4bbc      	ldr	r3, [pc, #752]	@ (8010938 <tx_control+0x2b70>)
 8010646:	2201      	movs	r2, #1
 8010648:	711a      	strb	r2, [r3, #4]

		//;S el contador no viene en cero no grabes datos
		//ldw		X,cntRegTxWifi
		//tnzw	X
		//jrne	tx_wifi_eventLogger_cmd
		if(cntRegTxWifi)
 801064a:	4bbc      	ldr	r3, [pc, #752]	@ (801093c <tx_control+0x2b74>)
 801064c:	881b      	ldrh	r3, [r3, #0]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d133      	bne.n	80106ba <tx_control+0x28f2>
			goto tx_wifi_eventLogger_cmd;
		//;primero guarda lo que aun hay en el buffer .
		cntBlockFlash = cntBlockEVENT;// mov		cntBlockFlash,cntBlockEVENT; /pasa el nmero de bloques de datos grabados
 8010652:	4bbb      	ldr	r3, [pc, #748]	@ (8010940 <tx_control+0x2b78>)
 8010654:	781a      	ldrb	r2, [r3, #0]
 8010656:	4bbb      	ldr	r3, [pc, #748]	@ (8010944 <tx_control+0x2b7c>)
 8010658:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockEVENT;// mov		cntByteBlock,cntByteBlockEVENT
 801065a:	4bbb      	ldr	r3, [pc, #748]	@ (8010948 <tx_control+0x2b80>)
 801065c:	781a      	ldrb	r2, [r3, #0]
 801065e:	4bbb      	ldr	r3, [pc, #748]	@ (801094c <tx_control+0x2b84>)
 8010660:	701a      	strb	r2, [r3, #0]
		// ldw		X,#event_buffer
		dirBuffer = &event_buffer[0];// ldw		dirBuffer,X
 8010662:	4bbb      	ldr	r3, [pc, #748]	@ (8010950 <tx_control+0x2b88>)
 8010664:	4abb      	ldr	r2, [pc, #748]	@ (8010954 <tx_control+0x2b8c>)
 8010666:	601a      	str	r2, [r3, #0]
		// ldw		X,#eventLogger
		dirLogger = &eventLogger[0];// ldw		dirLogger,X
 8010668:	4bbb      	ldr	r3, [pc, #748]	@ (8010958 <tx_control+0x2b90>)
 801066a:	4abc      	ldr	r2, [pc, #752]	@ (801095c <tx_control+0x2b94>)
 801066c:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer
		// clr		resulh
		// mov		resull,#126
		// addw	X,resulh
		// ld		A,cntByteBlock
		event_buffer[126]=cntByteBlock;// ld		(X),A
 801066e:	4bb7      	ldr	r3, [pc, #732]	@ (801094c <tx_control+0x2b84>)
 8010670:	7819      	ldrb	r1, [r3, #0]
 8010672:	4bb8      	ldr	r3, [pc, #736]	@ (8010954 <tx_control+0x2b8c>)
 8010674:	227e      	movs	r2, #126	@ 0x7e
 8010676:	5499      	strb	r1, [r3, r2]

		//;---- Graba buffer en bloque de flash
		ProgMemCode = 0xAA;// mov		ProgMemCode,#$AA;				/ Indica que se va a grabar bloque de Flash
 8010678:	4bb9      	ldr	r3, [pc, #740]	@ (8010960 <tx_control+0x2b98>)
 801067a:	22aa      	movs	r2, #170	@ 0xaa
 801067c:	701a      	strb	r2, [r3, #0]
		// ld    A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
		// ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
		//mul		X,A;										/ Multiplicalos
		//addw	X,dirLogger;						/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
		dirPointer = &dirLogger[128*cntBlockFlash];// LDW		dirPointer,X
 801067e:	4bb6      	ldr	r3, [pc, #728]	@ (8010958 <tx_control+0x2b90>)
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	4ab0      	ldr	r2, [pc, #704]	@ (8010944 <tx_control+0x2b7c>)
 8010684:	7812      	ldrb	r2, [r2, #0]
 8010686:	01d2      	lsls	r2, r2, #7
 8010688:	189a      	adds	r2, r3, r2
 801068a:	4bb6      	ldr	r3, [pc, #728]	@ (8010964 <tx_control+0x2b9c>)
 801068c:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer;						/ apunta al buffer de datos en RAM
		dataPointer = dirBuffer;// LDW		dataPointer,X
 801068e:	4bb0      	ldr	r3, [pc, #704]	@ (8010950 <tx_control+0x2b88>)
 8010690:	681a      	ldr	r2, [r3, #0]
 8010692:	4bb5      	ldr	r3, [pc, #724]	@ (8010968 <tx_control+0x2ba0>)
 8010694:	601a      	str	r2, [r3, #0]
		GRABA_BLOCK();// call	GRABA_BLOCK
 8010696:	f7f6 ffa3 	bl	80075e0 <GRABA_BLOCK>

		// ldw		X,cntRegEVENT
		cntReg = cntRegEVENT;// ldw		cntReg,X
 801069a:	4bb4      	ldr	r3, [pc, #720]	@ (801096c <tx_control+0x2ba4>)
 801069c:	881a      	ldrh	r2, [r3, #0]
 801069e:	4bb4      	ldr	r3, [pc, #720]	@ (8010970 <tx_control+0x2ba8>)
 80106a0:	801a      	strh	r2, [r3, #0]
		//ldw		X,#eeCntRegEVENT
		cntRegPNT = &eeCntRegEVENT;// ldw		cntRegPNT,X
 80106a2:	4bb4      	ldr	r3, [pc, #720]	@ (8010974 <tx_control+0x2bac>)
 80106a4:	4ab4      	ldr	r2, [pc, #720]	@ (8010978 <tx_control+0x2bb0>)
 80106a6:	601a      	str	r2, [r3, #0]
		reeCntRegEVENT = cntReg;
 80106a8:	4bb1      	ldr	r3, [pc, #708]	@ (8010970 <tx_control+0x2ba8>)
 80106aa:	881a      	ldrh	r2, [r3, #0]
 80106ac:	4bb3      	ldr	r3, [pc, #716]	@ (801097c <tx_control+0x2bb4>)
 80106ae:	801a      	strh	r2, [r3, #0]

		save_cntReg();		// call	save_cntReg
 80106b0:	f7f6 fc4a 	bl	8006f48 <save_cntReg>

		save_timeUNIX();	// call	save_timeUNIX
 80106b4:	f7f6 fc5a 	bl	8006f6c <save_timeUNIX>
 80106b8:	e000      	b.n	80106bc <tx_control+0x28f4>
			goto tx_wifi_eventLogger_cmd;
 80106ba:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_cmd:
		//; carga comando
		// ldw		X,#$4086
		bufferWifiTx[0] = 0x40;// ldw		bufferWifiTx,X
 80106bc:	4bb0      	ldr	r3, [pc, #704]	@ (8010980 <tx_control+0x2bb8>)
 80106be:	2240      	movs	r2, #64	@ 0x40
 80106c0:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x86;
 80106c2:	4baf      	ldr	r3, [pc, #700]	@ (8010980 <tx_control+0x2bb8>)
 80106c4:	2286      	movs	r2, #134	@ 0x86
 80106c6:	705a      	strb	r2, [r3, #1]
		//; carga versin de firmware
		// ldw		X,eeversion1
		//bufferWifiTx[2] = eePlantilla[eeversion1];// ldw		bufferWifiTx+2,X
		//bufferWifiTx[3] = eePlantilla[eeversion2];
		bufferWifiTx[2] = reePlantilla[eeversion1];
 80106c8:	4bae      	ldr	r3, [pc, #696]	@ (8010984 <tx_control+0x2bbc>)
 80106ca:	227b      	movs	r2, #123	@ 0x7b
 80106cc:	5c9a      	ldrb	r2, [r3, r2]
 80106ce:	4bac      	ldr	r3, [pc, #688]	@ (8010980 <tx_control+0x2bb8>)
 80106d0:	709a      	strb	r2, [r3, #2]
		bufferWifiTx[3] = reePlantilla[eeversion2];
 80106d2:	4bac      	ldr	r3, [pc, #688]	@ (8010984 <tx_control+0x2bbc>)
 80106d4:	227c      	movs	r2, #124	@ 0x7c
 80106d6:	5c9a      	ldrb	r2, [r3, r2]
 80106d8:	4ba9      	ldr	r3, [pc, #676]	@ (8010980 <tx_control+0x2bb8>)
 80106da:	70da      	strb	r2, [r3, #3]
		//; carga hora actual
		// ldw		X,timeSeconds_HW
		bufferWifiTx[4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8); // ldw		bufferWifiTx+4,X
 80106dc:	4baa      	ldr	r3, [pc, #680]	@ (8010988 <tx_control+0x2bc0>)
 80106de:	881b      	ldrh	r3, [r3, #0]
 80106e0:	0a1b      	lsrs	r3, r3, #8
 80106e2:	b29b      	uxth	r3, r3
 80106e4:	b2da      	uxtb	r2, r3
 80106e6:	4ba6      	ldr	r3, [pc, #664]	@ (8010980 <tx_control+0x2bb8>)
 80106e8:	711a      	strb	r2, [r3, #4]
		bufferWifiTx[5] = (uint8_t) ((timeSeconds_HW & 0x00FF));
 80106ea:	4ba7      	ldr	r3, [pc, #668]	@ (8010988 <tx_control+0x2bc0>)
 80106ec:	881b      	ldrh	r3, [r3, #0]
 80106ee:	b2da      	uxtb	r2, r3
 80106f0:	4ba3      	ldr	r3, [pc, #652]	@ (8010980 <tx_control+0x2bb8>)
 80106f2:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		bufferWifiTx[6] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8); // ldw		bufferWifiTx+6,X
 80106f4:	4ba5      	ldr	r3, [pc, #660]	@ (801098c <tx_control+0x2bc4>)
 80106f6:	881b      	ldrh	r3, [r3, #0]
 80106f8:	0a1b      	lsrs	r3, r3, #8
 80106fa:	b29b      	uxth	r3, r3
 80106fc:	b2da      	uxtb	r2, r3
 80106fe:	4ba0      	ldr	r3, [pc, #640]	@ (8010980 <tx_control+0x2bb8>)
 8010700:	719a      	strb	r2, [r3, #6]
		bufferWifiTx[7] = (uint8_t) ((timeSeconds_LW & 0x00FF));
 8010702:	4ba2      	ldr	r3, [pc, #648]	@ (801098c <tx_control+0x2bc4>)
 8010704:	881b      	ldrh	r3, [r3, #0]
 8010706:	b2da      	uxtb	r2, r3
 8010708:	4b9d      	ldr	r3, [pc, #628]	@ (8010980 <tx_control+0x2bb8>)
 801070a:	71da      	strb	r2, [r3, #7]
//		bufferWifiTx[12] = eeLong1;
//		bufferWifiTx[13] = eeLong2;
//		bufferWifiTx[14] = eeLong3;
//		bufferWifiTx[15] = eeLong4;

		bufferWifiTx[8] = reeLat1;
 801070c:	4ba0      	ldr	r3, [pc, #640]	@ (8010990 <tx_control+0x2bc8>)
 801070e:	781a      	ldrb	r2, [r3, #0]
 8010710:	4b9b      	ldr	r3, [pc, #620]	@ (8010980 <tx_control+0x2bb8>)
 8010712:	721a      	strb	r2, [r3, #8]
		bufferWifiTx[9] = reeLat2;
 8010714:	4b9f      	ldr	r3, [pc, #636]	@ (8010994 <tx_control+0x2bcc>)
 8010716:	781a      	ldrb	r2, [r3, #0]
 8010718:	4b99      	ldr	r3, [pc, #612]	@ (8010980 <tx_control+0x2bb8>)
 801071a:	725a      	strb	r2, [r3, #9]
		bufferWifiTx[10] = reeLat3;
 801071c:	4b9e      	ldr	r3, [pc, #632]	@ (8010998 <tx_control+0x2bd0>)
 801071e:	781a      	ldrb	r2, [r3, #0]
 8010720:	4b97      	ldr	r3, [pc, #604]	@ (8010980 <tx_control+0x2bb8>)
 8010722:	729a      	strb	r2, [r3, #10]
		bufferWifiTx[11] = reeLat4;
 8010724:	4b9d      	ldr	r3, [pc, #628]	@ (801099c <tx_control+0x2bd4>)
 8010726:	781a      	ldrb	r2, [r3, #0]
 8010728:	4b95      	ldr	r3, [pc, #596]	@ (8010980 <tx_control+0x2bb8>)
 801072a:	72da      	strb	r2, [r3, #11]
		bufferWifiTx[12] = reeLong1;
 801072c:	4b9c      	ldr	r3, [pc, #624]	@ (80109a0 <tx_control+0x2bd8>)
 801072e:	781a      	ldrb	r2, [r3, #0]
 8010730:	4b93      	ldr	r3, [pc, #588]	@ (8010980 <tx_control+0x2bb8>)
 8010732:	731a      	strb	r2, [r3, #12]
		bufferWifiTx[13] = reeLong2;
 8010734:	4b9b      	ldr	r3, [pc, #620]	@ (80109a4 <tx_control+0x2bdc>)
 8010736:	781a      	ldrb	r2, [r3, #0]
 8010738:	4b91      	ldr	r3, [pc, #580]	@ (8010980 <tx_control+0x2bb8>)
 801073a:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = reeLong3;
 801073c:	4b9a      	ldr	r3, [pc, #616]	@ (80109a8 <tx_control+0x2be0>)
 801073e:	781a      	ldrb	r2, [r3, #0]
 8010740:	4b8f      	ldr	r3, [pc, #572]	@ (8010980 <tx_control+0x2bb8>)
 8010742:	739a      	strb	r2, [r3, #14]
		bufferWifiTx[15] = reeLong4;
 8010744:	4b99      	ldr	r3, [pc, #612]	@ (80109ac <tx_control+0x2be4>)
 8010746:	781a      	ldrb	r2, [r3, #0]
 8010748:	4b8d      	ldr	r3, [pc, #564]	@ (8010980 <tx_control+0x2bb8>)
 801074a:	73da      	strb	r2, [r3, #15]


		// ;define inicio, fin y tamao de bloque de tx
		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 801074c:	4b98      	ldr	r3, [pc, #608]	@ (80109b0 <tx_control+0x2be8>)
 801074e:	4a8c      	ldr	r2, [pc, #560]	@ (8010980 <tx_control+0x2bb8>)
 8010750:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 8010752:	4b98      	ldr	r3, [pc, #608]	@ (80109b4 <tx_control+0x2bec>)
 8010754:	4a8a      	ldr	r2, [pc, #552]	@ (8010980 <tx_control+0x2bb8>)
 8010756:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+16)
		pointEndTx= &bufferWifiTx[16];	// ldw		pointEndTx,X
 8010758:	4b97      	ldr	r3, [pc, #604]	@ (80109b8 <tx_control+0x2bf0>)
 801075a:	4a98      	ldr	r2, [pc, #608]	@ (80109bc <tx_control+0x2bf4>)
 801075c:	601a      	str	r2, [r3, #0]
		blockSizeTX = 16;// mov		blockSizeTX,#16
 801075e:	4b98      	ldr	r3, [pc, #608]	@ (80109c0 <tx_control+0x2bf8>)
 8010760:	2210      	movs	r2, #16
 8010762:	701a      	strb	r2, [r3, #0]

		flagsTX[2] = 0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 8010764:	4b97      	ldr	r3, [pc, #604]	@ (80109c4 <tx_control+0x2bfc>)
 8010766:	2200      	movs	r2, #0
 8010768:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 801076a:	4b97      	ldr	r3, [pc, #604]	@ (80109c8 <tx_control+0x2c00>)
 801076c:	2200      	movs	r2, #0
 801076e:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 8010770:	4b94      	ldr	r3, [pc, #592]	@ (80109c4 <tx_control+0x2bfc>)
 8010772:	2201      	movs	r2, #1
 8010774:	70da      	strb	r2, [r3, #3]
		keyTx = 0X55; 	// mov		keyTx,#$55;						/ listo para mandar transmisin
 8010776:	4b95      	ldr	r3, [pc, #596]	@ (80109cc <tx_control+0x2c04>)
 8010778:	2255      	movs	r2, #85	@ 0x55
 801077a:	701a      	strb	r2, [r3, #0]
		codeTX = 0;//	clr		codeTX;								/ limpia cdigo de Tx
 801077c:	4b94      	ldr	r3, [pc, #592]	@ (80109d0 <tx_control+0x2c08>)
 801077e:	2200      	movs	r2, #0
 8010780:	701a      	strb	r2, [r3, #0]

//		;S el contador no viene en cero continua utilizando los punteros sin iniciarlos
//		ldw		X,cntRegTxWifi
//		tnzw	X
//		jrne	tx_wifi_eventLogger_noInit
		if(cntRegTxWifi)
 8010782:	4b6e      	ldr	r3, [pc, #440]	@ (801093c <tx_control+0x2b74>)
 8010784:	881b      	ldrh	r3, [r3, #0]
 8010786:	2b00      	cmp	r3, #0
 8010788:	d10b      	bne.n	80107a2 <tx_control+0x29da>

		/*;Establece punteros iniciales y finales del envo de eventos
		; pasa el nmero de bloques y bytes de datos de tiempo grabados
		; limpia el contador de registros transmitidos
		;	carga timeout en segundos*/
		blockLoggWifi = cntBlockEVENT;// mov		blockLoggWifi,cntBlockEVENT
 801078a:	4b6d      	ldr	r3, [pc, #436]	@ (8010940 <tx_control+0x2b78>)
 801078c:	781a      	ldrb	r2, [r3, #0]
 801078e:	4b91      	ldr	r3, [pc, #580]	@ (80109d4 <tx_control+0x2c0c>)
 8010790:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = cntByteBlockEVENT;// mov		byteLoggWifi,cntByteBlockEVENT
 8010792:	4b6d      	ldr	r3, [pc, #436]	@ (8010948 <tx_control+0x2b80>)
 8010794:	781a      	ldrb	r2, [r3, #0]
 8010796:	4b90      	ldr	r3, [pc, #576]	@ (80109d8 <tx_control+0x2c10>)
 8010798:	701a      	strb	r2, [r3, #0]
		// clrw	X
		cntRegTxWifi = 0;	// ldw		cntRegTxWifi,X
 801079a:	4b68      	ldr	r3, [pc, #416]	@ (801093c <tx_control+0x2b74>)
 801079c:	2200      	movs	r2, #0
 801079e:	801a      	strh	r2, [r3, #0]
 80107a0:	e000      	b.n	80107a4 <tx_control+0x29dc>
			goto tx_wifi_eventLogger_noInit;
 80107a2:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_noInit:
		timeoutTxWifi = 3;	// mov		timeoutTxWifi,#3
 80107a4:	4b8d      	ldr	r3, [pc, #564]	@ (80109dc <tx_control+0x2c14>)
 80107a6:	2203      	movs	r2, #3
 80107a8:	701a      	strb	r2, [r3, #0]
		//if(findLastValue((uint32_t)&eeCntRegEVENT)==0){
		//	goto tx_wifi_eventLogger_END;// jreq	tx_wifi_eventLogger_END; / no, finaliza envo de logger de datos
		//}
		//numRegTx = eeCntRegEVENT;// ldw		numRegTx,X
		//numRegTx = findLastValue((uint32_t)&eeCntRegEVENT);
		numRegTx = 1439;
 80107aa:	4b8d      	ldr	r3, [pc, #564]	@ (80109e0 <tx_control+0x2c18>)
 80107ac:	4a8d      	ldr	r2, [pc, #564]	@ (80109e4 <tx_control+0x2c1c>)
 80107ae:	801a      	strh	r2, [r3, #0]
		goto end_tx_wifi;// jp		end_tx_wifi
 80107b0:	f000 fd7e 	bl	80112b0 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_01;// btjt		flagsWIFI,#f_eventLoggerCmd,tx_wifi_eventLogger_01
 80107b4:	46c0      	nop			@ (mov r8, r8)
//;------------------------------------------------------------
//;------------- Validacin de respuesta, time out y envo de logger por Registro
tx_wifi_eventLogger_01:
		// ld		A,codeTX
		// cp		A,#$3D
		if(codeTX == 0x3D){
 80107b6:	4b86      	ldr	r3, [pc, #536]	@ (80109d0 <tx_control+0x2c08>)
 80107b8:	781b      	ldrb	r3, [r3, #0]
 80107ba:	2b3d      	cmp	r3, #61	@ 0x3d
 80107bc:	d00e      	beq.n	80107dc <tx_control+0x2a14>
			goto tx_wifi_eventLogger_03;// jreq	tx_wifi_eventLogger_03
		}
		codeTX = 0;
 80107be:	4b84      	ldr	r3, [pc, #528]	@ (80109d0 <tx_control+0x2c08>)
 80107c0:	2200      	movs	r2, #0
 80107c2:	701a      	strb	r2, [r3, #0]
		//; checa timeout
		// tnz		timeoutTxWifi
		if(timeoutTxWifi != 0){
 80107c4:	4b85      	ldr	r3, [pc, #532]	@ (80109dc <tx_control+0x2c14>)
 80107c6:	781b      	ldrb	r3, [r3, #0]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d104      	bne.n	80107d6 <tx_control+0x2a0e>
			goto tx_wifi_eventLogger_02;// jrne	tx_wifi_eventLogger_02
		}
		flagsWIFI[f_eventLoggerCmd] = 0;// bres	flagsWIFI,#f_eventLoggerCmd
 80107cc:	4b5a      	ldr	r3, [pc, #360]	@ (8010938 <tx_control+0x2b70>)
 80107ce:	2200      	movs	r2, #0
 80107d0:	711a      	strb	r2, [r3, #4]

tx_wifi_eventLogger_02:
		goto end_tx_wifi;// jp		end_tx_wifi
 80107d2:	f000 fd6d 	bl	80112b0 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_02;// jrne	tx_wifi_eventLogger_02
 80107d6:	46c0      	nop			@ (mov r8, r8)
		goto end_tx_wifi;// jp		end_tx_wifi
 80107d8:	f000 fd6a 	bl	80112b0 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_03;// jreq	tx_wifi_eventLogger_03
 80107dc:	46c0      	nop			@ (mov r8, r8)
//		; Mientras exista comunicacion exitosa en este proceso mante timeout cargado
//		ldw		X,#300;
//		ldw		timeoutTWF,X;					/ carga time out de Token (5 min)
//		ldw		X,#300;
//		ldw		timeoutTBLE,X;					/ carga time out de Token (5 min)
		timeoutTWF = 300;
 80107de:	4b82      	ldr	r3, [pc, #520]	@ (80109e8 <tx_control+0x2c20>)
 80107e0:	2296      	movs	r2, #150	@ 0x96
 80107e2:	0052      	lsls	r2, r2, #1
 80107e4:	801a      	strh	r2, [r3, #0]
		timeoutTBLE = 300;
 80107e6:	4b81      	ldr	r3, [pc, #516]	@ (80109ec <tx_control+0x2c24>)
 80107e8:	2296      	movs	r2, #150	@ 0x96
 80107ea:	0052      	lsls	r2, r2, #1
 80107ec:	801a      	strh	r2, [r3, #0]
		//;	carga timeout en segundos
		timeoutTxWifi = 3;// mov		timeoutTxWifi,#3
 80107ee:	4b7b      	ldr	r3, [pc, #492]	@ (80109dc <tx_control+0x2c14>)
 80107f0:	2203      	movs	r2, #3
 80107f2:	701a      	strb	r2, [r3, #0]
		//; checa si ya se terminaron de enviar todos los registros del logger
		// ldw		X,numRegTx
		// ldw		resulh,X
		// ldw		X,cntRegTxWifi
		// cpw		X,resulh
		if(numRegTx < cntRegTxWifi){
 80107f4:	4b7a      	ldr	r3, [pc, #488]	@ (80109e0 <tx_control+0x2c18>)
 80107f6:	881a      	ldrh	r2, [r3, #0]
 80107f8:	4b50      	ldr	r3, [pc, #320]	@ (801093c <tx_control+0x2b74>)
 80107fa:	881b      	ldrh	r3, [r3, #0]
 80107fc:	429a      	cmp	r2, r3
 80107fe:	d314      	bcc.n	801082a <tx_control+0x2a62>
//		cntReg = 0;// ldw		cntReg,X
//		// ldw		X,#eeCntRegEVENT
//		cntRegPNT = &eeCntRegEVENT;// ldw		cntRegPNT,X
//		save_cntReg();// call	save_cntReg

tx_wifi_eventLogger_END:
 8010800:	46c0      	nop			@ (mov r8, r8)
		//; indica que ya es enviaron todos los paquetes
		//flagsWIFI[f_eventLoggerSend] = 1; 	// bset	flagsWIFI,#f_eventLoggerSend
		flagsWIFI[f_eventLoggerSend] = 0;
 8010802:	4b4d      	ldr	r3, [pc, #308]	@ (8010938 <tx_control+0x2b70>)
 8010804:	2200      	movs	r2, #0
 8010806:	709a      	strb	r2, [r3, #2]
		flagsWIFI[f_eventLoggerCmd] = 0;	// bres	flagsWIFI,#f_eventLoggerCmd; // borra bandera de comando para liberar envo de token
 8010808:	4b4b      	ldr	r3, [pc, #300]	@ (8010938 <tx_control+0x2b70>)
 801080a:	2200      	movs	r2, #0
 801080c:	711a      	strb	r2, [r3, #4]
		delayTxLoggWifi = 10;				// mov		delayTxLoggWifi,#10; / carga un retardo para comenzar a envar el siguiente logger en segundos
 801080e:	4b78      	ldr	r3, [pc, #480]	@ (80109f0 <tx_control+0x2c28>)
 8010810:	220a      	movs	r2, #10
 8010812:	701a      	strb	r2, [r3, #0]
		blockLoggWifi = 0;//clr		blockLoggWifi
 8010814:	4b6f      	ldr	r3, [pc, #444]	@ (80109d4 <tx_control+0x2c0c>)
 8010816:	2200      	movs	r2, #0
 8010818:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = 0;//clr		byteLoggWifi
 801081a:	4b6f      	ldr	r3, [pc, #444]	@ (80109d8 <tx_control+0x2c10>)
 801081c:	2200      	movs	r2, #0
 801081e:	701a      	strb	r2, [r3, #0]
		//clrw	X
		cntRegTxWifi = 0;//ldw		cntRegTxWifi,X
 8010820:	4b46      	ldr	r3, [pc, #280]	@ (801093c <tx_control+0x2b74>)
 8010822:	2200      	movs	r2, #0
 8010824:	801a      	strh	r2, [r3, #0]

		goto end_tx_wifi;//jp		end_tx_wifi
 8010826:	f000 fd43 	bl	80112b0 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_04;// jrult	tx_wifi_eventLogger_04
 801082a:	46c0      	nop			@ (mov r8, r8)
tx_wifi_eventLogger_04:

		//;manda logger registro por registro
		// ldw		X,#$4084
		bufferWifiTx[0] = 0x40;// ldw		bufferWifiTx,X
 801082c:	4b54      	ldr	r3, [pc, #336]	@ (8010980 <tx_control+0x2bb8>)
 801082e:	2240      	movs	r2, #64	@ 0x40
 8010830:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x84;
 8010832:	4b53      	ldr	r3, [pc, #332]	@ (8010980 <tx_control+0x2bb8>)
 8010834:	2284      	movs	r2, #132	@ 0x84
 8010836:	705a      	strb	r2, [r3, #1]
		//; manda cantidad de datos de 2 bytes en la Tx
		bufferWifiTx[2] = 3;// mov		bufferWifiTx+2,#3
 8010838:	4b51      	ldr	r3, [pc, #324]	@ (8010980 <tx_control+0x2bb8>)
 801083a:	2203      	movs	r2, #3
 801083c:	709a      	strb	r2, [r3, #2]
		//; carga versin de firmware
		// ldw		X,eeversion1
		//bufferWifiTx[3] = eePlantilla[eeversion1];// ldw		bufferWifiTx+3,X
		//bufferWifiTx[4] = eePlantilla[eeversion2];
		bufferWifiTx[3] = reePlantilla[eeversion1];
 801083e:	4b51      	ldr	r3, [pc, #324]	@ (8010984 <tx_control+0x2bbc>)
 8010840:	227b      	movs	r2, #123	@ 0x7b
 8010842:	5c9a      	ldrb	r2, [r3, r2]
 8010844:	4b4e      	ldr	r3, [pc, #312]	@ (8010980 <tx_control+0x2bb8>)
 8010846:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 8010848:	4b4e      	ldr	r3, [pc, #312]	@ (8010984 <tx_control+0x2bbc>)
 801084a:	227c      	movs	r2, #124	@ 0x7c
 801084c:	5c9a      	ldrb	r2, [r3, r2]
 801084e:	4b4c      	ldr	r3, [pc, #304]	@ (8010980 <tx_control+0x2bb8>)
 8010850:	711a      	strb	r2, [r3, #4]
tx_wifi_eventLogger_loadLogger_01:

		//; Si el contador de bytes loggeado viene en cero quiere decir que ya no hay informacin en el bloque actual de 128 bytes
		//; por lo tanto hay que decrementar el contador de bloques y reubicar el contado de bytes
		// tnz		byteLoggWifi
		if(byteLoggWifi!=0){
 8010852:	4b61      	ldr	r3, [pc, #388]	@ (80109d8 <tx_control+0x2c10>)
 8010854:	781b      	ldrb	r3, [r3, #0]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d112      	bne.n	8010880 <tx_control+0x2ab8>
			goto tx_wifi_eventLogger_loadLogger_03;// jrne	tx_wifi_eventLogger_loadLogger_03
		}
		byteLoggWifi = offsetEventLogg;// mov		byteLoggWifi,#offsetEventLogg
 801085a:	4b5f      	ldr	r3, [pc, #380]	@ (80109d8 <tx_control+0x2c10>)
 801085c:	227e      	movs	r2, #126	@ 0x7e
 801085e:	701a      	strb	r2, [r3, #0]
		//; Si el contador de bloques llego a cero, hay que cargar el contador de bloques con su valor maximo
		// tnz		blockLoggWifi
		if(blockLoggWifi!=0){
 8010860:	4b5c      	ldr	r3, [pc, #368]	@ (80109d4 <tx_control+0x2c0c>)
 8010862:	781b      	ldrb	r3, [r3, #0]
 8010864:	2b00      	cmp	r3, #0
 8010866:	d103      	bne.n	8010870 <tx_control+0x2aa8>
			goto tx_wifi_eventLogger_loadLogger_02;// jrne	tx_wifi_eventLogger_loadLogger_02
		}
		blockLoggWifi = numBlockEVENT;// mov		blockLoggWifi,#numBlockEVENT
 8010868:	4b5a      	ldr	r3, [pc, #360]	@ (80109d4 <tx_control+0x2c0c>)
 801086a:	22a0      	movs	r2, #160	@ 0xa0
 801086c:	701a      	strb	r2, [r3, #0]
 801086e:	e000      	b.n	8010872 <tx_control+0x2aaa>
			goto tx_wifi_eventLogger_loadLogger_02;// jrne	tx_wifi_eventLogger_loadLogger_02
 8010870:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_loadLogger_02:
		blockLoggWifi--;// dec		blockLoggWifi; Ajuste
 8010872:	4b58      	ldr	r3, [pc, #352]	@ (80109d4 <tx_control+0x2c0c>)
 8010874:	781b      	ldrb	r3, [r3, #0]
 8010876:	3b01      	subs	r3, #1
 8010878:	b2da      	uxtb	r2, r3
 801087a:	4b56      	ldr	r3, [pc, #344]	@ (80109d4 <tx_control+0x2c0c>)
 801087c:	701a      	strb	r2, [r3, #0]
 801087e:	e000      	b.n	8010882 <tx_control+0x2aba>
			goto tx_wifi_eventLogger_loadLogger_03;// jrne	tx_wifi_eventLogger_loadLogger_03
 8010880:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_loadLogger_03:

		point_Y = &bufferWifiTx[5 + sizeRegEventLogg];// LDW		Y,#(bufferWifiTx + 5 + sizeRegEventLogg);	/ apunta al buffer de datos en RAM
 8010882:	4b5c      	ldr	r3, [pc, #368]	@ (80109f4 <tx_control+0x2c2c>)
 8010884:	653b      	str	r3, [r7, #80]	@ 0x50
		mul		X,A;										/ Multiplicalos
		addw	X,#eventLogger;				/	apunta al inicio de la Flash resevada para Logger de eventos + el nmero de bloques grabados
		clr		resulh
		mov		resull,byteLoggWifi
		addw	X,resulh;							/ suma la posicin de bytes*/
		point_X = &eventLogger[byteLoggWifi+128*blockLoggWifi];
 8010886:	4b54      	ldr	r3, [pc, #336]	@ (80109d8 <tx_control+0x2c10>)
 8010888:	781b      	ldrb	r3, [r3, #0]
 801088a:	001a      	movs	r2, r3
 801088c:	4b51      	ldr	r3, [pc, #324]	@ (80109d4 <tx_control+0x2c0c>)
 801088e:	781b      	ldrb	r3, [r3, #0]
 8010890:	01db      	lsls	r3, r3, #7
 8010892:	18d2      	adds	r2, r2, r3
 8010894:	4b31      	ldr	r3, [pc, #196]	@ (801095c <tx_control+0x2b94>)
 8010896:	18d3      	adds	r3, r2, r3
 8010898:	657b      	str	r3, [r7, #84]	@ 0x54
		wreg = 0;// clr		wreg
 801089a:	4b57      	ldr	r3, [pc, #348]	@ (80109f8 <tx_control+0x2c30>)
 801089c:	2200      	movs	r2, #0
 801089e:	701a      	strb	r2, [r3, #0]

tx_wifi_eventLogger_loadLogger_04:
		point_X--;// decw	X;
 80108a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108a2:	3b01      	subs	r3, #1
 80108a4:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y--;// decw	Y;											/ decrementa apuntadores
 80108a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80108a8:	3b01      	subs	r3, #1
 80108aa:	653b      	str	r3, [r7, #80]	@ 0x50
		byteLoggWifi--;//dec		byteLoggWifi;						/ al mismo tiempo decrementa el contador de bytes de logger
 80108ac:	4b4a      	ldr	r3, [pc, #296]	@ (80109d8 <tx_control+0x2c10>)
 80108ae:	781b      	ldrb	r3, [r3, #0]
 80108b0:	3b01      	subs	r3, #1
 80108b2:	b2da      	uxtb	r2, r3
 80108b4:	4b48      	ldr	r3, [pc, #288]	@ (80109d8 <tx_control+0x2c10>)
 80108b6:	701a      	strb	r2, [r3, #0]
		// LDF		A,($010000,X)
		*point_Y = *(point_X+0x010000);// LD		(Y),A;
 80108b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80108ba:	2380      	movs	r3, #128	@ 0x80
 80108bc:	025b      	lsls	r3, r3, #9
 80108be:	5cd2      	ldrb	r2, [r2, r3]
 80108c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80108c2:	701a      	strb	r2, [r3, #0]
		wreg++;//inc		wreg
 80108c4:	4b4c      	ldr	r3, [pc, #304]	@ (80109f8 <tx_control+0x2c30>)
 80108c6:	781b      	ldrb	r3, [r3, #0]
 80108c8:	3301      	adds	r3, #1
 80108ca:	b2da      	uxtb	r2, r3
 80108cc:	4b4a      	ldr	r3, [pc, #296]	@ (80109f8 <tx_control+0x2c30>)
 80108ce:	701a      	strb	r2, [r3, #0]
		// ld		A,wreg
		// cp		A,#sizeRegEventLogg
		if(wreg<sizeRegEventLogg){
 80108d0:	4b49      	ldr	r3, [pc, #292]	@ (80109f8 <tx_control+0x2c30>)
 80108d2:	781b      	ldrb	r3, [r3, #0]
 80108d4:	2b0d      	cmp	r3, #13
 80108d6:	d800      	bhi.n	80108da <tx_control+0x2b12>
			goto tx_wifi_eventLogger_loadLogger_04;// jrult tx_wifi_eventLogger_loadLogger_04
 80108d8:	e7e2      	b.n	80108a0 <tx_control+0x2ad8>
		}

		//;Ajuste del dato de voltaje
		waux = bufferWifiTx[18];// mov		waux,bufferWifiTx+18
 80108da:	4b29      	ldr	r3, [pc, #164]	@ (8010980 <tx_control+0x2bb8>)
 80108dc:	7c9a      	ldrb	r2, [r3, #18]
 80108de:	4b47      	ldr	r3, [pc, #284]	@ (80109fc <tx_control+0x2c34>)
 80108e0:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[18] = 0;// clr		bufferWifiTx+18
 80108e2:	4b27      	ldr	r3, [pc, #156]	@ (8010980 <tx_control+0x2bb8>)
 80108e4:	2200      	movs	r2, #0
 80108e6:	749a      	strb	r2, [r3, #18]
		bufferWifiTx[19] = waux;// mov		bufferWifiTx+19,waux
 80108e8:	4b44      	ldr	r3, [pc, #272]	@ (80109fc <tx_control+0x2c34>)
 80108ea:	781a      	ldrb	r2, [r3, #0]
 80108ec:	4b24      	ldr	r3, [pc, #144]	@ (8010980 <tx_control+0x2bb8>)
 80108ee:	74da      	strb	r2, [r3, #19]
		//;define inicio, fin y tamao de bloque de tx

		// incrementa el contador de registros enviados


		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 80108f0:	4b2f      	ldr	r3, [pc, #188]	@ (80109b0 <tx_control+0x2be8>)
 80108f2:	4a23      	ldr	r2, [pc, #140]	@ (8010980 <tx_control+0x2bb8>)
 80108f4:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 80108f6:	4b2f      	ldr	r3, [pc, #188]	@ (80109b4 <tx_control+0x2bec>)
 80108f8:	4a21      	ldr	r2, [pc, #132]	@ (8010980 <tx_control+0x2bb8>)
 80108fa:	601a      	str	r2, [r3, #0]
				// ldw		X,#(bufferWifiTx+20)
		pointEndTx= &bufferWifiTx[20];	// ldw		pointEndTx,X
 80108fc:	4b2e      	ldr	r3, [pc, #184]	@ (80109b8 <tx_control+0x2bf0>)
 80108fe:	4a40      	ldr	r2, [pc, #256]	@ (8010a00 <tx_control+0x2c38>)
 8010900:	601a      	str	r2, [r3, #0]
		blockSizeTX = 20;// mov		blockSizeTX,#20
 8010902:	4b2f      	ldr	r3, [pc, #188]	@ (80109c0 <tx_control+0x2bf8>)
 8010904:	2214      	movs	r2, #20
 8010906:	701a      	strb	r2, [r3, #0]

		flagsTX[2] = 0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 8010908:	4b2e      	ldr	r3, [pc, #184]	@ (80109c4 <tx_control+0x2bfc>)
 801090a:	2200      	movs	r2, #0
 801090c:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 801090e:	4b2e      	ldr	r3, [pc, #184]	@ (80109c8 <tx_control+0x2c00>)
 8010910:	2200      	movs	r2, #0
 8010912:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 8010914:	4b2b      	ldr	r3, [pc, #172]	@ (80109c4 <tx_control+0x2bfc>)
 8010916:	2201      	movs	r2, #1
 8010918:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55; 	// mov		keyTx,#$55;						/ listo para mandar transmisin
 801091a:	4b2c      	ldr	r3, [pc, #176]	@ (80109cc <tx_control+0x2c04>)
 801091c:	2255      	movs	r2, #85	@ 0x55
 801091e:	701a      	strb	r2, [r3, #0]
		codeTX = 0;//	clr		codeTX;								/ limpia cdigo de Tx
 8010920:	4b2b      	ldr	r3, [pc, #172]	@ (80109d0 <tx_control+0x2c08>)
 8010922:	2200      	movs	r2, #0
 8010924:	701a      	strb	r2, [r3, #0]

		// ldw		X,cntRegTxWifi
		// incw	X

		cntRegTxWifi++;// ldw		cntRegTxWifi,X
 8010926:	4b05      	ldr	r3, [pc, #20]	@ (801093c <tx_control+0x2b74>)
 8010928:	881b      	ldrh	r3, [r3, #0]
 801092a:	3301      	adds	r3, #1
 801092c:	b29a      	uxth	r2, r3
 801092e:	4b03      	ldr	r3, [pc, #12]	@ (801093c <tx_control+0x2b74>)
 8010930:	801a      	strh	r2, [r3, #0]
		goto end_tx_wifi; // jp			end_tx_wifi
 8010932:	f000 fcbd 	bl	80112b0 <tx_control+0x34e8>
 8010936:	46c0      	nop			@ (mov r8, r8)
 8010938:	20002004 	.word	0x20002004
 801093c:	2000202c 	.word	0x2000202c
 8010940:	20000e5b 	.word	0x20000e5b
 8010944:	20000e46 	.word	0x20000e46
 8010948:	20000e5a 	.word	0x20000e5a
 801094c:	20000e47 	.word	0x20000e47
 8010950:	20000e50 	.word	0x20000e50
 8010954:	20000db8 	.word	0x20000db8
 8010958:	20000e4c 	.word	0x20000e4c
 801095c:	08037000 	.word	0x08037000
 8010960:	20000e38 	.word	0x20000e38
 8010964:	20000e3c 	.word	0x20000e3c
 8010968:	20000e40 	.word	0x20000e40
 801096c:	200020ec 	.word	0x200020ec
 8010970:	200020ee 	.word	0x200020ee
 8010974:	200020f0 	.word	0x200020f0
 8010978:	0803f812 	.word	0x0803f812
 801097c:	20000d34 	.word	0x20000d34
 8010980:	2000200c 	.word	0x2000200c
 8010984:	20000cac 	.word	0x20000cac
 8010988:	20001e64 	.word	0x20001e64
 801098c:	20001e66 	.word	0x20001e66
 8010990:	200001bb 	.word	0x200001bb
 8010994:	200001bc 	.word	0x200001bc
 8010998:	200001bd 	.word	0x200001bd
 801099c:	200001be 	.word	0x200001be
 80109a0:	200001bf 	.word	0x200001bf
 80109a4:	200001c0 	.word	0x200001c0
 80109a8:	200001c1 	.word	0x200001c1
 80109ac:	200001c2 	.word	0x200001c2
 80109b0:	20001ec8 	.word	0x20001ec8
 80109b4:	20001ec0 	.word	0x20001ec0
 80109b8:	20001ec4 	.word	0x20001ec4
 80109bc:	2000201c 	.word	0x2000201c
 80109c0:	20001ee4 	.word	0x20001ee4
 80109c4:	20001ed0 	.word	0x20001ed0
 80109c8:	20001ee8 	.word	0x20001ee8
 80109cc:	20001ecd 	.word	0x20001ecd
 80109d0:	20001ed8 	.word	0x20001ed8
 80109d4:	2000202a 	.word	0x2000202a
 80109d8:	2000202b 	.word	0x2000202b
 80109dc:	2000202e 	.word	0x2000202e
 80109e0:	200020e8 	.word	0x200020e8
 80109e4:	0000059f 	.word	0x0000059f
 80109e8:	20002000 	.word	0x20002000
 80109ec:	200021c0 	.word	0x200021c0
 80109f0:	2000202f 	.word	0x2000202f
 80109f4:	2000201f 	.word	0x2000201f
 80109f8:	20000b70 	.word	0x20000b70
 80109fc:	20000b6f 	.word	0x20000b6f
 8010a00:	20002020 	.word	0x20002020
		goto tx_wifi_eventData;// jp			tx_wifi_eventData
 8010a04:	46c0      	nop			@ (mov r8, r8)

//;------------------------------------------------------------
//;------------- Espera retardo para comenzar con rutina Tx logger eventos
//;Verifica si ya se consumio el retardo para comenzar la transmisin
		// tnz		delayTxLoggWifi
		if(delayTxLoggWifi == 0){
 8010a06:	4bd2      	ldr	r3, [pc, #840]	@ (8010d50 <tx_control+0x2f88>)
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d001      	beq.n	8010a12 <tx_control+0x2c4a>
 8010a0e:	f000 fc48 	bl	80112a2 <tx_control+0x34da>
			goto tx_wifi_eventData_01;// jreq	tx_wifi_eventData_01
 8010a12:	46c0      	nop			@ (mov r8, r8)
		}
		goto end_tx_wifi;// jp		end_tx_wifi
tx_wifi_eventData_01:

		// tnz		keyTx;									/ se est atendiendo alguna transmisin?
		if(keyTx!=0){
 8010a14:	4bcf      	ldr	r3, [pc, #828]	@ (8010d54 <tx_control+0x2f8c>)
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d001      	beq.n	8010a20 <tx_control+0x2c58>
 8010a1c:	f000 fc44 	bl	80112a8 <tx_control+0x34e0>
		}

//;----------------------------------------------------------
//;										Evento de apertura de puerta
//;----------------------------------------------------------
door_event_WF:
 8010a20:	46c0      	nop			@ (mov r8, r8)

		if(flagsEventWF[0]){
 8010a22:	4bcd      	ldr	r3, [pc, #820]	@ (8010d58 <tx_control+0x2f90>)
 8010a24:	781b      	ldrb	r3, [r3, #0]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d147      	bne.n	8010aba <tx_control+0x2cf2>
			goto ask_DE_end_WF;// btjt	flagsEventWF,#0,ask_DE_end_WF;	/ ya haba iniciado evento puerta? S, checa si ya se termina evento
		}
ask_DE_start_WF:
 8010a2a:	46c0      	nop			@ (mov r8, r8)
		if(flagsC[0]){
 8010a2c:	4bcb      	ldr	r3, [pc, #812]	@ (8010d5c <tx_control+0x2f94>)
 8010a2e:	781b      	ldrb	r3, [r3, #0]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d100      	bne.n	8010a36 <tx_control+0x2c6e>
 8010a34:	e07f      	b.n	8010b36 <tx_control+0x2d6e>
			goto ask_DE_start_01_WF;// btjt	flagsC,#0,ask_DE_start_01_WF; / hay puerta abierta ? S, captura inicio de evento
 8010a36:	46c0      	nop			@ (mov r8, r8)
		}
		goto comp_event_WF;// jp		comp_event_WF;							/ No, checa el evento de compresor
ask_DE_start_01_WF:
		// ldw		X,#$4082
		BloqEventPuerta[comandoEP_2] = 0x40;// ldw		comandoEP,X
 8010a38:	4bc9      	ldr	r3, [pc, #804]	@ (8010d60 <tx_control+0x2f98>)
 8010a3a:	2240      	movs	r2, #64	@ 0x40
 8010a3c:	701a      	strb	r2, [r3, #0]
		BloqEventPuerta[comandoEP_1] = 0x82;
 8010a3e:	4bc8      	ldr	r3, [pc, #800]	@ (8010d60 <tx_control+0x2f98>)
 8010a40:	2282      	movs	r2, #130	@ 0x82
 8010a42:	705a      	strb	r2, [r3, #1]
		//BloqEventPuerta[softVersion1EP] = eePlantilla[eeversion1];// mov		softVersion1EP,eeversion1
		//BloqEventPuerta[softVersion2EP] = eePlantilla[eeversion2];
		BloqEventPuerta[softVersion1EP] = reePlantilla[eeversion1];
 8010a44:	4bc7      	ldr	r3, [pc, #796]	@ (8010d64 <tx_control+0x2f9c>)
 8010a46:	227b      	movs	r2, #123	@ 0x7b
 8010a48:	5c9a      	ldrb	r2, [r3, r2]
 8010a4a:	4bc5      	ldr	r3, [pc, #788]	@ (8010d60 <tx_control+0x2f98>)
 8010a4c:	709a      	strb	r2, [r3, #2]
		BloqEventPuerta[softVersion2EP] = reePlantilla[eeversion2];
 8010a4e:	4bc5      	ldr	r3, [pc, #788]	@ (8010d64 <tx_control+0x2f9c>)
 8010a50:	227c      	movs	r2, #124	@ 0x7c
 8010a52:	5c9a      	ldrb	r2, [r3, r2]
 8010a54:	4bc2      	ldr	r3, [pc, #776]	@ (8010d60 <tx_control+0x2f98>)
 8010a56:	70da      	strb	r2, [r3, #3]
		// mov		softVersion2EP,eeversion2

		// ldw		X,timeSeconds_HW
		BloqEventPuerta[EP_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00) >> 8);// ldw		EP_timeInit_HW,X
 8010a58:	4bc3      	ldr	r3, [pc, #780]	@ (8010d68 <tx_control+0x2fa0>)
 8010a5a:	881b      	ldrh	r3, [r3, #0]
 8010a5c:	0a1b      	lsrs	r3, r3, #8
 8010a5e:	b29b      	uxth	r3, r3
 8010a60:	b2da      	uxtb	r2, r3
 8010a62:	4bbf      	ldr	r3, [pc, #764]	@ (8010d60 <tx_control+0x2f98>)
 8010a64:	711a      	strb	r2, [r3, #4]
		BloqEventPuerta[EP_timeInit_3] = (uint8_t) (timeSeconds_HW & 0x00FF);
 8010a66:	4bc0      	ldr	r3, [pc, #768]	@ (8010d68 <tx_control+0x2fa0>)
 8010a68:	881b      	ldrh	r3, [r3, #0]
 8010a6a:	b2da      	uxtb	r2, r3
 8010a6c:	4bbc      	ldr	r3, [pc, #752]	@ (8010d60 <tx_control+0x2f98>)
 8010a6e:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		BloqEventPuerta[EP_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00) >> 8);// ldw		EP_timeInit_LW,X;				/ guarda el tiempo de inicio
 8010a70:	4bbe      	ldr	r3, [pc, #760]	@ (8010d6c <tx_control+0x2fa4>)
 8010a72:	881b      	ldrh	r3, [r3, #0]
 8010a74:	0a1b      	lsrs	r3, r3, #8
 8010a76:	b29b      	uxth	r3, r3
 8010a78:	b2da      	uxtb	r2, r3
 8010a7a:	4bb9      	ldr	r3, [pc, #740]	@ (8010d60 <tx_control+0x2f98>)
 8010a7c:	719a      	strb	r2, [r3, #6]
		BloqEventPuerta[EP_timeInit_1] = (uint8_t) (timeSeconds_LW & 0x00FF);
 8010a7e:	4bbb      	ldr	r3, [pc, #748]	@ (8010d6c <tx_control+0x2fa4>)
 8010a80:	881b      	ldrh	r3, [r3, #0]
 8010a82:	b2da      	uxtb	r2, r3
 8010a84:	4bb6      	ldr	r3, [pc, #728]	@ (8010d60 <tx_control+0x2f98>)
 8010a86:	71da      	strb	r2, [r3, #7]

		BloqEventPuerta[EP_eventType] = 1; // mov		EP_eventType,#1;				/ carga el tipo de evento (1 para puerta)
 8010a88:	4bb5      	ldr	r3, [pc, #724]	@ (8010d60 <tx_control+0x2f98>)
 8010a8a:	2201      	movs	r2, #1
 8010a8c:	731a      	strb	r2, [r3, #12]
		//ldw		X,tdevl
		BloqEventPuerta[EP_tempAmbInit_H] = tdevl;//ldw		EP_tempAmbInit,x;				/ carga temperatura ambiente
 8010a8e:	4bb8      	ldr	r3, [pc, #736]	@ (8010d70 <tx_control+0x2fa8>)
 8010a90:	781a      	ldrb	r2, [r3, #0]
 8010a92:	4bb3      	ldr	r3, [pc, #716]	@ (8010d60 <tx_control+0x2f98>)
 8010a94:	735a      	strb	r2, [r3, #13]
		BloqEventPuerta[EP_tempAmbInit_L] = tdevf;
 8010a96:	4bb7      	ldr	r3, [pc, #732]	@ (8010d74 <tx_control+0x2fac>)
 8010a98:	781a      	ldrb	r2, [r3, #0]
 8010a9a:	4bb1      	ldr	r3, [pc, #708]	@ (8010d60 <tx_control+0x2f98>)
 8010a9c:	739a      	strb	r2, [r3, #14]
		BloqEventPuerta[EP_voltInit] = voltl;		// mov		EP_voltInit,voltl; /carga voltaje
 8010a9e:	4bb6      	ldr	r3, [pc, #728]	@ (8010d78 <tx_control+0x2fb0>)
 8010aa0:	781a      	ldrb	r2, [r3, #0]
 8010aa2:	4baf      	ldr	r3, [pc, #700]	@ (8010d60 <tx_control+0x2f98>)
 8010aa4:	745a      	strb	r2, [r3, #17]
		flagsEventWF[0] = 1;						// bset	flagsEventWF,#0;					/ indica quie el evento puerta ya inici
 8010aa6:	4bac      	ldr	r3, [pc, #688]	@ (8010d58 <tx_control+0x2f90>)
 8010aa8:	2201      	movs	r2, #1
 8010aaa:	701a      	strb	r2, [r3, #0]
		// ld		A,#0;
		// ld		xh,A
		// ld		A,tmDoorEvent;					/ carga el tiempo de puerta abierta necesario para considerarlo evento
		// ld		xl,A
		temp_doorEvent = Plantilla[tmDoorEvent];// ldw		temp_doorEvent,X;				/ carga tiempo de duracin minima de evento puerta abierta
 8010aac:	4bb3      	ldr	r3, [pc, #716]	@ (8010d7c <tx_control+0x2fb4>)
 8010aae:	2250      	movs	r2, #80	@ 0x50
 8010ab0:	5c9b      	ldrb	r3, [r3, r2]
 8010ab2:	001a      	movs	r2, r3
 8010ab4:	4bb2      	ldr	r3, [pc, #712]	@ (8010d80 <tx_control+0x2fb8>)
 8010ab6:	801a      	strh	r2, [r3, #0]
		goto comp_event_WF;// jp		comp_event_WF;							/ contina
 8010ab8:	e040      	b.n	8010b3c <tx_control+0x2d74>
			goto ask_DE_end_WF;// btjt	flagsEventWF,#0,ask_DE_end_WF;	/ ya haba iniciado evento puerta? S, checa si ya se termina evento
 8010aba:	46c0      	nop			@ (mov r8, r8)
ask_DE_end_WF:
		if(flagsC[0]){
 8010abc:	4ba7      	ldr	r3, [pc, #668]	@ (8010d5c <tx_control+0x2f94>)
 8010abe:	781b      	ldrb	r3, [r3, #0]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d13a      	bne.n	8010b3a <tx_control+0x2d72>
			goto comp_event_WF;// btjt	flagsC,#0,comp_event_WF;	 	/ ya se cerr la puerta ?
		}
		// ldw		X,temp_doorEvent
		// tnzw	X;											/ se cumpli el tiempo minimo de puerta abierta ?
		if(temp_doorEvent==0){
 8010ac4:	4bae      	ldr	r3, [pc, #696]	@ (8010d80 <tx_control+0x2fb8>)
 8010ac6:	881b      	ldrh	r3, [r3, #0]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d003      	beq.n	8010ad4 <tx_control+0x2d0c>
			goto door_event_end_WF;//jreq	door_event_end_WF;					/ s, ve a finalizar el evento
		}
		flagsEventWF[0] = 0;// bres	flagsEventWF,#0;					/ borra inicio de evento puerta
 8010acc:	4ba2      	ldr	r3, [pc, #648]	@ (8010d58 <tx_control+0x2f90>)
 8010ace:	2200      	movs	r2, #0
 8010ad0:	701a      	strb	r2, [r3, #0]
		goto comp_event_WF;// jra		comp_event_WF;							/ contina sin grabar evento
 8010ad2:	e033      	b.n	8010b3c <tx_control+0x2d74>
			goto door_event_end_WF;//jreq	door_event_end_WF;					/ s, ve a finalizar el evento
 8010ad4:	46c0      	nop			@ (mov r8, r8)
door_event_end_WF:
		// ldw		X,timeSeconds_HW
		BloqEventPuerta[EP_timeEnd_4]=(uint8_t) ((timeSeconds_HW & 0xFF00)>>8);// ldw		EP_timeEnd_HW,X
 8010ad6:	4ba4      	ldr	r3, [pc, #656]	@ (8010d68 <tx_control+0x2fa0>)
 8010ad8:	881b      	ldrh	r3, [r3, #0]
 8010ada:	0a1b      	lsrs	r3, r3, #8
 8010adc:	b29b      	uxth	r3, r3
 8010ade:	b2da      	uxtb	r2, r3
 8010ae0:	4b9f      	ldr	r3, [pc, #636]	@ (8010d60 <tx_control+0x2f98>)
 8010ae2:	721a      	strb	r2, [r3, #8]
		BloqEventPuerta[EP_timeEnd_3]=(uint8_t) (timeSeconds_HW & 0xFF);
 8010ae4:	4ba0      	ldr	r3, [pc, #640]	@ (8010d68 <tx_control+0x2fa0>)
 8010ae6:	881b      	ldrh	r3, [r3, #0]
 8010ae8:	b2da      	uxtb	r2, r3
 8010aea:	4b9d      	ldr	r3, [pc, #628]	@ (8010d60 <tx_control+0x2f98>)
 8010aec:	725a      	strb	r2, [r3, #9]
		BloqEventPuerta[EP_timeEnd_2]=(uint8_t) ((timeSeconds_LW & 0xFF00)>>8);// ldw		X,timeSeconds_LW
 8010aee:	4b9f      	ldr	r3, [pc, #636]	@ (8010d6c <tx_control+0x2fa4>)
 8010af0:	881b      	ldrh	r3, [r3, #0]
 8010af2:	0a1b      	lsrs	r3, r3, #8
 8010af4:	b29b      	uxth	r3, r3
 8010af6:	b2da      	uxtb	r2, r3
 8010af8:	4b99      	ldr	r3, [pc, #612]	@ (8010d60 <tx_control+0x2f98>)
 8010afa:	729a      	strb	r2, [r3, #10]
		BloqEventPuerta[EP_timeEnd_1]=(uint8_t) (timeSeconds_LW & 0xFF);// ldw		EP_timeEnd_LW,X;				/ guarda el tiempo final
 8010afc:	4b9b      	ldr	r3, [pc, #620]	@ (8010d6c <tx_control+0x2fa4>)
 8010afe:	881b      	ldrh	r3, [r3, #0]
 8010b00:	b2da      	uxtb	r2, r3
 8010b02:	4b97      	ldr	r3, [pc, #604]	@ (8010d60 <tx_control+0x2f98>)
 8010b04:	72da      	strb	r2, [r3, #11]
		// ldw		X,teval
		BloqEventPuerta[EP_tempEvaEnd_H]= teval;// ldw		EP_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 8010b06:	4b9f      	ldr	r3, [pc, #636]	@ (8010d84 <tx_control+0x2fbc>)
 8010b08:	781a      	ldrb	r2, [r3, #0]
 8010b0a:	4b95      	ldr	r3, [pc, #596]	@ (8010d60 <tx_control+0x2f98>)
 8010b0c:	73da      	strb	r2, [r3, #15]
		BloqEventPuerta[EP_tempEvaEnd_L]= tevaf;
 8010b0e:	4b9e      	ldr	r3, [pc, #632]	@ (8010d88 <tx_control+0x2fc0>)
 8010b10:	781a      	ldrb	r2, [r3, #0]
 8010b12:	4b93      	ldr	r3, [pc, #588]	@ (8010d60 <tx_control+0x2f98>)
 8010b14:	741a      	strb	r2, [r3, #16]
		flagsEventWF[0]= 0;		// bres	flagsEventWF,#0;					/ borra inicio de evento puerta
 8010b16:	4b90      	ldr	r3, [pc, #576]	@ (8010d58 <tx_control+0x2f90>)
 8010b18:	2200      	movs	r2, #0
 8010b1a:	701a      	strb	r2, [r3, #0]
		// ldw		X,#comandoEP
		pointTx = &BloqEventPwrOn[comandoEPo_2];// ldw		pointTx,X
 8010b1c:	4b9b      	ldr	r3, [pc, #620]	@ (8010d8c <tx_control+0x2fc4>)
 8010b1e:	4a9c      	ldr	r2, [pc, #624]	@ (8010d90 <tx_control+0x2fc8>)
 8010b20:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventPwrOn[comandoEPo_2];// ldw		pointInitTx,X
 8010b22:	4b9c      	ldr	r3, [pc, #624]	@ (8010d94 <tx_control+0x2fcc>)
 8010b24:	4a9a      	ldr	r2, [pc, #616]	@ (8010d90 <tx_control+0x2fc8>)
 8010b26:	601a      	str	r2, [r3, #0]
		// ldw		X,#EP_voltInit
		pointEndTx = &BloqEventPwrOn[EP_voltInit];// ldw		pointEndTx,X
 8010b28:	4b9b      	ldr	r3, [pc, #620]	@ (8010d98 <tx_control+0x2fd0>)
 8010b2a:	4a9c      	ldr	r2, [pc, #624]	@ (8010d9c <tx_control+0x2fd4>)
 8010b2c:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;// mov		blockSizeTX,#18
 8010b2e:	4b9c      	ldr	r3, [pc, #624]	@ (8010da0 <tx_control+0x2fd8>)
 8010b30:	2212      	movs	r2, #18
 8010b32:	701a      	strb	r2, [r3, #0]

		goto tx_wifiEvent;// jp		tx_wifiEvent
 8010b34:	e1b8      	b.n	8010ea8 <tx_control+0x30e0>
		goto comp_event_WF;// jp		comp_event_WF;							/ No, checa el evento de compresor
 8010b36:	46c0      	nop			@ (mov r8, r8)
 8010b38:	e000      	b.n	8010b3c <tx_control+0x2d74>
			goto comp_event_WF;// btjt	flagsC,#0,comp_event_WF;	 	/ ya se cerr la puerta ?
 8010b3a:	46c0      	nop			@ (mov r8, r8)

// ;										Evento de encendido de compresor
// ;----------------------------------------------------------
comp_event_WF:

		if(flagsEventWF[1]){
 8010b3c:	4b86      	ldr	r3, [pc, #536]	@ (8010d58 <tx_control+0x2f90>)
 8010b3e:	785b      	ldrb	r3, [r3, #1]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d141      	bne.n	8010bc8 <tx_control+0x2e00>
			goto ask_CE_end_WF;// btjt	flagsEventWF,#1,ask_CE_end_WF;	/ ya haba iniciado evento compresor? S, checa si ya se termina evento
		}

ask_CE_start_WF:
 8010b44:	46c0      	nop			@ (mov r8, r8)
		if(GPIOR0[0]){
 8010b46:	4b97      	ldr	r3, [pc, #604]	@ (8010da4 <tx_control+0x2fdc>)
 8010b48:	781b      	ldrb	r3, [r3, #0]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d100      	bne.n	8010b50 <tx_control+0x2d88>
 8010b4e:	e086      	b.n	8010c5e <tx_control+0x2e96>
			goto ask_CE_start_01_WF;	// btjt	GPIOR0,#0,ask_CE_start_01_WF; / compresor encendido ? S, captura inicio de evento
 8010b50:	46c0      	nop			@ (mov r8, r8)
		}
		goto desh_event_WF;				//jp		desh_event_WF;							/ No, checa el evento de deshielo
ask_CE_start_01_WF:
		// ldw		X,#$4082
		BloqEventComp[comandoEC_2] = 0x40;// ldw		comandoEC,X
 8010b52:	4b95      	ldr	r3, [pc, #596]	@ (8010da8 <tx_control+0x2fe0>)
 8010b54:	2240      	movs	r2, #64	@ 0x40
 8010b56:	701a      	strb	r2, [r3, #0]
		BloqEventComp[comandoEC_1] = 0x82;
 8010b58:	4b93      	ldr	r3, [pc, #588]	@ (8010da8 <tx_control+0x2fe0>)
 8010b5a:	2282      	movs	r2, #130	@ 0x82
 8010b5c:	705a      	strb	r2, [r3, #1]
//		BloqEventComp[softVersion1EC] = eePlantilla[eeversion1];// mov		softVersion1EC,eeversion1
//		BloqEventComp[softVersion2EC] = eePlantilla[eeversion2];// mov		softVersion2EC,eeversion2
		BloqEventComp[softVersion1EC] = reePlantilla[eeversion1];
 8010b5e:	4b81      	ldr	r3, [pc, #516]	@ (8010d64 <tx_control+0x2f9c>)
 8010b60:	227b      	movs	r2, #123	@ 0x7b
 8010b62:	5c9a      	ldrb	r2, [r3, r2]
 8010b64:	4b90      	ldr	r3, [pc, #576]	@ (8010da8 <tx_control+0x2fe0>)
 8010b66:	709a      	strb	r2, [r3, #2]
		BloqEventComp[softVersion2EC] = reePlantilla[eeversion2];
 8010b68:	4b7e      	ldr	r3, [pc, #504]	@ (8010d64 <tx_control+0x2f9c>)
 8010b6a:	227c      	movs	r2, #124	@ 0x7c
 8010b6c:	5c9a      	ldrb	r2, [r3, r2]
 8010b6e:	4b8e      	ldr	r3, [pc, #568]	@ (8010da8 <tx_control+0x2fe0>)
 8010b70:	70da      	strb	r2, [r3, #3]

		// ldw		X,timeSeconds_HW
		// ldw		EC_timeInit_HW,X
		BloqEventComp[EC_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010b72:	4b7d      	ldr	r3, [pc, #500]	@ (8010d68 <tx_control+0x2fa0>)
 8010b74:	881b      	ldrh	r3, [r3, #0]
 8010b76:	0a1b      	lsrs	r3, r3, #8
 8010b78:	b29b      	uxth	r3, r3
 8010b7a:	b2da      	uxtb	r2, r3
 8010b7c:	4b8a      	ldr	r3, [pc, #552]	@ (8010da8 <tx_control+0x2fe0>)
 8010b7e:	711a      	strb	r2, [r3, #4]
		BloqEventComp[EC_timeInit_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010b80:	4b79      	ldr	r3, [pc, #484]	@ (8010d68 <tx_control+0x2fa0>)
 8010b82:	881b      	ldrh	r3, [r3, #0]
 8010b84:	b2da      	uxtb	r2, r3
 8010b86:	4b88      	ldr	r3, [pc, #544]	@ (8010da8 <tx_control+0x2fe0>)
 8010b88:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		BloqEventComp[EC_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);// ldw		EC_timeInit_LW,X;				/ guarda el tiempo de inicio
 8010b8a:	4b78      	ldr	r3, [pc, #480]	@ (8010d6c <tx_control+0x2fa4>)
 8010b8c:	881b      	ldrh	r3, [r3, #0]
 8010b8e:	0a1b      	lsrs	r3, r3, #8
 8010b90:	b29b      	uxth	r3, r3
 8010b92:	b2da      	uxtb	r2, r3
 8010b94:	4b84      	ldr	r3, [pc, #528]	@ (8010da8 <tx_control+0x2fe0>)
 8010b96:	719a      	strb	r2, [r3, #6]
		BloqEventComp[EC_timeInit_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010b98:	4b74      	ldr	r3, [pc, #464]	@ (8010d6c <tx_control+0x2fa4>)
 8010b9a:	881b      	ldrh	r3, [r3, #0]
 8010b9c:	b2da      	uxtb	r2, r3
 8010b9e:	4b82      	ldr	r3, [pc, #520]	@ (8010da8 <tx_control+0x2fe0>)
 8010ba0:	71da      	strb	r2, [r3, #7]

		BloqEventComp[EC_eventType] = 2;// mov		EC_eventType,#2;				/ carga el tipo de evento (2 para compresor)
 8010ba2:	4b81      	ldr	r3, [pc, #516]	@ (8010da8 <tx_control+0x2fe0>)
 8010ba4:	2202      	movs	r2, #2
 8010ba6:	731a      	strb	r2, [r3, #12]
		// ldw		X,tdevl
		BloqEventComp[EC_tempAmbInit_H] = tdevl; // ldw		EC_tempAmbInit,x;				/ carga temperatura ambiente
 8010ba8:	4b71      	ldr	r3, [pc, #452]	@ (8010d70 <tx_control+0x2fa8>)
 8010baa:	781a      	ldrb	r2, [r3, #0]
 8010bac:	4b7e      	ldr	r3, [pc, #504]	@ (8010da8 <tx_control+0x2fe0>)
 8010bae:	735a      	strb	r2, [r3, #13]
		BloqEventComp[EC_tempAmbInit_L] = tdevf;
 8010bb0:	4b70      	ldr	r3, [pc, #448]	@ (8010d74 <tx_control+0x2fac>)
 8010bb2:	781a      	ldrb	r2, [r3, #0]
 8010bb4:	4b7c      	ldr	r3, [pc, #496]	@ (8010da8 <tx_control+0x2fe0>)
 8010bb6:	739a      	strb	r2, [r3, #14]
		BloqEventComp[EC_voltInit] = voltl;// mov		EC_voltInit,voltl; 			/carga voltaje
 8010bb8:	4b6f      	ldr	r3, [pc, #444]	@ (8010d78 <tx_control+0x2fb0>)
 8010bba:	781a      	ldrb	r2, [r3, #0]
 8010bbc:	4b7a      	ldr	r3, [pc, #488]	@ (8010da8 <tx_control+0x2fe0>)
 8010bbe:	745a      	strb	r2, [r3, #17]
		flagsEventWF[1] = 1;// bset	flagsEventWF,#1;					/ indica que el evento compresor ya inici
 8010bc0:	4b65      	ldr	r3, [pc, #404]	@ (8010d58 <tx_control+0x2f90>)
 8010bc2:	2201      	movs	r2, #1
 8010bc4:	705a      	strb	r2, [r3, #1]
		goto desh_event_WF;	// jp		desh_event_WF;							/ contina
 8010bc6:	e04d      	b.n	8010c64 <tx_control+0x2e9c>
			goto ask_CE_end_WF;// btjt	flagsEventWF,#1,ask_CE_end_WF;	/ ya haba iniciado evento compresor? S, checa si ya se termina evento
 8010bc8:	46c0      	nop			@ (mov r8, r8)
ask_CE_end_WF:
		if(GPIOR0[0]){
 8010bca:	4b76      	ldr	r3, [pc, #472]	@ (8010da4 <tx_control+0x2fdc>)
 8010bcc:	781b      	ldrb	r3, [r3, #0]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d147      	bne.n	8010c62 <tx_control+0x2e9a>
			goto desh_event_WF;// btjt	GPIOR0,#0,desh_event_WF;	 	/ ya se apag el compresor ?
		}
comp_event_end_WF:
 8010bd2:	46c0      	nop			@ (mov r8, r8)
		// ldw		X,timeSeconds_HW
		// ldw		EC_timeEnd_HW,X
		// ldw		X,timeSeconds_LW
		// ldw		EC_timeEnd_LW,X;				/ guarda el tiempo final
		BloqEventComp[EC_timeEnd_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010bd4:	4b64      	ldr	r3, [pc, #400]	@ (8010d68 <tx_control+0x2fa0>)
 8010bd6:	881b      	ldrh	r3, [r3, #0]
 8010bd8:	0a1b      	lsrs	r3, r3, #8
 8010bda:	b29b      	uxth	r3, r3
 8010bdc:	b2da      	uxtb	r2, r3
 8010bde:	4b72      	ldr	r3, [pc, #456]	@ (8010da8 <tx_control+0x2fe0>)
 8010be0:	721a      	strb	r2, [r3, #8]
		BloqEventComp[EC_timeEnd_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010be2:	4b61      	ldr	r3, [pc, #388]	@ (8010d68 <tx_control+0x2fa0>)
 8010be4:	881b      	ldrh	r3, [r3, #0]
 8010be6:	b2da      	uxtb	r2, r3
 8010be8:	4b6f      	ldr	r3, [pc, #444]	@ (8010da8 <tx_control+0x2fe0>)
 8010bea:	725a      	strb	r2, [r3, #9]
		BloqEventComp[EC_timeEnd_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);
 8010bec:	4b5f      	ldr	r3, [pc, #380]	@ (8010d6c <tx_control+0x2fa4>)
 8010bee:	881b      	ldrh	r3, [r3, #0]
 8010bf0:	0a1b      	lsrs	r3, r3, #8
 8010bf2:	b29b      	uxth	r3, r3
 8010bf4:	b2da      	uxtb	r2, r3
 8010bf6:	4b6c      	ldr	r3, [pc, #432]	@ (8010da8 <tx_control+0x2fe0>)
 8010bf8:	729a      	strb	r2, [r3, #10]
		BloqEventComp[EC_timeEnd_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010bfa:	4b5c      	ldr	r3, [pc, #368]	@ (8010d6c <tx_control+0x2fa4>)
 8010bfc:	881b      	ldrh	r3, [r3, #0]
 8010bfe:	b2da      	uxtb	r2, r3
 8010c00:	4b69      	ldr	r3, [pc, #420]	@ (8010da8 <tx_control+0x2fe0>)
 8010c02:	72da      	strb	r2, [r3, #11]

		// ldw		X,teval
		// ldw		EC_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
		BloqEventComp[EC_tempEvaEnd_H] = teval;
 8010c04:	4b5f      	ldr	r3, [pc, #380]	@ (8010d84 <tx_control+0x2fbc>)
 8010c06:	781a      	ldrb	r2, [r3, #0]
 8010c08:	4b67      	ldr	r3, [pc, #412]	@ (8010da8 <tx_control+0x2fe0>)
 8010c0a:	73da      	strb	r2, [r3, #15]
		BloqEventComp[EC_tempEvaEnd_L] = tevaf;
 8010c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8010d88 <tx_control+0x2fc0>)
 8010c0e:	781a      	ldrb	r2, [r3, #0]
 8010c10:	4b65      	ldr	r3, [pc, #404]	@ (8010da8 <tx_control+0x2fe0>)
 8010c12:	741a      	strb	r2, [r3, #16]
//		sll		A
//		and		A,#%11100000
//		or		A,EC_eventType
//		ld		EC_eventType,A

		BloqEventComp[EC_voltInit] = (uint8_t)(potencia & 0xFF);
 8010c14:	4b65      	ldr	r3, [pc, #404]	@ (8010dac <tx_control+0x2fe4>)
 8010c16:	881b      	ldrh	r3, [r3, #0]
 8010c18:	b2da      	uxtb	r2, r3
 8010c1a:	4b63      	ldr	r3, [pc, #396]	@ (8010da8 <tx_control+0x2fe0>)
 8010c1c:	745a      	strb	r2, [r3, #17]
		BloqEventComp[EC_eventType] |= (uint8_t)((potencia>>8) & 0x3);
 8010c1e:	4b62      	ldr	r3, [pc, #392]	@ (8010da8 <tx_control+0x2fe0>)
 8010c20:	7b1b      	ldrb	r3, [r3, #12]
 8010c22:	b25a      	sxtb	r2, r3
 8010c24:	4b61      	ldr	r3, [pc, #388]	@ (8010dac <tx_control+0x2fe4>)
 8010c26:	881b      	ldrh	r3, [r3, #0]
 8010c28:	0a1b      	lsrs	r3, r3, #8
 8010c2a:	b29b      	uxth	r3, r3
 8010c2c:	b25b      	sxtb	r3, r3
 8010c2e:	2103      	movs	r1, #3
 8010c30:	400b      	ands	r3, r1
 8010c32:	b25b      	sxtb	r3, r3
 8010c34:	4313      	orrs	r3, r2
 8010c36:	b25b      	sxtb	r3, r3
 8010c38:	b2da      	uxtb	r2, r3
 8010c3a:	4b5b      	ldr	r3, [pc, #364]	@ (8010da8 <tx_control+0x2fe0>)
 8010c3c:	731a      	strb	r2, [r3, #12]

		flagsEventWF[1] = 0;		// bres	flagsEventWF,#1;					/ borra inicio de evento compresor
 8010c3e:	4b46      	ldr	r3, [pc, #280]	@ (8010d58 <tx_control+0x2f90>)
 8010c40:	2200      	movs	r2, #0
 8010c42:	705a      	strb	r2, [r3, #1]
		// ldw		pointInitTx,X
		// ldw		X,#EC_voltInit
		// ldw		pointEndTx,X
		// mov		blockSizeTX,#18

		pointTx = &BloqEventComp[comandoEC_2];
 8010c44:	4b51      	ldr	r3, [pc, #324]	@ (8010d8c <tx_control+0x2fc4>)
 8010c46:	4a58      	ldr	r2, [pc, #352]	@ (8010da8 <tx_control+0x2fe0>)
 8010c48:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventComp[comandoEC_2];
 8010c4a:	4b52      	ldr	r3, [pc, #328]	@ (8010d94 <tx_control+0x2fcc>)
 8010c4c:	4a56      	ldr	r2, [pc, #344]	@ (8010da8 <tx_control+0x2fe0>)
 8010c4e:	601a      	str	r2, [r3, #0]
		pointEndTx =  &BloqEventComp[EC_voltInit];
 8010c50:	4b51      	ldr	r3, [pc, #324]	@ (8010d98 <tx_control+0x2fd0>)
 8010c52:	4a57      	ldr	r2, [pc, #348]	@ (8010db0 <tx_control+0x2fe8>)
 8010c54:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;
 8010c56:	4b52      	ldr	r3, [pc, #328]	@ (8010da0 <tx_control+0x2fd8>)
 8010c58:	2212      	movs	r2, #18
 8010c5a:	701a      	strb	r2, [r3, #0]


		goto tx_wifiEvent; //jp		tx_wifiEvent
 8010c5c:	e124      	b.n	8010ea8 <tx_control+0x30e0>
		goto desh_event_WF;				//jp		desh_event_WF;							/ No, checa el evento de deshielo
 8010c5e:	46c0      	nop			@ (mov r8, r8)
 8010c60:	e000      	b.n	8010c64 <tx_control+0x2e9c>
			goto desh_event_WF;// btjt	GPIOR0,#0,desh_event_WF;	 	/ ya se apag el compresor ?
 8010c62:	46c0      	nop			@ (mov r8, r8)

// ;										Evento de deshielo
// ;----------------------------------------------------------
desh_event_WF:
		if(flagsEventWF[2]){
 8010c64:	4b3c      	ldr	r3, [pc, #240]	@ (8010d58 <tx_control+0x2f90>)
 8010c66:	789b      	ldrb	r3, [r3, #2]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d139      	bne.n	8010ce0 <tx_control+0x2f18>
			goto ask_DhE_end_WF;// btjt	flagsEventWF,#2,ask_DhE_end_WF;	/ ya haba iniciado evento deshielo? S, checa si ya se termina evento
		}
ask_DhE_start_WF:
 8010c6c:	46c0      	nop			@ (mov r8, r8)
		// ld		A,edorefri;					/ Carga el estado del refrigerador
		// cp		A,#3;										/ est en estado de deshielo ?
		if(edorefri != 3){
 8010c6e:	4b51      	ldr	r3, [pc, #324]	@ (8010db4 <tx_control+0x2fec>)
 8010c70:	781b      	ldrb	r3, [r3, #0]
 8010c72:	2b03      	cmp	r3, #3
 8010c74:	d16a      	bne.n	8010d4c <tx_control+0x2f84>
		// ldw		comandoED,X
		//mov		softVersion1ED,eeversion1
		// mov		softVersion2ED,eeversion2
//		BloqEventDesh[softVersion1ED] = eePlantilla[eeversion1];
//		BloqEventDesh[softVersion2ED] = eePlantilla[eeversion2];
		BloqEventDesh[softVersion1ED] = reePlantilla[eeversion1];
 8010c76:	4b3b      	ldr	r3, [pc, #236]	@ (8010d64 <tx_control+0x2f9c>)
 8010c78:	227b      	movs	r2, #123	@ 0x7b
 8010c7a:	5c9a      	ldrb	r2, [r3, r2]
 8010c7c:	4b4e      	ldr	r3, [pc, #312]	@ (8010db8 <tx_control+0x2ff0>)
 8010c7e:	709a      	strb	r2, [r3, #2]
		BloqEventDesh[softVersion2ED] = reePlantilla[eeversion2];
 8010c80:	4b38      	ldr	r3, [pc, #224]	@ (8010d64 <tx_control+0x2f9c>)
 8010c82:	227c      	movs	r2, #124	@ 0x7c
 8010c84:	5c9a      	ldrb	r2, [r3, r2]
 8010c86:	4b4c      	ldr	r3, [pc, #304]	@ (8010db8 <tx_control+0x2ff0>)
 8010c88:	70da      	strb	r2, [r3, #3]
		// ldw		X,timeSeconds_HW
		// ldw		ED_timeInit_HW,X
		// ldw		X,timeSeconds_LW
		//ldw		ED_timeInit_LW,X;				/ guarda el tiempo de inicio
		BloqEventDesh[ED_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010c8a:	4b37      	ldr	r3, [pc, #220]	@ (8010d68 <tx_control+0x2fa0>)
 8010c8c:	881b      	ldrh	r3, [r3, #0]
 8010c8e:	0a1b      	lsrs	r3, r3, #8
 8010c90:	b29b      	uxth	r3, r3
 8010c92:	b2da      	uxtb	r2, r3
 8010c94:	4b48      	ldr	r3, [pc, #288]	@ (8010db8 <tx_control+0x2ff0>)
 8010c96:	711a      	strb	r2, [r3, #4]
		BloqEventDesh[ED_timeInit_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010c98:	4b33      	ldr	r3, [pc, #204]	@ (8010d68 <tx_control+0x2fa0>)
 8010c9a:	881b      	ldrh	r3, [r3, #0]
 8010c9c:	b2da      	uxtb	r2, r3
 8010c9e:	4b46      	ldr	r3, [pc, #280]	@ (8010db8 <tx_control+0x2ff0>)
 8010ca0:	715a      	strb	r2, [r3, #5]
		BloqEventDesh[ED_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);
 8010ca2:	4b32      	ldr	r3, [pc, #200]	@ (8010d6c <tx_control+0x2fa4>)
 8010ca4:	881b      	ldrh	r3, [r3, #0]
 8010ca6:	0a1b      	lsrs	r3, r3, #8
 8010ca8:	b29b      	uxth	r3, r3
 8010caa:	b2da      	uxtb	r2, r3
 8010cac:	4b42      	ldr	r3, [pc, #264]	@ (8010db8 <tx_control+0x2ff0>)
 8010cae:	719a      	strb	r2, [r3, #6]
		BloqEventDesh[ED_timeInit_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010cb0:	4b2e      	ldr	r3, [pc, #184]	@ (8010d6c <tx_control+0x2fa4>)
 8010cb2:	881b      	ldrh	r3, [r3, #0]
 8010cb4:	b2da      	uxtb	r2, r3
 8010cb6:	4b40      	ldr	r3, [pc, #256]	@ (8010db8 <tx_control+0x2ff0>)
 8010cb8:	71da      	strb	r2, [r3, #7]

		BloqEventDesh[ED_eventType] = 3;// mov		ED_eventType,#3;				/ carga el tipo de evento (3 para deshielo)
 8010cba:	4b3f      	ldr	r3, [pc, #252]	@ (8010db8 <tx_control+0x2ff0>)
 8010cbc:	2203      	movs	r2, #3
 8010cbe:	731a      	strb	r2, [r3, #12]
		//ldw		X,tdevl
		//ldw		ED_tempAmbInit,x;				/ carga temperatura ambiente
		BloqEventDesh[ED_tempAmbInit_H] = tdevl;
 8010cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8010d70 <tx_control+0x2fa8>)
 8010cc2:	781a      	ldrb	r2, [r3, #0]
 8010cc4:	4b3c      	ldr	r3, [pc, #240]	@ (8010db8 <tx_control+0x2ff0>)
 8010cc6:	735a      	strb	r2, [r3, #13]
		BloqEventDesh[ED_tempAmbInit_L] = tdevf;
 8010cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8010d74 <tx_control+0x2fac>)
 8010cca:	781a      	ldrb	r2, [r3, #0]
 8010ccc:	4b3a      	ldr	r3, [pc, #232]	@ (8010db8 <tx_control+0x2ff0>)
 8010cce:	739a      	strb	r2, [r3, #14]

		BloqEventDesh[ED_voltInit] = voltl;// mov		ED_voltInit,voltl; /carga voltaje
 8010cd0:	4b29      	ldr	r3, [pc, #164]	@ (8010d78 <tx_control+0x2fb0>)
 8010cd2:	781a      	ldrb	r2, [r3, #0]
 8010cd4:	4b38      	ldr	r3, [pc, #224]	@ (8010db8 <tx_control+0x2ff0>)
 8010cd6:	745a      	strb	r2, [r3, #17]
		flagsEventWF[2] = 1; // bset	flagsEventWF,#2;					/ indica que el evento deshielo ya inici
 8010cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8010d58 <tx_control+0x2f90>)
 8010cda:	2201      	movs	r2, #1
 8010cdc:	709a      	strb	r2, [r3, #2]
		goto power_event_WF; // jp		power_event_WF;						/ contina
 8010cde:	e070      	b.n	8010dc2 <tx_control+0x2ffa>
			goto ask_DhE_end_WF;// btjt	flagsEventWF,#2,ask_DhE_end_WF;	/ ya haba iniciado evento deshielo? S, checa si ya se termina evento
 8010ce0:	46c0      	nop			@ (mov r8, r8)
ask_DhE_end_WF:
		/*ld		A,edorefri;					/ Carga el estado del refrigerador
		cp		A,#3;										/ sigue en estado de deshielo ?
		jreq	power_event_WF;						/ S, contina sin terminar evento*/
		if(edorefri==3){
 8010ce2:	4b34      	ldr	r3, [pc, #208]	@ (8010db4 <tx_control+0x2fec>)
 8010ce4:	781b      	ldrb	r3, [r3, #0]
 8010ce6:	2b03      	cmp	r3, #3
 8010ce8:	d06a      	beq.n	8010dc0 <tx_control+0x2ff8>
			goto power_event_WF;
		}
desh_event_end_WF:
 8010cea:	46c0      	nop			@ (mov r8, r8)
		/*ldw		X,timeSeconds_HW
		ldw		ED_timeEnd_HW,X
		ldw		X,timeSeconds_LW
		ldw		ED_timeEnd_LW,X;				/ guarda el tiempo final*/
		BloqEventDesh[ED_timeEnd_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010cec:	4b1e      	ldr	r3, [pc, #120]	@ (8010d68 <tx_control+0x2fa0>)
 8010cee:	881b      	ldrh	r3, [r3, #0]
 8010cf0:	0a1b      	lsrs	r3, r3, #8
 8010cf2:	b29b      	uxth	r3, r3
 8010cf4:	b2da      	uxtb	r2, r3
 8010cf6:	4b30      	ldr	r3, [pc, #192]	@ (8010db8 <tx_control+0x2ff0>)
 8010cf8:	721a      	strb	r2, [r3, #8]
		BloqEventDesh[ED_timeEnd_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8010d68 <tx_control+0x2fa0>)
 8010cfc:	881b      	ldrh	r3, [r3, #0]
 8010cfe:	b2da      	uxtb	r2, r3
 8010d00:	4b2d      	ldr	r3, [pc, #180]	@ (8010db8 <tx_control+0x2ff0>)
 8010d02:	725a      	strb	r2, [r3, #9]
		BloqEventDesh[ED_timeEnd_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);
 8010d04:	4b19      	ldr	r3, [pc, #100]	@ (8010d6c <tx_control+0x2fa4>)
 8010d06:	881b      	ldrh	r3, [r3, #0]
 8010d08:	0a1b      	lsrs	r3, r3, #8
 8010d0a:	b29b      	uxth	r3, r3
 8010d0c:	b2da      	uxtb	r2, r3
 8010d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8010db8 <tx_control+0x2ff0>)
 8010d10:	729a      	strb	r2, [r3, #10]
		BloqEventDesh[ED_timeEnd_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010d12:	4b16      	ldr	r3, [pc, #88]	@ (8010d6c <tx_control+0x2fa4>)
 8010d14:	881b      	ldrh	r3, [r3, #0]
 8010d16:	b2da      	uxtb	r2, r3
 8010d18:	4b27      	ldr	r3, [pc, #156]	@ (8010db8 <tx_control+0x2ff0>)
 8010d1a:	72da      	strb	r2, [r3, #11]
		// ldw		X,teval
		// ldw		ED_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
		BloqEventDesh[ED_tempEvaEnd_H] = teval;
 8010d1c:	4b19      	ldr	r3, [pc, #100]	@ (8010d84 <tx_control+0x2fbc>)
 8010d1e:	781a      	ldrb	r2, [r3, #0]
 8010d20:	4b25      	ldr	r3, [pc, #148]	@ (8010db8 <tx_control+0x2ff0>)
 8010d22:	73da      	strb	r2, [r3, #15]
		BloqEventDesh[ED_tempEvaEnd_L] = tevaf;
 8010d24:	4b18      	ldr	r3, [pc, #96]	@ (8010d88 <tx_control+0x2fc0>)
 8010d26:	781a      	ldrb	r2, [r3, #0]
 8010d28:	4b23      	ldr	r3, [pc, #140]	@ (8010db8 <tx_control+0x2ff0>)
 8010d2a:	741a      	strb	r2, [r3, #16]


		flagsEventWF[2] = 0;	//	bres	flagsEventWF,#2;					/ borra inicio de evento deshielo
 8010d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8010d58 <tx_control+0x2f90>)
 8010d2e:	2200      	movs	r2, #0
 8010d30:	709a      	strb	r2, [r3, #2]
		ldw		pointTx,X
		ldw		pointInitTx,X
		ldw		X,#ED_voltInit
		ldw		pointEndTx,X
		mov		blockSizeTX,#18*/
		pointTx = &BloqEventDesh[comandoED_2];
 8010d32:	4b16      	ldr	r3, [pc, #88]	@ (8010d8c <tx_control+0x2fc4>)
 8010d34:	4a20      	ldr	r2, [pc, #128]	@ (8010db8 <tx_control+0x2ff0>)
 8010d36:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventDesh[comandoED_2];
 8010d38:	4b16      	ldr	r3, [pc, #88]	@ (8010d94 <tx_control+0x2fcc>)
 8010d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8010db8 <tx_control+0x2ff0>)
 8010d3c:	601a      	str	r2, [r3, #0]
		pointEndTx =  &BloqEventDesh[ED_voltInit];
 8010d3e:	4b16      	ldr	r3, [pc, #88]	@ (8010d98 <tx_control+0x2fd0>)
 8010d40:	4a1e      	ldr	r2, [pc, #120]	@ (8010dbc <tx_control+0x2ff4>)
 8010d42:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;
 8010d44:	4b16      	ldr	r3, [pc, #88]	@ (8010da0 <tx_control+0x2fd8>)
 8010d46:	2212      	movs	r2, #18
 8010d48:	701a      	strb	r2, [r3, #0]


		goto tx_wifiEvent;// jp		tx_wifiEvent
 8010d4a:	e0ad      	b.n	8010ea8 <tx_control+0x30e0>
			goto power_event_WF;//jrne	power_event_WF;						/ No, contina sin revisar evento deshielo
 8010d4c:	46c0      	nop			@ (mov r8, r8)
 8010d4e:	e038      	b.n	8010dc2 <tx_control+0x2ffa>
 8010d50:	2000202f 	.word	0x2000202f
 8010d54:	20001ecd 	.word	0x20001ecd
 8010d58:	20001ff0 	.word	0x20001ff0
 8010d5c:	20000c58 	.word	0x20000c58
 8010d60:	20001fa0 	.word	0x20001fa0
 8010d64:	20000cac 	.word	0x20000cac
 8010d68:	20001e64 	.word	0x20001e64
 8010d6c:	20001e66 	.word	0x20001e66
 8010d70:	20000bcc 	.word	0x20000bcc
 8010d74:	20000bcd 	.word	0x20000bcd
 8010d78:	20000bea 	.word	0x20000bea
 8010d7c:	200000b8 	.word	0x200000b8
 8010d80:	20001f8c 	.word	0x20001f8c
 8010d84:	20000bce 	.word	0x20000bce
 8010d88:	20000bcf 	.word	0x20000bcf
 8010d8c:	20001ec8 	.word	0x20001ec8
 8010d90:	20001fdc 	.word	0x20001fdc
 8010d94:	20001ec0 	.word	0x20001ec0
 8010d98:	20001ec4 	.word	0x20001ec4
 8010d9c:	20001fed 	.word	0x20001fed
 8010da0:	20001ee4 	.word	0x20001ee4
 8010da4:	20000bc0 	.word	0x20000bc0
 8010da8:	20001fb4 	.word	0x20001fb4
 8010dac:	20002154 	.word	0x20002154
 8010db0:	20001fc5 	.word	0x20001fc5
 8010db4:	20000bb4 	.word	0x20000bb4
 8010db8:	20001fc8 	.word	0x20001fc8
 8010dbc:	20001fd9 	.word	0x20001fd9
			goto power_event_WF;
 8010dc0:	46c0      	nop			@ (mov r8, r8)

// ;										Evento de falla de energa (power-on reset)
// ;----------------------------------------------------------
power_event_WF:
		if(flagsEventWF[3]){
 8010dc2:	4bd6      	ldr	r3, [pc, #856]	@ (801111c <tx_control+0x3354>)
 8010dc4:	78db      	ldrb	r3, [r3, #3]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d067      	beq.n	8010e9a <tx_control+0x30d2>
			goto power_event_end_WF;// btjt	flagsEventWF,#3,power_event_end_WF; Ya inici evento de power-on ?
 8010dca:	46c0      	nop			@ (mov r8, r8)

		/*ldw		X,#$4082
		ldw		comandoEPo,X
		mov		softVersion1EPo,eeversion1
		mov		softVersion2EPo,eeversion2*/
		BloqEventPwrOn[comandoEPo_2] = 0x40;
 8010dcc:	4bd4      	ldr	r3, [pc, #848]	@ (8011120 <tx_control+0x3358>)
 8010dce:	2240      	movs	r2, #64	@ 0x40
 8010dd0:	701a      	strb	r2, [r3, #0]
		BloqEventPwrOn[comandoEPo_1] = 0x82;
 8010dd2:	4bd3      	ldr	r3, [pc, #844]	@ (8011120 <tx_control+0x3358>)
 8010dd4:	2282      	movs	r2, #130	@ 0x82
 8010dd6:	705a      	strb	r2, [r3, #1]

//		BloqEventPwrOn[softVersion1EPo] = eePlantilla[eeversion1];
//		BloqEventPwrOn[softVersion2EPo] = eePlantilla[eeversion2];

		BloqEventPwrOn[softVersion1EPo] = reePlantilla[eeversion1];
 8010dd8:	4bd2      	ldr	r3, [pc, #840]	@ (8011124 <tx_control+0x335c>)
 8010dda:	227b      	movs	r2, #123	@ 0x7b
 8010ddc:	5c9a      	ldrb	r2, [r3, r2]
 8010dde:	4bd0      	ldr	r3, [pc, #832]	@ (8011120 <tx_control+0x3358>)
 8010de0:	709a      	strb	r2, [r3, #2]
		BloqEventPwrOn[softVersion2EPo] = reePlantilla[eeversion2];
 8010de2:	4bd0      	ldr	r3, [pc, #832]	@ (8011124 <tx_control+0x335c>)
 8010de4:	227c      	movs	r2, #124	@ 0x7c
 8010de6:	5c9a      	ldrb	r2, [r3, r2]
 8010de8:	4bcd      	ldr	r3, [pc, #820]	@ (8011120 <tx_control+0x3358>)
 8010dea:	70da      	strb	r2, [r3, #3]
		// ldw		X,timeSeconds_HW
		// ldw		EPo_timeInit_HW,X

		// ldw		X,timeSeconds_LW
		// ldw		EPo_timeInit_LW,X;				/ guarda el tiempo de inicio
		BloqEventPwrOn[EPo_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);
 8010dec:	4bce      	ldr	r3, [pc, #824]	@ (8011128 <tx_control+0x3360>)
 8010dee:	881b      	ldrh	r3, [r3, #0]
 8010df0:	0a1b      	lsrs	r3, r3, #8
 8010df2:	b29b      	uxth	r3, r3
 8010df4:	b2da      	uxtb	r2, r3
 8010df6:	4bca      	ldr	r3, [pc, #808]	@ (8011120 <tx_control+0x3358>)
 8010df8:	711a      	strb	r2, [r3, #4]
		BloqEventPwrOn[EPo_timeInit_3] = (uint8_t) (timeSeconds_HW & 0x00FF);
 8010dfa:	4bcb      	ldr	r3, [pc, #812]	@ (8011128 <tx_control+0x3360>)
 8010dfc:	881b      	ldrh	r3, [r3, #0]
 8010dfe:	b2da      	uxtb	r2, r3
 8010e00:	4bc7      	ldr	r3, [pc, #796]	@ (8011120 <tx_control+0x3358>)
 8010e02:	715a      	strb	r2, [r3, #5]
		BloqEventPwrOn[EPo_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);
 8010e04:	4bc9      	ldr	r3, [pc, #804]	@ (801112c <tx_control+0x3364>)
 8010e06:	881b      	ldrh	r3, [r3, #0]
 8010e08:	0a1b      	lsrs	r3, r3, #8
 8010e0a:	b29b      	uxth	r3, r3
 8010e0c:	b2da      	uxtb	r2, r3
 8010e0e:	4bc4      	ldr	r3, [pc, #784]	@ (8011120 <tx_control+0x3358>)
 8010e10:	719a      	strb	r2, [r3, #6]
		BloqEventPwrOn[EPo_timeInit_1] = (uint8_t) (timeSeconds_LW & 0x00FF);
 8010e12:	4bc6      	ldr	r3, [pc, #792]	@ (801112c <tx_control+0x3364>)
 8010e14:	881b      	ldrh	r3, [r3, #0]
 8010e16:	b2da      	uxtb	r2, r3
 8010e18:	4bc1      	ldr	r3, [pc, #772]	@ (8011120 <tx_control+0x3358>)
 8010e1a:	71da      	strb	r2, [r3, #7]

		BloqEventPwrOn[EPo_eventType] = 4;// mov		EPo_eventType,#4;				/ carga el tipo de evento (3 para falla de energa)
 8010e1c:	4bc0      	ldr	r3, [pc, #768]	@ (8011120 <tx_control+0x3358>)
 8010e1e:	2204      	movs	r2, #4
 8010e20:	731a      	strb	r2, [r3, #12]
		// ldw		X,tdevl
		// ldw 		EPo_tempAmbInit,x;			/ carga temperatura ambiente
		BloqEventPwrOn[EPo_tempAmbInit_H] = tdevl;
 8010e22:	4bc3      	ldr	r3, [pc, #780]	@ (8011130 <tx_control+0x3368>)
 8010e24:	781a      	ldrb	r2, [r3, #0]
 8010e26:	4bbe      	ldr	r3, [pc, #760]	@ (8011120 <tx_control+0x3358>)
 8010e28:	735a      	strb	r2, [r3, #13]
		BloqEventPwrOn[EPo_tempAmbInit_L] = tdevf;
 8010e2a:	4bc2      	ldr	r3, [pc, #776]	@ (8011134 <tx_control+0x336c>)
 8010e2c:	781a      	ldrb	r2, [r3, #0]
 8010e2e:	4bbc      	ldr	r3, [pc, #752]	@ (8011120 <tx_control+0x3358>)
 8010e30:	739a      	strb	r2, [r3, #14]
		// mov		EPo_voltInit,voltl; 		/carga voltaje
		BloqEventPwrOn[EPo_voltInit] = voltl;
 8010e32:	4bc1      	ldr	r3, [pc, #772]	@ (8011138 <tx_control+0x3370>)
 8010e34:	781a      	ldrb	r2, [r3, #0]
 8010e36:	4bba      	ldr	r3, [pc, #744]	@ (8011120 <tx_control+0x3358>)
 8010e38:	745a      	strb	r2, [r3, #17]

		// ldw		X,timeSeconds_HW
		// ldw		EPo_timeEnd_HW,X
		// ldw		X,timeSeconds_LW
		// ldw		EPo_timeEnd_LW,X;				/ guarda el tiempo final
		BloqEventPwrOn[EPo_timeEnd_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);
 8010e3a:	4bbb      	ldr	r3, [pc, #748]	@ (8011128 <tx_control+0x3360>)
 8010e3c:	881b      	ldrh	r3, [r3, #0]
 8010e3e:	0a1b      	lsrs	r3, r3, #8
 8010e40:	b29b      	uxth	r3, r3
 8010e42:	b2da      	uxtb	r2, r3
 8010e44:	4bb6      	ldr	r3, [pc, #728]	@ (8011120 <tx_control+0x3358>)
 8010e46:	721a      	strb	r2, [r3, #8]
		BloqEventPwrOn[EPo_timeEnd_3] = (uint8_t) (timeSeconds_HW & 0x00FF);
 8010e48:	4bb7      	ldr	r3, [pc, #732]	@ (8011128 <tx_control+0x3360>)
 8010e4a:	881b      	ldrh	r3, [r3, #0]
 8010e4c:	b2da      	uxtb	r2, r3
 8010e4e:	4bb4      	ldr	r3, [pc, #720]	@ (8011120 <tx_control+0x3358>)
 8010e50:	725a      	strb	r2, [r3, #9]
		BloqEventPwrOn[EPo_timeEnd_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);
 8010e52:	4bb6      	ldr	r3, [pc, #728]	@ (801112c <tx_control+0x3364>)
 8010e54:	881b      	ldrh	r3, [r3, #0]
 8010e56:	0a1b      	lsrs	r3, r3, #8
 8010e58:	b29b      	uxth	r3, r3
 8010e5a:	b2da      	uxtb	r2, r3
 8010e5c:	4bb0      	ldr	r3, [pc, #704]	@ (8011120 <tx_control+0x3358>)
 8010e5e:	729a      	strb	r2, [r3, #10]
		BloqEventPwrOn[EPo_timeEnd_1] = (uint8_t) (timeSeconds_LW & 0x00FF);
 8010e60:	4bb2      	ldr	r3, [pc, #712]	@ (801112c <tx_control+0x3364>)
 8010e62:	881b      	ldrh	r3, [r3, #0]
 8010e64:	b2da      	uxtb	r2, r3
 8010e66:	4bae      	ldr	r3, [pc, #696]	@ (8011120 <tx_control+0x3358>)
 8010e68:	72da      	strb	r2, [r3, #11]


		// ldw		X,teval
		// ldw		EPo_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
		BloqEventPwrOn[EPo_tempEvaEnd_H] = teval;
 8010e6a:	4bb4      	ldr	r3, [pc, #720]	@ (801113c <tx_control+0x3374>)
 8010e6c:	781a      	ldrb	r2, [r3, #0]
 8010e6e:	4bac      	ldr	r3, [pc, #688]	@ (8011120 <tx_control+0x3358>)
 8010e70:	73da      	strb	r2, [r3, #15]
		BloqEventPwrOn[EPo_tempEvaEnd_L] = tevaf;
 8010e72:	4bb3      	ldr	r3, [pc, #716]	@ (8011140 <tx_control+0x3378>)
 8010e74:	781a      	ldrb	r2, [r3, #0]
 8010e76:	4baa      	ldr	r3, [pc, #680]	@ (8011120 <tx_control+0x3358>)
 8010e78:	741a      	strb	r2, [r3, #16]

		flagsEventWF[3] = 0;// bres	flagsEventWF,#3;					/ borra inicio de evento power-on
 8010e7a:	4ba8      	ldr	r3, [pc, #672]	@ (801111c <tx_control+0x3354>)
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	70da      	strb	r2, [r3, #3]
		// ldw		pointInitTx,X
		// ldw		X,#EPo_voltInit
		// ldw		pointEndTx,X
		// mov		blockSizeTX,#18

		pointTx = &BloqEventPwrOn[comandoEPo_2];
 8010e80:	4bb0      	ldr	r3, [pc, #704]	@ (8011144 <tx_control+0x337c>)
 8010e82:	4aa7      	ldr	r2, [pc, #668]	@ (8011120 <tx_control+0x3358>)
 8010e84:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventPwrOn[comandoEPo_2];
 8010e86:	4bb0      	ldr	r3, [pc, #704]	@ (8011148 <tx_control+0x3380>)
 8010e88:	4aa5      	ldr	r2, [pc, #660]	@ (8011120 <tx_control+0x3358>)
 8010e8a:	601a      	str	r2, [r3, #0]
		pointEndTx =  &BloqEventPwrOn[EPo_voltInit];
 8010e8c:	4baf      	ldr	r3, [pc, #700]	@ (801114c <tx_control+0x3384>)
 8010e8e:	4ab0      	ldr	r2, [pc, #704]	@ (8011150 <tx_control+0x3388>)
 8010e90:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;
 8010e92:	4bb0      	ldr	r3, [pc, #704]	@ (8011154 <tx_control+0x338c>)
 8010e94:	2212      	movs	r2, #18
 8010e96:	701a      	strb	r2, [r3, #0]

		goto tx_wifiEvent;// jp		tx_wifiEvent
 8010e98:	e006      	b.n	8010ea8 <tx_control+0x30e0>
		goto alarm_event_WF;// jra		alarm_event_WF
 8010e9a:	46c0      	nop			@ (mov r8, r8)
// ;										Evento de alarma
// ;----------------------------------------------------------
alarm_event_WF:

// ;no hubo evento tansmitir
		goto tx_wifi_timeData;// jra		tx_wifi_timeData
 8010e9c:	46c0      	nop			@ (mov r8, r8)
//;===========================================================
//;										DATOS
//;===========================================================
tx_wifi_timeData:
		// tnz		keyTx;									/ se est atendiendo alguna transmisin?
		if(keyTx !=0){
 8010e9e:	4bae      	ldr	r3, [pc, #696]	@ (8011158 <tx_control+0x3390>)
 8010ea0:	781b      	ldrb	r3, [r3, #0]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d045      	beq.n	8010f32 <tx_control+0x316a>
			goto end_tx_wifi; // jrne	end_tx_wifi;						/ espera a que termin
 8010ea6:	e203      	b.n	80112b0 <tx_control+0x34e8>
		bufferWifiTx[0] = 0x40;
 8010ea8:	4bac      	ldr	r3, [pc, #688]	@ (801115c <tx_control+0x3394>)
 8010eaa:	2240      	movs	r2, #64	@ 0x40
 8010eac:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x82;
 8010eae:	4bab      	ldr	r3, [pc, #684]	@ (801115c <tx_control+0x3394>)
 8010eb0:	2282      	movs	r2, #130	@ 0x82
 8010eb2:	705a      	strb	r2, [r3, #1]
		bufferWifiTx[2] = 3;// mov		bufferWifiTx+2,#3
 8010eb4:	4ba9      	ldr	r3, [pc, #676]	@ (801115c <tx_control+0x3394>)
 8010eb6:	2203      	movs	r2, #3
 8010eb8:	709a      	strb	r2, [r3, #2]
		bufferWifiTx[3] = reePlantilla[eeversion1];// ldw		bufferWifiTx+3,X
 8010eba:	4b9a      	ldr	r3, [pc, #616]	@ (8011124 <tx_control+0x335c>)
 8010ebc:	227b      	movs	r2, #123	@ 0x7b
 8010ebe:	5c9a      	ldrb	r2, [r3, r2]
 8010ec0:	4ba6      	ldr	r3, [pc, #664]	@ (801115c <tx_control+0x3394>)
 8010ec2:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 8010ec4:	4b97      	ldr	r3, [pc, #604]	@ (8011124 <tx_control+0x335c>)
 8010ec6:	227c      	movs	r2, #124	@ 0x7c
 8010ec8:	5c9a      	ldrb	r2, [r3, r2]
 8010eca:	4ba4      	ldr	r3, [pc, #656]	@ (801115c <tx_control+0x3394>)
 8010ecc:	711a      	strb	r2, [r3, #4]
		wreg = 14;// mov		wreg,#14
 8010ece:	4ba4      	ldr	r3, [pc, #656]	@ (8011160 <tx_control+0x3398>)
 8010ed0:	220e      	movs	r2, #14
 8010ed2:	701a      	strb	r2, [r3, #0]
		copyVector(pointTx+4,&bufferWifiTx[5]);// call	copyVector
 8010ed4:	4b9b      	ldr	r3, [pc, #620]	@ (8011144 <tx_control+0x337c>)
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	3304      	adds	r3, #4
 8010eda:	4aa2      	ldr	r2, [pc, #648]	@ (8011164 <tx_control+0x339c>)
 8010edc:	0011      	movs	r1, r2
 8010ede:	0018      	movs	r0, r3
 8010ee0:	f7f6 f8fe 	bl	80070e0 <copyVector>
		waux = bufferWifiTx[18]; // mov		waux,bufferWifiTx+18
 8010ee4:	4b9d      	ldr	r3, [pc, #628]	@ (801115c <tx_control+0x3394>)
 8010ee6:	7c9a      	ldrb	r2, [r3, #18]
 8010ee8:	4b9f      	ldr	r3, [pc, #636]	@ (8011168 <tx_control+0x33a0>)
 8010eea:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[18] = 0; // clr		bufferWifiTx+18
 8010eec:	4b9b      	ldr	r3, [pc, #620]	@ (801115c <tx_control+0x3394>)
 8010eee:	2200      	movs	r2, #0
 8010ef0:	749a      	strb	r2, [r3, #18]
		bufferWifiTx[19] = waux; //mov		bufferWifiTx+19,waux
 8010ef2:	4b9d      	ldr	r3, [pc, #628]	@ (8011168 <tx_control+0x33a0>)
 8010ef4:	781a      	ldrb	r2, [r3, #0]
 8010ef6:	4b99      	ldr	r3, [pc, #612]	@ (801115c <tx_control+0x3394>)
 8010ef8:	74da      	strb	r2, [r3, #19]
		pointTx = &bufferWifiTx[0];
 8010efa:	4b92      	ldr	r3, [pc, #584]	@ (8011144 <tx_control+0x337c>)
 8010efc:	4a97      	ldr	r2, [pc, #604]	@ (801115c <tx_control+0x3394>)
 8010efe:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];
 8010f00:	4b91      	ldr	r3, [pc, #580]	@ (8011148 <tx_control+0x3380>)
 8010f02:	4a96      	ldr	r2, [pc, #600]	@ (801115c <tx_control+0x3394>)
 8010f04:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferWifiTx[20];
 8010f06:	4b91      	ldr	r3, [pc, #580]	@ (801114c <tx_control+0x3384>)
 8010f08:	4a98      	ldr	r2, [pc, #608]	@ (801116c <tx_control+0x33a4>)
 8010f0a:	601a      	str	r2, [r3, #0]
		blockSizeTX = 20;
 8010f0c:	4b91      	ldr	r3, [pc, #580]	@ (8011154 <tx_control+0x338c>)
 8010f0e:	2214      	movs	r2, #20
 8010f10:	701a      	strb	r2, [r3, #0]
		flagsTX[2] = 0;// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 8010f12:	4b97      	ldr	r3, [pc, #604]	@ (8011170 <tx_control+0x33a8>)
 8010f14:	2200      	movs	r2, #0
 8010f16:	709a      	strb	r2, [r3, #2]
		chksum_32_HW_LW = 0;
 8010f18:	4b96      	ldr	r3, [pc, #600]	@ (8011174 <tx_control+0x33ac>)
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;	// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 8010f1e:	4b94      	ldr	r3, [pc, #592]	@ (8011170 <tx_control+0x33a8>)
 8010f20:	2201      	movs	r2, #1
 8010f22:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;	// mov		keyTx,#$55;						/ listo para mandar transmisin
 8010f24:	4b8c      	ldr	r3, [pc, #560]	@ (8011158 <tx_control+0x3390>)
 8010f26:	2255      	movs	r2, #85	@ 0x55
 8010f28:	701a      	strb	r2, [r3, #0]
		codeTX = 0;		// clr		codeTX;								/ limpia cdigo de Tx
 8010f2a:	4b93      	ldr	r3, [pc, #588]	@ (8011178 <tx_control+0x33b0>)
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	701a      	strb	r2, [r3, #0]
		goto end_tx_wifi;// jp		end_tx_wifi
 8010f30:	e1be      	b.n	80112b0 <tx_control+0x34e8>
		}

		// ld		A,timeDataWF_H;
		// or		A,timeDataWF_L;					/ Ya es tiempo de tx datos ?
		if(timeDataWF_H == 0){
 8010f32:	4b92      	ldr	r3, [pc, #584]	@ (801117c <tx_control+0x33b4>)
 8010f34:	881b      	ldrh	r3, [r3, #0]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d000      	beq.n	8010f3c <tx_control+0x3174>
 8010f3a:	e1b8      	b.n	80112ae <tx_control+0x34e6>
			goto tx_wifi_timeData_01;// jreq	tx_wifi_timeData_01;		/ s, continua
 8010f3c:	46c0      	nop			@ (mov r8, r8)
		}
		goto end_tx_wifi;// jp		end_tx_wifi;			/ checa si hay que transmitir algn eevento

tx_wifi_timeData_01:
		wreg = Plantilla[loggerTime]; // mov			wreg,loggerTime;			/ Toma el tiempo de loggeo en minutos
 8010f3e:	4b90      	ldr	r3, [pc, #576]	@ (8011180 <tx_control+0x33b8>)
 8010f40:	2251      	movs	r2, #81	@ 0x51
 8010f42:	5c9a      	ldrb	r2, [r3, r2]
 8010f44:	4b86      	ldr	r3, [pc, #536]	@ (8011160 <tx_control+0x3398>)
 8010f46:	701a      	strb	r2, [r3, #0]
		// ldw			Y,#60;								/ Nmero de segundos por minuto
		// call		mult1x2;							/ Multiplicalos
		 // mov			timeDataWF_L,resull;
		timeDataWF_H = 60 * wreg;//mov			timeDataWF_H,resulh;		/ Carga el Tiempo total en segundos
 8010f48:	4b85      	ldr	r3, [pc, #532]	@ (8011160 <tx_control+0x3398>)
 8010f4a:	781b      	ldrb	r3, [r3, #0]
 8010f4c:	001a      	movs	r2, r3
 8010f4e:	233c      	movs	r3, #60	@ 0x3c
 8010f50:	4353      	muls	r3, r2
 8010f52:	b29a      	uxth	r2, r3
 8010f54:	4b89      	ldr	r3, [pc, #548]	@ (801117c <tx_control+0x33b4>)
 8010f56:	801a      	strh	r2, [r3, #0]

		// ld		A,GPIOR0
		// and		A,#$03;								/ enmascara bits 0 y 1 (banderas de compresor y deshielo)
		// ld		actuadores_TD,A;			/	carga estado de compresor y deshielo, (al mismo tiempo limpia las otras banderas)
		actuadores_TD[0] = GPIOR0[0];
 8010f58:	4b8a      	ldr	r3, [pc, #552]	@ (8011184 <tx_control+0x33bc>)
 8010f5a:	781a      	ldrb	r2, [r3, #0]
 8010f5c:	4b8a      	ldr	r3, [pc, #552]	@ (8011188 <tx_control+0x33c0>)
 8010f5e:	701a      	strb	r2, [r3, #0]
		actuadores_TD[1] = GPIOR0[1];
 8010f60:	4b88      	ldr	r3, [pc, #544]	@ (8011184 <tx_control+0x33bc>)
 8010f62:	785a      	ldrb	r2, [r3, #1]
 8010f64:	4b88      	ldr	r3, [pc, #544]	@ (8011188 <tx_control+0x33c0>)
 8010f66:	705a      	strb	r2, [r3, #1]
		actuadores_TD[2] = 0;
 8010f68:	4b87      	ldr	r3, [pc, #540]	@ (8011188 <tx_control+0x33c0>)
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	709a      	strb	r2, [r3, #2]
		actuadores_TD[3] = 0;
 8010f6e:	4b86      	ldr	r3, [pc, #536]	@ (8011188 <tx_control+0x33c0>)
 8010f70:	2200      	movs	r2, #0
 8010f72:	70da      	strb	r2, [r3, #3]
		actuadores_TD[4] = 0;
 8010f74:	4b84      	ldr	r3, [pc, #528]	@ (8011188 <tx_control+0x33c0>)
 8010f76:	2200      	movs	r2, #0
 8010f78:	711a      	strb	r2, [r3, #4]
		actuadores_TD[5] = 0;
 8010f7a:	4b83      	ldr	r3, [pc, #524]	@ (8011188 <tx_control+0x33c0>)
 8010f7c:	2200      	movs	r2, #0
 8010f7e:	715a      	strb	r2, [r3, #5]
		actuadores_TD[6] = 0;
 8010f80:	4b81      	ldr	r3, [pc, #516]	@ (8011188 <tx_control+0x33c0>)
 8010f82:	2200      	movs	r2, #0
 8010f84:	719a      	strb	r2, [r3, #6]
		actuadores_TD[7] = 0;
 8010f86:	4b80      	ldr	r3, [pc, #512]	@ (8011188 <tx_control+0x33c0>)
 8010f88:	2200      	movs	r2, #0
 8010f8a:	71da      	strb	r2, [r3, #7]

		if(!flagsC[0]){
 8010f8c:	4b7f      	ldr	r3, [pc, #508]	@ (801118c <tx_control+0x33c4>)
 8010f8e:	781b      	ldrb	r3, [r3, #0]
 8010f90:	2201      	movs	r2, #1
 8010f92:	4053      	eors	r3, r2
 8010f94:	b2db      	uxtb	r3, r3
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d103      	bne.n	8010fa2 <tx_control+0x31da>
			goto no_doorOPEN_TD;	// btjf	flagsC,#0,no_doorOPEN_TD; 	/ puerta abierta ?
		}
		actuadores_TD[2] = 1;		// bset	actuadores_TD,#2;			/ s, indica puerta abierta
 8010f9a:	4b7b      	ldr	r3, [pc, #492]	@ (8011188 <tx_control+0x33c0>)
 8010f9c:	2201      	movs	r2, #1
 8010f9e:	709a      	strb	r2, [r3, #2]
 8010fa0:	e000      	b.n	8010fa4 <tx_control+0x31dc>
			goto no_doorOPEN_TD;	// btjf	flagsC,#0,no_doorOPEN_TD; 	/ puerta abierta ?
 8010fa2:	46c0      	nop			@ (mov r8, r8)
no_doorOPEN_TD:
		if(!flagsC[1]){
 8010fa4:	4b79      	ldr	r3, [pc, #484]	@ (801118c <tx_control+0x33c4>)
 8010fa6:	785b      	ldrb	r3, [r3, #1]
 8010fa8:	2201      	movs	r2, #1
 8010faa:	4053      	eors	r3, r2
 8010fac:	b2db      	uxtb	r3, r3
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d103      	bne.n	8010fba <tx_control+0x31f2>
			goto noFlag_ahorro1_TD;// btjf	flagsC,#1,noFlag_ahorro1_TD; / Modo ahorro 1 activo ?
		}
		actuadores_TD[3] = 1;		//bset	actuadores_TD,#3;			/ s, indicalo
 8010fb2:	4b75      	ldr	r3, [pc, #468]	@ (8011188 <tx_control+0x33c0>)
 8010fb4:	2201      	movs	r2, #1
 8010fb6:	70da      	strb	r2, [r3, #3]
 8010fb8:	e000      	b.n	8010fbc <tx_control+0x31f4>
			goto noFlag_ahorro1_TD;// btjf	flagsC,#1,noFlag_ahorro1_TD; / Modo ahorro 1 activo ?
 8010fba:	46c0      	nop			@ (mov r8, r8)
noFlag_ahorro1_TD:
		/*btjf	flagsC,#2,noFlag_ahorro2_TD; / Modo ahorro 1 activo ?
		bset	actuadores_TD,#4;			/ s, indicalo*/
		if(!flagsC[2]){
 8010fbc:	4b73      	ldr	r3, [pc, #460]	@ (801118c <tx_control+0x33c4>)
 8010fbe:	789b      	ldrb	r3, [r3, #2]
 8010fc0:	2201      	movs	r2, #1
 8010fc2:	4053      	eors	r3, r2
 8010fc4:	b2db      	uxtb	r3, r3
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d103      	bne.n	8010fd2 <tx_control+0x320a>
			goto noFlag_ahorro2_TD;
		}
		actuadores_TD[4] = 1;
 8010fca:	4b6f      	ldr	r3, [pc, #444]	@ (8011188 <tx_control+0x33c0>)
 8010fcc:	2201      	movs	r2, #1
 8010fce:	711a      	strb	r2, [r3, #4]
 8010fd0:	e000      	b.n	8010fd4 <tx_control+0x320c>
			goto noFlag_ahorro2_TD;
 8010fd2:	46c0      	nop			@ (mov r8, r8)
noFlag_ahorro2_TD:
		/*btjf	flagsa,#nocturno,noFlag_nocturno_TD; / Modo nocturno activo ?
		bset	actuadores_TD,#5;			/ s, indicalo*/
		if(!flagsa[nocturno]){
 8010fd4:	4b6e      	ldr	r3, [pc, #440]	@ (8011190 <tx_control+0x33c8>)
 8010fd6:	78db      	ldrb	r3, [r3, #3]
 8010fd8:	2201      	movs	r2, #1
 8010fda:	4053      	eors	r3, r2
 8010fdc:	b2db      	uxtb	r3, r3
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d103      	bne.n	8010fea <tx_control+0x3222>
			goto noFlag_nocturno_TD;
		}
		actuadores_TD[5] = 1;
 8010fe2:	4b69      	ldr	r3, [pc, #420]	@ (8011188 <tx_control+0x33c0>)
 8010fe4:	2201      	movs	r2, #1
 8010fe6:	715a      	strb	r2, [r3, #5]
 8010fe8:	e000      	b.n	8010fec <tx_control+0x3224>
			goto noFlag_nocturno_TD;
 8010fea:	46c0      	nop			@ (mov r8, r8)
noFlag_nocturno_TD:
		/*btjf	GPIOR1,#f_fan,noFlag_vent_TD; / ventilador activo ?
		bset	actuadores_TD,#6;			/ s, indicalo*/
		if(!GPIOR1[f_fan]){
 8010fec:	4b69      	ldr	r3, [pc, #420]	@ (8011194 <tx_control+0x33cc>)
 8010fee:	781b      	ldrb	r3, [r3, #0]
 8010ff0:	2201      	movs	r2, #1
 8010ff2:	4053      	eors	r3, r2
 8010ff4:	b2db      	uxtb	r3, r3
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d103      	bne.n	8011002 <tx_control+0x323a>
			goto noFlag_vent_TD;
		}
		actuadores_TD[6] = 1;
 8010ffa:	4b63      	ldr	r3, [pc, #396]	@ (8011188 <tx_control+0x33c0>)
 8010ffc:	2201      	movs	r2, #1
 8010ffe:	719a      	strb	r2, [r3, #6]
 8011000:	e000      	b.n	8011004 <tx_control+0x323c>
			goto noFlag_vent_TD;
 8011002:	46c0      	nop			@ (mov r8, r8)
noFlag_vent_TD:
		// btjf		GPIOR0,#f_lamp,noFlag_Aux_TD; / rele auxiliar activo ?
		// bset	actuadores_TD,#7;			/ s, indicalo
		if(!GPIOR0[f_lamp]){
 8011004:	4b5f      	ldr	r3, [pc, #380]	@ (8011184 <tx_control+0x33bc>)
 8011006:	789b      	ldrb	r3, [r3, #2]
 8011008:	2201      	movs	r2, #1
 801100a:	4053      	eors	r3, r2
 801100c:	b2db      	uxtb	r3, r3
 801100e:	2b00      	cmp	r3, #0
 8011010:	d103      	bne.n	801101a <tx_control+0x3252>
			goto noFlag_Aux_TD;
		}
		actuadores_TD[7] = 1;
 8011012:	4b5d      	ldr	r3, [pc, #372]	@ (8011188 <tx_control+0x33c0>)
 8011014:	2201      	movs	r2, #1
 8011016:	71da      	strb	r2, [r3, #7]
 8011018:	e000      	b.n	801101c <tx_control+0x3254>
			goto noFlag_Aux_TD;
 801101a:	46c0      	nop			@ (mov r8, r8)

		/*mov		alarmas2_TD,trefst2
		bres	alarmas2_TD,#0
		mov		alarmas_TD,trefst;		/ copia el resgistro de alarmas trefst*/
		//alarmas2_TD = 0;
		for(uint8_t k=0; k<8;k++){
 801101c:	231b      	movs	r3, #27
 801101e:	18fb      	adds	r3, r7, r3
 8011020:	2200      	movs	r2, #0
 8011022:	701a      	strb	r2, [r3, #0]
 8011024:	e00d      	b.n	8011042 <tx_control+0x327a>
			alarmas2_TD[k] = (trefst2[k]);
 8011026:	201b      	movs	r0, #27
 8011028:	183b      	adds	r3, r7, r0
 801102a:	781a      	ldrb	r2, [r3, #0]
 801102c:	183b      	adds	r3, r7, r0
 801102e:	781b      	ldrb	r3, [r3, #0]
 8011030:	4959      	ldr	r1, [pc, #356]	@ (8011198 <tx_control+0x33d0>)
 8011032:	5c89      	ldrb	r1, [r1, r2]
 8011034:	4a59      	ldr	r2, [pc, #356]	@ (801119c <tx_control+0x33d4>)
 8011036:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0; k<8;k++){
 8011038:	183b      	adds	r3, r7, r0
 801103a:	781a      	ldrb	r2, [r3, #0]
 801103c:	183b      	adds	r3, r7, r0
 801103e:	3201      	adds	r2, #1
 8011040:	701a      	strb	r2, [r3, #0]
 8011042:	231b      	movs	r3, #27
 8011044:	18fb      	adds	r3, r7, r3
 8011046:	781b      	ldrb	r3, [r3, #0]
 8011048:	2b07      	cmp	r3, #7
 801104a:	d9ec      	bls.n	8011026 <tx_control+0x325e>
		}
		alarmas2_TD[0] = 0;//BitClear(alarmas2_TD,0);
 801104c:	4b53      	ldr	r3, [pc, #332]	@ (801119c <tx_control+0x33d4>)
 801104e:	2200      	movs	r2, #0
 8011050:	701a      	strb	r2, [r3, #0]
		alarmas_TD = 0;
 8011052:	4b53      	ldr	r3, [pc, #332]	@ (80111a0 <tx_control+0x33d8>)
 8011054:	2200      	movs	r2, #0
 8011056:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 8011058:	2300      	movs	r3, #0
 801105a:	617b      	str	r3, [r7, #20]
 801105c:	e013      	b.n	8011086 <tx_control+0x32be>
			alarmas_TD |= (trefst[k] << k);
 801105e:	4a51      	ldr	r2, [pc, #324]	@ (80111a4 <tx_control+0x33dc>)
 8011060:	697b      	ldr	r3, [r7, #20]
 8011062:	18d3      	adds	r3, r2, r3
 8011064:	781b      	ldrb	r3, [r3, #0]
 8011066:	001a      	movs	r2, r3
 8011068:	697b      	ldr	r3, [r7, #20]
 801106a:	409a      	lsls	r2, r3
 801106c:	0013      	movs	r3, r2
 801106e:	b25a      	sxtb	r2, r3
 8011070:	4b4b      	ldr	r3, [pc, #300]	@ (80111a0 <tx_control+0x33d8>)
 8011072:	781b      	ldrb	r3, [r3, #0]
 8011074:	b25b      	sxtb	r3, r3
 8011076:	4313      	orrs	r3, r2
 8011078:	b25b      	sxtb	r3, r3
 801107a:	b2da      	uxtb	r2, r3
 801107c:	4b48      	ldr	r3, [pc, #288]	@ (80111a0 <tx_control+0x33d8>)
 801107e:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 8011080:	697b      	ldr	r3, [r7, #20]
 8011082:	3301      	adds	r3, #1
 8011084:	617b      	str	r3, [r7, #20]
 8011086:	697b      	ldr	r3, [r7, #20]
 8011088:	2b07      	cmp	r3, #7
 801108a:	dde8      	ble.n	801105e <tx_control+0x3296>
		}
		//alarmas_TD = trefst;
		//;Carga de datos
		// ldw		X,#$4081
		// ldw		bufferWifiTx,X
		bufferWifiTx[0] = 0x40;
 801108c:	4b33      	ldr	r3, [pc, #204]	@ (801115c <tx_control+0x3394>)
 801108e:	2240      	movs	r2, #64	@ 0x40
 8011090:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x81;
 8011092:	4b32      	ldr	r3, [pc, #200]	@ (801115c <tx_control+0x3394>)
 8011094:	2281      	movs	r2, #129	@ 0x81
 8011096:	705a      	strb	r2, [r3, #1]

		// ; manda cantidad de datos de 2 bytes en la Tx
		bufferWifiTx[2] = 7;// mov		bufferWifiTx+2,#7
 8011098:	4b30      	ldr	r3, [pc, #192]	@ (801115c <tx_control+0x3394>)
 801109a:	2207      	movs	r2, #7
 801109c:	709a      	strb	r2, [r3, #2]
		//; carga versin de firmware
//		// ldw		X,eeversion1
//		bufferWifiTx[3] = eePlantilla[eeversion1];// ldw		bufferWifiTx+3,X
//		bufferWifiTx[4] = eePlantilla[eeveTx[3] = findLastValue((uint32_t) &eePlantilla[eeversion1]);// ldw		bufferWifiTx+3,X
		bufferWifiTx[3] = reePlantilla[eeversion1];
 801109e:	4b21      	ldr	r3, [pc, #132]	@ (8011124 <tx_control+0x335c>)
 80110a0:	227b      	movs	r2, #123	@ 0x7b
 80110a2:	5c9a      	ldrb	r2, [r3, r2]
 80110a4:	4b2d      	ldr	r3, [pc, #180]	@ (801115c <tx_control+0x3394>)
 80110a6:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 80110a8:	4b1e      	ldr	r3, [pc, #120]	@ (8011124 <tx_control+0x335c>)
 80110aa:	227c      	movs	r2, #124	@ 0x7c
 80110ac:	5c9a      	ldrb	r2, [r3, r2]
 80110ae:	4b2b      	ldr	r3, [pc, #172]	@ (801115c <tx_control+0x3394>)
 80110b0:	711a      	strb	r2, [r3, #4]
		//; carga tiempo
		/*ldw		X,timeSeconds_HW
		ldw		bufferWifiTx+5,X
		ldw		X,timeSeconds_LW
		ldw		bufferWifiTx+7,X*/
		bufferWifiTx[5] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);
 80110b2:	4b1d      	ldr	r3, [pc, #116]	@ (8011128 <tx_control+0x3360>)
 80110b4:	881b      	ldrh	r3, [r3, #0]
 80110b6:	0a1b      	lsrs	r3, r3, #8
 80110b8:	b29b      	uxth	r3, r3
 80110ba:	b2da      	uxtb	r2, r3
 80110bc:	4b27      	ldr	r3, [pc, #156]	@ (801115c <tx_control+0x3394>)
 80110be:	715a      	strb	r2, [r3, #5]
		bufferWifiTx[6] = (uint8_t) (timeSeconds_HW & 0xFF);
 80110c0:	4b19      	ldr	r3, [pc, #100]	@ (8011128 <tx_control+0x3360>)
 80110c2:	881b      	ldrh	r3, [r3, #0]
 80110c4:	b2da      	uxtb	r2, r3
 80110c6:	4b25      	ldr	r3, [pc, #148]	@ (801115c <tx_control+0x3394>)
 80110c8:	719a      	strb	r2, [r3, #6]
		bufferWifiTx[7] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);
 80110ca:	4b18      	ldr	r3, [pc, #96]	@ (801112c <tx_control+0x3364>)
 80110cc:	881b      	ldrh	r3, [r3, #0]
 80110ce:	0a1b      	lsrs	r3, r3, #8
 80110d0:	b29b      	uxth	r3, r3
 80110d2:	b2da      	uxtb	r2, r3
 80110d4:	4b21      	ldr	r3, [pc, #132]	@ (801115c <tx_control+0x3394>)
 80110d6:	71da      	strb	r2, [r3, #7]
		bufferWifiTx[8] = (uint8_t) (timeSeconds_LW & 0xFF);
 80110d8:	4b14      	ldr	r3, [pc, #80]	@ (801112c <tx_control+0x3364>)
 80110da:	881b      	ldrh	r3, [r3, #0]
 80110dc:	b2da      	uxtb	r2, r3
 80110de:	4b1f      	ldr	r3, [pc, #124]	@ (801115c <tx_control+0x3394>)
 80110e0:	721a      	strb	r2, [r3, #8]
		//; carga temperatura 1 (ambiente)
		// ldw		X,tdevl
		// ldw		bufferWifiTx+9,X
		bufferWifiTx[9] = tdevl;
 80110e2:	4b13      	ldr	r3, [pc, #76]	@ (8011130 <tx_control+0x3368>)
 80110e4:	781a      	ldrb	r2, [r3, #0]
 80110e6:	4b1d      	ldr	r3, [pc, #116]	@ (801115c <tx_control+0x3394>)
 80110e8:	725a      	strb	r2, [r3, #9]
		bufferWifiTx[10] = tdevf;
 80110ea:	4b12      	ldr	r3, [pc, #72]	@ (8011134 <tx_control+0x336c>)
 80110ec:	781a      	ldrb	r2, [r3, #0]
 80110ee:	4b1b      	ldr	r3, [pc, #108]	@ (801115c <tx_control+0x3394>)
 80110f0:	729a      	strb	r2, [r3, #10]

		//; carga temperatura 2 (evaporador)
		/*ldw		X,teval
		ldw		bufferWifiTx+11,X*/
		bufferWifiTx[11] = teval;
 80110f2:	4b12      	ldr	r3, [pc, #72]	@ (801113c <tx_control+0x3374>)
 80110f4:	781a      	ldrb	r2, [r3, #0]
 80110f6:	4b19      	ldr	r3, [pc, #100]	@ (801115c <tx_control+0x3394>)
 80110f8:	72da      	strb	r2, [r3, #11]
		bufferWifiTx[12] = tevaf;
 80110fa:	4b11      	ldr	r3, [pc, #68]	@ (8011140 <tx_control+0x3378>)
 80110fc:	781a      	ldrb	r2, [r3, #0]
 80110fe:	4b17      	ldr	r3, [pc, #92]	@ (801115c <tx_control+0x3394>)
 8011100:	731a      	strb	r2, [r3, #12]
		//; carga voltaje
		// clr		bufferWifiTx+13
		// mov		bufferWifiTx+14,voltl
		bufferWifiTx[13] = 0;
 8011102:	4b16      	ldr	r3, [pc, #88]	@ (801115c <tx_control+0x3394>)
 8011104:	2200      	movs	r2, #0
 8011106:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = voltl;
 8011108:	4b0b      	ldr	r3, [pc, #44]	@ (8011138 <tx_control+0x3370>)
 801110a:	781a      	ldrb	r2, [r3, #0]
 801110c:	4b13      	ldr	r3, [pc, #76]	@ (801115c <tx_control+0x3394>)
 801110e:	739a      	strb	r2, [r3, #14]
		//;carga estado de actuadores
		// ldw		X,actuadores_TD
		//bufferWifiTx[15] = actuadores_TD;// ldw		bufferWifiTx+15,X
		bufferWifiTx[15]=0;
 8011110:	4b12      	ldr	r3, [pc, #72]	@ (801115c <tx_control+0x3394>)
 8011112:	2200      	movs	r2, #0
 8011114:	73da      	strb	r2, [r3, #15]
		for(int k=0; k<8;k++){
 8011116:	2300      	movs	r3, #0
 8011118:	613b      	str	r3, [r7, #16]
 801111a:	e057      	b.n	80111cc <tx_control+0x3404>
 801111c:	20001ff0 	.word	0x20001ff0
 8011120:	20001fdc 	.word	0x20001fdc
 8011124:	20000cac 	.word	0x20000cac
 8011128:	20001e64 	.word	0x20001e64
 801112c:	20001e66 	.word	0x20001e66
 8011130:	20000bcc 	.word	0x20000bcc
 8011134:	20000bcd 	.word	0x20000bcd
 8011138:	20000bea 	.word	0x20000bea
 801113c:	20000bce 	.word	0x20000bce
 8011140:	20000bcf 	.word	0x20000bcf
 8011144:	20001ec8 	.word	0x20001ec8
 8011148:	20001ec0 	.word	0x20001ec0
 801114c:	20001ec4 	.word	0x20001ec4
 8011150:	20001fed 	.word	0x20001fed
 8011154:	20001ee4 	.word	0x20001ee4
 8011158:	20001ecd 	.word	0x20001ecd
 801115c:	2000200c 	.word	0x2000200c
 8011160:	20000b70 	.word	0x20000b70
 8011164:	20002011 	.word	0x20002011
 8011168:	20000b6f 	.word	0x20000b6f
 801116c:	20002020 	.word	0x20002020
 8011170:	20001ed0 	.word	0x20001ed0
 8011174:	20001ee8 	.word	0x20001ee8
 8011178:	20001ed8 	.word	0x20001ed8
 801117c:	20002002 	.word	0x20002002
 8011180:	200000b8 	.word	0x200000b8
 8011184:	20000bc0 	.word	0x20000bc0
 8011188:	20001e74 	.word	0x20001e74
 801118c:	20000c58 	.word	0x20000c58
 8011190:	20000b94 	.word	0x20000b94
 8011194:	20000bfc 	.word	0x20000bfc
 8011198:	20000b9c 	.word	0x20000b9c
 801119c:	20001e80 	.word	0x20001e80
 80111a0:	20001e88 	.word	0x20001e88
 80111a4:	20000ba4 	.word	0x20000ba4
			bufferWifiTx[15] |= (uint8_t)(actuadores_TD[k]<<k);
 80111a8:	4b45      	ldr	r3, [pc, #276]	@ (80112c0 <tx_control+0x34f8>)
 80111aa:	7bda      	ldrb	r2, [r3, #15]
 80111ac:	4945      	ldr	r1, [pc, #276]	@ (80112c4 <tx_control+0x34fc>)
 80111ae:	693b      	ldr	r3, [r7, #16]
 80111b0:	18cb      	adds	r3, r1, r3
 80111b2:	781b      	ldrb	r3, [r3, #0]
 80111b4:	0019      	movs	r1, r3
 80111b6:	693b      	ldr	r3, [r7, #16]
 80111b8:	4099      	lsls	r1, r3
 80111ba:	000b      	movs	r3, r1
 80111bc:	b2db      	uxtb	r3, r3
 80111be:	4313      	orrs	r3, r2
 80111c0:	b2da      	uxtb	r2, r3
 80111c2:	4b3f      	ldr	r3, [pc, #252]	@ (80112c0 <tx_control+0x34f8>)
 80111c4:	73da      	strb	r2, [r3, #15]
		for(int k=0; k<8;k++){
 80111c6:	693b      	ldr	r3, [r7, #16]
 80111c8:	3301      	adds	r3, #1
 80111ca:	613b      	str	r3, [r7, #16]
 80111cc:	693b      	ldr	r3, [r7, #16]
 80111ce:	2b07      	cmp	r3, #7
 80111d0:	ddea      	ble.n	80111a8 <tx_control+0x33e0>
		}
		bufferWifiTx[16] =estados_TD;
 80111d2:	4b3d      	ldr	r3, [pc, #244]	@ (80112c8 <tx_control+0x3500>)
 80111d4:	781a      	ldrb	r2, [r3, #0]
 80111d6:	4b3a      	ldr	r3, [pc, #232]	@ (80112c0 <tx_control+0x34f8>)
 80111d8:	741a      	strb	r2, [r3, #16]
		// ;carga estado de alarmas
		// ldw		X,alarmas2_TD
		bufferWifiTx[17]=0;
 80111da:	4b39      	ldr	r3, [pc, #228]	@ (80112c0 <tx_control+0x34f8>)
 80111dc:	2200      	movs	r2, #0
 80111de:	745a      	strb	r2, [r3, #17]
		for(uint8_t k=0; k<8; k++){
 80111e0:	230f      	movs	r3, #15
 80111e2:	18fb      	adds	r3, r7, r3
 80111e4:	2200      	movs	r2, #0
 80111e6:	701a      	strb	r2, [r3, #0]
 80111e8:	e015      	b.n	8011216 <tx_control+0x344e>
			bufferWifiTx[17] |= (uint8_t) (alarmas2_TD[k]<<k);//bufferWifiTx[17] = alarmas2_TD;// ldw		bufferWifiTx+17,X
 80111ea:	4b35      	ldr	r3, [pc, #212]	@ (80112c0 <tx_control+0x34f8>)
 80111ec:	7c5a      	ldrb	r2, [r3, #17]
 80111ee:	200f      	movs	r0, #15
 80111f0:	183b      	adds	r3, r7, r0
 80111f2:	781b      	ldrb	r3, [r3, #0]
 80111f4:	4935      	ldr	r1, [pc, #212]	@ (80112cc <tx_control+0x3504>)
 80111f6:	5ccb      	ldrb	r3, [r1, r3]
 80111f8:	0019      	movs	r1, r3
 80111fa:	183b      	adds	r3, r7, r0
 80111fc:	781b      	ldrb	r3, [r3, #0]
 80111fe:	4099      	lsls	r1, r3
 8011200:	000b      	movs	r3, r1
 8011202:	b2db      	uxtb	r3, r3
 8011204:	4313      	orrs	r3, r2
 8011206:	b2da      	uxtb	r2, r3
 8011208:	4b2d      	ldr	r3, [pc, #180]	@ (80112c0 <tx_control+0x34f8>)
 801120a:	745a      	strb	r2, [r3, #17]
		for(uint8_t k=0; k<8; k++){
 801120c:	183b      	adds	r3, r7, r0
 801120e:	781a      	ldrb	r2, [r3, #0]
 8011210:	183b      	adds	r3, r7, r0
 8011212:	3201      	adds	r2, #1
 8011214:	701a      	strb	r2, [r3, #0]
 8011216:	230f      	movs	r3, #15
 8011218:	18fb      	adds	r3, r7, r3
 801121a:	781b      	ldrb	r3, [r3, #0]
 801121c:	2b07      	cmp	r3, #7
 801121e:	d9e4      	bls.n	80111ea <tx_control+0x3422>
		}

		bufferWifiTx[18] = alarmas_TD;
 8011220:	4b2b      	ldr	r3, [pc, #172]	@ (80112d0 <tx_control+0x3508>)
 8011222:	781a      	ldrb	r2, [r3, #0]
 8011224:	4b26      	ldr	r3, [pc, #152]	@ (80112c0 <tx_control+0x34f8>)
 8011226:	749a      	strb	r2, [r3, #18]
		//;carga sensor vacuna
		// ldw		X,tret_w
		bufferWifiTx[19] =(uint8_t) ((tret_w&0xFF00)>>8);// ldw		bufferWifiTx+19,X
 8011228:	4b2a      	ldr	r3, [pc, #168]	@ (80112d4 <tx_control+0x350c>)
 801122a:	881b      	ldrh	r3, [r3, #0]
 801122c:	0a1b      	lsrs	r3, r3, #8
 801122e:	b29b      	uxth	r3, r3
 8011230:	b2da      	uxtb	r2, r3
 8011232:	4b23      	ldr	r3, [pc, #140]	@ (80112c0 <tx_control+0x34f8>)
 8011234:	74da      	strb	r2, [r3, #19]
		bufferWifiTx[20] =(uint8_t) (tret_w&0xFF);
 8011236:	4b27      	ldr	r3, [pc, #156]	@ (80112d4 <tx_control+0x350c>)
 8011238:	881b      	ldrh	r3, [r3, #0]
 801123a:	b2da      	uxtb	r2, r3
 801123c:	4b20      	ldr	r3, [pc, #128]	@ (80112c0 <tx_control+0x34f8>)
 801123e:	751a      	strb	r2, [r3, #20]
		//;carga cuarto sensor
		// ldw		X,tsac_w
		bufferWifiTx[21] = (uint8_t) ((variable_corriente&0xFF00)>>8);// ldw		bufferWifiTx+21,X
 8011240:	4b25      	ldr	r3, [pc, #148]	@ (80112d8 <tx_control+0x3510>)
 8011242:	881b      	ldrh	r3, [r3, #0]
 8011244:	0a1b      	lsrs	r3, r3, #8
 8011246:	b29b      	uxth	r3, r3
 8011248:	b2da      	uxtb	r2, r3
 801124a:	4b1d      	ldr	r3, [pc, #116]	@ (80112c0 <tx_control+0x34f8>)
 801124c:	755a      	strb	r2, [r3, #21]
		bufferWifiTx[22] = (uint8_t) (variable_corriente&0xFF);
 801124e:	4b22      	ldr	r3, [pc, #136]	@ (80112d8 <tx_control+0x3510>)
 8011250:	881b      	ldrh	r3, [r3, #0]
 8011252:	b2da      	uxtb	r2, r3
 8011254:	4b1a      	ldr	r3, [pc, #104]	@ (80112c0 <tx_control+0x34f8>)
 8011256:	759a      	strb	r2, [r3, #22]

		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 8011258:	4b20      	ldr	r3, [pc, #128]	@ (80112dc <tx_control+0x3514>)
 801125a:	4a19      	ldr	r2, [pc, #100]	@ (80112c0 <tx_control+0x34f8>)
 801125c:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 801125e:	4b20      	ldr	r3, [pc, #128]	@ (80112e0 <tx_control+0x3518>)
 8011260:	4a17      	ldr	r2, [pc, #92]	@ (80112c0 <tx_control+0x34f8>)
 8011262:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+23)
		pointEndTx = &bufferWifiTx[23];// ldw		pointEndTx,X
 8011264:	4b1f      	ldr	r3, [pc, #124]	@ (80112e4 <tx_control+0x351c>)
 8011266:	4a20      	ldr	r2, [pc, #128]	@ (80112e8 <tx_control+0x3520>)
 8011268:	601a      	str	r2, [r3, #0]
		blockSizeTX = 23;// mov		blockSizeTX,#23
 801126a:	4b20      	ldr	r3, [pc, #128]	@ (80112ec <tx_control+0x3524>)
 801126c:	2217      	movs	r2, #23
 801126e:	701a      	strb	r2, [r3, #0]

		flagsTX[2] = 0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 8011270:	4b1f      	ldr	r3, [pc, #124]	@ (80112f0 <tx_control+0x3528>)
 8011272:	2200      	movs	r2, #0
 8011274:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW=0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 8011276:	4b1f      	ldr	r3, [pc, #124]	@ (80112f4 <tx_control+0x352c>)
 8011278:	2200      	movs	r2, #0
 801127a:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 801127c:	4b1c      	ldr	r3, [pc, #112]	@ (80112f0 <tx_control+0x3528>)
 801127e:	2201      	movs	r2, #1
 8011280:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55; // mov		keyTx,#$55;						/ listo para mandar transmisin
 8011282:	4b1d      	ldr	r3, [pc, #116]	@ (80112f8 <tx_control+0x3530>)
 8011284:	2255      	movs	r2, #85	@ 0x55
 8011286:	701a      	strb	r2, [r3, #0]
		codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 8011288:	4b1c      	ldr	r3, [pc, #112]	@ (80112fc <tx_control+0x3534>)
 801128a:	2200      	movs	r2, #0
 801128c:	701a      	strb	r2, [r3, #0]

		goto end_tx_wifi;// jp		end_tx_wifi
 801128e:	e00f      	b.n	80112b0 <tx_control+0x34e8>
		goto end_tx_wifi;//jp			end_tx_wifi
 8011290:	46c0      	nop			@ (mov r8, r8)
 8011292:	f7fe ff28 	bl	80100e6 <tx_control+0x231e>
		goto end_tx_wifi;// jp			end_tx_wifi;  Si ya empez el intercambio de paquetes de firmware no se ejecutan los procesos wifi
 8011296:	46c0      	nop			@ (mov r8, r8)
 8011298:	f7fe ff25 	bl	80100e6 <tx_control+0x231e>
		goto end_tx_wifi;// jrne	end_tx_wifi;						/ espera a que termine
 801129c:	46c0      	nop			@ (mov r8, r8)
 801129e:	f7fe ff22 	bl	80100e6 <tx_control+0x231e>
		goto end_tx_wifi;// jp		end_tx_wifi
 80112a2:	46c0      	nop			@ (mov r8, r8)
 80112a4:	f7fe ff1f 	bl	80100e6 <tx_control+0x231e>
			goto end_tx_wifi;// jrne	end_tx_wifi;						/ espera a que termine
 80112a8:	46c0      	nop			@ (mov r8, r8)
 80112aa:	f7fe ff1c 	bl	80100e6 <tx_control+0x231e>
		goto end_tx_wifi;// jp		end_tx_wifi;			/ checa si hay que transmitir algn eevento
 80112ae:	46c0      	nop			@ (mov r8, r8)


end_tx_wifi:
		goto end_tx_control;//jp		end_tx_control
 80112b0:	f7fe ff19 	bl	80100e6 <tx_control+0x231e>
		goto end_tx_control_b;
 80112b4:	46c0      	nop			@ (mov r8, r8)

end_tx_control_b:
		asm ("nop");
 80112b6:	46c0      	nop			@ (mov r8, r8)

}
 80112b8:	46c0      	nop			@ (mov r8, r8)
 80112ba:	46bd      	mov	sp, r7
 80112bc:	b016      	add	sp, #88	@ 0x58
 80112be:	bd80      	pop	{r7, pc}
 80112c0:	2000200c 	.word	0x2000200c
 80112c4:	20001e74 	.word	0x20001e74
 80112c8:	20001e7c 	.word	0x20001e7c
 80112cc:	20001e80 	.word	0x20001e80
 80112d0:	20001e88 	.word	0x20001e88
 80112d4:	20000c70 	.word	0x20000c70
 80112d8:	200008f4 	.word	0x200008f4
 80112dc:	20001ec8 	.word	0x20001ec8
 80112e0:	20001ec0 	.word	0x20001ec0
 80112e4:	20001ec4 	.word	0x20001ec4
 80112e8:	20002023 	.word	0x20002023
 80112ec:	20001ee4 	.word	0x20001ee4
 80112f0:	20001ed0 	.word	0x20001ed0
 80112f4:	20001ee8 	.word	0x20001ee8
 80112f8:	20001ecd 	.word	0x20001ecd
 80112fc:	20001ed8 	.word	0x20001ed8

08011300 <prepTXlogg_2>:
////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Rutina completa Adaptada <<_RGM
void prepTXlogg_2(){
 8011300:	b580      	push	{r7, lr}
 8011302:	b082      	sub	sp, #8
 8011304:	af00      	add	r7, sp, #0

			uint8_t *point_X;
			uint8_t *point_Y;

			//;---- Carga en penltimo byte del buffer el numero de bytes capturados en el actual buffer
			point_X	=	dirBuffer;		//LDW	X,dirBuffer
 8011306:	4b38      	ldr	r3, [pc, #224]	@ (80113e8 <prepTXlogg_2+0xe8>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	607b      	str	r3, [r7, #4]
			//addw	X,resulh
			//ld	A,cntByteBlock

			// Se agrega este parche debido a la naturaleza de la memoria
			// CGM 23/04/2025
			if(cntByteBlock == 0){
 801130c:	4b37      	ldr	r3, [pc, #220]	@ (80113ec <prepTXlogg_2+0xec>)
 801130e:	781b      	ldrb	r3, [r3, #0]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d104      	bne.n	801131e <prepTXlogg_2+0x1e>
				point_X[126] = 0xFF;	//ld		(X),A ---------?
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	337e      	adds	r3, #126	@ 0x7e
 8011318:	22ff      	movs	r2, #255	@ 0xff
 801131a:	701a      	strb	r2, [r3, #0]
 801131c:	e004      	b.n	8011328 <prepTXlogg_2+0x28>
			}
			else{
				point_X[126] = cntByteBlock;	//ld		(X),A ---------?
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	337e      	adds	r3, #126	@ 0x7e
 8011322:	4a32      	ldr	r2, [pc, #200]	@ (80113ec <prepTXlogg_2+0xec>)
 8011324:	7812      	ldrb	r2, [r2, #0]
 8011326:	701a      	strb	r2, [r3, #0]
			 */
			//point_X[126] = 0;
			//point_X[127] = 1;

			//;---- Graba buffer en bloque de flash
			ProgMemCode = 0xAA;//mov		ProgMemCode,#$AA;				/ Indica que se va a grabar bloque de Flash
 8011328:	4b31      	ldr	r3, [pc, #196]	@ (80113f0 <prepTXlogg_2+0xf0>)
 801132a:	22aa      	movs	r2, #170	@ 0xaa
 801132c:	701a      	strb	r2, [r3, #0]
			//ld   A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
			//ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
			STM8_16_X = cntBlockFlash *128;//mul		X,A;										/ Multiplicalos
 801132e:	4b31      	ldr	r3, [pc, #196]	@ (80113f4 <prepTXlogg_2+0xf4>)
 8011330:	781b      	ldrb	r3, [r3, #0]
 8011332:	01db      	lsls	r3, r3, #7
 8011334:	b29a      	uxth	r2, r3
 8011336:	4b30      	ldr	r3, [pc, #192]	@ (80113f8 <prepTXlogg_2+0xf8>)
 8011338:	801a      	strh	r2, [r3, #0]
			//addw	X,dirLogger;						/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
			dirPointer = &dirLogger[STM8_16_X];		//LDW		dirPointer,X
 801133a:	4b30      	ldr	r3, [pc, #192]	@ (80113fc <prepTXlogg_2+0xfc>)
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	4a2e      	ldr	r2, [pc, #184]	@ (80113f8 <prepTXlogg_2+0xf8>)
 8011340:	8812      	ldrh	r2, [r2, #0]
 8011342:	189a      	adds	r2, r3, r2
 8011344:	4b2e      	ldr	r3, [pc, #184]	@ (8011400 <prepTXlogg_2+0x100>)
 8011346:	601a      	str	r2, [r3, #0]

			/*
			 * CGM 16/04/2025
			 * Se realiza una copia de la pagina actual en RAM y si existe un grabado de un bloquq de 128 bytes incompletos, se realizar un borrado de pagina y solo se escribiran  los bloques de 128 bytes que estan completos
			 */
			grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 8011348:	4b2d      	ldr	r3, [pc, #180]	@ (8011400 <prepTXlogg_2+0x100>)
 801134a:	681a      	ldr	r2, [r3, #0]
 801134c:	4b2d      	ldr	r3, [pc, #180]	@ (8011404 <prepTXlogg_2+0x104>)
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	0019      	movs	r1, r3
 8011352:	0010      	movs	r0, r2
 8011354:	f7f6 fb10 	bl	8007978 <grabadoLoggerBloquesCompletos>

			//LDW		X,dirBuffer;						/ apunta al buffer de datos en RAM
			dataPointer = dirBuffer;					//LDW		dataPointer,X
 8011358:	4b23      	ldr	r3, [pc, #140]	@ (80113e8 <prepTXlogg_2+0xe8>)
 801135a:	681a      	ldr	r2, [r3, #0]
 801135c:	4b2a      	ldr	r3, [pc, #168]	@ (8011408 <prepTXlogg_2+0x108>)
 801135e:	601a      	str	r2, [r3, #0]
			GRABA_BLOCK();			//	call	GRABA_BLOCK
 8011360:	f7f6 f93e 	bl	80075e0 <GRABA_BLOCK>

			save_timeUNIX();			//	call	save_timeUNIX
 8011364:	f7f5 fe02 	bl	8006f6c <save_timeUNIX>

			save_cntReg();				//	call	save_cntReg
 8011368:	f7f5 fdee 	bl	8006f48 <save_cntReg>

			STM8_A = cntBlockFlash;		//ld    A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
 801136c:	4b21      	ldr	r3, [pc, #132]	@ (80113f4 <prepTXlogg_2+0xf4>)
 801136e:	781a      	ldrb	r2, [r3, #0]
 8011370:	4b26      	ldr	r3, [pc, #152]	@ (801140c <prepTXlogg_2+0x10c>)
 8011372:	701a      	strb	r2, [r3, #0]

			/////  En caso de que no se haya grabado el bloque completo considera un bloque ms para el inicio de la Tx
			if( cntByteBlock == 0){//tnz		cntByteBlock
 8011374:	4b1d      	ldr	r3, [pc, #116]	@ (80113ec <prepTXlogg_2+0xec>)
 8011376:	781b      	ldrb	r3, [r3, #0]
 8011378:	2b00      	cmp	r3, #0
 801137a:	d006      	beq.n	801138a <prepTXlogg_2+0x8a>
				goto noIncBlock;//jreq	noIncBlock
			}
			STM8_A++;//inc A
 801137c:	4b23      	ldr	r3, [pc, #140]	@ (801140c <prepTXlogg_2+0x10c>)
 801137e:	781b      	ldrb	r3, [r3, #0]
 8011380:	3301      	adds	r3, #1
 8011382:	b2da      	uxtb	r2, r3
 8011384:	4b21      	ldr	r3, [pc, #132]	@ (801140c <prepTXlogg_2+0x10c>)
 8011386:	701a      	strb	r2, [r3, #0]
 8011388:	e000      	b.n	801138c <prepTXlogg_2+0x8c>
				goto noIncBlock;//jreq	noIncBlock
 801138a:	46c0      	nop			@ (mov r8, r8)
noIncBlock:

			//ldw		X,#128;			/ Carga el tamao de los bloques (128 bytes)
			//mul		X,A;			/ Multiplicalos
			//addw	X,dirLogger;	/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
			STM8_16_X = 128 * STM8_A;
 801138c:	4b1f      	ldr	r3, [pc, #124]	@ (801140c <prepTXlogg_2+0x10c>)
 801138e:	781b      	ldrb	r3, [r3, #0]
 8011390:	01db      	lsls	r3, r3, #7
 8011392:	b29a      	uxth	r2, r3
 8011394:	4b18      	ldr	r3, [pc, #96]	@ (80113f8 <prepTXlogg_2+0xf8>)
 8011396:	801a      	strh	r2, [r3, #0]
			point_X = &dirLogger[STM8_16_X];//ldw	 pointInitTx,X;	/ carga puntero inicial para Tx
 8011398:	4b18      	ldr	r3, [pc, #96]	@ (80113fc <prepTXlogg_2+0xfc>)
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	4a16      	ldr	r2, [pc, #88]	@ (80113f8 <prepTXlogg_2+0xf8>)
 801139e:	8812      	ldrh	r2, [r2, #0]
 80113a0:	189b      	adds	r3, r3, r2
 80113a2:	607b      	str	r3, [r7, #4]
			pointInitTx = point_X;
 80113a4:	4b1a      	ldr	r3, [pc, #104]	@ (8011410 <prepTXlogg_2+0x110>)
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	601a      	str	r2, [r3, #0]
			pointTx = point_X;//ldw	pointTx,X
 80113aa:	4b1a      	ldr	r3, [pc, #104]	@ (8011414 <prepTXlogg_2+0x114>)
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	601a      	str	r2, [r3, #0]

			flagsTX[0] = 1;//bset	flagsTX,#0;
 80113b0:	4b19      	ldr	r3, [pc, #100]	@ (8011418 <prepTXlogg_2+0x118>)
 80113b2:	2201      	movs	r2, #1
 80113b4:	701a      	strb	r2, [r3, #0]


			if(pointTx != loggerStart){//cpw X,loggerStart;					/ es menor al inicio del logger?
 80113b6:	4b17      	ldr	r3, [pc, #92]	@ (8011414 <prepTXlogg_2+0x114>)
 80113b8:	681a      	ldr	r2, [r3, #0]
 80113ba:	4b18      	ldr	r3, [pc, #96]	@ (801141c <prepTXlogg_2+0x11c>)
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	429a      	cmp	r2, r3
 80113c0:	d106      	bne.n	80113d0 <prepTXlogg_2+0xd0>
				goto loadPointEnd_0;//jrne	loadPointEnd_0
			}

			point_X = loggerEnd;	//ldw X,loggerEnd;						/ el puntero final es el fin del logger
 80113c2:	4b17      	ldr	r3, [pc, #92]	@ (8011420 <prepTXlogg_2+0x120>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	607b      	str	r3, [r7, #4]
			flagsTX[0] = 0;			//bres	flagsTX,#0;	/ no esperes a pasar por fin de logger durante transmisin
 80113c8:	4b13      	ldr	r3, [pc, #76]	@ (8011418 <prepTXlogg_2+0x118>)
 80113ca:	2200      	movs	r2, #0
 80113cc:	701a      	strb	r2, [r3, #0]

			goto loadPointEnd;		//jra		loadPointEnd
 80113ce:	e003      	b.n	80113d8 <prepTXlogg_2+0xd8>
				goto loadPointEnd_0;//jrne	loadPointEnd_0
 80113d0:	46c0      	nop			@ (mov r8, r8)
loadPointEnd_0:
			point_X--;				//decw X
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	3b01      	subs	r3, #1
 80113d6:	607b      	str	r3, [r7, #4]
loadPointEnd:
			pointEndTx = point_X;//ldw pointEndTx,X;	/ carga puntero final para Tx
 80113d8:	4b12      	ldr	r3, [pc, #72]	@ (8011424 <prepTXlogg_2+0x124>)
 80113da:	687a      	ldr	r2, [r7, #4]
 80113dc:	601a      	str	r2, [r3, #0]
			//ret
}
 80113de:	46c0      	nop			@ (mov r8, r8)
 80113e0:	46bd      	mov	sp, r7
 80113e2:	b002      	add	sp, #8
 80113e4:	bd80      	pop	{r7, pc}
 80113e6:	46c0      	nop			@ (mov r8, r8)
 80113e8:	20000e50 	.word	0x20000e50
 80113ec:	20000e47 	.word	0x20000e47
 80113f0:	20000e38 	.word	0x20000e38
 80113f4:	20000e46 	.word	0x20000e46
 80113f8:	200008d6 	.word	0x200008d6
 80113fc:	20000e4c 	.word	0x20000e4c
 8011400:	20000e3c 	.word	0x20000e3c
 8011404:	20001e60 	.word	0x20001e60
 8011408:	20000e40 	.word	0x20000e40
 801140c:	200008d4 	.word	0x200008d4
 8011410:	20001ec0 	.word	0x20001ec0
 8011414:	20001ec8 	.word	0x20001ec8
 8011418:	20001ed0 	.word	0x20001ed0
 801141c:	20001edc 	.word	0x20001edc
 8011420:	20001ee0 	.word	0x20001ee0
 8011424:	20001ec4 	.word	0x20001ec4

08011428 <borra_pagina_logger>:
	BloqDatalooger[comando1] =	0xF1; // mov		comando1,#$F1
	BloqDatalooger[comando2] = 	0x3E; // mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
}

void borra_pagina_logger(uint32_t pagina)
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b088      	sub	sp, #32
 801142c:	af00      	add	r7, sp, #0
 801142e:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef eraseInitStruct;
    uint32_t pageError = 0;
 8011430:	2300      	movs	r3, #0
 8011432:	60fb      	str	r3, [r7, #12]

    while (HAL_FLASH_Unlock() != HAL_OK);
 8011434:	46c0      	nop			@ (mov r8, r8)
 8011436:	f001 fd5f 	bl	8012ef8 <HAL_FLASH_Unlock>
 801143a:	1e03      	subs	r3, r0, #0
 801143c:	d1fb      	bne.n	8011436 <borra_pagina_logger+0xe>

    eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; // Borrado por pginas
 801143e:	2110      	movs	r1, #16
 8011440:	187b      	adds	r3, r7, r1
 8011442:	2202      	movs	r2, #2
 8011444:	601a      	str	r2, [r3, #0]
    eraseInitStruct.Page = pagina;                   // Pgina inicial a borrar
 8011446:	187b      	adds	r3, r7, r1
 8011448:	687a      	ldr	r2, [r7, #4]
 801144a:	609a      	str	r2, [r3, #8]
    eraseInitStruct.NbPages = 1;
 801144c:	187b      	adds	r3, r7, r1
 801144e:	2201      	movs	r2, #1
 8011450:	60da      	str	r2, [r3, #12]

    while (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) != HAL_OK);
 8011452:	46c0      	nop			@ (mov r8, r8)
 8011454:	230c      	movs	r3, #12
 8011456:	18fa      	adds	r2, r7, r3
 8011458:	2310      	movs	r3, #16
 801145a:	18fb      	adds	r3, r7, r3
 801145c:	0011      	movs	r1, r2
 801145e:	0018      	movs	r0, r3
 8011460:	f001 fdf8 	bl	8013054 <HAL_FLASHEx_Erase>
 8011464:	1e03      	subs	r3, r0, #0
 8011466:	d1f5      	bne.n	8011454 <borra_pagina_logger+0x2c>
    while (HAL_FLASH_Lock() != HAL_OK);
 8011468:	46c0      	nop			@ (mov r8, r8)
 801146a:	f001 fd69 	bl	8012f40 <HAL_FLASH_Lock>
 801146e:	1e03      	subs	r3, r0, #0
 8011470:	d1fb      	bne.n	801146a <borra_pagina_logger+0x42>

    pagina_borrado++;
 8011472:	4b04      	ldr	r3, [pc, #16]	@ (8011484 <borra_pagina_logger+0x5c>)
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	1c5a      	adds	r2, r3, #1
 8011478:	4b02      	ldr	r3, [pc, #8]	@ (8011484 <borra_pagina_logger+0x5c>)
 801147a:	601a      	str	r2, [r3, #0]
}
 801147c:	46c0      	nop			@ (mov r8, r8)
 801147e:	46bd      	mov	sp, r7
 8011480:	b008      	add	sp, #32
 8011482:	bd80      	pop	{r7, pc}
 8011484:	20000278 	.word	0x20000278

08011488 <graba_bloque_fw>:

void graba_bloque_fw (void)
{
 8011488:	b5f0      	push	{r4, r5, r6, r7, lr}
 801148a:	b0b1      	sub	sp, #196	@ 0xc4
 801148c:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 801148e:	2357      	movs	r3, #87	@ 0x57
 8011490:	2168      	movs	r1, #104	@ 0x68
 8011492:	185b      	adds	r3, r3, r1
 8011494:	19da      	adds	r2, r3, r7
 8011496:	2300      	movs	r3, #0
 8011498:	7013      	strb	r3, [r2, #0]
	uint8_t j = 0;
 801149a:	2356      	movs	r3, #86	@ 0x56
 801149c:	185b      	adds	r3, r3, r1
 801149e:	19da      	adds	r2, r3, r7
 80114a0:	2300      	movs	r3, #0
 80114a2:	7013      	strb	r3, [r2, #0]

	uint8_t a = 0;
 80114a4:	2355      	movs	r3, #85	@ 0x55
 80114a6:	185b      	adds	r3, r3, r1
 80114a8:	19da      	adds	r2, r3, r7
 80114aa:	2300      	movs	r3, #0
 80114ac:	7013      	strb	r3, [r2, #0]
	uint8_t b = 1;
 80114ae:	2354      	movs	r3, #84	@ 0x54
 80114b0:	185b      	adds	r3, r3, r1
 80114b2:	19da      	adds	r2, r3, r7
 80114b4:	2301      	movs	r3, #1
 80114b6:	7013      	strb	r3, [r2, #0]
	uint8_t c = 2;
 80114b8:	2353      	movs	r3, #83	@ 0x53
 80114ba:	185b      	adds	r3, r3, r1
 80114bc:	19da      	adds	r2, r3, r7
 80114be:	2302      	movs	r3, #2
 80114c0:	7013      	strb	r3, [r2, #0]
	uint8_t d = 3;
 80114c2:	2352      	movs	r3, #82	@ 0x52
 80114c4:	185b      	adds	r3, r3, r1
 80114c6:	19da      	adds	r2, r3, r7
 80114c8:	2303      	movs	r3, #3
 80114ca:	7013      	strb	r3, [r2, #0]
	uint8_t e = 4;
 80114cc:	2351      	movs	r3, #81	@ 0x51
 80114ce:	185b      	adds	r3, r3, r1
 80114d0:	19da      	adds	r2, r3, r7
 80114d2:	2304      	movs	r3, #4
 80114d4:	7013      	strb	r3, [r2, #0]
	uint8_t f = 5;
 80114d6:	2350      	movs	r3, #80	@ 0x50
 80114d8:	185b      	adds	r3, r3, r1
 80114da:	19da      	adds	r2, r3, r7
 80114dc:	2305      	movs	r3, #5
 80114de:	7013      	strb	r3, [r2, #0]
	uint8_t g = 6;
 80114e0:	234f      	movs	r3, #79	@ 0x4f
 80114e2:	185b      	adds	r3, r3, r1
 80114e4:	19da      	adds	r2, r3, r7
 80114e6:	2306      	movs	r3, #6
 80114e8:	7013      	strb	r3, [r2, #0]
	uint8_t h = 7;
 80114ea:	234e      	movs	r3, #78	@ 0x4e
 80114ec:	185b      	adds	r3, r3, r1
 80114ee:	19da      	adds	r2, r3, r7
 80114f0:	2307      	movs	r3, #7
 80114f2:	7013      	strb	r3, [r2, #0]

//	uint32_t buffer_recepcion = 0;

	uint64_t buffer_recepcion = 0;
 80114f4:	2200      	movs	r2, #0
 80114f6:	2300      	movs	r3, #0
 80114f8:	673a      	str	r2, [r7, #112]	@ 0x70
 80114fa:	677b      	str	r3, [r7, #116]	@ 0x74

	uint64_t contenido1 = 0;
 80114fc:	2200      	movs	r2, #0
 80114fe:	2300      	movs	r3, #0
 8011500:	21a8      	movs	r1, #168	@ 0xa8
 8011502:	1879      	adds	r1, r7, r1
 8011504:	600a      	str	r2, [r1, #0]
 8011506:	604b      	str	r3, [r1, #4]
	uint64_t contenido2 = 0;
 8011508:	2200      	movs	r2, #0
 801150a:	2300      	movs	r3, #0
 801150c:	21a0      	movs	r1, #160	@ 0xa0
 801150e:	1879      	adds	r1, r7, r1
 8011510:	600a      	str	r2, [r1, #0]
 8011512:	604b      	str	r3, [r1, #4]
	uint64_t contenido3 = 0;
 8011514:	2200      	movs	r2, #0
 8011516:	2300      	movs	r3, #0
 8011518:	2198      	movs	r1, #152	@ 0x98
 801151a:	1879      	adds	r1, r7, r1
 801151c:	600a      	str	r2, [r1, #0]
 801151e:	604b      	str	r3, [r1, #4]
	uint64_t contenido4 = 0;
 8011520:	2200      	movs	r2, #0
 8011522:	2300      	movs	r3, #0
 8011524:	2190      	movs	r1, #144	@ 0x90
 8011526:	1879      	adds	r1, r7, r1
 8011528:	600a      	str	r2, [r1, #0]
 801152a:	604b      	str	r3, [r1, #4]
	uint64_t contenido5 = 0;
 801152c:	2200      	movs	r2, #0
 801152e:	2300      	movs	r3, #0
 8011530:	2188      	movs	r1, #136	@ 0x88
 8011532:	1879      	adds	r1, r7, r1
 8011534:	600a      	str	r2, [r1, #0]
 8011536:	604b      	str	r3, [r1, #4]
	uint64_t contenido6 = 0;
 8011538:	2200      	movs	r2, #0
 801153a:	2300      	movs	r3, #0
 801153c:	2180      	movs	r1, #128	@ 0x80
 801153e:	1879      	adds	r1, r7, r1
 8011540:	600a      	str	r2, [r1, #0]
 8011542:	604b      	str	r3, [r1, #4]
	uint64_t contenido7 = 0;
 8011544:	2200      	movs	r2, #0
 8011546:	2300      	movs	r3, #0
 8011548:	67ba      	str	r2, [r7, #120]	@ 0x78
 801154a:	67fb      	str	r3, [r7, #124]	@ 0x7c
	uint64_t contenido8 = 0;
 801154c:	2200      	movs	r2, #0
 801154e:	2300      	movs	r3, #0
 8011550:	66ba      	str	r2, [r7, #104]	@ 0x68
 8011552:	66fb      	str	r3, [r7, #108]	@ 0x6c

	while( HAL_FLASH_Unlock() !=  HAL_OK );
 8011554:	46c0      	nop			@ (mov r8, r8)
 8011556:	f001 fccf 	bl	8012ef8 <HAL_FLASH_Unlock>
 801155a:	1e03      	subs	r3, r0, #0
 801155c:	d1fb      	bne.n	8011556 <graba_bloque_fw+0xce>
	for(i = 0; i < 16; i++)
 801155e:	2357      	movs	r3, #87	@ 0x57
 8011560:	2268      	movs	r2, #104	@ 0x68
 8011562:	189b      	adds	r3, r3, r2
 8011564:	19da      	adds	r2, r3, r7
 8011566:	2300      	movs	r3, #0
 8011568:	7013      	strb	r3, [r2, #0]
 801156a:	e1c0      	b.n	80118ee <graba_bloque_fw+0x466>
	{
		switch (j)
 801156c:	2356      	movs	r3, #86	@ 0x56
 801156e:	2268      	movs	r2, #104	@ 0x68
 8011570:	189b      	adds	r3, r3, r2
 8011572:	19db      	adds	r3, r3, r7
 8011574:	781b      	ldrb	r3, [r3, #0]
 8011576:	2b07      	cmp	r3, #7
 8011578:	d900      	bls.n	801157c <graba_bloque_fw+0xf4>
 801157a:	e1af      	b.n	80118dc <graba_bloque_fw+0x454>
 801157c:	009a      	lsls	r2, r3, #2
 801157e:	4be5      	ldr	r3, [pc, #916]	@ (8011914 <graba_bloque_fw+0x48c>)
 8011580:	18d3      	adds	r3, r2, r3
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	469f      	mov	pc, r3
		{
			case 0:
				contenido1 =  RxBuffer_Ble[a];
 8011586:	2355      	movs	r3, #85	@ 0x55
 8011588:	2168      	movs	r1, #104	@ 0x68
 801158a:	185b      	adds	r3, r3, r1
 801158c:	19db      	adds	r3, r3, r7
 801158e:	781a      	ldrb	r2, [r3, #0]
 8011590:	4be1      	ldr	r3, [pc, #900]	@ (8011918 <graba_bloque_fw+0x490>)
 8011592:	5c9b      	ldrb	r3, [r3, r2]
 8011594:	22a8      	movs	r2, #168	@ 0xa8
 8011596:	18ba      	adds	r2, r7, r2
 8011598:	6013      	str	r3, [r2, #0]
 801159a:	2300      	movs	r3, #0
 801159c:	22ac      	movs	r2, #172	@ 0xac
 801159e:	18ba      	adds	r2, r7, r2
 80115a0:	6013      	str	r3, [r2, #0]
				j++;
 80115a2:	2256      	movs	r2, #86	@ 0x56
 80115a4:	1853      	adds	r3, r2, r1
 80115a6:	19db      	adds	r3, r3, r7
 80115a8:	781b      	ldrb	r3, [r3, #0]
 80115aa:	1852      	adds	r2, r2, r1
 80115ac:	19d2      	adds	r2, r2, r7
 80115ae:	3301      	adds	r3, #1
 80115b0:	7013      	strb	r3, [r2, #0]
			case 1:

				contenido2 =  RxBuffer_Ble[b];
 80115b2:	2354      	movs	r3, #84	@ 0x54
 80115b4:	2068      	movs	r0, #104	@ 0x68
 80115b6:	181b      	adds	r3, r3, r0
 80115b8:	19db      	adds	r3, r3, r7
 80115ba:	781a      	ldrb	r2, [r3, #0]
 80115bc:	4bd6      	ldr	r3, [pc, #856]	@ (8011918 <graba_bloque_fw+0x490>)
 80115be:	5c9b      	ldrb	r3, [r3, r2]
 80115c0:	21a0      	movs	r1, #160	@ 0xa0
 80115c2:	187a      	adds	r2, r7, r1
 80115c4:	6013      	str	r3, [r2, #0]
 80115c6:	2300      	movs	r3, #0
 80115c8:	26a4      	movs	r6, #164	@ 0xa4
 80115ca:	19ba      	adds	r2, r7, r6
 80115cc:	6013      	str	r3, [r2, #0]
				contenido2 = contenido2 << 8;
 80115ce:	187b      	adds	r3, r7, r1
 80115d0:	681b      	ldr	r3, [r3, #0]
 80115d2:	0e1a      	lsrs	r2, r3, #24
 80115d4:	19bb      	adds	r3, r7, r6
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	021d      	lsls	r5, r3, #8
 80115da:	4315      	orrs	r5, r2
 80115dc:	187b      	adds	r3, r7, r1
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	021c      	lsls	r4, r3, #8
 80115e2:	187b      	adds	r3, r7, r1
 80115e4:	601c      	str	r4, [r3, #0]
 80115e6:	605d      	str	r5, [r3, #4]
				j++;
 80115e8:	2256      	movs	r2, #86	@ 0x56
 80115ea:	1813      	adds	r3, r2, r0
 80115ec:	19db      	adds	r3, r3, r7
 80115ee:	781b      	ldrb	r3, [r3, #0]
 80115f0:	1812      	adds	r2, r2, r0
 80115f2:	19d2      	adds	r2, r2, r7
 80115f4:	3301      	adds	r3, #1
 80115f6:	7013      	strb	r3, [r2, #0]

			case 2:
				contenido3 =  RxBuffer_Ble[c];
 80115f8:	2353      	movs	r3, #83	@ 0x53
 80115fa:	2068      	movs	r0, #104	@ 0x68
 80115fc:	181b      	adds	r3, r3, r0
 80115fe:	19db      	adds	r3, r3, r7
 8011600:	781a      	ldrb	r2, [r3, #0]
 8011602:	4bc5      	ldr	r3, [pc, #788]	@ (8011918 <graba_bloque_fw+0x490>)
 8011604:	5c9b      	ldrb	r3, [r3, r2]
 8011606:	2198      	movs	r1, #152	@ 0x98
 8011608:	187a      	adds	r2, r7, r1
 801160a:	6013      	str	r3, [r2, #0]
 801160c:	2300      	movs	r3, #0
 801160e:	269c      	movs	r6, #156	@ 0x9c
 8011610:	19ba      	adds	r2, r7, r6
 8011612:	6013      	str	r3, [r2, #0]
				contenido3 = contenido3 << 16;
 8011614:	187b      	adds	r3, r7, r1
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	0c1a      	lsrs	r2, r3, #16
 801161a:	19bb      	adds	r3, r7, r6
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	041b      	lsls	r3, r3, #16
 8011620:	667b      	str	r3, [r7, #100]	@ 0x64
 8011622:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011624:	4313      	orrs	r3, r2
 8011626:	667b      	str	r3, [r7, #100]	@ 0x64
 8011628:	187b      	adds	r3, r7, r1
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	041b      	lsls	r3, r3, #16
 801162e:	663b      	str	r3, [r7, #96]	@ 0x60
 8011630:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011632:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011634:	1879      	adds	r1, r7, r1
 8011636:	600a      	str	r2, [r1, #0]
 8011638:	604b      	str	r3, [r1, #4]
				j++;
 801163a:	2256      	movs	r2, #86	@ 0x56
 801163c:	1813      	adds	r3, r2, r0
 801163e:	19db      	adds	r3, r3, r7
 8011640:	781b      	ldrb	r3, [r3, #0]
 8011642:	1812      	adds	r2, r2, r0
 8011644:	19d2      	adds	r2, r2, r7
 8011646:	3301      	adds	r3, #1
 8011648:	7013      	strb	r3, [r2, #0]

			case 3:
				contenido4 =  RxBuffer_Ble[d];
 801164a:	2352      	movs	r3, #82	@ 0x52
 801164c:	2068      	movs	r0, #104	@ 0x68
 801164e:	181b      	adds	r3, r3, r0
 8011650:	19db      	adds	r3, r3, r7
 8011652:	781a      	ldrb	r2, [r3, #0]
 8011654:	4bb0      	ldr	r3, [pc, #704]	@ (8011918 <graba_bloque_fw+0x490>)
 8011656:	5c9b      	ldrb	r3, [r3, r2]
 8011658:	2190      	movs	r1, #144	@ 0x90
 801165a:	187a      	adds	r2, r7, r1
 801165c:	6013      	str	r3, [r2, #0]
 801165e:	2300      	movs	r3, #0
 8011660:	2694      	movs	r6, #148	@ 0x94
 8011662:	19ba      	adds	r2, r7, r6
 8011664:	6013      	str	r3, [r2, #0]
				contenido4 = contenido4 << 24;
 8011666:	187b      	adds	r3, r7, r1
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	0a1a      	lsrs	r2, r3, #8
 801166c:	19bb      	adds	r3, r7, r6
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	061b      	lsls	r3, r3, #24
 8011672:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011674:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011676:	4313      	orrs	r3, r2
 8011678:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801167a:	187b      	adds	r3, r7, r1
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	061b      	lsls	r3, r3, #24
 8011680:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011682:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011684:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011686:	1879      	adds	r1, r7, r1
 8011688:	600a      	str	r2, [r1, #0]
 801168a:	604b      	str	r3, [r1, #4]
				j++;
 801168c:	2256      	movs	r2, #86	@ 0x56
 801168e:	1813      	adds	r3, r2, r0
 8011690:	19db      	adds	r3, r3, r7
 8011692:	781b      	ldrb	r3, [r3, #0]
 8011694:	1812      	adds	r2, r2, r0
 8011696:	19d2      	adds	r2, r2, r7
 8011698:	3301      	adds	r3, #1
 801169a:	7013      	strb	r3, [r2, #0]

			case 4:
				contenido5 =  RxBuffer_Ble[e];
 801169c:	2351      	movs	r3, #81	@ 0x51
 801169e:	2068      	movs	r0, #104	@ 0x68
 80116a0:	181b      	adds	r3, r3, r0
 80116a2:	19db      	adds	r3, r3, r7
 80116a4:	781a      	ldrb	r2, [r3, #0]
 80116a6:	4b9c      	ldr	r3, [pc, #624]	@ (8011918 <graba_bloque_fw+0x490>)
 80116a8:	5c9b      	ldrb	r3, [r3, r2]
 80116aa:	2188      	movs	r1, #136	@ 0x88
 80116ac:	187a      	adds	r2, r7, r1
 80116ae:	6013      	str	r3, [r2, #0]
 80116b0:	2300      	movs	r3, #0
 80116b2:	228c      	movs	r2, #140	@ 0x8c
 80116b4:	18ba      	adds	r2, r7, r2
 80116b6:	6013      	str	r3, [r2, #0]
				contenido5 = contenido5 << 32;
 80116b8:	187b      	adds	r3, r7, r1
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	001b      	movs	r3, r3
 80116be:	627b      	str	r3, [r7, #36]	@ 0x24
 80116c0:	2300      	movs	r3, #0
 80116c2:	623b      	str	r3, [r7, #32]
 80116c4:	6a3a      	ldr	r2, [r7, #32]
 80116c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c8:	1879      	adds	r1, r7, r1
 80116ca:	600a      	str	r2, [r1, #0]
 80116cc:	604b      	str	r3, [r1, #4]
				j++;
 80116ce:	2256      	movs	r2, #86	@ 0x56
 80116d0:	1813      	adds	r3, r2, r0
 80116d2:	19db      	adds	r3, r3, r7
 80116d4:	781b      	ldrb	r3, [r3, #0]
 80116d6:	1812      	adds	r2, r2, r0
 80116d8:	19d2      	adds	r2, r2, r7
 80116da:	3301      	adds	r3, #1
 80116dc:	7013      	strb	r3, [r2, #0]

			case 5:
				contenido6 = RxBuffer_Ble[f];
 80116de:	2350      	movs	r3, #80	@ 0x50
 80116e0:	2068      	movs	r0, #104	@ 0x68
 80116e2:	181b      	adds	r3, r3, r0
 80116e4:	19db      	adds	r3, r3, r7
 80116e6:	781a      	ldrb	r2, [r3, #0]
 80116e8:	4b8b      	ldr	r3, [pc, #556]	@ (8011918 <graba_bloque_fw+0x490>)
 80116ea:	5c9b      	ldrb	r3, [r3, r2]
 80116ec:	2180      	movs	r1, #128	@ 0x80
 80116ee:	187a      	adds	r2, r7, r1
 80116f0:	6013      	str	r3, [r2, #0]
 80116f2:	2300      	movs	r3, #0
 80116f4:	2284      	movs	r2, #132	@ 0x84
 80116f6:	18ba      	adds	r2, r7, r2
 80116f8:	6013      	str	r3, [r2, #0]
				contenido6 = contenido6 << 40;
 80116fa:	187b      	adds	r3, r7, r1
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	021b      	lsls	r3, r3, #8
 8011700:	61fb      	str	r3, [r7, #28]
 8011702:	2300      	movs	r3, #0
 8011704:	61bb      	str	r3, [r7, #24]
 8011706:	69ba      	ldr	r2, [r7, #24]
 8011708:	69fb      	ldr	r3, [r7, #28]
 801170a:	1879      	adds	r1, r7, r1
 801170c:	600a      	str	r2, [r1, #0]
 801170e:	604b      	str	r3, [r1, #4]
				j++;
 8011710:	2256      	movs	r2, #86	@ 0x56
 8011712:	1813      	adds	r3, r2, r0
 8011714:	19db      	adds	r3, r3, r7
 8011716:	781b      	ldrb	r3, [r3, #0]
 8011718:	1812      	adds	r2, r2, r0
 801171a:	19d2      	adds	r2, r2, r7
 801171c:	3301      	adds	r3, #1
 801171e:	7013      	strb	r3, [r2, #0]

			case 6:
				contenido7 = RxBuffer_Ble[g];
 8011720:	234f      	movs	r3, #79	@ 0x4f
 8011722:	2168      	movs	r1, #104	@ 0x68
 8011724:	185b      	adds	r3, r3, r1
 8011726:	19db      	adds	r3, r3, r7
 8011728:	781a      	ldrb	r2, [r3, #0]
 801172a:	4b7b      	ldr	r3, [pc, #492]	@ (8011918 <graba_bloque_fw+0x490>)
 801172c:	5c9b      	ldrb	r3, [r3, r2]
 801172e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011730:	2300      	movs	r3, #0
 8011732:	67fb      	str	r3, [r7, #124]	@ 0x7c
				contenido7 = contenido7 << 48;
 8011734:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011736:	041b      	lsls	r3, r3, #16
 8011738:	617b      	str	r3, [r7, #20]
 801173a:	2300      	movs	r3, #0
 801173c:	613b      	str	r3, [r7, #16]
 801173e:	693a      	ldr	r2, [r7, #16]
 8011740:	697b      	ldr	r3, [r7, #20]
 8011742:	67ba      	str	r2, [r7, #120]	@ 0x78
 8011744:	67fb      	str	r3, [r7, #124]	@ 0x7c
				j++;
 8011746:	2256      	movs	r2, #86	@ 0x56
 8011748:	1853      	adds	r3, r2, r1
 801174a:	19db      	adds	r3, r3, r7
 801174c:	781b      	ldrb	r3, [r3, #0]
 801174e:	1852      	adds	r2, r2, r1
 8011750:	19d2      	adds	r2, r2, r7
 8011752:	3301      	adds	r3, #1
 8011754:	7013      	strb	r3, [r2, #0]

			case 7:
				contenido8 = RxBuffer_Ble[h];
 8011756:	234e      	movs	r3, #78	@ 0x4e
 8011758:	2268      	movs	r2, #104	@ 0x68
 801175a:	189b      	adds	r3, r3, r2
 801175c:	19db      	adds	r3, r3, r7
 801175e:	781a      	ldrb	r2, [r3, #0]
 8011760:	4b6d      	ldr	r3, [pc, #436]	@ (8011918 <graba_bloque_fw+0x490>)
 8011762:	5c9b      	ldrb	r3, [r3, r2]
 8011764:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011766:	2300      	movs	r3, #0
 8011768:	66fb      	str	r3, [r7, #108]	@ 0x6c
				contenido8 = contenido8 << 56;
 801176a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801176c:	061b      	lsls	r3, r3, #24
 801176e:	60fb      	str	r3, [r7, #12]
 8011770:	2300      	movs	r3, #0
 8011772:	60bb      	str	r3, [r7, #8]
 8011774:	68ba      	ldr	r2, [r7, #8]
 8011776:	68fb      	ldr	r3, [r7, #12]
 8011778:	66ba      	str	r2, [r7, #104]	@ 0x68
 801177a:	66fb      	str	r3, [r7, #108]	@ 0x6c

				buffer_recepcion = contenido1 | contenido2 | contenido3 | contenido4 | contenido5 |contenido6 | contenido7 |contenido8;
 801177c:	23a8      	movs	r3, #168	@ 0xa8
 801177e:	18fb      	adds	r3, r7, r3
 8011780:	681a      	ldr	r2, [r3, #0]
 8011782:	23a0      	movs	r3, #160	@ 0xa0
 8011784:	18fb      	adds	r3, r7, r3
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	431a      	orrs	r2, r3
 801178a:	653a      	str	r2, [r7, #80]	@ 0x50
 801178c:	23ac      	movs	r3, #172	@ 0xac
 801178e:	18fb      	adds	r3, r7, r3
 8011790:	681a      	ldr	r2, [r3, #0]
 8011792:	23a4      	movs	r3, #164	@ 0xa4
 8011794:	18fb      	adds	r3, r7, r3
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	431a      	orrs	r2, r3
 801179a:	657a      	str	r2, [r7, #84]	@ 0x54
 801179c:	2398      	movs	r3, #152	@ 0x98
 801179e:	18fb      	adds	r3, r7, r3
 80117a0:	681b      	ldr	r3, [r3, #0]
 80117a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80117a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80117a6:	0008      	movs	r0, r1
 80117a8:	4318      	orrs	r0, r3
 80117aa:	64b8      	str	r0, [r7, #72]	@ 0x48
 80117ac:	239c      	movs	r3, #156	@ 0x9c
 80117ae:	18fb      	adds	r3, r7, r3
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	431a      	orrs	r2, r3
 80117b4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80117b6:	2390      	movs	r3, #144	@ 0x90
 80117b8:	18fb      	adds	r3, r7, r3
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80117be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80117c0:	0008      	movs	r0, r1
 80117c2:	4318      	orrs	r0, r3
 80117c4:	6438      	str	r0, [r7, #64]	@ 0x40
 80117c6:	2394      	movs	r3, #148	@ 0x94
 80117c8:	18fb      	adds	r3, r7, r3
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	431a      	orrs	r2, r3
 80117ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80117d0:	2388      	movs	r3, #136	@ 0x88
 80117d2:	18fb      	adds	r3, r7, r3
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80117d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80117da:	0008      	movs	r0, r1
 80117dc:	4318      	orrs	r0, r3
 80117de:	63b8      	str	r0, [r7, #56]	@ 0x38
 80117e0:	238c      	movs	r3, #140	@ 0x8c
 80117e2:	18fb      	adds	r3, r7, r3
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	431a      	orrs	r2, r3
 80117e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80117ea:	2380      	movs	r3, #128	@ 0x80
 80117ec:	18fb      	adds	r3, r7, r3
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80117f2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80117f4:	0008      	movs	r0, r1
 80117f6:	4318      	orrs	r0, r3
 80117f8:	6338      	str	r0, [r7, #48]	@ 0x30
 80117fa:	2384      	movs	r3, #132	@ 0x84
 80117fc:	18fb      	adds	r3, r7, r3
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	431a      	orrs	r2, r3
 8011802:	637a      	str	r2, [r7, #52]	@ 0x34
 8011804:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011806:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011808:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801180a:	0008      	movs	r0, r1
 801180c:	4318      	orrs	r0, r3
 801180e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8011810:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011812:	431a      	orrs	r2, r3
 8011814:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011816:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011818:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801181a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801181c:	0008      	movs	r0, r1
 801181e:	4318      	orrs	r0, r3
 8011820:	6038      	str	r0, [r7, #0]
 8011822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011824:	431a      	orrs	r2, r3
 8011826:	607a      	str	r2, [r7, #4]
 8011828:	683a      	ldr	r2, [r7, #0]
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	673a      	str	r2, [r7, #112]	@ 0x70
 801182e:	677b      	str	r3, [r7, #116]	@ 0x74
				while(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, direccion_fw, buffer_recepcion) != HAL_OK);
 8011830:	46c0      	nop			@ (mov r8, r8)
 8011832:	4b3a      	ldr	r3, [pc, #232]	@ (801191c <graba_bloque_fw+0x494>)
 8011834:	6819      	ldr	r1, [r3, #0]
 8011836:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011838:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801183a:	2001      	movs	r0, #1
 801183c:	f001 fb0e 	bl	8012e5c <HAL_FLASH_Program>
 8011840:	1e03      	subs	r3, r0, #0
 8011842:	d1f6      	bne.n	8011832 <graba_bloque_fw+0x3aa>
				//while(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, direccion_fw, buffer_recepcion)!=  HAL_OK);
				//HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, direccion_fw, buffer_recepcion);
				direccion_fw = direccion_fw + 8;
 8011844:	4b35      	ldr	r3, [pc, #212]	@ (801191c <graba_bloque_fw+0x494>)
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	3308      	adds	r3, #8
 801184a:	001a      	movs	r2, r3
 801184c:	4b33      	ldr	r3, [pc, #204]	@ (801191c <graba_bloque_fw+0x494>)
 801184e:	601a      	str	r2, [r3, #0]
				j = 0;
 8011850:	2356      	movs	r3, #86	@ 0x56
 8011852:	2168      	movs	r1, #104	@ 0x68
 8011854:	185b      	adds	r3, r3, r1
 8011856:	19da      	adds	r2, r3, r7
 8011858:	2300      	movs	r3, #0
 801185a:	7013      	strb	r3, [r2, #0]
				a = a + 8;
 801185c:	2355      	movs	r3, #85	@ 0x55
 801185e:	185a      	adds	r2, r3, r1
 8011860:	19d2      	adds	r2, r2, r7
 8011862:	185b      	adds	r3, r3, r1
 8011864:	19db      	adds	r3, r3, r7
 8011866:	781b      	ldrb	r3, [r3, #0]
 8011868:	3308      	adds	r3, #8
 801186a:	7013      	strb	r3, [r2, #0]
				b = b + 8;
 801186c:	2354      	movs	r3, #84	@ 0x54
 801186e:	185a      	adds	r2, r3, r1
 8011870:	19d2      	adds	r2, r2, r7
 8011872:	185b      	adds	r3, r3, r1
 8011874:	19db      	adds	r3, r3, r7
 8011876:	781b      	ldrb	r3, [r3, #0]
 8011878:	3308      	adds	r3, #8
 801187a:	7013      	strb	r3, [r2, #0]
				c = c + 8;
 801187c:	2353      	movs	r3, #83	@ 0x53
 801187e:	185a      	adds	r2, r3, r1
 8011880:	19d2      	adds	r2, r2, r7
 8011882:	185b      	adds	r3, r3, r1
 8011884:	19db      	adds	r3, r3, r7
 8011886:	781b      	ldrb	r3, [r3, #0]
 8011888:	3308      	adds	r3, #8
 801188a:	7013      	strb	r3, [r2, #0]
				d = d + 8;
 801188c:	2352      	movs	r3, #82	@ 0x52
 801188e:	185a      	adds	r2, r3, r1
 8011890:	19d2      	adds	r2, r2, r7
 8011892:	185b      	adds	r3, r3, r1
 8011894:	19db      	adds	r3, r3, r7
 8011896:	781b      	ldrb	r3, [r3, #0]
 8011898:	3308      	adds	r3, #8
 801189a:	7013      	strb	r3, [r2, #0]
				e = e + 8;
 801189c:	2351      	movs	r3, #81	@ 0x51
 801189e:	185a      	adds	r2, r3, r1
 80118a0:	19d2      	adds	r2, r2, r7
 80118a2:	185b      	adds	r3, r3, r1
 80118a4:	19db      	adds	r3, r3, r7
 80118a6:	781b      	ldrb	r3, [r3, #0]
 80118a8:	3308      	adds	r3, #8
 80118aa:	7013      	strb	r3, [r2, #0]
				f = f + 8;
 80118ac:	2350      	movs	r3, #80	@ 0x50
 80118ae:	185a      	adds	r2, r3, r1
 80118b0:	19d2      	adds	r2, r2, r7
 80118b2:	185b      	adds	r3, r3, r1
 80118b4:	19db      	adds	r3, r3, r7
 80118b6:	781b      	ldrb	r3, [r3, #0]
 80118b8:	3308      	adds	r3, #8
 80118ba:	7013      	strb	r3, [r2, #0]
				g = g + 8;
 80118bc:	234f      	movs	r3, #79	@ 0x4f
 80118be:	185a      	adds	r2, r3, r1
 80118c0:	19d2      	adds	r2, r2, r7
 80118c2:	185b      	adds	r3, r3, r1
 80118c4:	19db      	adds	r3, r3, r7
 80118c6:	781b      	ldrb	r3, [r3, #0]
 80118c8:	3308      	adds	r3, #8
 80118ca:	7013      	strb	r3, [r2, #0]
				h = h + 8;
 80118cc:	234e      	movs	r3, #78	@ 0x4e
 80118ce:	185a      	adds	r2, r3, r1
 80118d0:	19d2      	adds	r2, r2, r7
 80118d2:	185b      	adds	r3, r3, r1
 80118d4:	19db      	adds	r3, r3, r7
 80118d6:	781b      	ldrb	r3, [r3, #0]
 80118d8:	3308      	adds	r3, #8
 80118da:	7013      	strb	r3, [r2, #0]
	for(i = 0; i < 16; i++)
 80118dc:	2257      	movs	r2, #87	@ 0x57
 80118de:	2168      	movs	r1, #104	@ 0x68
 80118e0:	1853      	adds	r3, r2, r1
 80118e2:	19db      	adds	r3, r3, r7
 80118e4:	781b      	ldrb	r3, [r3, #0]
 80118e6:	1852      	adds	r2, r2, r1
 80118e8:	19d2      	adds	r2, r2, r7
 80118ea:	3301      	adds	r3, #1
 80118ec:	7013      	strb	r3, [r2, #0]
 80118ee:	2357      	movs	r3, #87	@ 0x57
 80118f0:	2268      	movs	r2, #104	@ 0x68
 80118f2:	189b      	adds	r3, r3, r2
 80118f4:	19db      	adds	r3, r3, r7
 80118f6:	781b      	ldrb	r3, [r3, #0]
 80118f8:	2b0f      	cmp	r3, #15
 80118fa:	d800      	bhi.n	80118fe <graba_bloque_fw+0x476>
 80118fc:	e636      	b.n	801156c <graba_bloque_fw+0xe4>
		}


	}
	while(HAL_FLASH_Lock() != HAL_OK );
 80118fe:	46c0      	nop			@ (mov r8, r8)
 8011900:	f001 fb1e 	bl	8012f40 <HAL_FLASH_Lock>
 8011904:	1e03      	subs	r3, r0, #0
 8011906:	d1fb      	bne.n	8011900 <graba_bloque_fw+0x478>
}
 8011908:	46c0      	nop			@ (mov r8, r8)
 801190a:	46c0      	nop			@ (mov r8, r8)
 801190c:	46bd      	mov	sp, r7
 801190e:	b031      	add	sp, #196	@ 0xc4
 8011910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011912:	46c0      	nop			@ (mov r8, r8)
 8011914:	0801b42c 	.word	0x0801b42c
 8011918:	20000988 	.word	0x20000988
 801191c:	2000027c 	.word	0x2000027c

08011920 <reinicio_valores_act_fw>:

void reinicio_valores_act_fw(void)
{
 8011920:	b580      	push	{r7, lr}
 8011922:	af00      	add	r7, sp, #0
	//Va<riables y contadores necesarios act_fw
	cksum_aux = 0;
 8011924:	4b13      	ldr	r3, [pc, #76]	@ (8011974 <reinicio_valores_act_fw+0x54>)
 8011926:	2200      	movs	r2, #0
 8011928:	601a      	str	r2, [r3, #0]
	cksum_gral_aux = 0;
 801192a:	4b13      	ldr	r3, [pc, #76]	@ (8011978 <reinicio_valores_act_fw+0x58>)
 801192c:	2200      	movs	r2, #0
 801192e:	601a      	str	r2, [r3, #0]
	pagina_borrado = 64;
 8011930:	4b12      	ldr	r3, [pc, #72]	@ (801197c <reinicio_valores_act_fw+0x5c>)
 8011932:	2240      	movs	r2, #64	@ 0x40
 8011934:	601a      	str	r2, [r3, #0]
	direccion_fw = 0x8020000;
 8011936:	4b12      	ldr	r3, [pc, #72]	@ (8011980 <reinicio_valores_act_fw+0x60>)
 8011938:	4a12      	ldr	r2, [pc, #72]	@ (8011984 <reinicio_valores_act_fw+0x64>)
 801193a:	601a      	str	r2, [r3, #0]
	chksum_to_compare = 0;
 801193c:	4b12      	ldr	r3, [pc, #72]	@ (8011988 <reinicio_valores_act_fw+0x68>)
 801193e:	2200      	movs	r2, #0
 8011940:	601a      	str	r2, [r3, #0]
	contador_bloques_fw = 16;
 8011942:	4b12      	ldr	r3, [pc, #72]	@ (801198c <reinicio_valores_act_fw+0x6c>)
 8011944:	2210      	movs	r2, #16
 8011946:	701a      	strb	r2, [r3, #0]


	timeoutRXFw = 0;
 8011948:	4b11      	ldr	r3, [pc, #68]	@ (8011990 <reinicio_valores_act_fw+0x70>)
 801194a:	2200      	movs	r2, #0
 801194c:	801a      	strh	r2, [r3, #0]

	cntByteBlockDATA = 0; 	// clr		cntByteBlockDATA
 801194e:	4b11      	ldr	r3, [pc, #68]	@ (8011994 <reinicio_valores_act_fw+0x74>)
 8011950:	2200      	movs	r2, #0
 8011952:	701a      	strb	r2, [r3, #0]
	cntBlockDATA = 0; 		// clr		cntBlockDATA
 8011954:	4b10      	ldr	r3, [pc, #64]	@ (8011998 <reinicio_valores_act_fw+0x78>)
 8011956:	2200      	movs	r2, #0
 8011958:	701a      	strb	r2, [r3, #0]
	cntByteBlockEVENT = 0; // clr		cntByteBlockEVENT
 801195a:	4b10      	ldr	r3, [pc, #64]	@ (801199c <reinicio_valores_act_fw+0x7c>)
 801195c:	2200      	movs	r2, #0
 801195e:	701a      	strb	r2, [r3, #0]
	cntBlockEVENT = 0;		// clr		cntBlockEVENT
 8011960:	4b0f      	ldr	r3, [pc, #60]	@ (80119a0 <reinicio_valores_act_fw+0x80>)
 8011962:	2200      	movs	r2, #0
 8011964:	701a      	strb	r2, [r3, #0]

	clean_logger();
 8011966:	f000 f81d 	bl	80119a4 <clean_logger>
	clean_buffer();
 801196a:	f7f5 fb99 	bl	80070a0 <clean_buffer>

}
 801196e:	46c0      	nop			@ (mov r8, r8)
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}
 8011974:	20002228 	.word	0x20002228
 8011978:	2000222c 	.word	0x2000222c
 801197c:	20000278 	.word	0x20000278
 8011980:	2000027c 	.word	0x2000027c
 8011984:	08020000 	.word	0x08020000
 8011988:	20002230 	.word	0x20002230
 801198c:	20000280 	.word	0x20000280
 8011990:	200021d8 	.word	0x200021d8
 8011994:	20000e58 	.word	0x20000e58
 8011998:	20000e59 	.word	0x20000e59
 801199c:	20000e5a 	.word	0x20000e5a
 80119a0:	20000e5b 	.word	0x20000e5b

080119a4 <clean_logger>:

void clean_logger(void)
{
 80119a4:	b580      	push	{r7, lr}
 80119a6:	b082      	sub	sp, #8
 80119a8:	af00      	add	r7, sp, #0

	for(uint32_t i = 110; i<126; i++){
 80119aa:	236e      	movs	r3, #110	@ 0x6e
 80119ac:	607b      	str	r3, [r7, #4]
 80119ae:	e006      	b.n	80119be <clean_logger+0x1a>
		erasePage(i);
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	0018      	movs	r0, r3
 80119b4:	f7f0 fe30 	bl	8002618 <erasePage>
	for(uint32_t i = 110; i<126; i++){
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	3301      	adds	r3, #1
 80119bc:	607b      	str	r3, [r7, #4]
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	2b7d      	cmp	r3, #125	@ 0x7d
 80119c2:	d9f5      	bls.n	80119b0 <clean_logger+0xc>
	}
}
 80119c4:	46c0      	nop			@ (mov r8, r8)
 80119c6:	46c0      	nop			@ (mov r8, r8)
 80119c8:	46bd      	mov	sp, r7
 80119ca:	b002      	add	sp, #8
 80119cc:	bd80      	pop	{r7, pc}
	...

080119d0 <voltmetro>:
#include "voltmetro.h"




void voltmetro(void){
 80119d0:	b580      	push	{r7, lr}
 80119d2:	af00      	add	r7, sp, #0

				if(GPIOR0[f_volt]){// BTJT   GPIOR0,#f_volt,voltmetro1    ;Proteccin de voltaje activada?
 80119d4:	4b8b      	ldr	r3, [pc, #556]	@ (8011c04 <voltmetro+0x234>)
 80119d6:	799b      	ldrb	r3, [r3, #6]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d100      	bne.n	80119de <voltmetro+0xe>
 80119dc:	e0fb      	b.n	8011bd6 <voltmetro+0x206>
					goto voltmetro1;
 80119de:	46c0      	nop			@ (mov r8, r8)
				}
				goto fin_voltmetro; // JP     fin_voltmetro    ;NO, Termina el proceso voltmetro

voltmetro1:
				cntvolt++; //		INC    cntvolt          ;Un milisegundo ms
 80119e0:	4b89      	ldr	r3, [pc, #548]	@ (8011c08 <voltmetro+0x238>)
 80119e2:	781b      	ldrb	r3, [r3, #0]
 80119e4:	3301      	adds	r3, #1
 80119e6:	b2da      	uxtb	r2, r3
 80119e8:	4b87      	ldr	r3, [pc, #540]	@ (8011c08 <voltmetro+0x238>)
 80119ea:	701a      	strb	r2, [r3, #0]
				//LD A,cntvolt
				if(cntvolt >= 25){//CP A,#25
 80119ec:	4b86      	ldr	r3, [pc, #536]	@ (8011c08 <voltmetro+0x238>)
 80119ee:	781b      	ldrb	r3, [r3, #0]
 80119f0:	2b18      	cmp	r3, #24
 80119f2:	d800      	bhi.n	80119f6 <voltmetro+0x26>
 80119f4:	e06f      	b.n	8011ad6 <voltmetro+0x106>
					goto adq_muestra; //JRUGE  adq_muestra
 80119f6:	46c0      	nop			@ (mov r8, r8)
				goto verifica_limites; //  jp     verifica_limites ;NO, Realiza comparaciones con el dato anterior



adq_muestra:
				cntvolt = 0; // CLR    cntvolt          ;limpia contador
 80119f8:	4b83      	ldr	r3, [pc, #524]	@ (8011c08 <voltmetro+0x238>)
 80119fa:	2200      	movs	r2, #0
 80119fc:	701a      	strb	r2, [r3, #0]

				wreg = volt_trms;//	mov     wreg,volt_trms   ;Es el voltaje obtenido del proceso de muestreo
 80119fe:	4b83      	ldr	r3, [pc, #524]	@ (8011c0c <voltmetro+0x23c>)
 8011a00:	781a      	ldrb	r2, [r3, #0]
 8011a02:	4b83      	ldr	r3, [pc, #524]	@ (8011c10 <voltmetro+0x240>)
 8011a04:	701a      	strb	r2, [r3, #0]
	                //ld A,wreg
				if(wreg != 0xFF){//cp A,#$FF
 8011a06:	4b82      	ldr	r3, [pc, #520]	@ (8011c10 <voltmetro+0x240>)
 8011a08:	781b      	ldrb	r3, [r3, #0]
 8011a0a:	2bff      	cmp	r3, #255	@ 0xff
 8011a0c:	d10a      	bne.n	8011a24 <voltmetro+0x54>
					goto no_255_dat;//jrne no_255_dat
				}


				//ld A,cm_h255
				if(cm_h255 == 2){//cp A,#2
 8011a0e:	4b81      	ldr	r3, [pc, #516]	@ (8011c14 <voltmetro+0x244>)
 8011a10:	781b      	ldrb	r3, [r3, #0]
 8011a12:	2b02      	cmp	r3, #2
 8011a14:	d019      	beq.n	8011a4a <voltmetro+0x7a>
					goto fail_tvolt;//jreq fail_tvolt
				}
				cm_h255++;//inc	cm_h255
 8011a16:	4b7f      	ldr	r3, [pc, #508]	@ (8011c14 <voltmetro+0x244>)
 8011a18:	781b      	ldrb	r3, [r3, #0]
 8011a1a:	3301      	adds	r3, #1
 8011a1c:	b2da      	uxtb	r2, r3
 8011a1e:	4b7d      	ldr	r3, [pc, #500]	@ (8011c14 <voltmetro+0x244>)
 8011a20:	701a      	strb	r2, [r3, #0]
				goto verifica_limites;//jra verifica_limites;
 8011a22:	e05b      	b.n	8011adc <voltmetro+0x10c>
					goto no_255_dat;//jrne no_255_dat
 8011a24:	46c0      	nop			@ (mov r8, r8)

no_255_dat:
				cm_h255 = 0;//clr cm_h255
 8011a26:	4b7b      	ldr	r3, [pc, #492]	@ (8011c14 <voltmetro+0x244>)
 8011a28:	2200      	movs	r2, #0
 8011a2a:	701a      	strb	r2, [r3, #0]
				//ld	A,wreg
				if(wreg > 50){//cp	A,#50;
 8011a2c:	4b78      	ldr	r3, [pc, #480]	@ (8011c10 <voltmetro+0x240>)
 8011a2e:	781b      	ldrb	r3, [r3, #0]
 8011a30:	2b32      	cmp	r3, #50	@ 0x32
 8011a32:	d82a      	bhi.n	8011a8a <voltmetro+0xba>
					goto carga_muestra_V;//jrugt carga_muestra_V;
				}
				//ld A,cm_lo50
				if(cm_lo50 == 2){//cp A,#2;
 8011a34:	4b78      	ldr	r3, [pc, #480]	@ (8011c18 <voltmetro+0x248>)
 8011a36:	781b      	ldrb	r3, [r3, #0]
 8011a38:	2b02      	cmp	r3, #2
 8011a3a:	d008      	beq.n	8011a4e <voltmetro+0x7e>
					goto fail_tvolt;//jreq fail_tvolt
				}
				cm_lo50++;//inc cm_lo50
 8011a3c:	4b76      	ldr	r3, [pc, #472]	@ (8011c18 <voltmetro+0x248>)
 8011a3e:	781b      	ldrb	r3, [r3, #0]
 8011a40:	3301      	adds	r3, #1
 8011a42:	b2da      	uxtb	r2, r3
 8011a44:	4b74      	ldr	r3, [pc, #464]	@ (8011c18 <voltmetro+0x248>)
 8011a46:	701a      	strb	r2, [r3, #0]
				goto verifica_limites;//jra verifica_limites;
 8011a48:	e048      	b.n	8011adc <voltmetro+0x10c>
					goto fail_tvolt;//jreq fail_tvolt
 8011a4a:	46c0      	nop			@ (mov r8, r8)
 8011a4c:	e000      	b.n	8011a50 <voltmetro+0x80>
					goto fail_tvolt;//jreq fail_tvolt
 8011a4e:	46c0      	nop			@ (mov r8, r8)

fail_tvolt:
bad_value:
				trefst2[f_tvolt] = 0;	//bres		trefst2,#f_tvolt;		no hay error en la tarjeta de medicin de voltaje
 8011a50:	4b72      	ldr	r3, [pc, #456]	@ (8011c1c <voltmetro+0x24c>)
 8011a52:	2200      	movs	r2, #0
 8011a54:	701a      	strb	r2, [r3, #0]
				//ld A,edorefri
				if(edorefri != 1){//cp A,#1
 8011a56:	4b72      	ldr	r3, [pc, #456]	@ (8011c20 <voltmetro+0x250>)
 8011a58:	781b      	ldrb	r3, [r3, #0]
 8011a5a:	2b01      	cmp	r3, #1
 8011a5c:	d103      	bne.n	8011a66 <voltmetro+0x96>
					goto hide_fail_eu;//jrne hide_fail_eu
				}
				trefst2[f_tvolt] = 1;//BitSet(trefst2, f_tvolt);	//bset		trefst2,#f_tvolt;		Indica error en la tarjeta de medicin de voltaje
 8011a5e:	4b6f      	ldr	r3, [pc, #444]	@ (8011c1c <voltmetro+0x24c>)
 8011a60:	2201      	movs	r2, #1
 8011a62:	701a      	strb	r2, [r3, #0]
 8011a64:	e000      	b.n	8011a68 <voltmetro+0x98>
					goto hide_fail_eu;//jrne hide_fail_eu
 8011a66:	46c0      	nop			@ (mov r8, r8)


hide_fail_eu:
				cntmuesv = 0; //clr cntmuesv
 8011a68:	4b6e      	ldr	r3, [pc, #440]	@ (8011c24 <voltmetro+0x254>)
 8011a6a:	2200      	movs	r2, #0
 8011a6c:	701a      	strb	r2, [r3, #0]
				voltl = 115;//mov voltl,#115;
 8011a6e:	4b6e      	ldr	r3, [pc, #440]	@ (8011c28 <voltmetro+0x258>)
 8011a70:	2273      	movs	r2, #115	@ 0x73
 8011a72:	701a      	strb	r2, [r3, #0]
				//ld A,protype;
				if(Plantilla[protype] != 0x02){//cp A,#$02;
 8011a74:	4b6d      	ldr	r3, [pc, #436]	@ (8011c2c <voltmetro+0x25c>)
 8011a76:	2257      	movs	r2, #87	@ 0x57
 8011a78:	5c9b      	ldrb	r3, [r3, r2]
 8011a7a:	2b02      	cmp	r3, #2
 8011a7c:	d103      	bne.n	8011a86 <voltmetro+0xb6>
					goto no_ld_210; // jrne no_ld_210;
				}
				voltl = 210;//mov			voltl,#210;					Carga el promedio de muestras con 210
 8011a7e:	4b6a      	ldr	r3, [pc, #424]	@ (8011c28 <voltmetro+0x258>)
 8011a80:	22d2      	movs	r2, #210	@ 0xd2
 8011a82:	701a      	strb	r2, [r3, #0]
no_ld_210:
				goto verifica_limites; //jra verifica_limites
 8011a84:	e02a      	b.n	8011adc <voltmetro+0x10c>
					goto no_ld_210; // jrne no_ld_210;
 8011a86:	46c0      	nop			@ (mov r8, r8)
				goto verifica_limites; //jra verifica_limites
 8011a88:	e028      	b.n	8011adc <voltmetro+0x10c>
					goto carga_muestra_V;//jrugt carga_muestra_V;
 8011a8a:	46c0      	nop			@ (mov r8, r8)

carga_muestra_V: //************************************************************
				cm_lo50 = 0; //clr cm_lo50;
 8011a8c:	4b62      	ldr	r3, [pc, #392]	@ (8011c18 <voltmetro+0x248>)
 8011a8e:	2200      	movs	r2, #0
 8011a90:	701a      	strb	r2, [r3, #0]
				trefst2[f_tvolt] = 0;//bres		trefst2,#f_tvolt;		no hay error en la tarjeta de medicin de voltaje
 8011a92:	4b62      	ldr	r3, [pc, #392]	@ (8011c1c <voltmetro+0x24c>)
 8011a94:	2200      	movs	r2, #0
 8011a96:	701a      	strb	r2, [r3, #0]
	                    //LD A,XL
	                    //ADD A,cntmuesv
	                	//LD XL,A
	                	//LD A,wreg
	                    //LD (X),A
				voltram[cntmuesv] = wreg;
 8011a98:	4b62      	ldr	r3, [pc, #392]	@ (8011c24 <voltmetro+0x254>)
 8011a9a:	781b      	ldrb	r3, [r3, #0]
 8011a9c:	001a      	movs	r2, r3
 8011a9e:	4b5c      	ldr	r3, [pc, #368]	@ (8011c10 <voltmetro+0x240>)
 8011aa0:	7819      	ldrb	r1, [r3, #0]
 8011aa2:	4b63      	ldr	r3, [pc, #396]	@ (8011c30 <voltmetro+0x260>)
 8011aa4:	5499      	strb	r1, [r3, r2]
				cntmuesv++;//  INC    cntmuesv         ;Una muestra ms, incrementa contador de muestras de voltaje
 8011aa6:	4b5f      	ldr	r3, [pc, #380]	@ (8011c24 <voltmetro+0x254>)
 8011aa8:	781b      	ldrb	r3, [r3, #0]
 8011aaa:	3301      	adds	r3, #1
 8011aac:	b2da      	uxtb	r2, r3
 8011aae:	4b5d      	ldr	r3, [pc, #372]	@ (8011c24 <voltmetro+0x254>)
 8011ab0:	701a      	strb	r2, [r3, #0]
	                    //ld A,cntmuesv
				if(cntmuesv >= 8){//cp A,#8
 8011ab2:	4b5c      	ldr	r3, [pc, #368]	@ (8011c24 <voltmetro+0x254>)
 8011ab4:	781b      	ldrb	r3, [r3, #0]
 8011ab6:	2b07      	cmp	r3, #7
 8011ab8:	d90f      	bls.n	8011ada <voltmetro+0x10a>
					goto promedio;//JRUGE promedio
 8011aba:	46c0      	nop			@ (mov r8, r8)
				}
				goto verifica_limites;//jra verifica_limites
	                    //***********************************************************

promedio:
				cntmuesv = 0;//clr cntmuesv //****************************
 8011abc:	4b59      	ldr	r3, [pc, #356]	@ (8011c24 <voltmetro+0x254>)
 8011abe:	2200      	movs	r2, #0
 8011ac0:	701a      	strb	r2, [r3, #0]
				//LDW X, #voltram
				//call prom8m1b
				voltl = prom8m1b (&voltram[0], 8);//	MOV    voltl,resull     ;Carga el resultado del promedio en su registro
 8011ac2:	4b5b      	ldr	r3, [pc, #364]	@ (8011c30 <voltmetro+0x260>)
 8011ac4:	2108      	movs	r1, #8
 8011ac6:	0018      	movs	r0, r3
 8011ac8:	f7f3 ffa8 	bl	8005a1c <prom8m1b>
 8011acc:	0003      	movs	r3, r0
 8011ace:	b2da      	uxtb	r2, r3
 8011ad0:	4b55      	ldr	r3, [pc, #340]	@ (8011c28 <voltmetro+0x258>)
 8011ad2:	701a      	strb	r2, [r3, #0]
 8011ad4:	e002      	b.n	8011adc <voltmetro+0x10c>
				goto verifica_limites; //  jp     verifica_limites ;NO, Realiza comparaciones con el dato anterior
 8011ad6:	46c0      	nop			@ (mov r8, r8)
 8011ad8:	e000      	b.n	8011adc <voltmetro+0x10c>
				goto verifica_limites;//jra verifica_limites
 8011ada:	46c0      	nop			@ (mov r8, r8)

verifica_limites:

verifica_alto:
				if(trefst[f_hv]){//BTJT trefst,#f_hv,hist_vla
 8011adc:	4b55      	ldr	r3, [pc, #340]	@ (8011c34 <voltmetro+0x264>)
 8011ade:	79db      	ldrb	r3, [r3, #7]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d104      	bne.n	8011aee <voltmetro+0x11e>
					goto hist_vla;
				}
				STM8_A = volt_max;	//	LD     A,volt_max            ;NO, Carga el dato de lmite de alto voltaje
 8011ae4:	4b54      	ldr	r3, [pc, #336]	@ (8011c38 <voltmetro+0x268>)
 8011ae6:	781a      	ldrb	r2, [r3, #0]
 8011ae8:	4b54      	ldr	r3, [pc, #336]	@ (8011c3c <voltmetro+0x26c>)
 8011aea:	701a      	strb	r2, [r3, #0]
				goto comp_vla;//jra comp_vla
 8011aec:	e004      	b.n	8011af8 <voltmetro+0x128>
					goto hist_vla;
 8011aee:	46c0      	nop			@ (mov r8, r8)

hist_vla:		//;-----------------------Falla por ALTO Voltaje activa
				STM8_A = volt_hmax;			 //LD     A,volt_hmax    ;SI, Carga el dato Histeresis Alto para comparar
 8011af0:	4b53      	ldr	r3, [pc, #332]	@ (8011c40 <voltmetro+0x270>)
 8011af2:	781a      	ldrb	r2, [r3, #0]
 8011af4:	4b51      	ldr	r3, [pc, #324]	@ (8011c3c <voltmetro+0x26c>)
 8011af6:	701a      	strb	r2, [r3, #0]

comp_vla:		//;-----------------Compara para verificar voltaje ALTO
				if(STM8_A > voltl ){ //CP A,voltl
 8011af8:	4b50      	ldr	r3, [pc, #320]	@ (8011c3c <voltmetro+0x26c>)
 8011afa:	781a      	ldrb	r2, [r3, #0]
 8011afc:	4b4a      	ldr	r3, [pc, #296]	@ (8011c28 <voltmetro+0x258>)
 8011afe:	781b      	ldrb	r3, [r3, #0]
 8011b00:	429a      	cmp	r2, r3
 8011b02:	d80c      	bhi.n	8011b1e <voltmetro+0x14e>
					goto verifica_bajo;//JRUGT verifica_bajo
				}
voltaje_alto:		//;-----------------------------  Voltaje de lnea ALTO
 8011b04:	46c0      	nop			@ (mov r8, r8)
					if(valfhvl == 0){//cp A,#0						// ;Ha transcurrido el tiempo para validacin de falla
 8011b06:	4b4f      	ldr	r3, [pc, #316]	@ (8011c44 <voltmetro+0x274>)
 8011b08:	781b      	ldrb	r3, [r3, #0]
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d165      	bne.n	8011bda <voltmetro+0x20a>
						goto falla_VLalto;//JREQ falla_VLalto
 8011b0e:	46c0      	nop			@ (mov r8, r8)
					}
					goto fin_voltmetro;//jra fin_voltmetro

falla_VLalto:
				   Bset_Clear_trfst(trefst,trefst,f_hv, f_lv);
 8011b10:	4948      	ldr	r1, [pc, #288]	@ (8011c34 <voltmetro+0x264>)
 8011b12:	4848      	ldr	r0, [pc, #288]	@ (8011c34 <voltmetro+0x264>)
 8011b14:	2306      	movs	r3, #6
 8011b16:	2207      	movs	r2, #7
 8011b18:	f7fb fd70 	bl	800d5fc <Bset_Clear_trfst>
//				   BitSet(trefst,f_hv);		//	BSET   trefst,#f_hv       ;Activa bandera por ALTO VOLTAJE
//				   BitClear(trefst,f_lv); 	//	BRES   trefst,#f_lv       ;Cancela bandera por BAJO VOLTAJE
				   goto tiempo_libfalla;// jra     tiempo_libfalla   ;IMPORTANTE: Carga retardo para liberar falla
 8011b1c:	e02e      	b.n	8011b7c <voltmetro+0x1ac>
					goto verifica_bajo;//JRUGT verifica_bajo
 8011b1e:	46c0      	nop			@ (mov r8, r8)

verifica_bajo:		//;----------------------------  Verifica voltaje BAJO
	               valfhvl =  Plantilla[protval];//MOV    valfhvl,protval
 8011b20:	4b42      	ldr	r3, [pc, #264]	@ (8011c2c <voltmetro+0x25c>)
 8011b22:	2245      	movs	r2, #69	@ 0x45
 8011b24:	5c9a      	ldrb	r2, [r3, r2]
 8011b26:	4b47      	ldr	r3, [pc, #284]	@ (8011c44 <voltmetro+0x274>)
 8011b28:	701a      	strb	r2, [r3, #0]
	               if(edorefri != 1){//  ;		/ En autoprueba deja el led como est.
 8011b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8011c20 <voltmetro+0x250>)
 8011b2c:	781b      	ldrb	r3, [r3, #0]
 8011b2e:	2b01      	cmp	r3, #1
 8011b30:	d103      	bne.n	8011b3a <voltmetro+0x16a>
	            	   goto no_auto_00;//jrne no_auto_00
	               }
	               valfhvl = 2;//MOV    valfhvl,#2
 8011b32:	4b44      	ldr	r3, [pc, #272]	@ (8011c44 <voltmetro+0x274>)
 8011b34:	2202      	movs	r2, #2
 8011b36:	701a      	strb	r2, [r3, #0]
 8011b38:	e000      	b.n	8011b3c <voltmetro+0x16c>
	            	   goto no_auto_00;//jrne no_auto_00
 8011b3a:	46c0      	nop			@ (mov r8, r8)

no_auto_00:
					if(trefst[f_lv]){//BTJT trefst,#f_lv,hist_vlb
 8011b3c:	4b3d      	ldr	r3, [pc, #244]	@ (8011c34 <voltmetro+0x264>)
 8011b3e:	799b      	ldrb	r3, [r3, #6]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d104      	bne.n	8011b4e <voltmetro+0x17e>
						goto hist_vlb; //
					}
					STM8_A = volt_min;		//LD     A,volt_min         ;NO, Carga el dato de lmite de bajo voltaje
 8011b44:	4b40      	ldr	r3, [pc, #256]	@ (8011c48 <voltmetro+0x278>)
 8011b46:	781a      	ldrb	r2, [r3, #0]
 8011b48:	4b3c      	ldr	r3, [pc, #240]	@ (8011c3c <voltmetro+0x26c>)
 8011b4a:	701a      	strb	r2, [r3, #0]
					goto comp_vlb;//  jra     comp_vlb           ;Realiza comparacin con voltaje de lnea bajo
 8011b4c:	e004      	b.n	8011b58 <voltmetro+0x188>
						goto hist_vlb; //
 8011b4e:	46c0      	nop			@ (mov r8, r8)

hist_vlb:			//;--------------------  Falla por BAJO Voltaje activa
					STM8_A = volt_hmin;// LD     A,volt_hmin     ;Carga el dato Histeresis Bajo para comparar
 8011b50:	4b3e      	ldr	r3, [pc, #248]	@ (8011c4c <voltmetro+0x27c>)
 8011b52:	781a      	ldrb	r2, [r3, #0]
 8011b54:	4b39      	ldr	r3, [pc, #228]	@ (8011c3c <voltmetro+0x26c>)
 8011b56:	701a      	strb	r2, [r3, #0]

comp_vlb:			//;--------------  Compara para verificar voltaje BAJO
	               if(STM8_A < voltl ){//cp A,voltl
 8011b58:	4b38      	ldr	r3, [pc, #224]	@ (8011c3c <voltmetro+0x26c>)
 8011b5a:	781a      	ldrb	r2, [r3, #0]
 8011b5c:	4b32      	ldr	r3, [pc, #200]	@ (8011c28 <voltmetro+0x258>)
 8011b5e:	781b      	ldrb	r3, [r3, #0]
 8011b60:	429a      	cmp	r2, r3
 8011b62:	d31d      	bcc.n	8011ba0 <voltmetro+0x1d0>
	            	   goto verifica_rango; //JRULT  verifica_rango
	               }

voltaje_bajo:		//;----------------------------  Voltaje de lnea BAJO
 8011b64:	46c0      	nop			@ (mov r8, r8)
	                //ld A,valflvl;
	                if(valflvl == 0){//cp A,#0
 8011b66:	4b3a      	ldr	r3, [pc, #232]	@ (8011c50 <voltmetro+0x280>)
 8011b68:	781b      	ldrb	r3, [r3, #0]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d137      	bne.n	8011bde <voltmetro+0x20e>
	                	goto falla_VLbajo;//  JREQ   falla_VLbajo       ;SI, Activa Falla por Voltaje de Lnea Bajo
 8011b6e:	46c0      	nop			@ (mov r8, r8)
	                }
					goto fin_voltmetro;// jra     fin_voltmetro      ;NO, Termina el proceso VOLTMETRO

falla_VLbajo:
					Bset_Clear_trfst(trefst,trefst,f_lv,f_hv);
 8011b70:	4930      	ldr	r1, [pc, #192]	@ (8011c34 <voltmetro+0x264>)
 8011b72:	4830      	ldr	r0, [pc, #192]	@ (8011c34 <voltmetro+0x264>)
 8011b74:	2307      	movs	r3, #7
 8011b76:	2206      	movs	r2, #6
 8011b78:	f7fb fd40 	bl	800d5fc <Bset_Clear_trfst>
//					BitSet(trefst,f_lv);// BSET   trefst,#f_lv       ;Activa bandera por BAJO VOLTAJE
//					BitClear(trefst,f_hv);// BRES   trefst,#f_hv       ;Cancela bandera por ALTO VOLTAJE


tiempo_libfalla:		//;-----  15s de retardo para liberar falla por voltaje
					wreg = Plantilla[rangein]; //mov wreg,rangein
 8011b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8011c2c <voltmetro+0x25c>)
 8011b7e:	2263      	movs	r2, #99	@ 0x63
 8011b80:	5c9a      	ldrb	r2, [r3, r2]
 8011b82:	4b23      	ldr	r3, [pc, #140]	@ (8011c10 <voltmetro+0x240>)
 8011b84:	701a      	strb	r2, [r3, #0]
					BaBentre10_math();  //call BaBentre10_math
 8011b86:	f7f4 ff31 	bl	80069ec <BaBentre10_math>
					// retprotl = resull;// mov retprotl,resull
					retproth = (resulh * 256) + resull;//mov retproth,resulh
 8011b8a:	4b32      	ldr	r3, [pc, #200]	@ (8011c54 <voltmetro+0x284>)
 8011b8c:	781b      	ldrb	r3, [r3, #0]
 8011b8e:	021b      	lsls	r3, r3, #8
 8011b90:	b29b      	uxth	r3, r3
 8011b92:	4a31      	ldr	r2, [pc, #196]	@ (8011c58 <voltmetro+0x288>)
 8011b94:	7812      	ldrb	r2, [r2, #0]
 8011b96:	189b      	adds	r3, r3, r2
 8011b98:	b29a      	uxth	r2, r3
 8011b9a:	4b30      	ldr	r3, [pc, #192]	@ (8011c5c <voltmetro+0x28c>)
 8011b9c:	801a      	strh	r2, [r3, #0]
					goto  fin_voltmetro; //jra  fin_voltmetro
 8011b9e:	e021      	b.n	8011be4 <voltmetro+0x214>
	            	   goto verifica_rango; //JRULT  verifica_rango
 8011ba0:	46c0      	nop			@ (mov r8, r8)

verifica_rango:				//;-----------------------------Voltaje dentro de rango
					valflvl = Plantilla[protval]; // MOV    valflvl,protval   ;Refresaca tiempo para validacin de falla BAJO Volt
 8011ba2:	4b22      	ldr	r3, [pc, #136]	@ (8011c2c <voltmetro+0x25c>)
 8011ba4:	2245      	movs	r2, #69	@ 0x45
 8011ba6:	5c9a      	ldrb	r2, [r3, r2]
 8011ba8:	4b29      	ldr	r3, [pc, #164]	@ (8011c50 <voltmetro+0x280>)
 8011baa:	701a      	strb	r2, [r3, #0]
					if(edorefri != 1){//cp A,#1;  / En autoprueba deja el led como est.
 8011bac:	4b1c      	ldr	r3, [pc, #112]	@ (8011c20 <voltmetro+0x250>)
 8011bae:	781b      	ldrb	r3, [r3, #0]
 8011bb0:	2b01      	cmp	r3, #1
 8011bb2:	d103      	bne.n	8011bbc <voltmetro+0x1ec>
						goto no_auto_01;//jrne no_auto_01
					}
					valflvl = 2;//MOV valflvl,#2
 8011bb4:	4b26      	ldr	r3, [pc, #152]	@ (8011c50 <voltmetro+0x280>)
 8011bb6:	2202      	movs	r2, #2
 8011bb8:	701a      	strb	r2, [r3, #0]
 8011bba:	e000      	b.n	8011bbe <voltmetro+0x1ee>
						goto no_auto_01;//jrne no_auto_01
 8011bbc:	46c0      	nop			@ (mov r8, r8)
no_auto_01:
	                //ld A,retprotl;
	                if(retproth == 0){//or A,retproth;
 8011bbe:	4b27      	ldr	r3, [pc, #156]	@ (8011c5c <voltmetro+0x28c>)
 8011bc0:	881b      	ldrh	r3, [r3, #0]
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d10d      	bne.n	8011be2 <voltmetro+0x212>
	                	goto vl_rango; //JREQ vl_rango
 8011bc6:	46c0      	nop			@ (mov r8, r8)
	                }
	                goto fin_voltmetro;//jra     fin_voltmetro     ;NO, Termina el proceso VOLTMETRO
vl_rango:
					Bclear_Clear_trfst(trefst, trefst,f_lv, f_hv);
 8011bc8:	491a      	ldr	r1, [pc, #104]	@ (8011c34 <voltmetro+0x264>)
 8011bca:	481a      	ldr	r0, [pc, #104]	@ (8011c34 <voltmetro+0x264>)
 8011bcc:	2307      	movs	r3, #7
 8011bce:	2206      	movs	r2, #6
 8011bd0:	f7fb fd2f 	bl	800d632 <Bclear_Clear_trfst>
 8011bd4:	e006      	b.n	8011be4 <voltmetro+0x214>
				goto fin_voltmetro; // JP     fin_voltmetro    ;NO, Termina el proceso voltmetro
 8011bd6:	46c0      	nop			@ (mov r8, r8)
 8011bd8:	e004      	b.n	8011be4 <voltmetro+0x214>
					goto fin_voltmetro;//jra fin_voltmetro
 8011bda:	46c0      	nop			@ (mov r8, r8)
 8011bdc:	e002      	b.n	8011be4 <voltmetro+0x214>
					goto fin_voltmetro;// jra     fin_voltmetro      ;NO, Termina el proceso VOLTMETRO
 8011bde:	46c0      	nop			@ (mov r8, r8)
 8011be0:	e000      	b.n	8011be4 <voltmetro+0x214>
	                goto fin_voltmetro;//jra     fin_voltmetro     ;NO, Termina el proceso VOLTMETRO
 8011be2:	46c0      	nop			@ (mov r8, r8)
//					BitClear(trefst, f_lv);// BRES   trefst,#f_lv       ;Voltaje en rango y tiempo transcurrido, cancela
//					BitClear(trefst,f_hv);// BRES   trefst,#f_hv       ;/ banderas de falla por voltaje de lnea

fin_voltmetro:
					if(GPIOR0[f_volt]){//BTJT GPIOR0,#f_volt,fin_voltmetro1		//;Proteccin de voltaje activada?
 8011be4:	4b07      	ldr	r3, [pc, #28]	@ (8011c04 <voltmetro+0x234>)
 8011be6:	799b      	ldrb	r3, [r3, #6]
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d106      	bne.n	8011bfa <voltmetro+0x22a>
						goto fin_voltmetro1;
					}
					Bclear_Clear_trfst(trefst, trefst,f_lv, f_hv);
 8011bec:	4911      	ldr	r1, [pc, #68]	@ (8011c34 <voltmetro+0x264>)
 8011bee:	4811      	ldr	r0, [pc, #68]	@ (8011c34 <voltmetro+0x264>)
 8011bf0:	2307      	movs	r3, #7
 8011bf2:	2206      	movs	r2, #6
 8011bf4:	f7fb fd1d 	bl	800d632 <Bclear_Clear_trfst>
//					BitClear(trefst,f_lv);//BRES   trefst,#f_lv			//;NO hay proteccin de voltaje activada
//					BitClear(trefst, f_hv);//BRES   trefst,#f_hv		//;limpia banderas de falla por voltaje

fin_voltmetro1:
					goto main_voltmetro;//jp main_voltmetro
 8011bf8:	e000      	b.n	8011bfc <voltmetro+0x22c>
						goto fin_voltmetro1;
 8011bfa:	46c0      	nop			@ (mov r8, r8)
					goto main_voltmetro;//jp main_voltmetro
 8011bfc:	46c0      	nop			@ (mov r8, r8)
main_voltmetro:

}
 8011bfe:	46c0      	nop			@ (mov r8, r8)
 8011c00:	46bd      	mov	sp, r7
 8011c02:	bd80      	pop	{r7, pc}
 8011c04:	20000bc0 	.word	0x20000bc0
 8011c08:	20000be8 	.word	0x20000be8
 8011c0c:	20000b38 	.word	0x20000b38
 8011c10:	20000b70 	.word	0x20000b70
 8011c14:	20000c46 	.word	0x20000c46
 8011c18:	20000c45 	.word	0x20000c45
 8011c1c:	20000b9c 	.word	0x20000b9c
 8011c20:	20000bb4 	.word	0x20000bb4
 8011c24:	20000be9 	.word	0x20000be9
 8011c28:	20000bea 	.word	0x20000bea
 8011c2c:	200000b8 	.word	0x200000b8
 8011c30:	20000c88 	.word	0x20000c88
 8011c34:	20000ba4 	.word	0x20000ba4
 8011c38:	20000c3f 	.word	0x20000c3f
 8011c3c:	200008d4 	.word	0x200008d4
 8011c40:	20000c41 	.word	0x20000c41
 8011c44:	20000b8d 	.word	0x20000b8d
 8011c48:	20000c40 	.word	0x20000c40
 8011c4c:	20000c42 	.word	0x20000c42
 8011c50:	20000b8c 	.word	0x20000b8c
 8011c54:	20000b62 	.word	0x20000b62
 8011c58:	20000b63 	.word	0x20000b63
 8011c5c:	20000b84 	.word	0x20000b84

08011c60 <watch>:
int16_t int_tdev_w;
int16_t int_difTempAl_w;
int16_t int_liminal_w;


void watch (void){
 8011c60:	b580      	push	{r7, lr}
 8011c62:	b082      	sub	sp, #8
 8011c64:	af00      	add	r7, sp, #0

//	;--------------------------------------------------------------------------------------------------
//	;							Supervisin falla compresor. (sensor 1 y sensor de corriente)
falla_co:
	if(!trefst2[f_retCo])		//btjf		trefst2,#f_retCo,ask_falla_co;	// se disparo falla ? No, pregunta por condiciones de falla
 8011c66:	4bcc      	ldr	r3, [pc, #816]	@ (8011f98 <watch+0x338>)
 8011c68:	79db      	ldrb	r3, [r3, #7]
 8011c6a:	2201      	movs	r2, #1
 8011c6c:	4053      	eors	r3, r2
 8011c6e:	b2db      	uxtb	r3, r3
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d10a      	bne.n	8011c8a <watch+0x2a>
		goto ask_falla_co;
	GPIOR0[f_comp] = 0;			//bres		GPIOR0,#f_comp;									// Si se disparo la falla manten el compresor apagado.
 8011c74:	4bc9      	ldr	r3, [pc, #804]	@ (8011f9c <watch+0x33c>)
 8011c76:	2200      	movs	r2, #0
 8011c78:	701a      	strb	r2, [r3, #0]
	//ldw			X,timeAlarmRetCo_w
	if(timeAlarmRetCo_w)		//tnzw		X;												// Termin el tiempo de alarma ?
 8011c7a:	4bc9      	ldr	r3, [pc, #804]	@ (8011fa0 <watch+0x340>)
 8011c7c:	881b      	ldrh	r3, [r3, #0]
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d14d      	bne.n	8011d1e <watch+0xbe>
		goto fin_falla_co;					// jrne		fin_falla_co;							// No, sal de rutina
	trefst2[f_retCo] = 0;			//bres		trefst2,#f_retCo;					// termina falla de Co
 8011c82:	4bc5      	ldr	r3, [pc, #788]	@ (8011f98 <watch+0x338>)
 8011c84:	2200      	movs	r2, #0
 8011c86:	71da      	strb	r2, [r3, #7]
	goto fin_falla_co;				//jra			fin_falla_co
 8011c88:	e056      	b.n	8011d38 <watch+0xd8>
		goto ask_falla_co;
 8011c8a:	46c0      	nop			@ (mov r8, r8)

ask_falla_co:
	trefst2[f_retCo] = 0;	//bres		trefst2,#f_retCo;								// limpia bandera de falla de compresor
 8011c8c:	4bc2      	ldr	r3, [pc, #776]	@ (8011f98 <watch+0x338>)
 8011c8e:	2200      	movs	r2, #0
 8011c90:	71da      	strb	r2, [r3, #7]

	if(!GetRegFlagState(Plantilla[numSens], f_senCo))//	btjf		numSens,#f_senCo,fin_falla_co; con sensor de corriente deshabilitado no supervises falla de compresor por temperatura y corriente
 8011c92:	4bc4      	ldr	r3, [pc, #784]	@ (8011fa4 <watch+0x344>)
 8011c94:	2259      	movs	r2, #89	@ 0x59
 8011c96:	5c9b      	ldrb	r3, [r3, r2]
 8011c98:	b25b      	sxtb	r3, r3
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	da41      	bge.n	8011d22 <watch+0xc2>
		goto fin_falla_co;//
	if(trefst[f_sac])	//	btjt		trefst,#f_sac,fin_falla_co;	/
 8011c9e:	4bc2      	ldr	r3, [pc, #776]	@ (8011fa8 <watch+0x348>)
 8011ca0:	781b      	ldrb	r3, [r3, #0]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d13f      	bne.n	8011d26 <watch+0xc6>
		goto fin_falla_co;
	if(trefst[f_saa])	//	btjt		trefst,#f_saa,fin_falla_co;	/ en caso de fallas de sensor no verifiques alarma
 8011ca6:	4bc0      	ldr	r3, [pc, #768]	@ (8011fa8 <watch+0x348>)
 8011ca8:	785b      	ldrb	r3, [r3, #1]
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d13d      	bne.n	8011d2a <watch+0xca>
		goto fin_falla_co;//
	if(portX[rel_co])//	btjf		puertoa,#rel_co,fin_falla_co;	/ El compresor esta encendido? No, no verifiques alarma
 8011cae:	4bbf      	ldr	r3, [pc, #764]	@ (8011fac <watch+0x34c>)
 8011cb0:	781b      	ldrb	r3, [r3, #0]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d13b      	bne.n	8011d2e <watch+0xce>
		goto fin_falla_co;//
	//	ldw			X,tdevl;									// Carga temperatura (sensor 1)
	uint16_t tdevl_W = (uint16_t) ((tdevl << 8) + tdevf);
 8011cb6:	4bbe      	ldr	r3, [pc, #760]	@ (8011fb0 <watch+0x350>)
 8011cb8:	781b      	ldrb	r3, [r3, #0]
 8011cba:	021b      	lsls	r3, r3, #8
 8011cbc:	b29a      	uxth	r2, r3
 8011cbe:	4bbd      	ldr	r3, [pc, #756]	@ (8011fb4 <watch+0x354>)
 8011cc0:	781b      	ldrb	r3, [r3, #0]
 8011cc2:	0019      	movs	r1, r3
 8011cc4:	1d3b      	adds	r3, r7, #4
 8011cc6:	1852      	adds	r2, r2, r1
 8011cc8:	801a      	strh	r2, [r3, #0]
	uint16_t tempRetCo_W = (uint16_t) ((Plantilla[tempRetCo_H] << 8) + Plantilla[tempRetCo_L]);
 8011cca:	4bb6      	ldr	r3, [pc, #728]	@ (8011fa4 <watch+0x344>)
 8011ccc:	7ddb      	ldrb	r3, [r3, #23]
 8011cce:	021b      	lsls	r3, r3, #8
 8011cd0:	b29a      	uxth	r2, r3
 8011cd2:	4bb4      	ldr	r3, [pc, #720]	@ (8011fa4 <watch+0x344>)
 8011cd4:	7e1b      	ldrb	r3, [r3, #24]
 8011cd6:	0019      	movs	r1, r3
 8011cd8:	1cbb      	adds	r3, r7, #2
 8011cda:	1852      	adds	r2, r2, r1
 8011cdc:	801a      	strh	r2, [r3, #0]
	if(tdevl_W < tempRetCo_W)		//	cpw			X,tempRetCo
 8011cde:	1d3a      	adds	r2, r7, #4
 8011ce0:	1cbb      	adds	r3, r7, #2
 8011ce2:	8812      	ldrh	r2, [r2, #0]
 8011ce4:	881b      	ldrh	r3, [r3, #0]
 8011ce6:	429a      	cmp	r2, r3
 8011ce8:	d323      	bcc.n	8011d32 <watch+0xd2>
		goto fin_falla_co;			//	jrult		fin_falla_co;							// temperatura de sensor 1 es menor a latemperatura de falla ? si, termina con bandera de falla en cero
	//
	//	ldw			X,variable_corriente
	if(variable_corriente >= tempRetCo_W)	//	cpw			X,alarmaRetCo
 8011cea:	4bb3      	ldr	r3, [pc, #716]	@ (8011fb8 <watch+0x358>)
 8011cec:	881b      	ldrh	r3, [r3, #0]
 8011cee:	1cba      	adds	r2, r7, #2
 8011cf0:	8812      	ldrh	r2, [r2, #0]
 8011cf2:	429a      	cmp	r2, r3
 8011cf4:	d906      	bls.n	8011d04 <watch+0xa4>
		goto ask_time_falla_co;				//	jruge		ask_time_falla_co;				// corriente es mayor a corriente de falla ? si, pregunt si la corriente estuvo en falla el tiempo suficiente
load_time_falla_co:
 8011cf6:	46c0      	nop			@ (mov r8, r8)
	cntRetCo  = Plantilla[timeRetCo];		//mov			cntRetCo,timeRetCo;				// no, carga tiempo de corriente en falla
 8011cf8:	4baa      	ldr	r3, [pc, #680]	@ (8011fa4 <watch+0x344>)
 8011cfa:	224f      	movs	r2, #79	@ 0x4f
 8011cfc:	5c9a      	ldrb	r2, [r3, r2]
 8011cfe:	4baf      	ldr	r3, [pc, #700]	@ (8011fbc <watch+0x35c>)
 8011d00:	701a      	strb	r2, [r3, #0]
	goto fin_falla_co;// jra			fin_falla_co
 8011d02:	e019      	b.n	8011d38 <watch+0xd8>
		goto ask_time_falla_co;				//	jruge		ask_time_falla_co;				// corriente es mayor a corriente de falla ? si, pregunt si la corriente estuvo en falla el tiempo suficiente
 8011d04:	46c0      	nop			@ (mov r8, r8)
ask_time_falla_co:
	if(cntRetCo)				//tnz			cntRetCo;
 8011d06:	4bad      	ldr	r3, [pc, #692]	@ (8011fbc <watch+0x35c>)
 8011d08:	781b      	ldrb	r3, [r3, #0]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d113      	bne.n	8011d36 <watch+0xd6>
		goto fin_falla_co;		//jrne		fin_falla_co;							// la corriente en falla ya duro el tiempo suficiente para entrar en falla ? no, aun no indiques falla.

	trefst2[f_retCo] = 1;		// bset		trefst2,#f_retCo;					// indica falla de compresor
 8011d0e:	4ba2      	ldr	r3, [pc, #648]	@ (8011f98 <watch+0x338>)
 8011d10:	2201      	movs	r2, #1
 8011d12:	71da      	strb	r2, [r3, #7]
	//ldw			X,#600;										// carga tiempo que va durar la falla en segundos (600 = 10min)
	timeAlarmRetCo_w = 600;		//ldw			timeAlarmRetCo_w,X
 8011d14:	4ba2      	ldr	r3, [pc, #648]	@ (8011fa0 <watch+0x340>)
 8011d16:	2296      	movs	r2, #150	@ 0x96
 8011d18:	0092      	lsls	r2, r2, #2
 8011d1a:	801a      	strh	r2, [r3, #0]
 8011d1c:	e00c      	b.n	8011d38 <watch+0xd8>
		goto fin_falla_co;					// jrne		fin_falla_co;							// No, sal de rutina
 8011d1e:	46c0      	nop			@ (mov r8, r8)
 8011d20:	e00a      	b.n	8011d38 <watch+0xd8>
		goto fin_falla_co;//
 8011d22:	46c0      	nop			@ (mov r8, r8)
 8011d24:	e008      	b.n	8011d38 <watch+0xd8>
		goto fin_falla_co;
 8011d26:	46c0      	nop			@ (mov r8, r8)
 8011d28:	e006      	b.n	8011d38 <watch+0xd8>
		goto fin_falla_co;//
 8011d2a:	46c0      	nop			@ (mov r8, r8)
 8011d2c:	e004      	b.n	8011d38 <watch+0xd8>
		goto fin_falla_co;//
 8011d2e:	46c0      	nop			@ (mov r8, r8)
 8011d30:	e002      	b.n	8011d38 <watch+0xd8>
		goto fin_falla_co;			//	jrult		fin_falla_co;							// temperatura de sensor 1 es menor a latemperatura de falla ? si, termina con bandera de falla en cero
 8011d32:	46c0      	nop			@ (mov r8, r8)
 8011d34:	e000      	b.n	8011d38 <watch+0xd8>
		goto fin_falla_co;		//jrne		fin_falla_co;							// la corriente en falla ya duro el tiempo suficiente para entrar en falla ? no, aun no indiques falla.
 8011d36:	46c0      	nop			@ (mov r8, r8)
//	;--------------------------------------------------------------------------------------------------
//	;							Supervisin falla inyecin. (sensor 3)
//	;--------------------------------------------------------------------------------------------------

falla_iny:
	trefst[f_iny] = 0;		//	bres		trefst,#f_iny;								// limpia bandera de falla de inyeccin
 8011d38:	4b9b      	ldr	r3, [pc, #620]	@ (8011fa8 <watch+0x348>)
 8011d3a:	2200      	movs	r2, #0
 8011d3c:	715a      	strb	r2, [r3, #5]
	//
	if(!GetRegFlagState(Plantilla[numSens], f_sen3))	//	btjf		numSens,#f_sen3,fin_falla_iny; / si el sensor 3 est deshabilitado no supervises falla de inyeccin
 8011d3e:	4b99      	ldr	r3, [pc, #612]	@ (8011fa4 <watch+0x344>)
 8011d40:	2259      	movs	r2, #89	@ 0x59
 8011d42:	5c9b      	ldrb	r3, [r3, r2]
 8011d44:	001a      	movs	r2, r3
 8011d46:	2304      	movs	r3, #4
 8011d48:	4013      	ands	r3, r2
 8011d4a:	d01c      	beq.n	8011d86 <watch+0x126>
		goto fin_falla_iny;//
	if(trefst2[f_s3short])//	btjt		trefst2,#,fin_falla_iny;	Si hay alguna falla con el sensor de inyeccin no ejecutes falla de inyeccin
 8011d4c:	4b92      	ldr	r3, [pc, #584]	@ (8011f98 <watch+0x338>)
 8011d4e:	791b      	ldrb	r3, [r3, #4]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d11a      	bne.n	8011d8a <watch+0x12a>
		goto fin_falla_iny;
	if(trefst2[f_s3open])	//	btjt		trefst2,#f_s3open,fin_falla_iny
 8011d54:	4b90      	ldr	r3, [pc, #576]	@ (8011f98 <watch+0x338>)
 8011d56:	795b      	ldrb	r3, [r3, #5]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d118      	bne.n	8011d8e <watch+0x12e>
		goto fin_falla_iny;
		//
	//	ldw			X,tret_w;									// Carga temperatura de Inyeccin (sensor 3)
	uint16_t alarmaIny =  (uint16_t) ((Plantilla[alarmaIny_H] << 8) + Plantilla[alarmaIny_L]);
 8011d5c:	4b91      	ldr	r3, [pc, #580]	@ (8011fa4 <watch+0x344>)
 8011d5e:	7fdb      	ldrb	r3, [r3, #31]
 8011d60:	021b      	lsls	r3, r3, #8
 8011d62:	b29a      	uxth	r2, r3
 8011d64:	4b8f      	ldr	r3, [pc, #572]	@ (8011fa4 <watch+0x344>)
 8011d66:	2120      	movs	r1, #32
 8011d68:	5c5b      	ldrb	r3, [r3, r1]
 8011d6a:	0019      	movs	r1, r3
 8011d6c:	003b      	movs	r3, r7
 8011d6e:	1852      	adds	r2, r2, r1
 8011d70:	801a      	strh	r2, [r3, #0]
	if(tret_w < alarmaIny)		//	cpw			X,alarmaIny
 8011d72:	4b93      	ldr	r3, [pc, #588]	@ (8011fc0 <watch+0x360>)
 8011d74:	881b      	ldrh	r3, [r3, #0]
 8011d76:	003a      	movs	r2, r7
 8011d78:	8812      	ldrh	r2, [r2, #0]
 8011d7a:	429a      	cmp	r2, r3
 8011d7c:	d809      	bhi.n	8011d92 <watch+0x132>
		goto fin_falla_iny;		//	jrult		fin_falla_iny;						// temperatura de inyeccin es menor a temperatura de falla ? S, termina con bandera de falla en cero
	trefst[f_iny] = 1;			//	bset		trefst,#f_iny;								// limpia bandera de falla de inyeccin
 8011d7e:	4b8a      	ldr	r3, [pc, #552]	@ (8011fa8 <watch+0x348>)
 8011d80:	2201      	movs	r2, #1
 8011d82:	715a      	strb	r2, [r3, #5]
 8011d84:	e006      	b.n	8011d94 <watch+0x134>
		goto fin_falla_iny;//
 8011d86:	46c0      	nop			@ (mov r8, r8)
 8011d88:	e004      	b.n	8011d94 <watch+0x134>
		goto fin_falla_iny;
 8011d8a:	46c0      	nop			@ (mov r8, r8)
 8011d8c:	e002      	b.n	8011d94 <watch+0x134>
		goto fin_falla_iny;
 8011d8e:	46c0      	nop			@ (mov r8, r8)
 8011d90:	e000      	b.n	8011d94 <watch+0x134>
		goto fin_falla_iny;		//	jrult		fin_falla_iny;						// temperatura de inyeccin es menor a temperatura de falla ? S, termina con bandera de falla en cero
 8011d92:	46c0      	nop			@ (mov r8, r8)
//;------------------------------------------------------------------------------------------------------------------
//;							supervicion de timeout token wifi - ble
//;------------------------------------------------------------------------------------------------------------------
			//ldw		X,timeoutTBLE;					/ No,checa time out
			//cpw		X,#1;
			if(timeoutTBLE == 1)//jreq	resetComMod;					/
 8011d94:	4b8b      	ldr	r3, [pc, #556]	@ (8011fc4 <watch+0x364>)
 8011d96:	881b      	ldrh	r3, [r3, #0]
 8011d98:	2b01      	cmp	r3, #1
 8011d9a:	d004      	beq.n	8011da6 <watch+0x146>
				goto resetComMod;
			//ldw		X,timeoutTWF;					/ No,checa time out
			//cpw		X,#1;
			if(timeoutTWF != 1)//jrne	fallas_temp;					/ No, contina
 8011d9c:	4b8a      	ldr	r3, [pc, #552]	@ (8011fc8 <watch+0x368>)
 8011d9e:	881b      	ldrh	r3, [r3, #0]
 8011da0:	2b01      	cmp	r3, #1
 8011da2:	d149      	bne.n	8011e38 <watch+0x1d8>
				goto fallas_temp;
resetComMod:
 8011da4:	e000      	b.n	8011da8 <watch+0x148>
				goto resetComMod;
 8011da6:	46c0      	nop			@ (mov r8, r8)
			timeTxTBLE = 20;	//mov		timeTxTBLE,#20
 8011da8:	4b88      	ldr	r3, [pc, #544]	@ (8011fcc <watch+0x36c>)
 8011daa:	2214      	movs	r2, #20
 8011dac:	701a      	strb	r2, [r3, #0]
			flagsTX2[2] =0;		//bres	flagsTX2,#2;					/ s, cancela bandera de token recibido
 8011dae:	4b88      	ldr	r3, [pc, #544]	@ (8011fd0 <watch+0x370>)
 8011db0:	2200      	movs	r2, #0
 8011db2:	709a      	strb	r2, [r3, #2]
			//ldw		X,#300;
			timeoutTBLE = 300;	//ldw		timeoutTBLE,X;					/ carga time out de Token BLE (5 min)
 8011db4:	4b83      	ldr	r3, [pc, #524]	@ (8011fc4 <watch+0x364>)
 8011db6:	2296      	movs	r2, #150	@ 0x96
 8011db8:	0052      	lsls	r2, r2, #1
 8011dba:	801a      	strh	r2, [r3, #0]

			timeTxTWF = 30;			//mov		timeTxTWF,#30
 8011dbc:	4b85      	ldr	r3, [pc, #532]	@ (8011fd4 <watch+0x374>)
 8011dbe:	221e      	movs	r2, #30
 8011dc0:	701a      	strb	r2, [r3, #0]
			flagsTX2 [1] = 0; 		//bres	flagsTX2,#1;					/ s, cancela bandera de token recibido
 8011dc2:	4b83      	ldr	r3, [pc, #524]	@ (8011fd0 <watch+0x370>)
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	705a      	strb	r2, [r3, #1]
			timeRstBLE = 5;			//mov		timeRstBLE,#5;				/ carga 5 segundos de apagado para BLE (reinicia el modulo wifi)
 8011dc8:	4b83      	ldr	r3, [pc, #524]	@ (8011fd8 <watch+0x378>)
 8011dca:	2205      	movs	r2, #5
 8011dcc:	701a      	strb	r2, [r3, #0]
			//ldw		X,#300;
			timeoutTWF = 300;		//ldw		timeoutTWF,X;					/ carga time out de Token (5 min)
 8011dce:	4b7e      	ldr	r3, [pc, #504]	@ (8011fc8 <watch+0x368>)
 8011dd0:	2296      	movs	r2, #150	@ 0x96
 8011dd2:	0052      	lsls	r2, r2, #1
 8011dd4:	801a      	strh	r2, [r3, #0]
			keyTx = 0;				//clr		keyTx  ;// en caso de desconexion cancela toda transmisin
 8011dd6:	4b81      	ldr	r3, [pc, #516]	@ (8011fdc <watch+0x37c>)
 8011dd8:	2200      	movs	r2, #0
 8011dda:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=0; i<8; i++){
 8011ddc:	1dfb      	adds	r3, r7, #7
 8011dde:	2200      	movs	r2, #0
 8011de0:	701a      	strb	r2, [r3, #0]
 8011de2:	e01e      	b.n	8011e22 <watch+0x1c2>
				flagsTX[i] = 0;		//clr		flagsTX
 8011de4:	1dfb      	adds	r3, r7, #7
 8011de6:	781b      	ldrb	r3, [r3, #0]
 8011de8:	4a7d      	ldr	r2, [pc, #500]	@ (8011fe0 <watch+0x380>)
 8011dea:	2100      	movs	r1, #0
 8011dec:	54d1      	strb	r1, [r2, r3]
				if(flagsRxFirm[0])
 8011dee:	4b7d      	ldr	r3, [pc, #500]	@ (8011fe4 <watch+0x384>)
 8011df0:	781b      	ldrb	r3, [r3, #0]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d001      	beq.n	8011dfa <watch+0x19a>
					reinicio_valores_act_fw();
 8011df6:	f7ff fd93 	bl	8011920 <reinicio_valores_act_fw>
				flagsRxFirm[i]= 0;	//clr		flagsRxFirm
 8011dfa:	1dfb      	adds	r3, r7, #7
 8011dfc:	781b      	ldrb	r3, [r3, #0]
 8011dfe:	4a79      	ldr	r2, [pc, #484]	@ (8011fe4 <watch+0x384>)
 8011e00:	2100      	movs	r1, #0
 8011e02:	54d1      	strb	r1, [r2, r3]
				flagsTxControl[i] = 0; // clr		flagsTxControl
 8011e04:	1dfb      	adds	r3, r7, #7
 8011e06:	781b      	ldrb	r3, [r3, #0]
 8011e08:	4a77      	ldr	r2, [pc, #476]	@ (8011fe8 <watch+0x388>)
 8011e0a:	2100      	movs	r1, #0
 8011e0c:	54d1      	strb	r1, [r2, r3]
				flagsWIFI[i] = 0; 		//clr		flagsWIFI
 8011e0e:	1dfb      	adds	r3, r7, #7
 8011e10:	781b      	ldrb	r3, [r3, #0]
 8011e12:	4a76      	ldr	r2, [pc, #472]	@ (8011fec <watch+0x38c>)
 8011e14:	2100      	movs	r1, #0
 8011e16:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i=0; i<8; i++){
 8011e18:	1dfb      	adds	r3, r7, #7
 8011e1a:	781a      	ldrb	r2, [r3, #0]
 8011e1c:	1dfb      	adds	r3, r7, #7
 8011e1e:	3201      	adds	r2, #1
 8011e20:	701a      	strb	r2, [r3, #0]
 8011e22:	1dfb      	adds	r3, r7, #7
 8011e24:	781b      	ldrb	r3, [r3, #0]
 8011e26:	2b07      	cmp	r3, #7
 8011e28:	d9dc      	bls.n	8011de4 <watch+0x184>
			}


			flagsLogger[4] = 0;			//bres	flagsLogger,#4;				// permite loggeo de eventos
 8011e2a:	4b71      	ldr	r3, [pc, #452]	@ (8011ff0 <watch+0x390>)
 8011e2c:	2200      	movs	r2, #0
 8011e2e:	711a      	strb	r2, [r3, #4]
			flagsLogger[5] = 0;			//bres	flagsLogger,#5;				// permite loggeo de datos
 8011e30:	4b6f      	ldr	r3, [pc, #444]	@ (8011ff0 <watch+0x390>)
 8011e32:	2200      	movs	r2, #0
 8011e34:	715a      	strb	r2, [r3, #5]
 8011e36:	e000      	b.n	8011e3a <watch+0x1da>
				goto fallas_temp;
 8011e38:	46c0      	nop			@ (mov r8, r8)


//;------------------------------------------------------------------------------------------------------------------
fallas_temp:

	if(trefst[f_sac])	//btjt		trefst,#f_sac,noAlarmTemp;	/
 8011e3a:	4b5b      	ldr	r3, [pc, #364]	@ (8011fa8 <watch+0x348>)
 8011e3c:	781b      	ldrb	r3, [r3, #0]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d107      	bne.n	8011e52 <watch+0x1f2>
		goto noAlarmTemp;
	if(!trefst[f_saa])	//btjf		trefst,#f_saa,tempAmbHiAlarm;	/ en caso de fallas de sensor no verifiques alarmas de temperatura
 8011e42:	4b59      	ldr	r3, [pc, #356]	@ (8011fa8 <watch+0x348>)
 8011e44:	785b      	ldrb	r3, [r3, #1]
 8011e46:	2201      	movs	r2, #1
 8011e48:	4053      	eors	r3, r2
 8011e4a:	b2db      	uxtb	r3, r3
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d108      	bne.n	8011e62 <watch+0x202>
		goto tempAmbHiAlarm;
noAlarmTemp:
 8011e50:	e000      	b.n	8011e54 <watch+0x1f4>
		goto noAlarmTemp;
 8011e52:	46c0      	nop			@ (mov r8, r8)
	trefst2[f_ambLo] = 0;		//bres		trefst2,#f_ambLo
 8011e54:	4b50      	ldr	r3, [pc, #320]	@ (8011f98 <watch+0x338>)
 8011e56:	2200      	movs	r2, #0
 8011e58:	70da      	strb	r2, [r3, #3]
	trefst2[f_ambHi] = 0;		//bres		trefst2,#f_ambHi
 8011e5a:	4b4f      	ldr	r3, [pc, #316]	@ (8011f98 <watch+0x338>)
 8011e5c:	2200      	movs	r2, #0
 8011e5e:	709a      	strb	r2, [r3, #2]
	goto tempAlarmFin;			//jra			tempAlarmFin
 8011e60:	e06e      	b.n	8011f40 <watch+0x2e0>
		goto tempAmbHiAlarm;
 8011e62:	46c0      	nop			@ (mov r8, r8)

tempAmbHiAlarm:
	//ldw			X,limsual_w;
	int_limsual_w = (int16_t)((Plantilla[limsual_H] << 8) + Plantilla[limsual_L]);
 8011e64:	4b4f      	ldr	r3, [pc, #316]	@ (8011fa4 <watch+0x344>)
 8011e66:	222d      	movs	r2, #45	@ 0x2d
 8011e68:	5c9b      	ldrb	r3, [r3, r2]
 8011e6a:	021b      	lsls	r3, r3, #8
 8011e6c:	b29b      	uxth	r3, r3
 8011e6e:	4a4d      	ldr	r2, [pc, #308]	@ (8011fa4 <watch+0x344>)
 8011e70:	212e      	movs	r1, #46	@ 0x2e
 8011e72:	5c52      	ldrb	r2, [r2, r1]
 8011e74:	189b      	adds	r3, r3, r2
 8011e76:	b29b      	uxth	r3, r3
 8011e78:	b21a      	sxth	r2, r3
 8011e7a:	4b5e      	ldr	r3, [pc, #376]	@ (8011ff4 <watch+0x394>)
 8011e7c:	801a      	strh	r2, [r3, #0]
	int_tdev_w = (int16_t)((tdevl << 8) + tdevf);
 8011e7e:	4b4c      	ldr	r3, [pc, #304]	@ (8011fb0 <watch+0x350>)
 8011e80:	781b      	ldrb	r3, [r3, #0]
 8011e82:	021b      	lsls	r3, r3, #8
 8011e84:	b29b      	uxth	r3, r3
 8011e86:	4a4b      	ldr	r2, [pc, #300]	@ (8011fb4 <watch+0x354>)
 8011e88:	7812      	ldrb	r2, [r2, #0]
 8011e8a:	189b      	adds	r3, r3, r2
 8011e8c:	b29b      	uxth	r3, r3
 8011e8e:	b21a      	sxth	r2, r3
 8011e90:	4b59      	ldr	r3, [pc, #356]	@ (8011ff8 <watch+0x398>)
 8011e92:	801a      	strh	r2, [r3, #0]
	//cpw			X,tdevl
	if(int_limsual_w > int_tdev_w) //jrsgt		HiAlarmHist
 8011e94:	4b57      	ldr	r3, [pc, #348]	@ (8011ff4 <watch+0x394>)
 8011e96:	2200      	movs	r2, #0
 8011e98:	5e9a      	ldrsh	r2, [r3, r2]
 8011e9a:	4b57      	ldr	r3, [pc, #348]	@ (8011ff8 <watch+0x398>)
 8011e9c:	2100      	movs	r1, #0
 8011e9e:	5e5b      	ldrsh	r3, [r3, r1]
 8011ea0:	429a      	cmp	r2, r3
 8011ea2:	dd1e      	ble.n	8011ee2 <watch+0x282>
		goto HiAlarmHist;
 8011ea4:	46c0      	nop			@ (mov r8, r8)
	goto tempAmbLoAlarm;			//jra			tempAmbLoAlarm

HiAlarmHist:
	int_difTempAl_w = (int16_t)((Plantilla[difTempAl_H] << 8) + Plantilla[difTempAl_L]);
 8011ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8011fa4 <watch+0x344>)
 8011ea8:	2231      	movs	r2, #49	@ 0x31
 8011eaa:	5c9b      	ldrb	r3, [r3, r2]
 8011eac:	021b      	lsls	r3, r3, #8
 8011eae:	b29b      	uxth	r3, r3
 8011eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8011fa4 <watch+0x344>)
 8011eb2:	2132      	movs	r1, #50	@ 0x32
 8011eb4:	5c52      	ldrb	r2, [r2, r1]
 8011eb6:	189b      	adds	r3, r3, r2
 8011eb8:	b29b      	uxth	r3, r3
 8011eba:	b21a      	sxth	r2, r3
 8011ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8011ffc <watch+0x39c>)
 8011ebe:	801a      	strh	r2, [r3, #0]
	//subw		X,difTempAl
	//cpw			X,tdevl
	if((int_limsual_w - int_difTempAl_w) < int_tdev_w)//jrslt		tempAmbLoAlarm
 8011ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8011ff4 <watch+0x394>)
 8011ec2:	2200      	movs	r2, #0
 8011ec4:	5e9b      	ldrsh	r3, [r3, r2]
 8011ec6:	001a      	movs	r2, r3
 8011ec8:	4b4c      	ldr	r3, [pc, #304]	@ (8011ffc <watch+0x39c>)
 8011eca:	2100      	movs	r1, #0
 8011ecc:	5e5b      	ldrsh	r3, [r3, r1]
 8011ece:	1ad3      	subs	r3, r2, r3
 8011ed0:	4a49      	ldr	r2, [pc, #292]	@ (8011ff8 <watch+0x398>)
 8011ed2:	2100      	movs	r1, #0
 8011ed4:	5e52      	ldrsh	r2, [r2, r1]
 8011ed6:	4293      	cmp	r3, r2
 8011ed8:	db05      	blt.n	8011ee6 <watch+0x286>
		goto tempAmbLoAlarm;
	trefst2[f_ambHi] = 0;		//bres		trefst2,#f_ambHi
 8011eda:	4b2f      	ldr	r3, [pc, #188]	@ (8011f98 <watch+0x338>)
 8011edc:	2200      	movs	r2, #0
 8011ede:	709a      	strb	r2, [r3, #2]
 8011ee0:	e002      	b.n	8011ee8 <watch+0x288>
	goto tempAmbLoAlarm;			//jra			tempAmbLoAlarm
 8011ee2:	46c0      	nop			@ (mov r8, r8)
 8011ee4:	e000      	b.n	8011ee8 <watch+0x288>
		goto tempAmbLoAlarm;
 8011ee6:	46c0      	nop			@ (mov r8, r8)

tempAmbLoAlarm:
	int_liminal_w = (int16_t)((Plantilla[liminal_H] << 8) + Plantilla[liminal_L]);//	ldw			X,liminal_w;
 8011ee8:	4b2e      	ldr	r3, [pc, #184]	@ (8011fa4 <watch+0x344>)
 8011eea:	222f      	movs	r2, #47	@ 0x2f
 8011eec:	5c9b      	ldrb	r3, [r3, r2]
 8011eee:	021b      	lsls	r3, r3, #8
 8011ef0:	b29b      	uxth	r3, r3
 8011ef2:	4a2c      	ldr	r2, [pc, #176]	@ (8011fa4 <watch+0x344>)
 8011ef4:	2130      	movs	r1, #48	@ 0x30
 8011ef6:	5c52      	ldrb	r2, [r2, r1]
 8011ef8:	189b      	adds	r3, r3, r2
 8011efa:	b29b      	uxth	r3, r3
 8011efc:	b21a      	sxth	r2, r3
 8011efe:	4b40      	ldr	r3, [pc, #256]	@ (8012000 <watch+0x3a0>)
 8011f00:	801a      	strh	r2, [r3, #0]
	//	cpw			X,tdevl
	if(int_liminal_w < int_tdev_w)	//	jrslt		LoAlarmHist
 8011f02:	4b3f      	ldr	r3, [pc, #252]	@ (8012000 <watch+0x3a0>)
 8011f04:	2200      	movs	r2, #0
 8011f06:	5e9a      	ldrsh	r2, [r3, r2]
 8011f08:	4b3b      	ldr	r3, [pc, #236]	@ (8011ff8 <watch+0x398>)
 8011f0a:	2100      	movs	r1, #0
 8011f0c:	5e5b      	ldrsh	r3, [r3, r1]
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	db03      	blt.n	8011f1a <watch+0x2ba>
		goto LoAlarmHist;
	trefst2[f_ambLo] = 1;	//	bset		trefst2,#f_ambLo
 8011f12:	4b21      	ldr	r3, [pc, #132]	@ (8011f98 <watch+0x338>)
 8011f14:	2201      	movs	r2, #1
 8011f16:	70da      	strb	r2, [r3, #3]
	goto tempAlarmFin;		//	jra			tempAlarmFin
 8011f18:	e012      	b.n	8011f40 <watch+0x2e0>
		goto LoAlarmHist;
 8011f1a:	46c0      	nop			@ (mov r8, r8)
LoAlarmHist:
	//addw		X,difTempAl
	//	cpw			X,tdevl
	if((int_liminal_w + int_difTempAl_w) > int_tdev_w)//	jrsgt		tempAlarmFin
 8011f1c:	4b38      	ldr	r3, [pc, #224]	@ (8012000 <watch+0x3a0>)
 8011f1e:	2200      	movs	r2, #0
 8011f20:	5e9b      	ldrsh	r3, [r3, r2]
 8011f22:	001a      	movs	r2, r3
 8011f24:	4b35      	ldr	r3, [pc, #212]	@ (8011ffc <watch+0x39c>)
 8011f26:	2100      	movs	r1, #0
 8011f28:	5e5b      	ldrsh	r3, [r3, r1]
 8011f2a:	18d3      	adds	r3, r2, r3
 8011f2c:	4a32      	ldr	r2, [pc, #200]	@ (8011ff8 <watch+0x398>)
 8011f2e:	2100      	movs	r1, #0
 8011f30:	5e52      	ldrsh	r2, [r2, r1]
 8011f32:	4293      	cmp	r3, r2
 8011f34:	dc03      	bgt.n	8011f3e <watch+0x2de>
		goto tempAlarmFin;
	trefst2[f_ambLo] = 0;	//	bres		trefst2,#f_ambLo
 8011f36:	4b18      	ldr	r3, [pc, #96]	@ (8011f98 <watch+0x338>)
 8011f38:	2200      	movs	r2, #0
 8011f3a:	70da      	strb	r2, [r3, #3]
 8011f3c:	e000      	b.n	8011f40 <watch+0x2e0>
		goto tempAlarmFin;
 8011f3e:	46c0      	nop			@ (mov r8, r8)
	// call		mcuset	;			/ Refresca los valores de los registros IO que no deben cambiar
	//SIM	;					/ Deshabilita interrupciones

	//call		param2eeprom

	memodriver();	//call		memodriver	;		/ Refresca los parmetros de operacin del refrigerador uno a la vez cada ms
 8011f40:	f7f5 fc12 	bl	8007768 <memodriver>

	if(!flagsb[f_excom])// btjf		flagsb,#f_excom,no_rstdpy
 8011f44:	4b2f      	ldr	r3, [pc, #188]	@ (8012004 <watch+0x3a4>)
 8011f46:	79db      	ldrb	r3, [r3, #7]
 8011f48:	2201      	movs	r2, #1
 8011f4a:	4053      	eors	r3, r2
 8011f4c:	b2db      	uxtb	r3, r3
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d10b      	bne.n	8011f6a <watch+0x30a>
		goto no_rstdpy;

	//tnz			cnt_ecom
	if(cnt_ecom)		//jrne		watch00
 8011f52:	4b2d      	ldr	r3, [pc, #180]	@ (8012008 <watch+0x3a8>)
 8011f54:	781b      	ldrb	r3, [r3, #0]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d10f      	bne.n	8011f7a <watch+0x31a>
		goto watch00;

	portX[dp_sw] = 0; 	//	bres		puertob,#dp_sw                  ;21/08 comentado pruebas    RM_20220622    Para que resetee la alimentacin del display cuando no esta conectado
 8011f5a:	4b14      	ldr	r3, [pc, #80]	@ (8011fac <watch+0x34c>)
 8011f5c:	2200      	movs	r2, #0
 8011f5e:	705a      	strb	r2, [r3, #1]
	//	tnz			cnt_dpyrst
	if(cnt_dpyrst == 0)//	jreq		no_rstdpy
 8011f60:	4b2a      	ldr	r3, [pc, #168]	@ (801200c <watch+0x3ac>)
 8011f62:	781b      	ldrb	r3, [r3, #0]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d10d      	bne.n	8011f84 <watch+0x324>
		goto no_rstdpy;
 8011f68:	e000      	b.n	8011f6c <watch+0x30c>
		goto no_rstdpy;
 8011f6a:	46c0      	nop			@ (mov r8, r8)

	goto watch01;		// jra			watch01

no_rstdpy:
	portX[dp_sw] = 1;		// bset		puertob,#dp_sw					;Manuel 23-FEB-2022		bset		puertoa,#dp_sw
 8011f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8011fac <watch+0x34c>)
 8011f6e:	2201      	movs	r2, #1
 8011f70:	705a      	strb	r2, [r3, #1]
	cnt_ecom = 200;			// mov			cnt_ecom,#200
 8011f72:	4b25      	ldr	r3, [pc, #148]	@ (8012008 <watch+0x3a8>)
 8011f74:	22c8      	movs	r2, #200	@ 0xc8
 8011f76:	701a      	strb	r2, [r3, #0]
 8011f78:	e000      	b.n	8011f7c <watch+0x31c>
		goto watch00;
 8011f7a:	46c0      	nop			@ (mov r8, r8)
watch00:
	cnt_dpyrst = 100;		// mov			cnt_dpyrst,#100
 8011f7c:	4b23      	ldr	r3, [pc, #140]	@ (801200c <watch+0x3ac>)
 8011f7e:	2264      	movs	r2, #100	@ 0x64
 8011f80:	701a      	strb	r2, [r3, #0]
 8011f82:	e000      	b.n	8011f86 <watch+0x326>
	goto watch01;		// jra			watch01
 8011f84:	46c0      	nop			@ (mov r8, r8)
watch01:
	//	tnz			maxwork
	if(Plantilla[maxwork])	//	jrne		co_ex_rev
 8011f86:	4b07      	ldr	r3, [pc, #28]	@ (8011fa4 <watch+0x344>)
 8011f88:	2266      	movs	r2, #102	@ 0x66
 8011f8a:	5c9b      	ldrb	r3, [r3, r2]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d13f      	bne.n	8012010 <watch+0x3b0>
		goto co_ex_rev;
	trefst2[f_co_ex] = 0;	//	bres		trefst2,#f_co_ex
 8011f90:	4b01      	ldr	r3, [pc, #4]	@ (8011f98 <watch+0x338>)
 8011f92:	2200      	movs	r2, #0
 8011f94:	705a      	strb	r2, [r3, #1]
	goto fin_co_ex;			//	jra			fin_co_ex
 8011f96:	e088      	b.n	80120aa <watch+0x44a>
 8011f98:	20000b9c 	.word	0x20000b9c
 8011f9c:	20000bc0 	.word	0x20000bc0
 8011fa0:	20002164 	.word	0x20002164
 8011fa4:	200000b8 	.word	0x200000b8
 8011fa8:	20000ba4 	.word	0x20000ba4
 8011fac:	20000b74 	.word	0x20000b74
 8011fb0:	20000bcc 	.word	0x20000bcc
 8011fb4:	20000bcd 	.word	0x20000bcd
 8011fb8:	200008f4 	.word	0x200008f4
 8011fbc:	20002166 	.word	0x20002166
 8011fc0:	20000c70 	.word	0x20000c70
 8011fc4:	200021c0 	.word	0x200021c0
 8011fc8:	20002000 	.word	0x20002000
 8011fcc:	200021be 	.word	0x200021be
 8011fd0:	20001ff8 	.word	0x20001ff8
 8011fd4:	20001fee 	.word	0x20001fee
 8011fd8:	20001f9d 	.word	0x20001f9d
 8011fdc:	20001ecd 	.word	0x20001ecd
 8011fe0:	20001ed0 	.word	0x20001ed0
 8011fe4:	20001f90 	.word	0x20001f90
 8011fe8:	200021b0 	.word	0x200021b0
 8011fec:	20002004 	.word	0x20002004
 8011ff0:	20001eb8 	.word	0x20001eb8
 8011ff4:	20002234 	.word	0x20002234
 8011ff8:	20002236 	.word	0x20002236
 8011ffc:	20002238 	.word	0x20002238
 8012000:	2000223a 	.word	0x2000223a
 8012004:	20000c04 	.word	0x20000c04
 8012008:	20000c3c 	.word	0x20000c3c
 801200c:	20000c3d 	.word	0x20000c3d
		goto co_ex_rev;
 8012010:	46c0      	nop			@ (mov r8, r8)

co_ex_rev:
	if(portX[rel_co])	//	btjt		puertoa,#rel_co,ask_coex;	/ El compresor esta encendido?   ;RM_20220714  Cambio de puertos para cargas
 8012012:	4b7b      	ldr	r3, [pc, #492]	@ (8012200 <watch+0x5a0>)
 8012014:	781b      	ldrb	r3, [r3, #0]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d111      	bne.n	801203e <watch+0x3de>
		goto ask_coex;
	wreg = Plantilla[maxwork];	//	mov			wreg,maxwork;							/ Carga el tiempo de compresor exhausto
 801201a:	4b7a      	ldr	r3, [pc, #488]	@ (8012204 <watch+0x5a4>)
 801201c:	2266      	movs	r2, #102	@ 0x66
 801201e:	5c9a      	ldrb	r2, [r3, r2]
 8012020:	4b79      	ldr	r3, [pc, #484]	@ (8012208 <watch+0x5a8>)
 8012022:	701a      	strb	r2, [r3, #0]
	BaBentre10_math();			//	call		BaBentre10_math;					/ Convierte el dato a minutos
 8012024:	f7f4 fce2 	bl	80069ec <BaBentre10_math>
	//cntworkl = resull;	//	mov			cntworkl,resull;
	cntworkh = (uint16_t) ((resulh << 8) + resull);;	//	mov			cntworkh,resulh;
 8012028:	4b78      	ldr	r3, [pc, #480]	@ (801220c <watch+0x5ac>)
 801202a:	781b      	ldrb	r3, [r3, #0]
 801202c:	021b      	lsls	r3, r3, #8
 801202e:	b29b      	uxth	r3, r3
 8012030:	4a77      	ldr	r2, [pc, #476]	@ (8012210 <watch+0x5b0>)
 8012032:	7812      	ldrb	r2, [r2, #0]
 8012034:	189b      	adds	r3, r3, r2
 8012036:	b29a      	uxth	r2, r3
 8012038:	4b76      	ldr	r3, [pc, #472]	@ (8012214 <watch+0x5b4>)
 801203a:	801a      	strh	r2, [r3, #0]
 801203c:	e000      	b.n	8012040 <watch+0x3e0>
		goto ask_coex;
 801203e:	46c0      	nop			@ (mov r8, r8)
ask_coex:
	if(trefst2[f_co_ex])	//	btjt		trefst2,#f_co_ex,time_rest_co
 8012040:	4b75      	ldr	r3, [pc, #468]	@ (8012218 <watch+0x5b8>)
 8012042:	785b      	ldrb	r3, [r3, #1]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d123      	bne.n	8012090 <watch+0x430>
		goto time_rest_co;
	//	ld			A,cntworkh
	//	or			A,cntworkl
	if((cntworkh))	//	jrne		let_comp_work
 8012048:	4b72      	ldr	r3, [pc, #456]	@ (8012214 <watch+0x5b4>)
 801204a:	881b      	ldrh	r3, [r3, #0]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d103      	bne.n	8012058 <watch+0x3f8>
		goto let_comp_work;
	trefst2[f_co_ex] = 1;		//	bset		trefst2,#f_co_ex
 8012050:	4b71      	ldr	r3, [pc, #452]	@ (8012218 <watch+0x5b8>)
 8012052:	2201      	movs	r2, #1
 8012054:	705a      	strb	r2, [r3, #1]
	goto off_comp_exha;			//	jra			off_comp_exha
 8012056:	e025      	b.n	80120a4 <watch+0x444>
		goto let_comp_work;
 8012058:	46c0      	nop			@ (mov r8, r8)
let_comp_work:
	wreg = Plantilla[exhausted];	//	mov			wreg,exhausted;						/ Carga el tiempo de descanzo de compresor exhausto
 801205a:	4b6a      	ldr	r3, [pc, #424]	@ (8012204 <watch+0x5a4>)
 801205c:	2267      	movs	r2, #103	@ 0x67
 801205e:	5c9a      	ldrb	r2, [r3, r2]
 8012060:	4b69      	ldr	r3, [pc, #420]	@ (8012208 <watch+0x5a8>)
 8012062:	701a      	strb	r2, [r3, #0]
	//	tnz			wreg
	if(wreg)//	jrne		conv_ex_tm
 8012064:	4b68      	ldr	r3, [pc, #416]	@ (8012208 <watch+0x5a8>)
 8012066:	781b      	ldrb	r3, [r3, #0]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d103      	bne.n	8012074 <watch+0x414>
		goto conv_ex_tm;
	wreg = 1;	//	mov			wreg,#1
 801206c:	4b66      	ldr	r3, [pc, #408]	@ (8012208 <watch+0x5a8>)
 801206e:	2201      	movs	r2, #1
 8012070:	701a      	strb	r2, [r3, #0]
 8012072:	e000      	b.n	8012076 <watch+0x416>
		goto conv_ex_tm;
 8012074:	46c0      	nop			@ (mov r8, r8)
conv_ex_tm:
	BaBentre10_math();	// call		BaBentre10_math;					/ Convierte el dato a minutos
 8012076:	f7f4 fcb9 	bl	80069ec <BaBentre10_math>
	//cntexhal = resull;	//	mov			cntexhal,resull;
	cntexhah = (uint16_t) ((resulh << 8) + resull);	//	mov			cntexhah,resulh;
 801207a:	4b64      	ldr	r3, [pc, #400]	@ (801220c <watch+0x5ac>)
 801207c:	781b      	ldrb	r3, [r3, #0]
 801207e:	021b      	lsls	r3, r3, #8
 8012080:	b29b      	uxth	r3, r3
 8012082:	4a63      	ldr	r2, [pc, #396]	@ (8012210 <watch+0x5b0>)
 8012084:	7812      	ldrb	r2, [r2, #0]
 8012086:	189b      	adds	r3, r3, r2
 8012088:	b29a      	uxth	r2, r3
 801208a:	4b64      	ldr	r3, [pc, #400]	@ (801221c <watch+0x5bc>)
 801208c:	801a      	strh	r2, [r3, #0]
	goto fin_co_ex;		//	jra			fin_co_ex
 801208e:	e00c      	b.n	80120aa <watch+0x44a>
		goto time_rest_co;
 8012090:	46c0      	nop			@ (mov r8, r8)

time_rest_co:
	//	ld			A,cntexhah
	//	or			A,cntexhal
	if(cntexhah)	//	jrne		off_comp_exha
 8012092:	4b62      	ldr	r3, [pc, #392]	@ (801221c <watch+0x5bc>)
 8012094:	881b      	ldrh	r3, [r3, #0]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d103      	bne.n	80120a2 <watch+0x442>
		goto off_comp_exha;
	trefst2[f_co_ex] = 0;	//	bres		trefst2,#f_co_ex
 801209a:	4b5f      	ldr	r3, [pc, #380]	@ (8012218 <watch+0x5b8>)
 801209c:	2200      	movs	r2, #0
 801209e:	705a      	strb	r2, [r3, #1]
	goto fin_co_ex;			//	jra			fin_co_ex
 80120a0:	e003      	b.n	80120aa <watch+0x44a>
		goto off_comp_exha;
 80120a2:	46c0      	nop			@ (mov r8, r8)
off_comp_exha:
	GPIOR0[f_comp] = 0;		//bres	GPIOR0,#f_comp
 80120a4:	4b5e      	ldr	r3, [pc, #376]	@ (8012220 <watch+0x5c0>)
 80120a6:	2200      	movs	r2, #0
 80120a8:	701a      	strb	r2, [r3, #0]


////;------------------------- Control del Activacion de Cargas
watch50:

				portX[rel_co] = 0;			//		bres		puertoa,#rel_co; /Apaga los relevadores    ;RM_20220623  Cambio de puertos para cargas
 80120aa:	4b55      	ldr	r3, [pc, #340]	@ (8012200 <watch+0x5a0>)
 80120ac:	2200      	movs	r2, #0
 80120ae:	701a      	strb	r2, [r3, #0]
				portX[rel_dh] = 0;			//		bres		puertoe,#rel_dh;                           ;RM_20220623  Cambio de puertos para cargas
 80120b0:	4b53      	ldr	r3, [pc, #332]	@ (8012200 <watch+0x5a0>)
 80120b2:	2200      	movs	r2, #0
 80120b4:	711a      	strb	r2, [r3, #4]
				portX[rel_lz] = 0;			//		bres		puertoe,#rel_lz;		// Manuel 10-MAR-2022  ;RM_20220623  Cambio de puertos para cargas
 80120b6:	4b52      	ldr	r3, [pc, #328]	@ (8012200 <watch+0x5a0>)
 80120b8:	2200      	movs	r2, #0
 80120ba:	709a      	strb	r2, [r3, #2]
				portX[rel_fn] = 0;			//		bres		puertoa,#rel_fn;		// Manuel 10-feb-2022  ;RM_20220623  Cambio de puertos para cargas
 80120bc:	4b50      	ldr	r3, [pc, #320]	@ (8012200 <watch+0x5a0>)
 80120be:	2200      	movs	r2, #0
 80120c0:	70da      	strb	r2, [r3, #3]

				if(!GPIOR1[f_led]){
					goto	jmp_watch_02;
				}
				//portX[led_pot] = 1;			// 		bset		puertoa,#led_pot;
jmp_watch_02:
 80120c2:	46c0      	nop			@ (mov r8, r8)

				if(timerOffManto != 0){
 80120c4:	4b57      	ldr	r3, [pc, #348]	@ (8012224 <watch+0x5c4>)
 80120c6:	781b      	ldrb	r3, [r3, #0]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d000      	beq.n	80120ce <watch+0x46e>
 80120cc:	e064      	b.n	8012198 <watch+0x538>
					goto	jmp_watch_12;			//jrne		jmp_watch_12;			/ si hay tiempo de apagado de mantenimiento manten las cargas apagadas.
				}

//;------------------------- Control del retardo Compresor
				if(!GPIOR0[f_comp]){
 80120ce:	4b54      	ldr	r3, [pc, #336]	@ (8012220 <watch+0x5c0>)
 80120d0:	781b      	ldrb	r3, [r3, #0]
 80120d2:	2201      	movs	r2, #1
 80120d4:	4053      	eors	r3, r2
 80120d6:	b2db      	uxtb	r3, r3
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d107      	bne.n	80120ec <watch+0x48c>
					goto	jmp_watch_03_00;
				}
				if(retzc_ms_compresor != 0){
 80120dc:	4b52      	ldr	r3, [pc, #328]	@ (8012228 <watch+0x5c8>)
 80120de:	781b      	ldrb	r3, [r3, #0]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d108      	bne.n	80120f6 <watch+0x496>
					goto	jmp_watch_03;				//jrne    jmp_watch_03                    ;NO, espera a que se cumpla
				}
				portX[rel_co] = 1;					// bset		puertoa,#rel_co; /Enciende el compresor    ;RM_20220623  Cambio de puertos para cargas
 80120e4:	4b46      	ldr	r3, [pc, #280]	@ (8012200 <watch+0x5a0>)
 80120e6:	2201      	movs	r2, #1
 80120e8:	701a      	strb	r2, [r3, #0]
				goto jmp_watch_03;					// jra			jmp_watch_03
 80120ea:	e005      	b.n	80120f8 <watch+0x498>
					goto	jmp_watch_03_00;
 80120ec:	46c0      	nop			@ (mov r8, r8)
jmp_watch_03_00:
				retzc_ms_compresor = tms_retcz_compresor;			// 	mov     retzc_ms_compresor,#tms_retcz_compresor       ;Carga retardo para encendido de compresor
 80120ee:	4b4e      	ldr	r3, [pc, #312]	@ (8012228 <watch+0x5c8>)
 80120f0:	22a4      	movs	r2, #164	@ 0xa4
 80120f2:	701a      	strb	r2, [r3, #0]
 80120f4:	e000      	b.n	80120f8 <watch+0x498>
					goto	jmp_watch_03;				//jrne    jmp_watch_03                    ;NO, espera a que se cumpla
 80120f6:	46c0      	nop			@ (mov r8, r8)

jmp_watch_03:

				if(GPIOR0[f_comp]){				//btjt  	GPIOR0,#f_comp,jmp_watch_05;
 80120f8:	4b49      	ldr	r3, [pc, #292]	@ (8012220 <watch+0x5c0>)
 80120fa:	781b      	ldrb	r3, [r3, #0]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d10c      	bne.n	801211a <watch+0x4ba>
					goto	jmp_watch_05;
				}
				if(GPIOR1[f_fan]){				//btjt		GPIOR1,#f_fan,jmp_watch_04
 8012100:	4b4a      	ldr	r3, [pc, #296]	@ (801222c <watch+0x5cc>)
 8012102:	781b      	ldrb	r3, [r3, #0]
 8012104:	2b00      	cmp	r3, #0
 8012106:	d103      	bne.n	8012110 <watch+0x4b0>
					goto	jmp_watch_04;
				}
				ret_fan_co = 15;					//mov			ret_fan_co,#15;	/ Si, el compresor esta apagado carga retard
 8012108:	4b49      	ldr	r3, [pc, #292]	@ (8012230 <watch+0x5d0>)
 801210a:	220f      	movs	r2, #15
 801210c:	701a      	strb	r2, [r3, #0]
				goto	jmp_watch_05;				//jra			jmp_watch_05
 801210e:	e005      	b.n	801211c <watch+0x4bc>
					goto	jmp_watch_04;
 8012110:	46c0      	nop			@ (mov r8, r8)
jmp_watch_04:
				ret_fan_co = 0;						//clr			ret_fan_co
 8012112:	4b47      	ldr	r3, [pc, #284]	@ (8012230 <watch+0x5d0>)
 8012114:	2200      	movs	r2, #0
 8012116:	701a      	strb	r2, [r3, #0]
 8012118:	e000      	b.n	801211c <watch+0x4bc>
					goto	jmp_watch_05;
 801211a:	46c0      	nop			@ (mov r8, r8)
jmp_watch_05:

//;------------------------- Control del retardo deshielo
watch55:		if(!GPIOR0[f_dh]){				//btjf		GPIOR0,#f_dh,jmp_watch_07_00;
 801211c:	4b40      	ldr	r3, [pc, #256]	@ (8012220 <watch+0x5c0>)
 801211e:	785b      	ldrb	r3, [r3, #1]
 8012120:	2201      	movs	r2, #1
 8012122:	4053      	eors	r3, r2
 8012124:	b2db      	uxtb	r3, r3
 8012126:	2b00      	cmp	r3, #0
 8012128:	d107      	bne.n	801213a <watch+0x4da>
					goto	jmp_watch_07_00;
				}
				if(retzc_ms_deshielo != 0){				// tnz			retzc_ms_deshielo              ;Ya se cumpli el retardo al cruce por cero para el deshielo?
 801212a:	4b42      	ldr	r3, [pc, #264]	@ (8012234 <watch+0x5d4>)
 801212c:	781b      	ldrb	r3, [r3, #0]
 801212e:	2b00      	cmp	r3, #0
 8012130:	d108      	bne.n	8012144 <watch+0x4e4>
					goto	jmp_watch_07;				// jrne    jmp_watch_07                    ;NO, espera a que se cumpla
				}
				portX[rel_dh] = 1 ;						// bset		puertoe,#rel_dh; Enciende el deshielo    ;RM_20220623  Cambio de puertos para cargas
 8012132:	4b33      	ldr	r3, [pc, #204]	@ (8012200 <watch+0x5a0>)
 8012134:	2201      	movs	r2, #1
 8012136:	711a      	strb	r2, [r3, #4]
				goto jmp_watch_07;			    		// jra			jmp_watch_07
 8012138:	e005      	b.n	8012146 <watch+0x4e6>
					goto	jmp_watch_07_00;
 801213a:	46c0      	nop			@ (mov r8, r8)

jmp_watch_07_00:
				retzc_ms_deshielo = tms_retcz_deshielo;	 	//mov     retzc_ms_deshielo,#tms_retcz_deshielo       ;Carga retardo para encendido de deshielo
 801213c:	4b3d      	ldr	r3, [pc, #244]	@ (8012234 <watch+0x5d4>)
 801213e:	2204      	movs	r2, #4
 8012140:	701a      	strb	r2, [r3, #0]
 8012142:	e000      	b.n	8012146 <watch+0x4e6>
					goto	jmp_watch_07;				// jrne    jmp_watch_07                    ;NO, espera a que se cumpla
 8012144:	46c0      	nop			@ (mov r8, r8)

jmp_watch_07:

//;------------------------- Control del retardo Lampara
watch60:		if(!GPIOR0[f_lamp]){				//btjf		GPIOR0,#f_lamp,jmp_watch_11_00;
 8012146:	4b36      	ldr	r3, [pc, #216]	@ (8012220 <watch+0x5c0>)
 8012148:	789b      	ldrb	r3, [r3, #2]
 801214a:	2201      	movs	r2, #1
 801214c:	4053      	eors	r3, r2
 801214e:	b2db      	uxtb	r3, r3
 8012150:	2b00      	cmp	r3, #0
 8012152:	d107      	bne.n	8012164 <watch+0x504>
					goto	jmp_watch_11_00;
				}
				if(retzc_ms_lampara != 0){				//;Ya se cumpli el retardo al cruce por cero para lampara?
 8012154:	4b38      	ldr	r3, [pc, #224]	@ (8012238 <watch+0x5d8>)
 8012156:	781b      	ldrb	r3, [r3, #0]
 8012158:	2b00      	cmp	r3, #0
 801215a:	d108      	bne.n	801216e <watch+0x50e>
					goto	jmp_watch_11;				// jrne    jmp_watch_11                    ;NO, espera a que se cumpla
				}
				portX[rel_lz] = 1 ;						// bset		puertoe,#rel_lz; // Manuel 10-Mar-2022	Enciende la lampara   ;RM_20220623  Cambio de puertos para cargas
 801215c:	4b28      	ldr	r3, [pc, #160]	@ (8012200 <watch+0x5a0>)
 801215e:	2201      	movs	r2, #1
 8012160:	709a      	strb	r2, [r3, #2]
				goto	jmp_watch_11;					// jra			jmp_watch_11
 8012162:	e005      	b.n	8012170 <watch+0x510>
					goto	jmp_watch_11_00;
 8012164:	46c0      	nop			@ (mov r8, r8)

jmp_watch_11_00:
				retzc_ms_lampara = tms_retcz_lampara;		//	mov     retzc_ms_lampara,#tms_retcz_lampara       ;Carga retardo para encendido de lampara
 8012166:	4b34      	ldr	r3, [pc, #208]	@ (8012238 <watch+0x5d8>)
 8012168:	220f      	movs	r2, #15
 801216a:	701a      	strb	r2, [r3, #0]
 801216c:	e000      	b.n	8012170 <watch+0x510>
					goto	jmp_watch_11;				// jrne    jmp_watch_11                    ;NO, espera a que se cumpla
 801216e:	46c0      	nop			@ (mov r8, r8)

//;------------------------- Control del retardo Ventilador
jmp_watch_11:
				if(!GPIOR1[f_fan]){
 8012170:	4b2e      	ldr	r3, [pc, #184]	@ (801222c <watch+0x5cc>)
 8012172:	781b      	ldrb	r3, [r3, #0]
 8012174:	2201      	movs	r2, #1
 8012176:	4053      	eors	r3, r2
 8012178:	b2db      	uxtb	r3, r3
 801217a:	2b00      	cmp	r3, #0
 801217c:	d107      	bne.n	801218e <watch+0x52e>
					goto jmp_watch_12_00;
				}
				if(retzc_ms_ventilador != 0){		//tnz			retzc_ms_ventilador              ;Ya se cumpli el retardo al cruce por cero para ventilador?
 801217e:	4b2f      	ldr	r3, [pc, #188]	@ (801223c <watch+0x5dc>)
 8012180:	781b      	ldrb	r3, [r3, #0]
 8012182:	2b00      	cmp	r3, #0
 8012184:	d10a      	bne.n	801219c <watch+0x53c>
					 goto jmp_watch_12;				//	jrne    jmp_watch_12                    ;NO, espera a que se cumpla
				}
				portX[rel_fn] = 1 ;					// bset		puertoa,#rel_fn; // Manuel 01-feb-2022	Enciende ventilador
 8012186:	4b1e      	ldr	r3, [pc, #120]	@ (8012200 <watch+0x5a0>)
 8012188:	2201      	movs	r2, #1
 801218a:	70da      	strb	r2, [r3, #3]
				goto jmp_watch_12;					// jra			jmp_watch_12
 801218c:	e007      	b.n	801219e <watch+0x53e>
					goto jmp_watch_12_00;
 801218e:	46c0      	nop			@ (mov r8, r8)


jmp_watch_12_00:
				retzc_ms_ventilador = tms_retcz_ventilador;			//		mov     retzc_ms_ventilador,#tms_retcz_ventilador       ;Carga retardo para encendido de ventilador
 8012190:	4b2a      	ldr	r3, [pc, #168]	@ (801223c <watch+0x5dc>)
 8012192:	22c5      	movs	r2, #197	@ 0xc5
 8012194:	701a      	strb	r2, [r3, #0]
 8012196:	e002      	b.n	801219e <watch+0x53e>
					goto	jmp_watch_12;			//jrne		jmp_watch_12;			/ si hay tiempo de apagado de mantenimiento manten las cargas apagadas.
 8012198:	46c0      	nop			@ (mov r8, r8)
 801219a:	e000      	b.n	801219e <watch+0x53e>
					 goto jmp_watch_12;				//	jrne    jmp_watch_12                    ;NO, espera a que se cumpla
 801219c:	46c0      	nop			@ (mov r8, r8)

jmp_watch_12:

	if(portX[rel_co])		//	btjt		puertoa,#rel_co,jmp_watch_13; / s el compresor est apagado manten cargado el tiempo de deficiencia  ;RM_20220623  Cambio de puertos para cargas
 801219e:	4b18      	ldr	r3, [pc, #96]	@ (8012200 <watch+0x5a0>)
 80121a0:	781b      	ldrb	r3, [r3, #0]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d113      	bne.n	80121ce <watch+0x56e>
		goto jmp_watch_13;
	wreg = Plantilla[timeDefi];	//	mov			wreg,timeDefi;	/ Toma el tiempo de deficiencia
 80121a6:	4b17      	ldr	r3, [pc, #92]	@ (8012204 <watch+0x5a4>)
 80121a8:	224d      	movs	r2, #77	@ 0x4d
 80121aa:	5c9a      	ldrb	r2, [r3, r2]
 80121ac:	4b16      	ldr	r3, [pc, #88]	@ (8012208 <watch+0x5a8>)
 80121ae:	701a      	strb	r2, [r3, #0]
	//	ld      A,wreg
	//	mul			X,A;						/ Multiplicalos
	//	ldw     resulh,X
	//	mov			cntDefi_L,resull;
	//	mov			cntDefi_H,resulh;	/ Carga el tiempo de deficiencia en segundos
	cntDefi_H = wreg * 0x003C;
 80121b0:	4b15      	ldr	r3, [pc, #84]	@ (8012208 <watch+0x5a8>)
 80121b2:	781b      	ldrb	r3, [r3, #0]
 80121b4:	001a      	movs	r2, r3
 80121b6:	233c      	movs	r3, #60	@ 0x3c
 80121b8:	4353      	muls	r3, r2
 80121ba:	b29a      	uxth	r2, r3
 80121bc:	4b20      	ldr	r3, [pc, #128]	@ (8012240 <watch+0x5e0>)
 80121be:	801a      	strh	r2, [r3, #0]
	//	subw		X,#1
	cntDefi1_H = cntDefi_H - 1;	//	ldw			cntDefi1_H,X;		/ establece el tiempo de deficiencia inicial para sensor 1
 80121c0:	4b1f      	ldr	r3, [pc, #124]	@ (8012240 <watch+0x5e0>)
 80121c2:	881b      	ldrh	r3, [r3, #0]
 80121c4:	3b01      	subs	r3, #1
 80121c6:	b29a      	uxth	r2, r3
 80121c8:	4b1e      	ldr	r3, [pc, #120]	@ (8012244 <watch+0x5e4>)
 80121ca:	801a      	strh	r2, [r3, #0]
 80121cc:	e000      	b.n	80121d0 <watch+0x570>
		goto jmp_watch_13;
 80121ce:	46c0      	nop			@ (mov r8, r8)

	//;---------------------------------------------------------------
	//;						Prueba de cargas                          //RM_20240816 Prueba de cargas
	//;---------------------------------------------------------------
	//	tnz			tiempoPrCargas
	if(tiempoPrCargas == 0)//	jreq		noPrCargas
 80121d0:	4b1d      	ldr	r3, [pc, #116]	@ (8012248 <watch+0x5e8>)
 80121d2:	781b      	ldrb	r3, [r3, #0]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d00c      	beq.n	80121f2 <watch+0x592>
		goto noPrCargas;
	portX[rel_co] = 1;	//	bset		puertoa,#rel_co; /enciende los relevadores
 80121d8:	4b09      	ldr	r3, [pc, #36]	@ (8012200 <watch+0x5a0>)
 80121da:	2201      	movs	r2, #1
 80121dc:	701a      	strb	r2, [r3, #0]
	portX[rel_dh] = 1;	//	bset		puertoe,#rel_dh;
 80121de:	4b08      	ldr	r3, [pc, #32]	@ (8012200 <watch+0x5a0>)
 80121e0:	2201      	movs	r2, #1
 80121e2:	711a      	strb	r2, [r3, #4]
	portX[rel_lz] = 1;	//	bset		puertoe,#rel_lz;
 80121e4:	4b06      	ldr	r3, [pc, #24]	@ (8012200 <watch+0x5a0>)
 80121e6:	2201      	movs	r2, #1
 80121e8:	709a      	strb	r2, [r3, #2]
	portX[rel_fn] = 1;	//	bset		puertoa,#rel_fn;
 80121ea:	4b05      	ldr	r3, [pc, #20]	@ (8012200 <watch+0x5a0>)
 80121ec:	2201      	movs	r2, #1
 80121ee:	70da      	strb	r2, [r3, #3]
 80121f0:	e000      	b.n	80121f4 <watch+0x594>
		goto noPrCargas;
 80121f2:	46c0      	nop			@ (mov r8, r8)

noPrCargas:

	asm("nop");
 80121f4:	46c0      	nop			@ (mov r8, r8)
//;------------------------- Revision de los Option Bytes




}
 80121f6:	46c0      	nop			@ (mov r8, r8)
 80121f8:	46bd      	mov	sp, r7
 80121fa:	b002      	add	sp, #8
 80121fc:	bd80      	pop	{r7, pc}
 80121fe:	46c0      	nop			@ (mov r8, r8)
 8012200:	20000b74 	.word	0x20000b74
 8012204:	200000b8 	.word	0x200000b8
 8012208:	20000b70 	.word	0x20000b70
 801220c:	20000b62 	.word	0x20000b62
 8012210:	20000b63 	.word	0x20000b63
 8012214:	20000c48 	.word	0x20000c48
 8012218:	20000b9c 	.word	0x20000b9c
 801221c:	20000c4a 	.word	0x20000c4a
 8012220:	20000bc0 	.word	0x20000bc0
 8012224:	20000c6d 	.word	0x20000c6d
 8012228:	20000c72 	.word	0x20000c72
 801222c:	20000bfc 	.word	0x20000bfc
 8012230:	20000b90 	.word	0x20000b90
 8012234:	20000c73 	.word	0x20000c73
 8012238:	20000c75 	.word	0x20000c75
 801223c:	20000c74 	.word	0x20000c74
 8012240:	20000c52 	.word	0x20000c52
 8012244:	20000c56 	.word	0x20000c56
 8012248:	200021aa 	.word	0x200021aa

0801224c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 801224c:	480d      	ldr	r0, [pc, #52]	@ (8012284 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 801224e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8012250:	f7fa fc80 	bl	800cb54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8012254:	480c      	ldr	r0, [pc, #48]	@ (8012288 <LoopForever+0x6>)
  ldr r1, =_edata
 8012256:	490d      	ldr	r1, [pc, #52]	@ (801228c <LoopForever+0xa>)
  ldr r2, =_sidata
 8012258:	4a0d      	ldr	r2, [pc, #52]	@ (8012290 <LoopForever+0xe>)
  movs r3, #0
 801225a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801225c:	e002      	b.n	8012264 <LoopCopyDataInit>

0801225e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801225e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8012260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8012262:	3304      	adds	r3, #4

08012264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8012264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8012266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8012268:	d3f9      	bcc.n	801225e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801226a:	4a0a      	ldr	r2, [pc, #40]	@ (8012294 <LoopForever+0x12>)
  ldr r4, =_ebss
 801226c:	4c0a      	ldr	r4, [pc, #40]	@ (8012298 <LoopForever+0x16>)
  movs r3, #0
 801226e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8012270:	e001      	b.n	8012276 <LoopFillZerobss>

08012272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8012272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8012274:	3204      	adds	r2, #4

08012276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8012276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8012278:	d3fb      	bcc.n	8012272 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 801227a:	f008 fe43 	bl	801af04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 801227e:	f7f7 fc97 	bl	8009bb0 <main>

08012282 <LoopForever>:

LoopForever:
  b LoopForever
 8012282:	e7fe      	b.n	8012282 <LoopForever>
  ldr   r0, =_estack
 8012284:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8012288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 801228c:	20000364 	.word	0x20000364
  ldr r2, =_sidata
 8012290:	0801b570 	.word	0x0801b570
  ldr r2, =_sbss
 8012294:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8012298:	200023a4 	.word	0x200023a4

0801229c <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 801229c:	e7fe      	b.n	801229c <ADC_COMP1_2_IRQHandler>

0801229e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801229e:	b580      	push	{r7, lr}
 80122a0:	b082      	sub	sp, #8
 80122a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80122a4:	1dfb      	adds	r3, r7, #7
 80122a6:	2200      	movs	r2, #0
 80122a8:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80122aa:	2003      	movs	r0, #3
 80122ac:	f000 f80e 	bl	80122cc <HAL_InitTick>
 80122b0:	1e03      	subs	r3, r0, #0
 80122b2:	d003      	beq.n	80122bc <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80122b4:	1dfb      	adds	r3, r7, #7
 80122b6:	2201      	movs	r2, #1
 80122b8:	701a      	strb	r2, [r3, #0]
 80122ba:	e001      	b.n	80122c0 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80122bc:	f7f9 ffa8 	bl	800c210 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80122c0:	1dfb      	adds	r3, r7, #7
 80122c2:	781b      	ldrb	r3, [r3, #0]
}
 80122c4:	0018      	movs	r0, r3
 80122c6:	46bd      	mov	sp, r7
 80122c8:	b002      	add	sp, #8
 80122ca:	bd80      	pop	{r7, pc}

080122cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80122cc:	b590      	push	{r4, r7, lr}
 80122ce:	b085      	sub	sp, #20
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80122d4:	230f      	movs	r3, #15
 80122d6:	18fb      	adds	r3, r7, r3
 80122d8:	2200      	movs	r2, #0
 80122da:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 80122dc:	4b1d      	ldr	r3, [pc, #116]	@ (8012354 <HAL_InitTick+0x88>)
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d02b      	beq.n	801233c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80122e4:	4b1c      	ldr	r3, [pc, #112]	@ (8012358 <HAL_InitTick+0x8c>)
 80122e6:	681c      	ldr	r4, [r3, #0]
 80122e8:	4b1a      	ldr	r3, [pc, #104]	@ (8012354 <HAL_InitTick+0x88>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	0019      	movs	r1, r3
 80122ee:	23fa      	movs	r3, #250	@ 0xfa
 80122f0:	0098      	lsls	r0, r3, #2
 80122f2:	f7ed ff11 	bl	8000118 <__udivsi3>
 80122f6:	0003      	movs	r3, r0
 80122f8:	0019      	movs	r1, r3
 80122fa:	0020      	movs	r0, r4
 80122fc:	f7ed ff0c 	bl	8000118 <__udivsi3>
 8012300:	0003      	movs	r3, r0
 8012302:	0018      	movs	r0, r3
 8012304:	f000 f987 	bl	8012616 <HAL_SYSTICK_Config>
 8012308:	1e03      	subs	r3, r0, #0
 801230a:	d112      	bne.n	8012332 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	2b03      	cmp	r3, #3
 8012310:	d80a      	bhi.n	8012328 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8012312:	6879      	ldr	r1, [r7, #4]
 8012314:	2301      	movs	r3, #1
 8012316:	425b      	negs	r3, r3
 8012318:	2200      	movs	r2, #0
 801231a:	0018      	movs	r0, r3
 801231c:	f000 f946 	bl	80125ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8012320:	4b0e      	ldr	r3, [pc, #56]	@ (801235c <HAL_InitTick+0x90>)
 8012322:	687a      	ldr	r2, [r7, #4]
 8012324:	601a      	str	r2, [r3, #0]
 8012326:	e00d      	b.n	8012344 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8012328:	230f      	movs	r3, #15
 801232a:	18fb      	adds	r3, r7, r3
 801232c:	2201      	movs	r2, #1
 801232e:	701a      	strb	r2, [r3, #0]
 8012330:	e008      	b.n	8012344 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8012332:	230f      	movs	r3, #15
 8012334:	18fb      	adds	r3, r7, r3
 8012336:	2201      	movs	r2, #1
 8012338:	701a      	strb	r2, [r3, #0]
 801233a:	e003      	b.n	8012344 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 801233c:	230f      	movs	r3, #15
 801233e:	18fb      	adds	r3, r7, r3
 8012340:	2201      	movs	r2, #1
 8012342:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8012344:	230f      	movs	r3, #15
 8012346:	18fb      	adds	r3, r7, r3
 8012348:	781b      	ldrb	r3, [r3, #0]
}
 801234a:	0018      	movs	r0, r3
 801234c:	46bd      	mov	sp, r7
 801234e:	b005      	add	sp, #20
 8012350:	bd90      	pop	{r4, r7, pc}
 8012352:	46c0      	nop			@ (mov r8, r8)
 8012354:	20000288 	.word	0x20000288
 8012358:	20000274 	.word	0x20000274
 801235c:	20000284 	.word	0x20000284

08012360 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8012360:	b580      	push	{r7, lr}
 8012362:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8012364:	4b04      	ldr	r3, [pc, #16]	@ (8012378 <HAL_IncTick+0x18>)
 8012366:	681a      	ldr	r2, [r3, #0]
 8012368:	4b04      	ldr	r3, [pc, #16]	@ (801237c <HAL_IncTick+0x1c>)
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	18d2      	adds	r2, r2, r3
 801236e:	4b02      	ldr	r3, [pc, #8]	@ (8012378 <HAL_IncTick+0x18>)
 8012370:	601a      	str	r2, [r3, #0]
}
 8012372:	46c0      	nop			@ (mov r8, r8)
 8012374:	46bd      	mov	sp, r7
 8012376:	bd80      	pop	{r7, pc}
 8012378:	2000223c 	.word	0x2000223c
 801237c:	20000288 	.word	0x20000288

08012380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8012380:	b580      	push	{r7, lr}
 8012382:	af00      	add	r7, sp, #0
  return uwTick;
 8012384:	4b02      	ldr	r3, [pc, #8]	@ (8012390 <HAL_GetTick+0x10>)
 8012386:	681b      	ldr	r3, [r3, #0]
}
 8012388:	0018      	movs	r0, r3
 801238a:	46bd      	mov	sp, r7
 801238c:	bd80      	pop	{r7, pc}
 801238e:	46c0      	nop			@ (mov r8, r8)
 8012390:	2000223c 	.word	0x2000223c

08012394 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b084      	sub	sp, #16
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801239c:	f7ff fff0 	bl	8012380 <HAL_GetTick>
 80123a0:	0003      	movs	r3, r0
 80123a2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	3301      	adds	r3, #1
 80123ac:	d004      	beq.n	80123b8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80123ae:	4b09      	ldr	r3, [pc, #36]	@ (80123d4 <HAL_Delay+0x40>)
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	68fa      	ldr	r2, [r7, #12]
 80123b4:	18d3      	adds	r3, r2, r3
 80123b6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80123b8:	46c0      	nop			@ (mov r8, r8)
 80123ba:	f7ff ffe1 	bl	8012380 <HAL_GetTick>
 80123be:	0002      	movs	r2, r0
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	1ad3      	subs	r3, r2, r3
 80123c4:	68fa      	ldr	r2, [r7, #12]
 80123c6:	429a      	cmp	r2, r3
 80123c8:	d8f7      	bhi.n	80123ba <HAL_Delay+0x26>
  {
  }
}
 80123ca:	46c0      	nop			@ (mov r8, r8)
 80123cc:	46c0      	nop			@ (mov r8, r8)
 80123ce:	46bd      	mov	sp, r7
 80123d0:	b004      	add	sp, #16
 80123d2:	bd80      	pop	{r7, pc}
 80123d4:	20000288 	.word	0x20000288

080123d8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80123d8:	b580      	push	{r7, lr}
 80123da:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80123dc:	4b04      	ldr	r3, [pc, #16]	@ (80123f0 <HAL_SuspendTick+0x18>)
 80123de:	681a      	ldr	r2, [r3, #0]
 80123e0:	4b03      	ldr	r3, [pc, #12]	@ (80123f0 <HAL_SuspendTick+0x18>)
 80123e2:	2102      	movs	r1, #2
 80123e4:	438a      	bics	r2, r1
 80123e6:	601a      	str	r2, [r3, #0]
}
 80123e8:	46c0      	nop			@ (mov r8, r8)
 80123ea:	46bd      	mov	sp, r7
 80123ec:	bd80      	pop	{r7, pc}
 80123ee:	46c0      	nop			@ (mov r8, r8)
 80123f0:	e000e010 	.word	0xe000e010

080123f4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80123f8:	4b04      	ldr	r3, [pc, #16]	@ (801240c <HAL_ResumeTick+0x18>)
 80123fa:	681a      	ldr	r2, [r3, #0]
 80123fc:	4b03      	ldr	r3, [pc, #12]	@ (801240c <HAL_ResumeTick+0x18>)
 80123fe:	2102      	movs	r1, #2
 8012400:	430a      	orrs	r2, r1
 8012402:	601a      	str	r2, [r3, #0]
}
 8012404:	46c0      	nop			@ (mov r8, r8)
 8012406:	46bd      	mov	sp, r7
 8012408:	bd80      	pop	{r7, pc}
 801240a:	46c0      	nop			@ (mov r8, r8)
 801240c:	e000e010 	.word	0xe000e010

08012410 <__NVIC_EnableIRQ>:
{
 8012410:	b580      	push	{r7, lr}
 8012412:	b082      	sub	sp, #8
 8012414:	af00      	add	r7, sp, #0
 8012416:	0002      	movs	r2, r0
 8012418:	1dfb      	adds	r3, r7, #7
 801241a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801241c:	1dfb      	adds	r3, r7, #7
 801241e:	781b      	ldrb	r3, [r3, #0]
 8012420:	2b7f      	cmp	r3, #127	@ 0x7f
 8012422:	d809      	bhi.n	8012438 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012424:	1dfb      	adds	r3, r7, #7
 8012426:	781b      	ldrb	r3, [r3, #0]
 8012428:	001a      	movs	r2, r3
 801242a:	231f      	movs	r3, #31
 801242c:	401a      	ands	r2, r3
 801242e:	4b04      	ldr	r3, [pc, #16]	@ (8012440 <__NVIC_EnableIRQ+0x30>)
 8012430:	2101      	movs	r1, #1
 8012432:	4091      	lsls	r1, r2
 8012434:	000a      	movs	r2, r1
 8012436:	601a      	str	r2, [r3, #0]
}
 8012438:	46c0      	nop			@ (mov r8, r8)
 801243a:	46bd      	mov	sp, r7
 801243c:	b002      	add	sp, #8
 801243e:	bd80      	pop	{r7, pc}
 8012440:	e000e100 	.word	0xe000e100

08012444 <__NVIC_DisableIRQ>:
{
 8012444:	b580      	push	{r7, lr}
 8012446:	b082      	sub	sp, #8
 8012448:	af00      	add	r7, sp, #0
 801244a:	0002      	movs	r2, r0
 801244c:	1dfb      	adds	r3, r7, #7
 801244e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8012450:	1dfb      	adds	r3, r7, #7
 8012452:	781b      	ldrb	r3, [r3, #0]
 8012454:	2b7f      	cmp	r3, #127	@ 0x7f
 8012456:	d810      	bhi.n	801247a <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012458:	1dfb      	adds	r3, r7, #7
 801245a:	781b      	ldrb	r3, [r3, #0]
 801245c:	001a      	movs	r2, r3
 801245e:	231f      	movs	r3, #31
 8012460:	4013      	ands	r3, r2
 8012462:	4908      	ldr	r1, [pc, #32]	@ (8012484 <__NVIC_DisableIRQ+0x40>)
 8012464:	2201      	movs	r2, #1
 8012466:	409a      	lsls	r2, r3
 8012468:	0013      	movs	r3, r2
 801246a:	2280      	movs	r2, #128	@ 0x80
 801246c:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 801246e:	f3bf 8f4f 	dsb	sy
}
 8012472:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8012474:	f3bf 8f6f 	isb	sy
}
 8012478:	46c0      	nop			@ (mov r8, r8)
}
 801247a:	46c0      	nop			@ (mov r8, r8)
 801247c:	46bd      	mov	sp, r7
 801247e:	b002      	add	sp, #8
 8012480:	bd80      	pop	{r7, pc}
 8012482:	46c0      	nop			@ (mov r8, r8)
 8012484:	e000e100 	.word	0xe000e100

08012488 <__NVIC_SetPriority>:
{
 8012488:	b590      	push	{r4, r7, lr}
 801248a:	b083      	sub	sp, #12
 801248c:	af00      	add	r7, sp, #0
 801248e:	0002      	movs	r2, r0
 8012490:	6039      	str	r1, [r7, #0]
 8012492:	1dfb      	adds	r3, r7, #7
 8012494:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8012496:	1dfb      	adds	r3, r7, #7
 8012498:	781b      	ldrb	r3, [r3, #0]
 801249a:	2b7f      	cmp	r3, #127	@ 0x7f
 801249c:	d828      	bhi.n	80124f0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801249e:	4a2f      	ldr	r2, [pc, #188]	@ (801255c <__NVIC_SetPriority+0xd4>)
 80124a0:	1dfb      	adds	r3, r7, #7
 80124a2:	781b      	ldrb	r3, [r3, #0]
 80124a4:	b25b      	sxtb	r3, r3
 80124a6:	089b      	lsrs	r3, r3, #2
 80124a8:	33c0      	adds	r3, #192	@ 0xc0
 80124aa:	009b      	lsls	r3, r3, #2
 80124ac:	589b      	ldr	r3, [r3, r2]
 80124ae:	1dfa      	adds	r2, r7, #7
 80124b0:	7812      	ldrb	r2, [r2, #0]
 80124b2:	0011      	movs	r1, r2
 80124b4:	2203      	movs	r2, #3
 80124b6:	400a      	ands	r2, r1
 80124b8:	00d2      	lsls	r2, r2, #3
 80124ba:	21ff      	movs	r1, #255	@ 0xff
 80124bc:	4091      	lsls	r1, r2
 80124be:	000a      	movs	r2, r1
 80124c0:	43d2      	mvns	r2, r2
 80124c2:	401a      	ands	r2, r3
 80124c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80124c6:	683b      	ldr	r3, [r7, #0]
 80124c8:	019b      	lsls	r3, r3, #6
 80124ca:	22ff      	movs	r2, #255	@ 0xff
 80124cc:	401a      	ands	r2, r3
 80124ce:	1dfb      	adds	r3, r7, #7
 80124d0:	781b      	ldrb	r3, [r3, #0]
 80124d2:	0018      	movs	r0, r3
 80124d4:	2303      	movs	r3, #3
 80124d6:	4003      	ands	r3, r0
 80124d8:	00db      	lsls	r3, r3, #3
 80124da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80124dc:	481f      	ldr	r0, [pc, #124]	@ (801255c <__NVIC_SetPriority+0xd4>)
 80124de:	1dfb      	adds	r3, r7, #7
 80124e0:	781b      	ldrb	r3, [r3, #0]
 80124e2:	b25b      	sxtb	r3, r3
 80124e4:	089b      	lsrs	r3, r3, #2
 80124e6:	430a      	orrs	r2, r1
 80124e8:	33c0      	adds	r3, #192	@ 0xc0
 80124ea:	009b      	lsls	r3, r3, #2
 80124ec:	501a      	str	r2, [r3, r0]
}
 80124ee:	e031      	b.n	8012554 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80124f0:	4a1b      	ldr	r2, [pc, #108]	@ (8012560 <__NVIC_SetPriority+0xd8>)
 80124f2:	1dfb      	adds	r3, r7, #7
 80124f4:	781b      	ldrb	r3, [r3, #0]
 80124f6:	0019      	movs	r1, r3
 80124f8:	230f      	movs	r3, #15
 80124fa:	400b      	ands	r3, r1
 80124fc:	3b08      	subs	r3, #8
 80124fe:	089b      	lsrs	r3, r3, #2
 8012500:	3306      	adds	r3, #6
 8012502:	009b      	lsls	r3, r3, #2
 8012504:	18d3      	adds	r3, r2, r3
 8012506:	3304      	adds	r3, #4
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	1dfa      	adds	r2, r7, #7
 801250c:	7812      	ldrb	r2, [r2, #0]
 801250e:	0011      	movs	r1, r2
 8012510:	2203      	movs	r2, #3
 8012512:	400a      	ands	r2, r1
 8012514:	00d2      	lsls	r2, r2, #3
 8012516:	21ff      	movs	r1, #255	@ 0xff
 8012518:	4091      	lsls	r1, r2
 801251a:	000a      	movs	r2, r1
 801251c:	43d2      	mvns	r2, r2
 801251e:	401a      	ands	r2, r3
 8012520:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8012522:	683b      	ldr	r3, [r7, #0]
 8012524:	019b      	lsls	r3, r3, #6
 8012526:	22ff      	movs	r2, #255	@ 0xff
 8012528:	401a      	ands	r2, r3
 801252a:	1dfb      	adds	r3, r7, #7
 801252c:	781b      	ldrb	r3, [r3, #0]
 801252e:	0018      	movs	r0, r3
 8012530:	2303      	movs	r3, #3
 8012532:	4003      	ands	r3, r0
 8012534:	00db      	lsls	r3, r3, #3
 8012536:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8012538:	4809      	ldr	r0, [pc, #36]	@ (8012560 <__NVIC_SetPriority+0xd8>)
 801253a:	1dfb      	adds	r3, r7, #7
 801253c:	781b      	ldrb	r3, [r3, #0]
 801253e:	001c      	movs	r4, r3
 8012540:	230f      	movs	r3, #15
 8012542:	4023      	ands	r3, r4
 8012544:	3b08      	subs	r3, #8
 8012546:	089b      	lsrs	r3, r3, #2
 8012548:	430a      	orrs	r2, r1
 801254a:	3306      	adds	r3, #6
 801254c:	009b      	lsls	r3, r3, #2
 801254e:	18c3      	adds	r3, r0, r3
 8012550:	3304      	adds	r3, #4
 8012552:	601a      	str	r2, [r3, #0]
}
 8012554:	46c0      	nop			@ (mov r8, r8)
 8012556:	46bd      	mov	sp, r7
 8012558:	b003      	add	sp, #12
 801255a:	bd90      	pop	{r4, r7, pc}
 801255c:	e000e100 	.word	0xe000e100
 8012560:	e000ed00 	.word	0xe000ed00

08012564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8012564:	b580      	push	{r7, lr}
 8012566:	b082      	sub	sp, #8
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	1e5a      	subs	r2, r3, #1
 8012570:	2380      	movs	r3, #128	@ 0x80
 8012572:	045b      	lsls	r3, r3, #17
 8012574:	429a      	cmp	r2, r3
 8012576:	d301      	bcc.n	801257c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8012578:	2301      	movs	r3, #1
 801257a:	e010      	b.n	801259e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801257c:	4b0a      	ldr	r3, [pc, #40]	@ (80125a8 <SysTick_Config+0x44>)
 801257e:	687a      	ldr	r2, [r7, #4]
 8012580:	3a01      	subs	r2, #1
 8012582:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8012584:	2301      	movs	r3, #1
 8012586:	425b      	negs	r3, r3
 8012588:	2103      	movs	r1, #3
 801258a:	0018      	movs	r0, r3
 801258c:	f7ff ff7c 	bl	8012488 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8012590:	4b05      	ldr	r3, [pc, #20]	@ (80125a8 <SysTick_Config+0x44>)
 8012592:	2200      	movs	r2, #0
 8012594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8012596:	4b04      	ldr	r3, [pc, #16]	@ (80125a8 <SysTick_Config+0x44>)
 8012598:	2207      	movs	r2, #7
 801259a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801259c:	2300      	movs	r3, #0
}
 801259e:	0018      	movs	r0, r3
 80125a0:	46bd      	mov	sp, r7
 80125a2:	b002      	add	sp, #8
 80125a4:	bd80      	pop	{r7, pc}
 80125a6:	46c0      	nop			@ (mov r8, r8)
 80125a8:	e000e010 	.word	0xe000e010

080125ac <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80125ac:	b580      	push	{r7, lr}
 80125ae:	b084      	sub	sp, #16
 80125b0:	af00      	add	r7, sp, #0
 80125b2:	60b9      	str	r1, [r7, #8]
 80125b4:	607a      	str	r2, [r7, #4]
 80125b6:	210f      	movs	r1, #15
 80125b8:	187b      	adds	r3, r7, r1
 80125ba:	1c02      	adds	r2, r0, #0
 80125bc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80125be:	68ba      	ldr	r2, [r7, #8]
 80125c0:	187b      	adds	r3, r7, r1
 80125c2:	781b      	ldrb	r3, [r3, #0]
 80125c4:	b25b      	sxtb	r3, r3
 80125c6:	0011      	movs	r1, r2
 80125c8:	0018      	movs	r0, r3
 80125ca:	f7ff ff5d 	bl	8012488 <__NVIC_SetPriority>
}
 80125ce:	46c0      	nop			@ (mov r8, r8)
 80125d0:	46bd      	mov	sp, r7
 80125d2:	b004      	add	sp, #16
 80125d4:	bd80      	pop	{r7, pc}

080125d6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80125d6:	b580      	push	{r7, lr}
 80125d8:	b082      	sub	sp, #8
 80125da:	af00      	add	r7, sp, #0
 80125dc:	0002      	movs	r2, r0
 80125de:	1dfb      	adds	r3, r7, #7
 80125e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80125e2:	1dfb      	adds	r3, r7, #7
 80125e4:	781b      	ldrb	r3, [r3, #0]
 80125e6:	b25b      	sxtb	r3, r3
 80125e8:	0018      	movs	r0, r3
 80125ea:	f7ff ff11 	bl	8012410 <__NVIC_EnableIRQ>
}
 80125ee:	46c0      	nop			@ (mov r8, r8)
 80125f0:	46bd      	mov	sp, r7
 80125f2:	b002      	add	sp, #8
 80125f4:	bd80      	pop	{r7, pc}

080125f6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80125f6:	b580      	push	{r7, lr}
 80125f8:	b082      	sub	sp, #8
 80125fa:	af00      	add	r7, sp, #0
 80125fc:	0002      	movs	r2, r0
 80125fe:	1dfb      	adds	r3, r7, #7
 8012600:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8012602:	1dfb      	adds	r3, r7, #7
 8012604:	781b      	ldrb	r3, [r3, #0]
 8012606:	b25b      	sxtb	r3, r3
 8012608:	0018      	movs	r0, r3
 801260a:	f7ff ff1b 	bl	8012444 <__NVIC_DisableIRQ>
}
 801260e:	46c0      	nop			@ (mov r8, r8)
 8012610:	46bd      	mov	sp, r7
 8012612:	b002      	add	sp, #8
 8012614:	bd80      	pop	{r7, pc}

08012616 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8012616:	b580      	push	{r7, lr}
 8012618:	b082      	sub	sp, #8
 801261a:	af00      	add	r7, sp, #0
 801261c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	0018      	movs	r0, r3
 8012622:	f7ff ff9f 	bl	8012564 <SysTick_Config>
 8012626:	0003      	movs	r3, r0
}
 8012628:	0018      	movs	r0, r3
 801262a:	46bd      	mov	sp, r7
 801262c:	b002      	add	sp, #8
 801262e:	bd80      	pop	{r7, pc}

08012630 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b082      	sub	sp, #8
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	2b00      	cmp	r3, #0
 801263c:	d101      	bne.n	8012642 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 801263e:	2301      	movs	r3, #1
 8012640:	e091      	b.n	8012766 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	001a      	movs	r2, r3
 8012648:	4b49      	ldr	r3, [pc, #292]	@ (8012770 <HAL_DMA_Init+0x140>)
 801264a:	429a      	cmp	r2, r3
 801264c:	d810      	bhi.n	8012670 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	4a48      	ldr	r2, [pc, #288]	@ (8012774 <HAL_DMA_Init+0x144>)
 8012654:	4694      	mov	ip, r2
 8012656:	4463      	add	r3, ip
 8012658:	2114      	movs	r1, #20
 801265a:	0018      	movs	r0, r3
 801265c:	f7ed fd5c 	bl	8000118 <__udivsi3>
 8012660:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8012662:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	4a43      	ldr	r2, [pc, #268]	@ (8012778 <HAL_DMA_Init+0x148>)
 801266c:	641a      	str	r2, [r3, #64]	@ 0x40
 801266e:	e00f      	b.n	8012690 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	4a41      	ldr	r2, [pc, #260]	@ (801277c <HAL_DMA_Init+0x14c>)
 8012676:	4694      	mov	ip, r2
 8012678:	4463      	add	r3, ip
 801267a:	2114      	movs	r1, #20
 801267c:	0018      	movs	r0, r3
 801267e:	f7ed fd4b 	bl	8000118 <__udivsi3>
 8012682:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8012684:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	4a3c      	ldr	r2, [pc, #240]	@ (8012780 <HAL_DMA_Init+0x150>)
 801268e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	2225      	movs	r2, #37	@ 0x25
 8012694:	2102      	movs	r1, #2
 8012696:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	681a      	ldr	r2, [r3, #0]
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	681b      	ldr	r3, [r3, #0]
 80126a2:	4938      	ldr	r1, [pc, #224]	@ (8012784 <HAL_DMA_Init+0x154>)
 80126a4:	400a      	ands	r2, r1
 80126a6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	681b      	ldr	r3, [r3, #0]
 80126ac:	6819      	ldr	r1, [r3, #0]
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	689a      	ldr	r2, [r3, #8]
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	68db      	ldr	r3, [r3, #12]
 80126b6:	431a      	orrs	r2, r3
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	691b      	ldr	r3, [r3, #16]
 80126bc:	431a      	orrs	r2, r3
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	695b      	ldr	r3, [r3, #20]
 80126c2:	431a      	orrs	r2, r3
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	699b      	ldr	r3, [r3, #24]
 80126c8:	431a      	orrs	r2, r3
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	69db      	ldr	r3, [r3, #28]
 80126ce:	431a      	orrs	r2, r3
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	6a1b      	ldr	r3, [r3, #32]
 80126d4:	431a      	orrs	r2, r3
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	430a      	orrs	r2, r1
 80126dc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	0018      	movs	r0, r3
 80126e2:	f000 fb4d 	bl	8012d80 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	689a      	ldr	r2, [r3, #8]
 80126ea:	2380      	movs	r3, #128	@ 0x80
 80126ec:	01db      	lsls	r3, r3, #7
 80126ee:	429a      	cmp	r2, r3
 80126f0:	d102      	bne.n	80126f8 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	2200      	movs	r2, #0
 80126f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	685a      	ldr	r2, [r3, #4]
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012700:	21ff      	movs	r1, #255	@ 0xff
 8012702:	400a      	ands	r2, r1
 8012704:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801270a:	687a      	ldr	r2, [r7, #4]
 801270c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801270e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	685b      	ldr	r3, [r3, #4]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d011      	beq.n	801273c <HAL_DMA_Init+0x10c>
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	685b      	ldr	r3, [r3, #4]
 801271c:	2b04      	cmp	r3, #4
 801271e:	d80d      	bhi.n	801273c <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	0018      	movs	r0, r3
 8012724:	f000 fb76 	bl	8012e14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801272c:	2200      	movs	r2, #0
 801272e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012734:	687a      	ldr	r2, [r7, #4]
 8012736:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012738:	605a      	str	r2, [r3, #4]
 801273a:	e008      	b.n	801274e <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	2200      	movs	r2, #0
 8012740:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	2200      	movs	r2, #0
 8012746:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	2200      	movs	r2, #0
 801274c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	2200      	movs	r2, #0
 8012752:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	2225      	movs	r2, #37	@ 0x25
 8012758:	2101      	movs	r1, #1
 801275a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	2224      	movs	r2, #36	@ 0x24
 8012760:	2100      	movs	r1, #0
 8012762:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012764:	2300      	movs	r3, #0
}
 8012766:	0018      	movs	r0, r3
 8012768:	46bd      	mov	sp, r7
 801276a:	b002      	add	sp, #8
 801276c:	bd80      	pop	{r7, pc}
 801276e:	46c0      	nop			@ (mov r8, r8)
 8012770:	40020407 	.word	0x40020407
 8012774:	bffdfff8 	.word	0xbffdfff8
 8012778:	40020000 	.word	0x40020000
 801277c:	bffdfbf8 	.word	0xbffdfbf8
 8012780:	40020400 	.word	0x40020400
 8012784:	ffff800f 	.word	0xffff800f

08012788 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8012788:	b580      	push	{r7, lr}
 801278a:	b082      	sub	sp, #8
 801278c:	af00      	add	r7, sp, #0
 801278e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	2b00      	cmp	r3, #0
 8012794:	d101      	bne.n	801279a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8012796:	2301      	movs	r3, #1
 8012798:	e07f      	b.n	801289a <HAL_DMA_DeInit+0x112>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	681a      	ldr	r2, [r3, #0]
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	2101      	movs	r1, #1
 80127a6:	438a      	bics	r2, r1
 80127a8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	001a      	movs	r2, r3
 80127b0:	4b3c      	ldr	r3, [pc, #240]	@ (80128a4 <HAL_DMA_DeInit+0x11c>)
 80127b2:	429a      	cmp	r2, r3
 80127b4:	d810      	bhi.n	80127d8 <HAL_DMA_DeInit+0x50>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	4a3b      	ldr	r2, [pc, #236]	@ (80128a8 <HAL_DMA_DeInit+0x120>)
 80127bc:	4694      	mov	ip, r2
 80127be:	4463      	add	r3, ip
 80127c0:	2114      	movs	r1, #20
 80127c2:	0018      	movs	r0, r3
 80127c4:	f7ed fca8 	bl	8000118 <__udivsi3>
 80127c8:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80127ca:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	4a36      	ldr	r2, [pc, #216]	@ (80128ac <HAL_DMA_DeInit+0x124>)
 80127d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80127d6:	e00f      	b.n	80127f8 <HAL_DMA_DeInit+0x70>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	4a34      	ldr	r2, [pc, #208]	@ (80128b0 <HAL_DMA_DeInit+0x128>)
 80127de:	4694      	mov	ip, r2
 80127e0:	4463      	add	r3, ip
 80127e2:	2114      	movs	r1, #20
 80127e4:	0018      	movs	r0, r3
 80127e6:	f7ed fc97 	bl	8000118 <__udivsi3>
 80127ea:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80127ec:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	4a2f      	ldr	r2, [pc, #188]	@ (80128b4 <HAL_DMA_DeInit+0x12c>)
 80127f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	2200      	movs	r2, #0
 80127fe:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012804:	221c      	movs	r2, #28
 8012806:	401a      	ands	r2, r3
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801280c:	2101      	movs	r1, #1
 801280e:	4091      	lsls	r1, r2
 8012810:	000a      	movs	r2, r1
 8012812:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	0018      	movs	r0, r3
 8012818:	f000 fab2 	bl	8012d80 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012820:	2200      	movs	r2, #0
 8012822:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012828:	687a      	ldr	r2, [r7, #4]
 801282a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801282c:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	685b      	ldr	r3, [r3, #4]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d010      	beq.n	8012858 <HAL_DMA_DeInit+0xd0>
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	685b      	ldr	r3, [r3, #4]
 801283a:	2b04      	cmp	r3, #4
 801283c:	d80c      	bhi.n	8012858 <HAL_DMA_DeInit+0xd0>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	0018      	movs	r0, r3
 8012842:	f000 fae7 	bl	8012e14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801284a:	2200      	movs	r2, #0
 801284c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012852:	687a      	ldr	r2, [r7, #4]
 8012854:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012856:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	2200      	movs	r2, #0
 801285c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	2200      	movs	r2, #0
 8012862:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2200      	movs	r2, #0
 8012868:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	2200      	movs	r2, #0
 801286e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	2200      	movs	r2, #0
 8012874:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	2200      	movs	r2, #0
 801287a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	2200      	movs	r2, #0
 8012880:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	2200      	movs	r2, #0
 8012886:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	2225      	movs	r2, #37	@ 0x25
 801288c:	2100      	movs	r1, #0
 801288e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	2224      	movs	r2, #36	@ 0x24
 8012894:	2100      	movs	r1, #0
 8012896:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012898:	2300      	movs	r3, #0
}
 801289a:	0018      	movs	r0, r3
 801289c:	46bd      	mov	sp, r7
 801289e:	b002      	add	sp, #8
 80128a0:	bd80      	pop	{r7, pc}
 80128a2:	46c0      	nop			@ (mov r8, r8)
 80128a4:	40020407 	.word	0x40020407
 80128a8:	bffdfff8 	.word	0xbffdfff8
 80128ac:	40020000 	.word	0x40020000
 80128b0:	bffdfbf8 	.word	0xbffdfbf8
 80128b4:	40020400 	.word	0x40020400

080128b8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80128b8:	b580      	push	{r7, lr}
 80128ba:	b086      	sub	sp, #24
 80128bc:	af00      	add	r7, sp, #0
 80128be:	60f8      	str	r0, [r7, #12]
 80128c0:	60b9      	str	r1, [r7, #8]
 80128c2:	607a      	str	r2, [r7, #4]
 80128c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80128c6:	2317      	movs	r3, #23
 80128c8:	18fb      	adds	r3, r7, r3
 80128ca:	2200      	movs	r2, #0
 80128cc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	2224      	movs	r2, #36	@ 0x24
 80128d2:	5c9b      	ldrb	r3, [r3, r2]
 80128d4:	2b01      	cmp	r3, #1
 80128d6:	d101      	bne.n	80128dc <HAL_DMA_Start_IT+0x24>
 80128d8:	2302      	movs	r3, #2
 80128da:	e06f      	b.n	80129bc <HAL_DMA_Start_IT+0x104>
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	2224      	movs	r2, #36	@ 0x24
 80128e0:	2101      	movs	r1, #1
 80128e2:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	2225      	movs	r2, #37	@ 0x25
 80128e8:	5c9b      	ldrb	r3, [r3, r2]
 80128ea:	b2db      	uxtb	r3, r3
 80128ec:	2b01      	cmp	r3, #1
 80128ee:	d157      	bne.n	80129a0 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	2225      	movs	r2, #37	@ 0x25
 80128f4:	2102      	movs	r1, #2
 80128f6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	2200      	movs	r2, #0
 80128fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	681a      	ldr	r2, [r3, #0]
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	2101      	movs	r1, #1
 801290a:	438a      	bics	r2, r1
 801290c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 801290e:	683b      	ldr	r3, [r7, #0]
 8012910:	687a      	ldr	r2, [r7, #4]
 8012912:	68b9      	ldr	r1, [r7, #8]
 8012914:	68f8      	ldr	r0, [r7, #12]
 8012916:	f000 f9f7 	bl	8012d08 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801291e:	2b00      	cmp	r3, #0
 8012920:	d008      	beq.n	8012934 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	681a      	ldr	r2, [r3, #0]
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	210e      	movs	r1, #14
 801292e:	430a      	orrs	r2, r1
 8012930:	601a      	str	r2, [r3, #0]
 8012932:	e00f      	b.n	8012954 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	681a      	ldr	r2, [r3, #0]
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	2104      	movs	r1, #4
 8012940:	438a      	bics	r2, r1
 8012942:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	681a      	ldr	r2, [r3, #0]
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	210a      	movs	r1, #10
 8012950:	430a      	orrs	r2, r1
 8012952:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012958:	681a      	ldr	r2, [r3, #0]
 801295a:	2380      	movs	r3, #128	@ 0x80
 801295c:	025b      	lsls	r3, r3, #9
 801295e:	4013      	ands	r3, r2
 8012960:	d008      	beq.n	8012974 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012966:	681a      	ldr	r2, [r3, #0]
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801296c:	2180      	movs	r1, #128	@ 0x80
 801296e:	0049      	lsls	r1, r1, #1
 8012970:	430a      	orrs	r2, r1
 8012972:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8012974:	68fb      	ldr	r3, [r7, #12]
 8012976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012978:	2b00      	cmp	r3, #0
 801297a:	d008      	beq.n	801298e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012980:	681a      	ldr	r2, [r3, #0]
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012986:	2180      	movs	r1, #128	@ 0x80
 8012988:	0049      	lsls	r1, r1, #1
 801298a:	430a      	orrs	r2, r1
 801298c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	681a      	ldr	r2, [r3, #0]
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	2101      	movs	r1, #1
 801299a:	430a      	orrs	r2, r1
 801299c:	601a      	str	r2, [r3, #0]
 801299e:	e00a      	b.n	80129b6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	2280      	movs	r2, #128	@ 0x80
 80129a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	2224      	movs	r2, #36	@ 0x24
 80129aa:	2100      	movs	r1, #0
 80129ac:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80129ae:	2317      	movs	r3, #23
 80129b0:	18fb      	adds	r3, r7, r3
 80129b2:	2201      	movs	r2, #1
 80129b4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80129b6:	2317      	movs	r3, #23
 80129b8:	18fb      	adds	r3, r7, r3
 80129ba:	781b      	ldrb	r3, [r3, #0]
}
 80129bc:	0018      	movs	r0, r3
 80129be:	46bd      	mov	sp, r7
 80129c0:	b006      	add	sp, #24
 80129c2:	bd80      	pop	{r7, pc}

080129c4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80129c4:	b580      	push	{r7, lr}
 80129c6:	b082      	sub	sp, #8
 80129c8:	af00      	add	r7, sp, #0
 80129ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d101      	bne.n	80129d6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80129d2:	2301      	movs	r3, #1
 80129d4:	e04f      	b.n	8012a76 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	2225      	movs	r2, #37	@ 0x25
 80129da:	5c9b      	ldrb	r3, [r3, r2]
 80129dc:	b2db      	uxtb	r3, r3
 80129de:	2b02      	cmp	r3, #2
 80129e0:	d008      	beq.n	80129f4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	2204      	movs	r2, #4
 80129e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	2224      	movs	r2, #36	@ 0x24
 80129ec:	2100      	movs	r1, #0
 80129ee:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80129f0:	2301      	movs	r3, #1
 80129f2:	e040      	b.n	8012a76 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	681a      	ldr	r2, [r3, #0]
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	210e      	movs	r1, #14
 8012a00:	438a      	bics	r2, r1
 8012a02:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012a08:	681a      	ldr	r2, [r3, #0]
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012a0e:	491c      	ldr	r1, [pc, #112]	@ (8012a80 <HAL_DMA_Abort+0xbc>)
 8012a10:	400a      	ands	r2, r1
 8012a12:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	681a      	ldr	r2, [r3, #0]
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	2101      	movs	r1, #1
 8012a20:	438a      	bics	r2, r1
 8012a22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a28:	221c      	movs	r2, #28
 8012a2a:	401a      	ands	r2, r3
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012a30:	2101      	movs	r1, #1
 8012a32:	4091      	lsls	r1, r2
 8012a34:	000a      	movs	r2, r1
 8012a36:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012a3c:	687a      	ldr	r2, [r7, #4]
 8012a3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012a40:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d00c      	beq.n	8012a64 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a4e:	681a      	ldr	r2, [r3, #0]
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a54:	490a      	ldr	r1, [pc, #40]	@ (8012a80 <HAL_DMA_Abort+0xbc>)
 8012a56:	400a      	ands	r2, r1
 8012a58:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012a5e:	687a      	ldr	r2, [r7, #4]
 8012a60:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012a62:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	2225      	movs	r2, #37	@ 0x25
 8012a68:	2101      	movs	r1, #1
 8012a6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	2224      	movs	r2, #36	@ 0x24
 8012a70:	2100      	movs	r1, #0
 8012a72:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8012a74:	2300      	movs	r3, #0
}
 8012a76:	0018      	movs	r0, r3
 8012a78:	46bd      	mov	sp, r7
 8012a7a:	b002      	add	sp, #8
 8012a7c:	bd80      	pop	{r7, pc}
 8012a7e:	46c0      	nop			@ (mov r8, r8)
 8012a80:	fffffeff 	.word	0xfffffeff

08012a84 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8012a84:	b580      	push	{r7, lr}
 8012a86:	b084      	sub	sp, #16
 8012a88:	af00      	add	r7, sp, #0
 8012a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012a8c:	210f      	movs	r1, #15
 8012a8e:	187b      	adds	r3, r7, r1
 8012a90:	2200      	movs	r2, #0
 8012a92:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	2225      	movs	r2, #37	@ 0x25
 8012a98:	5c9b      	ldrb	r3, [r3, r2]
 8012a9a:	b2db      	uxtb	r3, r3
 8012a9c:	2b02      	cmp	r3, #2
 8012a9e:	d006      	beq.n	8012aae <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	2204      	movs	r2, #4
 8012aa4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8012aa6:	187b      	adds	r3, r7, r1
 8012aa8:	2201      	movs	r2, #1
 8012aaa:	701a      	strb	r2, [r3, #0]
 8012aac:	e048      	b.n	8012b40 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	681a      	ldr	r2, [r3, #0]
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	210e      	movs	r1, #14
 8012aba:	438a      	bics	r2, r1
 8012abc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	681a      	ldr	r2, [r3, #0]
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	2101      	movs	r1, #1
 8012aca:	438a      	bics	r2, r1
 8012acc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012ad2:	681a      	ldr	r2, [r3, #0]
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012ad8:	491d      	ldr	r1, [pc, #116]	@ (8012b50 <HAL_DMA_Abort_IT+0xcc>)
 8012ada:	400a      	ands	r2, r1
 8012adc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012ae2:	221c      	movs	r2, #28
 8012ae4:	401a      	ands	r2, r3
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012aea:	2101      	movs	r1, #1
 8012aec:	4091      	lsls	r1, r2
 8012aee:	000a      	movs	r2, r1
 8012af0:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012af6:	687a      	ldr	r2, [r7, #4]
 8012af8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012afa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d00c      	beq.n	8012b1e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b0e:	4910      	ldr	r1, [pc, #64]	@ (8012b50 <HAL_DMA_Abort_IT+0xcc>)
 8012b10:	400a      	ands	r2, r1
 8012b12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012b18:	687a      	ldr	r2, [r7, #4]
 8012b1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012b1c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	2225      	movs	r2, #37	@ 0x25
 8012b22:	2101      	movs	r1, #1
 8012b24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	2224      	movs	r2, #36	@ 0x24
 8012b2a:	2100      	movs	r1, #0
 8012b2c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d004      	beq.n	8012b40 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012b3a:	687a      	ldr	r2, [r7, #4]
 8012b3c:	0010      	movs	r0, r2
 8012b3e:	4798      	blx	r3
    }
  }
  return status;
 8012b40:	230f      	movs	r3, #15
 8012b42:	18fb      	adds	r3, r7, r3
 8012b44:	781b      	ldrb	r3, [r3, #0]
}
 8012b46:	0018      	movs	r0, r3
 8012b48:	46bd      	mov	sp, r7
 8012b4a:	b004      	add	sp, #16
 8012b4c:	bd80      	pop	{r7, pc}
 8012b4e:	46c0      	nop			@ (mov r8, r8)
 8012b50:	fffffeff 	.word	0xfffffeff

08012b54 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b084      	sub	sp, #16
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	681b      	ldr	r3, [r3, #0]
 8012b6a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012b70:	221c      	movs	r2, #28
 8012b72:	4013      	ands	r3, r2
 8012b74:	2204      	movs	r2, #4
 8012b76:	409a      	lsls	r2, r3
 8012b78:	0013      	movs	r3, r2
 8012b7a:	68fa      	ldr	r2, [r7, #12]
 8012b7c:	4013      	ands	r3, r2
 8012b7e:	d026      	beq.n	8012bce <HAL_DMA_IRQHandler+0x7a>
 8012b80:	68bb      	ldr	r3, [r7, #8]
 8012b82:	2204      	movs	r2, #4
 8012b84:	4013      	ands	r3, r2
 8012b86:	d022      	beq.n	8012bce <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	2220      	movs	r2, #32
 8012b90:	4013      	ands	r3, r2
 8012b92:	d107      	bne.n	8012ba4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	681a      	ldr	r2, [r3, #0]
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	2104      	movs	r1, #4
 8012ba0:	438a      	bics	r2, r1
 8012ba2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012ba8:	221c      	movs	r2, #28
 8012baa:	401a      	ands	r2, r3
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012bb0:	2104      	movs	r1, #4
 8012bb2:	4091      	lsls	r1, r2
 8012bb4:	000a      	movs	r2, r1
 8012bb6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d100      	bne.n	8012bc2 <HAL_DMA_IRQHandler+0x6e>
 8012bc0:	e080      	b.n	8012cc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012bc6:	687a      	ldr	r2, [r7, #4]
 8012bc8:	0010      	movs	r0, r2
 8012bca:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8012bcc:	e07a      	b.n	8012cc4 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012bd2:	221c      	movs	r2, #28
 8012bd4:	4013      	ands	r3, r2
 8012bd6:	2202      	movs	r2, #2
 8012bd8:	409a      	lsls	r2, r3
 8012bda:	0013      	movs	r3, r2
 8012bdc:	68fa      	ldr	r2, [r7, #12]
 8012bde:	4013      	ands	r3, r2
 8012be0:	d03c      	beq.n	8012c5c <HAL_DMA_IRQHandler+0x108>
 8012be2:	68bb      	ldr	r3, [r7, #8]
 8012be4:	2202      	movs	r2, #2
 8012be6:	4013      	ands	r3, r2
 8012be8:	d038      	beq.n	8012c5c <HAL_DMA_IRQHandler+0x108>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	2220      	movs	r2, #32
 8012bf2:	4013      	ands	r3, r2
 8012bf4:	d10b      	bne.n	8012c0e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	681a      	ldr	r2, [r3, #0]
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	210a      	movs	r1, #10
 8012c02:	438a      	bics	r2, r1
 8012c04:	601a      	str	r2, [r3, #0]
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	2225      	movs	r2, #37	@ 0x25
 8012c0a:	2101      	movs	r1, #1
 8012c0c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	001a      	movs	r2, r3
 8012c14:	4b2e      	ldr	r3, [pc, #184]	@ (8012cd0 <HAL_DMA_IRQHandler+0x17c>)
 8012c16:	429a      	cmp	r2, r3
 8012c18:	d909      	bls.n	8012c2e <HAL_DMA_IRQHandler+0xda>
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c1e:	221c      	movs	r2, #28
 8012c20:	401a      	ands	r2, r3
 8012c22:	4b2c      	ldr	r3, [pc, #176]	@ (8012cd4 <HAL_DMA_IRQHandler+0x180>)
 8012c24:	2102      	movs	r1, #2
 8012c26:	4091      	lsls	r1, r2
 8012c28:	000a      	movs	r2, r1
 8012c2a:	605a      	str	r2, [r3, #4]
 8012c2c:	e008      	b.n	8012c40 <HAL_DMA_IRQHandler+0xec>
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c32:	221c      	movs	r2, #28
 8012c34:	401a      	ands	r2, r3
 8012c36:	4b28      	ldr	r3, [pc, #160]	@ (8012cd8 <HAL_DMA_IRQHandler+0x184>)
 8012c38:	2102      	movs	r1, #2
 8012c3a:	4091      	lsls	r1, r2
 8012c3c:	000a      	movs	r2, r1
 8012c3e:	605a      	str	r2, [r3, #4]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	2224      	movs	r2, #36	@ 0x24
 8012c44:	2100      	movs	r1, #0
 8012c46:	5499      	strb	r1, [r3, r2]
    if (hdma->XferCpltCallback != NULL)
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d039      	beq.n	8012cc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c54:	687a      	ldr	r2, [r7, #4]
 8012c56:	0010      	movs	r0, r2
 8012c58:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8012c5a:	e033      	b.n	8012cc4 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c60:	221c      	movs	r2, #28
 8012c62:	4013      	ands	r3, r2
 8012c64:	2208      	movs	r2, #8
 8012c66:	409a      	lsls	r2, r3
 8012c68:	0013      	movs	r3, r2
 8012c6a:	68fa      	ldr	r2, [r7, #12]
 8012c6c:	4013      	ands	r3, r2
 8012c6e:	d02a      	beq.n	8012cc6 <HAL_DMA_IRQHandler+0x172>
 8012c70:	68bb      	ldr	r3, [r7, #8]
 8012c72:	2208      	movs	r2, #8
 8012c74:	4013      	ands	r3, r2
 8012c76:	d026      	beq.n	8012cc6 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	681a      	ldr	r2, [r3, #0]
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	210e      	movs	r1, #14
 8012c84:	438a      	bics	r2, r1
 8012c86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c8c:	221c      	movs	r2, #28
 8012c8e:	401a      	ands	r2, r3
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012c94:	2101      	movs	r1, #1
 8012c96:	4091      	lsls	r1, r2
 8012c98:	000a      	movs	r2, r1
 8012c9a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	2201      	movs	r2, #1
 8012ca0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	2225      	movs	r2, #37	@ 0x25
 8012ca6:	2101      	movs	r1, #1
 8012ca8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	2224      	movs	r2, #36	@ 0x24
 8012cae:	2100      	movs	r1, #0
 8012cb0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d005      	beq.n	8012cc6 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012cbe:	687a      	ldr	r2, [r7, #4]
 8012cc0:	0010      	movs	r0, r2
 8012cc2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8012cc4:	46c0      	nop			@ (mov r8, r8)
 8012cc6:	46c0      	nop			@ (mov r8, r8)
}
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	b004      	add	sp, #16
 8012ccc:	bd80      	pop	{r7, pc}
 8012cce:	46c0      	nop			@ (mov r8, r8)
 8012cd0:	40020080 	.word	0x40020080
 8012cd4:	40020400 	.word	0x40020400
 8012cd8:	40020000 	.word	0x40020000

08012cdc <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8012cdc:	b580      	push	{r7, lr}
 8012cde:	b082      	sub	sp, #8
 8012ce0:	af00      	add	r7, sp, #0
 8012ce2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	2225      	movs	r2, #37	@ 0x25
 8012ce8:	5c9b      	ldrb	r3, [r3, r2]
 8012cea:	b2db      	uxtb	r3, r3
}
 8012cec:	0018      	movs	r0, r3
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	b002      	add	sp, #8
 8012cf2:	bd80      	pop	{r7, pc}

08012cf4 <HAL_DMA_GetError>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b082      	sub	sp, #8
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	6078      	str	r0, [r7, #4]
  /* Return the DMA error code */
  return hdma->ErrorCode;
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8012d00:	0018      	movs	r0, r3
 8012d02:	46bd      	mov	sp, r7
 8012d04:	b002      	add	sp, #8
 8012d06:	bd80      	pop	{r7, pc}

08012d08 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8012d08:	b580      	push	{r7, lr}
 8012d0a:	b084      	sub	sp, #16
 8012d0c:	af00      	add	r7, sp, #0
 8012d0e:	60f8      	str	r0, [r7, #12]
 8012d10:	60b9      	str	r1, [r7, #8]
 8012d12:	607a      	str	r2, [r7, #4]
 8012d14:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d1a:	68fa      	ldr	r2, [r7, #12]
 8012d1c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012d1e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d004      	beq.n	8012d32 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012d2c:	68fa      	ldr	r2, [r7, #12]
 8012d2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012d30:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d36:	221c      	movs	r2, #28
 8012d38:	401a      	ands	r2, r3
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012d3e:	2101      	movs	r1, #1
 8012d40:	4091      	lsls	r1, r2
 8012d42:	000a      	movs	r2, r1
 8012d44:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	683a      	ldr	r2, [r7, #0]
 8012d4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	689b      	ldr	r3, [r3, #8]
 8012d52:	2b10      	cmp	r3, #16
 8012d54:	d108      	bne.n	8012d68 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	681b      	ldr	r3, [r3, #0]
 8012d5a:	687a      	ldr	r2, [r7, #4]
 8012d5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	68ba      	ldr	r2, [r7, #8]
 8012d64:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8012d66:	e007      	b.n	8012d78 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	68ba      	ldr	r2, [r7, #8]
 8012d6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8012d70:	68fb      	ldr	r3, [r7, #12]
 8012d72:	681b      	ldr	r3, [r3, #0]
 8012d74:	687a      	ldr	r2, [r7, #4]
 8012d76:	60da      	str	r2, [r3, #12]
}
 8012d78:	46c0      	nop			@ (mov r8, r8)
 8012d7a:	46bd      	mov	sp, r7
 8012d7c:	b004      	add	sp, #16
 8012d7e:	bd80      	pop	{r7, pc}

08012d80 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8012d80:	b580      	push	{r7, lr}
 8012d82:	b084      	sub	sp, #16
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	681b      	ldr	r3, [r3, #0]
 8012d8c:	001a      	movs	r2, r3
 8012d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8012e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8012d90:	429a      	cmp	r2, r3
 8012d92:	d814      	bhi.n	8012dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d98:	089b      	lsrs	r3, r3, #2
 8012d9a:	009b      	lsls	r3, r3, #2
 8012d9c:	4a1a      	ldr	r2, [pc, #104]	@ (8012e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8012d9e:	189a      	adds	r2, r3, r2
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	681b      	ldr	r3, [r3, #0]
 8012da8:	001a      	movs	r2, r3
 8012daa:	23ff      	movs	r3, #255	@ 0xff
 8012dac:	4013      	ands	r3, r2
 8012dae:	3b08      	subs	r3, #8
 8012db0:	2114      	movs	r1, #20
 8012db2:	0018      	movs	r0, r3
 8012db4:	f7ed f9b0 	bl	8000118 <__udivsi3>
 8012db8:	0003      	movs	r3, r0
 8012dba:	60fb      	str	r3, [r7, #12]
 8012dbc:	e014      	b.n	8012de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012dc2:	089b      	lsrs	r3, r3, #2
 8012dc4:	009b      	lsls	r3, r3, #2
 8012dc6:	4a11      	ldr	r2, [pc, #68]	@ (8012e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8012dc8:	189a      	adds	r2, r3, r2
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	001a      	movs	r2, r3
 8012dd4:	23ff      	movs	r3, #255	@ 0xff
 8012dd6:	4013      	ands	r3, r2
 8012dd8:	3b08      	subs	r3, #8
 8012dda:	2114      	movs	r1, #20
 8012ddc:	0018      	movs	r0, r3
 8012dde:	f7ed f99b 	bl	8000118 <__udivsi3>
 8012de2:	0003      	movs	r3, r0
 8012de4:	3307      	adds	r3, #7
 8012de6:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	4a09      	ldr	r2, [pc, #36]	@ (8012e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8012dec:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected
     for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	221f      	movs	r2, #31
 8012df2:	4013      	ands	r3, r2
 8012df4:	2201      	movs	r2, #1
 8012df6:	409a      	lsls	r2, r3
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8012dfc:	46c0      	nop			@ (mov r8, r8)
 8012dfe:	46bd      	mov	sp, r7
 8012e00:	b004      	add	sp, #16
 8012e02:	bd80      	pop	{r7, pc}
 8012e04:	40020407 	.word	0x40020407
 8012e08:	40020800 	.word	0x40020800
 8012e0c:	4002081c 	.word	0x4002081c
 8012e10:	40020880 	.word	0x40020880

08012e14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8012e14:	b580      	push	{r7, lr}
 8012e16:	b084      	sub	sp, #16
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	685b      	ldr	r3, [r3, #4]
 8012e20:	22ff      	movs	r2, #255	@ 0xff
 8012e22:	4013      	ands	r3, r2
 8012e24:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8012e26:	68fb      	ldr	r3, [r7, #12]
 8012e28:	4a0a      	ldr	r2, [pc, #40]	@ (8012e54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8012e2a:	4694      	mov	ip, r2
 8012e2c:	4463      	add	r3, ip
 8012e2e:	009b      	lsls	r3, r3, #2
 8012e30:	001a      	movs	r2, r3
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	4a07      	ldr	r2, [pc, #28]	@ (8012e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8012e3a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	3b01      	subs	r3, #1
 8012e40:	2203      	movs	r2, #3
 8012e42:	4013      	ands	r3, r2
 8012e44:	2201      	movs	r2, #1
 8012e46:	409a      	lsls	r2, r3
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8012e4c:	46c0      	nop			@ (mov r8, r8)
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	b004      	add	sp, #16
 8012e52:	bd80      	pop	{r7, pc}
 8012e54:	1000823f 	.word	0x1000823f
 8012e58:	40020940 	.word	0x40020940

08012e5c <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8012e5c:	b5b0      	push	{r4, r5, r7, lr}
 8012e5e:	b086      	sub	sp, #24
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	60f8      	str	r0, [r7, #12]
 8012e64:	60b9      	str	r1, [r7, #8]
 8012e66:	603a      	str	r2, [r7, #0]
 8012e68:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8012e6a:	4b21      	ldr	r3, [pc, #132]	@ (8012ef0 <HAL_FLASH_Program+0x94>)
 8012e6c:	781b      	ldrb	r3, [r3, #0]
 8012e6e:	2b01      	cmp	r3, #1
 8012e70:	d101      	bne.n	8012e76 <HAL_FLASH_Program+0x1a>
 8012e72:	2302      	movs	r3, #2
 8012e74:	e038      	b.n	8012ee8 <HAL_FLASH_Program+0x8c>
 8012e76:	4b1e      	ldr	r3, [pc, #120]	@ (8012ef0 <HAL_FLASH_Program+0x94>)
 8012e78:	2201      	movs	r2, #1
 8012e7a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8012e7c:	4b1c      	ldr	r3, [pc, #112]	@ (8012ef0 <HAL_FLASH_Program+0x94>)
 8012e7e:	2200      	movs	r2, #0
 8012e80:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8012e82:	2517      	movs	r5, #23
 8012e84:	197c      	adds	r4, r7, r5
 8012e86:	23fa      	movs	r3, #250	@ 0xfa
 8012e88:	009b      	lsls	r3, r3, #2
 8012e8a:	0018      	movs	r0, r3
 8012e8c:	f000 f874 	bl	8012f78 <FLASH_WaitForLastOperation>
 8012e90:	0003      	movs	r3, r0
 8012e92:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8012e94:	197b      	adds	r3, r7, r5
 8012e96:	781b      	ldrb	r3, [r3, #0]
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d11f      	bne.n	8012edc <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	2b01      	cmp	r3, #1
 8012ea0:	d106      	bne.n	8012eb0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8012ea2:	683a      	ldr	r2, [r7, #0]
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	68b9      	ldr	r1, [r7, #8]
 8012ea8:	0008      	movs	r0, r1
 8012eaa:	f000 f8b3 	bl	8013014 <FLASH_Program_DoubleWord>
 8012eae:	e005      	b.n	8012ebc <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8012eb0:	683a      	ldr	r2, [r7, #0]
 8012eb2:	68bb      	ldr	r3, [r7, #8]
 8012eb4:	0011      	movs	r1, r2
 8012eb6:	0018      	movs	r0, r3
 8012eb8:	f008 f9b6 	bl	801b228 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8012ebc:	2317      	movs	r3, #23
 8012ebe:	18fc      	adds	r4, r7, r3
 8012ec0:	23fa      	movs	r3, #250	@ 0xfa
 8012ec2:	009b      	lsls	r3, r3, #2
 8012ec4:	0018      	movs	r0, r3
 8012ec6:	f000 f857 	bl	8012f78 <FLASH_WaitForLastOperation>
 8012eca:	0003      	movs	r3, r0
 8012ecc:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8012ece:	4b09      	ldr	r3, [pc, #36]	@ (8012ef4 <HAL_FLASH_Program+0x98>)
 8012ed0:	695a      	ldr	r2, [r3, #20]
 8012ed2:	68fb      	ldr	r3, [r7, #12]
 8012ed4:	43d9      	mvns	r1, r3
 8012ed6:	4b07      	ldr	r3, [pc, #28]	@ (8012ef4 <HAL_FLASH_Program+0x98>)
 8012ed8:	400a      	ands	r2, r1
 8012eda:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8012edc:	4b04      	ldr	r3, [pc, #16]	@ (8012ef0 <HAL_FLASH_Program+0x94>)
 8012ede:	2200      	movs	r2, #0
 8012ee0:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8012ee2:	2317      	movs	r3, #23
 8012ee4:	18fb      	adds	r3, r7, r3
 8012ee6:	781b      	ldrb	r3, [r3, #0]
}
 8012ee8:	0018      	movs	r0, r3
 8012eea:	46bd      	mov	sp, r7
 8012eec:	b006      	add	sp, #24
 8012eee:	bdb0      	pop	{r4, r5, r7, pc}
 8012ef0:	20002240 	.word	0x20002240
 8012ef4:	40022000 	.word	0x40022000

08012ef8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8012ef8:	b580      	push	{r7, lr}
 8012efa:	b082      	sub	sp, #8
 8012efc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8012efe:	1dfb      	adds	r3, r7, #7
 8012f00:	2200      	movs	r2, #0
 8012f02:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8012f04:	4b0b      	ldr	r3, [pc, #44]	@ (8012f34 <HAL_FLASH_Unlock+0x3c>)
 8012f06:	695b      	ldr	r3, [r3, #20]
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	da0c      	bge.n	8012f26 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8012f0c:	4b09      	ldr	r3, [pc, #36]	@ (8012f34 <HAL_FLASH_Unlock+0x3c>)
 8012f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8012f38 <HAL_FLASH_Unlock+0x40>)
 8012f10:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8012f12:	4b08      	ldr	r3, [pc, #32]	@ (8012f34 <HAL_FLASH_Unlock+0x3c>)
 8012f14:	4a09      	ldr	r2, [pc, #36]	@ (8012f3c <HAL_FLASH_Unlock+0x44>)
 8012f16:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8012f18:	4b06      	ldr	r3, [pc, #24]	@ (8012f34 <HAL_FLASH_Unlock+0x3c>)
 8012f1a:	695b      	ldr	r3, [r3, #20]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	da02      	bge.n	8012f26 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8012f20:	1dfb      	adds	r3, r7, #7
 8012f22:	2201      	movs	r2, #1
 8012f24:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8012f26:	1dfb      	adds	r3, r7, #7
 8012f28:	781b      	ldrb	r3, [r3, #0]
}
 8012f2a:	0018      	movs	r0, r3
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	b002      	add	sp, #8
 8012f30:	bd80      	pop	{r7, pc}
 8012f32:	46c0      	nop			@ (mov r8, r8)
 8012f34:	40022000 	.word	0x40022000
 8012f38:	45670123 	.word	0x45670123
 8012f3c:	cdef89ab 	.word	0xcdef89ab

08012f40 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8012f40:	b580      	push	{r7, lr}
 8012f42:	b082      	sub	sp, #8
 8012f44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8012f46:	1dfb      	adds	r3, r7, #7
 8012f48:	2201      	movs	r2, #1
 8012f4a:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8012f4c:	4b09      	ldr	r3, [pc, #36]	@ (8012f74 <HAL_FLASH_Lock+0x34>)
 8012f4e:	695a      	ldr	r2, [r3, #20]
 8012f50:	4b08      	ldr	r3, [pc, #32]	@ (8012f74 <HAL_FLASH_Lock+0x34>)
 8012f52:	2180      	movs	r1, #128	@ 0x80
 8012f54:	0609      	lsls	r1, r1, #24
 8012f56:	430a      	orrs	r2, r1
 8012f58:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8012f5a:	4b06      	ldr	r3, [pc, #24]	@ (8012f74 <HAL_FLASH_Lock+0x34>)
 8012f5c:	695b      	ldr	r3, [r3, #20]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	da02      	bge.n	8012f68 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 8012f62:	1dfb      	adds	r3, r7, #7
 8012f64:	2200      	movs	r2, #0
 8012f66:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8012f68:	1dfb      	adds	r3, r7, #7
 8012f6a:	781b      	ldrb	r3, [r3, #0]
}
 8012f6c:	0018      	movs	r0, r3
 8012f6e:	46bd      	mov	sp, r7
 8012f70:	b002      	add	sp, #8
 8012f72:	bd80      	pop	{r7, pc}
 8012f74:	40022000 	.word	0x40022000

08012f78 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b084      	sub	sp, #16
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 8012f80:	f7ff f9fe 	bl	8012380 <HAL_GetTick>
 8012f84:	0002      	movs	r2, r0
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	189b      	adds	r3, r3, r2
 8012f8a:	60fb      	str	r3, [r7, #12]
  error = FLASH_SR_BSY1;
 8012f8c:	2380      	movs	r3, #128	@ 0x80
 8012f8e:	025b      	lsls	r3, r3, #9
 8012f90:	60bb      	str	r3, [r7, #8]
  while ((FLASH->SR & error) != 0x00U)
 8012f92:	e007      	b.n	8012fa4 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 8012f94:	f7ff f9f4 	bl	8012380 <HAL_GetTick>
 8012f98:	0002      	movs	r2, r0
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	4293      	cmp	r3, r2
 8012f9e:	d801      	bhi.n	8012fa4 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 8012fa0:	2303      	movs	r3, #3
 8012fa2:	e02a      	b.n	8012ffa <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 8012fa4:	4b17      	ldr	r3, [pc, #92]	@ (8013004 <FLASH_WaitForLastOperation+0x8c>)
 8012fa6:	691b      	ldr	r3, [r3, #16]
 8012fa8:	68ba      	ldr	r2, [r7, #8]
 8012faa:	4013      	ands	r3, r2
 8012fac:	d1f2      	bne.n	8012f94 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8012fae:	4b15      	ldr	r3, [pc, #84]	@ (8013004 <FLASH_WaitForLastOperation+0x8c>)
 8012fb0:	691b      	ldr	r3, [r3, #16]
 8012fb2:	4a15      	ldr	r2, [pc, #84]	@ (8013008 <FLASH_WaitForLastOperation+0x90>)
 8012fb4:	4013      	ands	r3, r2
 8012fb6:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8012fb8:	4b12      	ldr	r3, [pc, #72]	@ (8013004 <FLASH_WaitForLastOperation+0x8c>)
 8012fba:	4a14      	ldr	r2, [pc, #80]	@ (801300c <FLASH_WaitForLastOperation+0x94>)
 8012fbc:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8012fbe:	68bb      	ldr	r3, [r7, #8]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d004      	beq.n	8012fce <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8012fc4:	4b12      	ldr	r3, [pc, #72]	@ (8013010 <FLASH_WaitForLastOperation+0x98>)
 8012fc6:	68ba      	ldr	r2, [r7, #8]
 8012fc8:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8012fca:	2301      	movs	r3, #1
 8012fcc:	e015      	b.n	8012ffa <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 8012fce:	f7ff f9d7 	bl	8012380 <HAL_GetTick>
 8012fd2:	0002      	movs	r2, r0
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	189b      	adds	r3, r3, r2
 8012fd8:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8012fda:	e007      	b.n	8012fec <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 8012fdc:	f7ff f9d0 	bl	8012380 <HAL_GetTick>
 8012fe0:	0002      	movs	r2, r0
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	4293      	cmp	r3, r2
 8012fe6:	d801      	bhi.n	8012fec <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 8012fe8:	2303      	movs	r3, #3
 8012fea:	e006      	b.n	8012ffa <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8012fec:	4b05      	ldr	r3, [pc, #20]	@ (8013004 <FLASH_WaitForLastOperation+0x8c>)
 8012fee:	691a      	ldr	r2, [r3, #16]
 8012ff0:	2380      	movs	r3, #128	@ 0x80
 8012ff2:	02db      	lsls	r3, r3, #11
 8012ff4:	4013      	ands	r3, r2
 8012ff6:	d1f1      	bne.n	8012fdc <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 8012ff8:	2300      	movs	r3, #0
}
 8012ffa:	0018      	movs	r0, r3
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	b004      	add	sp, #16
 8013000:	bd80      	pop	{r7, pc}
 8013002:	46c0      	nop			@ (mov r8, r8)
 8013004:	40022000 	.word	0x40022000
 8013008:	000083fa 	.word	0x000083fa
 801300c:	000083fb 	.word	0x000083fb
 8013010:	20002240 	.word	0x20002240

08013014 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8013014:	b5b0      	push	{r4, r5, r7, lr}
 8013016:	b084      	sub	sp, #16
 8013018:	af00      	add	r7, sp, #0
 801301a:	60f8      	str	r0, [r7, #12]
 801301c:	603a      	str	r2, [r7, #0]
 801301e:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8013020:	4b0b      	ldr	r3, [pc, #44]	@ (8013050 <FLASH_Program_DoubleWord+0x3c>)
 8013022:	695a      	ldr	r2, [r3, #20]
 8013024:	4b0a      	ldr	r3, [pc, #40]	@ (8013050 <FLASH_Program_DoubleWord+0x3c>)
 8013026:	2101      	movs	r1, #1
 8013028:	430a      	orrs	r2, r1
 801302a:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	683a      	ldr	r2, [r7, #0]
 8013030:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8013032:	f3bf 8f6f 	isb	sy
}
 8013036:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	001c      	movs	r4, r3
 801303c:	2300      	movs	r3, #0
 801303e:	001d      	movs	r5, r3
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	3304      	adds	r3, #4
 8013044:	0022      	movs	r2, r4
 8013046:	601a      	str	r2, [r3, #0]
}
 8013048:	46c0      	nop			@ (mov r8, r8)
 801304a:	46bd      	mov	sp, r7
 801304c:	b004      	add	sp, #16
 801304e:	bdb0      	pop	{r4, r5, r7, pc}
 8013050:	40022000 	.word	0x40022000

08013054 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8013054:	b5b0      	push	{r4, r5, r7, lr}
 8013056:	b084      	sub	sp, #16
 8013058:	af00      	add	r7, sp, #0
 801305a:	6078      	str	r0, [r7, #4]
 801305c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801305e:	4b32      	ldr	r3, [pc, #200]	@ (8013128 <HAL_FLASHEx_Erase+0xd4>)
 8013060:	781b      	ldrb	r3, [r3, #0]
 8013062:	2b01      	cmp	r3, #1
 8013064:	d101      	bne.n	801306a <HAL_FLASHEx_Erase+0x16>
 8013066:	2302      	movs	r3, #2
 8013068:	e059      	b.n	801311e <HAL_FLASHEx_Erase+0xca>
 801306a:	4b2f      	ldr	r3, [pc, #188]	@ (8013128 <HAL_FLASHEx_Erase+0xd4>)
 801306c:	2201      	movs	r2, #1
 801306e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8013070:	4b2d      	ldr	r3, [pc, #180]	@ (8013128 <HAL_FLASHEx_Erase+0xd4>)
 8013072:	2200      	movs	r2, #0
 8013074:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8013076:	250f      	movs	r5, #15
 8013078:	197c      	adds	r4, r7, r5
 801307a:	23fa      	movs	r3, #250	@ 0xfa
 801307c:	009b      	lsls	r3, r3, #2
 801307e:	0018      	movs	r0, r3
 8013080:	f7ff ff7a 	bl	8012f78 <FLASH_WaitForLastOperation>
 8013084:	0003      	movs	r3, r0
 8013086:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8013088:	002c      	movs	r4, r5
 801308a:	193b      	adds	r3, r7, r4
 801308c:	781b      	ldrb	r3, [r3, #0]
 801308e:	2b00      	cmp	r3, #0
 8013090:	d13f      	bne.n	8013112 <HAL_FLASHEx_Erase+0xbe>
  {
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	2201      	movs	r2, #1
 8013096:	605a      	str	r2, [r3, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	2b04      	cmp	r3, #4
 801309e:	d10a      	bne.n	80130b6 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase();
 80130a0:	f000 f846 	bl	8013130 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80130a4:	193c      	adds	r4, r7, r4
 80130a6:	23fa      	movs	r3, #250	@ 0xfa
 80130a8:	009b      	lsls	r3, r3, #2
 80130aa:	0018      	movs	r0, r3
 80130ac:	f7ff ff64 	bl	8012f78 <FLASH_WaitForLastOperation>
 80130b0:	0003      	movs	r3, r0
 80130b2:	7023      	strb	r3, [r4, #0]
 80130b4:	e02d      	b.n	8013112 <HAL_FLASHEx_Erase+0xbe>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80130b6:	683b      	ldr	r3, [r7, #0]
 80130b8:	2201      	movs	r2, #1
 80130ba:	4252      	negs	r2, r2
 80130bc:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	689b      	ldr	r3, [r3, #8]
 80130c2:	60bb      	str	r3, [r7, #8]
 80130c4:	e017      	b.n	80130f6 <HAL_FLASHEx_Erase+0xa2>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80130c6:	68bb      	ldr	r3, [r7, #8]
 80130c8:	0018      	movs	r0, r3
 80130ca:	f000 f841 	bl	8013150 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80130ce:	250f      	movs	r5, #15
 80130d0:	197c      	adds	r4, r7, r5
 80130d2:	23fa      	movs	r3, #250	@ 0xfa
 80130d4:	009b      	lsls	r3, r3, #2
 80130d6:	0018      	movs	r0, r3
 80130d8:	f7ff ff4e 	bl	8012f78 <FLASH_WaitForLastOperation>
 80130dc:	0003      	movs	r3, r0
 80130de:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 80130e0:	197b      	adds	r3, r7, r5
 80130e2:	781b      	ldrb	r3, [r3, #0]
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d003      	beq.n	80130f0 <HAL_FLASHEx_Erase+0x9c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80130e8:	683b      	ldr	r3, [r7, #0]
 80130ea:	68ba      	ldr	r2, [r7, #8]
 80130ec:	601a      	str	r2, [r3, #0]
          break;
 80130ee:	e00a      	b.n	8013106 <HAL_FLASHEx_Erase+0xb2>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80130f0:	68bb      	ldr	r3, [r7, #8]
 80130f2:	3301      	adds	r3, #1
 80130f4:	60bb      	str	r3, [r7, #8]
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	689a      	ldr	r2, [r3, #8]
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	68db      	ldr	r3, [r3, #12]
 80130fe:	18d3      	adds	r3, r2, r3
 8013100:	68ba      	ldr	r2, [r7, #8]
 8013102:	429a      	cmp	r2, r3
 8013104:	d3df      	bcc.n	80130c6 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8013106:	4b09      	ldr	r3, [pc, #36]	@ (801312c <HAL_FLASHEx_Erase+0xd8>)
 8013108:	695a      	ldr	r2, [r3, #20]
 801310a:	4b08      	ldr	r3, [pc, #32]	@ (801312c <HAL_FLASHEx_Erase+0xd8>)
 801310c:	2102      	movs	r1, #2
 801310e:	438a      	bics	r2, r1
 8013110:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8013112:	4b05      	ldr	r3, [pc, #20]	@ (8013128 <HAL_FLASHEx_Erase+0xd4>)
 8013114:	2200      	movs	r2, #0
 8013116:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8013118:	230f      	movs	r3, #15
 801311a:	18fb      	adds	r3, r7, r3
 801311c:	781b      	ldrb	r3, [r3, #0]
}
 801311e:	0018      	movs	r0, r3
 8013120:	46bd      	mov	sp, r7
 8013122:	b004      	add	sp, #16
 8013124:	bdb0      	pop	{r4, r5, r7, pc}
 8013126:	46c0      	nop			@ (mov r8, r8)
 8013128:	20002240 	.word	0x20002240
 801312c:	40022000 	.word	0x40022000

08013130 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8013130:	b580      	push	{r7, lr}
 8013132:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
  SET_BIT(FLASH->CR, (FLASH_CR_STRT | FLASH_CR_MER1));
 8013134:	4b04      	ldr	r3, [pc, #16]	@ (8013148 <FLASH_MassErase+0x18>)
 8013136:	695a      	ldr	r2, [r3, #20]
 8013138:	4b03      	ldr	r3, [pc, #12]	@ (8013148 <FLASH_MassErase+0x18>)
 801313a:	4904      	ldr	r1, [pc, #16]	@ (801314c <FLASH_MassErase+0x1c>)
 801313c:	430a      	orrs	r2, r1
 801313e:	615a      	str	r2, [r3, #20]
}
 8013140:	46c0      	nop			@ (mov r8, r8)
 8013142:	46bd      	mov	sp, r7
 8013144:	bd80      	pop	{r7, pc}
 8013146:	46c0      	nop			@ (mov r8, r8)
 8013148:	40022000 	.word	0x40022000
 801314c:	00010004 	.word	0x00010004

08013150 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8013150:	b580      	push	{r7, lr}
 8013152:	b084      	sub	sp, #16
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(FLASH_BANK_1));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8013158:	4b08      	ldr	r3, [pc, #32]	@ (801317c <FLASH_PageErase+0x2c>)
 801315a:	695b      	ldr	r3, [r3, #20]
 801315c:	4a08      	ldr	r2, [pc, #32]	@ (8013180 <FLASH_PageErase+0x30>)
 801315e:	4013      	ands	r3, r2
 8013160:	60fb      	str	r3, [r7, #12]

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	00da      	lsls	r2, r3, #3
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	431a      	orrs	r2, r3
 801316a:	4b04      	ldr	r3, [pc, #16]	@ (801317c <FLASH_PageErase+0x2c>)
 801316c:	4905      	ldr	r1, [pc, #20]	@ (8013184 <FLASH_PageErase+0x34>)
 801316e:	430a      	orrs	r2, r1
 8013170:	615a      	str	r2, [r3, #20]
}
 8013172:	46c0      	nop			@ (mov r8, r8)
 8013174:	46bd      	mov	sp, r7
 8013176:	b004      	add	sp, #16
 8013178:	bd80      	pop	{r7, pc}
 801317a:	46c0      	nop			@ (mov r8, r8)
 801317c:	40022000 	.word	0x40022000
 8013180:	fffffc07 	.word	0xfffffc07
 8013184:	00010002 	.word	0x00010002

08013188 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8013188:	b580      	push	{r7, lr}
 801318a:	b086      	sub	sp, #24
 801318c:	af00      	add	r7, sp, #0
 801318e:	6078      	str	r0, [r7, #4]
 8013190:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8013192:	2300      	movs	r3, #0
 8013194:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8013196:	e153      	b.n	8013440 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8013198:	683b      	ldr	r3, [r7, #0]
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	2101      	movs	r1, #1
 801319e:	697a      	ldr	r2, [r7, #20]
 80131a0:	4091      	lsls	r1, r2
 80131a2:	000a      	movs	r2, r1
 80131a4:	4013      	ands	r3, r2
 80131a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d100      	bne.n	80131b0 <HAL_GPIO_Init+0x28>
 80131ae:	e144      	b.n	801343a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80131b0:	683b      	ldr	r3, [r7, #0]
 80131b2:	685b      	ldr	r3, [r3, #4]
 80131b4:	2203      	movs	r2, #3
 80131b6:	4013      	ands	r3, r2
 80131b8:	2b01      	cmp	r3, #1
 80131ba:	d005      	beq.n	80131c8 <HAL_GPIO_Init+0x40>
 80131bc:	683b      	ldr	r3, [r7, #0]
 80131be:	685b      	ldr	r3, [r3, #4]
 80131c0:	2203      	movs	r2, #3
 80131c2:	4013      	ands	r3, r2
 80131c4:	2b02      	cmp	r3, #2
 80131c6:	d130      	bne.n	801322a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	689b      	ldr	r3, [r3, #8]
 80131cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	005b      	lsls	r3, r3, #1
 80131d2:	2203      	movs	r2, #3
 80131d4:	409a      	lsls	r2, r3
 80131d6:	0013      	movs	r3, r2
 80131d8:	43da      	mvns	r2, r3
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	4013      	ands	r3, r2
 80131de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80131e0:	683b      	ldr	r3, [r7, #0]
 80131e2:	68da      	ldr	r2, [r3, #12]
 80131e4:	697b      	ldr	r3, [r7, #20]
 80131e6:	005b      	lsls	r3, r3, #1
 80131e8:	409a      	lsls	r2, r3
 80131ea:	0013      	movs	r3, r2
 80131ec:	693a      	ldr	r2, [r7, #16]
 80131ee:	4313      	orrs	r3, r2
 80131f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	693a      	ldr	r2, [r7, #16]
 80131f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	685b      	ldr	r3, [r3, #4]
 80131fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80131fe:	2201      	movs	r2, #1
 8013200:	697b      	ldr	r3, [r7, #20]
 8013202:	409a      	lsls	r2, r3
 8013204:	0013      	movs	r3, r2
 8013206:	43da      	mvns	r2, r3
 8013208:	693b      	ldr	r3, [r7, #16]
 801320a:	4013      	ands	r3, r2
 801320c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 801320e:	683b      	ldr	r3, [r7, #0]
 8013210:	685b      	ldr	r3, [r3, #4]
 8013212:	091b      	lsrs	r3, r3, #4
 8013214:	2201      	movs	r2, #1
 8013216:	401a      	ands	r2, r3
 8013218:	697b      	ldr	r3, [r7, #20]
 801321a:	409a      	lsls	r2, r3
 801321c:	0013      	movs	r3, r2
 801321e:	693a      	ldr	r2, [r7, #16]
 8013220:	4313      	orrs	r3, r2
 8013222:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	693a      	ldr	r2, [r7, #16]
 8013228:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801322a:	683b      	ldr	r3, [r7, #0]
 801322c:	685b      	ldr	r3, [r3, #4]
 801322e:	2203      	movs	r2, #3
 8013230:	4013      	ands	r3, r2
 8013232:	2b03      	cmp	r3, #3
 8013234:	d017      	beq.n	8013266 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	68db      	ldr	r3, [r3, #12]
 801323a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 801323c:	697b      	ldr	r3, [r7, #20]
 801323e:	005b      	lsls	r3, r3, #1
 8013240:	2203      	movs	r2, #3
 8013242:	409a      	lsls	r2, r3
 8013244:	0013      	movs	r3, r2
 8013246:	43da      	mvns	r2, r3
 8013248:	693b      	ldr	r3, [r7, #16]
 801324a:	4013      	ands	r3, r2
 801324c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 801324e:	683b      	ldr	r3, [r7, #0]
 8013250:	689a      	ldr	r2, [r3, #8]
 8013252:	697b      	ldr	r3, [r7, #20]
 8013254:	005b      	lsls	r3, r3, #1
 8013256:	409a      	lsls	r2, r3
 8013258:	0013      	movs	r3, r2
 801325a:	693a      	ldr	r2, [r7, #16]
 801325c:	4313      	orrs	r3, r2
 801325e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	693a      	ldr	r2, [r7, #16]
 8013264:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8013266:	683b      	ldr	r3, [r7, #0]
 8013268:	685b      	ldr	r3, [r3, #4]
 801326a:	2203      	movs	r2, #3
 801326c:	4013      	ands	r3, r2
 801326e:	2b02      	cmp	r3, #2
 8013270:	d123      	bne.n	80132ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8013272:	697b      	ldr	r3, [r7, #20]
 8013274:	08da      	lsrs	r2, r3, #3
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	3208      	adds	r2, #8
 801327a:	0092      	lsls	r2, r2, #2
 801327c:	58d3      	ldr	r3, [r2, r3]
 801327e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8013280:	697b      	ldr	r3, [r7, #20]
 8013282:	2207      	movs	r2, #7
 8013284:	4013      	ands	r3, r2
 8013286:	009b      	lsls	r3, r3, #2
 8013288:	220f      	movs	r2, #15
 801328a:	409a      	lsls	r2, r3
 801328c:	0013      	movs	r3, r2
 801328e:	43da      	mvns	r2, r3
 8013290:	693b      	ldr	r3, [r7, #16]
 8013292:	4013      	ands	r3, r2
 8013294:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8013296:	683b      	ldr	r3, [r7, #0]
 8013298:	691a      	ldr	r2, [r3, #16]
 801329a:	697b      	ldr	r3, [r7, #20]
 801329c:	2107      	movs	r1, #7
 801329e:	400b      	ands	r3, r1
 80132a0:	009b      	lsls	r3, r3, #2
 80132a2:	409a      	lsls	r2, r3
 80132a4:	0013      	movs	r3, r2
 80132a6:	693a      	ldr	r2, [r7, #16]
 80132a8:	4313      	orrs	r3, r2
 80132aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80132ac:	697b      	ldr	r3, [r7, #20]
 80132ae:	08da      	lsrs	r2, r3, #3
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	3208      	adds	r2, #8
 80132b4:	0092      	lsls	r2, r2, #2
 80132b6:	6939      	ldr	r1, [r7, #16]
 80132b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80132c0:	697b      	ldr	r3, [r7, #20]
 80132c2:	005b      	lsls	r3, r3, #1
 80132c4:	2203      	movs	r2, #3
 80132c6:	409a      	lsls	r2, r3
 80132c8:	0013      	movs	r3, r2
 80132ca:	43da      	mvns	r2, r3
 80132cc:	693b      	ldr	r3, [r7, #16]
 80132ce:	4013      	ands	r3, r2
 80132d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80132d2:	683b      	ldr	r3, [r7, #0]
 80132d4:	685b      	ldr	r3, [r3, #4]
 80132d6:	2203      	movs	r2, #3
 80132d8:	401a      	ands	r2, r3
 80132da:	697b      	ldr	r3, [r7, #20]
 80132dc:	005b      	lsls	r3, r3, #1
 80132de:	409a      	lsls	r2, r3
 80132e0:	0013      	movs	r3, r2
 80132e2:	693a      	ldr	r2, [r7, #16]
 80132e4:	4313      	orrs	r3, r2
 80132e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	693a      	ldr	r2, [r7, #16]
 80132ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80132ee:	683b      	ldr	r3, [r7, #0]
 80132f0:	685a      	ldr	r2, [r3, #4]
 80132f2:	23c0      	movs	r3, #192	@ 0xc0
 80132f4:	029b      	lsls	r3, r3, #10
 80132f6:	4013      	ands	r3, r2
 80132f8:	d100      	bne.n	80132fc <HAL_GPIO_Init+0x174>
 80132fa:	e09e      	b.n	801343a <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80132fc:	4a56      	ldr	r2, [pc, #344]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 80132fe:	697b      	ldr	r3, [r7, #20]
 8013300:	089b      	lsrs	r3, r3, #2
 8013302:	3318      	adds	r3, #24
 8013304:	009b      	lsls	r3, r3, #2
 8013306:	589b      	ldr	r3, [r3, r2]
 8013308:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 801330a:	697b      	ldr	r3, [r7, #20]
 801330c:	2203      	movs	r2, #3
 801330e:	4013      	ands	r3, r2
 8013310:	00db      	lsls	r3, r3, #3
 8013312:	220f      	movs	r2, #15
 8013314:	409a      	lsls	r2, r3
 8013316:	0013      	movs	r3, r2
 8013318:	43da      	mvns	r2, r3
 801331a:	693b      	ldr	r3, [r7, #16]
 801331c:	4013      	ands	r3, r2
 801331e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8013320:	687a      	ldr	r2, [r7, #4]
 8013322:	23a0      	movs	r3, #160	@ 0xa0
 8013324:	05db      	lsls	r3, r3, #23
 8013326:	429a      	cmp	r2, r3
 8013328:	d01f      	beq.n	801336a <HAL_GPIO_Init+0x1e2>
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	4a4b      	ldr	r2, [pc, #300]	@ (801345c <HAL_GPIO_Init+0x2d4>)
 801332e:	4293      	cmp	r3, r2
 8013330:	d019      	beq.n	8013366 <HAL_GPIO_Init+0x1de>
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	4a4a      	ldr	r2, [pc, #296]	@ (8013460 <HAL_GPIO_Init+0x2d8>)
 8013336:	4293      	cmp	r3, r2
 8013338:	d013      	beq.n	8013362 <HAL_GPIO_Init+0x1da>
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	4a49      	ldr	r2, [pc, #292]	@ (8013464 <HAL_GPIO_Init+0x2dc>)
 801333e:	4293      	cmp	r3, r2
 8013340:	d00d      	beq.n	801335e <HAL_GPIO_Init+0x1d6>
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	4a48      	ldr	r2, [pc, #288]	@ (8013468 <HAL_GPIO_Init+0x2e0>)
 8013346:	4293      	cmp	r3, r2
 8013348:	d007      	beq.n	801335a <HAL_GPIO_Init+0x1d2>
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	4a47      	ldr	r2, [pc, #284]	@ (801346c <HAL_GPIO_Init+0x2e4>)
 801334e:	4293      	cmp	r3, r2
 8013350:	d101      	bne.n	8013356 <HAL_GPIO_Init+0x1ce>
 8013352:	2305      	movs	r3, #5
 8013354:	e00a      	b.n	801336c <HAL_GPIO_Init+0x1e4>
 8013356:	2306      	movs	r3, #6
 8013358:	e008      	b.n	801336c <HAL_GPIO_Init+0x1e4>
 801335a:	2304      	movs	r3, #4
 801335c:	e006      	b.n	801336c <HAL_GPIO_Init+0x1e4>
 801335e:	2303      	movs	r3, #3
 8013360:	e004      	b.n	801336c <HAL_GPIO_Init+0x1e4>
 8013362:	2302      	movs	r3, #2
 8013364:	e002      	b.n	801336c <HAL_GPIO_Init+0x1e4>
 8013366:	2301      	movs	r3, #1
 8013368:	e000      	b.n	801336c <HAL_GPIO_Init+0x1e4>
 801336a:	2300      	movs	r3, #0
 801336c:	697a      	ldr	r2, [r7, #20]
 801336e:	2103      	movs	r1, #3
 8013370:	400a      	ands	r2, r1
 8013372:	00d2      	lsls	r2, r2, #3
 8013374:	4093      	lsls	r3, r2
 8013376:	693a      	ldr	r2, [r7, #16]
 8013378:	4313      	orrs	r3, r2
 801337a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 801337c:	4936      	ldr	r1, [pc, #216]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 801337e:	697b      	ldr	r3, [r7, #20]
 8013380:	089b      	lsrs	r3, r3, #2
 8013382:	3318      	adds	r3, #24
 8013384:	009b      	lsls	r3, r3, #2
 8013386:	693a      	ldr	r2, [r7, #16]
 8013388:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 801338a:	4b33      	ldr	r3, [pc, #204]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	43da      	mvns	r2, r3
 8013394:	693b      	ldr	r3, [r7, #16]
 8013396:	4013      	ands	r3, r2
 8013398:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801339a:	683b      	ldr	r3, [r7, #0]
 801339c:	685a      	ldr	r2, [r3, #4]
 801339e:	2380      	movs	r3, #128	@ 0x80
 80133a0:	035b      	lsls	r3, r3, #13
 80133a2:	4013      	ands	r3, r2
 80133a4:	d003      	beq.n	80133ae <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80133a6:	693a      	ldr	r2, [r7, #16]
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	4313      	orrs	r3, r2
 80133ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80133ae:	4b2a      	ldr	r3, [pc, #168]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 80133b0:	693a      	ldr	r2, [r7, #16]
 80133b2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80133b4:	4b28      	ldr	r3, [pc, #160]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 80133b6:	685b      	ldr	r3, [r3, #4]
 80133b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	43da      	mvns	r2, r3
 80133be:	693b      	ldr	r3, [r7, #16]
 80133c0:	4013      	ands	r3, r2
 80133c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80133c4:	683b      	ldr	r3, [r7, #0]
 80133c6:	685a      	ldr	r2, [r3, #4]
 80133c8:	2380      	movs	r3, #128	@ 0x80
 80133ca:	039b      	lsls	r3, r3, #14
 80133cc:	4013      	ands	r3, r2
 80133ce:	d003      	beq.n	80133d8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80133d0:	693a      	ldr	r2, [r7, #16]
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	4313      	orrs	r3, r2
 80133d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80133d8:	4b1f      	ldr	r3, [pc, #124]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 80133da:	693a      	ldr	r2, [r7, #16]
 80133dc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80133de:	4a1e      	ldr	r2, [pc, #120]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 80133e0:	2384      	movs	r3, #132	@ 0x84
 80133e2:	58d3      	ldr	r3, [r2, r3]
 80133e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	43da      	mvns	r2, r3
 80133ea:	693b      	ldr	r3, [r7, #16]
 80133ec:	4013      	ands	r3, r2
 80133ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80133f0:	683b      	ldr	r3, [r7, #0]
 80133f2:	685a      	ldr	r2, [r3, #4]
 80133f4:	2380      	movs	r3, #128	@ 0x80
 80133f6:	029b      	lsls	r3, r3, #10
 80133f8:	4013      	ands	r3, r2
 80133fa:	d003      	beq.n	8013404 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 80133fc:	693a      	ldr	r2, [r7, #16]
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	4313      	orrs	r3, r2
 8013402:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8013404:	4914      	ldr	r1, [pc, #80]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 8013406:	2284      	movs	r2, #132	@ 0x84
 8013408:	693b      	ldr	r3, [r7, #16]
 801340a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 801340c:	4a12      	ldr	r2, [pc, #72]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 801340e:	2380      	movs	r3, #128	@ 0x80
 8013410:	58d3      	ldr	r3, [r2, r3]
 8013412:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	43da      	mvns	r2, r3
 8013418:	693b      	ldr	r3, [r7, #16]
 801341a:	4013      	ands	r3, r2
 801341c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801341e:	683b      	ldr	r3, [r7, #0]
 8013420:	685a      	ldr	r2, [r3, #4]
 8013422:	2380      	movs	r3, #128	@ 0x80
 8013424:	025b      	lsls	r3, r3, #9
 8013426:	4013      	ands	r3, r2
 8013428:	d003      	beq.n	8013432 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 801342a:	693a      	ldr	r2, [r7, #16]
 801342c:	68fb      	ldr	r3, [r7, #12]
 801342e:	4313      	orrs	r3, r2
 8013430:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8013432:	4909      	ldr	r1, [pc, #36]	@ (8013458 <HAL_GPIO_Init+0x2d0>)
 8013434:	2280      	movs	r2, #128	@ 0x80
 8013436:	693b      	ldr	r3, [r7, #16]
 8013438:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 801343a:	697b      	ldr	r3, [r7, #20]
 801343c:	3301      	adds	r3, #1
 801343e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8013440:	683b      	ldr	r3, [r7, #0]
 8013442:	681a      	ldr	r2, [r3, #0]
 8013444:	697b      	ldr	r3, [r7, #20]
 8013446:	40da      	lsrs	r2, r3
 8013448:	1e13      	subs	r3, r2, #0
 801344a:	d000      	beq.n	801344e <HAL_GPIO_Init+0x2c6>
 801344c:	e6a4      	b.n	8013198 <HAL_GPIO_Init+0x10>
  }
}
 801344e:	46c0      	nop			@ (mov r8, r8)
 8013450:	46c0      	nop			@ (mov r8, r8)
 8013452:	46bd      	mov	sp, r7
 8013454:	b006      	add	sp, #24
 8013456:	bd80      	pop	{r7, pc}
 8013458:	40021800 	.word	0x40021800
 801345c:	50000400 	.word	0x50000400
 8013460:	50000800 	.word	0x50000800
 8013464:	50000c00 	.word	0x50000c00
 8013468:	50001000 	.word	0x50001000
 801346c:	50001400 	.word	0x50001400

08013470 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8013470:	b580      	push	{r7, lr}
 8013472:	b086      	sub	sp, #24
 8013474:	af00      	add	r7, sp, #0
 8013476:	6078      	str	r0, [r7, #4]
 8013478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801347a:	2300      	movs	r3, #0
 801347c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 801347e:	e0c0      	b.n	8013602 <HAL_GPIO_DeInit+0x192>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8013480:	2201      	movs	r2, #1
 8013482:	697b      	ldr	r3, [r7, #20]
 8013484:	409a      	lsls	r2, r3
 8013486:	683b      	ldr	r3, [r7, #0]
 8013488:	4013      	ands	r3, r2
 801348a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 801348c:	693b      	ldr	r3, [r7, #16]
 801348e:	2b00      	cmp	r3, #0
 8013490:	d100      	bne.n	8013494 <HAL_GPIO_DeInit+0x24>
 8013492:	e0b3      	b.n	80135fc <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8013494:	4a60      	ldr	r2, [pc, #384]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	089b      	lsrs	r3, r3, #2
 801349a:	3318      	adds	r3, #24
 801349c:	009b      	lsls	r3, r3, #2
 801349e:	589b      	ldr	r3, [r3, r2]
 80134a0:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80134a2:	697b      	ldr	r3, [r7, #20]
 80134a4:	2203      	movs	r2, #3
 80134a6:	4013      	ands	r3, r2
 80134a8:	00db      	lsls	r3, r3, #3
 80134aa:	220f      	movs	r2, #15
 80134ac:	409a      	lsls	r2, r3
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	4013      	ands	r3, r2
 80134b2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u))))
 80134b4:	687a      	ldr	r2, [r7, #4]
 80134b6:	23a0      	movs	r3, #160	@ 0xa0
 80134b8:	05db      	lsls	r3, r3, #23
 80134ba:	429a      	cmp	r2, r3
 80134bc:	d01f      	beq.n	80134fe <HAL_GPIO_DeInit+0x8e>
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	4a56      	ldr	r2, [pc, #344]	@ (801361c <HAL_GPIO_DeInit+0x1ac>)
 80134c2:	4293      	cmp	r3, r2
 80134c4:	d019      	beq.n	80134fa <HAL_GPIO_DeInit+0x8a>
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	4a55      	ldr	r2, [pc, #340]	@ (8013620 <HAL_GPIO_DeInit+0x1b0>)
 80134ca:	4293      	cmp	r3, r2
 80134cc:	d013      	beq.n	80134f6 <HAL_GPIO_DeInit+0x86>
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	4a54      	ldr	r2, [pc, #336]	@ (8013624 <HAL_GPIO_DeInit+0x1b4>)
 80134d2:	4293      	cmp	r3, r2
 80134d4:	d00d      	beq.n	80134f2 <HAL_GPIO_DeInit+0x82>
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	4a53      	ldr	r2, [pc, #332]	@ (8013628 <HAL_GPIO_DeInit+0x1b8>)
 80134da:	4293      	cmp	r3, r2
 80134dc:	d007      	beq.n	80134ee <HAL_GPIO_DeInit+0x7e>
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	4a52      	ldr	r2, [pc, #328]	@ (801362c <HAL_GPIO_DeInit+0x1bc>)
 80134e2:	4293      	cmp	r3, r2
 80134e4:	d101      	bne.n	80134ea <HAL_GPIO_DeInit+0x7a>
 80134e6:	2305      	movs	r3, #5
 80134e8:	e00a      	b.n	8013500 <HAL_GPIO_DeInit+0x90>
 80134ea:	2306      	movs	r3, #6
 80134ec:	e008      	b.n	8013500 <HAL_GPIO_DeInit+0x90>
 80134ee:	2304      	movs	r3, #4
 80134f0:	e006      	b.n	8013500 <HAL_GPIO_DeInit+0x90>
 80134f2:	2303      	movs	r3, #3
 80134f4:	e004      	b.n	8013500 <HAL_GPIO_DeInit+0x90>
 80134f6:	2302      	movs	r3, #2
 80134f8:	e002      	b.n	8013500 <HAL_GPIO_DeInit+0x90>
 80134fa:	2301      	movs	r3, #1
 80134fc:	e000      	b.n	8013500 <HAL_GPIO_DeInit+0x90>
 80134fe:	2300      	movs	r3, #0
 8013500:	697a      	ldr	r2, [r7, #20]
 8013502:	2103      	movs	r1, #3
 8013504:	400a      	ands	r2, r1
 8013506:	00d2      	lsls	r2, r2, #3
 8013508:	4093      	lsls	r3, r2
 801350a:	68fa      	ldr	r2, [r7, #12]
 801350c:	429a      	cmp	r2, r3
 801350e:	d136      	bne.n	801357e <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8013510:	4a41      	ldr	r2, [pc, #260]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 8013512:	2380      	movs	r3, #128	@ 0x80
 8013514:	58d3      	ldr	r3, [r2, r3]
 8013516:	693a      	ldr	r2, [r7, #16]
 8013518:	43d2      	mvns	r2, r2
 801351a:	493f      	ldr	r1, [pc, #252]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 801351c:	4013      	ands	r3, r2
 801351e:	2280      	movs	r2, #128	@ 0x80
 8013520:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8013522:	4a3d      	ldr	r2, [pc, #244]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 8013524:	2384      	movs	r3, #132	@ 0x84
 8013526:	58d3      	ldr	r3, [r2, r3]
 8013528:	693a      	ldr	r2, [r7, #16]
 801352a:	43d2      	mvns	r2, r2
 801352c:	493a      	ldr	r1, [pc, #232]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 801352e:	4013      	ands	r3, r2
 8013530:	2284      	movs	r2, #132	@ 0x84
 8013532:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8013534:	4b38      	ldr	r3, [pc, #224]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 8013536:	685a      	ldr	r2, [r3, #4]
 8013538:	693b      	ldr	r3, [r7, #16]
 801353a:	43d9      	mvns	r1, r3
 801353c:	4b36      	ldr	r3, [pc, #216]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 801353e:	400a      	ands	r2, r1
 8013540:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8013542:	4b35      	ldr	r3, [pc, #212]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 8013544:	681a      	ldr	r2, [r3, #0]
 8013546:	693b      	ldr	r3, [r7, #16]
 8013548:	43d9      	mvns	r1, r3
 801354a:	4b33      	ldr	r3, [pc, #204]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 801354c:	400a      	ands	r2, r1
 801354e:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u));
 8013550:	697b      	ldr	r3, [r7, #20]
 8013552:	2203      	movs	r2, #3
 8013554:	4013      	ands	r3, r2
 8013556:	00db      	lsls	r3, r3, #3
 8013558:	220f      	movs	r2, #15
 801355a:	409a      	lsls	r2, r3
 801355c:	0013      	movs	r3, r2
 801355e:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8013560:	4a2d      	ldr	r2, [pc, #180]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 8013562:	697b      	ldr	r3, [r7, #20]
 8013564:	089b      	lsrs	r3, r3, #2
 8013566:	3318      	adds	r3, #24
 8013568:	009b      	lsls	r3, r3, #2
 801356a:	589a      	ldr	r2, [r3, r2]
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	43d9      	mvns	r1, r3
 8013570:	4829      	ldr	r0, [pc, #164]	@ (8013618 <HAL_GPIO_DeInit+0x1a8>)
 8013572:	697b      	ldr	r3, [r7, #20]
 8013574:	089b      	lsrs	r3, r3, #2
 8013576:	400a      	ands	r2, r1
 8013578:	3318      	adds	r3, #24
 801357a:	009b      	lsls	r3, r3, #2
 801357c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	681a      	ldr	r2, [r3, #0]
 8013582:	697b      	ldr	r3, [r7, #20]
 8013584:	005b      	lsls	r3, r3, #1
 8013586:	2103      	movs	r1, #3
 8013588:	4099      	lsls	r1, r3
 801358a:	000b      	movs	r3, r1
 801358c:	431a      	orrs	r2, r3
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos)) ;
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	08da      	lsrs	r2, r3, #3
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	3208      	adds	r2, #8
 801359a:	0092      	lsls	r2, r2, #2
 801359c:	58d3      	ldr	r3, [r2, r3]
 801359e:	697a      	ldr	r2, [r7, #20]
 80135a0:	2107      	movs	r1, #7
 80135a2:	400a      	ands	r2, r1
 80135a4:	0092      	lsls	r2, r2, #2
 80135a6:	210f      	movs	r1, #15
 80135a8:	4091      	lsls	r1, r2
 80135aa:	000a      	movs	r2, r1
 80135ac:	43d1      	mvns	r1, r2
 80135ae:	697a      	ldr	r2, [r7, #20]
 80135b0:	08d2      	lsrs	r2, r2, #3
 80135b2:	4019      	ands	r1, r3
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	3208      	adds	r2, #8
 80135b8:	0092      	lsls	r2, r2, #2
 80135ba:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	689b      	ldr	r3, [r3, #8]
 80135c0:	697a      	ldr	r2, [r7, #20]
 80135c2:	0052      	lsls	r2, r2, #1
 80135c4:	2103      	movs	r1, #3
 80135c6:	4091      	lsls	r1, r2
 80135c8:	000a      	movs	r2, r1
 80135ca:	43d2      	mvns	r2, r2
 80135cc:	401a      	ands	r2, r3
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	685b      	ldr	r3, [r3, #4]
 80135d6:	2101      	movs	r1, #1
 80135d8:	697a      	ldr	r2, [r7, #20]
 80135da:	4091      	lsls	r1, r2
 80135dc:	000a      	movs	r2, r1
 80135de:	43d2      	mvns	r2, r2
 80135e0:	401a      	ands	r2, r3
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	68db      	ldr	r3, [r3, #12]
 80135ea:	697a      	ldr	r2, [r7, #20]
 80135ec:	0052      	lsls	r2, r2, #1
 80135ee:	2103      	movs	r1, #3
 80135f0:	4091      	lsls	r1, r2
 80135f2:	000a      	movs	r2, r1
 80135f4:	43d2      	mvns	r2, r2
 80135f6:	401a      	ands	r2, r3
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	60da      	str	r2, [r3, #12]
    }

    position++;
 80135fc:	697b      	ldr	r3, [r7, #20]
 80135fe:	3301      	adds	r3, #1
 8013600:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8013602:	683a      	ldr	r2, [r7, #0]
 8013604:	697b      	ldr	r3, [r7, #20]
 8013606:	40da      	lsrs	r2, r3
 8013608:	1e13      	subs	r3, r2, #0
 801360a:	d000      	beq.n	801360e <HAL_GPIO_DeInit+0x19e>
 801360c:	e738      	b.n	8013480 <HAL_GPIO_DeInit+0x10>
  }
}
 801360e:	46c0      	nop			@ (mov r8, r8)
 8013610:	46c0      	nop			@ (mov r8, r8)
 8013612:	46bd      	mov	sp, r7
 8013614:	b006      	add	sp, #24
 8013616:	bd80      	pop	{r7, pc}
 8013618:	40021800 	.word	0x40021800
 801361c:	50000400 	.word	0x50000400
 8013620:	50000800 	.word	0x50000800
 8013624:	50000c00 	.word	0x50000c00
 8013628:	50001000 	.word	0x50001000
 801362c:	50001400 	.word	0x50001400

08013630 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8013630:	b580      	push	{r7, lr}
 8013632:	b084      	sub	sp, #16
 8013634:	af00      	add	r7, sp, #0
 8013636:	6078      	str	r0, [r7, #4]
 8013638:	000a      	movs	r2, r1
 801363a:	1cbb      	adds	r3, r7, #2
 801363c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	691b      	ldr	r3, [r3, #16]
 8013642:	1cba      	adds	r2, r7, #2
 8013644:	8812      	ldrh	r2, [r2, #0]
 8013646:	4013      	ands	r3, r2
 8013648:	d004      	beq.n	8013654 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 801364a:	230f      	movs	r3, #15
 801364c:	18fb      	adds	r3, r7, r3
 801364e:	2201      	movs	r2, #1
 8013650:	701a      	strb	r2, [r3, #0]
 8013652:	e003      	b.n	801365c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8013654:	230f      	movs	r3, #15
 8013656:	18fb      	adds	r3, r7, r3
 8013658:	2200      	movs	r2, #0
 801365a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 801365c:	230f      	movs	r3, #15
 801365e:	18fb      	adds	r3, r7, r3
 8013660:	781b      	ldrb	r3, [r3, #0]
}
 8013662:	0018      	movs	r0, r3
 8013664:	46bd      	mov	sp, r7
 8013666:	b004      	add	sp, #16
 8013668:	bd80      	pop	{r7, pc}

0801366a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801366a:	b580      	push	{r7, lr}
 801366c:	b082      	sub	sp, #8
 801366e:	af00      	add	r7, sp, #0
 8013670:	6078      	str	r0, [r7, #4]
 8013672:	0008      	movs	r0, r1
 8013674:	0011      	movs	r1, r2
 8013676:	1cbb      	adds	r3, r7, #2
 8013678:	1c02      	adds	r2, r0, #0
 801367a:	801a      	strh	r2, [r3, #0]
 801367c:	1c7b      	adds	r3, r7, #1
 801367e:	1c0a      	adds	r2, r1, #0
 8013680:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8013682:	1c7b      	adds	r3, r7, #1
 8013684:	781b      	ldrb	r3, [r3, #0]
 8013686:	2b00      	cmp	r3, #0
 8013688:	d004      	beq.n	8013694 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801368a:	1cbb      	adds	r3, r7, #2
 801368c:	881a      	ldrh	r2, [r3, #0]
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8013692:	e003      	b.n	801369c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8013694:	1cbb      	adds	r3, r7, #2
 8013696:	881a      	ldrh	r2, [r3, #0]
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801369c:	46c0      	nop			@ (mov r8, r8)
 801369e:	46bd      	mov	sp, r7
 80136a0:	b002      	add	sp, #8
 80136a2:	bd80      	pop	{r7, pc}

080136a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80136a4:	b580      	push	{r7, lr}
 80136a6:	b082      	sub	sp, #8
 80136a8:	af00      	add	r7, sp, #0
 80136aa:	0002      	movs	r2, r0
 80136ac:	1dbb      	adds	r3, r7, #6
 80136ae:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80136b0:	4b10      	ldr	r3, [pc, #64]	@ (80136f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80136b2:	68db      	ldr	r3, [r3, #12]
 80136b4:	1dba      	adds	r2, r7, #6
 80136b6:	8812      	ldrh	r2, [r2, #0]
 80136b8:	4013      	ands	r3, r2
 80136ba:	d008      	beq.n	80136ce <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80136bc:	4b0d      	ldr	r3, [pc, #52]	@ (80136f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80136be:	1dba      	adds	r2, r7, #6
 80136c0:	8812      	ldrh	r2, [r2, #0]
 80136c2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80136c4:	1dbb      	adds	r3, r7, #6
 80136c6:	881b      	ldrh	r3, [r3, #0]
 80136c8:	0018      	movs	r0, r3
 80136ca:	f000 f815 	bl	80136f8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80136ce:	4b09      	ldr	r3, [pc, #36]	@ (80136f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80136d0:	691b      	ldr	r3, [r3, #16]
 80136d2:	1dba      	adds	r2, r7, #6
 80136d4:	8812      	ldrh	r2, [r2, #0]
 80136d6:	4013      	ands	r3, r2
 80136d8:	d008      	beq.n	80136ec <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80136da:	4b06      	ldr	r3, [pc, #24]	@ (80136f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80136dc:	1dba      	adds	r2, r7, #6
 80136de:	8812      	ldrh	r2, [r2, #0]
 80136e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80136e2:	1dbb      	adds	r3, r7, #6
 80136e4:	881b      	ldrh	r3, [r3, #0]
 80136e6:	0018      	movs	r0, r3
 80136e8:	f000 f810 	bl	801370c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80136ec:	46c0      	nop			@ (mov r8, r8)
 80136ee:	46bd      	mov	sp, r7
 80136f0:	b002      	add	sp, #8
 80136f2:	bd80      	pop	{r7, pc}
 80136f4:	40021800 	.word	0x40021800

080136f8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80136f8:	b580      	push	{r7, lr}
 80136fa:	b082      	sub	sp, #8
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	0002      	movs	r2, r0
 8013700:	1dbb      	adds	r3, r7, #6
 8013702:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8013704:	46c0      	nop			@ (mov r8, r8)
 8013706:	46bd      	mov	sp, r7
 8013708:	b002      	add	sp, #8
 801370a:	bd80      	pop	{r7, pc}

0801370c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 801370c:	b580      	push	{r7, lr}
 801370e:	b082      	sub	sp, #8
 8013710:	af00      	add	r7, sp, #0
 8013712:	0002      	movs	r2, r0
 8013714:	1dbb      	adds	r3, r7, #6
 8013716:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8013718:	46c0      	nop			@ (mov r8, r8)
 801371a:	46bd      	mov	sp, r7
 801371c:	b002      	add	sp, #8
 801371e:	bd80      	pop	{r7, pc}

08013720 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b082      	sub	sp, #8
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	2b00      	cmp	r3, #0
 801372c:	d101      	bne.n	8013732 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801372e:	2301      	movs	r3, #1
 8013730:	e08f      	b.n	8013852 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	2241      	movs	r2, #65	@ 0x41
 8013736:	5c9b      	ldrb	r3, [r3, r2]
 8013738:	b2db      	uxtb	r3, r3
 801373a:	2b00      	cmp	r3, #0
 801373c:	d107      	bne.n	801374e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	2240      	movs	r2, #64	@ 0x40
 8013742:	2100      	movs	r1, #0
 8013744:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	0018      	movs	r0, r3
 801374a:	f7f8 fd85 	bl	800c258 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	2241      	movs	r2, #65	@ 0x41
 8013752:	2124      	movs	r1, #36	@ 0x24
 8013754:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	681a      	ldr	r2, [r3, #0]
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	681b      	ldr	r3, [r3, #0]
 8013760:	2101      	movs	r1, #1
 8013762:	438a      	bics	r2, r1
 8013764:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	685a      	ldr	r2, [r3, #4]
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	681b      	ldr	r3, [r3, #0]
 801376e:	493b      	ldr	r1, [pc, #236]	@ (801385c <HAL_I2C_Init+0x13c>)
 8013770:	400a      	ands	r2, r1
 8013772:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	689a      	ldr	r2, [r3, #8]
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	4938      	ldr	r1, [pc, #224]	@ (8013860 <HAL_I2C_Init+0x140>)
 8013780:	400a      	ands	r2, r1
 8013782:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	68db      	ldr	r3, [r3, #12]
 8013788:	2b01      	cmp	r3, #1
 801378a:	d108      	bne.n	801379e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	689a      	ldr	r2, [r3, #8]
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	2180      	movs	r1, #128	@ 0x80
 8013796:	0209      	lsls	r1, r1, #8
 8013798:	430a      	orrs	r2, r1
 801379a:	609a      	str	r2, [r3, #8]
 801379c:	e007      	b.n	80137ae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	689a      	ldr	r2, [r3, #8]
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	2184      	movs	r1, #132	@ 0x84
 80137a8:	0209      	lsls	r1, r1, #8
 80137aa:	430a      	orrs	r2, r1
 80137ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	68db      	ldr	r3, [r3, #12]
 80137b2:	2b02      	cmp	r3, #2
 80137b4:	d109      	bne.n	80137ca <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	681b      	ldr	r3, [r3, #0]
 80137ba:	685a      	ldr	r2, [r3, #4]
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	2180      	movs	r1, #128	@ 0x80
 80137c2:	0109      	lsls	r1, r1, #4
 80137c4:	430a      	orrs	r2, r1
 80137c6:	605a      	str	r2, [r3, #4]
 80137c8:	e007      	b.n	80137da <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	685a      	ldr	r2, [r3, #4]
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	681b      	ldr	r3, [r3, #0]
 80137d4:	4923      	ldr	r1, [pc, #140]	@ (8013864 <HAL_I2C_Init+0x144>)
 80137d6:	400a      	ands	r2, r1
 80137d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	685a      	ldr	r2, [r3, #4]
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	4920      	ldr	r1, [pc, #128]	@ (8013868 <HAL_I2C_Init+0x148>)
 80137e6:	430a      	orrs	r2, r1
 80137e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	68da      	ldr	r2, [r3, #12]
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	681b      	ldr	r3, [r3, #0]
 80137f4:	491a      	ldr	r1, [pc, #104]	@ (8013860 <HAL_I2C_Init+0x140>)
 80137f6:	400a      	ands	r2, r1
 80137f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	691a      	ldr	r2, [r3, #16]
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	695b      	ldr	r3, [r3, #20]
 8013802:	431a      	orrs	r2, r3
 8013804:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	699b      	ldr	r3, [r3, #24]
 801380a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	430a      	orrs	r2, r1
 8013812:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	69d9      	ldr	r1, [r3, #28]
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	6a1a      	ldr	r2, [r3, #32]
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	430a      	orrs	r2, r1
 8013822:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	681b      	ldr	r3, [r3, #0]
 8013828:	681a      	ldr	r2, [r3, #0]
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	2101      	movs	r1, #1
 8013830:	430a      	orrs	r2, r1
 8013832:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	2200      	movs	r2, #0
 8013838:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	2241      	movs	r2, #65	@ 0x41
 801383e:	2120      	movs	r1, #32
 8013840:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	2200      	movs	r2, #0
 8013846:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	2242      	movs	r2, #66	@ 0x42
 801384c:	2100      	movs	r1, #0
 801384e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8013850:	2300      	movs	r3, #0
}
 8013852:	0018      	movs	r0, r3
 8013854:	46bd      	mov	sp, r7
 8013856:	b002      	add	sp, #8
 8013858:	bd80      	pop	{r7, pc}
 801385a:	46c0      	nop			@ (mov r8, r8)
 801385c:	f0ffffff 	.word	0xf0ffffff
 8013860:	ffff7fff 	.word	0xffff7fff
 8013864:	fffff7ff 	.word	0xfffff7ff
 8013868:	02008000 	.word	0x02008000

0801386c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 801386c:	b580      	push	{r7, lr}
 801386e:	b082      	sub	sp, #8
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	2b00      	cmp	r3, #0
 8013878:	d101      	bne.n	801387e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 801387a:	2301      	movs	r3, #1
 801387c:	e022      	b.n	80138c4 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	2241      	movs	r2, #65	@ 0x41
 8013882:	2124      	movs	r1, #36	@ 0x24
 8013884:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	681a      	ldr	r2, [r3, #0]
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	681b      	ldr	r3, [r3, #0]
 8013890:	2101      	movs	r1, #1
 8013892:	438a      	bics	r2, r1
 8013894:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	0018      	movs	r0, r3
 801389a:	f7f8 fda3 	bl	800c3e4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2200      	movs	r2, #0
 80138a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	2241      	movs	r2, #65	@ 0x41
 80138a8:	2100      	movs	r1, #0
 80138aa:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	2200      	movs	r2, #0
 80138b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	2242      	movs	r2, #66	@ 0x42
 80138b6:	2100      	movs	r1, #0
 80138b8:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	2240      	movs	r2, #64	@ 0x40
 80138be:	2100      	movs	r1, #0
 80138c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80138c2:	2300      	movs	r3, #0
}
 80138c4:	0018      	movs	r0, r3
 80138c6:	46bd      	mov	sp, r7
 80138c8:	b002      	add	sp, #8
 80138ca:	bd80      	pop	{r7, pc}

080138cc <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 80138cc:	b5b0      	push	{r4, r5, r7, lr}
 80138ce:	b088      	sub	sp, #32
 80138d0:	af02      	add	r7, sp, #8
 80138d2:	60f8      	str	r0, [r7, #12]
 80138d4:	0008      	movs	r0, r1
 80138d6:	607a      	str	r2, [r7, #4]
 80138d8:	0019      	movs	r1, r3
 80138da:	230a      	movs	r3, #10
 80138dc:	18fb      	adds	r3, r7, r3
 80138de:	1c02      	adds	r2, r0, #0
 80138e0:	801a      	strh	r2, [r3, #0]
 80138e2:	2308      	movs	r3, #8
 80138e4:	18fb      	adds	r3, r7, r3
 80138e6:	1c0a      	adds	r2, r1, #0
 80138e8:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	2241      	movs	r2, #65	@ 0x41
 80138ee:	5c9b      	ldrb	r3, [r3, r2]
 80138f0:	b2db      	uxtb	r3, r3
 80138f2:	2b20      	cmp	r3, #32
 80138f4:	d000      	beq.n	80138f8 <HAL_I2C_Master_Transmit_DMA+0x2c>
 80138f6:	e0dd      	b.n	8013ab4 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	699a      	ldr	r2, [r3, #24]
 80138fe:	2380      	movs	r3, #128	@ 0x80
 8013900:	021b      	lsls	r3, r3, #8
 8013902:	401a      	ands	r2, r3
 8013904:	2380      	movs	r3, #128	@ 0x80
 8013906:	021b      	lsls	r3, r3, #8
 8013908:	429a      	cmp	r2, r3
 801390a:	d101      	bne.n	8013910 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 801390c:	2302      	movs	r3, #2
 801390e:	e0d2      	b.n	8013ab6 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	2240      	movs	r2, #64	@ 0x40
 8013914:	5c9b      	ldrb	r3, [r3, r2]
 8013916:	2b01      	cmp	r3, #1
 8013918:	d101      	bne.n	801391e <HAL_I2C_Master_Transmit_DMA+0x52>
 801391a:	2302      	movs	r3, #2
 801391c:	e0cb      	b.n	8013ab6 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 801391e:	68fb      	ldr	r3, [r7, #12]
 8013920:	2240      	movs	r2, #64	@ 0x40
 8013922:	2101      	movs	r1, #1
 8013924:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	2241      	movs	r2, #65	@ 0x41
 801392a:	2121      	movs	r1, #33	@ 0x21
 801392c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 801392e:	68fb      	ldr	r3, [r7, #12]
 8013930:	2242      	movs	r2, #66	@ 0x42
 8013932:	2110      	movs	r1, #16
 8013934:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8013936:	68fb      	ldr	r3, [r7, #12]
 8013938:	2200      	movs	r2, #0
 801393a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	687a      	ldr	r2, [r7, #4]
 8013940:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	2208      	movs	r2, #8
 8013946:	18ba      	adds	r2, r7, r2
 8013948:	8812      	ldrh	r2, [r2, #0]
 801394a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 801394c:	68fb      	ldr	r3, [r7, #12]
 801394e:	4a5c      	ldr	r2, [pc, #368]	@ (8013ac0 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8013950:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	4a5b      	ldr	r2, [pc, #364]	@ (8013ac4 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8013956:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801395c:	b29b      	uxth	r3, r3
 801395e:	2bff      	cmp	r3, #255	@ 0xff
 8013960:	d906      	bls.n	8013970 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	22ff      	movs	r2, #255	@ 0xff
 8013966:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8013968:	2380      	movs	r3, #128	@ 0x80
 801396a:	045b      	lsls	r3, r3, #17
 801396c:	617b      	str	r3, [r7, #20]
 801396e:	e007      	b.n	8013980 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013974:	b29a      	uxth	r2, r3
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 801397a:	2380      	movs	r3, #128	@ 0x80
 801397c:	049b      	lsls	r3, r3, #18
 801397e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013984:	2b00      	cmp	r3, #0
 8013986:	d100      	bne.n	801398a <HAL_I2C_Master_Transmit_DMA+0xbe>
 8013988:	e078      	b.n	8013a7c <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801398e:	2b00      	cmp	r3, #0
 8013990:	d023      	beq.n	80139da <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013996:	4a4c      	ldr	r2, [pc, #304]	@ (8013ac8 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8013998:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801399e:	4a4b      	ldr	r2, [pc, #300]	@ (8013acc <HAL_I2C_Master_Transmit_DMA+0x200>)
 80139a0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139a6:	2200      	movs	r2, #0
 80139a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139ae:	2200      	movs	r2, #0
 80139b0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80139b2:	68fb      	ldr	r3, [r7, #12]
 80139b4:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80139b6:	6879      	ldr	r1, [r7, #4]
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	3328      	adds	r3, #40	@ 0x28
 80139be:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80139c4:	2513      	movs	r5, #19
 80139c6:	197c      	adds	r4, r7, r5
 80139c8:	f7fe ff76 	bl	80128b8 <HAL_DMA_Start_IT>
 80139cc:	0003      	movs	r3, r0
 80139ce:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80139d0:	197b      	adds	r3, r7, r5
 80139d2:	781b      	ldrb	r3, [r3, #0]
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d13d      	bne.n	8013a54 <HAL_I2C_Master_Transmit_DMA+0x188>
 80139d8:	e013      	b.n	8013a02 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	2241      	movs	r2, #65	@ 0x41
 80139de:	2120      	movs	r1, #32
 80139e0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	2242      	movs	r2, #66	@ 0x42
 80139e6:	2100      	movs	r1, #0
 80139e8:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80139ee:	2280      	movs	r2, #128	@ 0x80
 80139f0:	431a      	orrs	r2, r3
 80139f2:	68fb      	ldr	r3, [r7, #12]
 80139f4:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	2240      	movs	r2, #64	@ 0x40
 80139fa:	2100      	movs	r1, #0
 80139fc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80139fe:	2301      	movs	r3, #1
 8013a00:	e059      	b.n	8013ab6 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013a06:	b2da      	uxtb	r2, r3
 8013a08:	697c      	ldr	r4, [r7, #20]
 8013a0a:	230a      	movs	r3, #10
 8013a0c:	18fb      	adds	r3, r7, r3
 8013a0e:	8819      	ldrh	r1, [r3, #0]
 8013a10:	68f8      	ldr	r0, [r7, #12]
 8013a12:	4b2f      	ldr	r3, [pc, #188]	@ (8013ad0 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8013a14:	9300      	str	r3, [sp, #0]
 8013a16:	0023      	movs	r3, r4
 8013a18:	f001 fe0c 	bl	8015634 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013a20:	b29a      	uxth	r2, r3
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013a26:	1ad3      	subs	r3, r2, r3
 8013a28:	b29a      	uxth	r2, r3
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013a2e:	68fb      	ldr	r3, [r7, #12]
 8013a30:	2240      	movs	r2, #64	@ 0x40
 8013a32:	2100      	movs	r1, #0
 8013a34:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	2110      	movs	r1, #16
 8013a3a:	0018      	movs	r0, r3
 8013a3c:	f001 fe34 	bl	80156a8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	681a      	ldr	r2, [r3, #0]
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	2180      	movs	r1, #128	@ 0x80
 8013a4c:	01c9      	lsls	r1, r1, #7
 8013a4e:	430a      	orrs	r2, r1
 8013a50:	601a      	str	r2, [r3, #0]
 8013a52:	e02d      	b.n	8013ab0 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	2241      	movs	r2, #65	@ 0x41
 8013a58:	2120      	movs	r1, #32
 8013a5a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	2242      	movs	r2, #66	@ 0x42
 8013a60:	2100      	movs	r1, #0
 8013a62:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013a68:	2210      	movs	r2, #16
 8013a6a:	431a      	orrs	r2, r3
 8013a6c:	68fb      	ldr	r3, [r7, #12]
 8013a6e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013a70:	68fb      	ldr	r3, [r7, #12]
 8013a72:	2240      	movs	r2, #64	@ 0x40
 8013a74:	2100      	movs	r1, #0
 8013a76:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8013a78:	2301      	movs	r3, #1
 8013a7a:	e01c      	b.n	8013ab6 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	4a15      	ldr	r2, [pc, #84]	@ (8013ad4 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8013a80:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013a86:	b2da      	uxtb	r2, r3
 8013a88:	2380      	movs	r3, #128	@ 0x80
 8013a8a:	049c      	lsls	r4, r3, #18
 8013a8c:	230a      	movs	r3, #10
 8013a8e:	18fb      	adds	r3, r7, r3
 8013a90:	8819      	ldrh	r1, [r3, #0]
 8013a92:	68f8      	ldr	r0, [r7, #12]
 8013a94:	4b0e      	ldr	r3, [pc, #56]	@ (8013ad0 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8013a96:	9300      	str	r3, [sp, #0]
 8013a98:	0023      	movs	r3, r4
 8013a9a:	f001 fdcb 	bl	8015634 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	2240      	movs	r2, #64	@ 0x40
 8013aa2:	2100      	movs	r1, #0
 8013aa4:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8013aa6:	68fb      	ldr	r3, [r7, #12]
 8013aa8:	2101      	movs	r1, #1
 8013aaa:	0018      	movs	r0, r3
 8013aac:	f001 fdfc 	bl	80156a8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	e000      	b.n	8013ab6 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8013ab4:	2302      	movs	r3, #2
  }
}
 8013ab6:	0018      	movs	r0, r3
 8013ab8:	46bd      	mov	sp, r7
 8013aba:	b006      	add	sp, #24
 8013abc:	bdb0      	pop	{r4, r5, r7, pc}
 8013abe:	46c0      	nop			@ (mov r8, r8)
 8013ac0:	ffff0000 	.word	0xffff0000
 8013ac4:	08014351 	.word	0x08014351
 8013ac8:	08015485 	.word	0x08015485
 8013acc:	080155c5 	.word	0x080155c5
 8013ad0:	80002000 	.word	0x80002000
 8013ad4:	08013ea5 	.word	0x08013ea5

08013ad8 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8013ad8:	b5b0      	push	{r4, r5, r7, lr}
 8013ada:	b088      	sub	sp, #32
 8013adc:	af02      	add	r7, sp, #8
 8013ade:	60f8      	str	r0, [r7, #12]
 8013ae0:	0008      	movs	r0, r1
 8013ae2:	607a      	str	r2, [r7, #4]
 8013ae4:	0019      	movs	r1, r3
 8013ae6:	230a      	movs	r3, #10
 8013ae8:	18fb      	adds	r3, r7, r3
 8013aea:	1c02      	adds	r2, r0, #0
 8013aec:	801a      	strh	r2, [r3, #0]
 8013aee:	2308      	movs	r3, #8
 8013af0:	18fb      	adds	r3, r7, r3
 8013af2:	1c0a      	adds	r2, r1, #0
 8013af4:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	2241      	movs	r2, #65	@ 0x41
 8013afa:	5c9b      	ldrb	r3, [r3, r2]
 8013afc:	b2db      	uxtb	r3, r3
 8013afe:	2b20      	cmp	r3, #32
 8013b00:	d000      	beq.n	8013b04 <HAL_I2C_Master_Receive_DMA+0x2c>
 8013b02:	e0dd      	b.n	8013cc0 <HAL_I2C_Master_Receive_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8013b04:	68fb      	ldr	r3, [r7, #12]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	699a      	ldr	r2, [r3, #24]
 8013b0a:	2380      	movs	r3, #128	@ 0x80
 8013b0c:	021b      	lsls	r3, r3, #8
 8013b0e:	401a      	ands	r2, r3
 8013b10:	2380      	movs	r3, #128	@ 0x80
 8013b12:	021b      	lsls	r3, r3, #8
 8013b14:	429a      	cmp	r2, r3
 8013b16:	d101      	bne.n	8013b1c <HAL_I2C_Master_Receive_DMA+0x44>
    {
      return HAL_BUSY;
 8013b18:	2302      	movs	r3, #2
 8013b1a:	e0d2      	b.n	8013cc2 <HAL_I2C_Master_Receive_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	2240      	movs	r2, #64	@ 0x40
 8013b20:	5c9b      	ldrb	r3, [r3, r2]
 8013b22:	2b01      	cmp	r3, #1
 8013b24:	d101      	bne.n	8013b2a <HAL_I2C_Master_Receive_DMA+0x52>
 8013b26:	2302      	movs	r3, #2
 8013b28:	e0cb      	b.n	8013cc2 <HAL_I2C_Master_Receive_DMA+0x1ea>
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	2240      	movs	r2, #64	@ 0x40
 8013b2e:	2101      	movs	r1, #1
 8013b30:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	2241      	movs	r2, #65	@ 0x41
 8013b36:	2122      	movs	r1, #34	@ 0x22
 8013b38:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	2242      	movs	r2, #66	@ 0x42
 8013b3e:	2110      	movs	r1, #16
 8013b40:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	2200      	movs	r2, #0
 8013b46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8013b48:	68fb      	ldr	r3, [r7, #12]
 8013b4a:	687a      	ldr	r2, [r7, #4]
 8013b4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	2208      	movs	r2, #8
 8013b52:	18ba      	adds	r2, r7, r2
 8013b54:	8812      	ldrh	r2, [r2, #0]
 8013b56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	4a5c      	ldr	r2, [pc, #368]	@ (8013ccc <HAL_I2C_Master_Receive_DMA+0x1f4>)
 8013b5c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	4a5b      	ldr	r2, [pc, #364]	@ (8013cd0 <HAL_I2C_Master_Receive_DMA+0x1f8>)
 8013b62:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013b68:	b29b      	uxth	r3, r3
 8013b6a:	2bff      	cmp	r3, #255	@ 0xff
 8013b6c:	d906      	bls.n	8013b7c <HAL_I2C_Master_Receive_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	22ff      	movs	r2, #255	@ 0xff
 8013b72:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8013b74:	2380      	movs	r3, #128	@ 0x80
 8013b76:	045b      	lsls	r3, r3, #17
 8013b78:	617b      	str	r3, [r7, #20]
 8013b7a:	e007      	b.n	8013b8c <HAL_I2C_Master_Receive_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013b80:	b29a      	uxth	r2, r3
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8013b86:	2380      	movs	r3, #128	@ 0x80
 8013b88:	049b      	lsls	r3, r3, #18
 8013b8a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d100      	bne.n	8013b96 <HAL_I2C_Master_Receive_DMA+0xbe>
 8013b94:	e078      	b.n	8013c88 <HAL_I2C_Master_Receive_DMA+0x1b0>
    {
      if (hi2c->hdmarx != NULL)
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d023      	beq.n	8013be6 <HAL_I2C_Master_Receive_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013ba2:	4a4c      	ldr	r2, [pc, #304]	@ (8013cd4 <HAL_I2C_Master_Receive_DMA+0x1fc>)
 8013ba4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8013ba6:	68fb      	ldr	r3, [r7, #12]
 8013ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013baa:	4a4b      	ldr	r2, [pc, #300]	@ (8013cd8 <HAL_I2C_Master_Receive_DMA+0x200>)
 8013bac:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8013bae:	68fb      	ldr	r3, [r7, #12]
 8013bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013bb2:	2200      	movs	r2, #0
 8013bb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013bba:	2200      	movs	r2, #0
 8013bbc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8013bbe:	68fb      	ldr	r3, [r7, #12]
 8013bc0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	681b      	ldr	r3, [r3, #0]
 8013bc6:	3324      	adds	r3, #36	@ 0x24
 8013bc8:	0019      	movs	r1, r3
 8013bca:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8013bcc:	68fb      	ldr	r3, [r7, #12]
 8013bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8013bd0:	2513      	movs	r5, #19
 8013bd2:	197c      	adds	r4, r7, r5
 8013bd4:	f7fe fe70 	bl	80128b8 <HAL_DMA_Start_IT>
 8013bd8:	0003      	movs	r3, r0
 8013bda:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8013bdc:	197b      	adds	r3, r7, r5
 8013bde:	781b      	ldrb	r3, [r3, #0]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d13d      	bne.n	8013c60 <HAL_I2C_Master_Receive_DMA+0x188>
 8013be4:	e013      	b.n	8013c0e <HAL_I2C_Master_Receive_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	2241      	movs	r2, #65	@ 0x41
 8013bea:	2120      	movs	r1, #32
 8013bec:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8013bee:	68fb      	ldr	r3, [r7, #12]
 8013bf0:	2242      	movs	r2, #66	@ 0x42
 8013bf2:	2100      	movs	r1, #0
 8013bf4:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013bfa:	2280      	movs	r2, #128	@ 0x80
 8013bfc:	431a      	orrs	r2, r3
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	2240      	movs	r2, #64	@ 0x40
 8013c06:	2100      	movs	r1, #0
 8013c08:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8013c0a:	2301      	movs	r3, #1
 8013c0c:	e059      	b.n	8013cc2 <HAL_I2C_Master_Receive_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013c12:	b2da      	uxtb	r2, r3
 8013c14:	697c      	ldr	r4, [r7, #20]
 8013c16:	230a      	movs	r3, #10
 8013c18:	18fb      	adds	r3, r7, r3
 8013c1a:	8819      	ldrh	r1, [r3, #0]
 8013c1c:	68f8      	ldr	r0, [r7, #12]
 8013c1e:	4b2f      	ldr	r3, [pc, #188]	@ (8013cdc <HAL_I2C_Master_Receive_DMA+0x204>)
 8013c20:	9300      	str	r3, [sp, #0]
 8013c22:	0023      	movs	r3, r4
 8013c24:	f001 fd06 	bl	8015634 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013c2c:	b29a      	uxth	r2, r3
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013c32:	1ad3      	subs	r3, r2, r3
 8013c34:	b29a      	uxth	r2, r3
 8013c36:	68fb      	ldr	r3, [r7, #12]
 8013c38:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	2240      	movs	r2, #64	@ 0x40
 8013c3e:	2100      	movs	r1, #0
 8013c40:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	2110      	movs	r1, #16
 8013c46:	0018      	movs	r0, r3
 8013c48:	f001 fd2e 	bl	80156a8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	681a      	ldr	r2, [r3, #0]
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	2180      	movs	r1, #128	@ 0x80
 8013c58:	0209      	lsls	r1, r1, #8
 8013c5a:	430a      	orrs	r2, r1
 8013c5c:	601a      	str	r2, [r3, #0]
 8013c5e:	e02d      	b.n	8013cbc <HAL_I2C_Master_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	2241      	movs	r2, #65	@ 0x41
 8013c64:	2120      	movs	r1, #32
 8013c66:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	2242      	movs	r2, #66	@ 0x42
 8013c6c:	2100      	movs	r1, #0
 8013c6e:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013c74:	2210      	movs	r2, #16
 8013c76:	431a      	orrs	r2, r3
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	2240      	movs	r2, #64	@ 0x40
 8013c80:	2100      	movs	r1, #0
 8013c82:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8013c84:	2301      	movs	r3, #1
 8013c86:	e01c      	b.n	8013cc2 <HAL_I2C_Master_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	4a15      	ldr	r2, [pc, #84]	@ (8013ce0 <HAL_I2C_Master_Receive_DMA+0x208>)
 8013c8c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8013c8e:	68fb      	ldr	r3, [r7, #12]
 8013c90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013c92:	b2da      	uxtb	r2, r3
 8013c94:	2380      	movs	r3, #128	@ 0x80
 8013c96:	049c      	lsls	r4, r3, #18
 8013c98:	230a      	movs	r3, #10
 8013c9a:	18fb      	adds	r3, r7, r3
 8013c9c:	8819      	ldrh	r1, [r3, #0]
 8013c9e:	68f8      	ldr	r0, [r7, #12]
 8013ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8013cdc <HAL_I2C_Master_Receive_DMA+0x204>)
 8013ca2:	9300      	str	r3, [sp, #0]
 8013ca4:	0023      	movs	r3, r4
 8013ca6:	f001 fcc5 	bl	8015634 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	2240      	movs	r2, #64	@ 0x40
 8013cae:	2100      	movs	r1, #0
 8013cb0:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8013cb2:	68fb      	ldr	r3, [r7, #12]
 8013cb4:	2102      	movs	r1, #2
 8013cb6:	0018      	movs	r0, r3
 8013cb8:	f001 fcf6 	bl	80156a8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	e000      	b.n	8013cc2 <HAL_I2C_Master_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8013cc0:	2302      	movs	r3, #2
  }
}
 8013cc2:	0018      	movs	r0, r3
 8013cc4:	46bd      	mov	sp, r7
 8013cc6:	b006      	add	sp, #24
 8013cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8013cca:	46c0      	nop			@ (mov r8, r8)
 8013ccc:	ffff0000 	.word	0xffff0000
 8013cd0:	08014351 	.word	0x08014351
 8013cd4:	08015525 	.word	0x08015525
 8013cd8:	080155c5 	.word	0x080155c5
 8013cdc:	80002400 	.word	0x80002400
 8013ce0:	08013ea5 	.word	0x08013ea5

08013ce4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013ce4:	b580      	push	{r7, lr}
 8013ce6:	b084      	sub	sp, #16
 8013ce8:	af00      	add	r7, sp, #0
 8013cea:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	699b      	ldr	r3, [r3, #24]
 8013cf2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d005      	beq.n	8013d10 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013d08:	68ba      	ldr	r2, [r7, #8]
 8013d0a:	68f9      	ldr	r1, [r7, #12]
 8013d0c:	6878      	ldr	r0, [r7, #4]
 8013d0e:	4798      	blx	r3
  }
}
 8013d10:	46c0      	nop			@ (mov r8, r8)
 8013d12:	46bd      	mov	sp, r7
 8013d14:	b004      	add	sp, #16
 8013d16:	bd80      	pop	{r7, pc}

08013d18 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8013d18:	b580      	push	{r7, lr}
 8013d1a:	b086      	sub	sp, #24
 8013d1c:	af00      	add	r7, sp, #0
 8013d1e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	699b      	ldr	r3, [r3, #24]
 8013d26:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	681b      	ldr	r3, [r3, #0]
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8013d30:	697b      	ldr	r3, [r7, #20]
 8013d32:	0a1b      	lsrs	r3, r3, #8
 8013d34:	001a      	movs	r2, r3
 8013d36:	2301      	movs	r3, #1
 8013d38:	4013      	ands	r3, r2
 8013d3a:	d010      	beq.n	8013d5e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8013d3c:	693b      	ldr	r3, [r7, #16]
 8013d3e:	09db      	lsrs	r3, r3, #7
 8013d40:	001a      	movs	r2, r3
 8013d42:	2301      	movs	r3, #1
 8013d44:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8013d46:	d00a      	beq.n	8013d5e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013d4c:	2201      	movs	r2, #1
 8013d4e:	431a      	orrs	r2, r3
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	681b      	ldr	r3, [r3, #0]
 8013d58:	2280      	movs	r2, #128	@ 0x80
 8013d5a:	0052      	lsls	r2, r2, #1
 8013d5c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8013d5e:	697b      	ldr	r3, [r7, #20]
 8013d60:	0a9b      	lsrs	r3, r3, #10
 8013d62:	001a      	movs	r2, r3
 8013d64:	2301      	movs	r3, #1
 8013d66:	4013      	ands	r3, r2
 8013d68:	d010      	beq.n	8013d8c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8013d6a:	693b      	ldr	r3, [r7, #16]
 8013d6c:	09db      	lsrs	r3, r3, #7
 8013d6e:	001a      	movs	r2, r3
 8013d70:	2301      	movs	r3, #1
 8013d72:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8013d74:	d00a      	beq.n	8013d8c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013d7a:	2208      	movs	r2, #8
 8013d7c:	431a      	orrs	r2, r3
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	2280      	movs	r2, #128	@ 0x80
 8013d88:	00d2      	lsls	r2, r2, #3
 8013d8a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8013d8c:	697b      	ldr	r3, [r7, #20]
 8013d8e:	0a5b      	lsrs	r3, r3, #9
 8013d90:	001a      	movs	r2, r3
 8013d92:	2301      	movs	r3, #1
 8013d94:	4013      	ands	r3, r2
 8013d96:	d010      	beq.n	8013dba <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8013d98:	693b      	ldr	r3, [r7, #16]
 8013d9a:	09db      	lsrs	r3, r3, #7
 8013d9c:	001a      	movs	r2, r3
 8013d9e:	2301      	movs	r3, #1
 8013da0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8013da2:	d00a      	beq.n	8013dba <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013da8:	2202      	movs	r2, #2
 8013daa:	431a      	orrs	r2, r3
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	2280      	movs	r2, #128	@ 0x80
 8013db6:	0092      	lsls	r2, r2, #2
 8013db8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013dbe:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	220b      	movs	r2, #11
 8013dc4:	4013      	ands	r3, r2
 8013dc6:	d005      	beq.n	8013dd4 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8013dc8:	68fa      	ldr	r2, [r7, #12]
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	0011      	movs	r1, r2
 8013dce:	0018      	movs	r0, r3
 8013dd0:	f001 fa0a 	bl	80151e8 <I2C_ITError>
  }
}
 8013dd4:	46c0      	nop			@ (mov r8, r8)
 8013dd6:	46bd      	mov	sp, r7
 8013dd8:	b006      	add	sp, #24
 8013dda:	bd80      	pop	{r7, pc}

08013ddc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013ddc:	b580      	push	{r7, lr}
 8013dde:	b082      	sub	sp, #8
 8013de0:	af00      	add	r7, sp, #0
 8013de2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8013de4:	46c0      	nop			@ (mov r8, r8)
 8013de6:	46bd      	mov	sp, r7
 8013de8:	b002      	add	sp, #8
 8013dea:	bd80      	pop	{r7, pc}

08013dec <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013dec:	b580      	push	{r7, lr}
 8013dee:	b082      	sub	sp, #8
 8013df0:	af00      	add	r7, sp, #0
 8013df2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8013df4:	46c0      	nop			@ (mov r8, r8)
 8013df6:	46bd      	mov	sp, r7
 8013df8:	b002      	add	sp, #8
 8013dfa:	bd80      	pop	{r7, pc}

08013dfc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b082      	sub	sp, #8
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8013e04:	46c0      	nop			@ (mov r8, r8)
 8013e06:	46bd      	mov	sp, r7
 8013e08:	b002      	add	sp, #8
 8013e0a:	bd80      	pop	{r7, pc}

08013e0c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013e0c:	b580      	push	{r7, lr}
 8013e0e:	b082      	sub	sp, #8
 8013e10:	af00      	add	r7, sp, #0
 8013e12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8013e14:	46c0      	nop			@ (mov r8, r8)
 8013e16:	46bd      	mov	sp, r7
 8013e18:	b002      	add	sp, #8
 8013e1a:	bd80      	pop	{r7, pc}

08013e1c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8013e1c:	b580      	push	{r7, lr}
 8013e1e:	b082      	sub	sp, #8
 8013e20:	af00      	add	r7, sp, #0
 8013e22:	6078      	str	r0, [r7, #4]
 8013e24:	0008      	movs	r0, r1
 8013e26:	0011      	movs	r1, r2
 8013e28:	1cfb      	adds	r3, r7, #3
 8013e2a:	1c02      	adds	r2, r0, #0
 8013e2c:	701a      	strb	r2, [r3, #0]
 8013e2e:	003b      	movs	r3, r7
 8013e30:	1c0a      	adds	r2, r1, #0
 8013e32:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8013e34:	46c0      	nop			@ (mov r8, r8)
 8013e36:	46bd      	mov	sp, r7
 8013e38:	b002      	add	sp, #8
 8013e3a:	bd80      	pop	{r7, pc}

08013e3c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013e3c:	b580      	push	{r7, lr}
 8013e3e:	b082      	sub	sp, #8
 8013e40:	af00      	add	r7, sp, #0
 8013e42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8013e44:	46c0      	nop			@ (mov r8, r8)
 8013e46:	46bd      	mov	sp, r7
 8013e48:	b002      	add	sp, #8
 8013e4a:	bd80      	pop	{r7, pc}

08013e4c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013e4c:	b580      	push	{r7, lr}
 8013e4e:	b082      	sub	sp, #8
 8013e50:	af00      	add	r7, sp, #0
 8013e52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8013e54:	46c0      	nop			@ (mov r8, r8)
 8013e56:	46bd      	mov	sp, r7
 8013e58:	b002      	add	sp, #8
 8013e5a:	bd80      	pop	{r7, pc}

08013e5c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013e5c:	b580      	push	{r7, lr}
 8013e5e:	b082      	sub	sp, #8
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8013e64:	46c0      	nop			@ (mov r8, r8)
 8013e66:	46bd      	mov	sp, r7
 8013e68:	b002      	add	sp, #8
 8013e6a:	bd80      	pop	{r7, pc}

08013e6c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8013e6c:	b580      	push	{r7, lr}
 8013e6e:	b082      	sub	sp, #8
 8013e70:	af00      	add	r7, sp, #0
 8013e72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8013e74:	46c0      	nop			@ (mov r8, r8)
 8013e76:	46bd      	mov	sp, r7
 8013e78:	b002      	add	sp, #8
 8013e7a:	bd80      	pop	{r7, pc}

08013e7c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013e7c:	b580      	push	{r7, lr}
 8013e7e:	b082      	sub	sp, #8
 8013e80:	af00      	add	r7, sp, #0
 8013e82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8013e84:	46c0      	nop			@ (mov r8, r8)
 8013e86:	46bd      	mov	sp, r7
 8013e88:	b002      	add	sp, #8
 8013e8a:	bd80      	pop	{r7, pc}

08013e8c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8013e8c:	b580      	push	{r7, lr}
 8013e8e:	b082      	sub	sp, #8
 8013e90:	af00      	add	r7, sp, #0
 8013e92:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	2241      	movs	r2, #65	@ 0x41
 8013e98:	5c9b      	ldrb	r3, [r3, r2]
 8013e9a:	b2db      	uxtb	r3, r3
}
 8013e9c:	0018      	movs	r0, r3
 8013e9e:	46bd      	mov	sp, r7
 8013ea0:	b002      	add	sp, #8
 8013ea2:	bd80      	pop	{r7, pc}

08013ea4 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8013ea4:	b590      	push	{r4, r7, lr}
 8013ea6:	b089      	sub	sp, #36	@ 0x24
 8013ea8:	af02      	add	r7, sp, #8
 8013eaa:	60f8      	str	r0, [r7, #12]
 8013eac:	60b9      	str	r1, [r7, #8]
 8013eae:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8013eb0:	68bb      	ldr	r3, [r7, #8]
 8013eb2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	2240      	movs	r2, #64	@ 0x40
 8013eb8:	5c9b      	ldrb	r3, [r3, r2]
 8013eba:	2b01      	cmp	r3, #1
 8013ebc:	d101      	bne.n	8013ec2 <I2C_Master_ISR_IT+0x1e>
 8013ebe:	2302      	movs	r3, #2
 8013ec0:	e12b      	b.n	801411a <I2C_Master_ISR_IT+0x276>
 8013ec2:	68fb      	ldr	r3, [r7, #12]
 8013ec4:	2240      	movs	r2, #64	@ 0x40
 8013ec6:	2101      	movs	r1, #1
 8013ec8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8013eca:	697b      	ldr	r3, [r7, #20]
 8013ecc:	091b      	lsrs	r3, r3, #4
 8013ece:	001a      	movs	r2, r3
 8013ed0:	2301      	movs	r3, #1
 8013ed2:	4013      	ands	r3, r2
 8013ed4:	d014      	beq.n	8013f00 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	091b      	lsrs	r3, r3, #4
 8013eda:	001a      	movs	r2, r3
 8013edc:	2301      	movs	r3, #1
 8013ede:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8013ee0:	d00e      	beq.n	8013f00 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	681b      	ldr	r3, [r3, #0]
 8013ee6:	2210      	movs	r2, #16
 8013ee8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013eee:	2204      	movs	r2, #4
 8013ef0:	431a      	orrs	r2, r3
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	0018      	movs	r0, r3
 8013efa:	f001 faa0 	bl	801543e <I2C_Flush_TXDR>
 8013efe:	e0f5      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8013f00:	697b      	ldr	r3, [r7, #20]
 8013f02:	089b      	lsrs	r3, r3, #2
 8013f04:	001a      	movs	r2, r3
 8013f06:	2301      	movs	r3, #1
 8013f08:	4013      	ands	r3, r2
 8013f0a:	d023      	beq.n	8013f54 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	089b      	lsrs	r3, r3, #2
 8013f10:	001a      	movs	r2, r3
 8013f12:	2301      	movs	r3, #1
 8013f14:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8013f16:	d01d      	beq.n	8013f54 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8013f18:	697b      	ldr	r3, [r7, #20]
 8013f1a:	2204      	movs	r2, #4
 8013f1c:	4393      	bics	r3, r2
 8013f1e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f2a:	b2d2      	uxtb	r2, r2
 8013f2c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8013f2e:	68fb      	ldr	r3, [r7, #12]
 8013f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f32:	1c5a      	adds	r2, r3, #1
 8013f34:	68fb      	ldr	r3, [r7, #12]
 8013f36:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013f3c:	3b01      	subs	r3, #1
 8013f3e:	b29a      	uxth	r2, r3
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013f48:	b29b      	uxth	r3, r3
 8013f4a:	3b01      	subs	r3, #1
 8013f4c:	b29a      	uxth	r2, r3
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8013f52:	e0cb      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8013f54:	697b      	ldr	r3, [r7, #20]
 8013f56:	085b      	lsrs	r3, r3, #1
 8013f58:	001a      	movs	r2, r3
 8013f5a:	2301      	movs	r3, #1
 8013f5c:	4013      	ands	r3, r2
 8013f5e:	d01e      	beq.n	8013f9e <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	085b      	lsrs	r3, r3, #1
 8013f64:	001a      	movs	r2, r3
 8013f66:	2301      	movs	r3, #1
 8013f68:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8013f6a:	d018      	beq.n	8013f9e <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f70:	781a      	ldrb	r2, [r3, #0]
 8013f72:	68fb      	ldr	r3, [r7, #12]
 8013f74:	681b      	ldr	r3, [r3, #0]
 8013f76:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8013f78:	68fb      	ldr	r3, [r7, #12]
 8013f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f7c:	1c5a      	adds	r2, r3, #1
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8013f82:	68fb      	ldr	r3, [r7, #12]
 8013f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013f86:	3b01      	subs	r3, #1
 8013f88:	b29a      	uxth	r2, r3
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013f92:	b29b      	uxth	r3, r3
 8013f94:	3b01      	subs	r3, #1
 8013f96:	b29a      	uxth	r2, r3
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8013f9c:	e0a6      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8013f9e:	697b      	ldr	r3, [r7, #20]
 8013fa0:	09db      	lsrs	r3, r3, #7
 8013fa2:	001a      	movs	r2, r3
 8013fa4:	2301      	movs	r3, #1
 8013fa6:	4013      	ands	r3, r2
 8013fa8:	d100      	bne.n	8013fac <I2C_Master_ISR_IT+0x108>
 8013faa:	e06b      	b.n	8014084 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	099b      	lsrs	r3, r3, #6
 8013fb0:	001a      	movs	r2, r3
 8013fb2:	2301      	movs	r3, #1
 8013fb4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8013fb6:	d065      	beq.n	8014084 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013fbc:	b29b      	uxth	r3, r3
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d04a      	beq.n	8014058 <I2C_Master_ISR_IT+0x1b4>
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d146      	bne.n	8014058 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	685b      	ldr	r3, [r3, #4]
 8013fd0:	b29a      	uxth	r2, r3
 8013fd2:	2112      	movs	r1, #18
 8013fd4:	187b      	adds	r3, r7, r1
 8013fd6:	0592      	lsls	r2, r2, #22
 8013fd8:	0d92      	lsrs	r2, r2, #22
 8013fda:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013fe0:	b29b      	uxth	r3, r3
 8013fe2:	2bff      	cmp	r3, #255	@ 0xff
 8013fe4:	d910      	bls.n	8014008 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	22ff      	movs	r2, #255	@ 0xff
 8013fea:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013ff0:	b2da      	uxtb	r2, r3
 8013ff2:	2380      	movs	r3, #128	@ 0x80
 8013ff4:	045c      	lsls	r4, r3, #17
 8013ff6:	187b      	adds	r3, r7, r1
 8013ff8:	8819      	ldrh	r1, [r3, #0]
 8013ffa:	68f8      	ldr	r0, [r7, #12]
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	9300      	str	r3, [sp, #0]
 8014000:	0023      	movs	r3, r4
 8014002:	f001 fb17 	bl	8015634 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014006:	e03c      	b.n	8014082 <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801400c:	b29a      	uxth	r2, r3
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014016:	4a43      	ldr	r2, [pc, #268]	@ (8014124 <I2C_Master_ISR_IT+0x280>)
 8014018:	4293      	cmp	r3, r2
 801401a:	d00e      	beq.n	801403a <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014020:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8014022:	68fb      	ldr	r3, [r7, #12]
 8014024:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8014026:	2312      	movs	r3, #18
 8014028:	18fb      	adds	r3, r7, r3
 801402a:	8819      	ldrh	r1, [r3, #0]
 801402c:	68f8      	ldr	r0, [r7, #12]
 801402e:	2300      	movs	r3, #0
 8014030:	9300      	str	r3, [sp, #0]
 8014032:	0023      	movs	r3, r4
 8014034:	f001 fafe 	bl	8015634 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014038:	e023      	b.n	8014082 <I2C_Master_ISR_IT+0x1de>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801403e:	b2da      	uxtb	r2, r3
 8014040:	2380      	movs	r3, #128	@ 0x80
 8014042:	049c      	lsls	r4, r3, #18
 8014044:	2312      	movs	r3, #18
 8014046:	18fb      	adds	r3, r7, r3
 8014048:	8819      	ldrh	r1, [r3, #0]
 801404a:	68f8      	ldr	r0, [r7, #12]
 801404c:	2300      	movs	r3, #0
 801404e:	9300      	str	r3, [sp, #0]
 8014050:	0023      	movs	r3, r4
 8014052:	f001 faef 	bl	8015634 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014056:	e014      	b.n	8014082 <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	685a      	ldr	r2, [r3, #4]
 801405e:	2380      	movs	r3, #128	@ 0x80
 8014060:	049b      	lsls	r3, r3, #18
 8014062:	401a      	ands	r2, r3
 8014064:	2380      	movs	r3, #128	@ 0x80
 8014066:	049b      	lsls	r3, r3, #18
 8014068:	429a      	cmp	r2, r3
 801406a:	d004      	beq.n	8014076 <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	0018      	movs	r0, r3
 8014070:	f000 fd56 	bl	8014b20 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8014074:	e03a      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8014076:	68fb      	ldr	r3, [r7, #12]
 8014078:	2140      	movs	r1, #64	@ 0x40
 801407a:	0018      	movs	r0, r3
 801407c:	f001 f8b4 	bl	80151e8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8014080:	e034      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
 8014082:	e033      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8014084:	697b      	ldr	r3, [r7, #20]
 8014086:	099b      	lsrs	r3, r3, #6
 8014088:	001a      	movs	r2, r3
 801408a:	2301      	movs	r3, #1
 801408c:	4013      	ands	r3, r2
 801408e:	d02d      	beq.n	80140ec <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	099b      	lsrs	r3, r3, #6
 8014094:	001a      	movs	r2, r3
 8014096:	2301      	movs	r3, #1
 8014098:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 801409a:	d027      	beq.n	80140ec <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80140a0:	b29b      	uxth	r3, r3
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d11d      	bne.n	80140e2 <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80140a6:	68fb      	ldr	r3, [r7, #12]
 80140a8:	681b      	ldr	r3, [r3, #0]
 80140aa:	685a      	ldr	r2, [r3, #4]
 80140ac:	2380      	movs	r3, #128	@ 0x80
 80140ae:	049b      	lsls	r3, r3, #18
 80140b0:	401a      	ands	r2, r3
 80140b2:	2380      	movs	r3, #128	@ 0x80
 80140b4:	049b      	lsls	r3, r3, #18
 80140b6:	429a      	cmp	r2, r3
 80140b8:	d018      	beq.n	80140ec <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80140ba:	68fb      	ldr	r3, [r7, #12]
 80140bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80140be:	4a19      	ldr	r2, [pc, #100]	@ (8014124 <I2C_Master_ISR_IT+0x280>)
 80140c0:	4293      	cmp	r3, r2
 80140c2:	d109      	bne.n	80140d8 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80140c4:	68fb      	ldr	r3, [r7, #12]
 80140c6:	681b      	ldr	r3, [r3, #0]
 80140c8:	685a      	ldr	r2, [r3, #4]
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	2180      	movs	r1, #128	@ 0x80
 80140d0:	01c9      	lsls	r1, r1, #7
 80140d2:	430a      	orrs	r2, r1
 80140d4:	605a      	str	r2, [r3, #4]
 80140d6:	e009      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	0018      	movs	r0, r3
 80140dc:	f000 fd20 	bl	8014b20 <I2C_ITMasterSeqCplt>
 80140e0:	e004      	b.n	80140ec <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80140e2:	68fb      	ldr	r3, [r7, #12]
 80140e4:	2140      	movs	r1, #64	@ 0x40
 80140e6:	0018      	movs	r0, r3
 80140e8:	f001 f87e 	bl	80151e8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80140ec:	697b      	ldr	r3, [r7, #20]
 80140ee:	095b      	lsrs	r3, r3, #5
 80140f0:	001a      	movs	r2, r3
 80140f2:	2301      	movs	r3, #1
 80140f4:	4013      	ands	r3, r2
 80140f6:	d00b      	beq.n	8014110 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	095b      	lsrs	r3, r3, #5
 80140fc:	001a      	movs	r2, r3
 80140fe:	2301      	movs	r3, #1
 8014100:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014102:	d005      	beq.n	8014110 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8014104:	697a      	ldr	r2, [r7, #20]
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	0011      	movs	r1, r2
 801410a:	0018      	movs	r0, r3
 801410c:	f000 fdb0 	bl	8014c70 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8014110:	68fb      	ldr	r3, [r7, #12]
 8014112:	2240      	movs	r2, #64	@ 0x40
 8014114:	2100      	movs	r1, #0
 8014116:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8014118:	2300      	movs	r3, #0
}
 801411a:	0018      	movs	r0, r3
 801411c:	46bd      	mov	sp, r7
 801411e:	b007      	add	sp, #28
 8014120:	bd90      	pop	{r4, r7, pc}
 8014122:	46c0      	nop			@ (mov r8, r8)
 8014124:	ffff0000 	.word	0xffff0000

08014128 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b086      	sub	sp, #24
 801412c:	af00      	add	r7, sp, #0
 801412e:	60f8      	str	r0, [r7, #12]
 8014130:	60b9      	str	r1, [r7, #8]
 8014132:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014138:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 801413a:	68bb      	ldr	r3, [r7, #8]
 801413c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	2240      	movs	r2, #64	@ 0x40
 8014142:	5c9b      	ldrb	r3, [r3, r2]
 8014144:	2b01      	cmp	r3, #1
 8014146:	d101      	bne.n	801414c <I2C_Slave_ISR_IT+0x24>
 8014148:	2302      	movs	r3, #2
 801414a:	e0fb      	b.n	8014344 <I2C_Slave_ISR_IT+0x21c>
 801414c:	68fb      	ldr	r3, [r7, #12]
 801414e:	2240      	movs	r2, #64	@ 0x40
 8014150:	2101      	movs	r1, #1
 8014152:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014154:	693b      	ldr	r3, [r7, #16]
 8014156:	095b      	lsrs	r3, r3, #5
 8014158:	001a      	movs	r2, r3
 801415a:	2301      	movs	r3, #1
 801415c:	4013      	ands	r3, r2
 801415e:	d00c      	beq.n	801417a <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	095b      	lsrs	r3, r3, #5
 8014164:	001a      	movs	r2, r3
 8014166:	2301      	movs	r3, #1
 8014168:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 801416a:	d006      	beq.n	801417a <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 801416c:	693a      	ldr	r2, [r7, #16]
 801416e:	68fb      	ldr	r3, [r7, #12]
 8014170:	0011      	movs	r1, r2
 8014172:	0018      	movs	r0, r3
 8014174:	f000 fe4e 	bl	8014e14 <I2C_ITSlaveCplt>
 8014178:	e0df      	b.n	801433a <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 801417a:	693b      	ldr	r3, [r7, #16]
 801417c:	091b      	lsrs	r3, r3, #4
 801417e:	001a      	movs	r2, r3
 8014180:	2301      	movs	r3, #1
 8014182:	4013      	ands	r3, r2
 8014184:	d054      	beq.n	8014230 <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	091b      	lsrs	r3, r3, #4
 801418a:	001a      	movs	r2, r3
 801418c:	2301      	movs	r3, #1
 801418e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8014190:	d04e      	beq.n	8014230 <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8014192:	68fb      	ldr	r3, [r7, #12]
 8014194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014196:	b29b      	uxth	r3, r3
 8014198:	2b00      	cmp	r3, #0
 801419a:	d12d      	bne.n	80141f8 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	2241      	movs	r2, #65	@ 0x41
 80141a0:	5c9b      	ldrb	r3, [r3, r2]
 80141a2:	b2db      	uxtb	r3, r3
 80141a4:	2b28      	cmp	r3, #40	@ 0x28
 80141a6:	d10b      	bne.n	80141c0 <I2C_Slave_ISR_IT+0x98>
 80141a8:	697a      	ldr	r2, [r7, #20]
 80141aa:	2380      	movs	r3, #128	@ 0x80
 80141ac:	049b      	lsls	r3, r3, #18
 80141ae:	429a      	cmp	r2, r3
 80141b0:	d106      	bne.n	80141c0 <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80141b2:	693a      	ldr	r2, [r7, #16]
 80141b4:	68fb      	ldr	r3, [r7, #12]
 80141b6:	0011      	movs	r1, r2
 80141b8:	0018      	movs	r0, r3
 80141ba:	f000 ffbb 	bl	8015134 <I2C_ITListenCplt>
 80141be:	e036      	b.n	801422e <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	2241      	movs	r2, #65	@ 0x41
 80141c4:	5c9b      	ldrb	r3, [r3, r2]
 80141c6:	b2db      	uxtb	r3, r3
 80141c8:	2b29      	cmp	r3, #41	@ 0x29
 80141ca:	d110      	bne.n	80141ee <I2C_Slave_ISR_IT+0xc6>
 80141cc:	697b      	ldr	r3, [r7, #20]
 80141ce:	4a5f      	ldr	r2, [pc, #380]	@ (801434c <I2C_Slave_ISR_IT+0x224>)
 80141d0:	4293      	cmp	r3, r2
 80141d2:	d00c      	beq.n	80141ee <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	681b      	ldr	r3, [r3, #0]
 80141d8:	2210      	movs	r2, #16
 80141da:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80141dc:	68fb      	ldr	r3, [r7, #12]
 80141de:	0018      	movs	r0, r3
 80141e0:	f001 f92d 	bl	801543e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	0018      	movs	r0, r3
 80141e8:	f000 fcdc 	bl	8014ba4 <I2C_ITSlaveSeqCplt>
 80141ec:	e01f      	b.n	801422e <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	2210      	movs	r2, #16
 80141f4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80141f6:	e09d      	b.n	8014334 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	2210      	movs	r2, #16
 80141fe:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014204:	2204      	movs	r2, #4
 8014206:	431a      	orrs	r2, r3
 8014208:	68fb      	ldr	r3, [r7, #12]
 801420a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 801420c:	697b      	ldr	r3, [r7, #20]
 801420e:	2b00      	cmp	r3, #0
 8014210:	d005      	beq.n	801421e <I2C_Slave_ISR_IT+0xf6>
 8014212:	697a      	ldr	r2, [r7, #20]
 8014214:	2380      	movs	r3, #128	@ 0x80
 8014216:	045b      	lsls	r3, r3, #17
 8014218:	429a      	cmp	r2, r3
 801421a:	d000      	beq.n	801421e <I2C_Slave_ISR_IT+0xf6>
 801421c:	e08a      	b.n	8014334 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	0011      	movs	r1, r2
 8014226:	0018      	movs	r0, r3
 8014228:	f000 ffde 	bl	80151e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 801422c:	e082      	b.n	8014334 <I2C_Slave_ISR_IT+0x20c>
 801422e:	e081      	b.n	8014334 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8014230:	693b      	ldr	r3, [r7, #16]
 8014232:	089b      	lsrs	r3, r3, #2
 8014234:	001a      	movs	r2, r3
 8014236:	2301      	movs	r3, #1
 8014238:	4013      	ands	r3, r2
 801423a:	d031      	beq.n	80142a0 <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	089b      	lsrs	r3, r3, #2
 8014240:	001a      	movs	r2, r3
 8014242:	2301      	movs	r3, #1
 8014244:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8014246:	d02b      	beq.n	80142a0 <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 8014248:	68fb      	ldr	r3, [r7, #12]
 801424a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801424c:	b29b      	uxth	r3, r3
 801424e:	2b00      	cmp	r3, #0
 8014250:	d018      	beq.n	8014284 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	681b      	ldr	r3, [r3, #0]
 8014256:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801425c:	b2d2      	uxtb	r2, r2
 801425e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8014260:	68fb      	ldr	r3, [r7, #12]
 8014262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014264:	1c5a      	adds	r2, r3, #1
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801426e:	3b01      	subs	r3, #1
 8014270:	b29a      	uxth	r2, r3
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801427a:	b29b      	uxth	r3, r3
 801427c:	3b01      	subs	r3, #1
 801427e:	b29a      	uxth	r2, r3
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8014284:	68fb      	ldr	r3, [r7, #12]
 8014286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014288:	b29b      	uxth	r3, r3
 801428a:	2b00      	cmp	r3, #0
 801428c:	d154      	bne.n	8014338 <I2C_Slave_ISR_IT+0x210>
 801428e:	697b      	ldr	r3, [r7, #20]
 8014290:	4a2e      	ldr	r2, [pc, #184]	@ (801434c <I2C_Slave_ISR_IT+0x224>)
 8014292:	4293      	cmp	r3, r2
 8014294:	d050      	beq.n	8014338 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	0018      	movs	r0, r3
 801429a:	f000 fc83 	bl	8014ba4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 801429e:	e04b      	b.n	8014338 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80142a0:	693b      	ldr	r3, [r7, #16]
 80142a2:	08db      	lsrs	r3, r3, #3
 80142a4:	001a      	movs	r2, r3
 80142a6:	2301      	movs	r3, #1
 80142a8:	4013      	ands	r3, r2
 80142aa:	d00c      	beq.n	80142c6 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	08db      	lsrs	r3, r3, #3
 80142b0:	001a      	movs	r2, r3
 80142b2:	2301      	movs	r3, #1
 80142b4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80142b6:	d006      	beq.n	80142c6 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80142b8:	693a      	ldr	r2, [r7, #16]
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	0011      	movs	r1, r2
 80142be:	0018      	movs	r0, r3
 80142c0:	f000 fb8a 	bl	80149d8 <I2C_ITAddrCplt>
 80142c4:	e039      	b.n	801433a <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80142c6:	693b      	ldr	r3, [r7, #16]
 80142c8:	085b      	lsrs	r3, r3, #1
 80142ca:	001a      	movs	r2, r3
 80142cc:	2301      	movs	r3, #1
 80142ce:	4013      	ands	r3, r2
 80142d0:	d033      	beq.n	801433a <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	085b      	lsrs	r3, r3, #1
 80142d6:	001a      	movs	r2, r3
 80142d8:	2301      	movs	r3, #1
 80142da:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80142dc:	d02d      	beq.n	801433a <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80142e2:	b29b      	uxth	r3, r3
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d018      	beq.n	801431a <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80142ec:	781a      	ldrb	r2, [r3, #0]
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	681b      	ldr	r3, [r3, #0]
 80142f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80142f8:	1c5a      	adds	r2, r3, #1
 80142fa:	68fb      	ldr	r3, [r7, #12]
 80142fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014302:	b29b      	uxth	r3, r3
 8014304:	3b01      	subs	r3, #1
 8014306:	b29a      	uxth	r2, r3
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014310:	3b01      	subs	r3, #1
 8014312:	b29a      	uxth	r2, r3
 8014314:	68fb      	ldr	r3, [r7, #12]
 8014316:	851a      	strh	r2, [r3, #40]	@ 0x28
 8014318:	e00f      	b.n	801433a <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 801431a:	697a      	ldr	r2, [r7, #20]
 801431c:	2380      	movs	r3, #128	@ 0x80
 801431e:	045b      	lsls	r3, r3, #17
 8014320:	429a      	cmp	r2, r3
 8014322:	d002      	beq.n	801432a <I2C_Slave_ISR_IT+0x202>
 8014324:	697b      	ldr	r3, [r7, #20]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d107      	bne.n	801433a <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 801432a:	68fb      	ldr	r3, [r7, #12]
 801432c:	0018      	movs	r0, r3
 801432e:	f000 fc39 	bl	8014ba4 <I2C_ITSlaveSeqCplt>
 8014332:	e002      	b.n	801433a <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 8014334:	46c0      	nop			@ (mov r8, r8)
 8014336:	e000      	b.n	801433a <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8014338:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 801433a:	68fb      	ldr	r3, [r7, #12]
 801433c:	2240      	movs	r2, #64	@ 0x40
 801433e:	2100      	movs	r1, #0
 8014340:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8014342:	2300      	movs	r3, #0
}
 8014344:	0018      	movs	r0, r3
 8014346:	46bd      	mov	sp, r7
 8014348:	b006      	add	sp, #24
 801434a:	bd80      	pop	{r7, pc}
 801434c:	ffff0000 	.word	0xffff0000

08014350 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8014350:	b590      	push	{r4, r7, lr}
 8014352:	b089      	sub	sp, #36	@ 0x24
 8014354:	af02      	add	r7, sp, #8
 8014356:	60f8      	str	r0, [r7, #12]
 8014358:	60b9      	str	r1, [r7, #8]
 801435a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	2240      	movs	r2, #64	@ 0x40
 8014360:	5c9b      	ldrb	r3, [r3, r2]
 8014362:	2b01      	cmp	r3, #1
 8014364:	d101      	bne.n	801436a <I2C_Master_ISR_DMA+0x1a>
 8014366:	2302      	movs	r3, #2
 8014368:	e0f7      	b.n	801455a <I2C_Master_ISR_DMA+0x20a>
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	2240      	movs	r2, #64	@ 0x40
 801436e:	2101      	movs	r1, #1
 8014370:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8014372:	68bb      	ldr	r3, [r7, #8]
 8014374:	091b      	lsrs	r3, r3, #4
 8014376:	001a      	movs	r2, r3
 8014378:	2301      	movs	r3, #1
 801437a:	4013      	ands	r3, r2
 801437c:	d019      	beq.n	80143b2 <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	091b      	lsrs	r3, r3, #4
 8014382:	001a      	movs	r2, r3
 8014384:	2301      	movs	r3, #1
 8014386:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8014388:	d013      	beq.n	80143b2 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	2210      	movs	r2, #16
 8014390:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014396:	2204      	movs	r2, #4
 8014398:	431a      	orrs	r2, r3
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	2120      	movs	r1, #32
 80143a2:	0018      	movs	r0, r3
 80143a4:	f001 f980 	bl	80156a8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	0018      	movs	r0, r3
 80143ac:	f001 f847 	bl	801543e <I2C_Flush_TXDR>
 80143b0:	e0ce      	b.n	8014550 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80143b2:	68bb      	ldr	r3, [r7, #8]
 80143b4:	09db      	lsrs	r3, r3, #7
 80143b6:	001a      	movs	r2, r3
 80143b8:	2301      	movs	r3, #1
 80143ba:	4013      	ands	r3, r2
 80143bc:	d100      	bne.n	80143c0 <I2C_Master_ISR_DMA+0x70>
 80143be:	e07e      	b.n	80144be <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	099b      	lsrs	r3, r3, #6
 80143c4:	001a      	movs	r2, r3
 80143c6:	2301      	movs	r3, #1
 80143c8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80143ca:	d100      	bne.n	80143ce <I2C_Master_ISR_DMA+0x7e>
 80143cc:	e077      	b.n	80144be <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	681b      	ldr	r3, [r3, #0]
 80143d2:	681a      	ldr	r2, [r3, #0]
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	681b      	ldr	r3, [r3, #0]
 80143d8:	2140      	movs	r1, #64	@ 0x40
 80143da:	438a      	bics	r2, r1
 80143dc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80143e2:	b29b      	uxth	r3, r3
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d055      	beq.n	8014494 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80143e8:	68fb      	ldr	r3, [r7, #12]
 80143ea:	681b      	ldr	r3, [r3, #0]
 80143ec:	685b      	ldr	r3, [r3, #4]
 80143ee:	b29a      	uxth	r2, r3
 80143f0:	2312      	movs	r3, #18
 80143f2:	18fb      	adds	r3, r7, r3
 80143f4:	0592      	lsls	r2, r2, #22
 80143f6:	0d92      	lsrs	r2, r2, #22
 80143f8:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80143fa:	68fb      	ldr	r3, [r7, #12]
 80143fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80143fe:	b29b      	uxth	r3, r3
 8014400:	2bff      	cmp	r3, #255	@ 0xff
 8014402:	d906      	bls.n	8014412 <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8014404:	68fb      	ldr	r3, [r7, #12]
 8014406:	22ff      	movs	r2, #255	@ 0xff
 8014408:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 801440a:	2380      	movs	r3, #128	@ 0x80
 801440c:	045b      	lsls	r3, r3, #17
 801440e:	617b      	str	r3, [r7, #20]
 8014410:	e010      	b.n	8014434 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8014412:	68fb      	ldr	r3, [r7, #12]
 8014414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014416:	b29a      	uxth	r2, r3
 8014418:	68fb      	ldr	r3, [r7, #12]
 801441a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014420:	4a50      	ldr	r2, [pc, #320]	@ (8014564 <I2C_Master_ISR_DMA+0x214>)
 8014422:	4293      	cmp	r3, r2
 8014424:	d003      	beq.n	801442e <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801442a:	617b      	str	r3, [r7, #20]
 801442c:	e002      	b.n	8014434 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 801442e:	2380      	movs	r3, #128	@ 0x80
 8014430:	049b      	lsls	r3, r3, #18
 8014432:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014438:	b2da      	uxtb	r2, r3
 801443a:	697c      	ldr	r4, [r7, #20]
 801443c:	2312      	movs	r3, #18
 801443e:	18fb      	adds	r3, r7, r3
 8014440:	8819      	ldrh	r1, [r3, #0]
 8014442:	68f8      	ldr	r0, [r7, #12]
 8014444:	2300      	movs	r3, #0
 8014446:	9300      	str	r3, [sp, #0]
 8014448:	0023      	movs	r3, r4
 801444a:	f001 f8f3 	bl	8015634 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014452:	b29a      	uxth	r2, r3
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014458:	1ad3      	subs	r3, r2, r3
 801445a:	b29a      	uxth	r2, r3
 801445c:	68fb      	ldr	r3, [r7, #12]
 801445e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014460:	68fb      	ldr	r3, [r7, #12]
 8014462:	2241      	movs	r2, #65	@ 0x41
 8014464:	5c9b      	ldrb	r3, [r3, r2]
 8014466:	b2db      	uxtb	r3, r3
 8014468:	2b22      	cmp	r3, #34	@ 0x22
 801446a:	d109      	bne.n	8014480 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	681b      	ldr	r3, [r3, #0]
 8014470:	681a      	ldr	r2, [r3, #0]
 8014472:	68fb      	ldr	r3, [r7, #12]
 8014474:	681b      	ldr	r3, [r3, #0]
 8014476:	2180      	movs	r1, #128	@ 0x80
 8014478:	0209      	lsls	r1, r1, #8
 801447a:	430a      	orrs	r2, r1
 801447c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 801447e:	e067      	b.n	8014550 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	681b      	ldr	r3, [r3, #0]
 8014484:	681a      	ldr	r2, [r3, #0]
 8014486:	68fb      	ldr	r3, [r7, #12]
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	2180      	movs	r1, #128	@ 0x80
 801448c:	01c9      	lsls	r1, r1, #7
 801448e:	430a      	orrs	r2, r1
 8014490:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8014492:	e05d      	b.n	8014550 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	685a      	ldr	r2, [r3, #4]
 801449a:	2380      	movs	r3, #128	@ 0x80
 801449c:	049b      	lsls	r3, r3, #18
 801449e:	401a      	ands	r2, r3
 80144a0:	2380      	movs	r3, #128	@ 0x80
 80144a2:	049b      	lsls	r3, r3, #18
 80144a4:	429a      	cmp	r2, r3
 80144a6:	d004      	beq.n	80144b2 <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	0018      	movs	r0, r3
 80144ac:	f000 fb38 	bl	8014b20 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80144b0:	e04e      	b.n	8014550 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80144b2:	68fb      	ldr	r3, [r7, #12]
 80144b4:	2140      	movs	r1, #64	@ 0x40
 80144b6:	0018      	movs	r0, r3
 80144b8:	f000 fe96 	bl	80151e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80144bc:	e048      	b.n	8014550 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80144be:	68bb      	ldr	r3, [r7, #8]
 80144c0:	099b      	lsrs	r3, r3, #6
 80144c2:	001a      	movs	r2, r3
 80144c4:	2301      	movs	r3, #1
 80144c6:	4013      	ands	r3, r2
 80144c8:	d02e      	beq.n	8014528 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	099b      	lsrs	r3, r3, #6
 80144ce:	001a      	movs	r2, r3
 80144d0:	2301      	movs	r3, #1
 80144d2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80144d4:	d028      	beq.n	8014528 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80144da:	b29b      	uxth	r3, r3
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d11d      	bne.n	801451c <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	681b      	ldr	r3, [r3, #0]
 80144e4:	685a      	ldr	r2, [r3, #4]
 80144e6:	2380      	movs	r3, #128	@ 0x80
 80144e8:	049b      	lsls	r3, r3, #18
 80144ea:	401a      	ands	r2, r3
 80144ec:	2380      	movs	r3, #128	@ 0x80
 80144ee:	049b      	lsls	r3, r3, #18
 80144f0:	429a      	cmp	r2, r3
 80144f2:	d02c      	beq.n	801454e <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80144f4:	68fb      	ldr	r3, [r7, #12]
 80144f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80144f8:	4a1a      	ldr	r2, [pc, #104]	@ (8014564 <I2C_Master_ISR_DMA+0x214>)
 80144fa:	4293      	cmp	r3, r2
 80144fc:	d109      	bne.n	8014512 <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80144fe:	68fb      	ldr	r3, [r7, #12]
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	685a      	ldr	r2, [r3, #4]
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	2180      	movs	r1, #128	@ 0x80
 801450a:	01c9      	lsls	r1, r1, #7
 801450c:	430a      	orrs	r2, r1
 801450e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8014510:	e01d      	b.n	801454e <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8014512:	68fb      	ldr	r3, [r7, #12]
 8014514:	0018      	movs	r0, r3
 8014516:	f000 fb03 	bl	8014b20 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 801451a:	e018      	b.n	801454e <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	2140      	movs	r1, #64	@ 0x40
 8014520:	0018      	movs	r0, r3
 8014522:	f000 fe61 	bl	80151e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8014526:	e012      	b.n	801454e <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014528:	68bb      	ldr	r3, [r7, #8]
 801452a:	095b      	lsrs	r3, r3, #5
 801452c:	001a      	movs	r2, r3
 801452e:	2301      	movs	r3, #1
 8014530:	4013      	ands	r3, r2
 8014532:	d00d      	beq.n	8014550 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	095b      	lsrs	r3, r3, #5
 8014538:	001a      	movs	r2, r3
 801453a:	2301      	movs	r3, #1
 801453c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 801453e:	d007      	beq.n	8014550 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8014540:	68ba      	ldr	r2, [r7, #8]
 8014542:	68fb      	ldr	r3, [r7, #12]
 8014544:	0011      	movs	r1, r2
 8014546:	0018      	movs	r0, r3
 8014548:	f000 fb92 	bl	8014c70 <I2C_ITMasterCplt>
 801454c:	e000      	b.n	8014550 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 801454e:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	2240      	movs	r2, #64	@ 0x40
 8014554:	2100      	movs	r1, #0
 8014556:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8014558:	2300      	movs	r3, #0
}
 801455a:	0018      	movs	r0, r3
 801455c:	46bd      	mov	sp, r7
 801455e:	b007      	add	sp, #28
 8014560:	bd90      	pop	{r4, r7, pc}
 8014562:	46c0      	nop			@ (mov r8, r8)
 8014564:	ffff0000 	.word	0xffff0000

08014568 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8014568:	b590      	push	{r4, r7, lr}
 801456a:	b089      	sub	sp, #36	@ 0x24
 801456c:	af02      	add	r7, sp, #8
 801456e:	60f8      	str	r0, [r7, #12]
 8014570:	60b9      	str	r1, [r7, #8]
 8014572:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8014574:	4b9a      	ldr	r3, [pc, #616]	@ (80147e0 <I2C_Mem_ISR_DMA+0x278>)
 8014576:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	2240      	movs	r2, #64	@ 0x40
 801457c:	5c9b      	ldrb	r3, [r3, r2]
 801457e:	2b01      	cmp	r3, #1
 8014580:	d101      	bne.n	8014586 <I2C_Mem_ISR_DMA+0x1e>
 8014582:	2302      	movs	r3, #2
 8014584:	e127      	b.n	80147d6 <I2C_Mem_ISR_DMA+0x26e>
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	2240      	movs	r2, #64	@ 0x40
 801458a:	2101      	movs	r1, #1
 801458c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 801458e:	68bb      	ldr	r3, [r7, #8]
 8014590:	091b      	lsrs	r3, r3, #4
 8014592:	001a      	movs	r2, r3
 8014594:	2301      	movs	r3, #1
 8014596:	4013      	ands	r3, r2
 8014598:	d019      	beq.n	80145ce <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	091b      	lsrs	r3, r3, #4
 801459e:	001a      	movs	r2, r3
 80145a0:	2301      	movs	r3, #1
 80145a2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80145a4:	d013      	beq.n	80145ce <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	681b      	ldr	r3, [r3, #0]
 80145aa:	2210      	movs	r2, #16
 80145ac:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80145ae:	68fb      	ldr	r3, [r7, #12]
 80145b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80145b2:	2204      	movs	r2, #4
 80145b4:	431a      	orrs	r2, r3
 80145b6:	68fb      	ldr	r3, [r7, #12]
 80145b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	2120      	movs	r1, #32
 80145be:	0018      	movs	r0, r3
 80145c0:	f001 f872 	bl	80156a8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	0018      	movs	r0, r3
 80145c8:	f000 ff39 	bl	801543e <I2C_Flush_TXDR>
 80145cc:	e0fe      	b.n	80147cc <I2C_Mem_ISR_DMA+0x264>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80145ce:	68bb      	ldr	r3, [r7, #8]
 80145d0:	085b      	lsrs	r3, r3, #1
 80145d2:	001a      	movs	r2, r3
 80145d4:	2301      	movs	r3, #1
 80145d6:	4013      	ands	r3, r2
 80145d8:	d00f      	beq.n	80145fa <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	085b      	lsrs	r3, r3, #1
 80145de:	001a      	movs	r2, r3
 80145e0:	2301      	movs	r3, #1
 80145e2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80145e4:	d009      	beq.n	80145fa <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	68fa      	ldr	r2, [r7, #12]
 80145ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80145ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	2201      	movs	r2, #1
 80145f4:	4252      	negs	r2, r2
 80145f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80145f8:	e0e8      	b.n	80147cc <I2C_Mem_ISR_DMA+0x264>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80145fa:	68bb      	ldr	r3, [r7, #8]
 80145fc:	09db      	lsrs	r3, r3, #7
 80145fe:	001a      	movs	r2, r3
 8014600:	2301      	movs	r3, #1
 8014602:	4013      	ands	r3, r2
 8014604:	d065      	beq.n	80146d2 <I2C_Mem_ISR_DMA+0x16a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	099b      	lsrs	r3, r3, #6
 801460a:	001a      	movs	r2, r3
 801460c:	2301      	movs	r3, #1
 801460e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8014610:	d05f      	beq.n	80146d2 <I2C_Mem_ISR_DMA+0x16a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014612:	68fb      	ldr	r3, [r7, #12]
 8014614:	2101      	movs	r1, #1
 8014616:	0018      	movs	r0, r3
 8014618:	f001 f8d0 	bl	80157bc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	2110      	movs	r1, #16
 8014620:	0018      	movs	r0, r3
 8014622:	f001 f841 	bl	80156a8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801462a:	b29b      	uxth	r3, r3
 801462c:	2b00      	cmp	r3, #0
 801462e:	d04a      	beq.n	80146c6 <I2C_Mem_ISR_DMA+0x15e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014634:	b29b      	uxth	r3, r3
 8014636:	2bff      	cmp	r3, #255	@ 0xff
 8014638:	d910      	bls.n	801465c <I2C_Mem_ISR_DMA+0xf4>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	22ff      	movs	r2, #255	@ 0xff
 801463e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8014640:	68fb      	ldr	r3, [r7, #12]
 8014642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014644:	b299      	uxth	r1, r3
 8014646:	68fb      	ldr	r3, [r7, #12]
 8014648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801464a:	b2da      	uxtb	r2, r3
 801464c:	2380      	movs	r3, #128	@ 0x80
 801464e:	045b      	lsls	r3, r3, #17
 8014650:	68f8      	ldr	r0, [r7, #12]
 8014652:	2400      	movs	r4, #0
 8014654:	9400      	str	r4, [sp, #0]
 8014656:	f000 ffed 	bl	8015634 <I2C_TransferConfig>
 801465a:	e011      	b.n	8014680 <I2C_Mem_ISR_DMA+0x118>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 801465c:	68fb      	ldr	r3, [r7, #12]
 801465e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014660:	b29a      	uxth	r2, r3
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801466a:	b299      	uxth	r1, r3
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014670:	b2da      	uxtb	r2, r3
 8014672:	2380      	movs	r3, #128	@ 0x80
 8014674:	049b      	lsls	r3, r3, #18
 8014676:	68f8      	ldr	r0, [r7, #12]
 8014678:	2400      	movs	r4, #0
 801467a:	9400      	str	r4, [sp, #0]
 801467c:	f000 ffda 	bl	8015634 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8014680:	68fb      	ldr	r3, [r7, #12]
 8014682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014684:	b29a      	uxth	r2, r3
 8014686:	68fb      	ldr	r3, [r7, #12]
 8014688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801468a:	1ad3      	subs	r3, r2, r3
 801468c:	b29a      	uxth	r2, r3
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	2241      	movs	r2, #65	@ 0x41
 8014696:	5c9b      	ldrb	r3, [r3, r2]
 8014698:	b2db      	uxtb	r3, r3
 801469a:	2b22      	cmp	r3, #34	@ 0x22
 801469c:	d109      	bne.n	80146b2 <I2C_Mem_ISR_DMA+0x14a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 801469e:	68fb      	ldr	r3, [r7, #12]
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	681a      	ldr	r2, [r3, #0]
 80146a4:	68fb      	ldr	r3, [r7, #12]
 80146a6:	681b      	ldr	r3, [r3, #0]
 80146a8:	2180      	movs	r1, #128	@ 0x80
 80146aa:	0209      	lsls	r1, r1, #8
 80146ac:	430a      	orrs	r2, r1
 80146ae:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80146b0:	e08c      	b.n	80147cc <I2C_Mem_ISR_DMA+0x264>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	681a      	ldr	r2, [r3, #0]
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	2180      	movs	r1, #128	@ 0x80
 80146be:	01c9      	lsls	r1, r1, #7
 80146c0:	430a      	orrs	r2, r1
 80146c2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80146c4:	e082      	b.n	80147cc <I2C_Mem_ISR_DMA+0x264>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	2140      	movs	r1, #64	@ 0x40
 80146ca:	0018      	movs	r0, r3
 80146cc:	f000 fd8c 	bl	80151e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80146d0:	e07c      	b.n	80147cc <I2C_Mem_ISR_DMA+0x264>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80146d2:	68bb      	ldr	r3, [r7, #8]
 80146d4:	099b      	lsrs	r3, r3, #6
 80146d6:	001a      	movs	r2, r3
 80146d8:	2301      	movs	r3, #1
 80146da:	4013      	ands	r3, r2
 80146dc:	d064      	beq.n	80147a8 <I2C_Mem_ISR_DMA+0x240>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	099b      	lsrs	r3, r3, #6
 80146e2:	001a      	movs	r2, r3
 80146e4:	2301      	movs	r3, #1
 80146e6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80146e8:	d05e      	beq.n	80147a8 <I2C_Mem_ISR_DMA+0x240>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80146ea:	68fb      	ldr	r3, [r7, #12]
 80146ec:	2101      	movs	r1, #1
 80146ee:	0018      	movs	r0, r3
 80146f0:	f001 f864 	bl	80157bc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	2110      	movs	r1, #16
 80146f8:	0018      	movs	r0, r3
 80146fa:	f000 ffd5 	bl	80156a8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	2241      	movs	r2, #65	@ 0x41
 8014702:	5c9b      	ldrb	r3, [r3, r2]
 8014704:	b2db      	uxtb	r3, r3
 8014706:	2b22      	cmp	r3, #34	@ 0x22
 8014708:	d101      	bne.n	801470e <I2C_Mem_ISR_DMA+0x1a6>
    {
      direction = I2C_GENERATE_START_READ;
 801470a:	4b36      	ldr	r3, [pc, #216]	@ (80147e4 <I2C_Mem_ISR_DMA+0x27c>)
 801470c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014712:	b29b      	uxth	r3, r3
 8014714:	2bff      	cmp	r3, #255	@ 0xff
 8014716:	d911      	bls.n	801473c <I2C_Mem_ISR_DMA+0x1d4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	22ff      	movs	r2, #255	@ 0xff
 801471c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014722:	b299      	uxth	r1, r3
 8014724:	68fb      	ldr	r3, [r7, #12]
 8014726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014728:	b2da      	uxtb	r2, r3
 801472a:	2380      	movs	r3, #128	@ 0x80
 801472c:	045c      	lsls	r4, r3, #17
 801472e:	68f8      	ldr	r0, [r7, #12]
 8014730:	697b      	ldr	r3, [r7, #20]
 8014732:	9300      	str	r3, [sp, #0]
 8014734:	0023      	movs	r3, r4
 8014736:	f000 ff7d 	bl	8015634 <I2C_TransferConfig>
 801473a:	e012      	b.n	8014762 <I2C_Mem_ISR_DMA+0x1fa>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014740:	b29a      	uxth	r2, r3
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801474a:	b299      	uxth	r1, r3
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014750:	b2da      	uxtb	r2, r3
 8014752:	2380      	movs	r3, #128	@ 0x80
 8014754:	049c      	lsls	r4, r3, #18
 8014756:	68f8      	ldr	r0, [r7, #12]
 8014758:	697b      	ldr	r3, [r7, #20]
 801475a:	9300      	str	r3, [sp, #0]
 801475c:	0023      	movs	r3, r4
 801475e:	f000 ff69 	bl	8015634 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014766:	b29a      	uxth	r2, r3
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801476c:	1ad3      	subs	r3, r2, r3
 801476e:	b29a      	uxth	r2, r3
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	2241      	movs	r2, #65	@ 0x41
 8014778:	5c9b      	ldrb	r3, [r3, r2]
 801477a:	b2db      	uxtb	r3, r3
 801477c:	2b22      	cmp	r3, #34	@ 0x22
 801477e:	d109      	bne.n	8014794 <I2C_Mem_ISR_DMA+0x22c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8014780:	68fb      	ldr	r3, [r7, #12]
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	681a      	ldr	r2, [r3, #0]
 8014786:	68fb      	ldr	r3, [r7, #12]
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	2180      	movs	r1, #128	@ 0x80
 801478c:	0209      	lsls	r1, r1, #8
 801478e:	430a      	orrs	r2, r1
 8014790:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014792:	e01b      	b.n	80147cc <I2C_Mem_ISR_DMA+0x264>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8014794:	68fb      	ldr	r3, [r7, #12]
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	681a      	ldr	r2, [r3, #0]
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	681b      	ldr	r3, [r3, #0]
 801479e:	2180      	movs	r1, #128	@ 0x80
 80147a0:	01c9      	lsls	r1, r1, #7
 80147a2:	430a      	orrs	r2, r1
 80147a4:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80147a6:	e011      	b.n	80147cc <I2C_Mem_ISR_DMA+0x264>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80147a8:	68bb      	ldr	r3, [r7, #8]
 80147aa:	095b      	lsrs	r3, r3, #5
 80147ac:	001a      	movs	r2, r3
 80147ae:	2301      	movs	r3, #1
 80147b0:	4013      	ands	r3, r2
 80147b2:	d00b      	beq.n	80147cc <I2C_Mem_ISR_DMA+0x264>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	095b      	lsrs	r3, r3, #5
 80147b8:	001a      	movs	r2, r3
 80147ba:	2301      	movs	r3, #1
 80147bc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80147be:	d005      	beq.n	80147cc <I2C_Mem_ISR_DMA+0x264>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80147c0:	68ba      	ldr	r2, [r7, #8]
 80147c2:	68fb      	ldr	r3, [r7, #12]
 80147c4:	0011      	movs	r1, r2
 80147c6:	0018      	movs	r0, r3
 80147c8:	f000 fa52 	bl	8014c70 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	2240      	movs	r2, #64	@ 0x40
 80147d0:	2100      	movs	r1, #0
 80147d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80147d4:	2300      	movs	r3, #0
}
 80147d6:	0018      	movs	r0, r3
 80147d8:	46bd      	mov	sp, r7
 80147da:	b007      	add	sp, #28
 80147dc:	bd90      	pop	{r4, r7, pc}
 80147de:	46c0      	nop			@ (mov r8, r8)
 80147e0:	80002000 	.word	0x80002000
 80147e4:	80002400 	.word	0x80002400

080147e8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80147e8:	b580      	push	{r7, lr}
 80147ea:	b088      	sub	sp, #32
 80147ec:	af00      	add	r7, sp, #0
 80147ee:	60f8      	str	r0, [r7, #12]
 80147f0:	60b9      	str	r1, [r7, #8]
 80147f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80147f8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80147fa:	2300      	movs	r3, #0
 80147fc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	2240      	movs	r2, #64	@ 0x40
 8014802:	5c9b      	ldrb	r3, [r3, r2]
 8014804:	2b01      	cmp	r3, #1
 8014806:	d101      	bne.n	801480c <I2C_Slave_ISR_DMA+0x24>
 8014808:	2302      	movs	r3, #2
 801480a:	e0de      	b.n	80149ca <I2C_Slave_ISR_DMA+0x1e2>
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	2240      	movs	r2, #64	@ 0x40
 8014810:	2101      	movs	r1, #1
 8014812:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014814:	68bb      	ldr	r3, [r7, #8]
 8014816:	095b      	lsrs	r3, r3, #5
 8014818:	001a      	movs	r2, r3
 801481a:	2301      	movs	r3, #1
 801481c:	4013      	ands	r3, r2
 801481e:	d00c      	beq.n	801483a <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	095b      	lsrs	r3, r3, #5
 8014824:	001a      	movs	r2, r3
 8014826:	2301      	movs	r3, #1
 8014828:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 801482a:	d006      	beq.n	801483a <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 801482c:	68ba      	ldr	r2, [r7, #8]
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	0011      	movs	r1, r2
 8014832:	0018      	movs	r0, r3
 8014834:	f000 faee 	bl	8014e14 <I2C_ITSlaveCplt>
 8014838:	e0c2      	b.n	80149c0 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 801483a:	68bb      	ldr	r3, [r7, #8]
 801483c:	091b      	lsrs	r3, r3, #4
 801483e:	001a      	movs	r2, r3
 8014840:	2301      	movs	r3, #1
 8014842:	4013      	ands	r3, r2
 8014844:	d100      	bne.n	8014848 <I2C_Slave_ISR_DMA+0x60>
 8014846:	e0a9      	b.n	801499c <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	091b      	lsrs	r3, r3, #4
 801484c:	001a      	movs	r2, r3
 801484e:	2301      	movs	r3, #1
 8014850:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8014852:	d100      	bne.n	8014856 <I2C_Slave_ISR_DMA+0x6e>
 8014854:	e0a2      	b.n	801499c <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	0b9b      	lsrs	r3, r3, #14
 801485a:	001a      	movs	r2, r3
 801485c:	2301      	movs	r3, #1
 801485e:	4013      	ands	r3, r2
 8014860:	d106      	bne.n	8014870 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	0bdb      	lsrs	r3, r3, #15
 8014866:	001a      	movs	r2, r3
 8014868:	2301      	movs	r3, #1
 801486a:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 801486c:	d100      	bne.n	8014870 <I2C_Slave_ISR_DMA+0x88>
 801486e:	e08e      	b.n	801498e <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014874:	2b00      	cmp	r3, #0
 8014876:	d00d      	beq.n	8014894 <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	0bdb      	lsrs	r3, r3, #15
 801487c:	001a      	movs	r2, r3
 801487e:	2301      	movs	r3, #1
 8014880:	4013      	ands	r3, r2
 8014882:	d007      	beq.n	8014894 <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	685b      	ldr	r3, [r3, #4]
 801488c:	2b00      	cmp	r3, #0
 801488e:	d101      	bne.n	8014894 <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 8014890:	2301      	movs	r3, #1
 8014892:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8014894:	68fb      	ldr	r3, [r7, #12]
 8014896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014898:	2b00      	cmp	r3, #0
 801489a:	d00d      	beq.n	80148b8 <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	0b9b      	lsrs	r3, r3, #14
 80148a0:	001a      	movs	r2, r3
 80148a2:	2301      	movs	r3, #1
 80148a4:	4013      	ands	r3, r2
 80148a6:	d007      	beq.n	80148b8 <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	685b      	ldr	r3, [r3, #4]
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d101      	bne.n	80148b8 <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 80148b4:	2301      	movs	r3, #1
 80148b6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80148b8:	69fb      	ldr	r3, [r7, #28]
 80148ba:	2b01      	cmp	r3, #1
 80148bc:	d12d      	bne.n	801491a <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80148be:	68fb      	ldr	r3, [r7, #12]
 80148c0:	2241      	movs	r2, #65	@ 0x41
 80148c2:	5c9b      	ldrb	r3, [r3, r2]
 80148c4:	b2db      	uxtb	r3, r3
 80148c6:	2b28      	cmp	r3, #40	@ 0x28
 80148c8:	d10b      	bne.n	80148e2 <I2C_Slave_ISR_DMA+0xfa>
 80148ca:	69ba      	ldr	r2, [r7, #24]
 80148cc:	2380      	movs	r3, #128	@ 0x80
 80148ce:	049b      	lsls	r3, r3, #18
 80148d0:	429a      	cmp	r2, r3
 80148d2:	d106      	bne.n	80148e2 <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80148d4:	68ba      	ldr	r2, [r7, #8]
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	0011      	movs	r1, r2
 80148da:	0018      	movs	r0, r3
 80148dc:	f000 fc2a 	bl	8015134 <I2C_ITListenCplt>
 80148e0:	e054      	b.n	801498c <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	2241      	movs	r2, #65	@ 0x41
 80148e6:	5c9b      	ldrb	r3, [r3, r2]
 80148e8:	b2db      	uxtb	r3, r3
 80148ea:	2b29      	cmp	r3, #41	@ 0x29
 80148ec:	d110      	bne.n	8014910 <I2C_Slave_ISR_DMA+0x128>
 80148ee:	69bb      	ldr	r3, [r7, #24]
 80148f0:	4a38      	ldr	r2, [pc, #224]	@ (80149d4 <I2C_Slave_ISR_DMA+0x1ec>)
 80148f2:	4293      	cmp	r3, r2
 80148f4:	d00c      	beq.n	8014910 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	2210      	movs	r2, #16
 80148fc:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	0018      	movs	r0, r3
 8014902:	f000 fd9c 	bl	801543e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	0018      	movs	r0, r3
 801490a:	f000 f94b 	bl	8014ba4 <I2C_ITSlaveSeqCplt>
 801490e:	e03d      	b.n	801498c <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014910:	68fb      	ldr	r3, [r7, #12]
 8014912:	681b      	ldr	r3, [r3, #0]
 8014914:	2210      	movs	r2, #16
 8014916:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8014918:	e03e      	b.n	8014998 <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801491a:	68fb      	ldr	r3, [r7, #12]
 801491c:	681b      	ldr	r3, [r3, #0]
 801491e:	2210      	movs	r2, #16
 8014920:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014922:	68fb      	ldr	r3, [r7, #12]
 8014924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014926:	2204      	movs	r2, #4
 8014928:	431a      	orrs	r2, r3
 801492a:	68fb      	ldr	r3, [r7, #12]
 801492c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 801492e:	2317      	movs	r3, #23
 8014930:	18fb      	adds	r3, r7, r3
 8014932:	68fa      	ldr	r2, [r7, #12]
 8014934:	2141      	movs	r1, #65	@ 0x41
 8014936:	5c52      	ldrb	r2, [r2, r1]
 8014938:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 801493a:	69bb      	ldr	r3, [r7, #24]
 801493c:	2b00      	cmp	r3, #0
 801493e:	d004      	beq.n	801494a <I2C_Slave_ISR_DMA+0x162>
 8014940:	69ba      	ldr	r2, [r7, #24]
 8014942:	2380      	movs	r3, #128	@ 0x80
 8014944:	045b      	lsls	r3, r3, #17
 8014946:	429a      	cmp	r2, r3
 8014948:	d126      	bne.n	8014998 <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 801494a:	2217      	movs	r2, #23
 801494c:	18bb      	adds	r3, r7, r2
 801494e:	781b      	ldrb	r3, [r3, #0]
 8014950:	2b21      	cmp	r3, #33	@ 0x21
 8014952:	d003      	beq.n	801495c <I2C_Slave_ISR_DMA+0x174>
 8014954:	18bb      	adds	r3, r7, r2
 8014956:	781b      	ldrb	r3, [r3, #0]
 8014958:	2b29      	cmp	r3, #41	@ 0x29
 801495a:	d103      	bne.n	8014964 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	2221      	movs	r2, #33	@ 0x21
 8014960:	631a      	str	r2, [r3, #48]	@ 0x30
 8014962:	e00b      	b.n	801497c <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8014964:	2217      	movs	r2, #23
 8014966:	18bb      	adds	r3, r7, r2
 8014968:	781b      	ldrb	r3, [r3, #0]
 801496a:	2b22      	cmp	r3, #34	@ 0x22
 801496c:	d003      	beq.n	8014976 <I2C_Slave_ISR_DMA+0x18e>
 801496e:	18bb      	adds	r3, r7, r2
 8014970:	781b      	ldrb	r3, [r3, #0]
 8014972:	2b2a      	cmp	r3, #42	@ 0x2a
 8014974:	d102      	bne.n	801497c <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8014976:	68fb      	ldr	r3, [r7, #12]
 8014978:	2222      	movs	r2, #34	@ 0x22
 801497a:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014980:	68fb      	ldr	r3, [r7, #12]
 8014982:	0011      	movs	r1, r2
 8014984:	0018      	movs	r0, r3
 8014986:	f000 fc2f 	bl	80151e8 <I2C_ITError>
      if (treatdmanack == 1U)
 801498a:	e005      	b.n	8014998 <I2C_Slave_ISR_DMA+0x1b0>
 801498c:	e004      	b.n	8014998 <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	681b      	ldr	r3, [r3, #0]
 8014992:	2210      	movs	r2, #16
 8014994:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8014996:	e013      	b.n	80149c0 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8014998:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 801499a:	e011      	b.n	80149c0 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 801499c:	68bb      	ldr	r3, [r7, #8]
 801499e:	08db      	lsrs	r3, r3, #3
 80149a0:	001a      	movs	r2, r3
 80149a2:	2301      	movs	r3, #1
 80149a4:	4013      	ands	r3, r2
 80149a6:	d00b      	beq.n	80149c0 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	08db      	lsrs	r3, r3, #3
 80149ac:	001a      	movs	r2, r3
 80149ae:	2301      	movs	r3, #1
 80149b0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80149b2:	d005      	beq.n	80149c0 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80149b4:	68ba      	ldr	r2, [r7, #8]
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	0011      	movs	r1, r2
 80149ba:	0018      	movs	r0, r3
 80149bc:	f000 f80c 	bl	80149d8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80149c0:	68fb      	ldr	r3, [r7, #12]
 80149c2:	2240      	movs	r2, #64	@ 0x40
 80149c4:	2100      	movs	r1, #0
 80149c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80149c8:	2300      	movs	r3, #0
}
 80149ca:	0018      	movs	r0, r3
 80149cc:	46bd      	mov	sp, r7
 80149ce:	b008      	add	sp, #32
 80149d0:	bd80      	pop	{r7, pc}
 80149d2:	46c0      	nop			@ (mov r8, r8)
 80149d4:	ffff0000 	.word	0xffff0000

080149d8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80149d8:	b5b0      	push	{r4, r5, r7, lr}
 80149da:	b084      	sub	sp, #16
 80149dc:	af00      	add	r7, sp, #0
 80149de:	6078      	str	r0, [r7, #4]
 80149e0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	2241      	movs	r2, #65	@ 0x41
 80149e6:	5c9b      	ldrb	r3, [r3, r2]
 80149e8:	b2db      	uxtb	r3, r3
 80149ea:	001a      	movs	r2, r3
 80149ec:	2328      	movs	r3, #40	@ 0x28
 80149ee:	4013      	ands	r3, r2
 80149f0:	2b28      	cmp	r3, #40	@ 0x28
 80149f2:	d000      	beq.n	80149f6 <I2C_ITAddrCplt+0x1e>
 80149f4:	e088      	b.n	8014b08 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	681b      	ldr	r3, [r3, #0]
 80149fa:	699b      	ldr	r3, [r3, #24]
 80149fc:	0c1b      	lsrs	r3, r3, #16
 80149fe:	b2da      	uxtb	r2, r3
 8014a00:	250f      	movs	r5, #15
 8014a02:	197b      	adds	r3, r7, r5
 8014a04:	2101      	movs	r1, #1
 8014a06:	400a      	ands	r2, r1
 8014a08:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	699b      	ldr	r3, [r3, #24]
 8014a10:	0c1b      	lsrs	r3, r3, #16
 8014a12:	b29a      	uxth	r2, r3
 8014a14:	200c      	movs	r0, #12
 8014a16:	183b      	adds	r3, r7, r0
 8014a18:	21fe      	movs	r1, #254	@ 0xfe
 8014a1a:	400a      	ands	r2, r1
 8014a1c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	689b      	ldr	r3, [r3, #8]
 8014a24:	b29a      	uxth	r2, r3
 8014a26:	240a      	movs	r4, #10
 8014a28:	193b      	adds	r3, r7, r4
 8014a2a:	0592      	lsls	r2, r2, #22
 8014a2c:	0d92      	lsrs	r2, r2, #22
 8014a2e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	681b      	ldr	r3, [r3, #0]
 8014a34:	68db      	ldr	r3, [r3, #12]
 8014a36:	b29a      	uxth	r2, r3
 8014a38:	2308      	movs	r3, #8
 8014a3a:	18fb      	adds	r3, r7, r3
 8014a3c:	21fe      	movs	r1, #254	@ 0xfe
 8014a3e:	400a      	ands	r2, r1
 8014a40:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	68db      	ldr	r3, [r3, #12]
 8014a46:	2b02      	cmp	r3, #2
 8014a48:	d148      	bne.n	8014adc <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8014a4a:	0021      	movs	r1, r4
 8014a4c:	187b      	adds	r3, r7, r1
 8014a4e:	881b      	ldrh	r3, [r3, #0]
 8014a50:	09db      	lsrs	r3, r3, #7
 8014a52:	b29a      	uxth	r2, r3
 8014a54:	183b      	adds	r3, r7, r0
 8014a56:	881b      	ldrh	r3, [r3, #0]
 8014a58:	4053      	eors	r3, r2
 8014a5a:	b29b      	uxth	r3, r3
 8014a5c:	001a      	movs	r2, r3
 8014a5e:	2306      	movs	r3, #6
 8014a60:	4013      	ands	r3, r2
 8014a62:	d120      	bne.n	8014aa6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8014a64:	183b      	adds	r3, r7, r0
 8014a66:	187a      	adds	r2, r7, r1
 8014a68:	8812      	ldrh	r2, [r2, #0]
 8014a6a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014a70:	1c5a      	adds	r2, r3, #1
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014a7a:	2b02      	cmp	r3, #2
 8014a7c:	d14c      	bne.n	8014b18 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	2200      	movs	r2, #0
 8014a82:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	2208      	movs	r2, #8
 8014a8a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	2240      	movs	r2, #64	@ 0x40
 8014a90:	2100      	movs	r1, #0
 8014a92:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8014a94:	183b      	adds	r3, r7, r0
 8014a96:	881a      	ldrh	r2, [r3, #0]
 8014a98:	197b      	adds	r3, r7, r5
 8014a9a:	7819      	ldrb	r1, [r3, #0]
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	0018      	movs	r0, r3
 8014aa0:	f7ff f9bc 	bl	8013e1c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8014aa4:	e038      	b.n	8014b18 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8014aa6:	240c      	movs	r4, #12
 8014aa8:	193b      	adds	r3, r7, r4
 8014aaa:	2208      	movs	r2, #8
 8014aac:	18ba      	adds	r2, r7, r2
 8014aae:	8812      	ldrh	r2, [r2, #0]
 8014ab0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8014ab2:	2380      	movs	r3, #128	@ 0x80
 8014ab4:	021a      	lsls	r2, r3, #8
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	0011      	movs	r1, r2
 8014aba:	0018      	movs	r0, r3
 8014abc:	f000 fe7e 	bl	80157bc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	2240      	movs	r2, #64	@ 0x40
 8014ac4:	2100      	movs	r1, #0
 8014ac6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8014ac8:	193b      	adds	r3, r7, r4
 8014aca:	881a      	ldrh	r2, [r3, #0]
 8014acc:	230f      	movs	r3, #15
 8014ace:	18fb      	adds	r3, r7, r3
 8014ad0:	7819      	ldrb	r1, [r3, #0]
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	0018      	movs	r0, r3
 8014ad6:	f7ff f9a1 	bl	8013e1c <HAL_I2C_AddrCallback>
}
 8014ada:	e01d      	b.n	8014b18 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8014adc:	2380      	movs	r3, #128	@ 0x80
 8014ade:	021a      	lsls	r2, r3, #8
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	0011      	movs	r1, r2
 8014ae4:	0018      	movs	r0, r3
 8014ae6:	f000 fe69 	bl	80157bc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	2240      	movs	r2, #64	@ 0x40
 8014aee:	2100      	movs	r1, #0
 8014af0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8014af2:	230c      	movs	r3, #12
 8014af4:	18fb      	adds	r3, r7, r3
 8014af6:	881a      	ldrh	r2, [r3, #0]
 8014af8:	230f      	movs	r3, #15
 8014afa:	18fb      	adds	r3, r7, r3
 8014afc:	7819      	ldrb	r1, [r3, #0]
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	0018      	movs	r0, r3
 8014b02:	f7ff f98b 	bl	8013e1c <HAL_I2C_AddrCallback>
}
 8014b06:	e007      	b.n	8014b18 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8014b08:	687b      	ldr	r3, [r7, #4]
 8014b0a:	681b      	ldr	r3, [r3, #0]
 8014b0c:	2208      	movs	r2, #8
 8014b0e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	2240      	movs	r2, #64	@ 0x40
 8014b14:	2100      	movs	r1, #0
 8014b16:	5499      	strb	r1, [r3, r2]
}
 8014b18:	46c0      	nop			@ (mov r8, r8)
 8014b1a:	46bd      	mov	sp, r7
 8014b1c:	b004      	add	sp, #16
 8014b1e:	bdb0      	pop	{r4, r5, r7, pc}

08014b20 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8014b20:	b580      	push	{r7, lr}
 8014b22:	b082      	sub	sp, #8
 8014b24:	af00      	add	r7, sp, #0
 8014b26:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	2242      	movs	r2, #66	@ 0x42
 8014b2c:	2100      	movs	r1, #0
 8014b2e:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	2241      	movs	r2, #65	@ 0x41
 8014b34:	5c9b      	ldrb	r3, [r3, r2]
 8014b36:	b2db      	uxtb	r3, r3
 8014b38:	2b21      	cmp	r3, #33	@ 0x21
 8014b3a:	d117      	bne.n	8014b6c <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	2241      	movs	r2, #65	@ 0x41
 8014b40:	2120      	movs	r1, #32
 8014b42:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	2211      	movs	r2, #17
 8014b48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	2200      	movs	r2, #0
 8014b4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	2101      	movs	r1, #1
 8014b54:	0018      	movs	r0, r3
 8014b56:	f000 fe31 	bl	80157bc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	2240      	movs	r2, #64	@ 0x40
 8014b5e:	2100      	movs	r1, #0
 8014b60:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	0018      	movs	r0, r3
 8014b66:	f7ff f939 	bl	8013ddc <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8014b6a:	e016      	b.n	8014b9a <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	2241      	movs	r2, #65	@ 0x41
 8014b70:	2120      	movs	r1, #32
 8014b72:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	2212      	movs	r2, #18
 8014b78:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	2200      	movs	r2, #0
 8014b7e:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	2102      	movs	r1, #2
 8014b84:	0018      	movs	r0, r3
 8014b86:	f000 fe19 	bl	80157bc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	2240      	movs	r2, #64	@ 0x40
 8014b8e:	2100      	movs	r1, #0
 8014b90:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	0018      	movs	r0, r3
 8014b96:	f7ff f929 	bl	8013dec <HAL_I2C_MasterRxCpltCallback>
}
 8014b9a:	46c0      	nop			@ (mov r8, r8)
 8014b9c:	46bd      	mov	sp, r7
 8014b9e:	b002      	add	sp, #8
 8014ba0:	bd80      	pop	{r7, pc}
	...

08014ba4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8014ba4:	b580      	push	{r7, lr}
 8014ba6:	b084      	sub	sp, #16
 8014ba8:	af00      	add	r7, sp, #0
 8014baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	681b      	ldr	r3, [r3, #0]
 8014bb2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	2242      	movs	r2, #66	@ 0x42
 8014bb8:	2100      	movs	r1, #0
 8014bba:	5499      	strb	r1, [r3, r2]

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	0b9b      	lsrs	r3, r3, #14
 8014bc0:	001a      	movs	r2, r3
 8014bc2:	2301      	movs	r3, #1
 8014bc4:	4013      	ands	r3, r2
 8014bc6:	d008      	beq.n	8014bda <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	681b      	ldr	r3, [r3, #0]
 8014bcc:	681a      	ldr	r2, [r3, #0]
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	681b      	ldr	r3, [r3, #0]
 8014bd2:	4925      	ldr	r1, [pc, #148]	@ (8014c68 <I2C_ITSlaveSeqCplt+0xc4>)
 8014bd4:	400a      	ands	r2, r1
 8014bd6:	601a      	str	r2, [r3, #0]
 8014bd8:	e00d      	b.n	8014bf6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8014bda:	68fb      	ldr	r3, [r7, #12]
 8014bdc:	0bdb      	lsrs	r3, r3, #15
 8014bde:	001a      	movs	r2, r3
 8014be0:	2301      	movs	r3, #1
 8014be2:	4013      	ands	r3, r2
 8014be4:	d007      	beq.n	8014bf6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	681a      	ldr	r2, [r3, #0]
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	491e      	ldr	r1, [pc, #120]	@ (8014c6c <I2C_ITSlaveSeqCplt+0xc8>)
 8014bf2:	400a      	ands	r2, r1
 8014bf4:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	2241      	movs	r2, #65	@ 0x41
 8014bfa:	5c9b      	ldrb	r3, [r3, r2]
 8014bfc:	b2db      	uxtb	r3, r3
 8014bfe:	2b29      	cmp	r3, #41	@ 0x29
 8014c00:	d114      	bne.n	8014c2c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	2241      	movs	r2, #65	@ 0x41
 8014c06:	2128      	movs	r1, #40	@ 0x28
 8014c08:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	2221      	movs	r2, #33	@ 0x21
 8014c0e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	2101      	movs	r1, #1
 8014c14:	0018      	movs	r0, r3
 8014c16:	f000 fdd1 	bl	80157bc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	2240      	movs	r2, #64	@ 0x40
 8014c1e:	2100      	movs	r1, #0
 8014c20:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	0018      	movs	r0, r3
 8014c26:	f7ff f8e9 	bl	8013dfc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8014c2a:	e019      	b.n	8014c60 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	2241      	movs	r2, #65	@ 0x41
 8014c30:	5c9b      	ldrb	r3, [r3, r2]
 8014c32:	b2db      	uxtb	r3, r3
 8014c34:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c36:	d113      	bne.n	8014c60 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	2241      	movs	r2, #65	@ 0x41
 8014c3c:	2128      	movs	r1, #40	@ 0x28
 8014c3e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	2222      	movs	r2, #34	@ 0x22
 8014c44:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	2102      	movs	r1, #2
 8014c4a:	0018      	movs	r0, r3
 8014c4c:	f000 fdb6 	bl	80157bc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	2240      	movs	r2, #64	@ 0x40
 8014c54:	2100      	movs	r1, #0
 8014c56:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	0018      	movs	r0, r3
 8014c5c:	f7ff f8d6 	bl	8013e0c <HAL_I2C_SlaveRxCpltCallback>
}
 8014c60:	46c0      	nop			@ (mov r8, r8)
 8014c62:	46bd      	mov	sp, r7
 8014c64:	b004      	add	sp, #16
 8014c66:	bd80      	pop	{r7, pc}
 8014c68:	ffffbfff 	.word	0xffffbfff
 8014c6c:	ffff7fff 	.word	0xffff7fff

08014c70 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8014c70:	b580      	push	{r7, lr}
 8014c72:	b086      	sub	sp, #24
 8014c74:	af00      	add	r7, sp, #0
 8014c76:	6078      	str	r0, [r7, #4]
 8014c78:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8014c7a:	683b      	ldr	r3, [r7, #0]
 8014c7c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	2220      	movs	r2, #32
 8014c84:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	2241      	movs	r2, #65	@ 0x41
 8014c8a:	5c9b      	ldrb	r3, [r3, r2]
 8014c8c:	b2db      	uxtb	r3, r3
 8014c8e:	2b21      	cmp	r3, #33	@ 0x21
 8014c90:	d108      	bne.n	8014ca4 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	2101      	movs	r1, #1
 8014c96:	0018      	movs	r0, r3
 8014c98:	f000 fd90 	bl	80157bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	2211      	movs	r2, #17
 8014ca0:	631a      	str	r2, [r3, #48]	@ 0x30
 8014ca2:	e00d      	b.n	8014cc0 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	2241      	movs	r2, #65	@ 0x41
 8014ca8:	5c9b      	ldrb	r3, [r3, r2]
 8014caa:	b2db      	uxtb	r3, r3
 8014cac:	2b22      	cmp	r3, #34	@ 0x22
 8014cae:	d107      	bne.n	8014cc0 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	2102      	movs	r1, #2
 8014cb4:	0018      	movs	r0, r3
 8014cb6:	f000 fd81 	bl	80157bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	2212      	movs	r2, #18
 8014cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	685a      	ldr	r2, [r3, #4]
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	4950      	ldr	r1, [pc, #320]	@ (8014e0c <I2C_ITMasterCplt+0x19c>)
 8014ccc:	400a      	ands	r2, r1
 8014cce:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	2200      	movs	r2, #0
 8014cd4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	4a4d      	ldr	r2, [pc, #308]	@ (8014e10 <I2C_ITMasterCplt+0x1a0>)
 8014cda:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8014cdc:	697b      	ldr	r3, [r7, #20]
 8014cde:	091b      	lsrs	r3, r3, #4
 8014ce0:	001a      	movs	r2, r3
 8014ce2:	2301      	movs	r3, #1
 8014ce4:	4013      	ands	r3, r2
 8014ce6:	d009      	beq.n	8014cfc <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	2210      	movs	r2, #16
 8014cee:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014cf4:	2204      	movs	r2, #4
 8014cf6:	431a      	orrs	r2, r3
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	2241      	movs	r2, #65	@ 0x41
 8014d00:	5c9b      	ldrb	r3, [r3, r2]
 8014d02:	b2db      	uxtb	r3, r3
 8014d04:	2b60      	cmp	r3, #96	@ 0x60
 8014d06:	d10b      	bne.n	8014d20 <I2C_ITMasterCplt+0xb0>
 8014d08:	697b      	ldr	r3, [r7, #20]
 8014d0a:	089b      	lsrs	r3, r3, #2
 8014d0c:	001a      	movs	r2, r3
 8014d0e:	2301      	movs	r3, #1
 8014d10:	4013      	ands	r3, r2
 8014d12:	d005      	beq.n	8014d20 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d1a:	b2db      	uxtb	r3, r3
 8014d1c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8014d1e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	0018      	movs	r0, r3
 8014d24:	f000 fb8b 	bl	801543e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014d2c:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	2241      	movs	r2, #65	@ 0x41
 8014d32:	5c9b      	ldrb	r3, [r3, r2]
 8014d34:	b2db      	uxtb	r3, r3
 8014d36:	2b60      	cmp	r3, #96	@ 0x60
 8014d38:	d002      	beq.n	8014d40 <I2C_ITMasterCplt+0xd0>
 8014d3a:	693b      	ldr	r3, [r7, #16]
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	d007      	beq.n	8014d50 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	0011      	movs	r1, r2
 8014d48:	0018      	movs	r0, r3
 8014d4a:	f000 fa4d 	bl	80151e8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8014d4e:	e058      	b.n	8014e02 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	2241      	movs	r2, #65	@ 0x41
 8014d54:	5c9b      	ldrb	r3, [r3, r2]
 8014d56:	b2db      	uxtb	r3, r3
 8014d58:	2b21      	cmp	r3, #33	@ 0x21
 8014d5a:	d126      	bne.n	8014daa <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	2241      	movs	r2, #65	@ 0x41
 8014d60:	2120      	movs	r1, #32
 8014d62:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	2200      	movs	r2, #0
 8014d68:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	2242      	movs	r2, #66	@ 0x42
 8014d6e:	5c9b      	ldrb	r3, [r3, r2]
 8014d70:	b2db      	uxtb	r3, r3
 8014d72:	2b40      	cmp	r3, #64	@ 0x40
 8014d74:	d10c      	bne.n	8014d90 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	2242      	movs	r2, #66	@ 0x42
 8014d7a:	2100      	movs	r1, #0
 8014d7c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	2240      	movs	r2, #64	@ 0x40
 8014d82:	2100      	movs	r1, #0
 8014d84:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	0018      	movs	r0, r3
 8014d8a:	f7ff f85f 	bl	8013e4c <HAL_I2C_MemTxCpltCallback>
}
 8014d8e:	e038      	b.n	8014e02 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	2242      	movs	r2, #66	@ 0x42
 8014d94:	2100      	movs	r1, #0
 8014d96:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	2240      	movs	r2, #64	@ 0x40
 8014d9c:	2100      	movs	r1, #0
 8014d9e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	0018      	movs	r0, r3
 8014da4:	f7ff f81a 	bl	8013ddc <HAL_I2C_MasterTxCpltCallback>
}
 8014da8:	e02b      	b.n	8014e02 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	2241      	movs	r2, #65	@ 0x41
 8014dae:	5c9b      	ldrb	r3, [r3, r2]
 8014db0:	b2db      	uxtb	r3, r3
 8014db2:	2b22      	cmp	r3, #34	@ 0x22
 8014db4:	d125      	bne.n	8014e02 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	2241      	movs	r2, #65	@ 0x41
 8014dba:	2120      	movs	r1, #32
 8014dbc:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	2200      	movs	r2, #0
 8014dc2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2242      	movs	r2, #66	@ 0x42
 8014dc8:	5c9b      	ldrb	r3, [r3, r2]
 8014dca:	b2db      	uxtb	r3, r3
 8014dcc:	2b40      	cmp	r3, #64	@ 0x40
 8014dce:	d10c      	bne.n	8014dea <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	2242      	movs	r2, #66	@ 0x42
 8014dd4:	2100      	movs	r1, #0
 8014dd6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	2240      	movs	r2, #64	@ 0x40
 8014ddc:	2100      	movs	r1, #0
 8014dde:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8014de0:	687b      	ldr	r3, [r7, #4]
 8014de2:	0018      	movs	r0, r3
 8014de4:	f7ff f83a 	bl	8013e5c <HAL_I2C_MemRxCpltCallback>
}
 8014de8:	e00b      	b.n	8014e02 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	2242      	movs	r2, #66	@ 0x42
 8014dee:	2100      	movs	r1, #0
 8014df0:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	2240      	movs	r2, #64	@ 0x40
 8014df6:	2100      	movs	r1, #0
 8014df8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	0018      	movs	r0, r3
 8014dfe:	f7fe fff5 	bl	8013dec <HAL_I2C_MasterRxCpltCallback>
}
 8014e02:	46c0      	nop			@ (mov r8, r8)
 8014e04:	46bd      	mov	sp, r7
 8014e06:	b006      	add	sp, #24
 8014e08:	bd80      	pop	{r7, pc}
 8014e0a:	46c0      	nop			@ (mov r8, r8)
 8014e0c:	fe00e800 	.word	0xfe00e800
 8014e10:	ffff0000 	.word	0xffff0000

08014e14 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8014e14:	b580      	push	{r7, lr}
 8014e16:	b086      	sub	sp, #24
 8014e18:	af00      	add	r7, sp, #0
 8014e1a:	6078      	str	r0, [r7, #4]
 8014e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8014e26:	683b      	ldr	r3, [r7, #0]
 8014e28:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e2e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8014e30:	200b      	movs	r0, #11
 8014e32:	183b      	adds	r3, r7, r0
 8014e34:	687a      	ldr	r2, [r7, #4]
 8014e36:	2141      	movs	r1, #65	@ 0x41
 8014e38:	5c52      	ldrb	r2, [r2, r1]
 8014e3a:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	2220      	movs	r2, #32
 8014e42:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8014e44:	183b      	adds	r3, r7, r0
 8014e46:	781b      	ldrb	r3, [r3, #0]
 8014e48:	2b21      	cmp	r3, #33	@ 0x21
 8014e4a:	d003      	beq.n	8014e54 <I2C_ITSlaveCplt+0x40>
 8014e4c:	183b      	adds	r3, r7, r0
 8014e4e:	781b      	ldrb	r3, [r3, #0]
 8014e50:	2b29      	cmp	r3, #41	@ 0x29
 8014e52:	d109      	bne.n	8014e68 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8014e54:	4ab0      	ldr	r2, [pc, #704]	@ (8015118 <I2C_ITSlaveCplt+0x304>)
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	0011      	movs	r1, r2
 8014e5a:	0018      	movs	r0, r3
 8014e5c:	f000 fcae 	bl	80157bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	2221      	movs	r2, #33	@ 0x21
 8014e64:	631a      	str	r2, [r3, #48]	@ 0x30
 8014e66:	e020      	b.n	8014eaa <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8014e68:	220b      	movs	r2, #11
 8014e6a:	18bb      	adds	r3, r7, r2
 8014e6c:	781b      	ldrb	r3, [r3, #0]
 8014e6e:	2b22      	cmp	r3, #34	@ 0x22
 8014e70:	d003      	beq.n	8014e7a <I2C_ITSlaveCplt+0x66>
 8014e72:	18bb      	adds	r3, r7, r2
 8014e74:	781b      	ldrb	r3, [r3, #0]
 8014e76:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e78:	d109      	bne.n	8014e8e <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8014e7a:	4aa8      	ldr	r2, [pc, #672]	@ (801511c <I2C_ITSlaveCplt+0x308>)
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	0011      	movs	r1, r2
 8014e80:	0018      	movs	r0, r3
 8014e82:	f000 fc9b 	bl	80157bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	2222      	movs	r2, #34	@ 0x22
 8014e8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8014e8c:	e00d      	b.n	8014eaa <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8014e8e:	230b      	movs	r3, #11
 8014e90:	18fb      	adds	r3, r7, r3
 8014e92:	781b      	ldrb	r3, [r3, #0]
 8014e94:	2b28      	cmp	r3, #40	@ 0x28
 8014e96:	d108      	bne.n	8014eaa <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8014e98:	4aa1      	ldr	r2, [pc, #644]	@ (8015120 <I2C_ITSlaveCplt+0x30c>)
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	0011      	movs	r1, r2
 8014e9e:	0018      	movs	r0, r3
 8014ea0:	f000 fc8c 	bl	80157bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	2200      	movs	r2, #0
 8014ea8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	685a      	ldr	r2, [r3, #4]
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	681b      	ldr	r3, [r3, #0]
 8014eb4:	2180      	movs	r1, #128	@ 0x80
 8014eb6:	0209      	lsls	r1, r1, #8
 8014eb8:	430a      	orrs	r2, r1
 8014eba:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	681b      	ldr	r3, [r3, #0]
 8014ec0:	685a      	ldr	r2, [r3, #4]
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	4997      	ldr	r1, [pc, #604]	@ (8015124 <I2C_ITSlaveCplt+0x310>)
 8014ec8:	400a      	ands	r2, r1
 8014eca:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	0018      	movs	r0, r3
 8014ed0:	f000 fab5 	bl	801543e <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8014ed4:	693b      	ldr	r3, [r7, #16]
 8014ed6:	0b9b      	lsrs	r3, r3, #14
 8014ed8:	001a      	movs	r2, r3
 8014eda:	2301      	movs	r3, #1
 8014edc:	4013      	ands	r3, r2
 8014ede:	d013      	beq.n	8014f08 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	681b      	ldr	r3, [r3, #0]
 8014ee4:	681a      	ldr	r2, [r3, #0]
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	681b      	ldr	r3, [r3, #0]
 8014eea:	498f      	ldr	r1, [pc, #572]	@ (8015128 <I2C_ITSlaveCplt+0x314>)
 8014eec:	400a      	ands	r2, r1
 8014eee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d020      	beq.n	8014f3a <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	685b      	ldr	r3, [r3, #4]
 8014f00:	b29a      	uxth	r2, r3
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014f06:	e018      	b.n	8014f3a <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8014f08:	693b      	ldr	r3, [r7, #16]
 8014f0a:	0bdb      	lsrs	r3, r3, #15
 8014f0c:	001a      	movs	r2, r3
 8014f0e:	2301      	movs	r3, #1
 8014f10:	4013      	ands	r3, r2
 8014f12:	d012      	beq.n	8014f3a <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	681a      	ldr	r2, [r3, #0]
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	681b      	ldr	r3, [r3, #0]
 8014f1e:	4983      	ldr	r1, [pc, #524]	@ (801512c <I2C_ITSlaveCplt+0x318>)
 8014f20:	400a      	ands	r2, r1
 8014f22:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d006      	beq.n	8014f3a <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	685b      	ldr	r3, [r3, #4]
 8014f34:	b29a      	uxth	r2, r3
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8014f3a:	697b      	ldr	r3, [r7, #20]
 8014f3c:	089b      	lsrs	r3, r3, #2
 8014f3e:	001a      	movs	r2, r3
 8014f40:	2301      	movs	r3, #1
 8014f42:	4013      	ands	r3, r2
 8014f44:	d020      	beq.n	8014f88 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8014f46:	697b      	ldr	r3, [r7, #20]
 8014f48:	2204      	movs	r2, #4
 8014f4a:	4393      	bics	r3, r2
 8014f4c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	681b      	ldr	r3, [r3, #0]
 8014f52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f58:	b2d2      	uxtb	r2, r2
 8014f5a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f60:	1c5a      	adds	r2, r3, #1
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8014f66:	687b      	ldr	r3, [r7, #4]
 8014f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	d00c      	beq.n	8014f88 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f72:	3b01      	subs	r3, #1
 8014f74:	b29a      	uxth	r2, r3
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014f7e:	b29b      	uxth	r3, r3
 8014f80:	3b01      	subs	r3, #1
 8014f82:	b29a      	uxth	r2, r3
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014f8c:	b29b      	uxth	r3, r3
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d005      	beq.n	8014f9e <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014f96:	2204      	movs	r2, #4
 8014f98:	431a      	orrs	r2, r3
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8014f9e:	697b      	ldr	r3, [r7, #20]
 8014fa0:	091b      	lsrs	r3, r3, #4
 8014fa2:	001a      	movs	r2, r3
 8014fa4:	2301      	movs	r3, #1
 8014fa6:	4013      	ands	r3, r2
 8014fa8:	d051      	beq.n	801504e <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8014faa:	693b      	ldr	r3, [r7, #16]
 8014fac:	091b      	lsrs	r3, r3, #4
 8014fae:	001a      	movs	r2, r3
 8014fb0:	2301      	movs	r3, #1
 8014fb2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8014fb4:	d04b      	beq.n	801504e <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014fba:	b29b      	uxth	r3, r3
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	d12d      	bne.n	801501c <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	2241      	movs	r2, #65	@ 0x41
 8014fc4:	5c9b      	ldrb	r3, [r3, r2]
 8014fc6:	b2db      	uxtb	r3, r3
 8014fc8:	2b28      	cmp	r3, #40	@ 0x28
 8014fca:	d10b      	bne.n	8014fe4 <I2C_ITSlaveCplt+0x1d0>
 8014fcc:	68fa      	ldr	r2, [r7, #12]
 8014fce:	2380      	movs	r3, #128	@ 0x80
 8014fd0:	049b      	lsls	r3, r3, #18
 8014fd2:	429a      	cmp	r2, r3
 8014fd4:	d106      	bne.n	8014fe4 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8014fd6:	697a      	ldr	r2, [r7, #20]
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	0011      	movs	r1, r2
 8014fdc:	0018      	movs	r0, r3
 8014fde:	f000 f8a9 	bl	8015134 <I2C_ITListenCplt>
 8014fe2:	e034      	b.n	801504e <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	2241      	movs	r2, #65	@ 0x41
 8014fe8:	5c9b      	ldrb	r3, [r3, r2]
 8014fea:	b2db      	uxtb	r3, r3
 8014fec:	2b29      	cmp	r3, #41	@ 0x29
 8014fee:	d110      	bne.n	8015012 <I2C_ITSlaveCplt+0x1fe>
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	4a4f      	ldr	r2, [pc, #316]	@ (8015130 <I2C_ITSlaveCplt+0x31c>)
 8014ff4:	4293      	cmp	r3, r2
 8014ff6:	d00c      	beq.n	8015012 <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	681b      	ldr	r3, [r3, #0]
 8014ffc:	2210      	movs	r2, #16
 8014ffe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	0018      	movs	r0, r3
 8015004:	f000 fa1b 	bl	801543e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	0018      	movs	r0, r3
 801500c:	f7ff fdca 	bl	8014ba4 <I2C_ITSlaveSeqCplt>
 8015010:	e01d      	b.n	801504e <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	681b      	ldr	r3, [r3, #0]
 8015016:	2210      	movs	r2, #16
 8015018:	61da      	str	r2, [r3, #28]
 801501a:	e018      	b.n	801504e <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	681b      	ldr	r3, [r3, #0]
 8015020:	2210      	movs	r2, #16
 8015022:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015028:	2204      	movs	r2, #4
 801502a:	431a      	orrs	r2, r3
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	2b00      	cmp	r3, #0
 8015034:	d004      	beq.n	8015040 <I2C_ITSlaveCplt+0x22c>
 8015036:	68fa      	ldr	r2, [r7, #12]
 8015038:	2380      	movs	r3, #128	@ 0x80
 801503a:	045b      	lsls	r3, r3, #17
 801503c:	429a      	cmp	r2, r3
 801503e:	d106      	bne.n	801504e <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	0011      	movs	r1, r2
 8015048:	0018      	movs	r0, r3
 801504a:	f000 f8cd 	bl	80151e8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	2242      	movs	r2, #66	@ 0x42
 8015052:	2100      	movs	r1, #0
 8015054:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	2200      	movs	r2, #0
 801505a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015060:	2b00      	cmp	r3, #0
 8015062:	d013      	beq.n	801508c <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	0011      	movs	r1, r2
 801506c:	0018      	movs	r0, r3
 801506e:	f000 f8bb 	bl	80151e8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	2241      	movs	r2, #65	@ 0x41
 8015076:	5c9b      	ldrb	r3, [r3, r2]
 8015078:	b2db      	uxtb	r3, r3
 801507a:	2b28      	cmp	r3, #40	@ 0x28
 801507c:	d147      	bne.n	801510e <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 801507e:	697a      	ldr	r2, [r7, #20]
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	0011      	movs	r1, r2
 8015084:	0018      	movs	r0, r3
 8015086:	f000 f855 	bl	8015134 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 801508a:	e040      	b.n	801510e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015090:	4a27      	ldr	r2, [pc, #156]	@ (8015130 <I2C_ITSlaveCplt+0x31c>)
 8015092:	4293      	cmp	r3, r2
 8015094:	d016      	beq.n	80150c4 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	0018      	movs	r0, r3
 801509a:	f7ff fd83 	bl	8014ba4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	4a23      	ldr	r2, [pc, #140]	@ (8015130 <I2C_ITSlaveCplt+0x31c>)
 80150a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	2241      	movs	r2, #65	@ 0x41
 80150a8:	2120      	movs	r1, #32
 80150aa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	2200      	movs	r2, #0
 80150b0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	2240      	movs	r2, #64	@ 0x40
 80150b6:	2100      	movs	r1, #0
 80150b8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	0018      	movs	r0, r3
 80150be:	f7fe febd 	bl	8013e3c <HAL_I2C_ListenCpltCallback>
}
 80150c2:	e024      	b.n	801510e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	2241      	movs	r2, #65	@ 0x41
 80150c8:	5c9b      	ldrb	r3, [r3, r2]
 80150ca:	b2db      	uxtb	r3, r3
 80150cc:	2b22      	cmp	r3, #34	@ 0x22
 80150ce:	d10f      	bne.n	80150f0 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	2241      	movs	r2, #65	@ 0x41
 80150d4:	2120      	movs	r1, #32
 80150d6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	2200      	movs	r2, #0
 80150dc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	2240      	movs	r2, #64	@ 0x40
 80150e2:	2100      	movs	r1, #0
 80150e4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	0018      	movs	r0, r3
 80150ea:	f7fe fe8f 	bl	8013e0c <HAL_I2C_SlaveRxCpltCallback>
}
 80150ee:	e00e      	b.n	801510e <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	2241      	movs	r2, #65	@ 0x41
 80150f4:	2120      	movs	r1, #32
 80150f6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	2200      	movs	r2, #0
 80150fc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	2240      	movs	r2, #64	@ 0x40
 8015102:	2100      	movs	r1, #0
 8015104:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	0018      	movs	r0, r3
 801510a:	f7fe fe77 	bl	8013dfc <HAL_I2C_SlaveTxCpltCallback>
}
 801510e:	46c0      	nop			@ (mov r8, r8)
 8015110:	46bd      	mov	sp, r7
 8015112:	b006      	add	sp, #24
 8015114:	bd80      	pop	{r7, pc}
 8015116:	46c0      	nop			@ (mov r8, r8)
 8015118:	00008001 	.word	0x00008001
 801511c:	00008002 	.word	0x00008002
 8015120:	00008003 	.word	0x00008003
 8015124:	fe00e800 	.word	0xfe00e800
 8015128:	ffffbfff 	.word	0xffffbfff
 801512c:	ffff7fff 	.word	0xffff7fff
 8015130:	ffff0000 	.word	0xffff0000

08015134 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8015134:	b580      	push	{r7, lr}
 8015136:	b082      	sub	sp, #8
 8015138:	af00      	add	r7, sp, #0
 801513a:	6078      	str	r0, [r7, #4]
 801513c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	4a27      	ldr	r2, [pc, #156]	@ (80151e0 <I2C_ITListenCplt+0xac>)
 8015142:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	2200      	movs	r2, #0
 8015148:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	2241      	movs	r2, #65	@ 0x41
 801514e:	2120      	movs	r1, #32
 8015150:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	2242      	movs	r2, #66	@ 0x42
 8015156:	2100      	movs	r1, #0
 8015158:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 801515a:	687b      	ldr	r3, [r7, #4]
 801515c:	2200      	movs	r2, #0
 801515e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8015160:	683b      	ldr	r3, [r7, #0]
 8015162:	089b      	lsrs	r3, r3, #2
 8015164:	001a      	movs	r2, r3
 8015166:	2301      	movs	r3, #1
 8015168:	4013      	ands	r3, r2
 801516a:	d022      	beq.n	80151b2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	681b      	ldr	r3, [r3, #0]
 8015170:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015176:	b2d2      	uxtb	r2, r2
 8015178:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801517e:	1c5a      	adds	r2, r3, #1
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015188:	2b00      	cmp	r3, #0
 801518a:	d012      	beq.n	80151b2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015190:	3b01      	subs	r3, #1
 8015192:	b29a      	uxth	r2, r3
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801519c:	b29b      	uxth	r3, r3
 801519e:	3b01      	subs	r3, #1
 80151a0:	b29a      	uxth	r2, r3
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80151aa:	2204      	movs	r2, #4
 80151ac:	431a      	orrs	r2, r3
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80151b2:	4a0c      	ldr	r2, [pc, #48]	@ (80151e4 <I2C_ITListenCplt+0xb0>)
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	0011      	movs	r1, r2
 80151b8:	0018      	movs	r0, r3
 80151ba:	f000 faff 	bl	80157bc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	681b      	ldr	r3, [r3, #0]
 80151c2:	2210      	movs	r2, #16
 80151c4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	2240      	movs	r2, #64	@ 0x40
 80151ca:	2100      	movs	r1, #0
 80151cc:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	0018      	movs	r0, r3
 80151d2:	f7fe fe33 	bl	8013e3c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80151d6:	46c0      	nop			@ (mov r8, r8)
 80151d8:	46bd      	mov	sp, r7
 80151da:	b002      	add	sp, #8
 80151dc:	bd80      	pop	{r7, pc}
 80151de:	46c0      	nop			@ (mov r8, r8)
 80151e0:	ffff0000 	.word	0xffff0000
 80151e4:	00008003 	.word	0x00008003

080151e8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80151e8:	b580      	push	{r7, lr}
 80151ea:	b084      	sub	sp, #16
 80151ec:	af00      	add	r7, sp, #0
 80151ee:	6078      	str	r0, [r7, #4]
 80151f0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80151f2:	200f      	movs	r0, #15
 80151f4:	183b      	adds	r3, r7, r0
 80151f6:	687a      	ldr	r2, [r7, #4]
 80151f8:	2141      	movs	r1, #65	@ 0x41
 80151fa:	5c52      	ldrb	r2, [r2, r1]
 80151fc:	701a      	strb	r2, [r3, #0]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	2242      	movs	r2, #66	@ 0x42
 8015202:	2100      	movs	r1, #0
 8015204:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	4a72      	ldr	r2, [pc, #456]	@ (80153d4 <I2C_ITError+0x1ec>)
 801520a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	2200      	movs	r2, #0
 8015210:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8015216:	683b      	ldr	r3, [r7, #0]
 8015218:	431a      	orrs	r2, r3
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 801521e:	183b      	adds	r3, r7, r0
 8015220:	781b      	ldrb	r3, [r3, #0]
 8015222:	2b28      	cmp	r3, #40	@ 0x28
 8015224:	d007      	beq.n	8015236 <I2C_ITError+0x4e>
 8015226:	183b      	adds	r3, r7, r0
 8015228:	781b      	ldrb	r3, [r3, #0]
 801522a:	2b29      	cmp	r3, #41	@ 0x29
 801522c:	d003      	beq.n	8015236 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 801522e:	183b      	adds	r3, r7, r0
 8015230:	781b      	ldrb	r3, [r3, #0]
 8015232:	2b2a      	cmp	r3, #42	@ 0x2a
 8015234:	d10c      	bne.n	8015250 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	2103      	movs	r1, #3
 801523a:	0018      	movs	r0, r3
 801523c:	f000 fabe 	bl	80157bc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8015240:	687b      	ldr	r3, [r7, #4]
 8015242:	2241      	movs	r2, #65	@ 0x41
 8015244:	2128      	movs	r1, #40	@ 0x28
 8015246:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	4a63      	ldr	r2, [pc, #396]	@ (80153d8 <I2C_ITError+0x1f0>)
 801524c:	635a      	str	r2, [r3, #52]	@ 0x34
 801524e:	e032      	b.n	80152b6 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8015250:	4a62      	ldr	r2, [pc, #392]	@ (80153dc <I2C_ITError+0x1f4>)
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	0011      	movs	r1, r2
 8015256:	0018      	movs	r0, r3
 8015258:	f000 fab0 	bl	80157bc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	0018      	movs	r0, r3
 8015260:	f000 f8ed 	bl	801543e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	2241      	movs	r2, #65	@ 0x41
 8015268:	5c9b      	ldrb	r3, [r3, r2]
 801526a:	b2db      	uxtb	r3, r3
 801526c:	2b60      	cmp	r3, #96	@ 0x60
 801526e:	d01f      	beq.n	80152b0 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	2241      	movs	r2, #65	@ 0x41
 8015274:	2120      	movs	r1, #32
 8015276:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	681b      	ldr	r3, [r3, #0]
 801527c:	699b      	ldr	r3, [r3, #24]
 801527e:	2220      	movs	r2, #32
 8015280:	4013      	ands	r3, r2
 8015282:	2b20      	cmp	r3, #32
 8015284:	d114      	bne.n	80152b0 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	681b      	ldr	r3, [r3, #0]
 801528a:	699b      	ldr	r3, [r3, #24]
 801528c:	2210      	movs	r2, #16
 801528e:	4013      	ands	r3, r2
 8015290:	2b10      	cmp	r3, #16
 8015292:	d109      	bne.n	80152a8 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	681b      	ldr	r3, [r3, #0]
 8015298:	2210      	movs	r2, #16
 801529a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80152a0:	2204      	movs	r2, #4
 80152a2:	431a      	orrs	r2, r3
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	681b      	ldr	r3, [r3, #0]
 80152ac:	2220      	movs	r2, #32
 80152ae:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	2200      	movs	r2, #0
 80152b4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80152ba:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d03b      	beq.n	801533c <I2C_ITError+0x154>
 80152c4:	68bb      	ldr	r3, [r7, #8]
 80152c6:	2b11      	cmp	r3, #17
 80152c8:	d002      	beq.n	80152d0 <I2C_ITError+0xe8>
 80152ca:	68bb      	ldr	r3, [r7, #8]
 80152cc:	2b21      	cmp	r3, #33	@ 0x21
 80152ce:	d135      	bne.n	801533c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	681a      	ldr	r2, [r3, #0]
 80152d6:	2380      	movs	r3, #128	@ 0x80
 80152d8:	01db      	lsls	r3, r3, #7
 80152da:	401a      	ands	r2, r3
 80152dc:	2380      	movs	r3, #128	@ 0x80
 80152de:	01db      	lsls	r3, r3, #7
 80152e0:	429a      	cmp	r2, r3
 80152e2:	d107      	bne.n	80152f4 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	681b      	ldr	r3, [r3, #0]
 80152e8:	681a      	ldr	r2, [r3, #0]
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	493c      	ldr	r1, [pc, #240]	@ (80153e0 <I2C_ITError+0x1f8>)
 80152f0:	400a      	ands	r2, r1
 80152f2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152f8:	0018      	movs	r0, r3
 80152fa:	f7fd fcef 	bl	8012cdc <HAL_DMA_GetState>
 80152fe:	0003      	movs	r3, r0
 8015300:	2b01      	cmp	r3, #1
 8015302:	d016      	beq.n	8015332 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015308:	4a36      	ldr	r2, [pc, #216]	@ (80153e4 <I2C_ITError+0x1fc>)
 801530a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	2240      	movs	r2, #64	@ 0x40
 8015310:	2100      	movs	r1, #0
 8015312:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015318:	0018      	movs	r0, r3
 801531a:	f7fd fbb3 	bl	8012a84 <HAL_DMA_Abort_IT>
 801531e:	1e03      	subs	r3, r0, #0
 8015320:	d051      	beq.n	80153c6 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015326:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801532c:	0018      	movs	r0, r3
 801532e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8015330:	e049      	b.n	80153c6 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	0018      	movs	r0, r3
 8015336:	f000 f859 	bl	80153ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 801533a:	e044      	b.n	80153c6 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 801533c:	687b      	ldr	r3, [r7, #4]
 801533e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015340:	2b00      	cmp	r3, #0
 8015342:	d03b      	beq.n	80153bc <I2C_ITError+0x1d4>
 8015344:	68bb      	ldr	r3, [r7, #8]
 8015346:	2b12      	cmp	r3, #18
 8015348:	d002      	beq.n	8015350 <I2C_ITError+0x168>
 801534a:	68bb      	ldr	r3, [r7, #8]
 801534c:	2b22      	cmp	r3, #34	@ 0x22
 801534e:	d135      	bne.n	80153bc <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	681b      	ldr	r3, [r3, #0]
 8015354:	681a      	ldr	r2, [r3, #0]
 8015356:	2380      	movs	r3, #128	@ 0x80
 8015358:	021b      	lsls	r3, r3, #8
 801535a:	401a      	ands	r2, r3
 801535c:	2380      	movs	r3, #128	@ 0x80
 801535e:	021b      	lsls	r3, r3, #8
 8015360:	429a      	cmp	r2, r3
 8015362:	d107      	bne.n	8015374 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	681a      	ldr	r2, [r3, #0]
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	491e      	ldr	r1, [pc, #120]	@ (80153e8 <I2C_ITError+0x200>)
 8015370:	400a      	ands	r2, r1
 8015372:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015378:	0018      	movs	r0, r3
 801537a:	f7fd fcaf 	bl	8012cdc <HAL_DMA_GetState>
 801537e:	0003      	movs	r3, r0
 8015380:	2b01      	cmp	r3, #1
 8015382:	d016      	beq.n	80153b2 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015388:	4a16      	ldr	r2, [pc, #88]	@ (80153e4 <I2C_ITError+0x1fc>)
 801538a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	2240      	movs	r2, #64	@ 0x40
 8015390:	2100      	movs	r1, #0
 8015392:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015398:	0018      	movs	r0, r3
 801539a:	f7fd fb73 	bl	8012a84 <HAL_DMA_Abort_IT>
 801539e:	1e03      	subs	r3, r0, #0
 80153a0:	d013      	beq.n	80153ca <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80153a2:	687b      	ldr	r3, [r7, #4]
 80153a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80153a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80153ac:	0018      	movs	r0, r3
 80153ae:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80153b0:	e00b      	b.n	80153ca <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	0018      	movs	r0, r3
 80153b6:	f000 f819 	bl	80153ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80153ba:	e006      	b.n	80153ca <I2C_ITError+0x1e2>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	0018      	movs	r0, r3
 80153c0:	f000 f814 	bl	80153ec <I2C_TreatErrorCallback>
  }
}
 80153c4:	e002      	b.n	80153cc <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80153c6:	46c0      	nop			@ (mov r8, r8)
 80153c8:	e000      	b.n	80153cc <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80153ca:	46c0      	nop			@ (mov r8, r8)
}
 80153cc:	46c0      	nop			@ (mov r8, r8)
 80153ce:	46bd      	mov	sp, r7
 80153d0:	b004      	add	sp, #16
 80153d2:	bd80      	pop	{r7, pc}
 80153d4:	ffff0000 	.word	0xffff0000
 80153d8:	08014129 	.word	0x08014129
 80153dc:	00008003 	.word	0x00008003
 80153e0:	ffffbfff 	.word	0xffffbfff
 80153e4:	080155f7 	.word	0x080155f7
 80153e8:	ffff7fff 	.word	0xffff7fff

080153ec <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80153ec:	b580      	push	{r7, lr}
 80153ee:	b082      	sub	sp, #8
 80153f0:	af00      	add	r7, sp, #0
 80153f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	2241      	movs	r2, #65	@ 0x41
 80153f8:	5c9b      	ldrb	r3, [r3, r2]
 80153fa:	b2db      	uxtb	r3, r3
 80153fc:	2b60      	cmp	r3, #96	@ 0x60
 80153fe:	d10f      	bne.n	8015420 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	2241      	movs	r2, #65	@ 0x41
 8015404:	2120      	movs	r1, #32
 8015406:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	2200      	movs	r2, #0
 801540c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	2240      	movs	r2, #64	@ 0x40
 8015412:	2100      	movs	r1, #0
 8015414:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	0018      	movs	r0, r3
 801541a:	f7fe fd2f 	bl	8013e7c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 801541e:	e00a      	b.n	8015436 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	2200      	movs	r2, #0
 8015424:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	2240      	movs	r2, #64	@ 0x40
 801542a:	2100      	movs	r1, #0
 801542c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	0018      	movs	r0, r3
 8015432:	f7fe fd1b 	bl	8013e6c <HAL_I2C_ErrorCallback>
}
 8015436:	46c0      	nop			@ (mov r8, r8)
 8015438:	46bd      	mov	sp, r7
 801543a:	b002      	add	sp, #8
 801543c:	bd80      	pop	{r7, pc}

0801543e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 801543e:	b580      	push	{r7, lr}
 8015440:	b082      	sub	sp, #8
 8015442:	af00      	add	r7, sp, #0
 8015444:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	681b      	ldr	r3, [r3, #0]
 801544a:	699b      	ldr	r3, [r3, #24]
 801544c:	2202      	movs	r2, #2
 801544e:	4013      	ands	r3, r2
 8015450:	2b02      	cmp	r3, #2
 8015452:	d103      	bne.n	801545c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	681b      	ldr	r3, [r3, #0]
 8015458:	2200      	movs	r2, #0
 801545a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	681b      	ldr	r3, [r3, #0]
 8015460:	699b      	ldr	r3, [r3, #24]
 8015462:	2201      	movs	r2, #1
 8015464:	4013      	ands	r3, r2
 8015466:	2b01      	cmp	r3, #1
 8015468:	d007      	beq.n	801547a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	699a      	ldr	r2, [r3, #24]
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	2101      	movs	r1, #1
 8015476:	430a      	orrs	r2, r1
 8015478:	619a      	str	r2, [r3, #24]
  }
}
 801547a:	46c0      	nop			@ (mov r8, r8)
 801547c:	46bd      	mov	sp, r7
 801547e:	b002      	add	sp, #8
 8015480:	bd80      	pop	{r7, pc}
	...

08015484 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8015484:	b580      	push	{r7, lr}
 8015486:	b084      	sub	sp, #16
 8015488:	af00      	add	r7, sp, #0
 801548a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015490:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	681b      	ldr	r3, [r3, #0]
 8015496:	681a      	ldr	r2, [r3, #0]
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	681b      	ldr	r3, [r3, #0]
 801549c:	4920      	ldr	r1, [pc, #128]	@ (8015520 <I2C_DMAMasterTransmitCplt+0x9c>)
 801549e:	400a      	ands	r2, r1
 80154a0:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80154a6:	b29b      	uxth	r3, r3
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	d105      	bne.n	80154b8 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80154ac:	68fb      	ldr	r3, [r7, #12]
 80154ae:	2120      	movs	r1, #32
 80154b0:	0018      	movs	r0, r3
 80154b2:	f000 f8f9 	bl	80156a8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80154b6:	e02e      	b.n	8015516 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80154b8:	68fb      	ldr	r3, [r7, #12]
 80154ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154bc:	68fa      	ldr	r2, [r7, #12]
 80154be:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80154c0:	189a      	adds	r2, r3, r2
 80154c2:	68fb      	ldr	r3, [r7, #12]
 80154c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80154c6:	68fb      	ldr	r3, [r7, #12]
 80154c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80154ca:	b29b      	uxth	r3, r3
 80154cc:	2bff      	cmp	r3, #255	@ 0xff
 80154ce:	d903      	bls.n	80154d8 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	22ff      	movs	r2, #255	@ 0xff
 80154d4:	851a      	strh	r2, [r3, #40]	@ 0x28
 80154d6:	e004      	b.n	80154e2 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 80154d8:	68fb      	ldr	r3, [r7, #12]
 80154da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80154dc:	b29a      	uxth	r2, r3
 80154de:	68fb      	ldr	r3, [r7, #12]
 80154e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80154e2:	68fb      	ldr	r3, [r7, #12]
 80154e4:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154ea:	0019      	movs	r1, r3
 80154ec:	68fb      	ldr	r3, [r7, #12]
 80154ee:	681b      	ldr	r3, [r3, #0]
 80154f0:	3328      	adds	r3, #40	@ 0x28
 80154f2:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80154f8:	f7fd f9de 	bl	80128b8 <HAL_DMA_Start_IT>
 80154fc:	1e03      	subs	r3, r0, #0
 80154fe:	d005      	beq.n	801550c <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8015500:	68fb      	ldr	r3, [r7, #12]
 8015502:	2110      	movs	r1, #16
 8015504:	0018      	movs	r0, r3
 8015506:	f7ff fe6f 	bl	80151e8 <I2C_ITError>
}
 801550a:	e004      	b.n	8015516 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	2140      	movs	r1, #64	@ 0x40
 8015510:	0018      	movs	r0, r3
 8015512:	f000 f8c9 	bl	80156a8 <I2C_Enable_IRQ>
}
 8015516:	46c0      	nop			@ (mov r8, r8)
 8015518:	46bd      	mov	sp, r7
 801551a:	b004      	add	sp, #16
 801551c:	bd80      	pop	{r7, pc}
 801551e:	46c0      	nop			@ (mov r8, r8)
 8015520:	ffffbfff 	.word	0xffffbfff

08015524 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8015524:	b580      	push	{r7, lr}
 8015526:	b084      	sub	sp, #16
 8015528:	af00      	add	r7, sp, #0
 801552a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015530:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8015532:	68fb      	ldr	r3, [r7, #12]
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	681a      	ldr	r2, [r3, #0]
 8015538:	68fb      	ldr	r3, [r7, #12]
 801553a:	681b      	ldr	r3, [r3, #0]
 801553c:	4920      	ldr	r1, [pc, #128]	@ (80155c0 <I2C_DMAMasterReceiveCplt+0x9c>)
 801553e:	400a      	ands	r2, r1
 8015540:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8015546:	b29b      	uxth	r3, r3
 8015548:	2b00      	cmp	r3, #0
 801554a:	d105      	bne.n	8015558 <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	2120      	movs	r1, #32
 8015550:	0018      	movs	r0, r3
 8015552:	f000 f8a9 	bl	80156a8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8015556:	e02e      	b.n	80155b6 <I2C_DMAMasterReceiveCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801555c:	68fa      	ldr	r2, [r7, #12]
 801555e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8015560:	189a      	adds	r2, r3, r2
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801556a:	b29b      	uxth	r3, r3
 801556c:	2bff      	cmp	r3, #255	@ 0xff
 801556e:	d903      	bls.n	8015578 <I2C_DMAMasterReceiveCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8015570:	68fb      	ldr	r3, [r7, #12]
 8015572:	22ff      	movs	r2, #255	@ 0xff
 8015574:	851a      	strh	r2, [r3, #40]	@ 0x28
 8015576:	e004      	b.n	8015582 <I2C_DMAMasterReceiveCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8015578:	68fb      	ldr	r3, [r7, #12]
 801557a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801557c:	b29a      	uxth	r2, r3
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	3324      	adds	r3, #36	@ 0x24
 801558c:	0019      	movs	r1, r3
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015592:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8015594:	68fb      	ldr	r3, [r7, #12]
 8015596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8015598:	f7fd f98e 	bl	80128b8 <HAL_DMA_Start_IT>
 801559c:	1e03      	subs	r3, r0, #0
 801559e:	d005      	beq.n	80155ac <I2C_DMAMasterReceiveCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80155a0:	68fb      	ldr	r3, [r7, #12]
 80155a2:	2110      	movs	r1, #16
 80155a4:	0018      	movs	r0, r3
 80155a6:	f7ff fe1f 	bl	80151e8 <I2C_ITError>
}
 80155aa:	e004      	b.n	80155b6 <I2C_DMAMasterReceiveCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80155ac:	68fb      	ldr	r3, [r7, #12]
 80155ae:	2140      	movs	r1, #64	@ 0x40
 80155b0:	0018      	movs	r0, r3
 80155b2:	f000 f879 	bl	80156a8 <I2C_Enable_IRQ>
}
 80155b6:	46c0      	nop			@ (mov r8, r8)
 80155b8:	46bd      	mov	sp, r7
 80155ba:	b004      	add	sp, #16
 80155bc:	bd80      	pop	{r7, pc}
 80155be:	46c0      	nop			@ (mov r8, r8)
 80155c0:	ffff7fff 	.word	0xffff7fff

080155c4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80155c4:	b580      	push	{r7, lr}
 80155c6:	b084      	sub	sp, #16
 80155c8:	af00      	add	r7, sp, #0
 80155ca:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80155d0:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80155d2:	68fb      	ldr	r3, [r7, #12]
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	685a      	ldr	r2, [r3, #4]
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	2180      	movs	r1, #128	@ 0x80
 80155de:	0209      	lsls	r1, r1, #8
 80155e0:	430a      	orrs	r2, r1
 80155e2:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	2110      	movs	r1, #16
 80155e8:	0018      	movs	r0, r3
 80155ea:	f7ff fdfd 	bl	80151e8 <I2C_ITError>
}
 80155ee:	46c0      	nop			@ (mov r8, r8)
 80155f0:	46bd      	mov	sp, r7
 80155f2:	b004      	add	sp, #16
 80155f4:	bd80      	pop	{r7, pc}

080155f6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80155f6:	b580      	push	{r7, lr}
 80155f8:	b084      	sub	sp, #16
 80155fa:	af00      	add	r7, sp, #0
 80155fc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015602:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015608:	2b00      	cmp	r3, #0
 801560a:	d003      	beq.n	8015614 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 801560c:	68fb      	ldr	r3, [r7, #12]
 801560e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015610:	2200      	movs	r2, #0
 8015612:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8015614:	68fb      	ldr	r3, [r7, #12]
 8015616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015618:	2b00      	cmp	r3, #0
 801561a:	d003      	beq.n	8015624 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 801561c:	68fb      	ldr	r3, [r7, #12]
 801561e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015620:	2200      	movs	r2, #0
 8015622:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8015624:	68fb      	ldr	r3, [r7, #12]
 8015626:	0018      	movs	r0, r3
 8015628:	f7ff fee0 	bl	80153ec <I2C_TreatErrorCallback>
}
 801562c:	46c0      	nop			@ (mov r8, r8)
 801562e:	46bd      	mov	sp, r7
 8015630:	b004      	add	sp, #16
 8015632:	bd80      	pop	{r7, pc}

08015634 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8015634:	b590      	push	{r4, r7, lr}
 8015636:	b087      	sub	sp, #28
 8015638:	af00      	add	r7, sp, #0
 801563a:	60f8      	str	r0, [r7, #12]
 801563c:	0008      	movs	r0, r1
 801563e:	0011      	movs	r1, r2
 8015640:	607b      	str	r3, [r7, #4]
 8015642:	240a      	movs	r4, #10
 8015644:	193b      	adds	r3, r7, r4
 8015646:	1c02      	adds	r2, r0, #0
 8015648:	801a      	strh	r2, [r3, #0]
 801564a:	2009      	movs	r0, #9
 801564c:	183b      	adds	r3, r7, r0
 801564e:	1c0a      	adds	r2, r1, #0
 8015650:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8015652:	193b      	adds	r3, r7, r4
 8015654:	881b      	ldrh	r3, [r3, #0]
 8015656:	059b      	lsls	r3, r3, #22
 8015658:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 801565a:	183b      	adds	r3, r7, r0
 801565c:	781b      	ldrb	r3, [r3, #0]
 801565e:	0419      	lsls	r1, r3, #16
 8015660:	23ff      	movs	r3, #255	@ 0xff
 8015662:	041b      	lsls	r3, r3, #16
 8015664:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8015666:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801566c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801566e:	4313      	orrs	r3, r2
 8015670:	005b      	lsls	r3, r3, #1
 8015672:	085b      	lsrs	r3, r3, #1
 8015674:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	681b      	ldr	r3, [r3, #0]
 801567a:	685b      	ldr	r3, [r3, #4]
 801567c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801567e:	0d51      	lsrs	r1, r2, #21
 8015680:	2280      	movs	r2, #128	@ 0x80
 8015682:	00d2      	lsls	r2, r2, #3
 8015684:	400a      	ands	r2, r1
 8015686:	4907      	ldr	r1, [pc, #28]	@ (80156a4 <I2C_TransferConfig+0x70>)
 8015688:	430a      	orrs	r2, r1
 801568a:	43d2      	mvns	r2, r2
 801568c:	401a      	ands	r2, r3
 801568e:	0011      	movs	r1, r2
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	681b      	ldr	r3, [r3, #0]
 8015694:	697a      	ldr	r2, [r7, #20]
 8015696:	430a      	orrs	r2, r1
 8015698:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 801569a:	46c0      	nop			@ (mov r8, r8)
 801569c:	46bd      	mov	sp, r7
 801569e:	b007      	add	sp, #28
 80156a0:	bd90      	pop	{r4, r7, pc}
 80156a2:	46c0      	nop			@ (mov r8, r8)
 80156a4:	03ff63ff 	.word	0x03ff63ff

080156a8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80156a8:	b580      	push	{r7, lr}
 80156aa:	b084      	sub	sp, #16
 80156ac:	af00      	add	r7, sp, #0
 80156ae:	6078      	str	r0, [r7, #4]
 80156b0:	000a      	movs	r2, r1
 80156b2:	1cbb      	adds	r3, r7, #2
 80156b4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80156b6:	2300      	movs	r3, #0
 80156b8:	60fb      	str	r3, [r7, #12]

#if defined(HAL_DMA_MODULE_ENABLED)
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80156be:	4b3c      	ldr	r3, [pc, #240]	@ (80157b0 <I2C_Enable_IRQ+0x108>)
 80156c0:	429a      	cmp	r2, r3
 80156c2:	d035      	beq.n	8015730 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80156c8:	4b3a      	ldr	r3, [pc, #232]	@ (80157b4 <I2C_Enable_IRQ+0x10c>)
 80156ca:	429a      	cmp	r2, r3
 80156cc:	d030      	beq.n	8015730 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80156d2:	4b39      	ldr	r3, [pc, #228]	@ (80157b8 <I2C_Enable_IRQ+0x110>)
 80156d4:	429a      	cmp	r2, r3
 80156d6:	d02b      	beq.n	8015730 <I2C_Enable_IRQ+0x88>
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80156d8:	1cbb      	adds	r3, r7, #2
 80156da:	2200      	movs	r2, #0
 80156dc:	5e9b      	ldrsh	r3, [r3, r2]
 80156de:	2b00      	cmp	r3, #0
 80156e0:	da03      	bge.n	80156ea <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80156e2:	68fb      	ldr	r3, [r7, #12]
 80156e4:	22b8      	movs	r2, #184	@ 0xb8
 80156e6:	4313      	orrs	r3, r2
 80156e8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80156ea:	1cbb      	adds	r3, r7, #2
 80156ec:	881b      	ldrh	r3, [r3, #0]
 80156ee:	2201      	movs	r2, #1
 80156f0:	4013      	ands	r3, r2
 80156f2:	d003      	beq.n	80156fc <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80156f4:	68fb      	ldr	r3, [r7, #12]
 80156f6:	22f2      	movs	r2, #242	@ 0xf2
 80156f8:	4313      	orrs	r3, r2
 80156fa:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80156fc:	1cbb      	adds	r3, r7, #2
 80156fe:	881b      	ldrh	r3, [r3, #0]
 8015700:	2202      	movs	r2, #2
 8015702:	4013      	ands	r3, r2
 8015704:	d003      	beq.n	801570e <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	22f4      	movs	r2, #244	@ 0xf4
 801570a:	4313      	orrs	r3, r2
 801570c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 801570e:	1cbb      	adds	r3, r7, #2
 8015710:	881b      	ldrh	r3, [r3, #0]
 8015712:	2b10      	cmp	r3, #16
 8015714:	d103      	bne.n	801571e <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8015716:	68fb      	ldr	r3, [r7, #12]
 8015718:	2290      	movs	r2, #144	@ 0x90
 801571a:	4313      	orrs	r3, r2
 801571c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 801571e:	1cbb      	adds	r3, r7, #2
 8015720:	881b      	ldrh	r3, [r3, #0]
 8015722:	2b20      	cmp	r3, #32
 8015724:	d137      	bne.n	8015796 <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8015726:	68fb      	ldr	r3, [r7, #12]
 8015728:	2220      	movs	r2, #32
 801572a:	4313      	orrs	r3, r2
 801572c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 801572e:	e032      	b.n	8015796 <I2C_Enable_IRQ+0xee>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8015730:	1cbb      	adds	r3, r7, #2
 8015732:	2200      	movs	r2, #0
 8015734:	5e9b      	ldrsh	r3, [r3, r2]
 8015736:	2b00      	cmp	r3, #0
 8015738:	da03      	bge.n	8015742 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 801573a:	68fb      	ldr	r3, [r7, #12]
 801573c:	22b8      	movs	r2, #184	@ 0xb8
 801573e:	4313      	orrs	r3, r2
 8015740:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8015742:	1cbb      	adds	r3, r7, #2
 8015744:	881b      	ldrh	r3, [r3, #0]
 8015746:	2201      	movs	r2, #1
 8015748:	4013      	ands	r3, r2
 801574a:	d003      	beq.n	8015754 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	22f2      	movs	r2, #242	@ 0xf2
 8015750:	4313      	orrs	r3, r2
 8015752:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8015754:	1cbb      	adds	r3, r7, #2
 8015756:	881b      	ldrh	r3, [r3, #0]
 8015758:	2202      	movs	r2, #2
 801575a:	4013      	ands	r3, r2
 801575c:	d003      	beq.n	8015766 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	22f4      	movs	r2, #244	@ 0xf4
 8015762:	4313      	orrs	r3, r2
 8015764:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8015766:	1cbb      	adds	r3, r7, #2
 8015768:	881b      	ldrh	r3, [r3, #0]
 801576a:	2b10      	cmp	r3, #16
 801576c:	d103      	bne.n	8015776 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 801576e:	68fb      	ldr	r3, [r7, #12]
 8015770:	2290      	movs	r2, #144	@ 0x90
 8015772:	4313      	orrs	r3, r2
 8015774:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8015776:	1cbb      	adds	r3, r7, #2
 8015778:	881b      	ldrh	r3, [r3, #0]
 801577a:	2b20      	cmp	r3, #32
 801577c:	d103      	bne.n	8015786 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 801577e:	68fb      	ldr	r3, [r7, #12]
 8015780:	2260      	movs	r2, #96	@ 0x60
 8015782:	4313      	orrs	r3, r2
 8015784:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8015786:	1cbb      	adds	r3, r7, #2
 8015788:	881b      	ldrh	r3, [r3, #0]
 801578a:	2b40      	cmp	r3, #64	@ 0x40
 801578c:	d103      	bne.n	8015796 <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 801578e:	68fb      	ldr	r3, [r7, #12]
 8015790:	2240      	movs	r2, #64	@ 0x40
 8015792:	4313      	orrs	r3, r2
 8015794:	60fb      	str	r3, [r7, #12]
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8015796:	687b      	ldr	r3, [r7, #4]
 8015798:	681b      	ldr	r3, [r3, #0]
 801579a:	6819      	ldr	r1, [r3, #0]
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	681b      	ldr	r3, [r3, #0]
 80157a0:	68fa      	ldr	r2, [r7, #12]
 80157a2:	430a      	orrs	r2, r1
 80157a4:	601a      	str	r2, [r3, #0]
}
 80157a6:	46c0      	nop			@ (mov r8, r8)
 80157a8:	46bd      	mov	sp, r7
 80157aa:	b004      	add	sp, #16
 80157ac:	bd80      	pop	{r7, pc}
 80157ae:	46c0      	nop			@ (mov r8, r8)
 80157b0:	08014351 	.word	0x08014351
 80157b4:	080147e9 	.word	0x080147e9
 80157b8:	08014569 	.word	0x08014569

080157bc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80157bc:	b580      	push	{r7, lr}
 80157be:	b084      	sub	sp, #16
 80157c0:	af00      	add	r7, sp, #0
 80157c2:	6078      	str	r0, [r7, #4]
 80157c4:	000a      	movs	r2, r1
 80157c6:	1cbb      	adds	r3, r7, #2
 80157c8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80157ca:	2300      	movs	r3, #0
 80157cc:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80157ce:	1cbb      	adds	r3, r7, #2
 80157d0:	881b      	ldrh	r3, [r3, #0]
 80157d2:	2201      	movs	r2, #1
 80157d4:	4013      	ands	r3, r2
 80157d6:	d010      	beq.n	80157fa <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80157d8:	68fb      	ldr	r3, [r7, #12]
 80157da:	2242      	movs	r2, #66	@ 0x42
 80157dc:	4313      	orrs	r3, r2
 80157de:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	2241      	movs	r2, #65	@ 0x41
 80157e4:	5c9b      	ldrb	r3, [r3, r2]
 80157e6:	b2db      	uxtb	r3, r3
 80157e8:	001a      	movs	r2, r3
 80157ea:	2328      	movs	r3, #40	@ 0x28
 80157ec:	4013      	ands	r3, r2
 80157ee:	2b28      	cmp	r3, #40	@ 0x28
 80157f0:	d003      	beq.n	80157fa <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	22b0      	movs	r2, #176	@ 0xb0
 80157f6:	4313      	orrs	r3, r2
 80157f8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80157fa:	1cbb      	adds	r3, r7, #2
 80157fc:	881b      	ldrh	r3, [r3, #0]
 80157fe:	2202      	movs	r2, #2
 8015800:	4013      	ands	r3, r2
 8015802:	d010      	beq.n	8015826 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8015804:	68fb      	ldr	r3, [r7, #12]
 8015806:	2244      	movs	r2, #68	@ 0x44
 8015808:	4313      	orrs	r3, r2
 801580a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 801580c:	687b      	ldr	r3, [r7, #4]
 801580e:	2241      	movs	r2, #65	@ 0x41
 8015810:	5c9b      	ldrb	r3, [r3, r2]
 8015812:	b2db      	uxtb	r3, r3
 8015814:	001a      	movs	r2, r3
 8015816:	2328      	movs	r3, #40	@ 0x28
 8015818:	4013      	ands	r3, r2
 801581a:	2b28      	cmp	r3, #40	@ 0x28
 801581c:	d003      	beq.n	8015826 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 801581e:	68fb      	ldr	r3, [r7, #12]
 8015820:	22b0      	movs	r2, #176	@ 0xb0
 8015822:	4313      	orrs	r3, r2
 8015824:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8015826:	1cbb      	adds	r3, r7, #2
 8015828:	2200      	movs	r2, #0
 801582a:	5e9b      	ldrsh	r3, [r3, r2]
 801582c:	2b00      	cmp	r3, #0
 801582e:	da03      	bge.n	8015838 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8015830:	68fb      	ldr	r3, [r7, #12]
 8015832:	22b8      	movs	r2, #184	@ 0xb8
 8015834:	4313      	orrs	r3, r2
 8015836:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8015838:	1cbb      	adds	r3, r7, #2
 801583a:	881b      	ldrh	r3, [r3, #0]
 801583c:	2b10      	cmp	r3, #16
 801583e:	d103      	bne.n	8015848 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	2290      	movs	r2, #144	@ 0x90
 8015844:	4313      	orrs	r3, r2
 8015846:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8015848:	1cbb      	adds	r3, r7, #2
 801584a:	881b      	ldrh	r3, [r3, #0]
 801584c:	2b20      	cmp	r3, #32
 801584e:	d103      	bne.n	8015858 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8015850:	68fb      	ldr	r3, [r7, #12]
 8015852:	2220      	movs	r2, #32
 8015854:	4313      	orrs	r3, r2
 8015856:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8015858:	1cbb      	adds	r3, r7, #2
 801585a:	881b      	ldrh	r3, [r3, #0]
 801585c:	2b40      	cmp	r3, #64	@ 0x40
 801585e:	d103      	bne.n	8015868 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8015860:	68fb      	ldr	r3, [r7, #12]
 8015862:	2240      	movs	r2, #64	@ 0x40
 8015864:	4313      	orrs	r3, r2
 8015866:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	681b      	ldr	r3, [r3, #0]
 801586c:	681a      	ldr	r2, [r3, #0]
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	43d9      	mvns	r1, r3
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	400a      	ands	r2, r1
 8015878:	601a      	str	r2, [r3, #0]
}
 801587a:	46c0      	nop			@ (mov r8, r8)
 801587c:	46bd      	mov	sp, r7
 801587e:	b004      	add	sp, #16
 8015880:	bd80      	pop	{r7, pc}
	...

08015884 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8015884:	b580      	push	{r7, lr}
 8015886:	b082      	sub	sp, #8
 8015888:	af00      	add	r7, sp, #0
 801588a:	6078      	str	r0, [r7, #4]
 801588c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	2241      	movs	r2, #65	@ 0x41
 8015892:	5c9b      	ldrb	r3, [r3, r2]
 8015894:	b2db      	uxtb	r3, r3
 8015896:	2b20      	cmp	r3, #32
 8015898:	d138      	bne.n	801590c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	2240      	movs	r2, #64	@ 0x40
 801589e:	5c9b      	ldrb	r3, [r3, r2]
 80158a0:	2b01      	cmp	r3, #1
 80158a2:	d101      	bne.n	80158a8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80158a4:	2302      	movs	r3, #2
 80158a6:	e032      	b.n	801590e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	2240      	movs	r2, #64	@ 0x40
 80158ac:	2101      	movs	r1, #1
 80158ae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	2241      	movs	r2, #65	@ 0x41
 80158b4:	2124      	movs	r1, #36	@ 0x24
 80158b6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	681b      	ldr	r3, [r3, #0]
 80158bc:	681a      	ldr	r2, [r3, #0]
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	2101      	movs	r1, #1
 80158c4:	438a      	bics	r2, r1
 80158c6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	681a      	ldr	r2, [r3, #0]
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	4911      	ldr	r1, [pc, #68]	@ (8015918 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80158d4:	400a      	ands	r2, r1
 80158d6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	6819      	ldr	r1, [r3, #0]
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	681b      	ldr	r3, [r3, #0]
 80158e2:	683a      	ldr	r2, [r7, #0]
 80158e4:	430a      	orrs	r2, r1
 80158e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	681a      	ldr	r2, [r3, #0]
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	681b      	ldr	r3, [r3, #0]
 80158f2:	2101      	movs	r1, #1
 80158f4:	430a      	orrs	r2, r1
 80158f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	2241      	movs	r2, #65	@ 0x41
 80158fc:	2120      	movs	r1, #32
 80158fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	2240      	movs	r2, #64	@ 0x40
 8015904:	2100      	movs	r1, #0
 8015906:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8015908:	2300      	movs	r3, #0
 801590a:	e000      	b.n	801590e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801590c:	2302      	movs	r3, #2
  }
}
 801590e:	0018      	movs	r0, r3
 8015910:	46bd      	mov	sp, r7
 8015912:	b002      	add	sp, #8
 8015914:	bd80      	pop	{r7, pc}
 8015916:	46c0      	nop			@ (mov r8, r8)
 8015918:	ffffefff 	.word	0xffffefff

0801591c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 801591c:	b580      	push	{r7, lr}
 801591e:	b084      	sub	sp, #16
 8015920:	af00      	add	r7, sp, #0
 8015922:	6078      	str	r0, [r7, #4]
 8015924:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	2241      	movs	r2, #65	@ 0x41
 801592a:	5c9b      	ldrb	r3, [r3, r2]
 801592c:	b2db      	uxtb	r3, r3
 801592e:	2b20      	cmp	r3, #32
 8015930:	d139      	bne.n	80159a6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	2240      	movs	r2, #64	@ 0x40
 8015936:	5c9b      	ldrb	r3, [r3, r2]
 8015938:	2b01      	cmp	r3, #1
 801593a:	d101      	bne.n	8015940 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801593c:	2302      	movs	r3, #2
 801593e:	e033      	b.n	80159a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	2240      	movs	r2, #64	@ 0x40
 8015944:	2101      	movs	r1, #1
 8015946:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	2241      	movs	r2, #65	@ 0x41
 801594c:	2124      	movs	r1, #36	@ 0x24
 801594e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	681a      	ldr	r2, [r3, #0]
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	681b      	ldr	r3, [r3, #0]
 801595a:	2101      	movs	r1, #1
 801595c:	438a      	bics	r2, r1
 801595e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	4a11      	ldr	r2, [pc, #68]	@ (80159b0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 801596c:	4013      	ands	r3, r2
 801596e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8015970:	683b      	ldr	r3, [r7, #0]
 8015972:	021b      	lsls	r3, r3, #8
 8015974:	68fa      	ldr	r2, [r7, #12]
 8015976:	4313      	orrs	r3, r2
 8015978:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	68fa      	ldr	r2, [r7, #12]
 8015980:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	681a      	ldr	r2, [r3, #0]
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	681b      	ldr	r3, [r3, #0]
 801598c:	2101      	movs	r1, #1
 801598e:	430a      	orrs	r2, r1
 8015990:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	2241      	movs	r2, #65	@ 0x41
 8015996:	2120      	movs	r1, #32
 8015998:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	2240      	movs	r2, #64	@ 0x40
 801599e:	2100      	movs	r1, #0
 80159a0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80159a2:	2300      	movs	r3, #0
 80159a4:	e000      	b.n	80159a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80159a6:	2302      	movs	r3, #2
  }
}
 80159a8:	0018      	movs	r0, r3
 80159aa:	46bd      	mov	sp, r7
 80159ac:	b004      	add	sp, #16
 80159ae:	bd80      	pop	{r7, pc}
 80159b0:	fffff0ff 	.word	0xfffff0ff

080159b4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80159b4:	b580      	push	{r7, lr}
 80159b6:	b084      	sub	sp, #16
 80159b8:	af00      	add	r7, sp, #0
 80159ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d101      	bne.n	80159c6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80159c2:	2301      	movs	r3, #1
 80159c4:	e06d      	b.n	8015aa2 <HAL_IWDG_Init+0xee>

  /* Init the low level hardware */
  hiwdg->MspInitCallback(hiwdg);
#else
  /* Init the low level hardware */
  HAL_IWDG_MspInit(hiwdg);
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	0018      	movs	r0, r3
 80159ca:	f000 f875 	bl	8015ab8 <HAL_IWDG_MspInit>
#endif /* USE_HAL_IWDG_REGISTER_CALLBACKS */

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	681b      	ldr	r3, [r3, #0]
 80159d2:	4a36      	ldr	r2, [pc, #216]	@ (8015aac <HAL_IWDG_Init+0xf8>)
 80159d4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR, IWDG_WINR and EWCR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	4a35      	ldr	r2, [pc, #212]	@ (8015ab0 <HAL_IWDG_Init+0xfc>)
 80159dc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	681b      	ldr	r3, [r3, #0]
 80159e2:	687a      	ldr	r2, [r7, #4]
 80159e4:	6852      	ldr	r2, [r2, #4]
 80159e6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	681b      	ldr	r3, [r3, #0]
 80159ec:	687a      	ldr	r2, [r7, #4]
 80159ee:	6892      	ldr	r2, [r2, #8]
 80159f0:	609a      	str	r2, [r3, #8]

  /* Check Reload update flag, before performing any reload of the counter, else previous value
  will be taken. */
  tickstart = HAL_GetTick();
 80159f2:	f7fc fcc5 	bl	8012380 <HAL_GetTick>
 80159f6:	0003      	movs	r3, r0
 80159f8:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 80159fa:	e00e      	b.n	8015a1a <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80159fc:	f7fc fcc0 	bl	8012380 <HAL_GetTick>
 8015a00:	0002      	movs	r2, r0
 8015a02:	68fb      	ldr	r3, [r7, #12]
 8015a04:	1ad3      	subs	r3, r2, r3
 8015a06:	2b21      	cmp	r3, #33	@ 0x21
 8015a08:	d907      	bls.n	8015a1a <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	681b      	ldr	r3, [r3, #0]
 8015a0e:	68db      	ldr	r3, [r3, #12]
 8015a10:	2202      	movs	r2, #2
 8015a12:	4013      	ands	r3, r2
 8015a14:	d001      	beq.n	8015a1a <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8015a16:	2303      	movs	r3, #3
 8015a18:	e043      	b.n	8015aa2 <HAL_IWDG_Init+0xee>
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	681b      	ldr	r3, [r3, #0]
 8015a1e:	68db      	ldr	r3, [r3, #12]
 8015a20:	2202      	movs	r2, #2
 8015a22:	4013      	ands	r3, r2
 8015a24:	d1ea      	bne.n	80159fc <HAL_IWDG_Init+0x48>
      }
    }
  }

  if (hiwdg->Init.EWI == IWDG_EWI_DISABLE)
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	691b      	ldr	r3, [r3, #16]
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d105      	bne.n	8015a3a <HAL_IWDG_Init+0x86>
  {
    /* EWI comparator value equal 0, disable the early wakeup interrupt
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator to 0x00 */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIC;
 8015a2e:	687b      	ldr	r3, [r7, #4]
 8015a30:	681b      	ldr	r3, [r3, #0]
 8015a32:	2280      	movs	r2, #128	@ 0x80
 8015a34:	01d2      	lsls	r2, r2, #7
 8015a36:	615a      	str	r2, [r3, #20]
 8015a38:	e007      	b.n	8015a4a <HAL_IWDG_Init+0x96>
  else
  {
    /* EWI comparator value different from 0, enable the early wakeup interrupt,
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator value */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	691a      	ldr	r2, [r3, #16]
 8015a3e:	687b      	ldr	r3, [r7, #4]
 8015a40:	681b      	ldr	r3, [r3, #0]
 8015a42:	21c0      	movs	r1, #192	@ 0xc0
 8015a44:	0209      	lsls	r1, r1, #8
 8015a46:	430a      	orrs	r2, r1
 8015a48:	615a      	str	r2, [r3, #20]
  }

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8015a4a:	f7fc fc99 	bl	8012380 <HAL_GetTick>
 8015a4e:	0003      	movs	r3, r0
 8015a50:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8015a52:	e00e      	b.n	8015a72 <HAL_IWDG_Init+0xbe>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8015a54:	f7fc fc94 	bl	8012380 <HAL_GetTick>
 8015a58:	0002      	movs	r2, r0
 8015a5a:	68fb      	ldr	r3, [r7, #12]
 8015a5c:	1ad3      	subs	r3, r2, r3
 8015a5e:	2b21      	cmp	r3, #33	@ 0x21
 8015a60:	d907      	bls.n	8015a72 <HAL_IWDG_Init+0xbe>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	681b      	ldr	r3, [r3, #0]
 8015a66:	68db      	ldr	r3, [r3, #12]
 8015a68:	220f      	movs	r2, #15
 8015a6a:	4013      	ands	r3, r2
 8015a6c:	d001      	beq.n	8015a72 <HAL_IWDG_Init+0xbe>
      {
        return HAL_TIMEOUT;
 8015a6e:	2303      	movs	r3, #3
 8015a70:	e017      	b.n	8015aa2 <HAL_IWDG_Init+0xee>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	68db      	ldr	r3, [r3, #12]
 8015a78:	220f      	movs	r2, #15
 8015a7a:	4013      	ands	r3, r2
 8015a7c:	d1ea      	bne.n	8015a54 <HAL_IWDG_Init+0xa0>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	691a      	ldr	r2, [r3, #16]
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	68db      	ldr	r3, [r3, #12]
 8015a88:	429a      	cmp	r2, r3
 8015a8a:	d005      	beq.n	8015a98 <HAL_IWDG_Init+0xe4>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	687a      	ldr	r2, [r7, #4]
 8015a92:	68d2      	ldr	r2, [r2, #12]
 8015a94:	611a      	str	r2, [r3, #16]
 8015a96:	e003      	b.n	8015aa0 <HAL_IWDG_Init+0xec>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	4a05      	ldr	r2, [pc, #20]	@ (8015ab4 <HAL_IWDG_Init+0x100>)
 8015a9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8015aa0:	2300      	movs	r3, #0
}
 8015aa2:	0018      	movs	r0, r3
 8015aa4:	46bd      	mov	sp, r7
 8015aa6:	b004      	add	sp, #16
 8015aa8:	bd80      	pop	{r7, pc}
 8015aaa:	46c0      	nop			@ (mov r8, r8)
 8015aac:	0000cccc 	.word	0x0000cccc
 8015ab0:	00005555 	.word	0x00005555
 8015ab4:	0000aaaa 	.word	0x0000aaaa

08015ab8 <HAL_IWDG_MspInit>:
  *         to avoid multiple initialize when HAL_IWDG_Init function is called
  *         again to change parameters.
  * @retval None
  */
__weak void HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg)
{
 8015ab8:	b580      	push	{r7, lr}
 8015aba:	b082      	sub	sp, #8
 8015abc:	af00      	add	r7, sp, #0
 8015abe:	6078      	str	r0, [r7, #4]
  UNUSED(hiwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_IWDG_MspInit could be implemented in the user file
   */
}
 8015ac0:	46c0      	nop			@ (mov r8, r8)
 8015ac2:	46bd      	mov	sp, r7
 8015ac4:	b002      	add	sp, #8
 8015ac6:	bd80      	pop	{r7, pc}

08015ac8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8015ac8:	b580      	push	{r7, lr}
 8015aca:	b082      	sub	sp, #8
 8015acc:	af00      	add	r7, sp, #0
 8015ace:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	4a03      	ldr	r2, [pc, #12]	@ (8015ae4 <HAL_IWDG_Refresh+0x1c>)
 8015ad6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8015ad8:	2300      	movs	r3, #0
}
 8015ada:	0018      	movs	r0, r3
 8015adc:	46bd      	mov	sp, r7
 8015ade:	b002      	add	sp, #8
 8015ae0:	bd80      	pop	{r7, pc}
 8015ae2:	46c0      	nop			@ (mov r8, r8)
 8015ae4:	0000aaaa 	.word	0x0000aaaa

08015ae8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8015ae8:	b580      	push	{r7, lr}
 8015aea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8015aec:	4b04      	ldr	r3, [pc, #16]	@ (8015b00 <HAL_PWR_EnableBkUpAccess+0x18>)
 8015aee:	681a      	ldr	r2, [r3, #0]
 8015af0:	4b03      	ldr	r3, [pc, #12]	@ (8015b00 <HAL_PWR_EnableBkUpAccess+0x18>)
 8015af2:	2180      	movs	r1, #128	@ 0x80
 8015af4:	0049      	lsls	r1, r1, #1
 8015af6:	430a      	orrs	r2, r1
 8015af8:	601a      	str	r2, [r3, #0]
}
 8015afa:	46c0      	nop			@ (mov r8, r8)
 8015afc:	46bd      	mov	sp, r7
 8015afe:	bd80      	pop	{r7, pc}
 8015b00:	40007000 	.word	0x40007000

08015b04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8015b04:	b580      	push	{r7, lr}
 8015b06:	b084      	sub	sp, #16
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8015b0c:	687a      	ldr	r2, [r7, #4]
 8015b0e:	2380      	movs	r3, #128	@ 0x80
 8015b10:	009b      	lsls	r3, r3, #2
 8015b12:	429a      	cmp	r2, r3
 8015b14:	d137      	bne.n	8015b86 <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8015b16:	4b27      	ldr	r3, [pc, #156]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015b18:	681a      	ldr	r2, [r3, #0]
 8015b1a:	23c0      	movs	r3, #192	@ 0xc0
 8015b1c:	00db      	lsls	r3, r3, #3
 8015b1e:	401a      	ands	r2, r3
 8015b20:	2380      	movs	r3, #128	@ 0x80
 8015b22:	009b      	lsls	r3, r3, #2
 8015b24:	429a      	cmp	r2, r3
 8015b26:	d040      	beq.n	8015baa <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8015b28:	4b22      	ldr	r3, [pc, #136]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015b2a:	681b      	ldr	r3, [r3, #0]
 8015b2c:	4a22      	ldr	r2, [pc, #136]	@ (8015bb8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8015b2e:	401a      	ands	r2, r3
 8015b30:	4b20      	ldr	r3, [pc, #128]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015b32:	2180      	movs	r1, #128	@ 0x80
 8015b34:	0089      	lsls	r1, r1, #2
 8015b36:	430a      	orrs	r2, r1
 8015b38:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8015b3a:	4b20      	ldr	r3, [pc, #128]	@ (8015bbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8015b3c:	681b      	ldr	r3, [r3, #0]
 8015b3e:	2232      	movs	r2, #50	@ 0x32
 8015b40:	4353      	muls	r3, r2
 8015b42:	491f      	ldr	r1, [pc, #124]	@ (8015bc0 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8015b44:	0018      	movs	r0, r3
 8015b46:	f7ea fae7 	bl	8000118 <__udivsi3>
 8015b4a:	0003      	movs	r3, r0
 8015b4c:	3301      	adds	r3, #1
 8015b4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8015b50:	e002      	b.n	8015b58 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8015b52:	68fb      	ldr	r3, [r7, #12]
 8015b54:	3b01      	subs	r3, #1
 8015b56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8015b58:	4b16      	ldr	r3, [pc, #88]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015b5a:	695a      	ldr	r2, [r3, #20]
 8015b5c:	2380      	movs	r3, #128	@ 0x80
 8015b5e:	00db      	lsls	r3, r3, #3
 8015b60:	401a      	ands	r2, r3
 8015b62:	2380      	movs	r3, #128	@ 0x80
 8015b64:	00db      	lsls	r3, r3, #3
 8015b66:	429a      	cmp	r2, r3
 8015b68:	d102      	bne.n	8015b70 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8015b6a:	68fb      	ldr	r3, [r7, #12]
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	d1f0      	bne.n	8015b52 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8015b70:	4b10      	ldr	r3, [pc, #64]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015b72:	695a      	ldr	r2, [r3, #20]
 8015b74:	2380      	movs	r3, #128	@ 0x80
 8015b76:	00db      	lsls	r3, r3, #3
 8015b78:	401a      	ands	r2, r3
 8015b7a:	2380      	movs	r3, #128	@ 0x80
 8015b7c:	00db      	lsls	r3, r3, #3
 8015b7e:	429a      	cmp	r2, r3
 8015b80:	d113      	bne.n	8015baa <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8015b82:	2303      	movs	r3, #3
 8015b84:	e012      	b.n	8015bac <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8015b86:	4b0b      	ldr	r3, [pc, #44]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015b88:	681a      	ldr	r2, [r3, #0]
 8015b8a:	23c0      	movs	r3, #192	@ 0xc0
 8015b8c:	00db      	lsls	r3, r3, #3
 8015b8e:	401a      	ands	r2, r3
 8015b90:	2380      	movs	r3, #128	@ 0x80
 8015b92:	00db      	lsls	r3, r3, #3
 8015b94:	429a      	cmp	r2, r3
 8015b96:	d008      	beq.n	8015baa <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8015b98:	4b06      	ldr	r3, [pc, #24]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	4a06      	ldr	r2, [pc, #24]	@ (8015bb8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8015b9e:	401a      	ands	r2, r3
 8015ba0:	4b04      	ldr	r3, [pc, #16]	@ (8015bb4 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015ba2:	2180      	movs	r1, #128	@ 0x80
 8015ba4:	00c9      	lsls	r1, r1, #3
 8015ba6:	430a      	orrs	r2, r1
 8015ba8:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8015baa:	2300      	movs	r3, #0
}
 8015bac:	0018      	movs	r0, r3
 8015bae:	46bd      	mov	sp, r7
 8015bb0:	b004      	add	sp, #16
 8015bb2:	bd80      	pop	{r7, pc}
 8015bb4:	40007000 	.word	0x40007000
 8015bb8:	fffff9ff 	.word	0xfffff9ff
 8015bbc:	20000274 	.word	0x20000274
 8015bc0:	000f4240 	.word	0x000f4240

08015bc4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8015bc4:	b580      	push	{r7, lr}
 8015bc6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8015bc8:	4b03      	ldr	r3, [pc, #12]	@ (8015bd8 <HAL_PWREx_GetVoltageRange+0x14>)
 8015bca:	681a      	ldr	r2, [r3, #0]
 8015bcc:	23c0      	movs	r3, #192	@ 0xc0
 8015bce:	00db      	lsls	r3, r3, #3
 8015bd0:	4013      	ands	r3, r2
}
 8015bd2:	0018      	movs	r0, r3
 8015bd4:	46bd      	mov	sp, r7
 8015bd6:	bd80      	pop	{r7, pc}
 8015bd8:	40007000 	.word	0x40007000

08015bdc <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8015bdc:	b580      	push	{r7, lr}
 8015bde:	b082      	sub	sp, #8
 8015be0:	af00      	add	r7, sp, #0
 8015be2:	0002      	movs	r2, r0
 8015be4:	1dfb      	adds	r3, r7, #7
 8015be6:	701a      	strb	r2, [r3, #0]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  /* Clear LPR Bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8015be8:	4b13      	ldr	r3, [pc, #76]	@ (8015c38 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015bea:	681a      	ldr	r2, [r3, #0]
 8015bec:	4b12      	ldr	r3, [pc, #72]	@ (8015c38 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015bee:	4913      	ldr	r1, [pc, #76]	@ (8015c3c <HAL_PWREx_EnterSTOP2Mode+0x60>)
 8015bf0:	400a      	ands	r2, r1
 8015bf2:	601a      	str	r2, [r3, #0]
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
 8015bf4:	4b10      	ldr	r3, [pc, #64]	@ (8015c38 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	2207      	movs	r2, #7
 8015bfa:	4393      	bics	r3, r2
 8015bfc:	001a      	movs	r2, r3
 8015bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8015c38 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015c00:	2102      	movs	r1, #2
 8015c02:	430a      	orrs	r2, r1
 8015c04:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8015c06:	4b0e      	ldr	r3, [pc, #56]	@ (8015c40 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015c08:	691a      	ldr	r2, [r3, #16]
 8015c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8015c40 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015c0c:	2104      	movs	r1, #4
 8015c0e:	430a      	orrs	r2, r1
 8015c10:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8015c12:	1dfb      	adds	r3, r7, #7
 8015c14:	781b      	ldrb	r3, [r3, #0]
 8015c16:	2b01      	cmp	r3, #1
 8015c18:	d101      	bne.n	8015c1e <HAL_PWREx_EnterSTOP2Mode+0x42>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8015c1a:	bf30      	wfi
 8015c1c:	e002      	b.n	8015c24 <HAL_PWREx_EnterSTOP2Mode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8015c1e:	bf40      	sev
    __WFE();
 8015c20:	bf20      	wfe
    __WFE();
 8015c22:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8015c24:	4b06      	ldr	r3, [pc, #24]	@ (8015c40 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015c26:	691a      	ldr	r2, [r3, #16]
 8015c28:	4b05      	ldr	r3, [pc, #20]	@ (8015c40 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015c2a:	2104      	movs	r1, #4
 8015c2c:	438a      	bics	r2, r1
 8015c2e:	611a      	str	r2, [r3, #16]
}
 8015c30:	46c0      	nop			@ (mov r8, r8)
 8015c32:	46bd      	mov	sp, r7
 8015c34:	b002      	add	sp, #8
 8015c36:	bd80      	pop	{r7, pc}
 8015c38:	40007000 	.word	0x40007000
 8015c3c:	ffffbfff 	.word	0xffffbfff
 8015c40:	e000ed00 	.word	0xe000ed00

08015c44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8015c44:	b5b0      	push	{r4, r5, r7, lr}
 8015c46:	b088      	sub	sp, #32
 8015c48:	af00      	add	r7, sp, #0
 8015c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015c4c:	4bc9      	ldr	r3, [pc, #804]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015c4e:	689b      	ldr	r3, [r3, #8]
 8015c50:	2238      	movs	r2, #56	@ 0x38
 8015c52:	4013      	ands	r3, r2
 8015c54:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8015c56:	4bc7      	ldr	r3, [pc, #796]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015c58:	68db      	ldr	r3, [r3, #12]
 8015c5a:	2203      	movs	r2, #3
 8015c5c:	4013      	ands	r3, r2
 8015c5e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	681b      	ldr	r3, [r3, #0]
 8015c64:	2210      	movs	r2, #16
 8015c66:	4013      	ands	r3, r2
 8015c68:	d100      	bne.n	8015c6c <HAL_RCC_OscConfig+0x28>
 8015c6a:	e0ef      	b.n	8015e4c <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8015c6c:	69bb      	ldr	r3, [r7, #24]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d007      	beq.n	8015c82 <HAL_RCC_OscConfig+0x3e>
 8015c72:	69bb      	ldr	r3, [r7, #24]
 8015c74:	2b18      	cmp	r3, #24
 8015c76:	d000      	beq.n	8015c7a <HAL_RCC_OscConfig+0x36>
 8015c78:	e093      	b.n	8015da2 <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8015c7a:	697b      	ldr	r3, [r7, #20]
 8015c7c:	2b01      	cmp	r3, #1
 8015c7e:	d000      	beq.n	8015c82 <HAL_RCC_OscConfig+0x3e>
 8015c80:	e08f      	b.n	8015da2 <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8015c82:	4bbc      	ldr	r3, [pc, #752]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015c84:	681b      	ldr	r3, [r3, #0]
 8015c86:	2202      	movs	r2, #2
 8015c88:	4013      	ands	r3, r2
 8015c8a:	d006      	beq.n	8015c9a <HAL_RCC_OscConfig+0x56>
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	69db      	ldr	r3, [r3, #28]
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d102      	bne.n	8015c9a <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8015c94:	2301      	movs	r3, #1
 8015c96:	f000 fbf2 	bl	801647e <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015c9e:	4bb5      	ldr	r3, [pc, #724]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015ca0:	681b      	ldr	r3, [r3, #0]
 8015ca2:	2108      	movs	r1, #8
 8015ca4:	400b      	ands	r3, r1
 8015ca6:	d004      	beq.n	8015cb2 <HAL_RCC_OscConfig+0x6e>
 8015ca8:	4bb2      	ldr	r3, [pc, #712]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	21f0      	movs	r1, #240	@ 0xf0
 8015cae:	400b      	ands	r3, r1
 8015cb0:	e005      	b.n	8015cbe <HAL_RCC_OscConfig+0x7a>
 8015cb2:	49b0      	ldr	r1, [pc, #704]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015cb4:	2394      	movs	r3, #148	@ 0x94
 8015cb6:	58cb      	ldr	r3, [r1, r3]
 8015cb8:	091b      	lsrs	r3, r3, #4
 8015cba:	21f0      	movs	r1, #240	@ 0xf0
 8015cbc:	400b      	ands	r3, r1
 8015cbe:	4293      	cmp	r3, r2
 8015cc0:	d225      	bcs.n	8015d0e <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015cc6:	0018      	movs	r0, r3
 8015cc8:	f000 fd90 	bl	80167ec <RCC_SetFlashLatencyFromMSIRange>
 8015ccc:	1e03      	subs	r3, r0, #0
 8015cce:	d002      	beq.n	8015cd6 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8015cd0:	2301      	movs	r3, #1
 8015cd2:	f000 fbd4 	bl	801647e <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8015cd6:	4ba7      	ldr	r3, [pc, #668]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015cd8:	681a      	ldr	r2, [r3, #0]
 8015cda:	4ba6      	ldr	r3, [pc, #664]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015cdc:	2108      	movs	r1, #8
 8015cde:	430a      	orrs	r2, r1
 8015ce0:	601a      	str	r2, [r3, #0]
 8015ce2:	4ba4      	ldr	r3, [pc, #656]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	22f0      	movs	r2, #240	@ 0xf0
 8015ce8:	4393      	bics	r3, r2
 8015cea:	0019      	movs	r1, r3
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015cf0:	4ba0      	ldr	r3, [pc, #640]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015cf2:	430a      	orrs	r2, r1
 8015cf4:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015cf6:	4b9f      	ldr	r3, [pc, #636]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015cf8:	685b      	ldr	r3, [r3, #4]
 8015cfa:	4a9f      	ldr	r2, [pc, #636]	@ (8015f78 <HAL_RCC_OscConfig+0x334>)
 8015cfc:	4013      	ands	r3, r2
 8015cfe:	0019      	movs	r1, r3
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	6a1b      	ldr	r3, [r3, #32]
 8015d04:	021a      	lsls	r2, r3, #8
 8015d06:	4b9b      	ldr	r3, [pc, #620]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d08:	430a      	orrs	r2, r1
 8015d0a:	605a      	str	r2, [r3, #4]
 8015d0c:	e027      	b.n	8015d5e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8015d0e:	4b99      	ldr	r3, [pc, #612]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d10:	681a      	ldr	r2, [r3, #0]
 8015d12:	4b98      	ldr	r3, [pc, #608]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d14:	2108      	movs	r1, #8
 8015d16:	430a      	orrs	r2, r1
 8015d18:	601a      	str	r2, [r3, #0]
 8015d1a:	4b96      	ldr	r3, [pc, #600]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d1c:	681b      	ldr	r3, [r3, #0]
 8015d1e:	22f0      	movs	r2, #240	@ 0xf0
 8015d20:	4393      	bics	r3, r2
 8015d22:	0019      	movs	r1, r3
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015d28:	4b92      	ldr	r3, [pc, #584]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d2a:	430a      	orrs	r2, r1
 8015d2c:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015d2e:	4b91      	ldr	r3, [pc, #580]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d30:	685b      	ldr	r3, [r3, #4]
 8015d32:	4a91      	ldr	r2, [pc, #580]	@ (8015f78 <HAL_RCC_OscConfig+0x334>)
 8015d34:	4013      	ands	r3, r2
 8015d36:	0019      	movs	r1, r3
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	6a1b      	ldr	r3, [r3, #32]
 8015d3c:	021a      	lsls	r2, r3, #8
 8015d3e:	4b8d      	ldr	r3, [pc, #564]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d40:	430a      	orrs	r2, r1
 8015d42:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8015d44:	69bb      	ldr	r3, [r7, #24]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d109      	bne.n	8015d5e <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015d4e:	0018      	movs	r0, r3
 8015d50:	f000 fd4c 	bl	80167ec <RCC_SetFlashLatencyFromMSIRange>
 8015d54:	1e03      	subs	r3, r0, #0
 8015d56:	d002      	beq.n	8015d5e <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8015d58:	2301      	movs	r3, #1
 8015d5a:	f000 fb90 	bl	801647e <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015d5e:	f000 fc87 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 8015d62:	0001      	movs	r1, r0
 8015d64:	4b83      	ldr	r3, [pc, #524]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015d66:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015d68:	0a1b      	lsrs	r3, r3, #8
 8015d6a:	220f      	movs	r2, #15
 8015d6c:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015d6e:	4a83      	ldr	r2, [pc, #524]	@ (8015f7c <HAL_RCC_OscConfig+0x338>)
 8015d70:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015d72:	001a      	movs	r2, r3
 8015d74:	231f      	movs	r3, #31
 8015d76:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015d78:	000a      	movs	r2, r1
 8015d7a:	40da      	lsrs	r2, r3
 8015d7c:	4b80      	ldr	r3, [pc, #512]	@ (8015f80 <HAL_RCC_OscConfig+0x33c>)
 8015d7e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8015d80:	4b80      	ldr	r3, [pc, #512]	@ (8015f84 <HAL_RCC_OscConfig+0x340>)
 8015d82:	681b      	ldr	r3, [r3, #0]
 8015d84:	250f      	movs	r5, #15
 8015d86:	197c      	adds	r4, r7, r5
 8015d88:	0018      	movs	r0, r3
 8015d8a:	f7fc fa9f 	bl	80122cc <HAL_InitTick>
 8015d8e:	0003      	movs	r3, r0
 8015d90:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8015d92:	197b      	adds	r3, r7, r5
 8015d94:	781b      	ldrb	r3, [r3, #0]
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d057      	beq.n	8015e4a <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8015d9a:	197b      	adds	r3, r7, r5
 8015d9c:	781b      	ldrb	r3, [r3, #0]
 8015d9e:	f000 fb6e 	bl	801647e <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	69db      	ldr	r3, [r3, #28]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	d035      	beq.n	8015e16 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8015daa:	4b72      	ldr	r3, [pc, #456]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015dac:	681a      	ldr	r2, [r3, #0]
 8015dae:	4b71      	ldr	r3, [pc, #452]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015db0:	2101      	movs	r1, #1
 8015db2:	430a      	orrs	r2, r1
 8015db4:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8015db6:	f7fc fae3 	bl	8012380 <HAL_GetTick>
 8015dba:	0003      	movs	r3, r0
 8015dbc:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8015dbe:	e009      	b.n	8015dd4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8015dc0:	f7fc fade 	bl	8012380 <HAL_GetTick>
 8015dc4:	0002      	movs	r2, r0
 8015dc6:	693b      	ldr	r3, [r7, #16]
 8015dc8:	1ad3      	subs	r3, r2, r3
 8015dca:	2b02      	cmp	r3, #2
 8015dcc:	d902      	bls.n	8015dd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8015dce:	2303      	movs	r3, #3
 8015dd0:	f000 fb55 	bl	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8015dd4:	4b67      	ldr	r3, [pc, #412]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	2202      	movs	r2, #2
 8015dda:	4013      	ands	r3, r2
 8015ddc:	d0f0      	beq.n	8015dc0 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8015dde:	4b65      	ldr	r3, [pc, #404]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015de0:	681a      	ldr	r2, [r3, #0]
 8015de2:	4b64      	ldr	r3, [pc, #400]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015de4:	2108      	movs	r1, #8
 8015de6:	430a      	orrs	r2, r1
 8015de8:	601a      	str	r2, [r3, #0]
 8015dea:	4b62      	ldr	r3, [pc, #392]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015dec:	681b      	ldr	r3, [r3, #0]
 8015dee:	22f0      	movs	r2, #240	@ 0xf0
 8015df0:	4393      	bics	r3, r2
 8015df2:	0019      	movs	r1, r3
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015df8:	4b5e      	ldr	r3, [pc, #376]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015dfa:	430a      	orrs	r2, r1
 8015dfc:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015dfe:	4b5d      	ldr	r3, [pc, #372]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e00:	685b      	ldr	r3, [r3, #4]
 8015e02:	4a5d      	ldr	r2, [pc, #372]	@ (8015f78 <HAL_RCC_OscConfig+0x334>)
 8015e04:	4013      	ands	r3, r2
 8015e06:	0019      	movs	r1, r3
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	6a1b      	ldr	r3, [r3, #32]
 8015e0c:	021a      	lsls	r2, r3, #8
 8015e0e:	4b59      	ldr	r3, [pc, #356]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e10:	430a      	orrs	r2, r1
 8015e12:	605a      	str	r2, [r3, #4]
 8015e14:	e01a      	b.n	8015e4c <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8015e16:	4b57      	ldr	r3, [pc, #348]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e18:	681a      	ldr	r2, [r3, #0]
 8015e1a:	4b56      	ldr	r3, [pc, #344]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e1c:	2101      	movs	r1, #1
 8015e1e:	438a      	bics	r2, r1
 8015e20:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8015e22:	f7fc faad 	bl	8012380 <HAL_GetTick>
 8015e26:	0003      	movs	r3, r0
 8015e28:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8015e2a:	e008      	b.n	8015e3e <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8015e2c:	f7fc faa8 	bl	8012380 <HAL_GetTick>
 8015e30:	0002      	movs	r2, r0
 8015e32:	693b      	ldr	r3, [r7, #16]
 8015e34:	1ad3      	subs	r3, r2, r3
 8015e36:	2b02      	cmp	r3, #2
 8015e38:	d901      	bls.n	8015e3e <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8015e3a:	2303      	movs	r3, #3
 8015e3c:	e31f      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8015e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	2202      	movs	r2, #2
 8015e44:	4013      	ands	r3, r2
 8015e46:	d1f1      	bne.n	8015e2c <HAL_RCC_OscConfig+0x1e8>
 8015e48:	e000      	b.n	8015e4c <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8015e4a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	2201      	movs	r2, #1
 8015e52:	4013      	ands	r3, r2
 8015e54:	d100      	bne.n	8015e58 <HAL_RCC_OscConfig+0x214>
 8015e56:	e065      	b.n	8015f24 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8015e58:	69bb      	ldr	r3, [r7, #24]
 8015e5a:	2b10      	cmp	r3, #16
 8015e5c:	d005      	beq.n	8015e6a <HAL_RCC_OscConfig+0x226>
 8015e5e:	69bb      	ldr	r3, [r7, #24]
 8015e60:	2b18      	cmp	r3, #24
 8015e62:	d10e      	bne.n	8015e82 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8015e64:	697b      	ldr	r3, [r7, #20]
 8015e66:	2b03      	cmp	r3, #3
 8015e68:	d10b      	bne.n	8015e82 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015e6a:	4b42      	ldr	r3, [pc, #264]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e6c:	681a      	ldr	r2, [r3, #0]
 8015e6e:	2380      	movs	r3, #128	@ 0x80
 8015e70:	029b      	lsls	r3, r3, #10
 8015e72:	4013      	ands	r3, r2
 8015e74:	d055      	beq.n	8015f22 <HAL_RCC_OscConfig+0x2de>
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	685b      	ldr	r3, [r3, #4]
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d151      	bne.n	8015f22 <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8015e7e:	2301      	movs	r3, #1
 8015e80:	e2fd      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	685a      	ldr	r2, [r3, #4]
 8015e86:	2380      	movs	r3, #128	@ 0x80
 8015e88:	025b      	lsls	r3, r3, #9
 8015e8a:	429a      	cmp	r2, r3
 8015e8c:	d107      	bne.n	8015e9e <HAL_RCC_OscConfig+0x25a>
 8015e8e:	4b39      	ldr	r3, [pc, #228]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e90:	681a      	ldr	r2, [r3, #0]
 8015e92:	4b38      	ldr	r3, [pc, #224]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015e94:	2180      	movs	r1, #128	@ 0x80
 8015e96:	0249      	lsls	r1, r1, #9
 8015e98:	430a      	orrs	r2, r1
 8015e9a:	601a      	str	r2, [r3, #0]
 8015e9c:	e013      	b.n	8015ec6 <HAL_RCC_OscConfig+0x282>
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	685a      	ldr	r2, [r3, #4]
 8015ea2:	23a0      	movs	r3, #160	@ 0xa0
 8015ea4:	02db      	lsls	r3, r3, #11
 8015ea6:	429a      	cmp	r2, r3
 8015ea8:	d107      	bne.n	8015eba <HAL_RCC_OscConfig+0x276>
 8015eaa:	4b32      	ldr	r3, [pc, #200]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015eac:	681a      	ldr	r2, [r3, #0]
 8015eae:	4b31      	ldr	r3, [pc, #196]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015eb0:	21a0      	movs	r1, #160	@ 0xa0
 8015eb2:	02c9      	lsls	r1, r1, #11
 8015eb4:	430a      	orrs	r2, r1
 8015eb6:	601a      	str	r2, [r3, #0]
 8015eb8:	e005      	b.n	8015ec6 <HAL_RCC_OscConfig+0x282>
 8015eba:	4b2e      	ldr	r3, [pc, #184]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015ebc:	681a      	ldr	r2, [r3, #0]
 8015ebe:	4b2d      	ldr	r3, [pc, #180]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015ec0:	4931      	ldr	r1, [pc, #196]	@ (8015f88 <HAL_RCC_OscConfig+0x344>)
 8015ec2:	400a      	ands	r2, r1
 8015ec4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	685b      	ldr	r3, [r3, #4]
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	d014      	beq.n	8015ef8 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015ece:	f7fc fa57 	bl	8012380 <HAL_GetTick>
 8015ed2:	0003      	movs	r3, r0
 8015ed4:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8015ed6:	e008      	b.n	8015eea <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8015ed8:	f7fc fa52 	bl	8012380 <HAL_GetTick>
 8015edc:	0002      	movs	r2, r0
 8015ede:	693b      	ldr	r3, [r7, #16]
 8015ee0:	1ad3      	subs	r3, r2, r3
 8015ee2:	2b64      	cmp	r3, #100	@ 0x64
 8015ee4:	d901      	bls.n	8015eea <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8015ee6:	2303      	movs	r3, #3
 8015ee8:	e2c9      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8015eea:	4b22      	ldr	r3, [pc, #136]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015eec:	681a      	ldr	r2, [r3, #0]
 8015eee:	2380      	movs	r3, #128	@ 0x80
 8015ef0:	029b      	lsls	r3, r3, #10
 8015ef2:	4013      	ands	r3, r2
 8015ef4:	d0f0      	beq.n	8015ed8 <HAL_RCC_OscConfig+0x294>
 8015ef6:	e015      	b.n	8015f24 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015ef8:	f7fc fa42 	bl	8012380 <HAL_GetTick>
 8015efc:	0003      	movs	r3, r0
 8015efe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8015f00:	e008      	b.n	8015f14 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8015f02:	f7fc fa3d 	bl	8012380 <HAL_GetTick>
 8015f06:	0002      	movs	r2, r0
 8015f08:	693b      	ldr	r3, [r7, #16]
 8015f0a:	1ad3      	subs	r3, r2, r3
 8015f0c:	2b64      	cmp	r3, #100	@ 0x64
 8015f0e:	d901      	bls.n	8015f14 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8015f10:	2303      	movs	r3, #3
 8015f12:	e2b4      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8015f14:	4b17      	ldr	r3, [pc, #92]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015f16:	681a      	ldr	r2, [r3, #0]
 8015f18:	2380      	movs	r3, #128	@ 0x80
 8015f1a:	029b      	lsls	r3, r3, #10
 8015f1c:	4013      	ands	r3, r2
 8015f1e:	d1f0      	bne.n	8015f02 <HAL_RCC_OscConfig+0x2be>
 8015f20:	e000      	b.n	8015f24 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015f22:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	681b      	ldr	r3, [r3, #0]
 8015f28:	2202      	movs	r2, #2
 8015f2a:	4013      	ands	r3, r2
 8015f2c:	d100      	bne.n	8015f30 <HAL_RCC_OscConfig+0x2ec>
 8015f2e:	e074      	b.n	801601a <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8015f30:	69bb      	ldr	r3, [r7, #24]
 8015f32:	2b08      	cmp	r3, #8
 8015f34:	d005      	beq.n	8015f42 <HAL_RCC_OscConfig+0x2fe>
 8015f36:	69bb      	ldr	r3, [r7, #24]
 8015f38:	2b18      	cmp	r3, #24
 8015f3a:	d129      	bne.n	8015f90 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8015f3c:	697b      	ldr	r3, [r7, #20]
 8015f3e:	2b02      	cmp	r3, #2
 8015f40:	d126      	bne.n	8015f90 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015f42:	4b0c      	ldr	r3, [pc, #48]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015f44:	681a      	ldr	r2, [r3, #0]
 8015f46:	2380      	movs	r3, #128	@ 0x80
 8015f48:	00db      	lsls	r3, r3, #3
 8015f4a:	4013      	ands	r3, r2
 8015f4c:	d005      	beq.n	8015f5a <HAL_RCC_OscConfig+0x316>
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	68db      	ldr	r3, [r3, #12]
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	d101      	bne.n	8015f5a <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 8015f56:	2301      	movs	r3, #1
 8015f58:	e291      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015f5a:	4b06      	ldr	r3, [pc, #24]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015f5c:	685b      	ldr	r3, [r3, #4]
 8015f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8015f8c <HAL_RCC_OscConfig+0x348>)
 8015f60:	4013      	ands	r3, r2
 8015f62:	0019      	movs	r1, r3
 8015f64:	687b      	ldr	r3, [r7, #4]
 8015f66:	691b      	ldr	r3, [r3, #16]
 8015f68:	061a      	lsls	r2, r3, #24
 8015f6a:	4b02      	ldr	r3, [pc, #8]	@ (8015f74 <HAL_RCC_OscConfig+0x330>)
 8015f6c:	430a      	orrs	r2, r1
 8015f6e:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015f70:	e053      	b.n	801601a <HAL_RCC_OscConfig+0x3d6>
 8015f72:	46c0      	nop			@ (mov r8, r8)
 8015f74:	40021000 	.word	0x40021000
 8015f78:	ffff00ff 	.word	0xffff00ff
 8015f7c:	0801b3e4 	.word	0x0801b3e4
 8015f80:	20000274 	.word	0x20000274
 8015f84:	20000284 	.word	0x20000284
 8015f88:	fffaffff 	.word	0xfffaffff
 8015f8c:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	68db      	ldr	r3, [r3, #12]
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d026      	beq.n	8015fe6 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8015f98:	4bc7      	ldr	r3, [pc, #796]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8015f9a:	681a      	ldr	r2, [r3, #0]
 8015f9c:	4bc6      	ldr	r3, [pc, #792]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8015f9e:	2180      	movs	r1, #128	@ 0x80
 8015fa0:	0049      	lsls	r1, r1, #1
 8015fa2:	430a      	orrs	r2, r1
 8015fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015fa6:	f7fc f9eb 	bl	8012380 <HAL_GetTick>
 8015faa:	0003      	movs	r3, r0
 8015fac:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015fae:	e008      	b.n	8015fc2 <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8015fb0:	f7fc f9e6 	bl	8012380 <HAL_GetTick>
 8015fb4:	0002      	movs	r2, r0
 8015fb6:	693b      	ldr	r3, [r7, #16]
 8015fb8:	1ad3      	subs	r3, r2, r3
 8015fba:	2b02      	cmp	r3, #2
 8015fbc:	d901      	bls.n	8015fc2 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 8015fbe:	2303      	movs	r3, #3
 8015fc0:	e25d      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015fc2:	4bbd      	ldr	r3, [pc, #756]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8015fc4:	681a      	ldr	r2, [r3, #0]
 8015fc6:	2380      	movs	r3, #128	@ 0x80
 8015fc8:	00db      	lsls	r3, r3, #3
 8015fca:	4013      	ands	r3, r2
 8015fcc:	d0f0      	beq.n	8015fb0 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015fce:	4bba      	ldr	r3, [pc, #744]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8015fd0:	685b      	ldr	r3, [r3, #4]
 8015fd2:	4aba      	ldr	r2, [pc, #744]	@ (80162bc <HAL_RCC_OscConfig+0x678>)
 8015fd4:	4013      	ands	r3, r2
 8015fd6:	0019      	movs	r1, r3
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	691b      	ldr	r3, [r3, #16]
 8015fdc:	061a      	lsls	r2, r3, #24
 8015fde:	4bb6      	ldr	r3, [pc, #728]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8015fe0:	430a      	orrs	r2, r1
 8015fe2:	605a      	str	r2, [r3, #4]
 8015fe4:	e019      	b.n	801601a <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8015fe6:	4bb4      	ldr	r3, [pc, #720]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8015fe8:	681a      	ldr	r2, [r3, #0]
 8015fea:	4bb3      	ldr	r3, [pc, #716]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8015fec:	49b4      	ldr	r1, [pc, #720]	@ (80162c0 <HAL_RCC_OscConfig+0x67c>)
 8015fee:	400a      	ands	r2, r1
 8015ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015ff2:	f7fc f9c5 	bl	8012380 <HAL_GetTick>
 8015ff6:	0003      	movs	r3, r0
 8015ff8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8015ffa:	e008      	b.n	801600e <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8015ffc:	f7fc f9c0 	bl	8012380 <HAL_GetTick>
 8016000:	0002      	movs	r2, r0
 8016002:	693b      	ldr	r3, [r7, #16]
 8016004:	1ad3      	subs	r3, r2, r3
 8016006:	2b02      	cmp	r3, #2
 8016008:	d901      	bls.n	801600e <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 801600a:	2303      	movs	r3, #3
 801600c:	e237      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801600e:	4baa      	ldr	r3, [pc, #680]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016010:	681a      	ldr	r2, [r3, #0]
 8016012:	2380      	movs	r3, #128	@ 0x80
 8016014:	00db      	lsls	r3, r3, #3
 8016016:	4013      	ands	r3, r2
 8016018:	d1f0      	bne.n	8015ffc <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	681b      	ldr	r3, [r3, #0]
 801601e:	2208      	movs	r2, #8
 8016020:	4013      	ands	r3, r2
 8016022:	d051      	beq.n	80160c8 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	695b      	ldr	r3, [r3, #20]
 8016028:	2b00      	cmp	r3, #0
 801602a:	d031      	beq.n	8016090 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	699b      	ldr	r3, [r3, #24]
 8016030:	2b00      	cmp	r3, #0
 8016032:	d108      	bne.n	8016046 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8016034:	4aa0      	ldr	r2, [pc, #640]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016036:	2394      	movs	r3, #148	@ 0x94
 8016038:	58d3      	ldr	r3, [r2, r3]
 801603a:	499f      	ldr	r1, [pc, #636]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801603c:	2204      	movs	r2, #4
 801603e:	4393      	bics	r3, r2
 8016040:	2294      	movs	r2, #148	@ 0x94
 8016042:	508b      	str	r3, [r1, r2]
 8016044:	e007      	b.n	8016056 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8016046:	4a9c      	ldr	r2, [pc, #624]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016048:	2394      	movs	r3, #148	@ 0x94
 801604a:	58d3      	ldr	r3, [r2, r3]
 801604c:	499a      	ldr	r1, [pc, #616]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801604e:	2204      	movs	r2, #4
 8016050:	4313      	orrs	r3, r2
 8016052:	2294      	movs	r2, #148	@ 0x94
 8016054:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8016056:	4a98      	ldr	r2, [pc, #608]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016058:	2394      	movs	r3, #148	@ 0x94
 801605a:	58d3      	ldr	r3, [r2, r3]
 801605c:	4996      	ldr	r1, [pc, #600]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801605e:	2201      	movs	r2, #1
 8016060:	4313      	orrs	r3, r2
 8016062:	2294      	movs	r2, #148	@ 0x94
 8016064:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8016066:	f7fc f98b 	bl	8012380 <HAL_GetTick>
 801606a:	0003      	movs	r3, r0
 801606c:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801606e:	e008      	b.n	8016082 <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8016070:	f7fc f986 	bl	8012380 <HAL_GetTick>
 8016074:	0002      	movs	r2, r0
 8016076:	693b      	ldr	r3, [r7, #16]
 8016078:	1ad3      	subs	r3, r2, r3
 801607a:	2b11      	cmp	r3, #17
 801607c:	d901      	bls.n	8016082 <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 801607e:	2303      	movs	r3, #3
 8016080:	e1fd      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8016082:	4a8d      	ldr	r2, [pc, #564]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016084:	2394      	movs	r3, #148	@ 0x94
 8016086:	58d3      	ldr	r3, [r2, r3]
 8016088:	2202      	movs	r2, #2
 801608a:	4013      	ands	r3, r2
 801608c:	d0f0      	beq.n	8016070 <HAL_RCC_OscConfig+0x42c>
 801608e:	e01b      	b.n	80160c8 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8016090:	4a89      	ldr	r2, [pc, #548]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016092:	2394      	movs	r3, #148	@ 0x94
 8016094:	58d3      	ldr	r3, [r2, r3]
 8016096:	4988      	ldr	r1, [pc, #544]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016098:	2201      	movs	r2, #1
 801609a:	4393      	bics	r3, r2
 801609c:	2294      	movs	r2, #148	@ 0x94
 801609e:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80160a0:	f7fc f96e 	bl	8012380 <HAL_GetTick>
 80160a4:	0003      	movs	r3, r0
 80160a6:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80160a8:	e008      	b.n	80160bc <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80160aa:	f7fc f969 	bl	8012380 <HAL_GetTick>
 80160ae:	0002      	movs	r2, r0
 80160b0:	693b      	ldr	r3, [r7, #16]
 80160b2:	1ad3      	subs	r3, r2, r3
 80160b4:	2b11      	cmp	r3, #17
 80160b6:	d901      	bls.n	80160bc <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80160b8:	2303      	movs	r3, #3
 80160ba:	e1e0      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80160bc:	4a7e      	ldr	r2, [pc, #504]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80160be:	2394      	movs	r3, #148	@ 0x94
 80160c0:	58d3      	ldr	r3, [r2, r3]
 80160c2:	2202      	movs	r2, #2
 80160c4:	4013      	ands	r3, r2
 80160c6:	d1f0      	bne.n	80160aa <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	681b      	ldr	r3, [r3, #0]
 80160cc:	2204      	movs	r2, #4
 80160ce:	4013      	ands	r3, r2
 80160d0:	d100      	bne.n	80160d4 <HAL_RCC_OscConfig+0x490>
 80160d2:	e10d      	b.n	80162f0 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 80160d4:	201f      	movs	r0, #31
 80160d6:	183b      	adds	r3, r7, r0
 80160d8:	2200      	movs	r2, #0
 80160da:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80160dc:	4b76      	ldr	r3, [pc, #472]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80160de:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80160e0:	2380      	movs	r3, #128	@ 0x80
 80160e2:	055b      	lsls	r3, r3, #21
 80160e4:	4013      	ands	r3, r2
 80160e6:	d110      	bne.n	801610a <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80160e8:	4b73      	ldr	r3, [pc, #460]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80160ea:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80160ec:	4b72      	ldr	r3, [pc, #456]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80160ee:	2180      	movs	r1, #128	@ 0x80
 80160f0:	0549      	lsls	r1, r1, #21
 80160f2:	430a      	orrs	r2, r1
 80160f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80160f6:	4b70      	ldr	r3, [pc, #448]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80160f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80160fa:	2380      	movs	r3, #128	@ 0x80
 80160fc:	055b      	lsls	r3, r3, #21
 80160fe:	4013      	ands	r3, r2
 8016100:	60bb      	str	r3, [r7, #8]
 8016102:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8016104:	183b      	adds	r3, r7, r0
 8016106:	2201      	movs	r2, #1
 8016108:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801610a:	4b6e      	ldr	r3, [pc, #440]	@ (80162c4 <HAL_RCC_OscConfig+0x680>)
 801610c:	681a      	ldr	r2, [r3, #0]
 801610e:	2380      	movs	r3, #128	@ 0x80
 8016110:	005b      	lsls	r3, r3, #1
 8016112:	4013      	ands	r3, r2
 8016114:	d11a      	bne.n	801614c <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8016116:	4b6b      	ldr	r3, [pc, #428]	@ (80162c4 <HAL_RCC_OscConfig+0x680>)
 8016118:	681a      	ldr	r2, [r3, #0]
 801611a:	4b6a      	ldr	r3, [pc, #424]	@ (80162c4 <HAL_RCC_OscConfig+0x680>)
 801611c:	2180      	movs	r1, #128	@ 0x80
 801611e:	0049      	lsls	r1, r1, #1
 8016120:	430a      	orrs	r2, r1
 8016122:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8016124:	f7fc f92c 	bl	8012380 <HAL_GetTick>
 8016128:	0003      	movs	r3, r0
 801612a:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801612c:	e008      	b.n	8016140 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801612e:	f7fc f927 	bl	8012380 <HAL_GetTick>
 8016132:	0002      	movs	r2, r0
 8016134:	693b      	ldr	r3, [r7, #16]
 8016136:	1ad3      	subs	r3, r2, r3
 8016138:	2b02      	cmp	r3, #2
 801613a:	d901      	bls.n	8016140 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 801613c:	2303      	movs	r3, #3
 801613e:	e19e      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8016140:	4b60      	ldr	r3, [pc, #384]	@ (80162c4 <HAL_RCC_OscConfig+0x680>)
 8016142:	681a      	ldr	r2, [r3, #0]
 8016144:	2380      	movs	r3, #128	@ 0x80
 8016146:	005b      	lsls	r3, r3, #1
 8016148:	4013      	ands	r3, r2
 801614a:	d0f0      	beq.n	801612e <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	689b      	ldr	r3, [r3, #8]
 8016150:	2201      	movs	r2, #1
 8016152:	4013      	ands	r3, r2
 8016154:	d01e      	beq.n	8016194 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	689b      	ldr	r3, [r3, #8]
 801615a:	2204      	movs	r2, #4
 801615c:	4013      	ands	r3, r2
 801615e:	d010      	beq.n	8016182 <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8016160:	4a55      	ldr	r2, [pc, #340]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016162:	2390      	movs	r3, #144	@ 0x90
 8016164:	58d3      	ldr	r3, [r2, r3]
 8016166:	4954      	ldr	r1, [pc, #336]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016168:	2204      	movs	r2, #4
 801616a:	4313      	orrs	r3, r2
 801616c:	2290      	movs	r2, #144	@ 0x90
 801616e:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8016170:	4a51      	ldr	r2, [pc, #324]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016172:	2390      	movs	r3, #144	@ 0x90
 8016174:	58d3      	ldr	r3, [r2, r3]
 8016176:	4950      	ldr	r1, [pc, #320]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016178:	2201      	movs	r2, #1
 801617a:	4313      	orrs	r3, r2
 801617c:	2290      	movs	r2, #144	@ 0x90
 801617e:	508b      	str	r3, [r1, r2]
 8016180:	e018      	b.n	80161b4 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8016182:	4a4d      	ldr	r2, [pc, #308]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016184:	2390      	movs	r3, #144	@ 0x90
 8016186:	58d3      	ldr	r3, [r2, r3]
 8016188:	494b      	ldr	r1, [pc, #300]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801618a:	2201      	movs	r2, #1
 801618c:	4313      	orrs	r3, r2
 801618e:	2290      	movs	r2, #144	@ 0x90
 8016190:	508b      	str	r3, [r1, r2]
 8016192:	e00f      	b.n	80161b4 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8016194:	4a48      	ldr	r2, [pc, #288]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016196:	2390      	movs	r3, #144	@ 0x90
 8016198:	58d3      	ldr	r3, [r2, r3]
 801619a:	4947      	ldr	r1, [pc, #284]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801619c:	2201      	movs	r2, #1
 801619e:	4393      	bics	r3, r2
 80161a0:	2290      	movs	r2, #144	@ 0x90
 80161a2:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80161a4:	4a44      	ldr	r2, [pc, #272]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80161a6:	2390      	movs	r3, #144	@ 0x90
 80161a8:	58d3      	ldr	r3, [r2, r3]
 80161aa:	4943      	ldr	r1, [pc, #268]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80161ac:	2204      	movs	r2, #4
 80161ae:	4393      	bics	r3, r2
 80161b0:	2290      	movs	r2, #144	@ 0x90
 80161b2:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	689b      	ldr	r3, [r3, #8]
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d04f      	beq.n	801625c <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80161bc:	f7fc f8e0 	bl	8012380 <HAL_GetTick>
 80161c0:	0003      	movs	r3, r0
 80161c2:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80161c4:	e009      	b.n	80161da <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80161c6:	f7fc f8db 	bl	8012380 <HAL_GetTick>
 80161ca:	0002      	movs	r2, r0
 80161cc:	693b      	ldr	r3, [r7, #16]
 80161ce:	1ad3      	subs	r3, r2, r3
 80161d0:	4a3d      	ldr	r2, [pc, #244]	@ (80162c8 <HAL_RCC_OscConfig+0x684>)
 80161d2:	4293      	cmp	r3, r2
 80161d4:	d901      	bls.n	80161da <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 80161d6:	2303      	movs	r3, #3
 80161d8:	e151      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80161da:	4a37      	ldr	r2, [pc, #220]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80161dc:	2390      	movs	r3, #144	@ 0x90
 80161de:	58d3      	ldr	r3, [r2, r3]
 80161e0:	2202      	movs	r2, #2
 80161e2:	4013      	ands	r3, r2
 80161e4:	d0ef      	beq.n	80161c6 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	689b      	ldr	r3, [r3, #8]
 80161ea:	2280      	movs	r2, #128	@ 0x80
 80161ec:	4013      	ands	r3, r2
 80161ee:	d01a      	beq.n	8016226 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80161f0:	4a31      	ldr	r2, [pc, #196]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80161f2:	2390      	movs	r3, #144	@ 0x90
 80161f4:	58d3      	ldr	r3, [r2, r3]
 80161f6:	4930      	ldr	r1, [pc, #192]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 80161f8:	2280      	movs	r2, #128	@ 0x80
 80161fa:	4313      	orrs	r3, r2
 80161fc:	2290      	movs	r2, #144	@ 0x90
 80161fe:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8016200:	e009      	b.n	8016216 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016202:	f7fc f8bd 	bl	8012380 <HAL_GetTick>
 8016206:	0002      	movs	r2, r0
 8016208:	693b      	ldr	r3, [r7, #16]
 801620a:	1ad3      	subs	r3, r2, r3
 801620c:	4a2e      	ldr	r2, [pc, #184]	@ (80162c8 <HAL_RCC_OscConfig+0x684>)
 801620e:	4293      	cmp	r3, r2
 8016210:	d901      	bls.n	8016216 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 8016212:	2303      	movs	r3, #3
 8016214:	e133      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8016216:	4a28      	ldr	r2, [pc, #160]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016218:	2390      	movs	r3, #144	@ 0x90
 801621a:	58d2      	ldr	r2, [r2, r3]
 801621c:	2380      	movs	r3, #128	@ 0x80
 801621e:	011b      	lsls	r3, r3, #4
 8016220:	4013      	ands	r3, r2
 8016222:	d0ee      	beq.n	8016202 <HAL_RCC_OscConfig+0x5be>
 8016224:	e059      	b.n	80162da <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8016226:	4a24      	ldr	r2, [pc, #144]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016228:	2390      	movs	r3, #144	@ 0x90
 801622a:	58d3      	ldr	r3, [r2, r3]
 801622c:	4922      	ldr	r1, [pc, #136]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801622e:	2280      	movs	r2, #128	@ 0x80
 8016230:	4393      	bics	r3, r2
 8016232:	2290      	movs	r2, #144	@ 0x90
 8016234:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8016236:	e009      	b.n	801624c <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016238:	f7fc f8a2 	bl	8012380 <HAL_GetTick>
 801623c:	0002      	movs	r2, r0
 801623e:	693b      	ldr	r3, [r7, #16]
 8016240:	1ad3      	subs	r3, r2, r3
 8016242:	4a21      	ldr	r2, [pc, #132]	@ (80162c8 <HAL_RCC_OscConfig+0x684>)
 8016244:	4293      	cmp	r3, r2
 8016246:	d901      	bls.n	801624c <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 8016248:	2303      	movs	r3, #3
 801624a:	e118      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801624c:	4a1a      	ldr	r2, [pc, #104]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801624e:	2390      	movs	r3, #144	@ 0x90
 8016250:	58d2      	ldr	r2, [r2, r3]
 8016252:	2380      	movs	r3, #128	@ 0x80
 8016254:	011b      	lsls	r3, r3, #4
 8016256:	4013      	ands	r3, r2
 8016258:	d1ee      	bne.n	8016238 <HAL_RCC_OscConfig+0x5f4>
 801625a:	e03e      	b.n	80162da <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801625c:	f7fc f890 	bl	8012380 <HAL_GetTick>
 8016260:	0003      	movs	r3, r0
 8016262:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8016264:	e009      	b.n	801627a <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016266:	f7fc f88b 	bl	8012380 <HAL_GetTick>
 801626a:	0002      	movs	r2, r0
 801626c:	693b      	ldr	r3, [r7, #16]
 801626e:	1ad3      	subs	r3, r2, r3
 8016270:	4a15      	ldr	r2, [pc, #84]	@ (80162c8 <HAL_RCC_OscConfig+0x684>)
 8016272:	4293      	cmp	r3, r2
 8016274:	d901      	bls.n	801627a <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 8016276:	2303      	movs	r3, #3
 8016278:	e101      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801627a:	4a0f      	ldr	r2, [pc, #60]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801627c:	2390      	movs	r3, #144	@ 0x90
 801627e:	58d3      	ldr	r3, [r2, r3]
 8016280:	2202      	movs	r2, #2
 8016282:	4013      	ands	r3, r2
 8016284:	d1ef      	bne.n	8016266 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8016286:	4a0c      	ldr	r2, [pc, #48]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016288:	2390      	movs	r3, #144	@ 0x90
 801628a:	58d3      	ldr	r3, [r2, r3]
 801628c:	2280      	movs	r2, #128	@ 0x80
 801628e:	4013      	ands	r3, r2
 8016290:	d023      	beq.n	80162da <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8016292:	4a09      	ldr	r2, [pc, #36]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 8016294:	2390      	movs	r3, #144	@ 0x90
 8016296:	58d3      	ldr	r3, [r2, r3]
 8016298:	4907      	ldr	r1, [pc, #28]	@ (80162b8 <HAL_RCC_OscConfig+0x674>)
 801629a:	2280      	movs	r2, #128	@ 0x80
 801629c:	4393      	bics	r3, r2
 801629e:	2290      	movs	r2, #144	@ 0x90
 80162a0:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80162a2:	e013      	b.n	80162cc <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80162a4:	f7fc f86c 	bl	8012380 <HAL_GetTick>
 80162a8:	0002      	movs	r2, r0
 80162aa:	693b      	ldr	r3, [r7, #16]
 80162ac:	1ad3      	subs	r3, r2, r3
 80162ae:	4a06      	ldr	r2, [pc, #24]	@ (80162c8 <HAL_RCC_OscConfig+0x684>)
 80162b0:	4293      	cmp	r3, r2
 80162b2:	d90b      	bls.n	80162cc <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 80162b4:	2303      	movs	r3, #3
 80162b6:	e0e2      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
 80162b8:	40021000 	.word	0x40021000
 80162bc:	80ffffff 	.word	0x80ffffff
 80162c0:	fffffeff 	.word	0xfffffeff
 80162c4:	40007000 	.word	0x40007000
 80162c8:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80162cc:	4a6e      	ldr	r2, [pc, #440]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 80162ce:	2390      	movs	r3, #144	@ 0x90
 80162d0:	58d2      	ldr	r2, [r2, r3]
 80162d2:	2380      	movs	r3, #128	@ 0x80
 80162d4:	011b      	lsls	r3, r3, #4
 80162d6:	4013      	ands	r3, r2
 80162d8:	d1e4      	bne.n	80162a4 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80162da:	231f      	movs	r3, #31
 80162dc:	18fb      	adds	r3, r7, r3
 80162de:	781b      	ldrb	r3, [r3, #0]
 80162e0:	2b01      	cmp	r3, #1
 80162e2:	d105      	bne.n	80162f0 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80162e4:	4b68      	ldr	r3, [pc, #416]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 80162e6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80162e8:	4b67      	ldr	r3, [pc, #412]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 80162ea:	4968      	ldr	r1, [pc, #416]	@ (801648c <HAL_RCC_OscConfig+0x848>)
 80162ec:	400a      	ands	r2, r1
 80162ee:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	2220      	movs	r2, #32
 80162f6:	4013      	ands	r3, r2
 80162f8:	d03c      	beq.n	8016374 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80162fe:	2b00      	cmp	r3, #0
 8016300:	d01c      	beq.n	801633c <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8016302:	4a61      	ldr	r2, [pc, #388]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016304:	2398      	movs	r3, #152	@ 0x98
 8016306:	58d3      	ldr	r3, [r2, r3]
 8016308:	495f      	ldr	r1, [pc, #380]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 801630a:	2201      	movs	r2, #1
 801630c:	4313      	orrs	r3, r2
 801630e:	2298      	movs	r2, #152	@ 0x98
 8016310:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8016312:	f7fc f835 	bl	8012380 <HAL_GetTick>
 8016316:	0003      	movs	r3, r0
 8016318:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 801631a:	e008      	b.n	801632e <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801631c:	f7fc f830 	bl	8012380 <HAL_GetTick>
 8016320:	0002      	movs	r2, r0
 8016322:	693b      	ldr	r3, [r7, #16]
 8016324:	1ad3      	subs	r3, r2, r3
 8016326:	2b02      	cmp	r3, #2
 8016328:	d901      	bls.n	801632e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 801632a:	2303      	movs	r3, #3
 801632c:	e0a7      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 801632e:	4a56      	ldr	r2, [pc, #344]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016330:	2398      	movs	r3, #152	@ 0x98
 8016332:	58d3      	ldr	r3, [r2, r3]
 8016334:	2202      	movs	r2, #2
 8016336:	4013      	ands	r3, r2
 8016338:	d0f0      	beq.n	801631c <HAL_RCC_OscConfig+0x6d8>
 801633a:	e01b      	b.n	8016374 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 801633c:	4a52      	ldr	r2, [pc, #328]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 801633e:	2398      	movs	r3, #152	@ 0x98
 8016340:	58d3      	ldr	r3, [r2, r3]
 8016342:	4951      	ldr	r1, [pc, #324]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016344:	2201      	movs	r2, #1
 8016346:	4393      	bics	r3, r2
 8016348:	2298      	movs	r2, #152	@ 0x98
 801634a:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801634c:	f7fc f818 	bl	8012380 <HAL_GetTick>
 8016350:	0003      	movs	r3, r0
 8016352:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8016354:	e008      	b.n	8016368 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8016356:	f7fc f813 	bl	8012380 <HAL_GetTick>
 801635a:	0002      	movs	r2, r0
 801635c:	693b      	ldr	r3, [r7, #16]
 801635e:	1ad3      	subs	r3, r2, r3
 8016360:	2b02      	cmp	r3, #2
 8016362:	d901      	bls.n	8016368 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8016364:	2303      	movs	r3, #3
 8016366:	e08a      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8016368:	4a47      	ldr	r2, [pc, #284]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 801636a:	2398      	movs	r3, #152	@ 0x98
 801636c:	58d3      	ldr	r3, [r2, r3]
 801636e:	2202      	movs	r2, #2
 8016370:	4013      	ands	r3, r2
 8016372:	d1f0      	bne.n	8016356 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016378:	2b00      	cmp	r3, #0
 801637a:	d100      	bne.n	801637e <HAL_RCC_OscConfig+0x73a>
 801637c:	e07e      	b.n	801647c <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801637e:	4b42      	ldr	r3, [pc, #264]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016380:	689b      	ldr	r3, [r3, #8]
 8016382:	2238      	movs	r2, #56	@ 0x38
 8016384:	4013      	ands	r3, r2
 8016386:	2b18      	cmp	r3, #24
 8016388:	d100      	bne.n	801638c <HAL_RCC_OscConfig+0x748>
 801638a:	e075      	b.n	8016478 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016390:	2b02      	cmp	r3, #2
 8016392:	d156      	bne.n	8016442 <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8016394:	4b3c      	ldr	r3, [pc, #240]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016396:	681a      	ldr	r2, [r3, #0]
 8016398:	4b3b      	ldr	r3, [pc, #236]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 801639a:	493d      	ldr	r1, [pc, #244]	@ (8016490 <HAL_RCC_OscConfig+0x84c>)
 801639c:	400a      	ands	r2, r1
 801639e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80163a0:	f7fb ffee 	bl	8012380 <HAL_GetTick>
 80163a4:	0003      	movs	r3, r0
 80163a6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80163a8:	e008      	b.n	80163bc <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80163aa:	f7fb ffe9 	bl	8012380 <HAL_GetTick>
 80163ae:	0002      	movs	r2, r0
 80163b0:	693b      	ldr	r3, [r7, #16]
 80163b2:	1ad3      	subs	r3, r2, r3
 80163b4:	2b02      	cmp	r3, #2
 80163b6:	d901      	bls.n	80163bc <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 80163b8:	2303      	movs	r3, #3
 80163ba:	e060      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80163bc:	4b32      	ldr	r3, [pc, #200]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 80163be:	681a      	ldr	r2, [r3, #0]
 80163c0:	2380      	movs	r3, #128	@ 0x80
 80163c2:	049b      	lsls	r3, r3, #18
 80163c4:	4013      	ands	r3, r2
 80163c6:	d1f0      	bne.n	80163aa <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80163c8:	4b2f      	ldr	r3, [pc, #188]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 80163ca:	68db      	ldr	r3, [r3, #12]
 80163cc:	4a31      	ldr	r2, [pc, #196]	@ (8016494 <HAL_RCC_OscConfig+0x850>)
 80163ce:	4013      	ands	r3, r2
 80163d0:	0019      	movs	r1, r3
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80163da:	431a      	orrs	r2, r3
 80163dc:	687b      	ldr	r3, [r7, #4]
 80163de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80163e0:	021b      	lsls	r3, r3, #8
 80163e2:	431a      	orrs	r2, r3
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80163e8:	431a      	orrs	r2, r3
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80163ee:	431a      	orrs	r2, r3
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80163f4:	431a      	orrs	r2, r3
 80163f6:	4b24      	ldr	r3, [pc, #144]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 80163f8:	430a      	orrs	r2, r1
 80163fa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 80163fc:	4b22      	ldr	r3, [pc, #136]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 80163fe:	68da      	ldr	r2, [r3, #12]
 8016400:	4b21      	ldr	r3, [pc, #132]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016402:	2180      	movs	r1, #128	@ 0x80
 8016404:	0549      	lsls	r1, r1, #21
 8016406:	430a      	orrs	r2, r1
 8016408:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801640a:	4b1f      	ldr	r3, [pc, #124]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 801640c:	681a      	ldr	r2, [r3, #0]
 801640e:	4b1e      	ldr	r3, [pc, #120]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016410:	2180      	movs	r1, #128	@ 0x80
 8016412:	0449      	lsls	r1, r1, #17
 8016414:	430a      	orrs	r2, r1
 8016416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016418:	f7fb ffb2 	bl	8012380 <HAL_GetTick>
 801641c:	0003      	movs	r3, r0
 801641e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8016420:	e008      	b.n	8016434 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8016422:	f7fb ffad 	bl	8012380 <HAL_GetTick>
 8016426:	0002      	movs	r2, r0
 8016428:	693b      	ldr	r3, [r7, #16]
 801642a:	1ad3      	subs	r3, r2, r3
 801642c:	2b02      	cmp	r3, #2
 801642e:	d901      	bls.n	8016434 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8016430:	2303      	movs	r3, #3
 8016432:	e024      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8016434:	4b14      	ldr	r3, [pc, #80]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016436:	681a      	ldr	r2, [r3, #0]
 8016438:	2380      	movs	r3, #128	@ 0x80
 801643a:	049b      	lsls	r3, r3, #18
 801643c:	4013      	ands	r3, r2
 801643e:	d0f0      	beq.n	8016422 <HAL_RCC_OscConfig+0x7de>
 8016440:	e01c      	b.n	801647c <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8016442:	4b11      	ldr	r3, [pc, #68]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016444:	681a      	ldr	r2, [r3, #0]
 8016446:	4b10      	ldr	r3, [pc, #64]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 8016448:	4911      	ldr	r1, [pc, #68]	@ (8016490 <HAL_RCC_OscConfig+0x84c>)
 801644a:	400a      	ands	r2, r1
 801644c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801644e:	f7fb ff97 	bl	8012380 <HAL_GetTick>
 8016452:	0003      	movs	r3, r0
 8016454:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8016456:	e008      	b.n	801646a <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8016458:	f7fb ff92 	bl	8012380 <HAL_GetTick>
 801645c:	0002      	movs	r2, r0
 801645e:	693b      	ldr	r3, [r7, #16]
 8016460:	1ad3      	subs	r3, r2, r3
 8016462:	2b02      	cmp	r3, #2
 8016464:	d901      	bls.n	801646a <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 8016466:	2303      	movs	r3, #3
 8016468:	e009      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801646a:	4b07      	ldr	r3, [pc, #28]	@ (8016488 <HAL_RCC_OscConfig+0x844>)
 801646c:	681a      	ldr	r2, [r3, #0]
 801646e:	2380      	movs	r3, #128	@ 0x80
 8016470:	049b      	lsls	r3, r3, #18
 8016472:	4013      	ands	r3, r2
 8016474:	d1f0      	bne.n	8016458 <HAL_RCC_OscConfig+0x814>
 8016476:	e001      	b.n	801647c <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8016478:	2301      	movs	r3, #1
 801647a:	e000      	b.n	801647e <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 801647c:	2300      	movs	r3, #0
}
 801647e:	0018      	movs	r0, r3
 8016480:	46bd      	mov	sp, r7
 8016482:	b008      	add	sp, #32
 8016484:	bdb0      	pop	{r4, r5, r7, pc}
 8016486:	46c0      	nop			@ (mov r8, r8)
 8016488:	40021000 	.word	0x40021000
 801648c:	efffffff 	.word	0xefffffff
 8016490:	feffffff 	.word	0xfeffffff
 8016494:	11c1808c 	.word	0x11c1808c

08016498 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8016498:	b5b0      	push	{r4, r5, r7, lr}
 801649a:	b084      	sub	sp, #16
 801649c:	af00      	add	r7, sp, #0
 801649e:	6078      	str	r0, [r7, #4]
 80164a0:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80164a2:	4b6c      	ldr	r3, [pc, #432]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80164a4:	681b      	ldr	r3, [r3, #0]
 80164a6:	2207      	movs	r2, #7
 80164a8:	4013      	ands	r3, r2
 80164aa:	683a      	ldr	r2, [r7, #0]
 80164ac:	429a      	cmp	r2, r3
 80164ae:	d911      	bls.n	80164d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80164b0:	4b68      	ldr	r3, [pc, #416]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80164b2:	681b      	ldr	r3, [r3, #0]
 80164b4:	2207      	movs	r2, #7
 80164b6:	4393      	bics	r3, r2
 80164b8:	0019      	movs	r1, r3
 80164ba:	4b66      	ldr	r3, [pc, #408]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80164bc:	683a      	ldr	r2, [r7, #0]
 80164be:	430a      	orrs	r2, r1
 80164c0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80164c2:	4b64      	ldr	r3, [pc, #400]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80164c4:	681b      	ldr	r3, [r3, #0]
 80164c6:	2207      	movs	r2, #7
 80164c8:	4013      	ands	r3, r2
 80164ca:	683a      	ldr	r2, [r7, #0]
 80164cc:	429a      	cmp	r2, r3
 80164ce:	d001      	beq.n	80164d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80164d0:	2301      	movs	r3, #1
 80164d2:	e0bb      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	681b      	ldr	r3, [r3, #0]
 80164d8:	2201      	movs	r2, #1
 80164da:	4013      	ands	r3, r2
 80164dc:	d100      	bne.n	80164e0 <HAL_RCC_ClockConfig+0x48>
 80164de:	e064      	b.n	80165aa <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	685b      	ldr	r3, [r3, #4]
 80164e4:	2b03      	cmp	r3, #3
 80164e6:	d107      	bne.n	80164f8 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80164e8:	4b5b      	ldr	r3, [pc, #364]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 80164ea:	681a      	ldr	r2, [r3, #0]
 80164ec:	2380      	movs	r3, #128	@ 0x80
 80164ee:	049b      	lsls	r3, r3, #18
 80164f0:	4013      	ands	r3, r2
 80164f2:	d138      	bne.n	8016566 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 80164f4:	2301      	movs	r3, #1
 80164f6:	e0a9      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	685b      	ldr	r3, [r3, #4]
 80164fc:	2b02      	cmp	r3, #2
 80164fe:	d107      	bne.n	8016510 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8016500:	4b55      	ldr	r3, [pc, #340]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016502:	681a      	ldr	r2, [r3, #0]
 8016504:	2380      	movs	r3, #128	@ 0x80
 8016506:	029b      	lsls	r3, r3, #10
 8016508:	4013      	ands	r3, r2
 801650a:	d12c      	bne.n	8016566 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801650c:	2301      	movs	r3, #1
 801650e:	e09d      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	685b      	ldr	r3, [r3, #4]
 8016514:	2b00      	cmp	r3, #0
 8016516:	d106      	bne.n	8016526 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8016518:	4b4f      	ldr	r3, [pc, #316]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 801651a:	681b      	ldr	r3, [r3, #0]
 801651c:	2202      	movs	r2, #2
 801651e:	4013      	ands	r3, r2
 8016520:	d121      	bne.n	8016566 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8016522:	2301      	movs	r3, #1
 8016524:	e092      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	685b      	ldr	r3, [r3, #4]
 801652a:	2b01      	cmp	r3, #1
 801652c:	d107      	bne.n	801653e <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801652e:	4b4a      	ldr	r3, [pc, #296]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016530:	681a      	ldr	r2, [r3, #0]
 8016532:	2380      	movs	r3, #128	@ 0x80
 8016534:	00db      	lsls	r3, r3, #3
 8016536:	4013      	ands	r3, r2
 8016538:	d115      	bne.n	8016566 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801653a:	2301      	movs	r3, #1
 801653c:	e086      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	685b      	ldr	r3, [r3, #4]
 8016542:	2b04      	cmp	r3, #4
 8016544:	d107      	bne.n	8016556 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8016546:	4a44      	ldr	r2, [pc, #272]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016548:	2394      	movs	r3, #148	@ 0x94
 801654a:	58d3      	ldr	r3, [r2, r3]
 801654c:	2202      	movs	r2, #2
 801654e:	4013      	ands	r3, r2
 8016550:	d109      	bne.n	8016566 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8016552:	2301      	movs	r3, #1
 8016554:	e07a      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8016556:	4a40      	ldr	r2, [pc, #256]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016558:	2390      	movs	r3, #144	@ 0x90
 801655a:	58d3      	ldr	r3, [r2, r3]
 801655c:	2202      	movs	r2, #2
 801655e:	4013      	ands	r3, r2
 8016560:	d101      	bne.n	8016566 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8016562:	2301      	movs	r3, #1
 8016564:	e072      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8016566:	4b3c      	ldr	r3, [pc, #240]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016568:	689b      	ldr	r3, [r3, #8]
 801656a:	2207      	movs	r2, #7
 801656c:	4393      	bics	r3, r2
 801656e:	0019      	movs	r1, r3
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	685a      	ldr	r2, [r3, #4]
 8016574:	4b38      	ldr	r3, [pc, #224]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016576:	430a      	orrs	r2, r1
 8016578:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801657a:	f7fb ff01 	bl	8012380 <HAL_GetTick>
 801657e:	0003      	movs	r3, r0
 8016580:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016582:	e009      	b.n	8016598 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8016584:	f7fb fefc 	bl	8012380 <HAL_GetTick>
 8016588:	0002      	movs	r2, r0
 801658a:	68fb      	ldr	r3, [r7, #12]
 801658c:	1ad3      	subs	r3, r2, r3
 801658e:	4a33      	ldr	r2, [pc, #204]	@ (801665c <HAL_RCC_ClockConfig+0x1c4>)
 8016590:	4293      	cmp	r3, r2
 8016592:	d901      	bls.n	8016598 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8016594:	2303      	movs	r3, #3
 8016596:	e059      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016598:	4b2f      	ldr	r3, [pc, #188]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 801659a:	689b      	ldr	r3, [r3, #8]
 801659c:	2238      	movs	r2, #56	@ 0x38
 801659e:	401a      	ands	r2, r3
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	685b      	ldr	r3, [r3, #4]
 80165a4:	00db      	lsls	r3, r3, #3
 80165a6:	429a      	cmp	r2, r3
 80165a8:	d1ec      	bne.n	8016584 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	681b      	ldr	r3, [r3, #0]
 80165ae:	2202      	movs	r2, #2
 80165b0:	4013      	ands	r3, r2
 80165b2:	d009      	beq.n	80165c8 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80165b4:	4b28      	ldr	r3, [pc, #160]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 80165b6:	689b      	ldr	r3, [r3, #8]
 80165b8:	4a29      	ldr	r2, [pc, #164]	@ (8016660 <HAL_RCC_ClockConfig+0x1c8>)
 80165ba:	4013      	ands	r3, r2
 80165bc:	0019      	movs	r1, r3
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	689a      	ldr	r2, [r3, #8]
 80165c2:	4b25      	ldr	r3, [pc, #148]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 80165c4:	430a      	orrs	r2, r1
 80165c6:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80165c8:	4b22      	ldr	r3, [pc, #136]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80165ca:	681b      	ldr	r3, [r3, #0]
 80165cc:	2207      	movs	r2, #7
 80165ce:	4013      	ands	r3, r2
 80165d0:	683a      	ldr	r2, [r7, #0]
 80165d2:	429a      	cmp	r2, r3
 80165d4:	d211      	bcs.n	80165fa <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80165d6:	4b1f      	ldr	r3, [pc, #124]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80165d8:	681b      	ldr	r3, [r3, #0]
 80165da:	2207      	movs	r2, #7
 80165dc:	4393      	bics	r3, r2
 80165de:	0019      	movs	r1, r3
 80165e0:	4b1c      	ldr	r3, [pc, #112]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80165e2:	683a      	ldr	r2, [r7, #0]
 80165e4:	430a      	orrs	r2, r1
 80165e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80165e8:	4b1a      	ldr	r3, [pc, #104]	@ (8016654 <HAL_RCC_ClockConfig+0x1bc>)
 80165ea:	681b      	ldr	r3, [r3, #0]
 80165ec:	2207      	movs	r2, #7
 80165ee:	4013      	ands	r3, r2
 80165f0:	683a      	ldr	r2, [r7, #0]
 80165f2:	429a      	cmp	r2, r3
 80165f4:	d001      	beq.n	80165fa <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 80165f6:	2301      	movs	r3, #1
 80165f8:	e028      	b.n	801664c <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	681b      	ldr	r3, [r3, #0]
 80165fe:	2204      	movs	r2, #4
 8016600:	4013      	ands	r3, r2
 8016602:	d009      	beq.n	8016618 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8016604:	4b14      	ldr	r3, [pc, #80]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016606:	689b      	ldr	r3, [r3, #8]
 8016608:	4a16      	ldr	r2, [pc, #88]	@ (8016664 <HAL_RCC_ClockConfig+0x1cc>)
 801660a:	4013      	ands	r3, r2
 801660c:	0019      	movs	r1, r3
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	68da      	ldr	r2, [r3, #12]
 8016612:	4b11      	ldr	r3, [pc, #68]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016614:	430a      	orrs	r2, r1
 8016616:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8016618:	f000 f82a 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 801661c:	0001      	movs	r1, r0
 801661e:	4b0e      	ldr	r3, [pc, #56]	@ (8016658 <HAL_RCC_ClockConfig+0x1c0>)
 8016620:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8016622:	0a1b      	lsrs	r3, r3, #8
 8016624:	220f      	movs	r2, #15
 8016626:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8016628:	4a0f      	ldr	r2, [pc, #60]	@ (8016668 <HAL_RCC_ClockConfig+0x1d0>)
 801662a:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801662c:	001a      	movs	r2, r3
 801662e:	231f      	movs	r3, #31
 8016630:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8016632:	000a      	movs	r2, r1
 8016634:	40da      	lsrs	r2, r3
 8016636:	4b0d      	ldr	r3, [pc, #52]	@ (801666c <HAL_RCC_ClockConfig+0x1d4>)
 8016638:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 801663a:	250b      	movs	r5, #11
 801663c:	197c      	adds	r4, r7, r5
 801663e:	2003      	movs	r0, #3
 8016640:	f7fb fe44 	bl	80122cc <HAL_InitTick>
 8016644:	0003      	movs	r3, r0
 8016646:	7023      	strb	r3, [r4, #0]

  return halstatus;
 8016648:	197b      	adds	r3, r7, r5
 801664a:	781b      	ldrb	r3, [r3, #0]
}
 801664c:	0018      	movs	r0, r3
 801664e:	46bd      	mov	sp, r7
 8016650:	b004      	add	sp, #16
 8016652:	bdb0      	pop	{r4, r5, r7, pc}
 8016654:	40022000 	.word	0x40022000
 8016658:	40021000 	.word	0x40021000
 801665c:	00001388 	.word	0x00001388
 8016660:	fffff0ff 	.word	0xfffff0ff
 8016664:	ffff8fff 	.word	0xffff8fff
 8016668:	0801b3e4 	.word	0x0801b3e4
 801666c:	20000274 	.word	0x20000274

08016670 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8016670:	b580      	push	{r7, lr}
 8016672:	b08a      	sub	sp, #40	@ 0x28
 8016674:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8016676:	2300      	movs	r3, #0
 8016678:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 801667a:	2300      	movs	r3, #0
 801667c:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801667e:	4b46      	ldr	r3, [pc, #280]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 8016680:	689b      	ldr	r3, [r3, #8]
 8016682:	2238      	movs	r2, #56	@ 0x38
 8016684:	4013      	ands	r3, r2
 8016686:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8016688:	4b43      	ldr	r3, [pc, #268]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 801668a:	68db      	ldr	r3, [r3, #12]
 801668c:	2203      	movs	r2, #3
 801668e:	4013      	ands	r3, r2
 8016690:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8016692:	69bb      	ldr	r3, [r7, #24]
 8016694:	2b00      	cmp	r3, #0
 8016696:	d005      	beq.n	80166a4 <HAL_RCC_GetSysClockFreq+0x34>
 8016698:	69bb      	ldr	r3, [r7, #24]
 801669a:	2b18      	cmp	r3, #24
 801669c:	d125      	bne.n	80166ea <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 801669e:	697b      	ldr	r3, [r7, #20]
 80166a0:	2b01      	cmp	r3, #1
 80166a2:	d122      	bne.n	80166ea <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80166a4:	4b3c      	ldr	r3, [pc, #240]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	2208      	movs	r2, #8
 80166aa:	4013      	ands	r3, r2
 80166ac:	d107      	bne.n	80166be <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 80166ae:	4a3a      	ldr	r2, [pc, #232]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 80166b0:	2394      	movs	r3, #148	@ 0x94
 80166b2:	58d3      	ldr	r3, [r2, r3]
 80166b4:	0a1b      	lsrs	r3, r3, #8
 80166b6:	220f      	movs	r2, #15
 80166b8:	4013      	ands	r3, r2
 80166ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80166bc:	e005      	b.n	80166ca <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80166be:	4b36      	ldr	r3, [pc, #216]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	091b      	lsrs	r3, r3, #4
 80166c4:	220f      	movs	r2, #15
 80166c6:	4013      	ands	r3, r2
 80166c8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 80166ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166cc:	2b0b      	cmp	r3, #11
 80166ce:	d901      	bls.n	80166d4 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 80166d0:	2300      	movs	r3, #0
 80166d2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 80166d4:	4b31      	ldr	r3, [pc, #196]	@ (801679c <HAL_RCC_GetSysClockFreq+0x12c>)
 80166d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80166d8:	0092      	lsls	r2, r2, #2
 80166da:	58d3      	ldr	r3, [r2, r3]
 80166dc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80166de:	69bb      	ldr	r3, [r7, #24]
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d11b      	bne.n	801671c <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80166e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166e6:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80166e8:	e018      	b.n	801671c <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80166ea:	69bb      	ldr	r3, [r7, #24]
 80166ec:	2b08      	cmp	r3, #8
 80166ee:	d102      	bne.n	80166f6 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80166f0:	4b2b      	ldr	r3, [pc, #172]	@ (80167a0 <HAL_RCC_GetSysClockFreq+0x130>)
 80166f2:	623b      	str	r3, [r7, #32]
 80166f4:	e012      	b.n	801671c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80166f6:	69bb      	ldr	r3, [r7, #24]
 80166f8:	2b10      	cmp	r3, #16
 80166fa:	d102      	bne.n	8016702 <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80166fc:	4b29      	ldr	r3, [pc, #164]	@ (80167a4 <HAL_RCC_GetSysClockFreq+0x134>)
 80166fe:	623b      	str	r3, [r7, #32]
 8016700:	e00c      	b.n	801671c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8016702:	69bb      	ldr	r3, [r7, #24]
 8016704:	2b20      	cmp	r3, #32
 8016706:	d103      	bne.n	8016710 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8016708:	23fa      	movs	r3, #250	@ 0xfa
 801670a:	01db      	lsls	r3, r3, #7
 801670c:	623b      	str	r3, [r7, #32]
 801670e:	e005      	b.n	801671c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8016710:	69bb      	ldr	r3, [r7, #24]
 8016712:	2b28      	cmp	r3, #40	@ 0x28
 8016714:	d102      	bne.n	801671c <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8016716:	2380      	movs	r3, #128	@ 0x80
 8016718:	021b      	lsls	r3, r3, #8
 801671a:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801671c:	69bb      	ldr	r3, [r7, #24]
 801671e:	2b18      	cmp	r3, #24
 8016720:	d135      	bne.n	801678e <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8016722:	4b1d      	ldr	r3, [pc, #116]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 8016724:	68db      	ldr	r3, [r3, #12]
 8016726:	2203      	movs	r2, #3
 8016728:	4013      	ands	r3, r2
 801672a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 801672c:	4b1a      	ldr	r3, [pc, #104]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 801672e:	68db      	ldr	r3, [r3, #12]
 8016730:	091b      	lsrs	r3, r3, #4
 8016732:	2207      	movs	r2, #7
 8016734:	4013      	ands	r3, r2
 8016736:	3301      	adds	r3, #1
 8016738:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 801673a:	693b      	ldr	r3, [r7, #16]
 801673c:	2b02      	cmp	r3, #2
 801673e:	d003      	beq.n	8016748 <HAL_RCC_GetSysClockFreq+0xd8>
 8016740:	693b      	ldr	r3, [r7, #16]
 8016742:	2b03      	cmp	r3, #3
 8016744:	d003      	beq.n	801674e <HAL_RCC_GetSysClockFreq+0xde>
 8016746:	e005      	b.n	8016754 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 8016748:	4b15      	ldr	r3, [pc, #84]	@ (80167a0 <HAL_RCC_GetSysClockFreq+0x130>)
 801674a:	61fb      	str	r3, [r7, #28]
        break;
 801674c:	e005      	b.n	801675a <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 801674e:	4b15      	ldr	r3, [pc, #84]	@ (80167a4 <HAL_RCC_GetSysClockFreq+0x134>)
 8016750:	61fb      	str	r3, [r7, #28]
        break;
 8016752:	e002      	b.n	801675a <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 8016754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016756:	61fb      	str	r3, [r7, #28]
        break;
 8016758:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 801675a:	4b0f      	ldr	r3, [pc, #60]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 801675c:	68db      	ldr	r3, [r3, #12]
 801675e:	0a1b      	lsrs	r3, r3, #8
 8016760:	227f      	movs	r2, #127	@ 0x7f
 8016762:	4013      	ands	r3, r2
 8016764:	69fa      	ldr	r2, [r7, #28]
 8016766:	4353      	muls	r3, r2
 8016768:	68f9      	ldr	r1, [r7, #12]
 801676a:	0018      	movs	r0, r3
 801676c:	f7e9 fcd4 	bl	8000118 <__udivsi3>
 8016770:	0003      	movs	r3, r0
 8016772:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8016774:	4b08      	ldr	r3, [pc, #32]	@ (8016798 <HAL_RCC_GetSysClockFreq+0x128>)
 8016776:	68db      	ldr	r3, [r3, #12]
 8016778:	0f5b      	lsrs	r3, r3, #29
 801677a:	2207      	movs	r2, #7
 801677c:	4013      	ands	r3, r2
 801677e:	3301      	adds	r3, #1
 8016780:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8016782:	6879      	ldr	r1, [r7, #4]
 8016784:	68b8      	ldr	r0, [r7, #8]
 8016786:	f7e9 fcc7 	bl	8000118 <__udivsi3>
 801678a:	0003      	movs	r3, r0
 801678c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 801678e:	6a3b      	ldr	r3, [r7, #32]
}
 8016790:	0018      	movs	r0, r3
 8016792:	46bd      	mov	sp, r7
 8016794:	b00a      	add	sp, #40	@ 0x28
 8016796:	bd80      	pop	{r7, pc}
 8016798:	40021000 	.word	0x40021000
 801679c:	0801b3fc 	.word	0x0801b3fc
 80167a0:	00f42400 	.word	0x00f42400
 80167a4:	003d0900 	.word	0x003d0900

080167a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80167a8:	b580      	push	{r7, lr}
 80167aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80167ac:	4b02      	ldr	r3, [pc, #8]	@ (80167b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80167ae:	681b      	ldr	r3, [r3, #0]
}
 80167b0:	0018      	movs	r0, r3
 80167b2:	46bd      	mov	sp, r7
 80167b4:	bd80      	pop	{r7, pc}
 80167b6:	46c0      	nop			@ (mov r8, r8)
 80167b8:	20000274 	.word	0x20000274

080167bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80167bc:	b580      	push	{r7, lr}
 80167be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 80167c0:	f7ff fff2 	bl	80167a8 <HAL_RCC_GetHCLKFreq>
 80167c4:	0001      	movs	r1, r0
 80167c6:	4b07      	ldr	r3, [pc, #28]	@ (80167e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80167c8:	689b      	ldr	r3, [r3, #8]
 80167ca:	0b1b      	lsrs	r3, r3, #12
 80167cc:	2207      	movs	r2, #7
 80167ce:	4013      	ands	r3, r2
 80167d0:	4a05      	ldr	r2, [pc, #20]	@ (80167e8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80167d2:	5cd3      	ldrb	r3, [r2, r3]
 80167d4:	001a      	movs	r2, r3
 80167d6:	231f      	movs	r3, #31
 80167d8:	4013      	ands	r3, r2
 80167da:	40d9      	lsrs	r1, r3
 80167dc:	000b      	movs	r3, r1
}
 80167de:	0018      	movs	r0, r3
 80167e0:	46bd      	mov	sp, r7
 80167e2:	bd80      	pop	{r7, pc}
 80167e4:	40021000 	.word	0x40021000
 80167e8:	0801b3f4 	.word	0x0801b3f4

080167ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80167ec:	b580      	push	{r7, lr}
 80167ee:	b086      	sub	sp, #24
 80167f0:	af00      	add	r7, sp, #0
 80167f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80167f4:	2300      	movs	r3, #0
 80167f6:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80167f8:	4b2f      	ldr	r3, [pc, #188]	@ (80168b8 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80167fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80167fc:	2380      	movs	r3, #128	@ 0x80
 80167fe:	055b      	lsls	r3, r3, #21
 8016800:	4013      	ands	r3, r2
 8016802:	d004      	beq.n	801680e <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8016804:	f7ff f9de 	bl	8015bc4 <HAL_PWREx_GetVoltageRange>
 8016808:	0003      	movs	r3, r0
 801680a:	617b      	str	r3, [r7, #20]
 801680c:	e017      	b.n	801683e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 801680e:	4b2a      	ldr	r3, [pc, #168]	@ (80168b8 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016810:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016812:	4b29      	ldr	r3, [pc, #164]	@ (80168b8 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016814:	2180      	movs	r1, #128	@ 0x80
 8016816:	0549      	lsls	r1, r1, #21
 8016818:	430a      	orrs	r2, r1
 801681a:	659a      	str	r2, [r3, #88]	@ 0x58
 801681c:	4b26      	ldr	r3, [pc, #152]	@ (80168b8 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 801681e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016820:	2380      	movs	r3, #128	@ 0x80
 8016822:	055b      	lsls	r3, r3, #21
 8016824:	4013      	ands	r3, r2
 8016826:	60fb      	str	r3, [r7, #12]
 8016828:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 801682a:	f7ff f9cb 	bl	8015bc4 <HAL_PWREx_GetVoltageRange>
 801682e:	0003      	movs	r3, r0
 8016830:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8016832:	4b21      	ldr	r3, [pc, #132]	@ (80168b8 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016834:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016836:	4b20      	ldr	r3, [pc, #128]	@ (80168b8 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016838:	4920      	ldr	r1, [pc, #128]	@ (80168bc <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 801683a:	400a      	ands	r2, r1
 801683c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 801683e:	697a      	ldr	r2, [r7, #20]
 8016840:	2380      	movs	r3, #128	@ 0x80
 8016842:	009b      	lsls	r3, r3, #2
 8016844:	429a      	cmp	r2, r3
 8016846:	d111      	bne.n	801686c <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	2b80      	cmp	r3, #128	@ 0x80
 801684c:	d91c      	bls.n	8016888 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 801684e:	687b      	ldr	r3, [r7, #4]
 8016850:	2bb0      	cmp	r3, #176	@ 0xb0
 8016852:	d902      	bls.n	801685a <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8016854:	2302      	movs	r3, #2
 8016856:	613b      	str	r3, [r7, #16]
 8016858:	e016      	b.n	8016888 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	2b90      	cmp	r3, #144	@ 0x90
 801685e:	d902      	bls.n	8016866 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8016860:	2301      	movs	r3, #1
 8016862:	613b      	str	r3, [r7, #16]
 8016864:	e010      	b.n	8016888 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 8016866:	2300      	movs	r3, #0
 8016868:	613b      	str	r3, [r7, #16]
 801686a:	e00d      	b.n	8016888 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	2b7f      	cmp	r3, #127	@ 0x7f
 8016870:	d902      	bls.n	8016878 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 8016872:	2302      	movs	r3, #2
 8016874:	613b      	str	r3, [r7, #16]
 8016876:	e007      	b.n	8016888 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8016878:	687b      	ldr	r3, [r7, #4]
 801687a:	2b70      	cmp	r3, #112	@ 0x70
 801687c:	d102      	bne.n	8016884 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 801687e:	2301      	movs	r3, #1
 8016880:	613b      	str	r3, [r7, #16]
 8016882:	e001      	b.n	8016888 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8016884:	2300      	movs	r3, #0
 8016886:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8016888:	4b0d      	ldr	r3, [pc, #52]	@ (80168c0 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 801688a:	681b      	ldr	r3, [r3, #0]
 801688c:	2207      	movs	r2, #7
 801688e:	4393      	bics	r3, r2
 8016890:	0019      	movs	r1, r3
 8016892:	4b0b      	ldr	r3, [pc, #44]	@ (80168c0 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8016894:	693a      	ldr	r2, [r7, #16]
 8016896:	430a      	orrs	r2, r1
 8016898:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 801689a:	4b09      	ldr	r3, [pc, #36]	@ (80168c0 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 801689c:	681b      	ldr	r3, [r3, #0]
 801689e:	2207      	movs	r2, #7
 80168a0:	4013      	ands	r3, r2
 80168a2:	693a      	ldr	r2, [r7, #16]
 80168a4:	429a      	cmp	r2, r3
 80168a6:	d001      	beq.n	80168ac <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 80168a8:	2301      	movs	r3, #1
 80168aa:	e000      	b.n	80168ae <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 80168ac:	2300      	movs	r3, #0
}
 80168ae:	0018      	movs	r0, r3
 80168b0:	46bd      	mov	sp, r7
 80168b2:	b006      	add	sp, #24
 80168b4:	bd80      	pop	{r7, pc}
 80168b6:	46c0      	nop			@ (mov r8, r8)
 80168b8:	40021000 	.word	0x40021000
 80168bc:	efffffff 	.word	0xefffffff
 80168c0:	40022000 	.word	0x40022000

080168c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b086      	sub	sp, #24
 80168c8:	af00      	add	r7, sp, #0
 80168ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80168cc:	2313      	movs	r3, #19
 80168ce:	18fb      	adds	r3, r7, r3
 80168d0:	2200      	movs	r2, #0
 80168d2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80168d4:	2312      	movs	r3, #18
 80168d6:	18fb      	adds	r3, r7, r3
 80168d8:	2200      	movs	r2, #0
 80168da:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	681a      	ldr	r2, [r3, #0]
 80168e0:	2380      	movs	r3, #128	@ 0x80
 80168e2:	021b      	lsls	r3, r3, #8
 80168e4:	4013      	ands	r3, r2
 80168e6:	d100      	bne.n	80168ea <HAL_RCCEx_PeriphCLKConfig+0x26>
 80168e8:	e0b7      	b.n	8016a5a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 80168ea:	2011      	movs	r0, #17
 80168ec:	183b      	adds	r3, r7, r0
 80168ee:	2200      	movs	r2, #0
 80168f0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80168f2:	4b4c      	ldr	r3, [pc, #304]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80168f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80168f6:	2380      	movs	r3, #128	@ 0x80
 80168f8:	055b      	lsls	r3, r3, #21
 80168fa:	4013      	ands	r3, r2
 80168fc:	d110      	bne.n	8016920 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80168fe:	4b49      	ldr	r3, [pc, #292]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016900:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016902:	4b48      	ldr	r3, [pc, #288]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016904:	2180      	movs	r1, #128	@ 0x80
 8016906:	0549      	lsls	r1, r1, #21
 8016908:	430a      	orrs	r2, r1
 801690a:	659a      	str	r2, [r3, #88]	@ 0x58
 801690c:	4b45      	ldr	r3, [pc, #276]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801690e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016910:	2380      	movs	r3, #128	@ 0x80
 8016912:	055b      	lsls	r3, r3, #21
 8016914:	4013      	ands	r3, r2
 8016916:	60bb      	str	r3, [r7, #8]
 8016918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801691a:	183b      	adds	r3, r7, r0
 801691c:	2201      	movs	r2, #1
 801691e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8016920:	4b41      	ldr	r3, [pc, #260]	@ (8016a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8016922:	681a      	ldr	r2, [r3, #0]
 8016924:	4b40      	ldr	r3, [pc, #256]	@ (8016a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8016926:	2180      	movs	r1, #128	@ 0x80
 8016928:	0049      	lsls	r1, r1, #1
 801692a:	430a      	orrs	r2, r1
 801692c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801692e:	f7fb fd27 	bl	8012380 <HAL_GetTick>
 8016932:	0003      	movs	r3, r0
 8016934:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8016936:	e00b      	b.n	8016950 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8016938:	f7fb fd22 	bl	8012380 <HAL_GetTick>
 801693c:	0002      	movs	r2, r0
 801693e:	68fb      	ldr	r3, [r7, #12]
 8016940:	1ad3      	subs	r3, r2, r3
 8016942:	2b02      	cmp	r3, #2
 8016944:	d904      	bls.n	8016950 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8016946:	2313      	movs	r3, #19
 8016948:	18fb      	adds	r3, r7, r3
 801694a:	2203      	movs	r2, #3
 801694c:	701a      	strb	r2, [r3, #0]
        break;
 801694e:	e005      	b.n	801695c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8016950:	4b35      	ldr	r3, [pc, #212]	@ (8016a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8016952:	681a      	ldr	r2, [r3, #0]
 8016954:	2380      	movs	r3, #128	@ 0x80
 8016956:	005b      	lsls	r3, r3, #1
 8016958:	4013      	ands	r3, r2
 801695a:	d0ed      	beq.n	8016938 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 801695c:	2313      	movs	r3, #19
 801695e:	18fb      	adds	r3, r7, r3
 8016960:	781b      	ldrb	r3, [r3, #0]
 8016962:	2b00      	cmp	r3, #0
 8016964:	d168      	bne.n	8016a38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8016966:	4a2f      	ldr	r2, [pc, #188]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016968:	2390      	movs	r3, #144	@ 0x90
 801696a:	58d2      	ldr	r2, [r2, r3]
 801696c:	23c0      	movs	r3, #192	@ 0xc0
 801696e:	009b      	lsls	r3, r3, #2
 8016970:	4013      	ands	r3, r2
 8016972:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8016974:	697b      	ldr	r3, [r7, #20]
 8016976:	2b00      	cmp	r3, #0
 8016978:	d01f      	beq.n	80169ba <HAL_RCCEx_PeriphCLKConfig+0xf6>
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801697e:	697a      	ldr	r2, [r7, #20]
 8016980:	429a      	cmp	r2, r3
 8016982:	d01a      	beq.n	80169ba <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8016984:	4a27      	ldr	r2, [pc, #156]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016986:	2390      	movs	r3, #144	@ 0x90
 8016988:	58d3      	ldr	r3, [r2, r3]
 801698a:	4a28      	ldr	r2, [pc, #160]	@ (8016a2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 801698c:	4013      	ands	r3, r2
 801698e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8016990:	4a24      	ldr	r2, [pc, #144]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016992:	2390      	movs	r3, #144	@ 0x90
 8016994:	58d3      	ldr	r3, [r2, r3]
 8016996:	4923      	ldr	r1, [pc, #140]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016998:	2280      	movs	r2, #128	@ 0x80
 801699a:	0252      	lsls	r2, r2, #9
 801699c:	4313      	orrs	r3, r2
 801699e:	2290      	movs	r2, #144	@ 0x90
 80169a0:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 80169a2:	4a20      	ldr	r2, [pc, #128]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80169a4:	2390      	movs	r3, #144	@ 0x90
 80169a6:	58d3      	ldr	r3, [r2, r3]
 80169a8:	491e      	ldr	r1, [pc, #120]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80169aa:	4a21      	ldr	r2, [pc, #132]	@ (8016a30 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 80169ac:	4013      	ands	r3, r2
 80169ae:	2290      	movs	r2, #144	@ 0x90
 80169b0:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80169b2:	491c      	ldr	r1, [pc, #112]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80169b4:	2290      	movs	r2, #144	@ 0x90
 80169b6:	697b      	ldr	r3, [r7, #20]
 80169b8:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80169ba:	697b      	ldr	r3, [r7, #20]
 80169bc:	2201      	movs	r2, #1
 80169be:	4013      	ands	r3, r2
 80169c0:	d017      	beq.n	80169f2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80169c2:	f7fb fcdd 	bl	8012380 <HAL_GetTick>
 80169c6:	0003      	movs	r3, r0
 80169c8:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80169ca:	e00c      	b.n	80169e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80169cc:	f7fb fcd8 	bl	8012380 <HAL_GetTick>
 80169d0:	0002      	movs	r2, r0
 80169d2:	68fb      	ldr	r3, [r7, #12]
 80169d4:	1ad3      	subs	r3, r2, r3
 80169d6:	4a17      	ldr	r2, [pc, #92]	@ (8016a34 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80169d8:	4293      	cmp	r3, r2
 80169da:	d904      	bls.n	80169e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 80169dc:	2313      	movs	r3, #19
 80169de:	18fb      	adds	r3, r7, r3
 80169e0:	2203      	movs	r2, #3
 80169e2:	701a      	strb	r2, [r3, #0]
            break;
 80169e4:	e005      	b.n	80169f2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80169e6:	4a0f      	ldr	r2, [pc, #60]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80169e8:	2390      	movs	r3, #144	@ 0x90
 80169ea:	58d3      	ldr	r3, [r2, r3]
 80169ec:	2202      	movs	r2, #2
 80169ee:	4013      	ands	r3, r2
 80169f0:	d0ec      	beq.n	80169cc <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 80169f2:	2313      	movs	r3, #19
 80169f4:	18fb      	adds	r3, r7, r3
 80169f6:	781b      	ldrb	r3, [r3, #0]
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d10b      	bne.n	8016a14 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80169fc:	4a09      	ldr	r2, [pc, #36]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80169fe:	2390      	movs	r3, #144	@ 0x90
 8016a00:	58d3      	ldr	r3, [r2, r3]
 8016a02:	4a0a      	ldr	r2, [pc, #40]	@ (8016a2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8016a04:	401a      	ands	r2, r3
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016a0a:	4906      	ldr	r1, [pc, #24]	@ (8016a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016a0c:	4313      	orrs	r3, r2
 8016a0e:	2290      	movs	r2, #144	@ 0x90
 8016a10:	508b      	str	r3, [r1, r2]
 8016a12:	e017      	b.n	8016a44 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8016a14:	2312      	movs	r3, #18
 8016a16:	18fb      	adds	r3, r7, r3
 8016a18:	2213      	movs	r2, #19
 8016a1a:	18ba      	adds	r2, r7, r2
 8016a1c:	7812      	ldrb	r2, [r2, #0]
 8016a1e:	701a      	strb	r2, [r3, #0]
 8016a20:	e010      	b.n	8016a44 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8016a22:	46c0      	nop			@ (mov r8, r8)
 8016a24:	40021000 	.word	0x40021000
 8016a28:	40007000 	.word	0x40007000
 8016a2c:	fffffcff 	.word	0xfffffcff
 8016a30:	fffeffff 	.word	0xfffeffff
 8016a34:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016a38:	2312      	movs	r3, #18
 8016a3a:	18fb      	adds	r3, r7, r3
 8016a3c:	2213      	movs	r2, #19
 8016a3e:	18ba      	adds	r2, r7, r2
 8016a40:	7812      	ldrb	r2, [r2, #0]
 8016a42:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8016a44:	2311      	movs	r3, #17
 8016a46:	18fb      	adds	r3, r7, r3
 8016a48:	781b      	ldrb	r3, [r3, #0]
 8016a4a:	2b01      	cmp	r3, #1
 8016a4c:	d105      	bne.n	8016a5a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8016a4e:	4ba4      	ldr	r3, [pc, #656]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016a50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016a52:	4ba3      	ldr	r3, [pc, #652]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016a54:	49a3      	ldr	r1, [pc, #652]	@ (8016ce4 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8016a56:	400a      	ands	r2, r1
 8016a58:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	681b      	ldr	r3, [r3, #0]
 8016a5e:	2201      	movs	r2, #1
 8016a60:	4013      	ands	r3, r2
 8016a62:	d00b      	beq.n	8016a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8016a64:	4a9e      	ldr	r2, [pc, #632]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016a66:	2388      	movs	r3, #136	@ 0x88
 8016a68:	58d3      	ldr	r3, [r2, r3]
 8016a6a:	2203      	movs	r2, #3
 8016a6c:	4393      	bics	r3, r2
 8016a6e:	001a      	movs	r2, r3
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	685b      	ldr	r3, [r3, #4]
 8016a74:	499a      	ldr	r1, [pc, #616]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016a76:	4313      	orrs	r3, r2
 8016a78:	2288      	movs	r2, #136	@ 0x88
 8016a7a:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	681b      	ldr	r3, [r3, #0]
 8016a80:	2202      	movs	r2, #2
 8016a82:	4013      	ands	r3, r2
 8016a84:	d00b      	beq.n	8016a9e <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8016a86:	4a96      	ldr	r2, [pc, #600]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016a88:	2388      	movs	r3, #136	@ 0x88
 8016a8a:	58d3      	ldr	r3, [r2, r3]
 8016a8c:	220c      	movs	r2, #12
 8016a8e:	4393      	bics	r3, r2
 8016a90:	001a      	movs	r2, r3
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	689b      	ldr	r3, [r3, #8]
 8016a96:	4992      	ldr	r1, [pc, #584]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016a98:	4313      	orrs	r3, r2
 8016a9a:	2288      	movs	r2, #136	@ 0x88
 8016a9c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	681b      	ldr	r3, [r3, #0]
 8016aa2:	2210      	movs	r2, #16
 8016aa4:	4013      	ands	r3, r2
 8016aa6:	d00a      	beq.n	8016abe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8016aa8:	4a8d      	ldr	r2, [pc, #564]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016aaa:	2388      	movs	r3, #136	@ 0x88
 8016aac:	58d3      	ldr	r3, [r2, r3]
 8016aae:	4a8e      	ldr	r2, [pc, #568]	@ (8016ce8 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8016ab0:	401a      	ands	r2, r3
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	695b      	ldr	r3, [r3, #20]
 8016ab6:	498a      	ldr	r1, [pc, #552]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016ab8:	4313      	orrs	r3, r2
 8016aba:	2288      	movs	r2, #136	@ 0x88
 8016abc:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	681b      	ldr	r3, [r3, #0]
 8016ac2:	2208      	movs	r2, #8
 8016ac4:	4013      	ands	r3, r2
 8016ac6:	d00a      	beq.n	8016ade <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8016ac8:	4a85      	ldr	r2, [pc, #532]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016aca:	2388      	movs	r3, #136	@ 0x88
 8016acc:	58d3      	ldr	r3, [r2, r3]
 8016ace:	4a87      	ldr	r2, [pc, #540]	@ (8016cec <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8016ad0:	401a      	ands	r2, r3
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	691b      	ldr	r3, [r3, #16]
 8016ad6:	4982      	ldr	r1, [pc, #520]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016ad8:	4313      	orrs	r3, r2
 8016ada:	2288      	movs	r2, #136	@ 0x88
 8016adc:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	2204      	movs	r2, #4
 8016ae4:	4013      	ands	r3, r2
 8016ae6:	d00b      	beq.n	8016b00 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8016ae8:	4a7d      	ldr	r2, [pc, #500]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016aea:	2388      	movs	r3, #136	@ 0x88
 8016aec:	58d3      	ldr	r3, [r2, r3]
 8016aee:	22c0      	movs	r2, #192	@ 0xc0
 8016af0:	4393      	bics	r3, r2
 8016af2:	001a      	movs	r2, r3
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	68db      	ldr	r3, [r3, #12]
 8016af8:	4979      	ldr	r1, [pc, #484]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016afa:	4313      	orrs	r3, r2
 8016afc:	2288      	movs	r2, #136	@ 0x88
 8016afe:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	681b      	ldr	r3, [r3, #0]
 8016b04:	2220      	movs	r2, #32
 8016b06:	4013      	ands	r3, r2
 8016b08:	d00a      	beq.n	8016b20 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8016b0a:	4a75      	ldr	r2, [pc, #468]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b0c:	2388      	movs	r3, #136	@ 0x88
 8016b0e:	58d3      	ldr	r3, [r2, r3]
 8016b10:	4a77      	ldr	r2, [pc, #476]	@ (8016cf0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8016b12:	401a      	ands	r2, r3
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	699b      	ldr	r3, [r3, #24]
 8016b18:	4971      	ldr	r1, [pc, #452]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b1a:	4313      	orrs	r3, r2
 8016b1c:	2288      	movs	r2, #136	@ 0x88
 8016b1e:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	681b      	ldr	r3, [r3, #0]
 8016b24:	2240      	movs	r2, #64	@ 0x40
 8016b26:	4013      	ands	r3, r2
 8016b28:	d00a      	beq.n	8016b40 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8016b2a:	4a6d      	ldr	r2, [pc, #436]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b2c:	2388      	movs	r3, #136	@ 0x88
 8016b2e:	58d3      	ldr	r3, [r2, r3]
 8016b30:	4a70      	ldr	r2, [pc, #448]	@ (8016cf4 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8016b32:	401a      	ands	r2, r3
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	69db      	ldr	r3, [r3, #28]
 8016b38:	4969      	ldr	r1, [pc, #420]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b3a:	4313      	orrs	r3, r2
 8016b3c:	2288      	movs	r2, #136	@ 0x88
 8016b3e:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	2280      	movs	r2, #128	@ 0x80
 8016b46:	4013      	ands	r3, r2
 8016b48:	d00a      	beq.n	8016b60 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8016b4a:	4a65      	ldr	r2, [pc, #404]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b4c:	2388      	movs	r3, #136	@ 0x88
 8016b4e:	58d3      	ldr	r3, [r2, r3]
 8016b50:	4a69      	ldr	r2, [pc, #420]	@ (8016cf8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8016b52:	401a      	ands	r2, r3
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	6a1b      	ldr	r3, [r3, #32]
 8016b58:	4961      	ldr	r1, [pc, #388]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b5a:	4313      	orrs	r3, r2
 8016b5c:	2288      	movs	r2, #136	@ 0x88
 8016b5e:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	681a      	ldr	r2, [r3, #0]
 8016b64:	2380      	movs	r3, #128	@ 0x80
 8016b66:	005b      	lsls	r3, r3, #1
 8016b68:	4013      	ands	r3, r2
 8016b6a:	d00a      	beq.n	8016b82 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8016b6c:	4a5c      	ldr	r2, [pc, #368]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b6e:	2388      	movs	r3, #136	@ 0x88
 8016b70:	58d3      	ldr	r3, [r2, r3]
 8016b72:	4a62      	ldr	r2, [pc, #392]	@ (8016cfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8016b74:	401a      	ands	r2, r3
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016b7a:	4959      	ldr	r1, [pc, #356]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b7c:	4313      	orrs	r3, r2
 8016b7e:	2288      	movs	r2, #136	@ 0x88
 8016b80:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	681a      	ldr	r2, [r3, #0]
 8016b86:	2380      	movs	r3, #128	@ 0x80
 8016b88:	009b      	lsls	r3, r3, #2
 8016b8a:	4013      	ands	r3, r2
 8016b8c:	d00a      	beq.n	8016ba4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8016b8e:	4a54      	ldr	r2, [pc, #336]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b90:	2388      	movs	r3, #136	@ 0x88
 8016b92:	58d3      	ldr	r3, [r2, r3]
 8016b94:	4a5a      	ldr	r2, [pc, #360]	@ (8016d00 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8016b96:	401a      	ands	r2, r3
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b9c:	4950      	ldr	r1, [pc, #320]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b9e:	4313      	orrs	r3, r2
 8016ba0:	2288      	movs	r2, #136	@ 0x88
 8016ba2:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	681a      	ldr	r2, [r3, #0]
 8016ba8:	2380      	movs	r3, #128	@ 0x80
 8016baa:	01db      	lsls	r3, r3, #7
 8016bac:	4013      	ands	r3, r2
 8016bae:	d017      	beq.n	8016be0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016bb4:	2380      	movs	r3, #128	@ 0x80
 8016bb6:	055b      	lsls	r3, r3, #21
 8016bb8:	429a      	cmp	r2, r3
 8016bba:	d106      	bne.n	8016bca <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8016bbc:	4b48      	ldr	r3, [pc, #288]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bbe:	68da      	ldr	r2, [r3, #12]
 8016bc0:	4b47      	ldr	r3, [pc, #284]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bc2:	2180      	movs	r1, #128	@ 0x80
 8016bc4:	0249      	lsls	r1, r1, #9
 8016bc6:	430a      	orrs	r2, r1
 8016bc8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8016bca:	4a45      	ldr	r2, [pc, #276]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bcc:	2388      	movs	r3, #136	@ 0x88
 8016bce:	58d3      	ldr	r3, [r2, r3]
 8016bd0:	4a4c      	ldr	r2, [pc, #304]	@ (8016d04 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8016bd2:	401a      	ands	r2, r3
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016bd8:	4941      	ldr	r1, [pc, #260]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bda:	4313      	orrs	r3, r2
 8016bdc:	2288      	movs	r2, #136	@ 0x88
 8016bde:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	681a      	ldr	r2, [r3, #0]
 8016be4:	2380      	movs	r3, #128	@ 0x80
 8016be6:	015b      	lsls	r3, r3, #5
 8016be8:	4013      	ands	r3, r2
 8016bea:	d017      	beq.n	8016c1c <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8016bec:	687b      	ldr	r3, [r7, #4]
 8016bee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8016bf0:	2380      	movs	r3, #128	@ 0x80
 8016bf2:	051b      	lsls	r3, r3, #20
 8016bf4:	429a      	cmp	r2, r3
 8016bf6:	d106      	bne.n	8016c06 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016bf8:	4b39      	ldr	r3, [pc, #228]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bfa:	68da      	ldr	r2, [r3, #12]
 8016bfc:	4b38      	ldr	r3, [pc, #224]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bfe:	2180      	movs	r1, #128	@ 0x80
 8016c00:	0449      	lsls	r1, r1, #17
 8016c02:	430a      	orrs	r2, r1
 8016c04:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8016c06:	4a36      	ldr	r2, [pc, #216]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c08:	2388      	movs	r3, #136	@ 0x88
 8016c0a:	58d3      	ldr	r3, [r2, r3]
 8016c0c:	4a3e      	ldr	r2, [pc, #248]	@ (8016d08 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8016c0e:	401a      	ands	r2, r3
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c14:	4932      	ldr	r1, [pc, #200]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c16:	4313      	orrs	r3, r2
 8016c18:	2288      	movs	r2, #136	@ 0x88
 8016c1a:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	681a      	ldr	r2, [r3, #0]
 8016c20:	2380      	movs	r3, #128	@ 0x80
 8016c22:	019b      	lsls	r3, r3, #6
 8016c24:	4013      	ands	r3, r2
 8016c26:	d017      	beq.n	8016c58 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016c2c:	2380      	movs	r3, #128	@ 0x80
 8016c2e:	051b      	lsls	r3, r3, #20
 8016c30:	429a      	cmp	r2, r3
 8016c32:	d106      	bne.n	8016c42 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016c34:	4b2a      	ldr	r3, [pc, #168]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c36:	68da      	ldr	r2, [r3, #12]
 8016c38:	4b29      	ldr	r3, [pc, #164]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c3a:	2180      	movs	r1, #128	@ 0x80
 8016c3c:	0449      	lsls	r1, r1, #17
 8016c3e:	430a      	orrs	r2, r1
 8016c40:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8016c42:	4a27      	ldr	r2, [pc, #156]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c44:	2388      	movs	r3, #136	@ 0x88
 8016c46:	58d3      	ldr	r3, [r2, r3]
 8016c48:	4a2f      	ldr	r2, [pc, #188]	@ (8016d08 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8016c4a:	401a      	ands	r2, r3
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016c50:	4923      	ldr	r1, [pc, #140]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c52:	4313      	orrs	r3, r2
 8016c54:	2288      	movs	r2, #136	@ 0x88
 8016c56:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	681a      	ldr	r2, [r3, #0]
 8016c5c:	2380      	movs	r3, #128	@ 0x80
 8016c5e:	00db      	lsls	r3, r3, #3
 8016c60:	4013      	ands	r3, r2
 8016c62:	d017      	beq.n	8016c94 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c68:	2380      	movs	r3, #128	@ 0x80
 8016c6a:	045b      	lsls	r3, r3, #17
 8016c6c:	429a      	cmp	r2, r3
 8016c6e:	d106      	bne.n	8016c7e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016c70:	4b1b      	ldr	r3, [pc, #108]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c72:	68da      	ldr	r2, [r3, #12]
 8016c74:	4b1a      	ldr	r3, [pc, #104]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c76:	2180      	movs	r1, #128	@ 0x80
 8016c78:	0449      	lsls	r1, r1, #17
 8016c7a:	430a      	orrs	r2, r1
 8016c7c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8016c7e:	4a18      	ldr	r2, [pc, #96]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c80:	2388      	movs	r3, #136	@ 0x88
 8016c82:	58d3      	ldr	r3, [r2, r3]
 8016c84:	4a21      	ldr	r2, [pc, #132]	@ (8016d0c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8016c86:	401a      	ands	r2, r3
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c8c:	4914      	ldr	r1, [pc, #80]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c8e:	4313      	orrs	r3, r2
 8016c90:	2288      	movs	r2, #136	@ 0x88
 8016c92:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	681a      	ldr	r2, [r3, #0]
 8016c98:	2380      	movs	r3, #128	@ 0x80
 8016c9a:	011b      	lsls	r3, r3, #4
 8016c9c:	4013      	ands	r3, r2
 8016c9e:	d017      	beq.n	8016cd0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016ca4:	2380      	movs	r3, #128	@ 0x80
 8016ca6:	049b      	lsls	r3, r3, #18
 8016ca8:	429a      	cmp	r2, r3
 8016caa:	d106      	bne.n	8016cba <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016cac:	4b0c      	ldr	r3, [pc, #48]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cae:	68da      	ldr	r2, [r3, #12]
 8016cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cb2:	2180      	movs	r1, #128	@ 0x80
 8016cb4:	0449      	lsls	r1, r1, #17
 8016cb6:	430a      	orrs	r2, r1
 8016cb8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8016cba:	4a09      	ldr	r2, [pc, #36]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cbc:	2388      	movs	r3, #136	@ 0x88
 8016cbe:	58d3      	ldr	r3, [r2, r3]
 8016cc0:	4a12      	ldr	r2, [pc, #72]	@ (8016d0c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8016cc2:	401a      	ands	r2, r3
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016cc8:	4905      	ldr	r1, [pc, #20]	@ (8016ce0 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cca:	4313      	orrs	r3, r2
 8016ccc:	2288      	movs	r2, #136	@ 0x88
 8016cce:	508b      	str	r3, [r1, r2]

  }

  return status;
 8016cd0:	2312      	movs	r3, #18
 8016cd2:	18fb      	adds	r3, r7, r3
 8016cd4:	781b      	ldrb	r3, [r3, #0]
}
 8016cd6:	0018      	movs	r0, r3
 8016cd8:	46bd      	mov	sp, r7
 8016cda:	b006      	add	sp, #24
 8016cdc:	bd80      	pop	{r7, pc}
 8016cde:	46c0      	nop			@ (mov r8, r8)
 8016ce0:	40021000 	.word	0x40021000
 8016ce4:	efffffff 	.word	0xefffffff
 8016ce8:	fffff3ff 	.word	0xfffff3ff
 8016cec:	fffffcff 	.word	0xfffffcff
 8016cf0:	ffffcfff 	.word	0xffffcfff
 8016cf4:	fffcffff 	.word	0xfffcffff
 8016cf8:	fff3ffff 	.word	0xfff3ffff
 8016cfc:	ffcfffff 	.word	0xffcfffff
 8016d00:	ff3fffff 	.word	0xff3fffff
 8016d04:	cfffffff 	.word	0xcfffffff
 8016d08:	f3ffffff 	.word	0xf3ffffff
 8016d0c:	feffffff 	.word	0xfeffffff

08016d10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8016d10:	b590      	push	{r4, r7, lr}
 8016d12:	b089      	sub	sp, #36	@ 0x24
 8016d14:	af00      	add	r7, sp, #0
 8016d16:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8016d18:	2300      	movs	r3, #0
 8016d1a:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8016d1c:	687a      	ldr	r2, [r7, #4]
 8016d1e:	2380      	movs	r3, #128	@ 0x80
 8016d20:	021b      	lsls	r3, r3, #8
 8016d22:	429a      	cmp	r2, r3
 8016d24:	d154      	bne.n	8016dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8016d26:	4ad5      	ldr	r2, [pc, #852]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016d28:	2390      	movs	r3, #144	@ 0x90
 8016d2a:	58d2      	ldr	r2, [r2, r3]
 8016d2c:	23c0      	movs	r3, #192	@ 0xc0
 8016d2e:	009b      	lsls	r3, r3, #2
 8016d30:	4013      	ands	r3, r2
 8016d32:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 8016d34:	697a      	ldr	r2, [r7, #20]
 8016d36:	23c0      	movs	r3, #192	@ 0xc0
 8016d38:	009b      	lsls	r3, r3, #2
 8016d3a:	429a      	cmp	r2, r3
 8016d3c:	d039      	beq.n	8016db2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8016d3e:	697a      	ldr	r2, [r7, #20]
 8016d40:	23c0      	movs	r3, #192	@ 0xc0
 8016d42:	009b      	lsls	r3, r3, #2
 8016d44:	429a      	cmp	r2, r3
 8016d46:	d901      	bls.n	8016d4c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8016d48:	f000 fd1a 	bl	8017780 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8016d4c:	697a      	ldr	r2, [r7, #20]
 8016d4e:	2380      	movs	r3, #128	@ 0x80
 8016d50:	005b      	lsls	r3, r3, #1
 8016d52:	429a      	cmp	r2, r3
 8016d54:	d006      	beq.n	8016d64 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8016d56:	697a      	ldr	r2, [r7, #20]
 8016d58:	2380      	movs	r3, #128	@ 0x80
 8016d5a:	009b      	lsls	r3, r3, #2
 8016d5c:	429a      	cmp	r2, r3
 8016d5e:	d00f      	beq.n	8016d80 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 8016d60:	f000 fd0e 	bl	8017780 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8016d64:	4ac5      	ldr	r2, [pc, #788]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016d66:	2390      	movs	r3, #144	@ 0x90
 8016d68:	58d3      	ldr	r3, [r2, r3]
 8016d6a:	2202      	movs	r2, #2
 8016d6c:	4013      	ands	r3, r2
 8016d6e:	2b02      	cmp	r3, #2
 8016d70:	d001      	beq.n	8016d76 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 8016d72:	f000 fd07 	bl	8017784 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          frequency = LSE_VALUE;
 8016d76:	2380      	movs	r3, #128	@ 0x80
 8016d78:	021b      	lsls	r3, r3, #8
 8016d7a:	61fb      	str	r3, [r7, #28]
        break;
 8016d7c:	f000 fd02 	bl	8017784 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8016d80:	4abe      	ldr	r2, [pc, #760]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016d82:	2394      	movs	r3, #148	@ 0x94
 8016d84:	58d3      	ldr	r3, [r2, r3]
 8016d86:	2202      	movs	r2, #2
 8016d88:	4013      	ands	r3, r2
 8016d8a:	2b02      	cmp	r3, #2
 8016d8c:	d001      	beq.n	8016d92 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8016d8e:	f000 fcfb 	bl	8017788 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8016d92:	4aba      	ldr	r2, [pc, #744]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016d94:	2394      	movs	r3, #148	@ 0x94
 8016d96:	58d3      	ldr	r3, [r2, r3]
 8016d98:	2204      	movs	r2, #4
 8016d9a:	4013      	ands	r3, r2
 8016d9c:	2b04      	cmp	r3, #4
 8016d9e:	d103      	bne.n	8016da8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 8016da0:	23fa      	movs	r3, #250	@ 0xfa
 8016da2:	61fb      	str	r3, [r7, #28]
        break;
 8016da4:	f000 fcf0 	bl	8017788 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
            frequency = LSI_VALUE;
 8016da8:	23fa      	movs	r3, #250	@ 0xfa
 8016daa:	01db      	lsls	r3, r3, #7
 8016dac:	61fb      	str	r3, [r7, #28]
        break;
 8016dae:	f000 fceb 	bl	8017788 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8016db2:	4bb2      	ldr	r3, [pc, #712]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016db4:	681a      	ldr	r2, [r3, #0]
 8016db6:	2380      	movs	r3, #128	@ 0x80
 8016db8:	029b      	lsls	r3, r3, #10
 8016dba:	401a      	ands	r2, r3
 8016dbc:	2380      	movs	r3, #128	@ 0x80
 8016dbe:	029b      	lsls	r3, r3, #10
 8016dc0:	429a      	cmp	r2, r3
 8016dc2:	d001      	beq.n	8016dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8016dc4:	f000 fce2 	bl	801778c <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
          frequency = HSE_VALUE / 32U;
 8016dc8:	4bad      	ldr	r3, [pc, #692]	@ (8017080 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8016dca:	61fb      	str	r3, [r7, #28]
        break;
 8016dcc:	f000 fcde 	bl	801778c <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8016dd0:	687a      	ldr	r2, [r7, #4]
 8016dd2:	2380      	movs	r3, #128	@ 0x80
 8016dd4:	029b      	lsls	r3, r3, #10
 8016dd6:	429a      	cmp	r2, r3
 8016dd8:	d100      	bne.n	8016ddc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8016dda:	e11a      	b.n	8017012 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8016ddc:	687a      	ldr	r2, [r7, #4]
 8016dde:	2380      	movs	r3, #128	@ 0x80
 8016de0:	029b      	lsls	r3, r3, #10
 8016de2:	429a      	cmp	r2, r3
 8016de4:	d901      	bls.n	8016dea <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8016de6:	f000 fcd3 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016dea:	687a      	ldr	r2, [r7, #4]
 8016dec:	2380      	movs	r3, #128	@ 0x80
 8016dee:	025b      	lsls	r3, r3, #9
 8016df0:	429a      	cmp	r2, r3
 8016df2:	d100      	bne.n	8016df6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8016df4:	e10d      	b.n	8017012 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8016df6:	687a      	ldr	r2, [r7, #4]
 8016df8:	2380      	movs	r3, #128	@ 0x80
 8016dfa:	025b      	lsls	r3, r3, #9
 8016dfc:	429a      	cmp	r2, r3
 8016dfe:	d901      	bls.n	8016e04 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8016e00:	f000 fcc6 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016e04:	687a      	ldr	r2, [r7, #4]
 8016e06:	2380      	movs	r3, #128	@ 0x80
 8016e08:	01db      	lsls	r3, r3, #7
 8016e0a:	429a      	cmp	r2, r3
 8016e0c:	d100      	bne.n	8016e10 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8016e0e:	e1eb      	b.n	80171e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8016e10:	687a      	ldr	r2, [r7, #4]
 8016e12:	2380      	movs	r3, #128	@ 0x80
 8016e14:	01db      	lsls	r3, r3, #7
 8016e16:	429a      	cmp	r2, r3
 8016e18:	d901      	bls.n	8016e1e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8016e1a:	f000 fcb9 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016e1e:	687a      	ldr	r2, [r7, #4]
 8016e20:	2380      	movs	r3, #128	@ 0x80
 8016e22:	019b      	lsls	r3, r3, #6
 8016e24:	429a      	cmp	r2, r3
 8016e26:	d101      	bne.n	8016e2c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8016e28:	f000 fc50 	bl	80176cc <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8016e2c:	687a      	ldr	r2, [r7, #4]
 8016e2e:	2380      	movs	r3, #128	@ 0x80
 8016e30:	019b      	lsls	r3, r3, #6
 8016e32:	429a      	cmp	r2, r3
 8016e34:	d901      	bls.n	8016e3a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8016e36:	f000 fcab 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016e3a:	687a      	ldr	r2, [r7, #4]
 8016e3c:	2380      	movs	r3, #128	@ 0x80
 8016e3e:	015b      	lsls	r3, r3, #5
 8016e40:	429a      	cmp	r2, r3
 8016e42:	d101      	bne.n	8016e48 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8016e44:	f000 fbe2 	bl	801760c <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8016e48:	687a      	ldr	r2, [r7, #4]
 8016e4a:	2380      	movs	r3, #128	@ 0x80
 8016e4c:	015b      	lsls	r3, r3, #5
 8016e4e:	429a      	cmp	r2, r3
 8016e50:	d901      	bls.n	8016e56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8016e52:	f000 fc9d 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016e56:	687a      	ldr	r2, [r7, #4]
 8016e58:	2380      	movs	r3, #128	@ 0x80
 8016e5a:	011b      	lsls	r3, r3, #4
 8016e5c:	429a      	cmp	r2, r3
 8016e5e:	d101      	bne.n	8016e64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8016e60:	f000 fba9 	bl	80175b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8016e64:	687a      	ldr	r2, [r7, #4]
 8016e66:	2380      	movs	r3, #128	@ 0x80
 8016e68:	011b      	lsls	r3, r3, #4
 8016e6a:	429a      	cmp	r2, r3
 8016e6c:	d901      	bls.n	8016e72 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8016e6e:	f000 fc8f 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016e72:	687a      	ldr	r2, [r7, #4]
 8016e74:	2380      	movs	r3, #128	@ 0x80
 8016e76:	00db      	lsls	r3, r3, #3
 8016e78:	429a      	cmp	r2, r3
 8016e7a:	d101      	bne.n	8016e80 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8016e7c:	f000 fb70 	bl	8017560 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8016e80:	687a      	ldr	r2, [r7, #4]
 8016e82:	2380      	movs	r3, #128	@ 0x80
 8016e84:	00db      	lsls	r3, r3, #3
 8016e86:	429a      	cmp	r2, r3
 8016e88:	d901      	bls.n	8016e8e <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8016e8a:	f000 fc81 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016e8e:	687a      	ldr	r2, [r7, #4]
 8016e90:	2380      	movs	r3, #128	@ 0x80
 8016e92:	009b      	lsls	r3, r3, #2
 8016e94:	429a      	cmp	r2, r3
 8016e96:	d100      	bne.n	8016e9a <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8016e98:	e305      	b.n	80174a6 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 8016e9a:	687a      	ldr	r2, [r7, #4]
 8016e9c:	2380      	movs	r3, #128	@ 0x80
 8016e9e:	009b      	lsls	r3, r3, #2
 8016ea0:	429a      	cmp	r2, r3
 8016ea2:	d901      	bls.n	8016ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8016ea4:	f000 fc74 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016ea8:	687a      	ldr	r2, [r7, #4]
 8016eaa:	2380      	movs	r3, #128	@ 0x80
 8016eac:	005b      	lsls	r3, r3, #1
 8016eae:	429a      	cmp	r2, r3
 8016eb0:	d100      	bne.n	8016eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8016eb2:	e29b      	b.n	80173ec <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8016eb4:	687a      	ldr	r2, [r7, #4]
 8016eb6:	2380      	movs	r3, #128	@ 0x80
 8016eb8:	005b      	lsls	r3, r3, #1
 8016eba:	429a      	cmp	r2, r3
 8016ebc:	d901      	bls.n	8016ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 8016ebe:	f000 fc67 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	2b80      	cmp	r3, #128	@ 0x80
 8016ec6:	d100      	bne.n	8016eca <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8016ec8:	e22f      	b.n	801732a <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	2b80      	cmp	r3, #128	@ 0x80
 8016ece:	d901      	bls.n	8016ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8016ed0:	f000 fc5e 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	2b20      	cmp	r3, #32
 8016ed8:	d80f      	bhi.n	8016efa <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	d101      	bne.n	8016ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8016ee0:	f000 fc56 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	2b20      	cmp	r3, #32
 8016ee8:	d901      	bls.n	8016eee <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 8016eea:	f000 fc51 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	009a      	lsls	r2, r3, #2
 8016ef2:	4b64      	ldr	r3, [pc, #400]	@ (8017084 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 8016ef4:	18d3      	adds	r3, r2, r3
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	469f      	mov	pc, r3
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	2b40      	cmp	r3, #64	@ 0x40
 8016efe:	d100      	bne.n	8016f02 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8016f00:	e1df      	b.n	80172c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
            break;
        }
        break;
      }
      default:
        break;
 8016f02:	f000 fc45 	bl	8017790 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8016f06:	4a5d      	ldr	r2, [pc, #372]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016f08:	2388      	movs	r3, #136	@ 0x88
 8016f0a:	58d3      	ldr	r3, [r2, r3]
 8016f0c:	2203      	movs	r2, #3
 8016f0e:	4013      	ands	r3, r2
 8016f10:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8016f12:	697b      	ldr	r3, [r7, #20]
 8016f14:	2b03      	cmp	r3, #3
 8016f16:	d025      	beq.n	8016f64 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8016f18:	697b      	ldr	r3, [r7, #20]
 8016f1a:	2b03      	cmp	r3, #3
 8016f1c:	d82d      	bhi.n	8016f7a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8016f1e:	697b      	ldr	r3, [r7, #20]
 8016f20:	2b02      	cmp	r3, #2
 8016f22:	d013      	beq.n	8016f4c <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8016f24:	697b      	ldr	r3, [r7, #20]
 8016f26:	2b02      	cmp	r3, #2
 8016f28:	d827      	bhi.n	8016f7a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8016f2a:	697b      	ldr	r3, [r7, #20]
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	d003      	beq.n	8016f38 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 8016f30:	697b      	ldr	r3, [r7, #20]
 8016f32:	2b01      	cmp	r3, #1
 8016f34:	d005      	beq.n	8016f42 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
            break;
 8016f36:	e020      	b.n	8016f7a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
            frequency = HAL_RCC_GetPCLK1Freq();
 8016f38:	f7ff fc40 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8016f3c:	0003      	movs	r3, r0
 8016f3e:	61fb      	str	r3, [r7, #28]
            break;
 8016f40:	e022      	b.n	8016f88 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            frequency = HAL_RCC_GetSysClockFreq();
 8016f42:	f7ff fb95 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 8016f46:	0003      	movs	r3, r0
 8016f48:	61fb      	str	r3, [r7, #28]
            break;
 8016f4a:	e01d      	b.n	8016f88 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8016f4c:	4b4b      	ldr	r3, [pc, #300]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016f4e:	681a      	ldr	r2, [r3, #0]
 8016f50:	2380      	movs	r3, #128	@ 0x80
 8016f52:	00db      	lsls	r3, r3, #3
 8016f54:	401a      	ands	r2, r3
 8016f56:	2380      	movs	r3, #128	@ 0x80
 8016f58:	00db      	lsls	r3, r3, #3
 8016f5a:	429a      	cmp	r2, r3
 8016f5c:	d110      	bne.n	8016f80 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
              frequency = HSI_VALUE;
 8016f5e:	4b4a      	ldr	r3, [pc, #296]	@ (8017088 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8016f60:	61fb      	str	r3, [r7, #28]
            break;
 8016f62:	e00d      	b.n	8016f80 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8016f64:	4a45      	ldr	r2, [pc, #276]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016f66:	2390      	movs	r3, #144	@ 0x90
 8016f68:	58d3      	ldr	r3, [r2, r3]
 8016f6a:	2202      	movs	r2, #2
 8016f6c:	4013      	ands	r3, r2
 8016f6e:	2b02      	cmp	r3, #2
 8016f70:	d109      	bne.n	8016f86 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
              frequency = LSE_VALUE;
 8016f72:	2380      	movs	r3, #128	@ 0x80
 8016f74:	021b      	lsls	r3, r3, #8
 8016f76:	61fb      	str	r3, [r7, #28]
            break;
 8016f78:	e005      	b.n	8016f86 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
            break;
 8016f7a:	46c0      	nop			@ (mov r8, r8)
 8016f7c:	f000 fc09 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8016f80:	46c0      	nop			@ (mov r8, r8)
 8016f82:	f000 fc06 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8016f86:	46c0      	nop			@ (mov r8, r8)
        break;
 8016f88:	f000 fc03 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8016f8c:	4a3b      	ldr	r2, [pc, #236]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016f8e:	2388      	movs	r3, #136	@ 0x88
 8016f90:	58d3      	ldr	r3, [r2, r3]
 8016f92:	220c      	movs	r2, #12
 8016f94:	4013      	ands	r3, r2
 8016f96:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8016f98:	697b      	ldr	r3, [r7, #20]
 8016f9a:	2b0c      	cmp	r3, #12
 8016f9c:	d025      	beq.n	8016fea <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 8016f9e:	697b      	ldr	r3, [r7, #20]
 8016fa0:	2b0c      	cmp	r3, #12
 8016fa2:	d82d      	bhi.n	8017000 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8016fa4:	697b      	ldr	r3, [r7, #20]
 8016fa6:	2b08      	cmp	r3, #8
 8016fa8:	d013      	beq.n	8016fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 8016faa:	697b      	ldr	r3, [r7, #20]
 8016fac:	2b08      	cmp	r3, #8
 8016fae:	d827      	bhi.n	8017000 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8016fb0:	697b      	ldr	r3, [r7, #20]
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	d003      	beq.n	8016fbe <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8016fb6:	697b      	ldr	r3, [r7, #20]
 8016fb8:	2b04      	cmp	r3, #4
 8016fba:	d005      	beq.n	8016fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 8016fbc:	e020      	b.n	8017000 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
            frequency = HAL_RCC_GetPCLK1Freq();
 8016fbe:	f7ff fbfd 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8016fc2:	0003      	movs	r3, r0
 8016fc4:	61fb      	str	r3, [r7, #28]
            break;
 8016fc6:	e022      	b.n	801700e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            frequency = HAL_RCC_GetSysClockFreq();
 8016fc8:	f7ff fb52 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 8016fcc:	0003      	movs	r3, r0
 8016fce:	61fb      	str	r3, [r7, #28]
            break;
 8016fd0:	e01d      	b.n	801700e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8016fd2:	4b2a      	ldr	r3, [pc, #168]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016fd4:	681a      	ldr	r2, [r3, #0]
 8016fd6:	2380      	movs	r3, #128	@ 0x80
 8016fd8:	00db      	lsls	r3, r3, #3
 8016fda:	401a      	ands	r2, r3
 8016fdc:	2380      	movs	r3, #128	@ 0x80
 8016fde:	00db      	lsls	r3, r3, #3
 8016fe0:	429a      	cmp	r2, r3
 8016fe2:	d110      	bne.n	8017006 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
              frequency = HSI_VALUE;
 8016fe4:	4b28      	ldr	r3, [pc, #160]	@ (8017088 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8016fe6:	61fb      	str	r3, [r7, #28]
            break;
 8016fe8:	e00d      	b.n	8017006 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8016fea:	4a24      	ldr	r2, [pc, #144]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016fec:	2390      	movs	r3, #144	@ 0x90
 8016fee:	58d3      	ldr	r3, [r2, r3]
 8016ff0:	2202      	movs	r2, #2
 8016ff2:	4013      	ands	r3, r2
 8016ff4:	2b02      	cmp	r3, #2
 8016ff6:	d109      	bne.n	801700c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
              frequency = LSE_VALUE;
 8016ff8:	2380      	movs	r3, #128	@ 0x80
 8016ffa:	021b      	lsls	r3, r3, #8
 8016ffc:	61fb      	str	r3, [r7, #28]
            break;
 8016ffe:	e005      	b.n	801700c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            break;
 8017000:	46c0      	nop			@ (mov r8, r8)
 8017002:	f000 fbc6 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017006:	46c0      	nop			@ (mov r8, r8)
 8017008:	f000 fbc3 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801700c:	46c0      	nop			@ (mov r8, r8)
        break;
 801700e:	f000 fbc0 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        frequency = HAL_RCC_GetPCLK1Freq();
 8017012:	f7ff fbd3 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8017016:	0003      	movs	r3, r0
 8017018:	61fb      	str	r3, [r7, #28]
        break;
 801701a:	f000 fbba 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 801701e:	4a17      	ldr	r2, [pc, #92]	@ (801707c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8017020:	2388      	movs	r3, #136	@ 0x88
 8017022:	58d2      	ldr	r2, [r2, r3]
 8017024:	23c0      	movs	r3, #192	@ 0xc0
 8017026:	011b      	lsls	r3, r3, #4
 8017028:	4013      	ands	r3, r2
 801702a:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 801702c:	697a      	ldr	r2, [r7, #20]
 801702e:	23c0      	movs	r3, #192	@ 0xc0
 8017030:	011b      	lsls	r3, r3, #4
 8017032:	429a      	cmp	r2, r3
 8017034:	d036      	beq.n	80170a4 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8017036:	697a      	ldr	r2, [r7, #20]
 8017038:	23c0      	movs	r3, #192	@ 0xc0
 801703a:	011b      	lsls	r3, r3, #4
 801703c:	429a      	cmp	r2, r3
 801703e:	d83c      	bhi.n	80170ba <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8017040:	697a      	ldr	r2, [r7, #20]
 8017042:	2380      	movs	r3, #128	@ 0x80
 8017044:	011b      	lsls	r3, r3, #4
 8017046:	429a      	cmp	r2, r3
 8017048:	d020      	beq.n	801708c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 801704a:	697a      	ldr	r2, [r7, #20]
 801704c:	2380      	movs	r3, #128	@ 0x80
 801704e:	011b      	lsls	r3, r3, #4
 8017050:	429a      	cmp	r2, r3
 8017052:	d832      	bhi.n	80170ba <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8017054:	697b      	ldr	r3, [r7, #20]
 8017056:	2b00      	cmp	r3, #0
 8017058:	d005      	beq.n	8017066 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 801705a:	697a      	ldr	r2, [r7, #20]
 801705c:	2380      	movs	r3, #128	@ 0x80
 801705e:	00db      	lsls	r3, r3, #3
 8017060:	429a      	cmp	r2, r3
 8017062:	d005      	beq.n	8017070 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            break;
 8017064:	e029      	b.n	80170ba <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 8017066:	f7ff fba9 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 801706a:	0003      	movs	r3, r0
 801706c:	61fb      	str	r3, [r7, #28]
            break;
 801706e:	e02b      	b.n	80170c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
            frequency = HAL_RCC_GetSysClockFreq();
 8017070:	f7ff fafe 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 8017074:	0003      	movs	r3, r0
 8017076:	61fb      	str	r3, [r7, #28]
            break;
 8017078:	e026      	b.n	80170c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 801707a:	46c0      	nop			@ (mov r8, r8)
 801707c:	40021000 	.word	0x40021000
 8017080:	0001e848 	.word	0x0001e848
 8017084:	0801b44c 	.word	0x0801b44c
 8017088:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801708c:	4bbb      	ldr	r3, [pc, #748]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 801708e:	681a      	ldr	r2, [r3, #0]
 8017090:	2380      	movs	r3, #128	@ 0x80
 8017092:	00db      	lsls	r3, r3, #3
 8017094:	401a      	ands	r2, r3
 8017096:	2380      	movs	r3, #128	@ 0x80
 8017098:	00db      	lsls	r3, r3, #3
 801709a:	429a      	cmp	r2, r3
 801709c:	d110      	bne.n	80170c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
              frequency = HSI_VALUE;
 801709e:	4bb8      	ldr	r3, [pc, #736]	@ (8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80170a0:	61fb      	str	r3, [r7, #28]
            break;
 80170a2:	e00d      	b.n	80170c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80170a4:	4ab5      	ldr	r2, [pc, #724]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80170a6:	2390      	movs	r3, #144	@ 0x90
 80170a8:	58d3      	ldr	r3, [r2, r3]
 80170aa:	2202      	movs	r2, #2
 80170ac:	4013      	ands	r3, r2
 80170ae:	2b02      	cmp	r3, #2
 80170b0:	d109      	bne.n	80170c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
              frequency = LSE_VALUE;
 80170b2:	2380      	movs	r3, #128	@ 0x80
 80170b4:	021b      	lsls	r3, r3, #8
 80170b6:	61fb      	str	r3, [r7, #28]
            break;
 80170b8:	e005      	b.n	80170c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            break;
 80170ba:	46c0      	nop			@ (mov r8, r8)
 80170bc:	f000 fb69 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80170c0:	46c0      	nop			@ (mov r8, r8)
 80170c2:	f000 fb66 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80170c6:	46c0      	nop			@ (mov r8, r8)
        break;
 80170c8:	f000 fb63 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 80170cc:	4aab      	ldr	r2, [pc, #684]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80170ce:	2388      	movs	r3, #136	@ 0x88
 80170d0:	58d2      	ldr	r2, [r2, r3]
 80170d2:	23c0      	movs	r3, #192	@ 0xc0
 80170d4:	009b      	lsls	r3, r3, #2
 80170d6:	4013      	ands	r3, r2
 80170d8:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80170da:	697a      	ldr	r2, [r7, #20]
 80170dc:	23c0      	movs	r3, #192	@ 0xc0
 80170de:	009b      	lsls	r3, r3, #2
 80170e0:	429a      	cmp	r2, r3
 80170e2:	d02d      	beq.n	8017140 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 80170e4:	697a      	ldr	r2, [r7, #20]
 80170e6:	23c0      	movs	r3, #192	@ 0xc0
 80170e8:	009b      	lsls	r3, r3, #2
 80170ea:	429a      	cmp	r2, r3
 80170ec:	d833      	bhi.n	8017156 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 80170ee:	697a      	ldr	r2, [r7, #20]
 80170f0:	2380      	movs	r3, #128	@ 0x80
 80170f2:	009b      	lsls	r3, r3, #2
 80170f4:	429a      	cmp	r2, r3
 80170f6:	d017      	beq.n	8017128 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80170f8:	697a      	ldr	r2, [r7, #20]
 80170fa:	2380      	movs	r3, #128	@ 0x80
 80170fc:	009b      	lsls	r3, r3, #2
 80170fe:	429a      	cmp	r2, r3
 8017100:	d829      	bhi.n	8017156 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8017102:	697b      	ldr	r3, [r7, #20]
 8017104:	2b00      	cmp	r3, #0
 8017106:	d005      	beq.n	8017114 <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 8017108:	697a      	ldr	r2, [r7, #20]
 801710a:	2380      	movs	r3, #128	@ 0x80
 801710c:	005b      	lsls	r3, r3, #1
 801710e:	429a      	cmp	r2, r3
 8017110:	d005      	beq.n	801711e <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
            break;
 8017112:	e020      	b.n	8017156 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
            frequency = HAL_RCC_GetPCLK1Freq();
 8017114:	f7ff fb52 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8017118:	0003      	movs	r3, r0
 801711a:	61fb      	str	r3, [r7, #28]
            break;
 801711c:	e022      	b.n	8017164 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            frequency = HAL_RCC_GetSysClockFreq();
 801711e:	f7ff faa7 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 8017122:	0003      	movs	r3, r0
 8017124:	61fb      	str	r3, [r7, #28]
            break;
 8017126:	e01d      	b.n	8017164 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017128:	4b94      	ldr	r3, [pc, #592]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 801712a:	681a      	ldr	r2, [r3, #0]
 801712c:	2380      	movs	r3, #128	@ 0x80
 801712e:	00db      	lsls	r3, r3, #3
 8017130:	401a      	ands	r2, r3
 8017132:	2380      	movs	r3, #128	@ 0x80
 8017134:	00db      	lsls	r3, r3, #3
 8017136:	429a      	cmp	r2, r3
 8017138:	d110      	bne.n	801715c <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
              frequency = HSI_VALUE;
 801713a:	4b91      	ldr	r3, [pc, #580]	@ (8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 801713c:	61fb      	str	r3, [r7, #28]
            break;
 801713e:	e00d      	b.n	801715c <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8017140:	4a8e      	ldr	r2, [pc, #568]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017142:	2390      	movs	r3, #144	@ 0x90
 8017144:	58d3      	ldr	r3, [r2, r3]
 8017146:	2202      	movs	r2, #2
 8017148:	4013      	ands	r3, r2
 801714a:	2b02      	cmp	r3, #2
 801714c:	d109      	bne.n	8017162 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
              frequency = LSE_VALUE;
 801714e:	2380      	movs	r3, #128	@ 0x80
 8017150:	021b      	lsls	r3, r3, #8
 8017152:	61fb      	str	r3, [r7, #28]
            break;
 8017154:	e005      	b.n	8017162 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            break;
 8017156:	46c0      	nop			@ (mov r8, r8)
 8017158:	f000 fb1b 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801715c:	46c0      	nop			@ (mov r8, r8)
 801715e:	f000 fb18 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017162:	46c0      	nop			@ (mov r8, r8)
        break;
 8017164:	f000 fb15 	bl	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 8017168:	4a84      	ldr	r2, [pc, #528]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 801716a:	2388      	movs	r3, #136	@ 0x88
 801716c:	58d3      	ldr	r3, [r2, r3]
 801716e:	22c0      	movs	r2, #192	@ 0xc0
 8017170:	4013      	ands	r3, r2
 8017172:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017174:	697b      	ldr	r3, [r7, #20]
 8017176:	2bc0      	cmp	r3, #192	@ 0xc0
 8017178:	d025      	beq.n	80171c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 801717a:	697b      	ldr	r3, [r7, #20]
 801717c:	2bc0      	cmp	r3, #192	@ 0xc0
 801717e:	d82d      	bhi.n	80171dc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8017180:	697b      	ldr	r3, [r7, #20]
 8017182:	2b80      	cmp	r3, #128	@ 0x80
 8017184:	d013      	beq.n	80171ae <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8017186:	697b      	ldr	r3, [r7, #20]
 8017188:	2b80      	cmp	r3, #128	@ 0x80
 801718a:	d827      	bhi.n	80171dc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 801718c:	697b      	ldr	r3, [r7, #20]
 801718e:	2b00      	cmp	r3, #0
 8017190:	d003      	beq.n	801719a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8017192:	697b      	ldr	r3, [r7, #20]
 8017194:	2b40      	cmp	r3, #64	@ 0x40
 8017196:	d005      	beq.n	80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x494>
            break;
 8017198:	e020      	b.n	80171dc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 801719a:	f7ff fb0f 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 801719e:	0003      	movs	r3, r0
 80171a0:	61fb      	str	r3, [r7, #28]
            break;
 80171a2:	e020      	b.n	80171e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            frequency = HAL_RCC_GetSysClockFreq();
 80171a4:	f7ff fa64 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 80171a8:	0003      	movs	r3, r0
 80171aa:	61fb      	str	r3, [r7, #28]
            break;
 80171ac:	e01b      	b.n	80171e6 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80171ae:	4b73      	ldr	r3, [pc, #460]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80171b0:	681a      	ldr	r2, [r3, #0]
 80171b2:	2380      	movs	r3, #128	@ 0x80
 80171b4:	00db      	lsls	r3, r3, #3
 80171b6:	401a      	ands	r2, r3
 80171b8:	2380      	movs	r3, #128	@ 0x80
 80171ba:	00db      	lsls	r3, r3, #3
 80171bc:	429a      	cmp	r2, r3
 80171be:	d10f      	bne.n	80171e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
              frequency = HSI_VALUE;
 80171c0:	4b6f      	ldr	r3, [pc, #444]	@ (8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80171c2:	61fb      	str	r3, [r7, #28]
            break;
 80171c4:	e00c      	b.n	80171e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80171c6:	4a6d      	ldr	r2, [pc, #436]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80171c8:	2390      	movs	r3, #144	@ 0x90
 80171ca:	58d3      	ldr	r3, [r2, r3]
 80171cc:	2202      	movs	r2, #2
 80171ce:	4013      	ands	r3, r2
 80171d0:	2b02      	cmp	r3, #2
 80171d2:	d107      	bne.n	80171e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
              frequency = LSE_VALUE;
 80171d4:	2380      	movs	r3, #128	@ 0x80
 80171d6:	021b      	lsls	r3, r3, #8
 80171d8:	61fb      	str	r3, [r7, #28]
            break;
 80171da:	e003      	b.n	80171e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            break;
 80171dc:	46c0      	nop			@ (mov r8, r8)
 80171de:	e2d8      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80171e0:	46c0      	nop			@ (mov r8, r8)
 80171e2:	e2d6      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80171e4:	46c0      	nop			@ (mov r8, r8)
        break;
 80171e6:	e2d4      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80171e8:	4a64      	ldr	r2, [pc, #400]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80171ea:	2388      	movs	r3, #136	@ 0x88
 80171ec:	58d2      	ldr	r2, [r2, r3]
 80171ee:	23c0      	movs	r3, #192	@ 0xc0
 80171f0:	059b      	lsls	r3, r3, #22
 80171f2:	4013      	ands	r3, r2
 80171f4:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80171f6:	697a      	ldr	r2, [r7, #20]
 80171f8:	2380      	movs	r3, #128	@ 0x80
 80171fa:	059b      	lsls	r3, r3, #22
 80171fc:	429a      	cmp	r2, r3
 80171fe:	d012      	beq.n	8017226 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8017200:	697a      	ldr	r2, [r7, #20]
 8017202:	2380      	movs	r3, #128	@ 0x80
 8017204:	059b      	lsls	r3, r3, #22
 8017206:	429a      	cmp	r2, r3
 8017208:	d825      	bhi.n	8017256 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 801720a:	697b      	ldr	r3, [r7, #20]
 801720c:	2b00      	cmp	r3, #0
 801720e:	d005      	beq.n	801721c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
 8017210:	697a      	ldr	r2, [r7, #20]
 8017212:	2380      	movs	r3, #128	@ 0x80
 8017214:	055b      	lsls	r3, r3, #21
 8017216:	429a      	cmp	r2, r3
 8017218:	d014      	beq.n	8017244 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
            break;
 801721a:	e01c      	b.n	8017256 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
            frequency = HAL_RCC_GetSysClockFreq();
 801721c:	f7ff fa28 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 8017220:	0003      	movs	r3, r0
 8017222:	61fb      	str	r3, [r7, #28]
            break;
 8017224:	e018      	b.n	8017258 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017226:	4b55      	ldr	r3, [pc, #340]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017228:	681a      	ldr	r2, [r3, #0]
 801722a:	2380      	movs	r3, #128	@ 0x80
 801722c:	00db      	lsls	r3, r3, #3
 801722e:	401a      	ands	r2, r3
 8017230:	2380      	movs	r3, #128	@ 0x80
 8017232:	00db      	lsls	r3, r3, #3
 8017234:	429a      	cmp	r2, r3
 8017236:	d102      	bne.n	801723e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              frequency = HSI_VALUE;
 8017238:	4b51      	ldr	r3, [pc, #324]	@ (8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 801723a:	61fb      	str	r3, [r7, #28]
            break;
 801723c:	e00c      	b.n	8017258 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
              frequency = 0U;
 801723e:	2300      	movs	r3, #0
 8017240:	61fb      	str	r3, [r7, #28]
            break;
 8017242:	e009      	b.n	8017258 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8017244:	2408      	movs	r4, #8
 8017246:	193b      	adds	r3, r7, r4
 8017248:	0018      	movs	r0, r3
 801724a:	f000 faad 	bl	80177a8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 801724e:	193b      	adds	r3, r7, r4
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	61fb      	str	r3, [r7, #28]
            break;
 8017254:	e000      	b.n	8017258 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            break;
 8017256:	46c0      	nop			@ (mov r8, r8)
        break;
 8017258:	e29b      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 801725a:	4a48      	ldr	r2, [pc, #288]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 801725c:	2388      	movs	r3, #136	@ 0x88
 801725e:	58d2      	ldr	r2, [r2, r3]
 8017260:	23c0      	movs	r3, #192	@ 0xc0
 8017262:	019b      	lsls	r3, r3, #6
 8017264:	4013      	ands	r3, r2
 8017266:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017268:	697a      	ldr	r2, [r7, #20]
 801726a:	2380      	movs	r3, #128	@ 0x80
 801726c:	019b      	lsls	r3, r3, #6
 801726e:	429a      	cmp	r2, r3
 8017270:	d017      	beq.n	80172a2 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 8017272:	697a      	ldr	r2, [r7, #20]
 8017274:	2380      	movs	r3, #128	@ 0x80
 8017276:	019b      	lsls	r3, r3, #6
 8017278:	429a      	cmp	r2, r3
 801727a:	d81e      	bhi.n	80172ba <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 801727c:	697b      	ldr	r3, [r7, #20]
 801727e:	2b00      	cmp	r3, #0
 8017280:	d005      	beq.n	801728e <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8017282:	697a      	ldr	r2, [r7, #20]
 8017284:	2380      	movs	r3, #128	@ 0x80
 8017286:	015b      	lsls	r3, r3, #5
 8017288:	429a      	cmp	r2, r3
 801728a:	d005      	beq.n	8017298 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
            break;
 801728c:	e015      	b.n	80172ba <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 801728e:	f7ff fa95 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8017292:	0003      	movs	r3, r0
 8017294:	61fb      	str	r3, [r7, #28]
            break;
 8017296:	e013      	b.n	80172c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            frequency = HAL_RCC_GetSysClockFreq();
 8017298:	f7ff f9ea 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 801729c:	0003      	movs	r3, r0
 801729e:	61fb      	str	r3, [r7, #28]
            break;
 80172a0:	e00e      	b.n	80172c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80172a2:	4b36      	ldr	r3, [pc, #216]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80172a4:	681a      	ldr	r2, [r3, #0]
 80172a6:	2380      	movs	r3, #128	@ 0x80
 80172a8:	00db      	lsls	r3, r3, #3
 80172aa:	401a      	ands	r2, r3
 80172ac:	2380      	movs	r3, #128	@ 0x80
 80172ae:	00db      	lsls	r3, r3, #3
 80172b0:	429a      	cmp	r2, r3
 80172b2:	d104      	bne.n	80172be <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
              frequency = HSI_VALUE;
 80172b4:	4b32      	ldr	r3, [pc, #200]	@ (8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80172b6:	61fb      	str	r3, [r7, #28]
            break;
 80172b8:	e001      	b.n	80172be <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
            break;
 80172ba:	46c0      	nop			@ (mov r8, r8)
 80172bc:	e269      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80172be:	46c0      	nop			@ (mov r8, r8)
        break;
 80172c0:	e267      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80172c2:	4a2e      	ldr	r2, [pc, #184]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80172c4:	2388      	movs	r3, #136	@ 0x88
 80172c6:	58d2      	ldr	r2, [r2, r3]
 80172c8:	23c0      	movs	r3, #192	@ 0xc0
 80172ca:	029b      	lsls	r3, r3, #10
 80172cc:	4013      	ands	r3, r2
 80172ce:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80172d0:	697a      	ldr	r2, [r7, #20]
 80172d2:	2380      	movs	r3, #128	@ 0x80
 80172d4:	029b      	lsls	r3, r3, #10
 80172d6:	429a      	cmp	r2, r3
 80172d8:	d017      	beq.n	801730a <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 80172da:	697a      	ldr	r2, [r7, #20]
 80172dc:	2380      	movs	r3, #128	@ 0x80
 80172de:	029b      	lsls	r3, r3, #10
 80172e0:	429a      	cmp	r2, r3
 80172e2:	d81e      	bhi.n	8017322 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 80172e4:	697b      	ldr	r3, [r7, #20]
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	d005      	beq.n	80172f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 80172ea:	697a      	ldr	r2, [r7, #20]
 80172ec:	2380      	movs	r3, #128	@ 0x80
 80172ee:	025b      	lsls	r3, r3, #9
 80172f0:	429a      	cmp	r2, r3
 80172f2:	d005      	beq.n	8017300 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
            break;
 80172f4:	e015      	b.n	8017322 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = HAL_RCC_GetPCLK1Freq();
 80172f6:	f7ff fa61 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 80172fa:	0003      	movs	r3, r0
 80172fc:	61fb      	str	r3, [r7, #28]
            break;
 80172fe:	e013      	b.n	8017328 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HAL_RCC_GetSysClockFreq();
 8017300:	f7ff f9b6 	bl	8016670 <HAL_RCC_GetSysClockFreq>
 8017304:	0003      	movs	r3, r0
 8017306:	61fb      	str	r3, [r7, #28]
            break;
 8017308:	e00e      	b.n	8017328 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801730a:	4b1c      	ldr	r3, [pc, #112]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 801730c:	681a      	ldr	r2, [r3, #0]
 801730e:	2380      	movs	r3, #128	@ 0x80
 8017310:	00db      	lsls	r3, r3, #3
 8017312:	401a      	ands	r2, r3
 8017314:	2380      	movs	r3, #128	@ 0x80
 8017316:	00db      	lsls	r3, r3, #3
 8017318:	429a      	cmp	r2, r3
 801731a:	d104      	bne.n	8017326 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
              frequency = HSI_VALUE;
 801731c:	4b18      	ldr	r3, [pc, #96]	@ (8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 801731e:	61fb      	str	r3, [r7, #28]
            break;
 8017320:	e001      	b.n	8017326 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
            break;
 8017322:	46c0      	nop			@ (mov r8, r8)
 8017324:	e235      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017326:	46c0      	nop			@ (mov r8, r8)
        break;
 8017328:	e233      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 801732a:	4a14      	ldr	r2, [pc, #80]	@ (801737c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 801732c:	2388      	movs	r3, #136	@ 0x88
 801732e:	58d2      	ldr	r2, [r2, r3]
 8017330:	23c0      	movs	r3, #192	@ 0xc0
 8017332:	031b      	lsls	r3, r3, #12
 8017334:	4013      	ands	r3, r2
 8017336:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017338:	697a      	ldr	r2, [r7, #20]
 801733a:	23c0      	movs	r3, #192	@ 0xc0
 801733c:	031b      	lsls	r3, r3, #12
 801733e:	429a      	cmp	r2, r3
 8017340:	d041      	beq.n	80173c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8017342:	697a      	ldr	r2, [r7, #20]
 8017344:	23c0      	movs	r3, #192	@ 0xc0
 8017346:	031b      	lsls	r3, r3, #12
 8017348:	429a      	cmp	r2, r3
 801734a:	d847      	bhi.n	80173dc <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 801734c:	697a      	ldr	r2, [r7, #20]
 801734e:	2380      	movs	r3, #128	@ 0x80
 8017350:	031b      	lsls	r3, r3, #12
 8017352:	429a      	cmp	r2, r3
 8017354:	d02b      	beq.n	80173ae <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 8017356:	697a      	ldr	r2, [r7, #20]
 8017358:	2380      	movs	r3, #128	@ 0x80
 801735a:	031b      	lsls	r3, r3, #12
 801735c:	429a      	cmp	r2, r3
 801735e:	d83d      	bhi.n	80173dc <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8017360:	697b      	ldr	r3, [r7, #20]
 8017362:	2b00      	cmp	r3, #0
 8017364:	d005      	beq.n	8017372 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 8017366:	697a      	ldr	r2, [r7, #20]
 8017368:	2380      	movs	r3, #128	@ 0x80
 801736a:	02db      	lsls	r3, r3, #11
 801736c:	429a      	cmp	r2, r3
 801736e:	d009      	beq.n	8017384 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            break;
 8017370:	e034      	b.n	80173dc <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 8017372:	f7ff fa23 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8017376:	0003      	movs	r3, r0
 8017378:	61fb      	str	r3, [r7, #28]
            break;
 801737a:	e036      	b.n	80173ea <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 801737c:	40021000 	.word	0x40021000
 8017380:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8017384:	4abd      	ldr	r2, [pc, #756]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017386:	2394      	movs	r3, #148	@ 0x94
 8017388:	58d3      	ldr	r3, [r2, r3]
 801738a:	2202      	movs	r2, #2
 801738c:	4013      	ands	r3, r2
 801738e:	2b02      	cmp	r3, #2
 8017390:	d126      	bne.n	80173e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8017392:	4aba      	ldr	r2, [pc, #744]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017394:	2394      	movs	r3, #148	@ 0x94
 8017396:	58d3      	ldr	r3, [r2, r3]
 8017398:	2204      	movs	r2, #4
 801739a:	4013      	ands	r3, r2
 801739c:	2b04      	cmp	r3, #4
 801739e:	d102      	bne.n	80173a6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
                frequency = LSI_VALUE / 128U;
 80173a0:	23fa      	movs	r3, #250	@ 0xfa
 80173a2:	61fb      	str	r3, [r7, #28]
            break;
 80173a4:	e01c      	b.n	80173e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
                frequency = LSI_VALUE;
 80173a6:	23fa      	movs	r3, #250	@ 0xfa
 80173a8:	01db      	lsls	r3, r3, #7
 80173aa:	61fb      	str	r3, [r7, #28]
            break;
 80173ac:	e018      	b.n	80173e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80173ae:	4bb3      	ldr	r3, [pc, #716]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80173b0:	681a      	ldr	r2, [r3, #0]
 80173b2:	2380      	movs	r3, #128	@ 0x80
 80173b4:	00db      	lsls	r3, r3, #3
 80173b6:	401a      	ands	r2, r3
 80173b8:	2380      	movs	r3, #128	@ 0x80
 80173ba:	00db      	lsls	r3, r3, #3
 80173bc:	429a      	cmp	r2, r3
 80173be:	d111      	bne.n	80173e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
              frequency = HSI_VALUE;
 80173c0:	4baf      	ldr	r3, [pc, #700]	@ (8017680 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80173c2:	61fb      	str	r3, [r7, #28]
            break;
 80173c4:	e00e      	b.n	80173e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80173c6:	4aad      	ldr	r2, [pc, #692]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80173c8:	2390      	movs	r3, #144	@ 0x90
 80173ca:	58d3      	ldr	r3, [r2, r3]
 80173cc:	2202      	movs	r2, #2
 80173ce:	4013      	ands	r3, r2
 80173d0:	2b02      	cmp	r3, #2
 80173d2:	d109      	bne.n	80173e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
              frequency = LSE_VALUE;
 80173d4:	2380      	movs	r3, #128	@ 0x80
 80173d6:	021b      	lsls	r3, r3, #8
 80173d8:	61fb      	str	r3, [r7, #28]
            break;
 80173da:	e005      	b.n	80173e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            break;
 80173dc:	46c0      	nop			@ (mov r8, r8)
 80173de:	e1d8      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80173e0:	46c0      	nop			@ (mov r8, r8)
 80173e2:	e1d6      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80173e4:	46c0      	nop			@ (mov r8, r8)
 80173e6:	e1d4      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80173e8:	46c0      	nop			@ (mov r8, r8)
        break;
 80173ea:	e1d2      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80173ec:	4aa3      	ldr	r2, [pc, #652]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80173ee:	2388      	movs	r3, #136	@ 0x88
 80173f0:	58d2      	ldr	r2, [r2, r3]
 80173f2:	23c0      	movs	r3, #192	@ 0xc0
 80173f4:	039b      	lsls	r3, r3, #14
 80173f6:	4013      	ands	r3, r2
 80173f8:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80173fa:	697a      	ldr	r2, [r7, #20]
 80173fc:	23c0      	movs	r3, #192	@ 0xc0
 80173fe:	039b      	lsls	r3, r3, #14
 8017400:	429a      	cmp	r2, r3
 8017402:	d03d      	beq.n	8017480 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8017404:	697a      	ldr	r2, [r7, #20]
 8017406:	23c0      	movs	r3, #192	@ 0xc0
 8017408:	039b      	lsls	r3, r3, #14
 801740a:	429a      	cmp	r2, r3
 801740c:	d843      	bhi.n	8017496 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 801740e:	697a      	ldr	r2, [r7, #20]
 8017410:	2380      	movs	r3, #128	@ 0x80
 8017412:	039b      	lsls	r3, r3, #14
 8017414:	429a      	cmp	r2, r3
 8017416:	d027      	beq.n	8017468 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8017418:	697a      	ldr	r2, [r7, #20]
 801741a:	2380      	movs	r3, #128	@ 0x80
 801741c:	039b      	lsls	r3, r3, #14
 801741e:	429a      	cmp	r2, r3
 8017420:	d839      	bhi.n	8017496 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8017422:	697b      	ldr	r3, [r7, #20]
 8017424:	2b00      	cmp	r3, #0
 8017426:	d005      	beq.n	8017434 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8017428:	697a      	ldr	r2, [r7, #20]
 801742a:	2380      	movs	r3, #128	@ 0x80
 801742c:	035b      	lsls	r3, r3, #13
 801742e:	429a      	cmp	r2, r3
 8017430:	d005      	beq.n	801743e <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
            break;
 8017432:	e030      	b.n	8017496 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HAL_RCC_GetPCLK1Freq();
 8017434:	f7ff f9c2 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8017438:	0003      	movs	r3, r0
 801743a:	61fb      	str	r3, [r7, #28]
            break;
 801743c:	e032      	b.n	80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 801743e:	4a8f      	ldr	r2, [pc, #572]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017440:	2394      	movs	r3, #148	@ 0x94
 8017442:	58d3      	ldr	r3, [r2, r3]
 8017444:	2202      	movs	r2, #2
 8017446:	4013      	ands	r3, r2
 8017448:	2b02      	cmp	r3, #2
 801744a:	d126      	bne.n	801749a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 801744c:	4a8b      	ldr	r2, [pc, #556]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801744e:	2394      	movs	r3, #148	@ 0x94
 8017450:	58d3      	ldr	r3, [r2, r3]
 8017452:	2204      	movs	r2, #4
 8017454:	4013      	ands	r3, r2
 8017456:	2b04      	cmp	r3, #4
 8017458:	d102      	bne.n	8017460 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
                frequency = LSI_VALUE / 128U;
 801745a:	23fa      	movs	r3, #250	@ 0xfa
 801745c:	61fb      	str	r3, [r7, #28]
            break;
 801745e:	e01c      	b.n	801749a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
                frequency = LSI_VALUE;
 8017460:	23fa      	movs	r3, #250	@ 0xfa
 8017462:	01db      	lsls	r3, r3, #7
 8017464:	61fb      	str	r3, [r7, #28]
            break;
 8017466:	e018      	b.n	801749a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017468:	4b84      	ldr	r3, [pc, #528]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801746a:	681a      	ldr	r2, [r3, #0]
 801746c:	2380      	movs	r3, #128	@ 0x80
 801746e:	00db      	lsls	r3, r3, #3
 8017470:	401a      	ands	r2, r3
 8017472:	2380      	movs	r3, #128	@ 0x80
 8017474:	00db      	lsls	r3, r3, #3
 8017476:	429a      	cmp	r2, r3
 8017478:	d111      	bne.n	801749e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
              frequency = HSI_VALUE;
 801747a:	4b81      	ldr	r3, [pc, #516]	@ (8017680 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 801747c:	61fb      	str	r3, [r7, #28]
            break;
 801747e:	e00e      	b.n	801749e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8017480:	4a7e      	ldr	r2, [pc, #504]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017482:	2390      	movs	r3, #144	@ 0x90
 8017484:	58d3      	ldr	r3, [r2, r3]
 8017486:	2202      	movs	r2, #2
 8017488:	4013      	ands	r3, r2
 801748a:	2b02      	cmp	r3, #2
 801748c:	d109      	bne.n	80174a2 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              frequency = LSE_VALUE;
 801748e:	2380      	movs	r3, #128	@ 0x80
 8017490:	021b      	lsls	r3, r3, #8
 8017492:	61fb      	str	r3, [r7, #28]
            break;
 8017494:	e005      	b.n	80174a2 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            break;
 8017496:	46c0      	nop			@ (mov r8, r8)
 8017498:	e17b      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801749a:	46c0      	nop			@ (mov r8, r8)
 801749c:	e179      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801749e:	46c0      	nop			@ (mov r8, r8)
 80174a0:	e177      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80174a2:	46c0      	nop			@ (mov r8, r8)
        break;
 80174a4:	e175      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80174a6:	4a75      	ldr	r2, [pc, #468]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80174a8:	2388      	movs	r3, #136	@ 0x88
 80174aa:	58d2      	ldr	r2, [r2, r3]
 80174ac:	23c0      	movs	r3, #192	@ 0xc0
 80174ae:	041b      	lsls	r3, r3, #16
 80174b0:	4013      	ands	r3, r2
 80174b2:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80174b4:	697a      	ldr	r2, [r7, #20]
 80174b6:	23c0      	movs	r3, #192	@ 0xc0
 80174b8:	041b      	lsls	r3, r3, #16
 80174ba:	429a      	cmp	r2, r3
 80174bc:	d03d      	beq.n	801753a <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 80174be:	697a      	ldr	r2, [r7, #20]
 80174c0:	23c0      	movs	r3, #192	@ 0xc0
 80174c2:	041b      	lsls	r3, r3, #16
 80174c4:	429a      	cmp	r2, r3
 80174c6:	d843      	bhi.n	8017550 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80174c8:	697a      	ldr	r2, [r7, #20]
 80174ca:	2380      	movs	r3, #128	@ 0x80
 80174cc:	041b      	lsls	r3, r3, #16
 80174ce:	429a      	cmp	r2, r3
 80174d0:	d027      	beq.n	8017522 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80174d2:	697a      	ldr	r2, [r7, #20]
 80174d4:	2380      	movs	r3, #128	@ 0x80
 80174d6:	041b      	lsls	r3, r3, #16
 80174d8:	429a      	cmp	r2, r3
 80174da:	d839      	bhi.n	8017550 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80174dc:	697b      	ldr	r3, [r7, #20]
 80174de:	2b00      	cmp	r3, #0
 80174e0:	d005      	beq.n	80174ee <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 80174e2:	697a      	ldr	r2, [r7, #20]
 80174e4:	2380      	movs	r3, #128	@ 0x80
 80174e6:	03db      	lsls	r3, r3, #15
 80174e8:	429a      	cmp	r2, r3
 80174ea:	d005      	beq.n	80174f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            break;
 80174ec:	e030      	b.n	8017550 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
            frequency = HAL_RCC_GetPCLK1Freq();
 80174ee:	f7ff f965 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 80174f2:	0003      	movs	r3, r0
 80174f4:	61fb      	str	r3, [r7, #28]
            break;
 80174f6:	e032      	b.n	801755e <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80174f8:	4a60      	ldr	r2, [pc, #384]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80174fa:	2394      	movs	r3, #148	@ 0x94
 80174fc:	58d3      	ldr	r3, [r2, r3]
 80174fe:	2202      	movs	r2, #2
 8017500:	4013      	ands	r3, r2
 8017502:	2b02      	cmp	r3, #2
 8017504:	d126      	bne.n	8017554 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8017506:	4a5d      	ldr	r2, [pc, #372]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017508:	2394      	movs	r3, #148	@ 0x94
 801750a:	58d3      	ldr	r3, [r2, r3]
 801750c:	2204      	movs	r2, #4
 801750e:	4013      	ands	r3, r2
 8017510:	2b04      	cmp	r3, #4
 8017512:	d102      	bne.n	801751a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
                frequency = LSI_VALUE / 128U;
 8017514:	23fa      	movs	r3, #250	@ 0xfa
 8017516:	61fb      	str	r3, [r7, #28]
            break;
 8017518:	e01c      	b.n	8017554 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
                frequency = LSI_VALUE;
 801751a:	23fa      	movs	r3, #250	@ 0xfa
 801751c:	01db      	lsls	r3, r3, #7
 801751e:	61fb      	str	r3, [r7, #28]
            break;
 8017520:	e018      	b.n	8017554 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017522:	4b56      	ldr	r3, [pc, #344]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017524:	681a      	ldr	r2, [r3, #0]
 8017526:	2380      	movs	r3, #128	@ 0x80
 8017528:	00db      	lsls	r3, r3, #3
 801752a:	401a      	ands	r2, r3
 801752c:	2380      	movs	r3, #128	@ 0x80
 801752e:	00db      	lsls	r3, r3, #3
 8017530:	429a      	cmp	r2, r3
 8017532:	d111      	bne.n	8017558 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
              frequency = HSI_VALUE;
 8017534:	4b52      	ldr	r3, [pc, #328]	@ (8017680 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8017536:	61fb      	str	r3, [r7, #28]
            break;
 8017538:	e00e      	b.n	8017558 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 801753a:	4a50      	ldr	r2, [pc, #320]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801753c:	2390      	movs	r3, #144	@ 0x90
 801753e:	58d3      	ldr	r3, [r2, r3]
 8017540:	2202      	movs	r2, #2
 8017542:	4013      	ands	r3, r2
 8017544:	2b02      	cmp	r3, #2
 8017546:	d109      	bne.n	801755c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
              frequency = LSE_VALUE;
 8017548:	2380      	movs	r3, #128	@ 0x80
 801754a:	021b      	lsls	r3, r3, #8
 801754c:	61fb      	str	r3, [r7, #28]
            break;
 801754e:	e005      	b.n	801755c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
            break;
 8017550:	46c0      	nop			@ (mov r8, r8)
 8017552:	e11e      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017554:	46c0      	nop			@ (mov r8, r8)
 8017556:	e11c      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017558:	46c0      	nop			@ (mov r8, r8)
 801755a:	e11a      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801755c:	46c0      	nop			@ (mov r8, r8)
        break;
 801755e:	e118      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 8017560:	4a46      	ldr	r2, [pc, #280]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017562:	2388      	movs	r3, #136	@ 0x88
 8017564:	58d2      	ldr	r2, [r2, r3]
 8017566:	2380      	movs	r3, #128	@ 0x80
 8017568:	045b      	lsls	r3, r3, #17
 801756a:	4013      	ands	r3, r2
 801756c:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 801756e:	697b      	ldr	r3, [r7, #20]
 8017570:	2b00      	cmp	r3, #0
 8017572:	d005      	beq.n	8017580 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8017574:	697a      	ldr	r2, [r7, #20]
 8017576:	2380      	movs	r3, #128	@ 0x80
 8017578:	045b      	lsls	r3, r3, #17
 801757a:	429a      	cmp	r2, r3
 801757c:	d011      	beq.n	80175a2 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
            break;
 801757e:	e019      	b.n	80175b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8017580:	4b3e      	ldr	r3, [pc, #248]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017582:	689a      	ldr	r2, [r3, #8]
 8017584:	23e0      	movs	r3, #224	@ 0xe0
 8017586:	01db      	lsls	r3, r3, #7
 8017588:	4013      	ands	r3, r2
 801758a:	d104      	bne.n	8017596 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = HAL_RCC_GetPCLK1Freq();
 801758c:	f7ff f916 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 8017590:	0003      	movs	r3, r0
 8017592:	61fb      	str	r3, [r7, #28]
            break;
 8017594:	e00e      	b.n	80175b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8017596:	f7ff f911 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 801759a:	0003      	movs	r3, r0
 801759c:	005b      	lsls	r3, r3, #1
 801759e:	61fb      	str	r3, [r7, #28]
            break;
 80175a0:	e008      	b.n	80175b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80175a2:	2408      	movs	r4, #8
 80175a4:	193b      	adds	r3, r7, r4
 80175a6:	0018      	movs	r0, r3
 80175a8:	f000 f8fe 	bl	80177a8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80175ac:	193b      	adds	r3, r7, r4
 80175ae:	685b      	ldr	r3, [r3, #4]
 80175b0:	61fb      	str	r3, [r7, #28]
            break;
 80175b2:	46c0      	nop			@ (mov r8, r8)
        break;
 80175b4:	e0ed      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 80175b6:	4a31      	ldr	r2, [pc, #196]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80175b8:	2388      	movs	r3, #136	@ 0x88
 80175ba:	58d2      	ldr	r2, [r2, r3]
 80175bc:	2380      	movs	r3, #128	@ 0x80
 80175be:	049b      	lsls	r3, r3, #18
 80175c0:	4013      	ands	r3, r2
 80175c2:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80175c4:	697b      	ldr	r3, [r7, #20]
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d005      	beq.n	80175d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80175ca:	697a      	ldr	r2, [r7, #20]
 80175cc:	2380      	movs	r3, #128	@ 0x80
 80175ce:	049b      	lsls	r3, r3, #18
 80175d0:	429a      	cmp	r2, r3
 80175d2:	d011      	beq.n	80175f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
            break;
 80175d4:	e019      	b.n	801760a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 80175d6:	4b29      	ldr	r3, [pc, #164]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80175d8:	689a      	ldr	r2, [r3, #8]
 80175da:	23e0      	movs	r3, #224	@ 0xe0
 80175dc:	01db      	lsls	r3, r3, #7
 80175de:	4013      	ands	r3, r2
 80175e0:	d104      	bne.n	80175ec <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
              frequency = HAL_RCC_GetPCLK1Freq();
 80175e2:	f7ff f8eb 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 80175e6:	0003      	movs	r3, r0
 80175e8:	61fb      	str	r3, [r7, #28]
            break;
 80175ea:	e00e      	b.n	801760a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 80175ec:	f7ff f8e6 	bl	80167bc <HAL_RCC_GetPCLK1Freq>
 80175f0:	0003      	movs	r3, r0
 80175f2:	005b      	lsls	r3, r3, #1
 80175f4:	61fb      	str	r3, [r7, #28]
            break;
 80175f6:	e008      	b.n	801760a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80175f8:	2408      	movs	r4, #8
 80175fa:	193b      	adds	r3, r7, r4
 80175fc:	0018      	movs	r0, r3
 80175fe:	f000 f8d3 	bl	80177a8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8017602:	193b      	adds	r3, r7, r4
 8017604:	685b      	ldr	r3, [r3, #4]
 8017606:	61fb      	str	r3, [r7, #28]
            break;
 8017608:	46c0      	nop			@ (mov r8, r8)
        break;
 801760a:	e0c2      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 801760c:	4a1b      	ldr	r2, [pc, #108]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801760e:	2388      	movs	r3, #136	@ 0x88
 8017610:	58d2      	ldr	r2, [r2, r3]
 8017612:	23c0      	movs	r3, #192	@ 0xc0
 8017614:	051b      	lsls	r3, r3, #20
 8017616:	4013      	ands	r3, r2
 8017618:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 801761a:	697a      	ldr	r2, [r7, #20]
 801761c:	23c0      	movs	r3, #192	@ 0xc0
 801761e:	051b      	lsls	r3, r3, #20
 8017620:	429a      	cmp	r2, r3
 8017622:	d017      	beq.n	8017654 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8017624:	697a      	ldr	r2, [r7, #20]
 8017626:	23c0      	movs	r3, #192	@ 0xc0
 8017628:	051b      	lsls	r3, r3, #20
 801762a:	429a      	cmp	r2, r3
 801762c:	d84a      	bhi.n	80176c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 801762e:	697a      	ldr	r2, [r7, #20]
 8017630:	2380      	movs	r3, #128	@ 0x80
 8017632:	051b      	lsls	r3, r3, #20
 8017634:	429a      	cmp	r2, r3
 8017636:	d039      	beq.n	80176ac <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8017638:	697a      	ldr	r2, [r7, #20]
 801763a:	2380      	movs	r3, #128	@ 0x80
 801763c:	051b      	lsls	r3, r3, #20
 801763e:	429a      	cmp	r2, r3
 8017640:	d840      	bhi.n	80176c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8017642:	697b      	ldr	r3, [r7, #20]
 8017644:	2b00      	cmp	r3, #0
 8017646:	d03a      	beq.n	80176be <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
 8017648:	697a      	ldr	r2, [r7, #20]
 801764a:	2380      	movs	r3, #128	@ 0x80
 801764c:	04db      	lsls	r3, r3, #19
 801764e:	429a      	cmp	r2, r3
 8017650:	d003      	beq.n	801765a <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
            break;
 8017652:	e037      	b.n	80176c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
            frequency = HSI48_VALUE;
 8017654:	4b0b      	ldr	r3, [pc, #44]	@ (8017684 <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
 8017656:	61fb      	str	r3, [r7, #28]
            break;
 8017658:	e037      	b.n	80176ca <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 801765a:	4b08      	ldr	r3, [pc, #32]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801765c:	681b      	ldr	r3, [r3, #0]
 801765e:	2202      	movs	r2, #2
 8017660:	4013      	ands	r3, r2
 8017662:	2b02      	cmp	r3, #2
 8017664:	d130      	bne.n	80176c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8017666:	4b05      	ldr	r3, [pc, #20]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017668:	681b      	ldr	r3, [r3, #0]
 801766a:	2208      	movs	r2, #8
 801766c:	4013      	ands	r3, r2
 801766e:	d00b      	beq.n	8017688 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8017670:	4b02      	ldr	r3, [pc, #8]	@ (801767c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017672:	681b      	ldr	r3, [r3, #0]
 8017674:	091b      	lsrs	r3, r3, #4
 8017676:	220f      	movs	r2, #15
 8017678:	4013      	ands	r3, r2
 801767a:	e00b      	b.n	8017694 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
 801767c:	40021000 	.word	0x40021000
 8017680:	00f42400 	.word	0x00f42400
 8017684:	02dc6c00 	.word	0x02dc6c00
 8017688:	4a44      	ldr	r2, [pc, #272]	@ (801779c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 801768a:	2394      	movs	r3, #148	@ 0x94
 801768c:	58d3      	ldr	r3, [r2, r3]
 801768e:	0a1b      	lsrs	r3, r3, #8
 8017690:	220f      	movs	r2, #15
 8017692:	4013      	ands	r3, r2
 8017694:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8017696:	69bb      	ldr	r3, [r7, #24]
 8017698:	2b0b      	cmp	r3, #11
 801769a:	d901      	bls.n	80176a0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
                msirange = 11U;
 801769c:	230b      	movs	r3, #11
 801769e:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 80176a0:	4b3f      	ldr	r3, [pc, #252]	@ (80177a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 80176a2:	69ba      	ldr	r2, [r7, #24]
 80176a4:	0092      	lsls	r2, r2, #2
 80176a6:	58d3      	ldr	r3, [r2, r3]
 80176a8:	61fb      	str	r3, [r7, #28]
            break;
 80176aa:	e00d      	b.n	80176c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80176ac:	2408      	movs	r4, #8
 80176ae:	193b      	adds	r3, r7, r4
 80176b0:	0018      	movs	r0, r3
 80176b2:	f000 f879 	bl	80177a8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80176b6:	193b      	adds	r3, r7, r4
 80176b8:	685b      	ldr	r3, [r3, #4]
 80176ba:	61fb      	str	r3, [r7, #28]
            break;
 80176bc:	e005      	b.n	80176ca <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            frequency = 0U;
 80176be:	2300      	movs	r3, #0
 80176c0:	61fb      	str	r3, [r7, #28]
            break;
 80176c2:	e002      	b.n	80176ca <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            break;
 80176c4:	46c0      	nop			@ (mov r8, r8)
 80176c6:	e064      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80176c8:	46c0      	nop			@ (mov r8, r8)
        break;
 80176ca:	e062      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80176cc:	4a33      	ldr	r2, [pc, #204]	@ (801779c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80176ce:	2388      	movs	r3, #136	@ 0x88
 80176d0:	58d2      	ldr	r2, [r2, r3]
 80176d2:	23c0      	movs	r3, #192	@ 0xc0
 80176d4:	051b      	lsls	r3, r3, #20
 80176d6:	4013      	ands	r3, r2
 80176d8:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80176da:	697a      	ldr	r2, [r7, #20]
 80176dc:	23c0      	movs	r3, #192	@ 0xc0
 80176de:	051b      	lsls	r3, r3, #20
 80176e0:	429a      	cmp	r2, r3
 80176e2:	d017      	beq.n	8017714 <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
 80176e4:	697a      	ldr	r2, [r7, #20]
 80176e6:	23c0      	movs	r3, #192	@ 0xc0
 80176e8:	051b      	lsls	r3, r3, #20
 80176ea:	429a      	cmp	r2, r3
 80176ec:	d844      	bhi.n	8017778 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80176ee:	697a      	ldr	r2, [r7, #20]
 80176f0:	2380      	movs	r3, #128	@ 0x80
 80176f2:	051b      	lsls	r3, r3, #20
 80176f4:	429a      	cmp	r2, r3
 80176f6:	d033      	beq.n	8017760 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 80176f8:	697a      	ldr	r2, [r7, #20]
 80176fa:	2380      	movs	r3, #128	@ 0x80
 80176fc:	051b      	lsls	r3, r3, #20
 80176fe:	429a      	cmp	r2, r3
 8017700:	d83a      	bhi.n	8017778 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8017702:	697b      	ldr	r3, [r7, #20]
 8017704:	2b00      	cmp	r3, #0
 8017706:	d034      	beq.n	8017772 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8017708:	697a      	ldr	r2, [r7, #20]
 801770a:	2380      	movs	r3, #128	@ 0x80
 801770c:	04db      	lsls	r3, r3, #19
 801770e:	429a      	cmp	r2, r3
 8017710:	d003      	beq.n	801771a <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            break;
 8017712:	e031      	b.n	8017778 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            frequency = HSI48_VALUE;
 8017714:	4b23      	ldr	r3, [pc, #140]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>)
 8017716:	61fb      	str	r3, [r7, #28]
            break;
 8017718:	e031      	b.n	801777e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 801771a:	4b20      	ldr	r3, [pc, #128]	@ (801779c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 801771c:	681b      	ldr	r3, [r3, #0]
 801771e:	2202      	movs	r2, #2
 8017720:	4013      	ands	r3, r2
 8017722:	2b02      	cmp	r3, #2
 8017724:	d12a      	bne.n	801777c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8017726:	4b1d      	ldr	r3, [pc, #116]	@ (801779c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	2208      	movs	r2, #8
 801772c:	4013      	ands	r3, r2
 801772e:	d005      	beq.n	801773c <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8017730:	4b1a      	ldr	r3, [pc, #104]	@ (801779c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8017732:	681b      	ldr	r3, [r3, #0]
 8017734:	091b      	lsrs	r3, r3, #4
 8017736:	220f      	movs	r2, #15
 8017738:	4013      	ands	r3, r2
 801773a:	e005      	b.n	8017748 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 801773c:	4a17      	ldr	r2, [pc, #92]	@ (801779c <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 801773e:	2394      	movs	r3, #148	@ 0x94
 8017740:	58d3      	ldr	r3, [r2, r3]
 8017742:	0a1b      	lsrs	r3, r3, #8
 8017744:	220f      	movs	r2, #15
 8017746:	4013      	ands	r3, r2
 8017748:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 801774a:	69bb      	ldr	r3, [r7, #24]
 801774c:	2b0b      	cmp	r3, #11
 801774e:	d901      	bls.n	8017754 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
                msirange = 11U;
 8017750:	230b      	movs	r3, #11
 8017752:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 8017754:	4b12      	ldr	r3, [pc, #72]	@ (80177a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 8017756:	69ba      	ldr	r2, [r7, #24]
 8017758:	0092      	lsls	r2, r2, #2
 801775a:	58d3      	ldr	r3, [r2, r3]
 801775c:	61fb      	str	r3, [r7, #28]
            break;
 801775e:	e00d      	b.n	801777c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8017760:	2408      	movs	r4, #8
 8017762:	193b      	adds	r3, r7, r4
 8017764:	0018      	movs	r0, r3
 8017766:	f000 f81f 	bl	80177a8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 801776a:	193b      	adds	r3, r7, r4
 801776c:	685b      	ldr	r3, [r3, #4]
 801776e:	61fb      	str	r3, [r7, #28]
            break;
 8017770:	e005      	b.n	801777e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = 0U;
 8017772:	2300      	movs	r3, #0
 8017774:	61fb      	str	r3, [r7, #28]
            break;
 8017776:	e002      	b.n	801777e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            break;
 8017778:	46c0      	nop			@ (mov r8, r8)
 801777a:	e00a      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801777c:	46c0      	nop			@ (mov r8, r8)
        break;
 801777e:	e008      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8017780:	46c0      	nop			@ (mov r8, r8)
 8017782:	e006      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8017784:	46c0      	nop			@ (mov r8, r8)
 8017786:	e004      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8017788:	46c0      	nop			@ (mov r8, r8)
 801778a:	e002      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 801778c:	46c0      	nop			@ (mov r8, r8)
 801778e:	e000      	b.n	8017792 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8017790:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 8017792:	69fb      	ldr	r3, [r7, #28]
}
 8017794:	0018      	movs	r0, r3
 8017796:	46bd      	mov	sp, r7
 8017798:	b009      	add	sp, #36	@ 0x24
 801779a:	bd90      	pop	{r4, r7, pc}
 801779c:	40021000 	.word	0x40021000
 80177a0:	0801b3fc 	.word	0x0801b3fc
 80177a4:	02dc6c00 	.word	0x02dc6c00

080177a8 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 80177a8:	b580      	push	{r7, lr}
 80177aa:	b088      	sub	sp, #32
 80177ac:	af00      	add	r7, sp, #0
 80177ae:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80177b0:	4b58      	ldr	r3, [pc, #352]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80177b2:	68db      	ldr	r3, [r3, #12]
 80177b4:	0a1b      	lsrs	r3, r3, #8
 80177b6:	227f      	movs	r2, #127	@ 0x7f
 80177b8:	4013      	ands	r3, r2
 80177ba:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80177bc:	4b55      	ldr	r3, [pc, #340]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80177be:	68db      	ldr	r3, [r3, #12]
 80177c0:	2203      	movs	r2, #3
 80177c2:	4013      	ands	r3, r2
 80177c4:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 80177c6:	4b53      	ldr	r3, [pc, #332]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80177c8:	68db      	ldr	r3, [r3, #12]
 80177ca:	091b      	lsrs	r3, r3, #4
 80177cc:	2207      	movs	r2, #7
 80177ce:	4013      	ands	r3, r2
 80177d0:	3301      	adds	r3, #1
 80177d2:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 80177d4:	4b4f      	ldr	r3, [pc, #316]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80177d6:	681b      	ldr	r3, [r3, #0]
 80177d8:	2208      	movs	r2, #8
 80177da:	4013      	ands	r3, r2
 80177dc:	d005      	beq.n	80177ea <HAL_RCCEx_GetPLLClockFreq+0x42>
 80177de:	4b4d      	ldr	r3, [pc, #308]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80177e0:	681b      	ldr	r3, [r3, #0]
 80177e2:	091b      	lsrs	r3, r3, #4
 80177e4:	220f      	movs	r2, #15
 80177e6:	4013      	ands	r3, r2
 80177e8:	e005      	b.n	80177f6 <HAL_RCCEx_GetPLLClockFreq+0x4e>
 80177ea:	4a4a      	ldr	r2, [pc, #296]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80177ec:	2394      	movs	r3, #148	@ 0x94
 80177ee:	58d3      	ldr	r3, [r2, r3]
 80177f0:	0a1b      	lsrs	r3, r3, #8
 80177f2:	220f      	movs	r2, #15
 80177f4:	4013      	ands	r3, r2
 80177f6:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 80177f8:	69bb      	ldr	r3, [r7, #24]
 80177fa:	2b0b      	cmp	r3, #11
 80177fc:	d901      	bls.n	8017802 <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 80177fe:	230b      	movs	r3, #11
 8017800:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 8017802:	693b      	ldr	r3, [r7, #16]
 8017804:	2b03      	cmp	r3, #3
 8017806:	d020      	beq.n	801784a <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8017808:	693b      	ldr	r3, [r7, #16]
 801780a:	2b03      	cmp	r3, #3
 801780c:	d827      	bhi.n	801785e <HAL_RCCEx_GetPLLClockFreq+0xb6>
 801780e:	693b      	ldr	r3, [r7, #16]
 8017810:	2b01      	cmp	r3, #1
 8017812:	d00c      	beq.n	801782e <HAL_RCCEx_GetPLLClockFreq+0x86>
 8017814:	693b      	ldr	r3, [r7, #16]
 8017816:	2b02      	cmp	r3, #2
 8017818:	d121      	bne.n	801785e <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 801781a:	68f9      	ldr	r1, [r7, #12]
 801781c:	483e      	ldr	r0, [pc, #248]	@ (8017918 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 801781e:	f7e8 fc7b 	bl	8000118 <__udivsi3>
 8017822:	0003      	movs	r3, r0
 8017824:	001a      	movs	r2, r3
 8017826:	697b      	ldr	r3, [r7, #20]
 8017828:	4353      	muls	r3, r2
 801782a:	61fb      	str	r3, [r7, #28]
      break;
 801782c:	e025      	b.n	801787a <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 801782e:	4b3b      	ldr	r3, [pc, #236]	@ (801791c <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8017830:	69ba      	ldr	r2, [r7, #24]
 8017832:	0092      	lsls	r2, r2, #2
 8017834:	58d3      	ldr	r3, [r2, r3]
 8017836:	68f9      	ldr	r1, [r7, #12]
 8017838:	0018      	movs	r0, r3
 801783a:	f7e8 fc6d 	bl	8000118 <__udivsi3>
 801783e:	0003      	movs	r3, r0
 8017840:	001a      	movs	r2, r3
 8017842:	697b      	ldr	r3, [r7, #20]
 8017844:	4353      	muls	r3, r2
 8017846:	61fb      	str	r3, [r7, #28]
      break;
 8017848:	e017      	b.n	801787a <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 801784a:	68f9      	ldr	r1, [r7, #12]
 801784c:	4834      	ldr	r0, [pc, #208]	@ (8017920 <HAL_RCCEx_GetPLLClockFreq+0x178>)
 801784e:	f7e8 fc63 	bl	8000118 <__udivsi3>
 8017852:	0003      	movs	r3, r0
 8017854:	001a      	movs	r2, r3
 8017856:	697b      	ldr	r3, [r7, #20]
 8017858:	4353      	muls	r3, r2
 801785a:	61fb      	str	r3, [r7, #28]
      break;
 801785c:	e00d      	b.n	801787a <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 801785e:	4b2f      	ldr	r3, [pc, #188]	@ (801791c <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8017860:	69ba      	ldr	r2, [r7, #24]
 8017862:	0092      	lsls	r2, r2, #2
 8017864:	58d3      	ldr	r3, [r2, r3]
 8017866:	68f9      	ldr	r1, [r7, #12]
 8017868:	0018      	movs	r0, r3
 801786a:	f7e8 fc55 	bl	8000118 <__udivsi3>
 801786e:	0003      	movs	r3, r0
 8017870:	001a      	movs	r2, r3
 8017872:	697b      	ldr	r3, [r7, #20]
 8017874:	4353      	muls	r3, r2
 8017876:	61fb      	str	r3, [r7, #28]
      break;
 8017878:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 801787a:	4b26      	ldr	r3, [pc, #152]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 801787c:	68da      	ldr	r2, [r3, #12]
 801787e:	2380      	movs	r3, #128	@ 0x80
 8017880:	025b      	lsls	r3, r3, #9
 8017882:	4013      	ands	r3, r2
 8017884:	d00e      	beq.n	80178a4 <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8017886:	4b23      	ldr	r3, [pc, #140]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8017888:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 801788a:	0c5b      	lsrs	r3, r3, #17
 801788c:	221f      	movs	r2, #31
 801788e:	4013      	ands	r3, r2
 8017890:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8017892:	0019      	movs	r1, r3
 8017894:	69f8      	ldr	r0, [r7, #28]
 8017896:	f7e8 fc3f 	bl	8000118 <__udivsi3>
 801789a:	0003      	movs	r3, r0
 801789c:	001a      	movs	r2, r3
 801789e:	687b      	ldr	r3, [r7, #4]
 80178a0:	601a      	str	r2, [r3, #0]
 80178a2:	e002      	b.n	80178aa <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 80178a4:	687b      	ldr	r3, [r7, #4]
 80178a6:	2200      	movs	r2, #0
 80178a8:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 80178aa:	4b1a      	ldr	r3, [pc, #104]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178ac:	68da      	ldr	r2, [r3, #12]
 80178ae:	2380      	movs	r3, #128	@ 0x80
 80178b0:	045b      	lsls	r3, r3, #17
 80178b2:	4013      	ands	r3, r2
 80178b4:	d00e      	beq.n	80178d4 <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 80178b6:	4b17      	ldr	r3, [pc, #92]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178b8:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 80178ba:	0e5b      	lsrs	r3, r3, #25
 80178bc:	2207      	movs	r2, #7
 80178be:	4013      	ands	r3, r2
 80178c0:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 80178c2:	0019      	movs	r1, r3
 80178c4:	69f8      	ldr	r0, [r7, #28]
 80178c6:	f7e8 fc27 	bl	8000118 <__udivsi3>
 80178ca:	0003      	movs	r3, r0
 80178cc:	001a      	movs	r2, r3
 80178ce:	687b      	ldr	r3, [r7, #4]
 80178d0:	605a      	str	r2, [r3, #4]
 80178d2:	e002      	b.n	80178da <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 80178d4:	687b      	ldr	r3, [r7, #4]
 80178d6:	2200      	movs	r2, #0
 80178d8:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 80178da:	4b0e      	ldr	r3, [pc, #56]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178dc:	68da      	ldr	r2, [r3, #12]
 80178de:	2380      	movs	r3, #128	@ 0x80
 80178e0:	055b      	lsls	r3, r3, #21
 80178e2:	4013      	ands	r3, r2
 80178e4:	d00e      	beq.n	8017904 <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 80178e6:	4b0b      	ldr	r3, [pc, #44]	@ (8017914 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178e8:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 80178ea:	0f5b      	lsrs	r3, r3, #29
 80178ec:	2207      	movs	r2, #7
 80178ee:	4013      	ands	r3, r2
 80178f0:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 80178f2:	0019      	movs	r1, r3
 80178f4:	69f8      	ldr	r0, [r7, #28]
 80178f6:	f7e8 fc0f 	bl	8000118 <__udivsi3>
 80178fa:	0003      	movs	r3, r0
 80178fc:	001a      	movs	r2, r3
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 8017902:	e002      	b.n	801790a <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 8017904:	687b      	ldr	r3, [r7, #4]
 8017906:	2200      	movs	r2, #0
 8017908:	609a      	str	r2, [r3, #8]
}
 801790a:	46c0      	nop			@ (mov r8, r8)
 801790c:	46bd      	mov	sp, r7
 801790e:	b008      	add	sp, #32
 8017910:	bd80      	pop	{r7, pc}
 8017912:	46c0      	nop			@ (mov r8, r8)
 8017914:	40021000 	.word	0x40021000
 8017918:	00f42400 	.word	0x00f42400
 801791c:	0801b3fc 	.word	0x0801b3fc
 8017920:	003d0900 	.word	0x003d0900

08017924 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8017924:	b580      	push	{r7, lr}
 8017926:	b084      	sub	sp, #16
 8017928:	af00      	add	r7, sp, #0
 801792a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 801792c:	210f      	movs	r1, #15
 801792e:	187b      	adds	r3, r7, r1
 8017930:	2201      	movs	r2, #1
 8017932:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8017934:	687b      	ldr	r3, [r7, #4]
 8017936:	2b00      	cmp	r3, #0
 8017938:	d100      	bne.n	801793c <HAL_RTC_Init+0x18>
 801793a:	e08b      	b.n	8017a54 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 801793c:	187b      	adds	r3, r7, r1
 801793e:	2200      	movs	r2, #0
 8017940:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8017942:	687b      	ldr	r3, [r7, #4]
 8017944:	222d      	movs	r2, #45	@ 0x2d
 8017946:	5c9b      	ldrb	r3, [r3, r2]
 8017948:	b2db      	uxtb	r3, r3
 801794a:	2b00      	cmp	r3, #0
 801794c:	d107      	bne.n	801795e <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	222c      	movs	r2, #44	@ 0x2c
 8017952:	2100      	movs	r1, #0
 8017954:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8017956:	687b      	ldr	r3, [r7, #4]
 8017958:	0018      	movs	r0, r3
 801795a:	f7f4 fd79 	bl	800c450 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	222d      	movs	r2, #45	@ 0x2d
 8017962:	2102      	movs	r1, #2
 8017964:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017966:	4b3f      	ldr	r3, [pc, #252]	@ (8017a64 <HAL_RTC_Init+0x140>)
 8017968:	22ca      	movs	r2, #202	@ 0xca
 801796a:	625a      	str	r2, [r3, #36]	@ 0x24
 801796c:	4b3d      	ldr	r3, [pc, #244]	@ (8017a64 <HAL_RTC_Init+0x140>)
 801796e:	2253      	movs	r2, #83	@ 0x53
 8017970:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8017972:	687b      	ldr	r3, [r7, #4]
 8017974:	0018      	movs	r0, r3
 8017976:	f000 fab9 	bl	8017eec <RTC_EnterInitMode>
 801797a:	1e03      	subs	r3, r0, #0
 801797c:	d00b      	beq.n	8017996 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801797e:	4b39      	ldr	r3, [pc, #228]	@ (8017a64 <HAL_RTC_Init+0x140>)
 8017980:	22ff      	movs	r2, #255	@ 0xff
 8017982:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	222d      	movs	r2, #45	@ 0x2d
 8017988:	2104      	movs	r1, #4
 801798a:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 801798c:	230f      	movs	r3, #15
 801798e:	18fb      	adds	r3, r7, r3
 8017990:	2201      	movs	r2, #1
 8017992:	701a      	strb	r2, [r3, #0]
 8017994:	e05e      	b.n	8017a54 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8017996:	4b33      	ldr	r3, [pc, #204]	@ (8017a64 <HAL_RTC_Init+0x140>)
 8017998:	699a      	ldr	r2, [r3, #24]
 801799a:	4b32      	ldr	r3, [pc, #200]	@ (8017a64 <HAL_RTC_Init+0x140>)
 801799c:	4932      	ldr	r1, [pc, #200]	@ (8017a68 <HAL_RTC_Init+0x144>)
 801799e:	400a      	ands	r2, r1
 80179a0:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80179a2:	4b30      	ldr	r3, [pc, #192]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179a4:	6999      	ldr	r1, [r3, #24]
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	685a      	ldr	r2, [r3, #4]
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	691b      	ldr	r3, [r3, #16]
 80179ae:	431a      	orrs	r2, r3
 80179b0:	687b      	ldr	r3, [r7, #4]
 80179b2:	699b      	ldr	r3, [r3, #24]
 80179b4:	431a      	orrs	r2, r3
 80179b6:	4b2b      	ldr	r3, [pc, #172]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179b8:	430a      	orrs	r2, r1
 80179ba:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	68d9      	ldr	r1, [r3, #12]
 80179c0:	687b      	ldr	r3, [r7, #4]
 80179c2:	689b      	ldr	r3, [r3, #8]
 80179c4:	041a      	lsls	r2, r3, #16
 80179c6:	4b27      	ldr	r3, [pc, #156]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179c8:	430a      	orrs	r2, r1
 80179ca:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80179cc:	4b25      	ldr	r3, [pc, #148]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179ce:	68db      	ldr	r3, [r3, #12]
 80179d0:	4a26      	ldr	r2, [pc, #152]	@ (8017a6c <HAL_RTC_Init+0x148>)
 80179d2:	4013      	ands	r3, r2
 80179d4:	0019      	movs	r1, r3
 80179d6:	687b      	ldr	r3, [r7, #4]
 80179d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80179de:	431a      	orrs	r2, r3
 80179e0:	4b20      	ldr	r3, [pc, #128]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179e2:	430a      	orrs	r2, r1
 80179e4:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80179e6:	4b1f      	ldr	r3, [pc, #124]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179e8:	68da      	ldr	r2, [r3, #12]
 80179ea:	4b1e      	ldr	r3, [pc, #120]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179ec:	2180      	movs	r1, #128	@ 0x80
 80179ee:	438a      	bics	r2, r1
 80179f0:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80179f2:	4b1c      	ldr	r3, [pc, #112]	@ (8017a64 <HAL_RTC_Init+0x140>)
 80179f4:	699b      	ldr	r3, [r3, #24]
 80179f6:	2220      	movs	r2, #32
 80179f8:	4013      	ands	r3, r2
 80179fa:	d110      	bne.n	8017a1e <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80179fc:	687b      	ldr	r3, [r7, #4]
 80179fe:	0018      	movs	r0, r3
 8017a00:	f000 fa4e 	bl	8017ea0 <HAL_RTC_WaitForSynchro>
 8017a04:	1e03      	subs	r3, r0, #0
 8017a06:	d00a      	beq.n	8017a1e <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017a08:	4b16      	ldr	r3, [pc, #88]	@ (8017a64 <HAL_RTC_Init+0x140>)
 8017a0a:	22ff      	movs	r2, #255	@ 0xff
 8017a0c:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8017a0e:	687b      	ldr	r3, [r7, #4]
 8017a10:	222d      	movs	r2, #45	@ 0x2d
 8017a12:	2104      	movs	r1, #4
 8017a14:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8017a16:	230f      	movs	r3, #15
 8017a18:	18fb      	adds	r3, r7, r3
 8017a1a:	2201      	movs	r2, #1
 8017a1c:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8017a1e:	230f      	movs	r3, #15
 8017a20:	18fb      	adds	r3, r7, r3
 8017a22:	781b      	ldrb	r3, [r3, #0]
 8017a24:	2b00      	cmp	r3, #0
 8017a26:	d115      	bne.n	8017a54 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8017a28:	4b0e      	ldr	r3, [pc, #56]	@ (8017a64 <HAL_RTC_Init+0x140>)
 8017a2a:	699b      	ldr	r3, [r3, #24]
 8017a2c:	00db      	lsls	r3, r3, #3
 8017a2e:	08d9      	lsrs	r1, r3, #3
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	6a1a      	ldr	r2, [r3, #32]
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	69db      	ldr	r3, [r3, #28]
 8017a38:	431a      	orrs	r2, r3
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	695b      	ldr	r3, [r3, #20]
 8017a3e:	431a      	orrs	r2, r3
 8017a40:	4b08      	ldr	r3, [pc, #32]	@ (8017a64 <HAL_RTC_Init+0x140>)
 8017a42:	430a      	orrs	r2, r1
 8017a44:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017a46:	4b07      	ldr	r3, [pc, #28]	@ (8017a64 <HAL_RTC_Init+0x140>)
 8017a48:	22ff      	movs	r2, #255	@ 0xff
 8017a4a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	222d      	movs	r2, #45	@ 0x2d
 8017a50:	2101      	movs	r1, #1
 8017a52:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8017a54:	230f      	movs	r3, #15
 8017a56:	18fb      	adds	r3, r7, r3
 8017a58:	781b      	ldrb	r3, [r3, #0]
}
 8017a5a:	0018      	movs	r0, r3
 8017a5c:	46bd      	mov	sp, r7
 8017a5e:	b004      	add	sp, #16
 8017a60:	bd80      	pop	{r7, pc}
 8017a62:	46c0      	nop			@ (mov r8, r8)
 8017a64:	40002800 	.word	0x40002800
 8017a68:	fb8fffbf 	.word	0xfb8fffbf
 8017a6c:	ffffe0ff 	.word	0xffffe0ff

08017a70 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8017a70:	b590      	push	{r4, r7, lr}
 8017a72:	b087      	sub	sp, #28
 8017a74:	af00      	add	r7, sp, #0
 8017a76:	60f8      	str	r0, [r7, #12]
 8017a78:	60b9      	str	r1, [r7, #8]
 8017a7a:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8017a7c:	68fb      	ldr	r3, [r7, #12]
 8017a7e:	222c      	movs	r2, #44	@ 0x2c
 8017a80:	5c9b      	ldrb	r3, [r3, r2]
 8017a82:	2b01      	cmp	r3, #1
 8017a84:	d101      	bne.n	8017a8a <HAL_RTC_SetTime+0x1a>
 8017a86:	2302      	movs	r3, #2
 8017a88:	e0a7      	b.n	8017bda <HAL_RTC_SetTime+0x16a>
 8017a8a:	68fb      	ldr	r3, [r7, #12]
 8017a8c:	222c      	movs	r2, #44	@ 0x2c
 8017a8e:	2101      	movs	r1, #1
 8017a90:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8017a92:	68fb      	ldr	r3, [r7, #12]
 8017a94:	222d      	movs	r2, #45	@ 0x2d
 8017a96:	2102      	movs	r1, #2
 8017a98:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017a9a:	4b52      	ldr	r3, [pc, #328]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017a9c:	22ca      	movs	r2, #202	@ 0xca
 8017a9e:	625a      	str	r2, [r3, #36]	@ 0x24
 8017aa0:	4b50      	ldr	r3, [pc, #320]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017aa2:	2253      	movs	r2, #83	@ 0x53
 8017aa4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8017aa6:	68fb      	ldr	r3, [r7, #12]
 8017aa8:	0018      	movs	r0, r3
 8017aaa:	f000 fa1f 	bl	8017eec <RTC_EnterInitMode>
 8017aae:	1e03      	subs	r3, r0, #0
 8017ab0:	d00c      	beq.n	8017acc <HAL_RTC_SetTime+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017ab2:	4b4c      	ldr	r3, [pc, #304]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017ab4:	22ff      	movs	r2, #255	@ 0xff
 8017ab6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8017ab8:	68fb      	ldr	r3, [r7, #12]
 8017aba:	222d      	movs	r2, #45	@ 0x2d
 8017abc:	2104      	movs	r1, #4
 8017abe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8017ac0:	68fb      	ldr	r3, [r7, #12]
 8017ac2:	222c      	movs	r2, #44	@ 0x2c
 8017ac4:	2100      	movs	r1, #0
 8017ac6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8017ac8:	2301      	movs	r3, #1
 8017aca:	e086      	b.n	8017bda <HAL_RTC_SetTime+0x16a>
  }
  else
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8017acc:	4b45      	ldr	r3, [pc, #276]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017ace:	68da      	ldr	r2, [r3, #12]
 8017ad0:	23c0      	movs	r3, #192	@ 0xc0
 8017ad2:	009b      	lsls	r3, r3, #2
 8017ad4:	401a      	ands	r2, r3
 8017ad6:	2380      	movs	r3, #128	@ 0x80
 8017ad8:	005b      	lsls	r3, r3, #1
 8017ada:	429a      	cmp	r2, r3
 8017adc:	d053      	beq.n	8017b86 <HAL_RTC_SetTime+0x116>
    {
      if (Format == RTC_FORMAT_BIN)
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	2b00      	cmp	r3, #0
 8017ae2:	d124      	bne.n	8017b2e <HAL_RTC_SetTime+0xbe>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8017ae4:	4b3f      	ldr	r3, [pc, #252]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017ae6:	699b      	ldr	r3, [r3, #24]
 8017ae8:	2240      	movs	r2, #64	@ 0x40
 8017aea:	4013      	ands	r3, r2
 8017aec:	d102      	bne.n	8017af4 <HAL_RTC_SetTime+0x84>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8017aee:	68bb      	ldr	r3, [r7, #8]
 8017af0:	2200      	movs	r2, #0
 8017af2:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017af4:	68bb      	ldr	r3, [r7, #8]
 8017af6:	781b      	ldrb	r3, [r3, #0]
 8017af8:	0018      	movs	r0, r3
 8017afa:	f000 fa23 	bl	8017f44 <RTC_ByteToBcd2>
 8017afe:	0003      	movs	r3, r0
 8017b00:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017b02:	68bb      	ldr	r3, [r7, #8]
 8017b04:	785b      	ldrb	r3, [r3, #1]
 8017b06:	0018      	movs	r0, r3
 8017b08:	f000 fa1c 	bl	8017f44 <RTC_ByteToBcd2>
 8017b0c:	0003      	movs	r3, r0
 8017b0e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017b10:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8017b12:	68bb      	ldr	r3, [r7, #8]
 8017b14:	789b      	ldrb	r3, [r3, #2]
 8017b16:	0018      	movs	r0, r3
 8017b18:	f000 fa14 	bl	8017f44 <RTC_ByteToBcd2>
 8017b1c:	0003      	movs	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017b1e:	0022      	movs	r2, r4
 8017b20:	431a      	orrs	r2, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8017b22:	68bb      	ldr	r3, [r7, #8]
 8017b24:	78db      	ldrb	r3, [r3, #3]
 8017b26:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017b28:	4313      	orrs	r3, r2
 8017b2a:	617b      	str	r3, [r7, #20]
 8017b2c:	e016      	b.n	8017b5c <HAL_RTC_SetTime+0xec>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8017b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b30:	699b      	ldr	r3, [r3, #24]
 8017b32:	2240      	movs	r2, #64	@ 0x40
 8017b34:	4013      	ands	r3, r2
 8017b36:	d102      	bne.n	8017b3e <HAL_RTC_SetTime+0xce>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8017b38:	68bb      	ldr	r3, [r7, #8]
 8017b3a:	2200      	movs	r2, #0
 8017b3c:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017b3e:	68bb      	ldr	r3, [r7, #8]
 8017b40:	781b      	ldrb	r3, [r3, #0]
 8017b42:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017b44:	68bb      	ldr	r3, [r7, #8]
 8017b46:	785b      	ldrb	r3, [r3, #1]
 8017b48:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017b4a:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8017b4c:	68ba      	ldr	r2, [r7, #8]
 8017b4e:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017b50:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8017b52:	68bb      	ldr	r3, [r7, #8]
 8017b54:	78db      	ldrb	r3, [r3, #3]
 8017b56:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017b58:	4313      	orrs	r3, r2
 8017b5a:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8017b5c:	4b21      	ldr	r3, [pc, #132]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b5e:	697a      	ldr	r2, [r7, #20]
 8017b60:	4921      	ldr	r1, [pc, #132]	@ (8017be8 <HAL_RTC_SetTime+0x178>)
 8017b62:	400a      	ands	r2, r1
 8017b64:	601a      	str	r2, [r3, #0]

      /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8017b66:	4b1f      	ldr	r3, [pc, #124]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b68:	699a      	ldr	r2, [r3, #24]
 8017b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b6c:	491f      	ldr	r1, [pc, #124]	@ (8017bec <HAL_RTC_SetTime+0x17c>)
 8017b6e:	400a      	ands	r2, r1
 8017b70:	619a      	str	r2, [r3, #24]

      /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8017b72:	4b1c      	ldr	r3, [pc, #112]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b74:	6999      	ldr	r1, [r3, #24]
 8017b76:	68bb      	ldr	r3, [r7, #8]
 8017b78:	68da      	ldr	r2, [r3, #12]
 8017b7a:	68bb      	ldr	r3, [r7, #8]
 8017b7c:	691b      	ldr	r3, [r3, #16]
 8017b7e:	431a      	orrs	r2, r3
 8017b80:	4b18      	ldr	r3, [pc, #96]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b82:	430a      	orrs	r2, r1
 8017b84:	619a      	str	r2, [r3, #24]
    }

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8017b86:	4b17      	ldr	r3, [pc, #92]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b88:	68da      	ldr	r2, [r3, #12]
 8017b8a:	4b16      	ldr	r3, [pc, #88]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b8c:	2180      	movs	r1, #128	@ 0x80
 8017b8e:	438a      	bics	r2, r1
 8017b90:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8017b92:	4b14      	ldr	r3, [pc, #80]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017b94:	699b      	ldr	r3, [r3, #24]
 8017b96:	2220      	movs	r2, #32
 8017b98:	4013      	ands	r3, r2
 8017b9a:	d112      	bne.n	8017bc2 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8017b9c:	68fb      	ldr	r3, [r7, #12]
 8017b9e:	0018      	movs	r0, r3
 8017ba0:	f000 f97e 	bl	8017ea0 <HAL_RTC_WaitForSynchro>
 8017ba4:	1e03      	subs	r3, r0, #0
 8017ba6:	d00c      	beq.n	8017bc2 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017baa:	22ff      	movs	r2, #255	@ 0xff
 8017bac:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8017bae:	68fb      	ldr	r3, [r7, #12]
 8017bb0:	222d      	movs	r2, #45	@ 0x2d
 8017bb2:	2104      	movs	r1, #4
 8017bb4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	222c      	movs	r2, #44	@ 0x2c
 8017bba:	2100      	movs	r1, #0
 8017bbc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8017bbe:	2301      	movs	r3, #1
 8017bc0:	e00b      	b.n	8017bda <HAL_RTC_SetTime+0x16a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017bc2:	4b08      	ldr	r3, [pc, #32]	@ (8017be4 <HAL_RTC_SetTime+0x174>)
 8017bc4:	22ff      	movs	r2, #255	@ 0xff
 8017bc6:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8017bc8:	68fb      	ldr	r3, [r7, #12]
 8017bca:	222d      	movs	r2, #45	@ 0x2d
 8017bcc:	2101      	movs	r1, #1
 8017bce:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8017bd0:	68fb      	ldr	r3, [r7, #12]
 8017bd2:	222c      	movs	r2, #44	@ 0x2c
 8017bd4:	2100      	movs	r1, #0
 8017bd6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8017bd8:	2300      	movs	r3, #0
  }
}
 8017bda:	0018      	movs	r0, r3
 8017bdc:	46bd      	mov	sp, r7
 8017bde:	b007      	add	sp, #28
 8017be0:	bd90      	pop	{r4, r7, pc}
 8017be2:	46c0      	nop			@ (mov r8, r8)
 8017be4:	40002800 	.word	0x40002800
 8017be8:	007f7f7f 	.word	0x007f7f7f
 8017bec:	fffbffff 	.word	0xfffbffff

08017bf0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8017bf0:	b580      	push	{r7, lr}
 8017bf2:	b086      	sub	sp, #24
 8017bf4:	af00      	add	r7, sp, #0
 8017bf6:	60f8      	str	r0, [r7, #12]
 8017bf8:	60b9      	str	r1, [r7, #8]
 8017bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8017bfc:	4b2c      	ldr	r3, [pc, #176]	@ (8017cb0 <HAL_RTC_GetTime+0xc0>)
 8017bfe:	689a      	ldr	r2, [r3, #8]
 8017c00:	68bb      	ldr	r3, [r7, #8]
 8017c02:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8017c04:	4b2a      	ldr	r3, [pc, #168]	@ (8017cb0 <HAL_RTC_GetTime+0xc0>)
 8017c06:	68da      	ldr	r2, [r3, #12]
 8017c08:	23c0      	movs	r3, #192	@ 0xc0
 8017c0a:	009b      	lsls	r3, r3, #2
 8017c0c:	401a      	ands	r2, r3
 8017c0e:	2380      	movs	r3, #128	@ 0x80
 8017c10:	005b      	lsls	r3, r3, #1
 8017c12:	429a      	cmp	r2, r3
 8017c14:	d047      	beq.n	8017ca6 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8017c16:	4b26      	ldr	r3, [pc, #152]	@ (8017cb0 <HAL_RTC_GetTime+0xc0>)
 8017c18:	691b      	ldr	r3, [r3, #16]
 8017c1a:	045b      	lsls	r3, r3, #17
 8017c1c:	0c5a      	lsrs	r2, r3, #17
 8017c1e:	68bb      	ldr	r3, [r7, #8]
 8017c20:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8017c22:	4b23      	ldr	r3, [pc, #140]	@ (8017cb0 <HAL_RTC_GetTime+0xc0>)
 8017c24:	681b      	ldr	r3, [r3, #0]
 8017c26:	4a23      	ldr	r2, [pc, #140]	@ (8017cb4 <HAL_RTC_GetTime+0xc4>)
 8017c28:	4013      	ands	r3, r2
 8017c2a:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8017c2c:	697b      	ldr	r3, [r7, #20]
 8017c2e:	0c1b      	lsrs	r3, r3, #16
 8017c30:	b2db      	uxtb	r3, r3
 8017c32:	223f      	movs	r2, #63	@ 0x3f
 8017c34:	4013      	ands	r3, r2
 8017c36:	b2da      	uxtb	r2, r3
 8017c38:	68bb      	ldr	r3, [r7, #8]
 8017c3a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8017c3c:	697b      	ldr	r3, [r7, #20]
 8017c3e:	0a1b      	lsrs	r3, r3, #8
 8017c40:	b2db      	uxtb	r3, r3
 8017c42:	227f      	movs	r2, #127	@ 0x7f
 8017c44:	4013      	ands	r3, r2
 8017c46:	b2da      	uxtb	r2, r3
 8017c48:	68bb      	ldr	r3, [r7, #8]
 8017c4a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8017c4c:	697b      	ldr	r3, [r7, #20]
 8017c4e:	b2db      	uxtb	r3, r3
 8017c50:	227f      	movs	r2, #127	@ 0x7f
 8017c52:	4013      	ands	r3, r2
 8017c54:	b2da      	uxtb	r2, r3
 8017c56:	68bb      	ldr	r3, [r7, #8]
 8017c58:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8017c5a:	697b      	ldr	r3, [r7, #20]
 8017c5c:	0d9b      	lsrs	r3, r3, #22
 8017c5e:	b2db      	uxtb	r3, r3
 8017c60:	2201      	movs	r2, #1
 8017c62:	4013      	ands	r3, r2
 8017c64:	b2da      	uxtb	r2, r3
 8017c66:	68bb      	ldr	r3, [r7, #8]
 8017c68:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d11a      	bne.n	8017ca6 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8017c70:	68bb      	ldr	r3, [r7, #8]
 8017c72:	781b      	ldrb	r3, [r3, #0]
 8017c74:	0018      	movs	r0, r3
 8017c76:	f000 f98d 	bl	8017f94 <RTC_Bcd2ToByte>
 8017c7a:	0003      	movs	r3, r0
 8017c7c:	001a      	movs	r2, r3
 8017c7e:	68bb      	ldr	r3, [r7, #8]
 8017c80:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8017c82:	68bb      	ldr	r3, [r7, #8]
 8017c84:	785b      	ldrb	r3, [r3, #1]
 8017c86:	0018      	movs	r0, r3
 8017c88:	f000 f984 	bl	8017f94 <RTC_Bcd2ToByte>
 8017c8c:	0003      	movs	r3, r0
 8017c8e:	001a      	movs	r2, r3
 8017c90:	68bb      	ldr	r3, [r7, #8]
 8017c92:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8017c94:	68bb      	ldr	r3, [r7, #8]
 8017c96:	789b      	ldrb	r3, [r3, #2]
 8017c98:	0018      	movs	r0, r3
 8017c9a:	f000 f97b 	bl	8017f94 <RTC_Bcd2ToByte>
 8017c9e:	0003      	movs	r3, r0
 8017ca0:	001a      	movs	r2, r3
 8017ca2:	68bb      	ldr	r3, [r7, #8]
 8017ca4:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8017ca6:	2300      	movs	r3, #0
}
 8017ca8:	0018      	movs	r0, r3
 8017caa:	46bd      	mov	sp, r7
 8017cac:	b006      	add	sp, #24
 8017cae:	bd80      	pop	{r7, pc}
 8017cb0:	40002800 	.word	0x40002800
 8017cb4:	007f7f7f 	.word	0x007f7f7f

08017cb8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8017cb8:	b590      	push	{r4, r7, lr}
 8017cba:	b087      	sub	sp, #28
 8017cbc:	af00      	add	r7, sp, #0
 8017cbe:	60f8      	str	r0, [r7, #12]
 8017cc0:	60b9      	str	r1, [r7, #8]
 8017cc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8017cc4:	68fb      	ldr	r3, [r7, #12]
 8017cc6:	222c      	movs	r2, #44	@ 0x2c
 8017cc8:	5c9b      	ldrb	r3, [r3, r2]
 8017cca:	2b01      	cmp	r3, #1
 8017ccc:	d101      	bne.n	8017cd2 <HAL_RTC_SetDate+0x1a>
 8017cce:	2302      	movs	r3, #2
 8017cd0:	e090      	b.n	8017df4 <HAL_RTC_SetDate+0x13c>
 8017cd2:	68fb      	ldr	r3, [r7, #12]
 8017cd4:	222c      	movs	r2, #44	@ 0x2c
 8017cd6:	2101      	movs	r1, #1
 8017cd8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8017cda:	68fb      	ldr	r3, [r7, #12]
 8017cdc:	222d      	movs	r2, #45	@ 0x2d
 8017cde:	2102      	movs	r1, #2
 8017ce0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8017ce2:	687b      	ldr	r3, [r7, #4]
 8017ce4:	2b00      	cmp	r3, #0
 8017ce6:	d10e      	bne.n	8017d06 <HAL_RTC_SetDate+0x4e>
 8017ce8:	68bb      	ldr	r3, [r7, #8]
 8017cea:	785b      	ldrb	r3, [r3, #1]
 8017cec:	001a      	movs	r2, r3
 8017cee:	2310      	movs	r3, #16
 8017cf0:	4013      	ands	r3, r2
 8017cf2:	d008      	beq.n	8017d06 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8017cf4:	68bb      	ldr	r3, [r7, #8]
 8017cf6:	785b      	ldrb	r3, [r3, #1]
 8017cf8:	2210      	movs	r2, #16
 8017cfa:	4393      	bics	r3, r2
 8017cfc:	b2db      	uxtb	r3, r3
 8017cfe:	330a      	adds	r3, #10
 8017d00:	b2da      	uxtb	r2, r3
 8017d02:	68bb      	ldr	r3, [r7, #8]
 8017d04:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	2b00      	cmp	r3, #0
 8017d0a:	d11c      	bne.n	8017d46 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8017d0c:	68bb      	ldr	r3, [r7, #8]
 8017d0e:	78db      	ldrb	r3, [r3, #3]
 8017d10:	0018      	movs	r0, r3
 8017d12:	f000 f917 	bl	8017f44 <RTC_ByteToBcd2>
 8017d16:	0003      	movs	r3, r0
 8017d18:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8017d1a:	68bb      	ldr	r3, [r7, #8]
 8017d1c:	785b      	ldrb	r3, [r3, #1]
 8017d1e:	0018      	movs	r0, r3
 8017d20:	f000 f910 	bl	8017f44 <RTC_ByteToBcd2>
 8017d24:	0003      	movs	r3, r0
 8017d26:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8017d28:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8017d2a:	68bb      	ldr	r3, [r7, #8]
 8017d2c:	789b      	ldrb	r3, [r3, #2]
 8017d2e:	0018      	movs	r0, r3
 8017d30:	f000 f908 	bl	8017f44 <RTC_ByteToBcd2>
 8017d34:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8017d36:	0022      	movs	r2, r4
 8017d38:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8017d3a:	68bb      	ldr	r3, [r7, #8]
 8017d3c:	781b      	ldrb	r3, [r3, #0]
 8017d3e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8017d40:	4313      	orrs	r3, r2
 8017d42:	617b      	str	r3, [r7, #20]
 8017d44:	e00e      	b.n	8017d64 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8017d46:	68bb      	ldr	r3, [r7, #8]
 8017d48:	78db      	ldrb	r3, [r3, #3]
 8017d4a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8017d4c:	68bb      	ldr	r3, [r7, #8]
 8017d4e:	785b      	ldrb	r3, [r3, #1]
 8017d50:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8017d52:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8017d54:	68ba      	ldr	r2, [r7, #8]
 8017d56:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8017d58:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8017d5a:	68bb      	ldr	r3, [r7, #8]
 8017d5c:	781b      	ldrb	r3, [r3, #0]
 8017d5e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8017d60:	4313      	orrs	r3, r2
 8017d62:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017d64:	4b25      	ldr	r3, [pc, #148]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017d66:	22ca      	movs	r2, #202	@ 0xca
 8017d68:	625a      	str	r2, [r3, #36]	@ 0x24
 8017d6a:	4b24      	ldr	r3, [pc, #144]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017d6c:	2253      	movs	r2, #83	@ 0x53
 8017d6e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	0018      	movs	r0, r3
 8017d74:	f000 f8ba 	bl	8017eec <RTC_EnterInitMode>
 8017d78:	1e03      	subs	r3, r0, #0
 8017d7a:	d00c      	beq.n	8017d96 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017d7e:	22ff      	movs	r2, #255	@ 0xff
 8017d80:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8017d82:	68fb      	ldr	r3, [r7, #12]
 8017d84:	222d      	movs	r2, #45	@ 0x2d
 8017d86:	2104      	movs	r1, #4
 8017d88:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	222c      	movs	r2, #44	@ 0x2c
 8017d8e:	2100      	movs	r1, #0
 8017d90:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8017d92:	2301      	movs	r3, #1
 8017d94:	e02e      	b.n	8017df4 <HAL_RTC_SetDate+0x13c>
  }
  else
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8017d96:	4b19      	ldr	r3, [pc, #100]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017d98:	697a      	ldr	r2, [r7, #20]
 8017d9a:	4919      	ldr	r1, [pc, #100]	@ (8017e00 <HAL_RTC_SetDate+0x148>)
 8017d9c:	400a      	ands	r2, r1
 8017d9e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8017da0:	4b16      	ldr	r3, [pc, #88]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017da2:	68da      	ldr	r2, [r3, #12]
 8017da4:	4b15      	ldr	r3, [pc, #84]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017da6:	2180      	movs	r1, #128	@ 0x80
 8017da8:	438a      	bics	r2, r1
 8017daa:	60da      	str	r2, [r3, #12]

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8017dac:	4b13      	ldr	r3, [pc, #76]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017dae:	699b      	ldr	r3, [r3, #24]
 8017db0:	2220      	movs	r2, #32
 8017db2:	4013      	ands	r3, r2
 8017db4:	d112      	bne.n	8017ddc <HAL_RTC_SetDate+0x124>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8017db6:	68fb      	ldr	r3, [r7, #12]
 8017db8:	0018      	movs	r0, r3
 8017dba:	f000 f871 	bl	8017ea0 <HAL_RTC_WaitForSynchro>
 8017dbe:	1e03      	subs	r3, r0, #0
 8017dc0:	d00c      	beq.n	8017ddc <HAL_RTC_SetDate+0x124>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017dc4:	22ff      	movs	r2, #255	@ 0xff
 8017dc6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	222d      	movs	r2, #45	@ 0x2d
 8017dcc:	2104      	movs	r1, #4
 8017dce:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8017dd0:	68fb      	ldr	r3, [r7, #12]
 8017dd2:	222c      	movs	r2, #44	@ 0x2c
 8017dd4:	2100      	movs	r1, #0
 8017dd6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8017dd8:	2301      	movs	r3, #1
 8017dda:	e00b      	b.n	8017df4 <HAL_RTC_SetDate+0x13c>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017ddc:	4b07      	ldr	r3, [pc, #28]	@ (8017dfc <HAL_RTC_SetDate+0x144>)
 8017dde:	22ff      	movs	r2, #255	@ 0xff
 8017de0:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8017de2:	68fb      	ldr	r3, [r7, #12]
 8017de4:	222d      	movs	r2, #45	@ 0x2d
 8017de6:	2101      	movs	r1, #1
 8017de8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8017dea:	68fb      	ldr	r3, [r7, #12]
 8017dec:	222c      	movs	r2, #44	@ 0x2c
 8017dee:	2100      	movs	r1, #0
 8017df0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8017df2:	2300      	movs	r3, #0
  }
}
 8017df4:	0018      	movs	r0, r3
 8017df6:	46bd      	mov	sp, r7
 8017df8:	b007      	add	sp, #28
 8017dfa:	bd90      	pop	{r4, r7, pc}
 8017dfc:	40002800 	.word	0x40002800
 8017e00:	00ffff3f 	.word	0x00ffff3f

08017e04 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8017e04:	b580      	push	{r7, lr}
 8017e06:	b086      	sub	sp, #24
 8017e08:	af00      	add	r7, sp, #0
 8017e0a:	60f8      	str	r0, [r7, #12]
 8017e0c:	60b9      	str	r1, [r7, #8]
 8017e0e:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8017e10:	4b21      	ldr	r3, [pc, #132]	@ (8017e98 <HAL_RTC_GetDate+0x94>)
 8017e12:	685b      	ldr	r3, [r3, #4]
 8017e14:	4a21      	ldr	r2, [pc, #132]	@ (8017e9c <HAL_RTC_GetDate+0x98>)
 8017e16:	4013      	ands	r3, r2
 8017e18:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8017e1a:	697b      	ldr	r3, [r7, #20]
 8017e1c:	0c1b      	lsrs	r3, r3, #16
 8017e1e:	b2da      	uxtb	r2, r3
 8017e20:	68bb      	ldr	r3, [r7, #8]
 8017e22:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8017e24:	697b      	ldr	r3, [r7, #20]
 8017e26:	0a1b      	lsrs	r3, r3, #8
 8017e28:	b2db      	uxtb	r3, r3
 8017e2a:	221f      	movs	r2, #31
 8017e2c:	4013      	ands	r3, r2
 8017e2e:	b2da      	uxtb	r2, r3
 8017e30:	68bb      	ldr	r3, [r7, #8]
 8017e32:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8017e34:	697b      	ldr	r3, [r7, #20]
 8017e36:	b2db      	uxtb	r3, r3
 8017e38:	223f      	movs	r2, #63	@ 0x3f
 8017e3a:	4013      	ands	r3, r2
 8017e3c:	b2da      	uxtb	r2, r3
 8017e3e:	68bb      	ldr	r3, [r7, #8]
 8017e40:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8017e42:	697b      	ldr	r3, [r7, #20]
 8017e44:	0b5b      	lsrs	r3, r3, #13
 8017e46:	b2db      	uxtb	r3, r3
 8017e48:	2207      	movs	r2, #7
 8017e4a:	4013      	ands	r3, r2
 8017e4c:	b2da      	uxtb	r2, r3
 8017e4e:	68bb      	ldr	r3, [r7, #8]
 8017e50:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d11a      	bne.n	8017e8e <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8017e58:	68bb      	ldr	r3, [r7, #8]
 8017e5a:	78db      	ldrb	r3, [r3, #3]
 8017e5c:	0018      	movs	r0, r3
 8017e5e:	f000 f899 	bl	8017f94 <RTC_Bcd2ToByte>
 8017e62:	0003      	movs	r3, r0
 8017e64:	001a      	movs	r2, r3
 8017e66:	68bb      	ldr	r3, [r7, #8]
 8017e68:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8017e6a:	68bb      	ldr	r3, [r7, #8]
 8017e6c:	785b      	ldrb	r3, [r3, #1]
 8017e6e:	0018      	movs	r0, r3
 8017e70:	f000 f890 	bl	8017f94 <RTC_Bcd2ToByte>
 8017e74:	0003      	movs	r3, r0
 8017e76:	001a      	movs	r2, r3
 8017e78:	68bb      	ldr	r3, [r7, #8]
 8017e7a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8017e7c:	68bb      	ldr	r3, [r7, #8]
 8017e7e:	789b      	ldrb	r3, [r3, #2]
 8017e80:	0018      	movs	r0, r3
 8017e82:	f000 f887 	bl	8017f94 <RTC_Bcd2ToByte>
 8017e86:	0003      	movs	r3, r0
 8017e88:	001a      	movs	r2, r3
 8017e8a:	68bb      	ldr	r3, [r7, #8]
 8017e8c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8017e8e:	2300      	movs	r3, #0
}
 8017e90:	0018      	movs	r0, r3
 8017e92:	46bd      	mov	sp, r7
 8017e94:	b006      	add	sp, #24
 8017e96:	bd80      	pop	{r7, pc}
 8017e98:	40002800 	.word	0x40002800
 8017e9c:	00ffff3f 	.word	0x00ffff3f

08017ea0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8017ea0:	b580      	push	{r7, lr}
 8017ea2:	b084      	sub	sp, #16
 8017ea4:	af00      	add	r7, sp, #0
 8017ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8017ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8017ee8 <HAL_RTC_WaitForSynchro+0x48>)
 8017eaa:	68da      	ldr	r2, [r3, #12]
 8017eac:	4b0e      	ldr	r3, [pc, #56]	@ (8017ee8 <HAL_RTC_WaitForSynchro+0x48>)
 8017eae:	2120      	movs	r1, #32
 8017eb0:	438a      	bics	r2, r1
 8017eb2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8017eb4:	f7fa fa64 	bl	8012380 <HAL_GetTick>
 8017eb8:	0003      	movs	r3, r0
 8017eba:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8017ebc:	e00a      	b.n	8017ed4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8017ebe:	f7fa fa5f 	bl	8012380 <HAL_GetTick>
 8017ec2:	0002      	movs	r2, r0
 8017ec4:	68fb      	ldr	r3, [r7, #12]
 8017ec6:	1ad2      	subs	r2, r2, r3
 8017ec8:	23fa      	movs	r3, #250	@ 0xfa
 8017eca:	009b      	lsls	r3, r3, #2
 8017ecc:	429a      	cmp	r2, r3
 8017ece:	d901      	bls.n	8017ed4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8017ed0:	2303      	movs	r3, #3
 8017ed2:	e005      	b.n	8017ee0 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8017ed4:	4b04      	ldr	r3, [pc, #16]	@ (8017ee8 <HAL_RTC_WaitForSynchro+0x48>)
 8017ed6:	68db      	ldr	r3, [r3, #12]
 8017ed8:	2220      	movs	r2, #32
 8017eda:	4013      	ands	r3, r2
 8017edc:	d0ef      	beq.n	8017ebe <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8017ede:	2300      	movs	r3, #0
}
 8017ee0:	0018      	movs	r0, r3
 8017ee2:	46bd      	mov	sp, r7
 8017ee4:	b004      	add	sp, #16
 8017ee6:	bd80      	pop	{r7, pc}
 8017ee8:	40002800 	.word	0x40002800

08017eec <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b084      	sub	sp, #16
 8017ef0:	af00      	add	r7, sp, #0
 8017ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8017ef4:	4b12      	ldr	r3, [pc, #72]	@ (8017f40 <RTC_EnterInitMode+0x54>)
 8017ef6:	68db      	ldr	r3, [r3, #12]
 8017ef8:	2240      	movs	r2, #64	@ 0x40
 8017efa:	4013      	ands	r3, r2
 8017efc:	d11a      	bne.n	8017f34 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8017efe:	4b10      	ldr	r3, [pc, #64]	@ (8017f40 <RTC_EnterInitMode+0x54>)
 8017f00:	68da      	ldr	r2, [r3, #12]
 8017f02:	4b0f      	ldr	r3, [pc, #60]	@ (8017f40 <RTC_EnterInitMode+0x54>)
 8017f04:	2180      	movs	r1, #128	@ 0x80
 8017f06:	430a      	orrs	r2, r1
 8017f08:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8017f0a:	f7fa fa39 	bl	8012380 <HAL_GetTick>
 8017f0e:	0003      	movs	r3, r0
 8017f10:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8017f12:	e00a      	b.n	8017f2a <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8017f14:	f7fa fa34 	bl	8012380 <HAL_GetTick>
 8017f18:	0002      	movs	r2, r0
 8017f1a:	68fb      	ldr	r3, [r7, #12]
 8017f1c:	1ad2      	subs	r2, r2, r3
 8017f1e:	23fa      	movs	r3, #250	@ 0xfa
 8017f20:	009b      	lsls	r3, r3, #2
 8017f22:	429a      	cmp	r2, r3
 8017f24:	d901      	bls.n	8017f2a <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8017f26:	2303      	movs	r3, #3
 8017f28:	e005      	b.n	8017f36 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8017f2a:	4b05      	ldr	r3, [pc, #20]	@ (8017f40 <RTC_EnterInitMode+0x54>)
 8017f2c:	68db      	ldr	r3, [r3, #12]
 8017f2e:	2240      	movs	r2, #64	@ 0x40
 8017f30:	4013      	ands	r3, r2
 8017f32:	d0ef      	beq.n	8017f14 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8017f34:	2300      	movs	r3, #0
}
 8017f36:	0018      	movs	r0, r3
 8017f38:	46bd      	mov	sp, r7
 8017f3a:	b004      	add	sp, #16
 8017f3c:	bd80      	pop	{r7, pc}
 8017f3e:	46c0      	nop			@ (mov r8, r8)
 8017f40:	40002800 	.word	0x40002800

08017f44 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8017f44:	b580      	push	{r7, lr}
 8017f46:	b084      	sub	sp, #16
 8017f48:	af00      	add	r7, sp, #0
 8017f4a:	0002      	movs	r2, r0
 8017f4c:	1dfb      	adds	r3, r7, #7
 8017f4e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8017f50:	2300      	movs	r3, #0
 8017f52:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8017f54:	230b      	movs	r3, #11
 8017f56:	18fb      	adds	r3, r7, r3
 8017f58:	1dfa      	adds	r2, r7, #7
 8017f5a:	7812      	ldrb	r2, [r2, #0]
 8017f5c:	701a      	strb	r2, [r3, #0]

  while (tmp_Value >= 10U)
 8017f5e:	e008      	b.n	8017f72 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8017f60:	68fb      	ldr	r3, [r7, #12]
 8017f62:	3301      	adds	r3, #1
 8017f64:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8017f66:	220b      	movs	r2, #11
 8017f68:	18bb      	adds	r3, r7, r2
 8017f6a:	18ba      	adds	r2, r7, r2
 8017f6c:	7812      	ldrb	r2, [r2, #0]
 8017f6e:	3a0a      	subs	r2, #10
 8017f70:	701a      	strb	r2, [r3, #0]
  while (tmp_Value >= 10U)
 8017f72:	210b      	movs	r1, #11
 8017f74:	187b      	adds	r3, r7, r1
 8017f76:	781b      	ldrb	r3, [r3, #0]
 8017f78:	2b09      	cmp	r3, #9
 8017f7a:	d8f1      	bhi.n	8017f60 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8017f7c:	68fb      	ldr	r3, [r7, #12]
 8017f7e:	b2db      	uxtb	r3, r3
 8017f80:	011b      	lsls	r3, r3, #4
 8017f82:	b2da      	uxtb	r2, r3
 8017f84:	187b      	adds	r3, r7, r1
 8017f86:	781b      	ldrb	r3, [r3, #0]
 8017f88:	4313      	orrs	r3, r2
 8017f8a:	b2db      	uxtb	r3, r3
}
 8017f8c:	0018      	movs	r0, r3
 8017f8e:	46bd      	mov	sp, r7
 8017f90:	b004      	add	sp, #16
 8017f92:	bd80      	pop	{r7, pc}

08017f94 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8017f94:	b580      	push	{r7, lr}
 8017f96:	b084      	sub	sp, #16
 8017f98:	af00      	add	r7, sp, #0
 8017f9a:	0002      	movs	r2, r0
 8017f9c:	1dfb      	adds	r3, r7, #7
 8017f9e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8017fa0:	1dfb      	adds	r3, r7, #7
 8017fa2:	781b      	ldrb	r3, [r3, #0]
 8017fa4:	091b      	lsrs	r3, r3, #4
 8017fa6:	b2db      	uxtb	r3, r3
 8017fa8:	001a      	movs	r2, r3
 8017faa:	0013      	movs	r3, r2
 8017fac:	009b      	lsls	r3, r3, #2
 8017fae:	189b      	adds	r3, r3, r2
 8017fb0:	005b      	lsls	r3, r3, #1
 8017fb2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8017fb4:	68fb      	ldr	r3, [r7, #12]
 8017fb6:	b2da      	uxtb	r2, r3
 8017fb8:	1dfb      	adds	r3, r7, #7
 8017fba:	781b      	ldrb	r3, [r3, #0]
 8017fbc:	210f      	movs	r1, #15
 8017fbe:	400b      	ands	r3, r1
 8017fc0:	b2db      	uxtb	r3, r3
 8017fc2:	18d3      	adds	r3, r2, r3
 8017fc4:	b2db      	uxtb	r3, r3
}
 8017fc6:	0018      	movs	r0, r3
 8017fc8:	46bd      	mov	sp, r7
 8017fca:	b004      	add	sp, #16
 8017fcc:	bd80      	pop	{r7, pc}
	...

08017fd0 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8017fd0:	b580      	push	{r7, lr}
 8017fd2:	b082      	sub	sp, #8
 8017fd4:	af00      	add	r7, sp, #0
 8017fd6:	6078      	str	r0, [r7, #4]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8017fd8:	687b      	ldr	r3, [r7, #4]
 8017fda:	222c      	movs	r2, #44	@ 0x2c
 8017fdc:	5c9b      	ldrb	r3, [r3, r2]
 8017fde:	2b01      	cmp	r3, #1
 8017fe0:	d101      	bne.n	8017fe6 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8017fe2:	2302      	movs	r3, #2
 8017fe4:	e016      	b.n	8018014 <HAL_RTCEx_DeactivateWakeUpTimer+0x44>
 8017fe6:	687b      	ldr	r3, [r7, #4]
 8017fe8:	222c      	movs	r2, #44	@ 0x2c
 8017fea:	2101      	movs	r1, #1
 8017fec:	5499      	strb	r1, [r3, r2]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	222d      	movs	r2, #45	@ 0x2d
 8017ff2:	2102      	movs	r1, #2
 8017ff4:	5499      	strb	r1, [r3, r2]

  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 8017ff6:	4b09      	ldr	r3, [pc, #36]	@ (801801c <HAL_RTCEx_DeactivateWakeUpTimer+0x4c>)
 8017ff8:	699a      	ldr	r2, [r3, #24]
 8017ffa:	4b08      	ldr	r3, [pc, #32]	@ (801801c <HAL_RTCEx_DeactivateWakeUpTimer+0x4c>)
 8017ffc:	4908      	ldr	r1, [pc, #32]	@ (8018020 <HAL_RTCEx_DeactivateWakeUpTimer+0x50>)
 8017ffe:	400a      	ands	r2, r1
 8018000:	619a      	str	r2, [r3, #24]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8018002:	687b      	ldr	r3, [r7, #4]
 8018004:	222d      	movs	r2, #45	@ 0x2d
 8018006:	2101      	movs	r1, #1
 8018008:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801800a:	687b      	ldr	r3, [r7, #4]
 801800c:	222c      	movs	r2, #44	@ 0x2c
 801800e:	2100      	movs	r1, #0
 8018010:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8018012:	2300      	movs	r3, #0
}
 8018014:	0018      	movs	r0, r3
 8018016:	46bd      	mov	sp, r7
 8018018:	b002      	add	sp, #8
 801801a:	bd80      	pop	{r7, pc}
 801801c:	40002800 	.word	0x40002800
 8018020:	ffffbbff 	.word	0xffffbbff

08018024 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8018024:	b580      	push	{r7, lr}
 8018026:	b082      	sub	sp, #8
 8018028:	af00      	add	r7, sp, #0
 801802a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801802c:	687b      	ldr	r3, [r7, #4]
 801802e:	2b00      	cmp	r3, #0
 8018030:	d101      	bne.n	8018036 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8018032:	2301      	movs	r3, #1
 8018034:	e04a      	b.n	80180cc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8018036:	687b      	ldr	r3, [r7, #4]
 8018038:	223d      	movs	r2, #61	@ 0x3d
 801803a:	5c9b      	ldrb	r3, [r3, r2]
 801803c:	b2db      	uxtb	r3, r3
 801803e:	2b00      	cmp	r3, #0
 8018040:	d107      	bne.n	8018052 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8018042:	687b      	ldr	r3, [r7, #4]
 8018044:	223c      	movs	r2, #60	@ 0x3c
 8018046:	2100      	movs	r1, #0
 8018048:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801804a:	687b      	ldr	r3, [r7, #4]
 801804c:	0018      	movs	r0, r3
 801804e:	f7f4 fa3f 	bl	800c4d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8018052:	687b      	ldr	r3, [r7, #4]
 8018054:	223d      	movs	r2, #61	@ 0x3d
 8018056:	2102      	movs	r1, #2
 8018058:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801805a:	687b      	ldr	r3, [r7, #4]
 801805c:	681a      	ldr	r2, [r3, #0]
 801805e:	687b      	ldr	r3, [r7, #4]
 8018060:	3304      	adds	r3, #4
 8018062:	0019      	movs	r1, r3
 8018064:	0010      	movs	r0, r2
 8018066:	f000 fbd9 	bl	801881c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	2248      	movs	r2, #72	@ 0x48
 801806e:	2101      	movs	r1, #1
 8018070:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018072:	687b      	ldr	r3, [r7, #4]
 8018074:	223e      	movs	r2, #62	@ 0x3e
 8018076:	2101      	movs	r1, #1
 8018078:	5499      	strb	r1, [r3, r2]
 801807a:	687b      	ldr	r3, [r7, #4]
 801807c:	223f      	movs	r2, #63	@ 0x3f
 801807e:	2101      	movs	r1, #1
 8018080:	5499      	strb	r1, [r3, r2]
 8018082:	687b      	ldr	r3, [r7, #4]
 8018084:	2240      	movs	r2, #64	@ 0x40
 8018086:	2101      	movs	r1, #1
 8018088:	5499      	strb	r1, [r3, r2]
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	2241      	movs	r2, #65	@ 0x41
 801808e:	2101      	movs	r1, #1
 8018090:	5499      	strb	r1, [r3, r2]
 8018092:	687b      	ldr	r3, [r7, #4]
 8018094:	2242      	movs	r2, #66	@ 0x42
 8018096:	2101      	movs	r1, #1
 8018098:	5499      	strb	r1, [r3, r2]
 801809a:	687b      	ldr	r3, [r7, #4]
 801809c:	2243      	movs	r2, #67	@ 0x43
 801809e:	2101      	movs	r1, #1
 80180a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80180a2:	687b      	ldr	r3, [r7, #4]
 80180a4:	2244      	movs	r2, #68	@ 0x44
 80180a6:	2101      	movs	r1, #1
 80180a8:	5499      	strb	r1, [r3, r2]
 80180aa:	687b      	ldr	r3, [r7, #4]
 80180ac:	2245      	movs	r2, #69	@ 0x45
 80180ae:	2101      	movs	r1, #1
 80180b0:	5499      	strb	r1, [r3, r2]
 80180b2:	687b      	ldr	r3, [r7, #4]
 80180b4:	2246      	movs	r2, #70	@ 0x46
 80180b6:	2101      	movs	r1, #1
 80180b8:	5499      	strb	r1, [r3, r2]
 80180ba:	687b      	ldr	r3, [r7, #4]
 80180bc:	2247      	movs	r2, #71	@ 0x47
 80180be:	2101      	movs	r1, #1
 80180c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80180c2:	687b      	ldr	r3, [r7, #4]
 80180c4:	223d      	movs	r2, #61	@ 0x3d
 80180c6:	2101      	movs	r1, #1
 80180c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80180ca:	2300      	movs	r3, #0
}
 80180cc:	0018      	movs	r0, r3
 80180ce:	46bd      	mov	sp, r7
 80180d0:	b002      	add	sp, #8
 80180d2:	bd80      	pop	{r7, pc}

080180d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80180d4:	b580      	push	{r7, lr}
 80180d6:	b082      	sub	sp, #8
 80180d8:	af00      	add	r7, sp, #0
 80180da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	2b00      	cmp	r3, #0
 80180e0:	d101      	bne.n	80180e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80180e2:	2301      	movs	r3, #1
 80180e4:	e04a      	b.n	801817c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80180e6:	687b      	ldr	r3, [r7, #4]
 80180e8:	223d      	movs	r2, #61	@ 0x3d
 80180ea:	5c9b      	ldrb	r3, [r3, r2]
 80180ec:	b2db      	uxtb	r3, r3
 80180ee:	2b00      	cmp	r3, #0
 80180f0:	d107      	bne.n	8018102 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	223c      	movs	r2, #60	@ 0x3c
 80180f6:	2100      	movs	r1, #0
 80180f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80180fa:	687b      	ldr	r3, [r7, #4]
 80180fc:	0018      	movs	r0, r3
 80180fe:	f000 f841 	bl	8018184 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	223d      	movs	r2, #61	@ 0x3d
 8018106:	2102      	movs	r1, #2
 8018108:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	681a      	ldr	r2, [r3, #0]
 801810e:	687b      	ldr	r3, [r7, #4]
 8018110:	3304      	adds	r3, #4
 8018112:	0019      	movs	r1, r3
 8018114:	0010      	movs	r0, r2
 8018116:	f000 fb81 	bl	801881c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801811a:	687b      	ldr	r3, [r7, #4]
 801811c:	2248      	movs	r2, #72	@ 0x48
 801811e:	2101      	movs	r1, #1
 8018120:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018122:	687b      	ldr	r3, [r7, #4]
 8018124:	223e      	movs	r2, #62	@ 0x3e
 8018126:	2101      	movs	r1, #1
 8018128:	5499      	strb	r1, [r3, r2]
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	223f      	movs	r2, #63	@ 0x3f
 801812e:	2101      	movs	r1, #1
 8018130:	5499      	strb	r1, [r3, r2]
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	2240      	movs	r2, #64	@ 0x40
 8018136:	2101      	movs	r1, #1
 8018138:	5499      	strb	r1, [r3, r2]
 801813a:	687b      	ldr	r3, [r7, #4]
 801813c:	2241      	movs	r2, #65	@ 0x41
 801813e:	2101      	movs	r1, #1
 8018140:	5499      	strb	r1, [r3, r2]
 8018142:	687b      	ldr	r3, [r7, #4]
 8018144:	2242      	movs	r2, #66	@ 0x42
 8018146:	2101      	movs	r1, #1
 8018148:	5499      	strb	r1, [r3, r2]
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	2243      	movs	r2, #67	@ 0x43
 801814e:	2101      	movs	r1, #1
 8018150:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018152:	687b      	ldr	r3, [r7, #4]
 8018154:	2244      	movs	r2, #68	@ 0x44
 8018156:	2101      	movs	r1, #1
 8018158:	5499      	strb	r1, [r3, r2]
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	2245      	movs	r2, #69	@ 0x45
 801815e:	2101      	movs	r1, #1
 8018160:	5499      	strb	r1, [r3, r2]
 8018162:	687b      	ldr	r3, [r7, #4]
 8018164:	2246      	movs	r2, #70	@ 0x46
 8018166:	2101      	movs	r1, #1
 8018168:	5499      	strb	r1, [r3, r2]
 801816a:	687b      	ldr	r3, [r7, #4]
 801816c:	2247      	movs	r2, #71	@ 0x47
 801816e:	2101      	movs	r1, #1
 8018170:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8018172:	687b      	ldr	r3, [r7, #4]
 8018174:	223d      	movs	r2, #61	@ 0x3d
 8018176:	2101      	movs	r1, #1
 8018178:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801817a:	2300      	movs	r3, #0
}
 801817c:	0018      	movs	r0, r3
 801817e:	46bd      	mov	sp, r7
 8018180:	b002      	add	sp, #8
 8018182:	bd80      	pop	{r7, pc}

08018184 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8018184:	b580      	push	{r7, lr}
 8018186:	b082      	sub	sp, #8
 8018188:	af00      	add	r7, sp, #0
 801818a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 801818c:	46c0      	nop			@ (mov r8, r8)
 801818e:	46bd      	mov	sp, r7
 8018190:	b002      	add	sp, #8
 8018192:	bd80      	pop	{r7, pc}

08018194 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8018194:	b580      	push	{r7, lr}
 8018196:	b084      	sub	sp, #16
 8018198:	af00      	add	r7, sp, #0
 801819a:	6078      	str	r0, [r7, #4]
 801819c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801819e:	683b      	ldr	r3, [r7, #0]
 80181a0:	2b00      	cmp	r3, #0
 80181a2:	d108      	bne.n	80181b6 <HAL_TIM_PWM_Start+0x22>
 80181a4:	687b      	ldr	r3, [r7, #4]
 80181a6:	223e      	movs	r2, #62	@ 0x3e
 80181a8:	5c9b      	ldrb	r3, [r3, r2]
 80181aa:	b2db      	uxtb	r3, r3
 80181ac:	3b01      	subs	r3, #1
 80181ae:	1e5a      	subs	r2, r3, #1
 80181b0:	4193      	sbcs	r3, r2
 80181b2:	b2db      	uxtb	r3, r3
 80181b4:	e037      	b.n	8018226 <HAL_TIM_PWM_Start+0x92>
 80181b6:	683b      	ldr	r3, [r7, #0]
 80181b8:	2b04      	cmp	r3, #4
 80181ba:	d108      	bne.n	80181ce <HAL_TIM_PWM_Start+0x3a>
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	223f      	movs	r2, #63	@ 0x3f
 80181c0:	5c9b      	ldrb	r3, [r3, r2]
 80181c2:	b2db      	uxtb	r3, r3
 80181c4:	3b01      	subs	r3, #1
 80181c6:	1e5a      	subs	r2, r3, #1
 80181c8:	4193      	sbcs	r3, r2
 80181ca:	b2db      	uxtb	r3, r3
 80181cc:	e02b      	b.n	8018226 <HAL_TIM_PWM_Start+0x92>
 80181ce:	683b      	ldr	r3, [r7, #0]
 80181d0:	2b08      	cmp	r3, #8
 80181d2:	d108      	bne.n	80181e6 <HAL_TIM_PWM_Start+0x52>
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	2240      	movs	r2, #64	@ 0x40
 80181d8:	5c9b      	ldrb	r3, [r3, r2]
 80181da:	b2db      	uxtb	r3, r3
 80181dc:	3b01      	subs	r3, #1
 80181de:	1e5a      	subs	r2, r3, #1
 80181e0:	4193      	sbcs	r3, r2
 80181e2:	b2db      	uxtb	r3, r3
 80181e4:	e01f      	b.n	8018226 <HAL_TIM_PWM_Start+0x92>
 80181e6:	683b      	ldr	r3, [r7, #0]
 80181e8:	2b0c      	cmp	r3, #12
 80181ea:	d108      	bne.n	80181fe <HAL_TIM_PWM_Start+0x6a>
 80181ec:	687b      	ldr	r3, [r7, #4]
 80181ee:	2241      	movs	r2, #65	@ 0x41
 80181f0:	5c9b      	ldrb	r3, [r3, r2]
 80181f2:	b2db      	uxtb	r3, r3
 80181f4:	3b01      	subs	r3, #1
 80181f6:	1e5a      	subs	r2, r3, #1
 80181f8:	4193      	sbcs	r3, r2
 80181fa:	b2db      	uxtb	r3, r3
 80181fc:	e013      	b.n	8018226 <HAL_TIM_PWM_Start+0x92>
 80181fe:	683b      	ldr	r3, [r7, #0]
 8018200:	2b10      	cmp	r3, #16
 8018202:	d108      	bne.n	8018216 <HAL_TIM_PWM_Start+0x82>
 8018204:	687b      	ldr	r3, [r7, #4]
 8018206:	2242      	movs	r2, #66	@ 0x42
 8018208:	5c9b      	ldrb	r3, [r3, r2]
 801820a:	b2db      	uxtb	r3, r3
 801820c:	3b01      	subs	r3, #1
 801820e:	1e5a      	subs	r2, r3, #1
 8018210:	4193      	sbcs	r3, r2
 8018212:	b2db      	uxtb	r3, r3
 8018214:	e007      	b.n	8018226 <HAL_TIM_PWM_Start+0x92>
 8018216:	687b      	ldr	r3, [r7, #4]
 8018218:	2243      	movs	r2, #67	@ 0x43
 801821a:	5c9b      	ldrb	r3, [r3, r2]
 801821c:	b2db      	uxtb	r3, r3
 801821e:	3b01      	subs	r3, #1
 8018220:	1e5a      	subs	r2, r3, #1
 8018222:	4193      	sbcs	r3, r2
 8018224:	b2db      	uxtb	r3, r3
 8018226:	2b00      	cmp	r3, #0
 8018228:	d001      	beq.n	801822e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 801822a:	2301      	movs	r3, #1
 801822c:	e086      	b.n	801833c <HAL_TIM_PWM_Start+0x1a8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801822e:	683b      	ldr	r3, [r7, #0]
 8018230:	2b00      	cmp	r3, #0
 8018232:	d104      	bne.n	801823e <HAL_TIM_PWM_Start+0xaa>
 8018234:	687b      	ldr	r3, [r7, #4]
 8018236:	223e      	movs	r2, #62	@ 0x3e
 8018238:	2102      	movs	r1, #2
 801823a:	5499      	strb	r1, [r3, r2]
 801823c:	e023      	b.n	8018286 <HAL_TIM_PWM_Start+0xf2>
 801823e:	683b      	ldr	r3, [r7, #0]
 8018240:	2b04      	cmp	r3, #4
 8018242:	d104      	bne.n	801824e <HAL_TIM_PWM_Start+0xba>
 8018244:	687b      	ldr	r3, [r7, #4]
 8018246:	223f      	movs	r2, #63	@ 0x3f
 8018248:	2102      	movs	r1, #2
 801824a:	5499      	strb	r1, [r3, r2]
 801824c:	e01b      	b.n	8018286 <HAL_TIM_PWM_Start+0xf2>
 801824e:	683b      	ldr	r3, [r7, #0]
 8018250:	2b08      	cmp	r3, #8
 8018252:	d104      	bne.n	801825e <HAL_TIM_PWM_Start+0xca>
 8018254:	687b      	ldr	r3, [r7, #4]
 8018256:	2240      	movs	r2, #64	@ 0x40
 8018258:	2102      	movs	r1, #2
 801825a:	5499      	strb	r1, [r3, r2]
 801825c:	e013      	b.n	8018286 <HAL_TIM_PWM_Start+0xf2>
 801825e:	683b      	ldr	r3, [r7, #0]
 8018260:	2b0c      	cmp	r3, #12
 8018262:	d104      	bne.n	801826e <HAL_TIM_PWM_Start+0xda>
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	2241      	movs	r2, #65	@ 0x41
 8018268:	2102      	movs	r1, #2
 801826a:	5499      	strb	r1, [r3, r2]
 801826c:	e00b      	b.n	8018286 <HAL_TIM_PWM_Start+0xf2>
 801826e:	683b      	ldr	r3, [r7, #0]
 8018270:	2b10      	cmp	r3, #16
 8018272:	d104      	bne.n	801827e <HAL_TIM_PWM_Start+0xea>
 8018274:	687b      	ldr	r3, [r7, #4]
 8018276:	2242      	movs	r2, #66	@ 0x42
 8018278:	2102      	movs	r1, #2
 801827a:	5499      	strb	r1, [r3, r2]
 801827c:	e003      	b.n	8018286 <HAL_TIM_PWM_Start+0xf2>
 801827e:	687b      	ldr	r3, [r7, #4]
 8018280:	2243      	movs	r2, #67	@ 0x43
 8018282:	2102      	movs	r1, #2
 8018284:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8018286:	687b      	ldr	r3, [r7, #4]
 8018288:	681b      	ldr	r3, [r3, #0]
 801828a:	6839      	ldr	r1, [r7, #0]
 801828c:	2201      	movs	r2, #1
 801828e:	0018      	movs	r0, r3
 8018290:	f000 fe7a 	bl	8018f88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	681b      	ldr	r3, [r3, #0]
 8018298:	4a2a      	ldr	r2, [pc, #168]	@ (8018344 <HAL_TIM_PWM_Start+0x1b0>)
 801829a:	4293      	cmp	r3, r2
 801829c:	d009      	beq.n	80182b2 <HAL_TIM_PWM_Start+0x11e>
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	681b      	ldr	r3, [r3, #0]
 80182a2:	4a29      	ldr	r2, [pc, #164]	@ (8018348 <HAL_TIM_PWM_Start+0x1b4>)
 80182a4:	4293      	cmp	r3, r2
 80182a6:	d004      	beq.n	80182b2 <HAL_TIM_PWM_Start+0x11e>
 80182a8:	687b      	ldr	r3, [r7, #4]
 80182aa:	681b      	ldr	r3, [r3, #0]
 80182ac:	4a27      	ldr	r2, [pc, #156]	@ (801834c <HAL_TIM_PWM_Start+0x1b8>)
 80182ae:	4293      	cmp	r3, r2
 80182b0:	d101      	bne.n	80182b6 <HAL_TIM_PWM_Start+0x122>
 80182b2:	2301      	movs	r3, #1
 80182b4:	e000      	b.n	80182b8 <HAL_TIM_PWM_Start+0x124>
 80182b6:	2300      	movs	r3, #0
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d008      	beq.n	80182ce <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	681b      	ldr	r3, [r3, #0]
 80182c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	681b      	ldr	r3, [r3, #0]
 80182c6:	2180      	movs	r1, #128	@ 0x80
 80182c8:	0209      	lsls	r1, r1, #8
 80182ca:	430a      	orrs	r2, r1
 80182cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	681b      	ldr	r3, [r3, #0]
 80182d2:	4a1c      	ldr	r2, [pc, #112]	@ (8018344 <HAL_TIM_PWM_Start+0x1b0>)
 80182d4:	4293      	cmp	r3, r2
 80182d6:	d00f      	beq.n	80182f8 <HAL_TIM_PWM_Start+0x164>
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	681a      	ldr	r2, [r3, #0]
 80182dc:	2380      	movs	r3, #128	@ 0x80
 80182de:	05db      	lsls	r3, r3, #23
 80182e0:	429a      	cmp	r2, r3
 80182e2:	d009      	beq.n	80182f8 <HAL_TIM_PWM_Start+0x164>
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	681b      	ldr	r3, [r3, #0]
 80182e8:	4a19      	ldr	r2, [pc, #100]	@ (8018350 <HAL_TIM_PWM_Start+0x1bc>)
 80182ea:	4293      	cmp	r3, r2
 80182ec:	d004      	beq.n	80182f8 <HAL_TIM_PWM_Start+0x164>
 80182ee:	687b      	ldr	r3, [r7, #4]
 80182f0:	681b      	ldr	r3, [r3, #0]
 80182f2:	4a15      	ldr	r2, [pc, #84]	@ (8018348 <HAL_TIM_PWM_Start+0x1b4>)
 80182f4:	4293      	cmp	r3, r2
 80182f6:	d116      	bne.n	8018326 <HAL_TIM_PWM_Start+0x192>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80182f8:	687b      	ldr	r3, [r7, #4]
 80182fa:	681b      	ldr	r3, [r3, #0]
 80182fc:	689b      	ldr	r3, [r3, #8]
 80182fe:	4a15      	ldr	r2, [pc, #84]	@ (8018354 <HAL_TIM_PWM_Start+0x1c0>)
 8018300:	4013      	ands	r3, r2
 8018302:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8018304:	68fb      	ldr	r3, [r7, #12]
 8018306:	2b06      	cmp	r3, #6
 8018308:	d016      	beq.n	8018338 <HAL_TIM_PWM_Start+0x1a4>
 801830a:	68fa      	ldr	r2, [r7, #12]
 801830c:	2380      	movs	r3, #128	@ 0x80
 801830e:	025b      	lsls	r3, r3, #9
 8018310:	429a      	cmp	r2, r3
 8018312:	d011      	beq.n	8018338 <HAL_TIM_PWM_Start+0x1a4>
    {
      __HAL_TIM_ENABLE(htim);
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	681b      	ldr	r3, [r3, #0]
 8018318:	681a      	ldr	r2, [r3, #0]
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	681b      	ldr	r3, [r3, #0]
 801831e:	2101      	movs	r1, #1
 8018320:	430a      	orrs	r2, r1
 8018322:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8018324:	e008      	b.n	8018338 <HAL_TIM_PWM_Start+0x1a4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8018326:	687b      	ldr	r3, [r7, #4]
 8018328:	681b      	ldr	r3, [r3, #0]
 801832a:	681a      	ldr	r2, [r3, #0]
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	681b      	ldr	r3, [r3, #0]
 8018330:	2101      	movs	r1, #1
 8018332:	430a      	orrs	r2, r1
 8018334:	601a      	str	r2, [r3, #0]
 8018336:	e000      	b.n	801833a <HAL_TIM_PWM_Start+0x1a6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8018338:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 801833a:	2300      	movs	r3, #0
}
 801833c:	0018      	movs	r0, r3
 801833e:	46bd      	mov	sp, r7
 8018340:	b004      	add	sp, #16
 8018342:	bd80      	pop	{r7, pc}
 8018344:	40012c00 	.word	0x40012c00
 8018348:	40014000 	.word	0x40014000
 801834c:	40014400 	.word	0x40014400
 8018350:	40000400 	.word	0x40000400
 8018354:	00010007 	.word	0x00010007

08018358 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8018358:	b580      	push	{r7, lr}
 801835a:	b082      	sub	sp, #8
 801835c:	af00      	add	r7, sp, #0
 801835e:	6078      	str	r0, [r7, #4]
 8018360:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	681b      	ldr	r3, [r3, #0]
 8018366:	6839      	ldr	r1, [r7, #0]
 8018368:	2200      	movs	r2, #0
 801836a:	0018      	movs	r0, r3
 801836c:	f000 fe0c 	bl	8018f88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8018370:	687b      	ldr	r3, [r7, #4]
 8018372:	681b      	ldr	r3, [r3, #0]
 8018374:	4a35      	ldr	r2, [pc, #212]	@ (801844c <HAL_TIM_PWM_Stop+0xf4>)
 8018376:	4293      	cmp	r3, r2
 8018378:	d009      	beq.n	801838e <HAL_TIM_PWM_Stop+0x36>
 801837a:	687b      	ldr	r3, [r7, #4]
 801837c:	681b      	ldr	r3, [r3, #0]
 801837e:	4a34      	ldr	r2, [pc, #208]	@ (8018450 <HAL_TIM_PWM_Stop+0xf8>)
 8018380:	4293      	cmp	r3, r2
 8018382:	d004      	beq.n	801838e <HAL_TIM_PWM_Stop+0x36>
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	681b      	ldr	r3, [r3, #0]
 8018388:	4a32      	ldr	r2, [pc, #200]	@ (8018454 <HAL_TIM_PWM_Stop+0xfc>)
 801838a:	4293      	cmp	r3, r2
 801838c:	d101      	bne.n	8018392 <HAL_TIM_PWM_Stop+0x3a>
 801838e:	2301      	movs	r3, #1
 8018390:	e000      	b.n	8018394 <HAL_TIM_PWM_Stop+0x3c>
 8018392:	2300      	movs	r3, #0
 8018394:	2b00      	cmp	r3, #0
 8018396:	d013      	beq.n	80183c0 <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	681b      	ldr	r3, [r3, #0]
 801839c:	6a1b      	ldr	r3, [r3, #32]
 801839e:	4a2e      	ldr	r2, [pc, #184]	@ (8018458 <HAL_TIM_PWM_Stop+0x100>)
 80183a0:	4013      	ands	r3, r2
 80183a2:	d10d      	bne.n	80183c0 <HAL_TIM_PWM_Stop+0x68>
 80183a4:	687b      	ldr	r3, [r7, #4]
 80183a6:	681b      	ldr	r3, [r3, #0]
 80183a8:	6a1b      	ldr	r3, [r3, #32]
 80183aa:	4a2c      	ldr	r2, [pc, #176]	@ (801845c <HAL_TIM_PWM_Stop+0x104>)
 80183ac:	4013      	ands	r3, r2
 80183ae:	d107      	bne.n	80183c0 <HAL_TIM_PWM_Stop+0x68>
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	681b      	ldr	r3, [r3, #0]
 80183b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	681b      	ldr	r3, [r3, #0]
 80183ba:	4929      	ldr	r1, [pc, #164]	@ (8018460 <HAL_TIM_PWM_Stop+0x108>)
 80183bc:	400a      	ands	r2, r1
 80183be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	681b      	ldr	r3, [r3, #0]
 80183c4:	6a1b      	ldr	r3, [r3, #32]
 80183c6:	4a24      	ldr	r2, [pc, #144]	@ (8018458 <HAL_TIM_PWM_Stop+0x100>)
 80183c8:	4013      	ands	r3, r2
 80183ca:	d10d      	bne.n	80183e8 <HAL_TIM_PWM_Stop+0x90>
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	681b      	ldr	r3, [r3, #0]
 80183d0:	6a1b      	ldr	r3, [r3, #32]
 80183d2:	4a22      	ldr	r2, [pc, #136]	@ (801845c <HAL_TIM_PWM_Stop+0x104>)
 80183d4:	4013      	ands	r3, r2
 80183d6:	d107      	bne.n	80183e8 <HAL_TIM_PWM_Stop+0x90>
 80183d8:	687b      	ldr	r3, [r7, #4]
 80183da:	681b      	ldr	r3, [r3, #0]
 80183dc:	681a      	ldr	r2, [r3, #0]
 80183de:	687b      	ldr	r3, [r7, #4]
 80183e0:	681b      	ldr	r3, [r3, #0]
 80183e2:	2101      	movs	r1, #1
 80183e4:	438a      	bics	r2, r1
 80183e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80183e8:	683b      	ldr	r3, [r7, #0]
 80183ea:	2b00      	cmp	r3, #0
 80183ec:	d104      	bne.n	80183f8 <HAL_TIM_PWM_Stop+0xa0>
 80183ee:	687b      	ldr	r3, [r7, #4]
 80183f0:	223e      	movs	r2, #62	@ 0x3e
 80183f2:	2101      	movs	r1, #1
 80183f4:	5499      	strb	r1, [r3, r2]
 80183f6:	e023      	b.n	8018440 <HAL_TIM_PWM_Stop+0xe8>
 80183f8:	683b      	ldr	r3, [r7, #0]
 80183fa:	2b04      	cmp	r3, #4
 80183fc:	d104      	bne.n	8018408 <HAL_TIM_PWM_Stop+0xb0>
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	223f      	movs	r2, #63	@ 0x3f
 8018402:	2101      	movs	r1, #1
 8018404:	5499      	strb	r1, [r3, r2]
 8018406:	e01b      	b.n	8018440 <HAL_TIM_PWM_Stop+0xe8>
 8018408:	683b      	ldr	r3, [r7, #0]
 801840a:	2b08      	cmp	r3, #8
 801840c:	d104      	bne.n	8018418 <HAL_TIM_PWM_Stop+0xc0>
 801840e:	687b      	ldr	r3, [r7, #4]
 8018410:	2240      	movs	r2, #64	@ 0x40
 8018412:	2101      	movs	r1, #1
 8018414:	5499      	strb	r1, [r3, r2]
 8018416:	e013      	b.n	8018440 <HAL_TIM_PWM_Stop+0xe8>
 8018418:	683b      	ldr	r3, [r7, #0]
 801841a:	2b0c      	cmp	r3, #12
 801841c:	d104      	bne.n	8018428 <HAL_TIM_PWM_Stop+0xd0>
 801841e:	687b      	ldr	r3, [r7, #4]
 8018420:	2241      	movs	r2, #65	@ 0x41
 8018422:	2101      	movs	r1, #1
 8018424:	5499      	strb	r1, [r3, r2]
 8018426:	e00b      	b.n	8018440 <HAL_TIM_PWM_Stop+0xe8>
 8018428:	683b      	ldr	r3, [r7, #0]
 801842a:	2b10      	cmp	r3, #16
 801842c:	d104      	bne.n	8018438 <HAL_TIM_PWM_Stop+0xe0>
 801842e:	687b      	ldr	r3, [r7, #4]
 8018430:	2242      	movs	r2, #66	@ 0x42
 8018432:	2101      	movs	r1, #1
 8018434:	5499      	strb	r1, [r3, r2]
 8018436:	e003      	b.n	8018440 <HAL_TIM_PWM_Stop+0xe8>
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	2243      	movs	r2, #67	@ 0x43
 801843c:	2101      	movs	r1, #1
 801843e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8018440:	2300      	movs	r3, #0
}
 8018442:	0018      	movs	r0, r3
 8018444:	46bd      	mov	sp, r7
 8018446:	b002      	add	sp, #8
 8018448:	bd80      	pop	{r7, pc}
 801844a:	46c0      	nop			@ (mov r8, r8)
 801844c:	40012c00 	.word	0x40012c00
 8018450:	40014000 	.word	0x40014000
 8018454:	40014400 	.word	0x40014400
 8018458:	00001111 	.word	0x00001111
 801845c:	00000444 	.word	0x00000444
 8018460:	ffff7fff 	.word	0xffff7fff

08018464 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8018464:	b580      	push	{r7, lr}
 8018466:	b086      	sub	sp, #24
 8018468:	af00      	add	r7, sp, #0
 801846a:	60f8      	str	r0, [r7, #12]
 801846c:	60b9      	str	r1, [r7, #8]
 801846e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8018470:	2317      	movs	r3, #23
 8018472:	18fb      	adds	r3, r7, r3
 8018474:	2200      	movs	r2, #0
 8018476:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8018478:	68fb      	ldr	r3, [r7, #12]
 801847a:	223c      	movs	r2, #60	@ 0x3c
 801847c:	5c9b      	ldrb	r3, [r3, r2]
 801847e:	2b01      	cmp	r3, #1
 8018480:	d101      	bne.n	8018486 <HAL_TIM_PWM_ConfigChannel+0x22>
 8018482:	2302      	movs	r3, #2
 8018484:	e0e5      	b.n	8018652 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8018486:	68fb      	ldr	r3, [r7, #12]
 8018488:	223c      	movs	r2, #60	@ 0x3c
 801848a:	2101      	movs	r1, #1
 801848c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	2b14      	cmp	r3, #20
 8018492:	d900      	bls.n	8018496 <HAL_TIM_PWM_ConfigChannel+0x32>
 8018494:	e0d1      	b.n	801863a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	009a      	lsls	r2, r3, #2
 801849a:	4b70      	ldr	r3, [pc, #448]	@ (801865c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 801849c:	18d3      	adds	r3, r2, r3
 801849e:	681b      	ldr	r3, [r3, #0]
 80184a0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80184a2:	68fb      	ldr	r3, [r7, #12]
 80184a4:	681b      	ldr	r3, [r3, #0]
 80184a6:	68ba      	ldr	r2, [r7, #8]
 80184a8:	0011      	movs	r1, r2
 80184aa:	0018      	movs	r0, r3
 80184ac:	f000 fa34 	bl	8018918 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80184b0:	68fb      	ldr	r3, [r7, #12]
 80184b2:	681b      	ldr	r3, [r3, #0]
 80184b4:	699a      	ldr	r2, [r3, #24]
 80184b6:	68fb      	ldr	r3, [r7, #12]
 80184b8:	681b      	ldr	r3, [r3, #0]
 80184ba:	2108      	movs	r1, #8
 80184bc:	430a      	orrs	r2, r1
 80184be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80184c0:	68fb      	ldr	r3, [r7, #12]
 80184c2:	681b      	ldr	r3, [r3, #0]
 80184c4:	699a      	ldr	r2, [r3, #24]
 80184c6:	68fb      	ldr	r3, [r7, #12]
 80184c8:	681b      	ldr	r3, [r3, #0]
 80184ca:	2104      	movs	r1, #4
 80184cc:	438a      	bics	r2, r1
 80184ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80184d0:	68fb      	ldr	r3, [r7, #12]
 80184d2:	681b      	ldr	r3, [r3, #0]
 80184d4:	6999      	ldr	r1, [r3, #24]
 80184d6:	68bb      	ldr	r3, [r7, #8]
 80184d8:	691a      	ldr	r2, [r3, #16]
 80184da:	68fb      	ldr	r3, [r7, #12]
 80184dc:	681b      	ldr	r3, [r3, #0]
 80184de:	430a      	orrs	r2, r1
 80184e0:	619a      	str	r2, [r3, #24]
      break;
 80184e2:	e0af      	b.n	8018644 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80184e4:	68fb      	ldr	r3, [r7, #12]
 80184e6:	681b      	ldr	r3, [r3, #0]
 80184e8:	68ba      	ldr	r2, [r7, #8]
 80184ea:	0011      	movs	r1, r2
 80184ec:	0018      	movs	r0, r3
 80184ee:	f000 fa93 	bl	8018a18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80184f2:	68fb      	ldr	r3, [r7, #12]
 80184f4:	681b      	ldr	r3, [r3, #0]
 80184f6:	699a      	ldr	r2, [r3, #24]
 80184f8:	68fb      	ldr	r3, [r7, #12]
 80184fa:	681b      	ldr	r3, [r3, #0]
 80184fc:	2180      	movs	r1, #128	@ 0x80
 80184fe:	0109      	lsls	r1, r1, #4
 8018500:	430a      	orrs	r2, r1
 8018502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8018504:	68fb      	ldr	r3, [r7, #12]
 8018506:	681b      	ldr	r3, [r3, #0]
 8018508:	699a      	ldr	r2, [r3, #24]
 801850a:	68fb      	ldr	r3, [r7, #12]
 801850c:	681b      	ldr	r3, [r3, #0]
 801850e:	4954      	ldr	r1, [pc, #336]	@ (8018660 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018510:	400a      	ands	r2, r1
 8018512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8018514:	68fb      	ldr	r3, [r7, #12]
 8018516:	681b      	ldr	r3, [r3, #0]
 8018518:	6999      	ldr	r1, [r3, #24]
 801851a:	68bb      	ldr	r3, [r7, #8]
 801851c:	691b      	ldr	r3, [r3, #16]
 801851e:	021a      	lsls	r2, r3, #8
 8018520:	68fb      	ldr	r3, [r7, #12]
 8018522:	681b      	ldr	r3, [r3, #0]
 8018524:	430a      	orrs	r2, r1
 8018526:	619a      	str	r2, [r3, #24]
      break;
 8018528:	e08c      	b.n	8018644 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801852a:	68fb      	ldr	r3, [r7, #12]
 801852c:	681b      	ldr	r3, [r3, #0]
 801852e:	68ba      	ldr	r2, [r7, #8]
 8018530:	0011      	movs	r1, r2
 8018532:	0018      	movs	r0, r3
 8018534:	f000 faee 	bl	8018b14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8018538:	68fb      	ldr	r3, [r7, #12]
 801853a:	681b      	ldr	r3, [r3, #0]
 801853c:	69da      	ldr	r2, [r3, #28]
 801853e:	68fb      	ldr	r3, [r7, #12]
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	2108      	movs	r1, #8
 8018544:	430a      	orrs	r2, r1
 8018546:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8018548:	68fb      	ldr	r3, [r7, #12]
 801854a:	681b      	ldr	r3, [r3, #0]
 801854c:	69da      	ldr	r2, [r3, #28]
 801854e:	68fb      	ldr	r3, [r7, #12]
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	2104      	movs	r1, #4
 8018554:	438a      	bics	r2, r1
 8018556:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8018558:	68fb      	ldr	r3, [r7, #12]
 801855a:	681b      	ldr	r3, [r3, #0]
 801855c:	69d9      	ldr	r1, [r3, #28]
 801855e:	68bb      	ldr	r3, [r7, #8]
 8018560:	691a      	ldr	r2, [r3, #16]
 8018562:	68fb      	ldr	r3, [r7, #12]
 8018564:	681b      	ldr	r3, [r3, #0]
 8018566:	430a      	orrs	r2, r1
 8018568:	61da      	str	r2, [r3, #28]
      break;
 801856a:	e06b      	b.n	8018644 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801856c:	68fb      	ldr	r3, [r7, #12]
 801856e:	681b      	ldr	r3, [r3, #0]
 8018570:	68ba      	ldr	r2, [r7, #8]
 8018572:	0011      	movs	r1, r2
 8018574:	0018      	movs	r0, r3
 8018576:	f000 fb4f 	bl	8018c18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801857a:	68fb      	ldr	r3, [r7, #12]
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	69da      	ldr	r2, [r3, #28]
 8018580:	68fb      	ldr	r3, [r7, #12]
 8018582:	681b      	ldr	r3, [r3, #0]
 8018584:	2180      	movs	r1, #128	@ 0x80
 8018586:	0109      	lsls	r1, r1, #4
 8018588:	430a      	orrs	r2, r1
 801858a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801858c:	68fb      	ldr	r3, [r7, #12]
 801858e:	681b      	ldr	r3, [r3, #0]
 8018590:	69da      	ldr	r2, [r3, #28]
 8018592:	68fb      	ldr	r3, [r7, #12]
 8018594:	681b      	ldr	r3, [r3, #0]
 8018596:	4932      	ldr	r1, [pc, #200]	@ (8018660 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018598:	400a      	ands	r2, r1
 801859a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	69d9      	ldr	r1, [r3, #28]
 80185a2:	68bb      	ldr	r3, [r7, #8]
 80185a4:	691b      	ldr	r3, [r3, #16]
 80185a6:	021a      	lsls	r2, r3, #8
 80185a8:	68fb      	ldr	r3, [r7, #12]
 80185aa:	681b      	ldr	r3, [r3, #0]
 80185ac:	430a      	orrs	r2, r1
 80185ae:	61da      	str	r2, [r3, #28]
      break;
 80185b0:	e048      	b.n	8018644 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80185b2:	68fb      	ldr	r3, [r7, #12]
 80185b4:	681b      	ldr	r3, [r3, #0]
 80185b6:	68ba      	ldr	r2, [r7, #8]
 80185b8:	0011      	movs	r1, r2
 80185ba:	0018      	movs	r0, r3
 80185bc:	f000 fb90 	bl	8018ce0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80185c0:	68fb      	ldr	r3, [r7, #12]
 80185c2:	681b      	ldr	r3, [r3, #0]
 80185c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	681b      	ldr	r3, [r3, #0]
 80185ca:	2108      	movs	r1, #8
 80185cc:	430a      	orrs	r2, r1
 80185ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80185d0:	68fb      	ldr	r3, [r7, #12]
 80185d2:	681b      	ldr	r3, [r3, #0]
 80185d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80185d6:	68fb      	ldr	r3, [r7, #12]
 80185d8:	681b      	ldr	r3, [r3, #0]
 80185da:	2104      	movs	r1, #4
 80185dc:	438a      	bics	r2, r1
 80185de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	681b      	ldr	r3, [r3, #0]
 80185e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80185e6:	68bb      	ldr	r3, [r7, #8]
 80185e8:	691a      	ldr	r2, [r3, #16]
 80185ea:	68fb      	ldr	r3, [r7, #12]
 80185ec:	681b      	ldr	r3, [r3, #0]
 80185ee:	430a      	orrs	r2, r1
 80185f0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80185f2:	e027      	b.n	8018644 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80185f4:	68fb      	ldr	r3, [r7, #12]
 80185f6:	681b      	ldr	r3, [r3, #0]
 80185f8:	68ba      	ldr	r2, [r7, #8]
 80185fa:	0011      	movs	r1, r2
 80185fc:	0018      	movs	r0, r3
 80185fe:	f000 fbc9 	bl	8018d94 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8018602:	68fb      	ldr	r3, [r7, #12]
 8018604:	681b      	ldr	r3, [r3, #0]
 8018606:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	681b      	ldr	r3, [r3, #0]
 801860c:	2180      	movs	r1, #128	@ 0x80
 801860e:	0109      	lsls	r1, r1, #4
 8018610:	430a      	orrs	r2, r1
 8018612:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8018614:	68fb      	ldr	r3, [r7, #12]
 8018616:	681b      	ldr	r3, [r3, #0]
 8018618:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801861a:	68fb      	ldr	r3, [r7, #12]
 801861c:	681b      	ldr	r3, [r3, #0]
 801861e:	4910      	ldr	r1, [pc, #64]	@ (8018660 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018620:	400a      	ands	r2, r1
 8018622:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8018624:	68fb      	ldr	r3, [r7, #12]
 8018626:	681b      	ldr	r3, [r3, #0]
 8018628:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801862a:	68bb      	ldr	r3, [r7, #8]
 801862c:	691b      	ldr	r3, [r3, #16]
 801862e:	021a      	lsls	r2, r3, #8
 8018630:	68fb      	ldr	r3, [r7, #12]
 8018632:	681b      	ldr	r3, [r3, #0]
 8018634:	430a      	orrs	r2, r1
 8018636:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018638:	e004      	b.n	8018644 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 801863a:	2317      	movs	r3, #23
 801863c:	18fb      	adds	r3, r7, r3
 801863e:	2201      	movs	r2, #1
 8018640:	701a      	strb	r2, [r3, #0]
      break;
 8018642:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8018644:	68fb      	ldr	r3, [r7, #12]
 8018646:	223c      	movs	r2, #60	@ 0x3c
 8018648:	2100      	movs	r1, #0
 801864a:	5499      	strb	r1, [r3, r2]

  return status;
 801864c:	2317      	movs	r3, #23
 801864e:	18fb      	adds	r3, r7, r3
 8018650:	781b      	ldrb	r3, [r3, #0]
}
 8018652:	0018      	movs	r0, r3
 8018654:	46bd      	mov	sp, r7
 8018656:	b006      	add	sp, #24
 8018658:	bd80      	pop	{r7, pc}
 801865a:	46c0      	nop			@ (mov r8, r8)
 801865c:	0801b4d0 	.word	0x0801b4d0
 8018660:	fffffbff 	.word	0xfffffbff

08018664 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8018664:	b580      	push	{r7, lr}
 8018666:	b084      	sub	sp, #16
 8018668:	af00      	add	r7, sp, #0
 801866a:	6078      	str	r0, [r7, #4]
 801866c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801866e:	230f      	movs	r3, #15
 8018670:	18fb      	adds	r3, r7, r3
 8018672:	2200      	movs	r2, #0
 8018674:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	223c      	movs	r2, #60	@ 0x3c
 801867a:	5c9b      	ldrb	r3, [r3, r2]
 801867c:	2b01      	cmp	r3, #1
 801867e:	d101      	bne.n	8018684 <HAL_TIM_ConfigClockSource+0x20>
 8018680:	2302      	movs	r3, #2
 8018682:	e0c0      	b.n	8018806 <HAL_TIM_ConfigClockSource+0x1a2>
 8018684:	687b      	ldr	r3, [r7, #4]
 8018686:	223c      	movs	r2, #60	@ 0x3c
 8018688:	2101      	movs	r1, #1
 801868a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 801868c:	687b      	ldr	r3, [r7, #4]
 801868e:	223d      	movs	r2, #61	@ 0x3d
 8018690:	2102      	movs	r1, #2
 8018692:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8018694:	687b      	ldr	r3, [r7, #4]
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	689b      	ldr	r3, [r3, #8]
 801869a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801869c:	68bb      	ldr	r3, [r7, #8]
 801869e:	4a5c      	ldr	r2, [pc, #368]	@ (8018810 <HAL_TIM_ConfigClockSource+0x1ac>)
 80186a0:	4013      	ands	r3, r2
 80186a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80186a4:	68bb      	ldr	r3, [r7, #8]
 80186a6:	4a5b      	ldr	r2, [pc, #364]	@ (8018814 <HAL_TIM_ConfigClockSource+0x1b0>)
 80186a8:	4013      	ands	r3, r2
 80186aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80186ac:	687b      	ldr	r3, [r7, #4]
 80186ae:	681b      	ldr	r3, [r3, #0]
 80186b0:	68ba      	ldr	r2, [r7, #8]
 80186b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80186b4:	683b      	ldr	r3, [r7, #0]
 80186b6:	681b      	ldr	r3, [r3, #0]
 80186b8:	4a57      	ldr	r2, [pc, #348]	@ (8018818 <HAL_TIM_ConfigClockSource+0x1b4>)
 80186ba:	4293      	cmp	r3, r2
 80186bc:	d100      	bne.n	80186c0 <HAL_TIM_ConfigClockSource+0x5c>
 80186be:	e088      	b.n	80187d2 <HAL_TIM_ConfigClockSource+0x16e>
 80186c0:	4a55      	ldr	r2, [pc, #340]	@ (8018818 <HAL_TIM_ConfigClockSource+0x1b4>)
 80186c2:	4293      	cmp	r3, r2
 80186c4:	d900      	bls.n	80186c8 <HAL_TIM_ConfigClockSource+0x64>
 80186c6:	e08d      	b.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 80186c8:	2280      	movs	r2, #128	@ 0x80
 80186ca:	0192      	lsls	r2, r2, #6
 80186cc:	4293      	cmp	r3, r2
 80186ce:	d03c      	beq.n	801874a <HAL_TIM_ConfigClockSource+0xe6>
 80186d0:	2280      	movs	r2, #128	@ 0x80
 80186d2:	0192      	lsls	r2, r2, #6
 80186d4:	4293      	cmp	r3, r2
 80186d6:	d900      	bls.n	80186da <HAL_TIM_ConfigClockSource+0x76>
 80186d8:	e084      	b.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 80186da:	2280      	movs	r2, #128	@ 0x80
 80186dc:	0152      	lsls	r2, r2, #5
 80186de:	4293      	cmp	r3, r2
 80186e0:	d100      	bne.n	80186e4 <HAL_TIM_ConfigClockSource+0x80>
 80186e2:	e084      	b.n	80187ee <HAL_TIM_ConfigClockSource+0x18a>
 80186e4:	2280      	movs	r2, #128	@ 0x80
 80186e6:	0152      	lsls	r2, r2, #5
 80186e8:	4293      	cmp	r3, r2
 80186ea:	d900      	bls.n	80186ee <HAL_TIM_ConfigClockSource+0x8a>
 80186ec:	e07a      	b.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 80186ee:	2b70      	cmp	r3, #112	@ 0x70
 80186f0:	d014      	beq.n	801871c <HAL_TIM_ConfigClockSource+0xb8>
 80186f2:	d900      	bls.n	80186f6 <HAL_TIM_ConfigClockSource+0x92>
 80186f4:	e076      	b.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 80186f6:	2b60      	cmp	r3, #96	@ 0x60
 80186f8:	d04b      	beq.n	8018792 <HAL_TIM_ConfigClockSource+0x12e>
 80186fa:	d900      	bls.n	80186fe <HAL_TIM_ConfigClockSource+0x9a>
 80186fc:	e072      	b.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 80186fe:	2b50      	cmp	r3, #80	@ 0x50
 8018700:	d037      	beq.n	8018772 <HAL_TIM_ConfigClockSource+0x10e>
 8018702:	d900      	bls.n	8018706 <HAL_TIM_ConfigClockSource+0xa2>
 8018704:	e06e      	b.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 8018706:	2b40      	cmp	r3, #64	@ 0x40
 8018708:	d053      	beq.n	80187b2 <HAL_TIM_ConfigClockSource+0x14e>
 801870a:	d86b      	bhi.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 801870c:	2b20      	cmp	r3, #32
 801870e:	d060      	beq.n	80187d2 <HAL_TIM_ConfigClockSource+0x16e>
 8018710:	d868      	bhi.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
 8018712:	2b00      	cmp	r3, #0
 8018714:	d05d      	beq.n	80187d2 <HAL_TIM_ConfigClockSource+0x16e>
 8018716:	2b10      	cmp	r3, #16
 8018718:	d05b      	beq.n	80187d2 <HAL_TIM_ConfigClockSource+0x16e>
 801871a:	e063      	b.n	80187e4 <HAL_TIM_ConfigClockSource+0x180>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801871c:	687b      	ldr	r3, [r7, #4]
 801871e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8018720:	683b      	ldr	r3, [r7, #0]
 8018722:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8018724:	683b      	ldr	r3, [r7, #0]
 8018726:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8018728:	683b      	ldr	r3, [r7, #0]
 801872a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801872c:	f000 fc0c 	bl	8018f48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8018730:	687b      	ldr	r3, [r7, #4]
 8018732:	681b      	ldr	r3, [r3, #0]
 8018734:	689b      	ldr	r3, [r3, #8]
 8018736:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8018738:	68bb      	ldr	r3, [r7, #8]
 801873a:	2277      	movs	r2, #119	@ 0x77
 801873c:	4313      	orrs	r3, r2
 801873e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8018740:	687b      	ldr	r3, [r7, #4]
 8018742:	681b      	ldr	r3, [r3, #0]
 8018744:	68ba      	ldr	r2, [r7, #8]
 8018746:	609a      	str	r2, [r3, #8]
      break;
 8018748:	e052      	b.n	80187f0 <HAL_TIM_ConfigClockSource+0x18c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801874a:	687b      	ldr	r3, [r7, #4]
 801874c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801874e:	683b      	ldr	r3, [r7, #0]
 8018750:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8018752:	683b      	ldr	r3, [r7, #0]
 8018754:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8018756:	683b      	ldr	r3, [r7, #0]
 8018758:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801875a:	f000 fbf5 	bl	8018f48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801875e:	687b      	ldr	r3, [r7, #4]
 8018760:	681b      	ldr	r3, [r3, #0]
 8018762:	689a      	ldr	r2, [r3, #8]
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	681b      	ldr	r3, [r3, #0]
 8018768:	2180      	movs	r1, #128	@ 0x80
 801876a:	01c9      	lsls	r1, r1, #7
 801876c:	430a      	orrs	r2, r1
 801876e:	609a      	str	r2, [r3, #8]
      break;
 8018770:	e03e      	b.n	80187f0 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8018772:	687b      	ldr	r3, [r7, #4]
 8018774:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8018776:	683b      	ldr	r3, [r7, #0]
 8018778:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801877a:	683b      	ldr	r3, [r7, #0]
 801877c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801877e:	001a      	movs	r2, r3
 8018780:	f000 fb66 	bl	8018e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8018784:	687b      	ldr	r3, [r7, #4]
 8018786:	681b      	ldr	r3, [r3, #0]
 8018788:	2150      	movs	r1, #80	@ 0x50
 801878a:	0018      	movs	r0, r3
 801878c:	f000 fbc0 	bl	8018f10 <TIM_ITRx_SetConfig>
      break;
 8018790:	e02e      	b.n	80187f0 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8018792:	687b      	ldr	r3, [r7, #4]
 8018794:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8018796:	683b      	ldr	r3, [r7, #0]
 8018798:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801879a:	683b      	ldr	r3, [r7, #0]
 801879c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801879e:	001a      	movs	r2, r3
 80187a0:	f000 fb84 	bl	8018eac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80187a4:	687b      	ldr	r3, [r7, #4]
 80187a6:	681b      	ldr	r3, [r3, #0]
 80187a8:	2160      	movs	r1, #96	@ 0x60
 80187aa:	0018      	movs	r0, r3
 80187ac:	f000 fbb0 	bl	8018f10 <TIM_ITRx_SetConfig>
      break;
 80187b0:	e01e      	b.n	80187f0 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80187b2:	687b      	ldr	r3, [r7, #4]
 80187b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80187b6:	683b      	ldr	r3, [r7, #0]
 80187b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80187ba:	683b      	ldr	r3, [r7, #0]
 80187bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80187be:	001a      	movs	r2, r3
 80187c0:	f000 fb46 	bl	8018e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80187c4:	687b      	ldr	r3, [r7, #4]
 80187c6:	681b      	ldr	r3, [r3, #0]
 80187c8:	2140      	movs	r1, #64	@ 0x40
 80187ca:	0018      	movs	r0, r3
 80187cc:	f000 fba0 	bl	8018f10 <TIM_ITRx_SetConfig>
      break;
 80187d0:	e00e      	b.n	80187f0 <HAL_TIM_ConfigClockSource+0x18c>
    case TIM_CLOCKSOURCE_ITR7:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80187d2:	687b      	ldr	r3, [r7, #4]
 80187d4:	681a      	ldr	r2, [r3, #0]
 80187d6:	683b      	ldr	r3, [r7, #0]
 80187d8:	681b      	ldr	r3, [r3, #0]
 80187da:	0019      	movs	r1, r3
 80187dc:	0010      	movs	r0, r2
 80187de:	f000 fb97 	bl	8018f10 <TIM_ITRx_SetConfig>
      break;
 80187e2:	e005      	b.n	80187f0 <HAL_TIM_ConfigClockSource+0x18c>
    }

    default:
      status = HAL_ERROR;
 80187e4:	230f      	movs	r3, #15
 80187e6:	18fb      	adds	r3, r7, r3
 80187e8:	2201      	movs	r2, #1
 80187ea:	701a      	strb	r2, [r3, #0]
      break;
 80187ec:	e000      	b.n	80187f0 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 80187ee:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80187f0:	687b      	ldr	r3, [r7, #4]
 80187f2:	223d      	movs	r2, #61	@ 0x3d
 80187f4:	2101      	movs	r1, #1
 80187f6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80187f8:	687b      	ldr	r3, [r7, #4]
 80187fa:	223c      	movs	r2, #60	@ 0x3c
 80187fc:	2100      	movs	r1, #0
 80187fe:	5499      	strb	r1, [r3, r2]

  return status;
 8018800:	230f      	movs	r3, #15
 8018802:	18fb      	adds	r3, r7, r3
 8018804:	781b      	ldrb	r3, [r3, #0]
}
 8018806:	0018      	movs	r0, r3
 8018808:	46bd      	mov	sp, r7
 801880a:	b004      	add	sp, #16
 801880c:	bd80      	pop	{r7, pc}
 801880e:	46c0      	nop			@ (mov r8, r8)
 8018810:	ffceff88 	.word	0xffceff88
 8018814:	ffff00ff 	.word	0xffff00ff
 8018818:	00100030 	.word	0x00100030

0801881c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801881c:	b580      	push	{r7, lr}
 801881e:	b084      	sub	sp, #16
 8018820:	af00      	add	r7, sp, #0
 8018822:	6078      	str	r0, [r7, #4]
 8018824:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8018826:	687b      	ldr	r3, [r7, #4]
 8018828:	681b      	ldr	r3, [r3, #0]
 801882a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	4a35      	ldr	r2, [pc, #212]	@ (8018904 <TIM_Base_SetConfig+0xe8>)
 8018830:	4293      	cmp	r3, r2
 8018832:	d008      	beq.n	8018846 <TIM_Base_SetConfig+0x2a>
 8018834:	687a      	ldr	r2, [r7, #4]
 8018836:	2380      	movs	r3, #128	@ 0x80
 8018838:	05db      	lsls	r3, r3, #23
 801883a:	429a      	cmp	r2, r3
 801883c:	d003      	beq.n	8018846 <TIM_Base_SetConfig+0x2a>
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	4a31      	ldr	r2, [pc, #196]	@ (8018908 <TIM_Base_SetConfig+0xec>)
 8018842:	4293      	cmp	r3, r2
 8018844:	d108      	bne.n	8018858 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8018846:	68fb      	ldr	r3, [r7, #12]
 8018848:	2270      	movs	r2, #112	@ 0x70
 801884a:	4393      	bics	r3, r2
 801884c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801884e:	683b      	ldr	r3, [r7, #0]
 8018850:	685b      	ldr	r3, [r3, #4]
 8018852:	68fa      	ldr	r2, [r7, #12]
 8018854:	4313      	orrs	r3, r2
 8018856:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	4a2a      	ldr	r2, [pc, #168]	@ (8018904 <TIM_Base_SetConfig+0xe8>)
 801885c:	4293      	cmp	r3, r2
 801885e:	d010      	beq.n	8018882 <TIM_Base_SetConfig+0x66>
 8018860:	687a      	ldr	r2, [r7, #4]
 8018862:	2380      	movs	r3, #128	@ 0x80
 8018864:	05db      	lsls	r3, r3, #23
 8018866:	429a      	cmp	r2, r3
 8018868:	d00b      	beq.n	8018882 <TIM_Base_SetConfig+0x66>
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	4a26      	ldr	r2, [pc, #152]	@ (8018908 <TIM_Base_SetConfig+0xec>)
 801886e:	4293      	cmp	r3, r2
 8018870:	d007      	beq.n	8018882 <TIM_Base_SetConfig+0x66>
 8018872:	687b      	ldr	r3, [r7, #4]
 8018874:	4a25      	ldr	r2, [pc, #148]	@ (801890c <TIM_Base_SetConfig+0xf0>)
 8018876:	4293      	cmp	r3, r2
 8018878:	d003      	beq.n	8018882 <TIM_Base_SetConfig+0x66>
 801887a:	687b      	ldr	r3, [r7, #4]
 801887c:	4a24      	ldr	r2, [pc, #144]	@ (8018910 <TIM_Base_SetConfig+0xf4>)
 801887e:	4293      	cmp	r3, r2
 8018880:	d108      	bne.n	8018894 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8018882:	68fb      	ldr	r3, [r7, #12]
 8018884:	4a23      	ldr	r2, [pc, #140]	@ (8018914 <TIM_Base_SetConfig+0xf8>)
 8018886:	4013      	ands	r3, r2
 8018888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801888a:	683b      	ldr	r3, [r7, #0]
 801888c:	68db      	ldr	r3, [r3, #12]
 801888e:	68fa      	ldr	r2, [r7, #12]
 8018890:	4313      	orrs	r3, r2
 8018892:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8018894:	68fb      	ldr	r3, [r7, #12]
 8018896:	2280      	movs	r2, #128	@ 0x80
 8018898:	4393      	bics	r3, r2
 801889a:	001a      	movs	r2, r3
 801889c:	683b      	ldr	r3, [r7, #0]
 801889e:	695b      	ldr	r3, [r3, #20]
 80188a0:	4313      	orrs	r3, r2
 80188a2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80188a4:	687b      	ldr	r3, [r7, #4]
 80188a6:	68fa      	ldr	r2, [r7, #12]
 80188a8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80188aa:	683b      	ldr	r3, [r7, #0]
 80188ac:	689a      	ldr	r2, [r3, #8]
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80188b2:	683b      	ldr	r3, [r7, #0]
 80188b4:	681a      	ldr	r2, [r3, #0]
 80188b6:	687b      	ldr	r3, [r7, #4]
 80188b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	4a11      	ldr	r2, [pc, #68]	@ (8018904 <TIM_Base_SetConfig+0xe8>)
 80188be:	4293      	cmp	r3, r2
 80188c0:	d007      	beq.n	80188d2 <TIM_Base_SetConfig+0xb6>
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	4a11      	ldr	r2, [pc, #68]	@ (801890c <TIM_Base_SetConfig+0xf0>)
 80188c6:	4293      	cmp	r3, r2
 80188c8:	d003      	beq.n	80188d2 <TIM_Base_SetConfig+0xb6>
 80188ca:	687b      	ldr	r3, [r7, #4]
 80188cc:	4a10      	ldr	r2, [pc, #64]	@ (8018910 <TIM_Base_SetConfig+0xf4>)
 80188ce:	4293      	cmp	r3, r2
 80188d0:	d103      	bne.n	80188da <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80188d2:	683b      	ldr	r3, [r7, #0]
 80188d4:	691a      	ldr	r2, [r3, #16]
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	2201      	movs	r2, #1
 80188de:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80188e0:	687b      	ldr	r3, [r7, #4]
 80188e2:	691b      	ldr	r3, [r3, #16]
 80188e4:	2201      	movs	r2, #1
 80188e6:	4013      	ands	r3, r2
 80188e8:	2b01      	cmp	r3, #1
 80188ea:	d106      	bne.n	80188fa <TIM_Base_SetConfig+0xde>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80188ec:	687b      	ldr	r3, [r7, #4]
 80188ee:	691b      	ldr	r3, [r3, #16]
 80188f0:	2201      	movs	r2, #1
 80188f2:	4393      	bics	r3, r2
 80188f4:	001a      	movs	r2, r3
 80188f6:	687b      	ldr	r3, [r7, #4]
 80188f8:	611a      	str	r2, [r3, #16]
  }
}
 80188fa:	46c0      	nop			@ (mov r8, r8)
 80188fc:	46bd      	mov	sp, r7
 80188fe:	b004      	add	sp, #16
 8018900:	bd80      	pop	{r7, pc}
 8018902:	46c0      	nop			@ (mov r8, r8)
 8018904:	40012c00 	.word	0x40012c00
 8018908:	40000400 	.word	0x40000400
 801890c:	40014000 	.word	0x40014000
 8018910:	40014400 	.word	0x40014400
 8018914:	fffffcff 	.word	0xfffffcff

08018918 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018918:	b580      	push	{r7, lr}
 801891a:	b086      	sub	sp, #24
 801891c:	af00      	add	r7, sp, #0
 801891e:	6078      	str	r0, [r7, #4]
 8018920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	6a1b      	ldr	r3, [r3, #32]
 8018926:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	6a1b      	ldr	r3, [r3, #32]
 801892c:	2201      	movs	r2, #1
 801892e:	4393      	bics	r3, r2
 8018930:	001a      	movs	r2, r3
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018936:	687b      	ldr	r3, [r7, #4]
 8018938:	685b      	ldr	r3, [r3, #4]
 801893a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	699b      	ldr	r3, [r3, #24]
 8018940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8018942:	68fb      	ldr	r3, [r7, #12]
 8018944:	4a2e      	ldr	r2, [pc, #184]	@ (8018a00 <TIM_OC1_SetConfig+0xe8>)
 8018946:	4013      	ands	r3, r2
 8018948:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801894a:	68fb      	ldr	r3, [r7, #12]
 801894c:	2203      	movs	r2, #3
 801894e:	4393      	bics	r3, r2
 8018950:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018952:	683b      	ldr	r3, [r7, #0]
 8018954:	681b      	ldr	r3, [r3, #0]
 8018956:	68fa      	ldr	r2, [r7, #12]
 8018958:	4313      	orrs	r3, r2
 801895a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801895c:	697b      	ldr	r3, [r7, #20]
 801895e:	2202      	movs	r2, #2
 8018960:	4393      	bics	r3, r2
 8018962:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8018964:	683b      	ldr	r3, [r7, #0]
 8018966:	689b      	ldr	r3, [r3, #8]
 8018968:	697a      	ldr	r2, [r7, #20]
 801896a:	4313      	orrs	r3, r2
 801896c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801896e:	687b      	ldr	r3, [r7, #4]
 8018970:	4a24      	ldr	r2, [pc, #144]	@ (8018a04 <TIM_OC1_SetConfig+0xec>)
 8018972:	4293      	cmp	r3, r2
 8018974:	d007      	beq.n	8018986 <TIM_OC1_SetConfig+0x6e>
 8018976:	687b      	ldr	r3, [r7, #4]
 8018978:	4a23      	ldr	r2, [pc, #140]	@ (8018a08 <TIM_OC1_SetConfig+0xf0>)
 801897a:	4293      	cmp	r3, r2
 801897c:	d003      	beq.n	8018986 <TIM_OC1_SetConfig+0x6e>
 801897e:	687b      	ldr	r3, [r7, #4]
 8018980:	4a22      	ldr	r2, [pc, #136]	@ (8018a0c <TIM_OC1_SetConfig+0xf4>)
 8018982:	4293      	cmp	r3, r2
 8018984:	d10c      	bne.n	80189a0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8018986:	697b      	ldr	r3, [r7, #20]
 8018988:	2208      	movs	r2, #8
 801898a:	4393      	bics	r3, r2
 801898c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801898e:	683b      	ldr	r3, [r7, #0]
 8018990:	68db      	ldr	r3, [r3, #12]
 8018992:	697a      	ldr	r2, [r7, #20]
 8018994:	4313      	orrs	r3, r2
 8018996:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8018998:	697b      	ldr	r3, [r7, #20]
 801899a:	2204      	movs	r2, #4
 801899c:	4393      	bics	r3, r2
 801899e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	4a18      	ldr	r2, [pc, #96]	@ (8018a04 <TIM_OC1_SetConfig+0xec>)
 80189a4:	4293      	cmp	r3, r2
 80189a6:	d007      	beq.n	80189b8 <TIM_OC1_SetConfig+0xa0>
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	4a17      	ldr	r2, [pc, #92]	@ (8018a08 <TIM_OC1_SetConfig+0xf0>)
 80189ac:	4293      	cmp	r3, r2
 80189ae:	d003      	beq.n	80189b8 <TIM_OC1_SetConfig+0xa0>
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	4a16      	ldr	r2, [pc, #88]	@ (8018a0c <TIM_OC1_SetConfig+0xf4>)
 80189b4:	4293      	cmp	r3, r2
 80189b6:	d111      	bne.n	80189dc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80189b8:	693b      	ldr	r3, [r7, #16]
 80189ba:	4a15      	ldr	r2, [pc, #84]	@ (8018a10 <TIM_OC1_SetConfig+0xf8>)
 80189bc:	4013      	ands	r3, r2
 80189be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80189c0:	693b      	ldr	r3, [r7, #16]
 80189c2:	4a14      	ldr	r2, [pc, #80]	@ (8018a14 <TIM_OC1_SetConfig+0xfc>)
 80189c4:	4013      	ands	r3, r2
 80189c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80189c8:	683b      	ldr	r3, [r7, #0]
 80189ca:	695b      	ldr	r3, [r3, #20]
 80189cc:	693a      	ldr	r2, [r7, #16]
 80189ce:	4313      	orrs	r3, r2
 80189d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80189d2:	683b      	ldr	r3, [r7, #0]
 80189d4:	699b      	ldr	r3, [r3, #24]
 80189d6:	693a      	ldr	r2, [r7, #16]
 80189d8:	4313      	orrs	r3, r2
 80189da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80189dc:	687b      	ldr	r3, [r7, #4]
 80189de:	693a      	ldr	r2, [r7, #16]
 80189e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	68fa      	ldr	r2, [r7, #12]
 80189e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80189e8:	683b      	ldr	r3, [r7, #0]
 80189ea:	685a      	ldr	r2, [r3, #4]
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80189f0:	687b      	ldr	r3, [r7, #4]
 80189f2:	697a      	ldr	r2, [r7, #20]
 80189f4:	621a      	str	r2, [r3, #32]
}
 80189f6:	46c0      	nop			@ (mov r8, r8)
 80189f8:	46bd      	mov	sp, r7
 80189fa:	b006      	add	sp, #24
 80189fc:	bd80      	pop	{r7, pc}
 80189fe:	46c0      	nop			@ (mov r8, r8)
 8018a00:	fffeff8f 	.word	0xfffeff8f
 8018a04:	40012c00 	.word	0x40012c00
 8018a08:	40014000 	.word	0x40014000
 8018a0c:	40014400 	.word	0x40014400
 8018a10:	fffffeff 	.word	0xfffffeff
 8018a14:	fffffdff 	.word	0xfffffdff

08018a18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018a18:	b580      	push	{r7, lr}
 8018a1a:	b086      	sub	sp, #24
 8018a1c:	af00      	add	r7, sp, #0
 8018a1e:	6078      	str	r0, [r7, #4]
 8018a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	6a1b      	ldr	r3, [r3, #32]
 8018a26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8018a28:	687b      	ldr	r3, [r7, #4]
 8018a2a:	6a1b      	ldr	r3, [r3, #32]
 8018a2c:	2210      	movs	r2, #16
 8018a2e:	4393      	bics	r3, r2
 8018a30:	001a      	movs	r2, r3
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018a36:	687b      	ldr	r3, [r7, #4]
 8018a38:	685b      	ldr	r3, [r3, #4]
 8018a3a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8018a3c:	687b      	ldr	r3, [r7, #4]
 8018a3e:	699b      	ldr	r3, [r3, #24]
 8018a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8018a42:	68fb      	ldr	r3, [r7, #12]
 8018a44:	4a2c      	ldr	r2, [pc, #176]	@ (8018af8 <TIM_OC2_SetConfig+0xe0>)
 8018a46:	4013      	ands	r3, r2
 8018a48:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8018a4a:	68fb      	ldr	r3, [r7, #12]
 8018a4c:	4a2b      	ldr	r2, [pc, #172]	@ (8018afc <TIM_OC2_SetConfig+0xe4>)
 8018a4e:	4013      	ands	r3, r2
 8018a50:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018a52:	683b      	ldr	r3, [r7, #0]
 8018a54:	681b      	ldr	r3, [r3, #0]
 8018a56:	021b      	lsls	r3, r3, #8
 8018a58:	68fa      	ldr	r2, [r7, #12]
 8018a5a:	4313      	orrs	r3, r2
 8018a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8018a5e:	697b      	ldr	r3, [r7, #20]
 8018a60:	2220      	movs	r2, #32
 8018a62:	4393      	bics	r3, r2
 8018a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8018a66:	683b      	ldr	r3, [r7, #0]
 8018a68:	689b      	ldr	r3, [r3, #8]
 8018a6a:	011b      	lsls	r3, r3, #4
 8018a6c:	697a      	ldr	r2, [r7, #20]
 8018a6e:	4313      	orrs	r3, r2
 8018a70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8018a72:	687b      	ldr	r3, [r7, #4]
 8018a74:	4a22      	ldr	r2, [pc, #136]	@ (8018b00 <TIM_OC2_SetConfig+0xe8>)
 8018a76:	4293      	cmp	r3, r2
 8018a78:	d10d      	bne.n	8018a96 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8018a7a:	697b      	ldr	r3, [r7, #20]
 8018a7c:	2280      	movs	r2, #128	@ 0x80
 8018a7e:	4393      	bics	r3, r2
 8018a80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8018a82:	683b      	ldr	r3, [r7, #0]
 8018a84:	68db      	ldr	r3, [r3, #12]
 8018a86:	011b      	lsls	r3, r3, #4
 8018a88:	697a      	ldr	r2, [r7, #20]
 8018a8a:	4313      	orrs	r3, r2
 8018a8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8018a8e:	697b      	ldr	r3, [r7, #20]
 8018a90:	2240      	movs	r2, #64	@ 0x40
 8018a92:	4393      	bics	r3, r2
 8018a94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	4a19      	ldr	r2, [pc, #100]	@ (8018b00 <TIM_OC2_SetConfig+0xe8>)
 8018a9a:	4293      	cmp	r3, r2
 8018a9c:	d007      	beq.n	8018aae <TIM_OC2_SetConfig+0x96>
 8018a9e:	687b      	ldr	r3, [r7, #4]
 8018aa0:	4a18      	ldr	r2, [pc, #96]	@ (8018b04 <TIM_OC2_SetConfig+0xec>)
 8018aa2:	4293      	cmp	r3, r2
 8018aa4:	d003      	beq.n	8018aae <TIM_OC2_SetConfig+0x96>
 8018aa6:	687b      	ldr	r3, [r7, #4]
 8018aa8:	4a17      	ldr	r2, [pc, #92]	@ (8018b08 <TIM_OC2_SetConfig+0xf0>)
 8018aaa:	4293      	cmp	r3, r2
 8018aac:	d113      	bne.n	8018ad6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8018aae:	693b      	ldr	r3, [r7, #16]
 8018ab0:	4a16      	ldr	r2, [pc, #88]	@ (8018b0c <TIM_OC2_SetConfig+0xf4>)
 8018ab2:	4013      	ands	r3, r2
 8018ab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8018ab6:	693b      	ldr	r3, [r7, #16]
 8018ab8:	4a15      	ldr	r2, [pc, #84]	@ (8018b10 <TIM_OC2_SetConfig+0xf8>)
 8018aba:	4013      	ands	r3, r2
 8018abc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8018abe:	683b      	ldr	r3, [r7, #0]
 8018ac0:	695b      	ldr	r3, [r3, #20]
 8018ac2:	009b      	lsls	r3, r3, #2
 8018ac4:	693a      	ldr	r2, [r7, #16]
 8018ac6:	4313      	orrs	r3, r2
 8018ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8018aca:	683b      	ldr	r3, [r7, #0]
 8018acc:	699b      	ldr	r3, [r3, #24]
 8018ace:	009b      	lsls	r3, r3, #2
 8018ad0:	693a      	ldr	r2, [r7, #16]
 8018ad2:	4313      	orrs	r3, r2
 8018ad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018ad6:	687b      	ldr	r3, [r7, #4]
 8018ad8:	693a      	ldr	r2, [r7, #16]
 8018ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8018adc:	687b      	ldr	r3, [r7, #4]
 8018ade:	68fa      	ldr	r2, [r7, #12]
 8018ae0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8018ae2:	683b      	ldr	r3, [r7, #0]
 8018ae4:	685a      	ldr	r2, [r3, #4]
 8018ae6:	687b      	ldr	r3, [r7, #4]
 8018ae8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	697a      	ldr	r2, [r7, #20]
 8018aee:	621a      	str	r2, [r3, #32]
}
 8018af0:	46c0      	nop			@ (mov r8, r8)
 8018af2:	46bd      	mov	sp, r7
 8018af4:	b006      	add	sp, #24
 8018af6:	bd80      	pop	{r7, pc}
 8018af8:	feff8fff 	.word	0xfeff8fff
 8018afc:	fffffcff 	.word	0xfffffcff
 8018b00:	40012c00 	.word	0x40012c00
 8018b04:	40014000 	.word	0x40014000
 8018b08:	40014400 	.word	0x40014400
 8018b0c:	fffffbff 	.word	0xfffffbff
 8018b10:	fffff7ff 	.word	0xfffff7ff

08018b14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018b14:	b580      	push	{r7, lr}
 8018b16:	b086      	sub	sp, #24
 8018b18:	af00      	add	r7, sp, #0
 8018b1a:	6078      	str	r0, [r7, #4]
 8018b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018b1e:	687b      	ldr	r3, [r7, #4]
 8018b20:	6a1b      	ldr	r3, [r3, #32]
 8018b22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	6a1b      	ldr	r3, [r3, #32]
 8018b28:	4a31      	ldr	r2, [pc, #196]	@ (8018bf0 <TIM_OC3_SetConfig+0xdc>)
 8018b2a:	401a      	ands	r2, r3
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	685b      	ldr	r3, [r3, #4]
 8018b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	69db      	ldr	r3, [r3, #28]
 8018b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8018b3c:	68fb      	ldr	r3, [r7, #12]
 8018b3e:	4a2d      	ldr	r2, [pc, #180]	@ (8018bf4 <TIM_OC3_SetConfig+0xe0>)
 8018b40:	4013      	ands	r3, r2
 8018b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8018b44:	68fb      	ldr	r3, [r7, #12]
 8018b46:	2203      	movs	r2, #3
 8018b48:	4393      	bics	r3, r2
 8018b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018b4c:	683b      	ldr	r3, [r7, #0]
 8018b4e:	681b      	ldr	r3, [r3, #0]
 8018b50:	68fa      	ldr	r2, [r7, #12]
 8018b52:	4313      	orrs	r3, r2
 8018b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8018b56:	697b      	ldr	r3, [r7, #20]
 8018b58:	4a27      	ldr	r2, [pc, #156]	@ (8018bf8 <TIM_OC3_SetConfig+0xe4>)
 8018b5a:	4013      	ands	r3, r2
 8018b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8018b5e:	683b      	ldr	r3, [r7, #0]
 8018b60:	689b      	ldr	r3, [r3, #8]
 8018b62:	021b      	lsls	r3, r3, #8
 8018b64:	697a      	ldr	r2, [r7, #20]
 8018b66:	4313      	orrs	r3, r2
 8018b68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8018b6a:	687b      	ldr	r3, [r7, #4]
 8018b6c:	4a23      	ldr	r2, [pc, #140]	@ (8018bfc <TIM_OC3_SetConfig+0xe8>)
 8018b6e:	4293      	cmp	r3, r2
 8018b70:	d10d      	bne.n	8018b8e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8018b72:	697b      	ldr	r3, [r7, #20]
 8018b74:	4a22      	ldr	r2, [pc, #136]	@ (8018c00 <TIM_OC3_SetConfig+0xec>)
 8018b76:	4013      	ands	r3, r2
 8018b78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8018b7a:	683b      	ldr	r3, [r7, #0]
 8018b7c:	68db      	ldr	r3, [r3, #12]
 8018b7e:	021b      	lsls	r3, r3, #8
 8018b80:	697a      	ldr	r2, [r7, #20]
 8018b82:	4313      	orrs	r3, r2
 8018b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8018b86:	697b      	ldr	r3, [r7, #20]
 8018b88:	4a1e      	ldr	r2, [pc, #120]	@ (8018c04 <TIM_OC3_SetConfig+0xf0>)
 8018b8a:	4013      	ands	r3, r2
 8018b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018b8e:	687b      	ldr	r3, [r7, #4]
 8018b90:	4a1a      	ldr	r2, [pc, #104]	@ (8018bfc <TIM_OC3_SetConfig+0xe8>)
 8018b92:	4293      	cmp	r3, r2
 8018b94:	d007      	beq.n	8018ba6 <TIM_OC3_SetConfig+0x92>
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	4a1b      	ldr	r2, [pc, #108]	@ (8018c08 <TIM_OC3_SetConfig+0xf4>)
 8018b9a:	4293      	cmp	r3, r2
 8018b9c:	d003      	beq.n	8018ba6 <TIM_OC3_SetConfig+0x92>
 8018b9e:	687b      	ldr	r3, [r7, #4]
 8018ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8018c0c <TIM_OC3_SetConfig+0xf8>)
 8018ba2:	4293      	cmp	r3, r2
 8018ba4:	d113      	bne.n	8018bce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8018ba6:	693b      	ldr	r3, [r7, #16]
 8018ba8:	4a19      	ldr	r2, [pc, #100]	@ (8018c10 <TIM_OC3_SetConfig+0xfc>)
 8018baa:	4013      	ands	r3, r2
 8018bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8018bae:	693b      	ldr	r3, [r7, #16]
 8018bb0:	4a18      	ldr	r2, [pc, #96]	@ (8018c14 <TIM_OC3_SetConfig+0x100>)
 8018bb2:	4013      	ands	r3, r2
 8018bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8018bb6:	683b      	ldr	r3, [r7, #0]
 8018bb8:	695b      	ldr	r3, [r3, #20]
 8018bba:	011b      	lsls	r3, r3, #4
 8018bbc:	693a      	ldr	r2, [r7, #16]
 8018bbe:	4313      	orrs	r3, r2
 8018bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8018bc2:	683b      	ldr	r3, [r7, #0]
 8018bc4:	699b      	ldr	r3, [r3, #24]
 8018bc6:	011b      	lsls	r3, r3, #4
 8018bc8:	693a      	ldr	r2, [r7, #16]
 8018bca:	4313      	orrs	r3, r2
 8018bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	693a      	ldr	r2, [r7, #16]
 8018bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8018bd4:	687b      	ldr	r3, [r7, #4]
 8018bd6:	68fa      	ldr	r2, [r7, #12]
 8018bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8018bda:	683b      	ldr	r3, [r7, #0]
 8018bdc:	685a      	ldr	r2, [r3, #4]
 8018bde:	687b      	ldr	r3, [r7, #4]
 8018be0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	697a      	ldr	r2, [r7, #20]
 8018be6:	621a      	str	r2, [r3, #32]
}
 8018be8:	46c0      	nop			@ (mov r8, r8)
 8018bea:	46bd      	mov	sp, r7
 8018bec:	b006      	add	sp, #24
 8018bee:	bd80      	pop	{r7, pc}
 8018bf0:	fffffeff 	.word	0xfffffeff
 8018bf4:	fffeff8f 	.word	0xfffeff8f
 8018bf8:	fffffdff 	.word	0xfffffdff
 8018bfc:	40012c00 	.word	0x40012c00
 8018c00:	fffff7ff 	.word	0xfffff7ff
 8018c04:	fffffbff 	.word	0xfffffbff
 8018c08:	40014000 	.word	0x40014000
 8018c0c:	40014400 	.word	0x40014400
 8018c10:	ffffefff 	.word	0xffffefff
 8018c14:	ffffdfff 	.word	0xffffdfff

08018c18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018c18:	b580      	push	{r7, lr}
 8018c1a:	b086      	sub	sp, #24
 8018c1c:	af00      	add	r7, sp, #0
 8018c1e:	6078      	str	r0, [r7, #4]
 8018c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	6a1b      	ldr	r3, [r3, #32]
 8018c26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8018c28:	687b      	ldr	r3, [r7, #4]
 8018c2a:	6a1b      	ldr	r3, [r3, #32]
 8018c2c:	4a24      	ldr	r2, [pc, #144]	@ (8018cc0 <TIM_OC4_SetConfig+0xa8>)
 8018c2e:	401a      	ands	r2, r3
 8018c30:	687b      	ldr	r3, [r7, #4]
 8018c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018c34:	687b      	ldr	r3, [r7, #4]
 8018c36:	685b      	ldr	r3, [r3, #4]
 8018c38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8018c3a:	687b      	ldr	r3, [r7, #4]
 8018c3c:	69db      	ldr	r3, [r3, #28]
 8018c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8018c40:	68fb      	ldr	r3, [r7, #12]
 8018c42:	4a20      	ldr	r2, [pc, #128]	@ (8018cc4 <TIM_OC4_SetConfig+0xac>)
 8018c44:	4013      	ands	r3, r2
 8018c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8018c48:	68fb      	ldr	r3, [r7, #12]
 8018c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8018cc8 <TIM_OC4_SetConfig+0xb0>)
 8018c4c:	4013      	ands	r3, r2
 8018c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018c50:	683b      	ldr	r3, [r7, #0]
 8018c52:	681b      	ldr	r3, [r3, #0]
 8018c54:	021b      	lsls	r3, r3, #8
 8018c56:	68fa      	ldr	r2, [r7, #12]
 8018c58:	4313      	orrs	r3, r2
 8018c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8018c5c:	693b      	ldr	r3, [r7, #16]
 8018c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8018ccc <TIM_OC4_SetConfig+0xb4>)
 8018c60:	4013      	ands	r3, r2
 8018c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8018c64:	683b      	ldr	r3, [r7, #0]
 8018c66:	689b      	ldr	r3, [r3, #8]
 8018c68:	031b      	lsls	r3, r3, #12
 8018c6a:	693a      	ldr	r2, [r7, #16]
 8018c6c:	4313      	orrs	r3, r2
 8018c6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018c70:	687b      	ldr	r3, [r7, #4]
 8018c72:	4a17      	ldr	r2, [pc, #92]	@ (8018cd0 <TIM_OC4_SetConfig+0xb8>)
 8018c74:	4293      	cmp	r3, r2
 8018c76:	d007      	beq.n	8018c88 <TIM_OC4_SetConfig+0x70>
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	4a16      	ldr	r2, [pc, #88]	@ (8018cd4 <TIM_OC4_SetConfig+0xbc>)
 8018c7c:	4293      	cmp	r3, r2
 8018c7e:	d003      	beq.n	8018c88 <TIM_OC4_SetConfig+0x70>
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	4a15      	ldr	r2, [pc, #84]	@ (8018cd8 <TIM_OC4_SetConfig+0xc0>)
 8018c84:	4293      	cmp	r3, r2
 8018c86:	d109      	bne.n	8018c9c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8018c88:	697b      	ldr	r3, [r7, #20]
 8018c8a:	4a14      	ldr	r2, [pc, #80]	@ (8018cdc <TIM_OC4_SetConfig+0xc4>)
 8018c8c:	4013      	ands	r3, r2
 8018c8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8018c90:	683b      	ldr	r3, [r7, #0]
 8018c92:	695b      	ldr	r3, [r3, #20]
 8018c94:	019b      	lsls	r3, r3, #6
 8018c96:	697a      	ldr	r2, [r7, #20]
 8018c98:	4313      	orrs	r3, r2
 8018c9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018c9c:	687b      	ldr	r3, [r7, #4]
 8018c9e:	697a      	ldr	r2, [r7, #20]
 8018ca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	68fa      	ldr	r2, [r7, #12]
 8018ca6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8018ca8:	683b      	ldr	r3, [r7, #0]
 8018caa:	685a      	ldr	r2, [r3, #4]
 8018cac:	687b      	ldr	r3, [r7, #4]
 8018cae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	693a      	ldr	r2, [r7, #16]
 8018cb4:	621a      	str	r2, [r3, #32]
}
 8018cb6:	46c0      	nop			@ (mov r8, r8)
 8018cb8:	46bd      	mov	sp, r7
 8018cba:	b006      	add	sp, #24
 8018cbc:	bd80      	pop	{r7, pc}
 8018cbe:	46c0      	nop			@ (mov r8, r8)
 8018cc0:	ffffefff 	.word	0xffffefff
 8018cc4:	feff8fff 	.word	0xfeff8fff
 8018cc8:	fffffcff 	.word	0xfffffcff
 8018ccc:	ffffdfff 	.word	0xffffdfff
 8018cd0:	40012c00 	.word	0x40012c00
 8018cd4:	40014000 	.word	0x40014000
 8018cd8:	40014400 	.word	0x40014400
 8018cdc:	ffffbfff 	.word	0xffffbfff

08018ce0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8018ce0:	b580      	push	{r7, lr}
 8018ce2:	b086      	sub	sp, #24
 8018ce4:	af00      	add	r7, sp, #0
 8018ce6:	6078      	str	r0, [r7, #4]
 8018ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018cea:	687b      	ldr	r3, [r7, #4]
 8018cec:	6a1b      	ldr	r3, [r3, #32]
 8018cee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	6a1b      	ldr	r3, [r3, #32]
 8018cf4:	4a21      	ldr	r2, [pc, #132]	@ (8018d7c <TIM_OC5_SetConfig+0x9c>)
 8018cf6:	401a      	ands	r2, r3
 8018cf8:	687b      	ldr	r3, [r7, #4]
 8018cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	685b      	ldr	r3, [r3, #4]
 8018d00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8018d08:	68fb      	ldr	r3, [r7, #12]
 8018d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8018d80 <TIM_OC5_SetConfig+0xa0>)
 8018d0c:	4013      	ands	r3, r2
 8018d0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018d10:	683b      	ldr	r3, [r7, #0]
 8018d12:	681b      	ldr	r3, [r3, #0]
 8018d14:	68fa      	ldr	r2, [r7, #12]
 8018d16:	4313      	orrs	r3, r2
 8018d18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8018d1a:	693b      	ldr	r3, [r7, #16]
 8018d1c:	4a19      	ldr	r2, [pc, #100]	@ (8018d84 <TIM_OC5_SetConfig+0xa4>)
 8018d1e:	4013      	ands	r3, r2
 8018d20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8018d22:	683b      	ldr	r3, [r7, #0]
 8018d24:	689b      	ldr	r3, [r3, #8]
 8018d26:	041b      	lsls	r3, r3, #16
 8018d28:	693a      	ldr	r2, [r7, #16]
 8018d2a:	4313      	orrs	r3, r2
 8018d2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018d2e:	687b      	ldr	r3, [r7, #4]
 8018d30:	4a15      	ldr	r2, [pc, #84]	@ (8018d88 <TIM_OC5_SetConfig+0xa8>)
 8018d32:	4293      	cmp	r3, r2
 8018d34:	d007      	beq.n	8018d46 <TIM_OC5_SetConfig+0x66>
 8018d36:	687b      	ldr	r3, [r7, #4]
 8018d38:	4a14      	ldr	r2, [pc, #80]	@ (8018d8c <TIM_OC5_SetConfig+0xac>)
 8018d3a:	4293      	cmp	r3, r2
 8018d3c:	d003      	beq.n	8018d46 <TIM_OC5_SetConfig+0x66>
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	4a13      	ldr	r2, [pc, #76]	@ (8018d90 <TIM_OC5_SetConfig+0xb0>)
 8018d42:	4293      	cmp	r3, r2
 8018d44:	d109      	bne.n	8018d5a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8018d46:	697b      	ldr	r3, [r7, #20]
 8018d48:	4a0c      	ldr	r2, [pc, #48]	@ (8018d7c <TIM_OC5_SetConfig+0x9c>)
 8018d4a:	4013      	ands	r3, r2
 8018d4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8018d4e:	683b      	ldr	r3, [r7, #0]
 8018d50:	695b      	ldr	r3, [r3, #20]
 8018d52:	021b      	lsls	r3, r3, #8
 8018d54:	697a      	ldr	r2, [r7, #20]
 8018d56:	4313      	orrs	r3, r2
 8018d58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018d5a:	687b      	ldr	r3, [r7, #4]
 8018d5c:	697a      	ldr	r2, [r7, #20]
 8018d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8018d60:	687b      	ldr	r3, [r7, #4]
 8018d62:	68fa      	ldr	r2, [r7, #12]
 8018d64:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8018d66:	683b      	ldr	r3, [r7, #0]
 8018d68:	685a      	ldr	r2, [r3, #4]
 8018d6a:	687b      	ldr	r3, [r7, #4]
 8018d6c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018d6e:	687b      	ldr	r3, [r7, #4]
 8018d70:	693a      	ldr	r2, [r7, #16]
 8018d72:	621a      	str	r2, [r3, #32]
}
 8018d74:	46c0      	nop			@ (mov r8, r8)
 8018d76:	46bd      	mov	sp, r7
 8018d78:	b006      	add	sp, #24
 8018d7a:	bd80      	pop	{r7, pc}
 8018d7c:	fffeffff 	.word	0xfffeffff
 8018d80:	fffeff8f 	.word	0xfffeff8f
 8018d84:	fffdffff 	.word	0xfffdffff
 8018d88:	40012c00 	.word	0x40012c00
 8018d8c:	40014000 	.word	0x40014000
 8018d90:	40014400 	.word	0x40014400

08018d94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8018d94:	b580      	push	{r7, lr}
 8018d96:	b086      	sub	sp, #24
 8018d98:	af00      	add	r7, sp, #0
 8018d9a:	6078      	str	r0, [r7, #4]
 8018d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	6a1b      	ldr	r3, [r3, #32]
 8018da2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	6a1b      	ldr	r3, [r3, #32]
 8018da8:	4a22      	ldr	r2, [pc, #136]	@ (8018e34 <TIM_OC6_SetConfig+0xa0>)
 8018daa:	401a      	ands	r2, r3
 8018dac:	687b      	ldr	r3, [r7, #4]
 8018dae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	685b      	ldr	r3, [r3, #4]
 8018db4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8018db6:	687b      	ldr	r3, [r7, #4]
 8018db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8018dbc:	68fb      	ldr	r3, [r7, #12]
 8018dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8018e38 <TIM_OC6_SetConfig+0xa4>)
 8018dc0:	4013      	ands	r3, r2
 8018dc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018dc4:	683b      	ldr	r3, [r7, #0]
 8018dc6:	681b      	ldr	r3, [r3, #0]
 8018dc8:	021b      	lsls	r3, r3, #8
 8018dca:	68fa      	ldr	r2, [r7, #12]
 8018dcc:	4313      	orrs	r3, r2
 8018dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8018dd0:	693b      	ldr	r3, [r7, #16]
 8018dd2:	4a1a      	ldr	r2, [pc, #104]	@ (8018e3c <TIM_OC6_SetConfig+0xa8>)
 8018dd4:	4013      	ands	r3, r2
 8018dd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8018dd8:	683b      	ldr	r3, [r7, #0]
 8018dda:	689b      	ldr	r3, [r3, #8]
 8018ddc:	051b      	lsls	r3, r3, #20
 8018dde:	693a      	ldr	r2, [r7, #16]
 8018de0:	4313      	orrs	r3, r2
 8018de2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018de4:	687b      	ldr	r3, [r7, #4]
 8018de6:	4a16      	ldr	r2, [pc, #88]	@ (8018e40 <TIM_OC6_SetConfig+0xac>)
 8018de8:	4293      	cmp	r3, r2
 8018dea:	d007      	beq.n	8018dfc <TIM_OC6_SetConfig+0x68>
 8018dec:	687b      	ldr	r3, [r7, #4]
 8018dee:	4a15      	ldr	r2, [pc, #84]	@ (8018e44 <TIM_OC6_SetConfig+0xb0>)
 8018df0:	4293      	cmp	r3, r2
 8018df2:	d003      	beq.n	8018dfc <TIM_OC6_SetConfig+0x68>
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	4a14      	ldr	r2, [pc, #80]	@ (8018e48 <TIM_OC6_SetConfig+0xb4>)
 8018df8:	4293      	cmp	r3, r2
 8018dfa:	d109      	bne.n	8018e10 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8018dfc:	697b      	ldr	r3, [r7, #20]
 8018dfe:	4a13      	ldr	r2, [pc, #76]	@ (8018e4c <TIM_OC6_SetConfig+0xb8>)
 8018e00:	4013      	ands	r3, r2
 8018e02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8018e04:	683b      	ldr	r3, [r7, #0]
 8018e06:	695b      	ldr	r3, [r3, #20]
 8018e08:	029b      	lsls	r3, r3, #10
 8018e0a:	697a      	ldr	r2, [r7, #20]
 8018e0c:	4313      	orrs	r3, r2
 8018e0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	697a      	ldr	r2, [r7, #20]
 8018e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	68fa      	ldr	r2, [r7, #12]
 8018e1a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8018e1c:	683b      	ldr	r3, [r7, #0]
 8018e1e:	685a      	ldr	r2, [r3, #4]
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	693a      	ldr	r2, [r7, #16]
 8018e28:	621a      	str	r2, [r3, #32]
}
 8018e2a:	46c0      	nop			@ (mov r8, r8)
 8018e2c:	46bd      	mov	sp, r7
 8018e2e:	b006      	add	sp, #24
 8018e30:	bd80      	pop	{r7, pc}
 8018e32:	46c0      	nop			@ (mov r8, r8)
 8018e34:	ffefffff 	.word	0xffefffff
 8018e38:	feff8fff 	.word	0xfeff8fff
 8018e3c:	ffdfffff 	.word	0xffdfffff
 8018e40:	40012c00 	.word	0x40012c00
 8018e44:	40014000 	.word	0x40014000
 8018e48:	40014400 	.word	0x40014400
 8018e4c:	fffbffff 	.word	0xfffbffff

08018e50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8018e50:	b580      	push	{r7, lr}
 8018e52:	b086      	sub	sp, #24
 8018e54:	af00      	add	r7, sp, #0
 8018e56:	60f8      	str	r0, [r7, #12]
 8018e58:	60b9      	str	r1, [r7, #8]
 8018e5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8018e5c:	68fb      	ldr	r3, [r7, #12]
 8018e5e:	6a1b      	ldr	r3, [r3, #32]
 8018e60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8018e62:	68fb      	ldr	r3, [r7, #12]
 8018e64:	6a1b      	ldr	r3, [r3, #32]
 8018e66:	2201      	movs	r2, #1
 8018e68:	4393      	bics	r3, r2
 8018e6a:	001a      	movs	r2, r3
 8018e6c:	68fb      	ldr	r3, [r7, #12]
 8018e6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	699b      	ldr	r3, [r3, #24]
 8018e74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8018e76:	693b      	ldr	r3, [r7, #16]
 8018e78:	22f0      	movs	r2, #240	@ 0xf0
 8018e7a:	4393      	bics	r3, r2
 8018e7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8018e7e:	687b      	ldr	r3, [r7, #4]
 8018e80:	011b      	lsls	r3, r3, #4
 8018e82:	693a      	ldr	r2, [r7, #16]
 8018e84:	4313      	orrs	r3, r2
 8018e86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8018e88:	697b      	ldr	r3, [r7, #20]
 8018e8a:	220a      	movs	r2, #10
 8018e8c:	4393      	bics	r3, r2
 8018e8e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8018e90:	697a      	ldr	r2, [r7, #20]
 8018e92:	68bb      	ldr	r3, [r7, #8]
 8018e94:	4313      	orrs	r3, r2
 8018e96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8018e98:	68fb      	ldr	r3, [r7, #12]
 8018e9a:	693a      	ldr	r2, [r7, #16]
 8018e9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8018e9e:	68fb      	ldr	r3, [r7, #12]
 8018ea0:	697a      	ldr	r2, [r7, #20]
 8018ea2:	621a      	str	r2, [r3, #32]
}
 8018ea4:	46c0      	nop			@ (mov r8, r8)
 8018ea6:	46bd      	mov	sp, r7
 8018ea8:	b006      	add	sp, #24
 8018eaa:	bd80      	pop	{r7, pc}

08018eac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8018eac:	b580      	push	{r7, lr}
 8018eae:	b086      	sub	sp, #24
 8018eb0:	af00      	add	r7, sp, #0
 8018eb2:	60f8      	str	r0, [r7, #12]
 8018eb4:	60b9      	str	r1, [r7, #8]
 8018eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8018eb8:	68fb      	ldr	r3, [r7, #12]
 8018eba:	6a1b      	ldr	r3, [r3, #32]
 8018ebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8018ebe:	68fb      	ldr	r3, [r7, #12]
 8018ec0:	6a1b      	ldr	r3, [r3, #32]
 8018ec2:	2210      	movs	r2, #16
 8018ec4:	4393      	bics	r3, r2
 8018ec6:	001a      	movs	r2, r3
 8018ec8:	68fb      	ldr	r3, [r7, #12]
 8018eca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8018ecc:	68fb      	ldr	r3, [r7, #12]
 8018ece:	699b      	ldr	r3, [r3, #24]
 8018ed0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8018ed2:	693b      	ldr	r3, [r7, #16]
 8018ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8018f0c <TIM_TI2_ConfigInputStage+0x60>)
 8018ed6:	4013      	ands	r3, r2
 8018ed8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8018eda:	687b      	ldr	r3, [r7, #4]
 8018edc:	031b      	lsls	r3, r3, #12
 8018ede:	693a      	ldr	r2, [r7, #16]
 8018ee0:	4313      	orrs	r3, r2
 8018ee2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8018ee4:	697b      	ldr	r3, [r7, #20]
 8018ee6:	22a0      	movs	r2, #160	@ 0xa0
 8018ee8:	4393      	bics	r3, r2
 8018eea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8018eec:	68bb      	ldr	r3, [r7, #8]
 8018eee:	011b      	lsls	r3, r3, #4
 8018ef0:	697a      	ldr	r2, [r7, #20]
 8018ef2:	4313      	orrs	r3, r2
 8018ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8018ef6:	68fb      	ldr	r3, [r7, #12]
 8018ef8:	693a      	ldr	r2, [r7, #16]
 8018efa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8018efc:	68fb      	ldr	r3, [r7, #12]
 8018efe:	697a      	ldr	r2, [r7, #20]
 8018f00:	621a      	str	r2, [r3, #32]
}
 8018f02:	46c0      	nop			@ (mov r8, r8)
 8018f04:	46bd      	mov	sp, r7
 8018f06:	b006      	add	sp, #24
 8018f08:	bd80      	pop	{r7, pc}
 8018f0a:	46c0      	nop			@ (mov r8, r8)
 8018f0c:	ffff0fff 	.word	0xffff0fff

08018f10 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8018f10:	b580      	push	{r7, lr}
 8018f12:	b084      	sub	sp, #16
 8018f14:	af00      	add	r7, sp, #0
 8018f16:	6078      	str	r0, [r7, #4]
 8018f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	689b      	ldr	r3, [r3, #8]
 8018f1e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8018f20:	68fb      	ldr	r3, [r7, #12]
 8018f22:	4a08      	ldr	r2, [pc, #32]	@ (8018f44 <TIM_ITRx_SetConfig+0x34>)
 8018f24:	4013      	ands	r3, r2
 8018f26:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8018f28:	683a      	ldr	r2, [r7, #0]
 8018f2a:	68fb      	ldr	r3, [r7, #12]
 8018f2c:	4313      	orrs	r3, r2
 8018f2e:	2207      	movs	r2, #7
 8018f30:	4313      	orrs	r3, r2
 8018f32:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8018f34:	687b      	ldr	r3, [r7, #4]
 8018f36:	68fa      	ldr	r2, [r7, #12]
 8018f38:	609a      	str	r2, [r3, #8]
}
 8018f3a:	46c0      	nop			@ (mov r8, r8)
 8018f3c:	46bd      	mov	sp, r7
 8018f3e:	b004      	add	sp, #16
 8018f40:	bd80      	pop	{r7, pc}
 8018f42:	46c0      	nop			@ (mov r8, r8)
 8018f44:	ffcfff8f 	.word	0xffcfff8f

08018f48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8018f48:	b580      	push	{r7, lr}
 8018f4a:	b086      	sub	sp, #24
 8018f4c:	af00      	add	r7, sp, #0
 8018f4e:	60f8      	str	r0, [r7, #12]
 8018f50:	60b9      	str	r1, [r7, #8]
 8018f52:	607a      	str	r2, [r7, #4]
 8018f54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8018f56:	68fb      	ldr	r3, [r7, #12]
 8018f58:	689b      	ldr	r3, [r3, #8]
 8018f5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8018f5c:	697b      	ldr	r3, [r7, #20]
 8018f5e:	4a09      	ldr	r2, [pc, #36]	@ (8018f84 <TIM_ETR_SetConfig+0x3c>)
 8018f60:	4013      	ands	r3, r2
 8018f62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8018f64:	683b      	ldr	r3, [r7, #0]
 8018f66:	021a      	lsls	r2, r3, #8
 8018f68:	687b      	ldr	r3, [r7, #4]
 8018f6a:	431a      	orrs	r2, r3
 8018f6c:	68bb      	ldr	r3, [r7, #8]
 8018f6e:	4313      	orrs	r3, r2
 8018f70:	697a      	ldr	r2, [r7, #20]
 8018f72:	4313      	orrs	r3, r2
 8018f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8018f76:	68fb      	ldr	r3, [r7, #12]
 8018f78:	697a      	ldr	r2, [r7, #20]
 8018f7a:	609a      	str	r2, [r3, #8]
}
 8018f7c:	46c0      	nop			@ (mov r8, r8)
 8018f7e:	46bd      	mov	sp, r7
 8018f80:	b006      	add	sp, #24
 8018f82:	bd80      	pop	{r7, pc}
 8018f84:	ffff00ff 	.word	0xffff00ff

08018f88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8018f88:	b580      	push	{r7, lr}
 8018f8a:	b086      	sub	sp, #24
 8018f8c:	af00      	add	r7, sp, #0
 8018f8e:	60f8      	str	r0, [r7, #12]
 8018f90:	60b9      	str	r1, [r7, #8]
 8018f92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8018f94:	68bb      	ldr	r3, [r7, #8]
 8018f96:	221f      	movs	r2, #31
 8018f98:	4013      	ands	r3, r2
 8018f9a:	2201      	movs	r2, #1
 8018f9c:	409a      	lsls	r2, r3
 8018f9e:	0013      	movs	r3, r2
 8018fa0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8018fa2:	68fb      	ldr	r3, [r7, #12]
 8018fa4:	6a1b      	ldr	r3, [r3, #32]
 8018fa6:	697a      	ldr	r2, [r7, #20]
 8018fa8:	43d2      	mvns	r2, r2
 8018faa:	401a      	ands	r2, r3
 8018fac:	68fb      	ldr	r3, [r7, #12]
 8018fae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8018fb0:	68fb      	ldr	r3, [r7, #12]
 8018fb2:	6a1a      	ldr	r2, [r3, #32]
 8018fb4:	68bb      	ldr	r3, [r7, #8]
 8018fb6:	211f      	movs	r1, #31
 8018fb8:	400b      	ands	r3, r1
 8018fba:	6879      	ldr	r1, [r7, #4]
 8018fbc:	4099      	lsls	r1, r3
 8018fbe:	000b      	movs	r3, r1
 8018fc0:	431a      	orrs	r2, r3
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	621a      	str	r2, [r3, #32]
}
 8018fc6:	46c0      	nop			@ (mov r8, r8)
 8018fc8:	46bd      	mov	sp, r7
 8018fca:	b006      	add	sp, #24
 8018fcc:	bd80      	pop	{r7, pc}
	...

08018fd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8018fd0:	b580      	push	{r7, lr}
 8018fd2:	b084      	sub	sp, #16
 8018fd4:	af00      	add	r7, sp, #0
 8018fd6:	6078      	str	r0, [r7, #4]
 8018fd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8018fda:	687b      	ldr	r3, [r7, #4]
 8018fdc:	223c      	movs	r2, #60	@ 0x3c
 8018fde:	5c9b      	ldrb	r3, [r3, r2]
 8018fe0:	2b01      	cmp	r3, #1
 8018fe2:	d101      	bne.n	8018fe8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8018fe4:	2302      	movs	r3, #2
 8018fe6:	e055      	b.n	8019094 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	223c      	movs	r2, #60	@ 0x3c
 8018fec:	2101      	movs	r1, #1
 8018fee:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	223d      	movs	r2, #61	@ 0x3d
 8018ff4:	2102      	movs	r1, #2
 8018ff6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	681b      	ldr	r3, [r3, #0]
 8018ffc:	685b      	ldr	r3, [r3, #4]
 8018ffe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8019000:	687b      	ldr	r3, [r7, #4]
 8019002:	681b      	ldr	r3, [r3, #0]
 8019004:	689b      	ldr	r3, [r3, #8]
 8019006:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8019008:	687b      	ldr	r3, [r7, #4]
 801900a:	681b      	ldr	r3, [r3, #0]
 801900c:	4a23      	ldr	r2, [pc, #140]	@ (801909c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801900e:	4293      	cmp	r3, r2
 8019010:	d108      	bne.n	8019024 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8019012:	68fb      	ldr	r3, [r7, #12]
 8019014:	4a22      	ldr	r2, [pc, #136]	@ (80190a0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8019016:	4013      	ands	r3, r2
 8019018:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801901a:	683b      	ldr	r3, [r7, #0]
 801901c:	685b      	ldr	r3, [r3, #4]
 801901e:	68fa      	ldr	r2, [r7, #12]
 8019020:	4313      	orrs	r3, r2
 8019022:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8019024:	68fb      	ldr	r3, [r7, #12]
 8019026:	2270      	movs	r2, #112	@ 0x70
 8019028:	4393      	bics	r3, r2
 801902a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801902c:	683b      	ldr	r3, [r7, #0]
 801902e:	681b      	ldr	r3, [r3, #0]
 8019030:	68fa      	ldr	r2, [r7, #12]
 8019032:	4313      	orrs	r3, r2
 8019034:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8019036:	687b      	ldr	r3, [r7, #4]
 8019038:	681b      	ldr	r3, [r3, #0]
 801903a:	68fa      	ldr	r2, [r7, #12]
 801903c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	681b      	ldr	r3, [r3, #0]
 8019042:	4a16      	ldr	r2, [pc, #88]	@ (801909c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8019044:	4293      	cmp	r3, r2
 8019046:	d00f      	beq.n	8019068 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	681a      	ldr	r2, [r3, #0]
 801904c:	2380      	movs	r3, #128	@ 0x80
 801904e:	05db      	lsls	r3, r3, #23
 8019050:	429a      	cmp	r2, r3
 8019052:	d009      	beq.n	8019068 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8019054:	687b      	ldr	r3, [r7, #4]
 8019056:	681b      	ldr	r3, [r3, #0]
 8019058:	4a12      	ldr	r2, [pc, #72]	@ (80190a4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 801905a:	4293      	cmp	r3, r2
 801905c:	d004      	beq.n	8019068 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 801905e:	687b      	ldr	r3, [r7, #4]
 8019060:	681b      	ldr	r3, [r3, #0]
 8019062:	4a11      	ldr	r2, [pc, #68]	@ (80190a8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8019064:	4293      	cmp	r3, r2
 8019066:	d10c      	bne.n	8019082 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8019068:	68bb      	ldr	r3, [r7, #8]
 801906a:	2280      	movs	r2, #128	@ 0x80
 801906c:	4393      	bics	r3, r2
 801906e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8019070:	683b      	ldr	r3, [r7, #0]
 8019072:	689b      	ldr	r3, [r3, #8]
 8019074:	68ba      	ldr	r2, [r7, #8]
 8019076:	4313      	orrs	r3, r2
 8019078:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	681b      	ldr	r3, [r3, #0]
 801907e:	68ba      	ldr	r2, [r7, #8]
 8019080:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	223d      	movs	r2, #61	@ 0x3d
 8019086:	2101      	movs	r1, #1
 8019088:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	223c      	movs	r2, #60	@ 0x3c
 801908e:	2100      	movs	r1, #0
 8019090:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8019092:	2300      	movs	r3, #0
}
 8019094:	0018      	movs	r0, r3
 8019096:	46bd      	mov	sp, r7
 8019098:	b004      	add	sp, #16
 801909a:	bd80      	pop	{r7, pc}
 801909c:	40012c00 	.word	0x40012c00
 80190a0:	ff0fffff 	.word	0xff0fffff
 80190a4:	40000400 	.word	0x40000400
 80190a8:	40014000 	.word	0x40014000

080190ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80190ac:	b580      	push	{r7, lr}
 80190ae:	b084      	sub	sp, #16
 80190b0:	af00      	add	r7, sp, #0
 80190b2:	6078      	str	r0, [r7, #4]
 80190b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80190b6:	2300      	movs	r3, #0
 80190b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	223c      	movs	r2, #60	@ 0x3c
 80190be:	5c9b      	ldrb	r3, [r3, r2]
 80190c0:	2b01      	cmp	r3, #1
 80190c2:	d101      	bne.n	80190c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80190c4:	2302      	movs	r3, #2
 80190c6:	e06f      	b.n	80191a8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	223c      	movs	r2, #60	@ 0x3c
 80190cc:	2101      	movs	r1, #1
 80190ce:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80190d0:	68fb      	ldr	r3, [r7, #12]
 80190d2:	22ff      	movs	r2, #255	@ 0xff
 80190d4:	4393      	bics	r3, r2
 80190d6:	001a      	movs	r2, r3
 80190d8:	683b      	ldr	r3, [r7, #0]
 80190da:	68db      	ldr	r3, [r3, #12]
 80190dc:	4313      	orrs	r3, r2
 80190de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80190e0:	68fb      	ldr	r3, [r7, #12]
 80190e2:	4a33      	ldr	r2, [pc, #204]	@ (80191b0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80190e4:	401a      	ands	r2, r3
 80190e6:	683b      	ldr	r3, [r7, #0]
 80190e8:	689b      	ldr	r3, [r3, #8]
 80190ea:	4313      	orrs	r3, r2
 80190ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80190ee:	68fb      	ldr	r3, [r7, #12]
 80190f0:	4a30      	ldr	r2, [pc, #192]	@ (80191b4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80190f2:	401a      	ands	r2, r3
 80190f4:	683b      	ldr	r3, [r7, #0]
 80190f6:	685b      	ldr	r3, [r3, #4]
 80190f8:	4313      	orrs	r3, r2
 80190fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80190fc:	68fb      	ldr	r3, [r7, #12]
 80190fe:	4a2e      	ldr	r2, [pc, #184]	@ (80191b8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8019100:	401a      	ands	r2, r3
 8019102:	683b      	ldr	r3, [r7, #0]
 8019104:	681b      	ldr	r3, [r3, #0]
 8019106:	4313      	orrs	r3, r2
 8019108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801910a:	68fb      	ldr	r3, [r7, #12]
 801910c:	4a2b      	ldr	r2, [pc, #172]	@ (80191bc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 801910e:	401a      	ands	r2, r3
 8019110:	683b      	ldr	r3, [r7, #0]
 8019112:	691b      	ldr	r3, [r3, #16]
 8019114:	4313      	orrs	r3, r2
 8019116:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8019118:	68fb      	ldr	r3, [r7, #12]
 801911a:	4a29      	ldr	r2, [pc, #164]	@ (80191c0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 801911c:	401a      	ands	r2, r3
 801911e:	683b      	ldr	r3, [r7, #0]
 8019120:	695b      	ldr	r3, [r3, #20]
 8019122:	4313      	orrs	r3, r2
 8019124:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8019126:	68fb      	ldr	r3, [r7, #12]
 8019128:	4a26      	ldr	r2, [pc, #152]	@ (80191c4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 801912a:	401a      	ands	r2, r3
 801912c:	683b      	ldr	r3, [r7, #0]
 801912e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019130:	4313      	orrs	r3, r2
 8019132:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8019134:	68fb      	ldr	r3, [r7, #12]
 8019136:	4a24      	ldr	r2, [pc, #144]	@ (80191c8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8019138:	401a      	ands	r2, r3
 801913a:	683b      	ldr	r3, [r7, #0]
 801913c:	699b      	ldr	r3, [r3, #24]
 801913e:	041b      	lsls	r3, r3, #16
 8019140:	4313      	orrs	r3, r2
 8019142:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8019144:	68fb      	ldr	r3, [r7, #12]
 8019146:	4a21      	ldr	r2, [pc, #132]	@ (80191cc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8019148:	401a      	ands	r2, r3
 801914a:	683b      	ldr	r3, [r7, #0]
 801914c:	69db      	ldr	r3, [r3, #28]
 801914e:	4313      	orrs	r3, r2
 8019150:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8019152:	687b      	ldr	r3, [r7, #4]
 8019154:	681b      	ldr	r3, [r3, #0]
 8019156:	4a1e      	ldr	r2, [pc, #120]	@ (80191d0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8019158:	4293      	cmp	r3, r2
 801915a:	d11c      	bne.n	8019196 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801915c:	68fb      	ldr	r3, [r7, #12]
 801915e:	4a1d      	ldr	r2, [pc, #116]	@ (80191d4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8019160:	401a      	ands	r2, r3
 8019162:	683b      	ldr	r3, [r7, #0]
 8019164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019166:	051b      	lsls	r3, r3, #20
 8019168:	4313      	orrs	r3, r2
 801916a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801916c:	68fb      	ldr	r3, [r7, #12]
 801916e:	4a1a      	ldr	r2, [pc, #104]	@ (80191d8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8019170:	401a      	ands	r2, r3
 8019172:	683b      	ldr	r3, [r7, #0]
 8019174:	6a1b      	ldr	r3, [r3, #32]
 8019176:	4313      	orrs	r3, r2
 8019178:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801917a:	68fb      	ldr	r3, [r7, #12]
 801917c:	4a17      	ldr	r2, [pc, #92]	@ (80191dc <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 801917e:	401a      	ands	r2, r3
 8019180:	683b      	ldr	r3, [r7, #0]
 8019182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019184:	4313      	orrs	r3, r2
 8019186:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8019188:	68fb      	ldr	r3, [r7, #12]
 801918a:	4a15      	ldr	r2, [pc, #84]	@ (80191e0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 801918c:	401a      	ands	r2, r3
 801918e:	683b      	ldr	r3, [r7, #0]
 8019190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019192:	4313      	orrs	r3, r2
 8019194:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	681b      	ldr	r3, [r3, #0]
 801919a:	68fa      	ldr	r2, [r7, #12]
 801919c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 801919e:	687b      	ldr	r3, [r7, #4]
 80191a0:	223c      	movs	r2, #60	@ 0x3c
 80191a2:	2100      	movs	r1, #0
 80191a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80191a6:	2300      	movs	r3, #0
}
 80191a8:	0018      	movs	r0, r3
 80191aa:	46bd      	mov	sp, r7
 80191ac:	b004      	add	sp, #16
 80191ae:	bd80      	pop	{r7, pc}
 80191b0:	fffffcff 	.word	0xfffffcff
 80191b4:	fffffbff 	.word	0xfffffbff
 80191b8:	fffff7ff 	.word	0xfffff7ff
 80191bc:	ffffefff 	.word	0xffffefff
 80191c0:	ffffdfff 	.word	0xffffdfff
 80191c4:	ffffbfff 	.word	0xffffbfff
 80191c8:	fff0ffff 	.word	0xfff0ffff
 80191cc:	efffffff 	.word	0xefffffff
 80191d0:	40012c00 	.word	0x40012c00
 80191d4:	ff0fffff 	.word	0xff0fffff
 80191d8:	feffffff 	.word	0xfeffffff
 80191dc:	fdffffff 	.word	0xfdffffff
 80191e0:	dfffffff 	.word	0xdfffffff

080191e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80191e4:	b580      	push	{r7, lr}
 80191e6:	b082      	sub	sp, #8
 80191e8:	af00      	add	r7, sp, #0
 80191ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80191ec:	687b      	ldr	r3, [r7, #4]
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d101      	bne.n	80191f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80191f2:	2301      	movs	r3, #1
 80191f4:	e046      	b.n	8019284 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	2288      	movs	r2, #136	@ 0x88
 80191fa:	589b      	ldr	r3, [r3, r2]
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	d107      	bne.n	8019210 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	2284      	movs	r2, #132	@ 0x84
 8019204:	2100      	movs	r1, #0
 8019206:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8019208:	687b      	ldr	r3, [r7, #4]
 801920a:	0018      	movs	r0, r3
 801920c:	f7f3 fa28 	bl	800c660 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	2288      	movs	r2, #136	@ 0x88
 8019214:	2124      	movs	r1, #36	@ 0x24
 8019216:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	681b      	ldr	r3, [r3, #0]
 801921c:	681a      	ldr	r2, [r3, #0]
 801921e:	687b      	ldr	r3, [r7, #4]
 8019220:	681b      	ldr	r3, [r3, #0]
 8019222:	2101      	movs	r1, #1
 8019224:	438a      	bics	r2, r1
 8019226:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8019228:	687b      	ldr	r3, [r7, #4]
 801922a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801922c:	2b00      	cmp	r3, #0
 801922e:	d003      	beq.n	8019238 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8019230:	687b      	ldr	r3, [r7, #4]
 8019232:	0018      	movs	r0, r3
 8019234:	f000 ff6a 	bl	801a10c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8019238:	687b      	ldr	r3, [r7, #4]
 801923a:	0018      	movs	r0, r3
 801923c:	f000 fd94 	bl	8019d68 <UART_SetConfig>
 8019240:	0003      	movs	r3, r0
 8019242:	2b01      	cmp	r3, #1
 8019244:	d101      	bne.n	801924a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8019246:	2301      	movs	r3, #1
 8019248:	e01c      	b.n	8019284 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	681b      	ldr	r3, [r3, #0]
 801924e:	685a      	ldr	r2, [r3, #4]
 8019250:	687b      	ldr	r3, [r7, #4]
 8019252:	681b      	ldr	r3, [r3, #0]
 8019254:	490d      	ldr	r1, [pc, #52]	@ (801928c <HAL_UART_Init+0xa8>)
 8019256:	400a      	ands	r2, r1
 8019258:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	681b      	ldr	r3, [r3, #0]
 801925e:	689a      	ldr	r2, [r3, #8]
 8019260:	687b      	ldr	r3, [r7, #4]
 8019262:	681b      	ldr	r3, [r3, #0]
 8019264:	212a      	movs	r1, #42	@ 0x2a
 8019266:	438a      	bics	r2, r1
 8019268:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801926a:	687b      	ldr	r3, [r7, #4]
 801926c:	681b      	ldr	r3, [r3, #0]
 801926e:	681a      	ldr	r2, [r3, #0]
 8019270:	687b      	ldr	r3, [r7, #4]
 8019272:	681b      	ldr	r3, [r3, #0]
 8019274:	2101      	movs	r1, #1
 8019276:	430a      	orrs	r2, r1
 8019278:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	0018      	movs	r0, r3
 801927e:	f000 fff9 	bl	801a274 <UART_CheckIdleState>
 8019282:	0003      	movs	r3, r0
}
 8019284:	0018      	movs	r0, r3
 8019286:	46bd      	mov	sp, r7
 8019288:	b002      	add	sp, #8
 801928a:	bd80      	pop	{r7, pc}
 801928c:	ffffb7ff 	.word	0xffffb7ff

08019290 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8019290:	b580      	push	{r7, lr}
 8019292:	b082      	sub	sp, #8
 8019294:	af00      	add	r7, sp, #0
 8019296:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8019298:	687b      	ldr	r3, [r7, #4]
 801929a:	2b00      	cmp	r3, #0
 801929c:	d101      	bne.n	80192a2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 801929e:	2301      	movs	r3, #1
 80192a0:	e032      	b.n	8019308 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80192a2:	687b      	ldr	r3, [r7, #4]
 80192a4:	2288      	movs	r2, #136	@ 0x88
 80192a6:	2124      	movs	r1, #36	@ 0x24
 80192a8:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80192aa:	687b      	ldr	r3, [r7, #4]
 80192ac:	681b      	ldr	r3, [r3, #0]
 80192ae:	681a      	ldr	r2, [r3, #0]
 80192b0:	687b      	ldr	r3, [r7, #4]
 80192b2:	681b      	ldr	r3, [r3, #0]
 80192b4:	2101      	movs	r1, #1
 80192b6:	438a      	bics	r2, r1
 80192b8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80192ba:	687b      	ldr	r3, [r7, #4]
 80192bc:	681b      	ldr	r3, [r3, #0]
 80192be:	2200      	movs	r2, #0
 80192c0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80192c2:	687b      	ldr	r3, [r7, #4]
 80192c4:	681b      	ldr	r3, [r3, #0]
 80192c6:	2200      	movs	r2, #0
 80192c8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	681b      	ldr	r3, [r3, #0]
 80192ce:	2200      	movs	r2, #0
 80192d0:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80192d2:	687b      	ldr	r3, [r7, #4]
 80192d4:	0018      	movs	r0, r3
 80192d6:	f7f3 fb31 	bl	800c93c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	2290      	movs	r2, #144	@ 0x90
 80192de:	2100      	movs	r1, #0
 80192e0:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 80192e2:	687b      	ldr	r3, [r7, #4]
 80192e4:	2288      	movs	r2, #136	@ 0x88
 80192e6:	2100      	movs	r1, #0
 80192e8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 80192ea:	687b      	ldr	r3, [r7, #4]
 80192ec:	228c      	movs	r2, #140	@ 0x8c
 80192ee:	2100      	movs	r1, #0
 80192f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	2200      	movs	r2, #0
 80192f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	2200      	movs	r2, #0
 80192fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80192fe:	687b      	ldr	r3, [r7, #4]
 8019300:	2284      	movs	r2, #132	@ 0x84
 8019302:	2100      	movs	r1, #0
 8019304:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8019306:	2300      	movs	r3, #0
}
 8019308:	0018      	movs	r0, r3
 801930a:	46bd      	mov	sp, r7
 801930c:	b002      	add	sp, #8
 801930e:	bd80      	pop	{r7, pc}

08019310 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8019310:	b580      	push	{r7, lr}
 8019312:	b088      	sub	sp, #32
 8019314:	af00      	add	r7, sp, #0
 8019316:	60f8      	str	r0, [r7, #12]
 8019318:	60b9      	str	r1, [r7, #8]
 801931a:	1dbb      	adds	r3, r7, #6
 801931c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801931e:	68fb      	ldr	r3, [r7, #12]
 8019320:	2288      	movs	r2, #136	@ 0x88
 8019322:	589b      	ldr	r3, [r3, r2]
 8019324:	2b20      	cmp	r3, #32
 8019326:	d000      	beq.n	801932a <HAL_UART_Transmit_DMA+0x1a>
 8019328:	e079      	b.n	801941e <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 801932a:	68bb      	ldr	r3, [r7, #8]
 801932c:	2b00      	cmp	r3, #0
 801932e:	d003      	beq.n	8019338 <HAL_UART_Transmit_DMA+0x28>
 8019330:	1dbb      	adds	r3, r7, #6
 8019332:	881b      	ldrh	r3, [r3, #0]
 8019334:	2b00      	cmp	r3, #0
 8019336:	d101      	bne.n	801933c <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8019338:	2301      	movs	r3, #1
 801933a:	e071      	b.n	8019420 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801933c:	68fb      	ldr	r3, [r7, #12]
 801933e:	689a      	ldr	r2, [r3, #8]
 8019340:	2380      	movs	r3, #128	@ 0x80
 8019342:	015b      	lsls	r3, r3, #5
 8019344:	429a      	cmp	r2, r3
 8019346:	d109      	bne.n	801935c <HAL_UART_Transmit_DMA+0x4c>
 8019348:	68fb      	ldr	r3, [r7, #12]
 801934a:	691b      	ldr	r3, [r3, #16]
 801934c:	2b00      	cmp	r3, #0
 801934e:	d105      	bne.n	801935c <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8019350:	68bb      	ldr	r3, [r7, #8]
 8019352:	2201      	movs	r2, #1
 8019354:	4013      	ands	r3, r2
 8019356:	d001      	beq.n	801935c <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8019358:	2301      	movs	r3, #1
 801935a:	e061      	b.n	8019420 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 801935c:	68fb      	ldr	r3, [r7, #12]
 801935e:	68ba      	ldr	r2, [r7, #8]
 8019360:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8019362:	68fb      	ldr	r3, [r7, #12]
 8019364:	1dba      	adds	r2, r7, #6
 8019366:	2154      	movs	r1, #84	@ 0x54
 8019368:	8812      	ldrh	r2, [r2, #0]
 801936a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 801936c:	68fb      	ldr	r3, [r7, #12]
 801936e:	1dba      	adds	r2, r7, #6
 8019370:	2156      	movs	r1, #86	@ 0x56
 8019372:	8812      	ldrh	r2, [r2, #0]
 8019374:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019376:	68fb      	ldr	r3, [r7, #12]
 8019378:	2290      	movs	r2, #144	@ 0x90
 801937a:	2100      	movs	r1, #0
 801937c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801937e:	68fb      	ldr	r3, [r7, #12]
 8019380:	2288      	movs	r2, #136	@ 0x88
 8019382:	2121      	movs	r1, #33	@ 0x21
 8019384:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 8019386:	68fb      	ldr	r3, [r7, #12]
 8019388:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801938a:	2b00      	cmp	r3, #0
 801938c:	d028      	beq.n	80193e0 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801938e:	68fb      	ldr	r3, [r7, #12]
 8019390:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019392:	4a25      	ldr	r2, [pc, #148]	@ (8019428 <HAL_UART_Transmit_DMA+0x118>)
 8019394:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8019396:	68fb      	ldr	r3, [r7, #12]
 8019398:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801939a:	4a24      	ldr	r2, [pc, #144]	@ (801942c <HAL_UART_Transmit_DMA+0x11c>)
 801939c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801939e:	68fb      	ldr	r3, [r7, #12]
 80193a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80193a2:	4a23      	ldr	r2, [pc, #140]	@ (8019430 <HAL_UART_Transmit_DMA+0x120>)
 80193a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80193a6:	68fb      	ldr	r3, [r7, #12]
 80193a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80193aa:	2200      	movs	r2, #0
 80193ac:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80193ae:	68fb      	ldr	r3, [r7, #12]
 80193b0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80193b2:	68fb      	ldr	r3, [r7, #12]
 80193b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80193b6:	0019      	movs	r1, r3
 80193b8:	68fb      	ldr	r3, [r7, #12]
 80193ba:	681b      	ldr	r3, [r3, #0]
 80193bc:	3328      	adds	r3, #40	@ 0x28
 80193be:	001a      	movs	r2, r3
 80193c0:	1dbb      	adds	r3, r7, #6
 80193c2:	881b      	ldrh	r3, [r3, #0]
 80193c4:	f7f9 fa78 	bl	80128b8 <HAL_DMA_Start_IT>
 80193c8:	1e03      	subs	r3, r0, #0
 80193ca:	d009      	beq.n	80193e0 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80193cc:	68fb      	ldr	r3, [r7, #12]
 80193ce:	2290      	movs	r2, #144	@ 0x90
 80193d0:	2110      	movs	r1, #16
 80193d2:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80193d4:	68fb      	ldr	r3, [r7, #12]
 80193d6:	2288      	movs	r2, #136	@ 0x88
 80193d8:	2120      	movs	r1, #32
 80193da:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 80193dc:	2301      	movs	r3, #1
 80193de:	e01f      	b.n	8019420 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80193e0:	68fb      	ldr	r3, [r7, #12]
 80193e2:	681b      	ldr	r3, [r3, #0]
 80193e4:	2240      	movs	r2, #64	@ 0x40
 80193e6:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80193e8:	f3ef 8310 	mrs	r3, PRIMASK
 80193ec:	613b      	str	r3, [r7, #16]
  return(result);
 80193ee:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80193f0:	61fb      	str	r3, [r7, #28]
 80193f2:	2301      	movs	r3, #1
 80193f4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80193f6:	697b      	ldr	r3, [r7, #20]
 80193f8:	f383 8810 	msr	PRIMASK, r3
}
 80193fc:	46c0      	nop			@ (mov r8, r8)
 80193fe:	68fb      	ldr	r3, [r7, #12]
 8019400:	681b      	ldr	r3, [r3, #0]
 8019402:	689a      	ldr	r2, [r3, #8]
 8019404:	68fb      	ldr	r3, [r7, #12]
 8019406:	681b      	ldr	r3, [r3, #0]
 8019408:	2180      	movs	r1, #128	@ 0x80
 801940a:	430a      	orrs	r2, r1
 801940c:	609a      	str	r2, [r3, #8]
 801940e:	69fb      	ldr	r3, [r7, #28]
 8019410:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019412:	69bb      	ldr	r3, [r7, #24]
 8019414:	f383 8810 	msr	PRIMASK, r3
}
 8019418:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 801941a:	2300      	movs	r3, #0
 801941c:	e000      	b.n	8019420 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 801941e:	2302      	movs	r3, #2
  }
}
 8019420:	0018      	movs	r0, r3
 8019422:	46bd      	mov	sp, r7
 8019424:	b008      	add	sp, #32
 8019426:	bd80      	pop	{r7, pc}
 8019428:	0801a741 	.word	0x0801a741
 801942c:	0801a7d9 	.word	0x0801a7d9
 8019430:	0801a96b 	.word	0x0801a96b

08019434 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8019434:	b580      	push	{r7, lr}
 8019436:	b088      	sub	sp, #32
 8019438:	af00      	add	r7, sp, #0
 801943a:	60f8      	str	r0, [r7, #12]
 801943c:	60b9      	str	r1, [r7, #8]
 801943e:	1dbb      	adds	r3, r7, #6
 8019440:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8019442:	68fb      	ldr	r3, [r7, #12]
 8019444:	228c      	movs	r2, #140	@ 0x8c
 8019446:	589b      	ldr	r3, [r3, r2]
 8019448:	2b20      	cmp	r3, #32
 801944a:	d154      	bne.n	80194f6 <HAL_UART_Receive_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 801944c:	68bb      	ldr	r3, [r7, #8]
 801944e:	2b00      	cmp	r3, #0
 8019450:	d003      	beq.n	801945a <HAL_UART_Receive_DMA+0x26>
 8019452:	1dbb      	adds	r3, r7, #6
 8019454:	881b      	ldrh	r3, [r3, #0]
 8019456:	2b00      	cmp	r3, #0
 8019458:	d101      	bne.n	801945e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 801945a:	2301      	movs	r3, #1
 801945c:	e04c      	b.n	80194f8 <HAL_UART_Receive_DMA+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801945e:	68fb      	ldr	r3, [r7, #12]
 8019460:	689a      	ldr	r2, [r3, #8]
 8019462:	2380      	movs	r3, #128	@ 0x80
 8019464:	015b      	lsls	r3, r3, #5
 8019466:	429a      	cmp	r2, r3
 8019468:	d109      	bne.n	801947e <HAL_UART_Receive_DMA+0x4a>
 801946a:	68fb      	ldr	r3, [r7, #12]
 801946c:	691b      	ldr	r3, [r3, #16]
 801946e:	2b00      	cmp	r3, #0
 8019470:	d105      	bne.n	801947e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8019472:	68bb      	ldr	r3, [r7, #8]
 8019474:	2201      	movs	r2, #1
 8019476:	4013      	ands	r3, r2
 8019478:	d001      	beq.n	801947e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 801947a:	2301      	movs	r3, #1
 801947c:	e03c      	b.n	80194f8 <HAL_UART_Receive_DMA+0xc4>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801947e:	68fb      	ldr	r3, [r7, #12]
 8019480:	2200      	movs	r2, #0
 8019482:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8019484:	68fb      	ldr	r3, [r7, #12]
 8019486:	681b      	ldr	r3, [r3, #0]
 8019488:	4a1d      	ldr	r2, [pc, #116]	@ (8019500 <HAL_UART_Receive_DMA+0xcc>)
 801948a:	4293      	cmp	r3, r2
 801948c:	d02a      	beq.n	80194e4 <HAL_UART_Receive_DMA+0xb0>
 801948e:	68fb      	ldr	r3, [r7, #12]
 8019490:	681b      	ldr	r3, [r3, #0]
 8019492:	4a1c      	ldr	r2, [pc, #112]	@ (8019504 <HAL_UART_Receive_DMA+0xd0>)
 8019494:	4293      	cmp	r3, r2
 8019496:	d025      	beq.n	80194e4 <HAL_UART_Receive_DMA+0xb0>
 8019498:	68fb      	ldr	r3, [r7, #12]
 801949a:	681b      	ldr	r3, [r3, #0]
 801949c:	4a1a      	ldr	r2, [pc, #104]	@ (8019508 <HAL_UART_Receive_DMA+0xd4>)
 801949e:	4293      	cmp	r3, r2
 80194a0:	d020      	beq.n	80194e4 <HAL_UART_Receive_DMA+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80194a2:	68fb      	ldr	r3, [r7, #12]
 80194a4:	681b      	ldr	r3, [r3, #0]
 80194a6:	685a      	ldr	r2, [r3, #4]
 80194a8:	2380      	movs	r3, #128	@ 0x80
 80194aa:	041b      	lsls	r3, r3, #16
 80194ac:	4013      	ands	r3, r2
 80194ae:	d019      	beq.n	80194e4 <HAL_UART_Receive_DMA+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80194b0:	f3ef 8310 	mrs	r3, PRIMASK
 80194b4:	613b      	str	r3, [r7, #16]
  return(result);
 80194b6:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80194b8:	61fb      	str	r3, [r7, #28]
 80194ba:	2301      	movs	r3, #1
 80194bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80194be:	697b      	ldr	r3, [r7, #20]
 80194c0:	f383 8810 	msr	PRIMASK, r3
}
 80194c4:	46c0      	nop			@ (mov r8, r8)
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	681b      	ldr	r3, [r3, #0]
 80194ca:	681a      	ldr	r2, [r3, #0]
 80194cc:	68fb      	ldr	r3, [r7, #12]
 80194ce:	681b      	ldr	r3, [r3, #0]
 80194d0:	2180      	movs	r1, #128	@ 0x80
 80194d2:	04c9      	lsls	r1, r1, #19
 80194d4:	430a      	orrs	r2, r1
 80194d6:	601a      	str	r2, [r3, #0]
 80194d8:	69fb      	ldr	r3, [r7, #28]
 80194da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80194dc:	69bb      	ldr	r3, [r7, #24]
 80194de:	f383 8810 	msr	PRIMASK, r3
}
 80194e2:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80194e4:	1dbb      	adds	r3, r7, #6
 80194e6:	881a      	ldrh	r2, [r3, #0]
 80194e8:	68b9      	ldr	r1, [r7, #8]
 80194ea:	68fb      	ldr	r3, [r7, #12]
 80194ec:	0018      	movs	r0, r3
 80194ee:	f000 ffdb 	bl	801a4a8 <UART_Start_Receive_DMA>
 80194f2:	0003      	movs	r3, r0
 80194f4:	e000      	b.n	80194f8 <HAL_UART_Receive_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80194f6:	2302      	movs	r3, #2
  }
}
 80194f8:	0018      	movs	r0, r3
 80194fa:	46bd      	mov	sp, r7
 80194fc:	b008      	add	sp, #32
 80194fe:	bd80      	pop	{r7, pc}
 8019500:	40008000 	.word	0x40008000
 8019504:	40008400 	.word	0x40008400
 8019508:	40008c00 	.word	0x40008c00

0801950c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 801950c:	b580      	push	{r7, lr}
 801950e:	b092      	sub	sp, #72	@ 0x48
 8019510:	af00      	add	r7, sp, #0
 8019512:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019514:	f3ef 8310 	mrs	r3, PRIMASK
 8019518:	623b      	str	r3, [r7, #32]
  return(result);
 801951a:	6a3b      	ldr	r3, [r7, #32]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801951c:	647b      	str	r3, [r7, #68]	@ 0x44
 801951e:	2301      	movs	r3, #1
 8019520:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019524:	f383 8810 	msr	PRIMASK, r3
}
 8019528:	46c0      	nop			@ (mov r8, r8)
 801952a:	687b      	ldr	r3, [r7, #4]
 801952c:	681b      	ldr	r3, [r3, #0]
 801952e:	681a      	ldr	r2, [r3, #0]
 8019530:	687b      	ldr	r3, [r7, #4]
 8019532:	681b      	ldr	r3, [r3, #0]
 8019534:	494d      	ldr	r1, [pc, #308]	@ (801966c <HAL_UART_AbortReceive+0x160>)
 8019536:	400a      	ands	r2, r1
 8019538:	601a      	str	r2, [r3, #0]
 801953a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801953c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801953e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019540:	f383 8810 	msr	PRIMASK, r3
}
 8019544:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019546:	f3ef 8310 	mrs	r3, PRIMASK
 801954a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 801954c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 801954e:	643b      	str	r3, [r7, #64]	@ 0x40
 8019550:	2301      	movs	r3, #1
 8019552:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019556:	f383 8810 	msr	PRIMASK, r3
}
 801955a:	46c0      	nop			@ (mov r8, r8)
 801955c:	687b      	ldr	r3, [r7, #4]
 801955e:	681b      	ldr	r3, [r3, #0]
 8019560:	689a      	ldr	r2, [r3, #8]
 8019562:	687b      	ldr	r3, [r7, #4]
 8019564:	681b      	ldr	r3, [r3, #0]
 8019566:	4942      	ldr	r1, [pc, #264]	@ (8019670 <HAL_UART_AbortReceive+0x164>)
 8019568:	400a      	ands	r2, r1
 801956a:	609a      	str	r2, [r3, #8]
 801956c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801956e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019572:	f383 8810 	msr	PRIMASK, r3
}
 8019576:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8019578:	687b      	ldr	r3, [r7, #4]
 801957a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801957c:	2b01      	cmp	r3, #1
 801957e:	d118      	bne.n	80195b2 <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019580:	f3ef 8310 	mrs	r3, PRIMASK
 8019584:	617b      	str	r3, [r7, #20]
  return(result);
 8019586:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8019588:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801958a:	2301      	movs	r3, #1
 801958c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801958e:	69bb      	ldr	r3, [r7, #24]
 8019590:	f383 8810 	msr	PRIMASK, r3
}
 8019594:	46c0      	nop			@ (mov r8, r8)
 8019596:	687b      	ldr	r3, [r7, #4]
 8019598:	681b      	ldr	r3, [r3, #0]
 801959a:	681a      	ldr	r2, [r3, #0]
 801959c:	687b      	ldr	r3, [r7, #4]
 801959e:	681b      	ldr	r3, [r3, #0]
 80195a0:	2110      	movs	r1, #16
 80195a2:	438a      	bics	r2, r1
 80195a4:	601a      	str	r2, [r3, #0]
 80195a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80195a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195aa:	69fb      	ldr	r3, [r7, #28]
 80195ac:	f383 8810 	msr	PRIMASK, r3
}
 80195b0:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	681b      	ldr	r3, [r3, #0]
 80195b6:	689b      	ldr	r3, [r3, #8]
 80195b8:	2240      	movs	r2, #64	@ 0x40
 80195ba:	4013      	ands	r3, r2
 80195bc:	2b40      	cmp	r3, #64	@ 0x40
 80195be:	d139      	bne.n	8019634 <HAL_UART_AbortReceive+0x128>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80195c0:	f3ef 8310 	mrs	r3, PRIMASK
 80195c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80195c6:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80195c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80195ca:	2301      	movs	r3, #1
 80195cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195ce:	68fb      	ldr	r3, [r7, #12]
 80195d0:	f383 8810 	msr	PRIMASK, r3
}
 80195d4:	46c0      	nop			@ (mov r8, r8)
 80195d6:	687b      	ldr	r3, [r7, #4]
 80195d8:	681b      	ldr	r3, [r3, #0]
 80195da:	689a      	ldr	r2, [r3, #8]
 80195dc:	687b      	ldr	r3, [r7, #4]
 80195de:	681b      	ldr	r3, [r3, #0]
 80195e0:	2140      	movs	r1, #64	@ 0x40
 80195e2:	438a      	bics	r2, r1
 80195e4:	609a      	str	r2, [r3, #8]
 80195e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80195e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195ea:	693b      	ldr	r3, [r7, #16]
 80195ec:	f383 8810 	msr	PRIMASK, r3
}
 80195f0:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80195f2:	687b      	ldr	r3, [r7, #4]
 80195f4:	2280      	movs	r2, #128	@ 0x80
 80195f6:	589b      	ldr	r3, [r3, r2]
 80195f8:	2b00      	cmp	r3, #0
 80195fa:	d01b      	beq.n	8019634 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80195fc:	687b      	ldr	r3, [r7, #4]
 80195fe:	2280      	movs	r2, #128	@ 0x80
 8019600:	589b      	ldr	r3, [r3, r2]
 8019602:	2200      	movs	r2, #0
 8019604:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8019606:	687b      	ldr	r3, [r7, #4]
 8019608:	2280      	movs	r2, #128	@ 0x80
 801960a:	589b      	ldr	r3, [r3, r2]
 801960c:	0018      	movs	r0, r3
 801960e:	f7f9 f9d9 	bl	80129c4 <HAL_DMA_Abort>
 8019612:	1e03      	subs	r3, r0, #0
 8019614:	d00e      	beq.n	8019634 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8019616:	687b      	ldr	r3, [r7, #4]
 8019618:	2280      	movs	r2, #128	@ 0x80
 801961a:	589b      	ldr	r3, [r3, r2]
 801961c:	0018      	movs	r0, r3
 801961e:	f7f9 fb69 	bl	8012cf4 <HAL_DMA_GetError>
 8019622:	0003      	movs	r3, r0
 8019624:	2b20      	cmp	r3, #32
 8019626:	d105      	bne.n	8019634 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8019628:	687b      	ldr	r3, [r7, #4]
 801962a:	2290      	movs	r2, #144	@ 0x90
 801962c:	2110      	movs	r1, #16
 801962e:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8019630:	2303      	movs	r3, #3
 8019632:	e017      	b.n	8019664 <HAL_UART_AbortReceive+0x158>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8019634:	687b      	ldr	r3, [r7, #4]
 8019636:	225e      	movs	r2, #94	@ 0x5e
 8019638:	2100      	movs	r1, #0
 801963a:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801963c:	687b      	ldr	r3, [r7, #4]
 801963e:	681b      	ldr	r3, [r3, #0]
 8019640:	220f      	movs	r2, #15
 8019642:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	681b      	ldr	r3, [r3, #0]
 8019648:	699a      	ldr	r2, [r3, #24]
 801964a:	687b      	ldr	r3, [r7, #4]
 801964c:	681b      	ldr	r3, [r3, #0]
 801964e:	2108      	movs	r1, #8
 8019650:	430a      	orrs	r2, r1
 8019652:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	228c      	movs	r2, #140	@ 0x8c
 8019658:	2120      	movs	r1, #32
 801965a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801965c:	687b      	ldr	r3, [r7, #4]
 801965e:	2200      	movs	r2, #0
 8019660:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8019662:	2300      	movs	r3, #0
}
 8019664:	0018      	movs	r0, r3
 8019666:	46bd      	mov	sp, r7
 8019668:	b012      	add	sp, #72	@ 0x48
 801966a:	bd80      	pop	{r7, pc}
 801966c:	fffffedf 	.word	0xfffffedf
 8019670:	effffffe 	.word	0xeffffffe

08019674 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8019674:	b5b0      	push	{r4, r5, r7, lr}
 8019676:	b0aa      	sub	sp, #168	@ 0xa8
 8019678:	af00      	add	r7, sp, #0
 801967a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	681b      	ldr	r3, [r3, #0]
 8019680:	69db      	ldr	r3, [r3, #28]
 8019682:	22a4      	movs	r2, #164	@ 0xa4
 8019684:	18b9      	adds	r1, r7, r2
 8019686:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8019688:	687b      	ldr	r3, [r7, #4]
 801968a:	681b      	ldr	r3, [r3, #0]
 801968c:	681b      	ldr	r3, [r3, #0]
 801968e:	20a0      	movs	r0, #160	@ 0xa0
 8019690:	1839      	adds	r1, r7, r0
 8019692:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8019694:	687b      	ldr	r3, [r7, #4]
 8019696:	681b      	ldr	r3, [r3, #0]
 8019698:	689b      	ldr	r3, [r3, #8]
 801969a:	249c      	movs	r4, #156	@ 0x9c
 801969c:	1939      	adds	r1, r7, r4
 801969e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80196a0:	0011      	movs	r1, r2
 80196a2:	18bb      	adds	r3, r7, r2
 80196a4:	681b      	ldr	r3, [r3, #0]
 80196a6:	4aa2      	ldr	r2, [pc, #648]	@ (8019930 <HAL_UART_IRQHandler+0x2bc>)
 80196a8:	4013      	ands	r3, r2
 80196aa:	2298      	movs	r2, #152	@ 0x98
 80196ac:	18bd      	adds	r5, r7, r2
 80196ae:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80196b0:	18bb      	adds	r3, r7, r2
 80196b2:	681b      	ldr	r3, [r3, #0]
 80196b4:	2b00      	cmp	r3, #0
 80196b6:	d11a      	bne.n	80196ee <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80196b8:	187b      	adds	r3, r7, r1
 80196ba:	681b      	ldr	r3, [r3, #0]
 80196bc:	2220      	movs	r2, #32
 80196be:	4013      	ands	r3, r2
 80196c0:	d015      	beq.n	80196ee <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80196c2:	183b      	adds	r3, r7, r0
 80196c4:	681b      	ldr	r3, [r3, #0]
 80196c6:	2220      	movs	r2, #32
 80196c8:	4013      	ands	r3, r2
 80196ca:	d105      	bne.n	80196d8 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80196cc:	193b      	adds	r3, r7, r4
 80196ce:	681a      	ldr	r2, [r3, #0]
 80196d0:	2380      	movs	r3, #128	@ 0x80
 80196d2:	055b      	lsls	r3, r3, #21
 80196d4:	4013      	ands	r3, r2
 80196d6:	d00a      	beq.n	80196ee <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80196d8:	687b      	ldr	r3, [r7, #4]
 80196da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80196dc:	2b00      	cmp	r3, #0
 80196de:	d100      	bne.n	80196e2 <HAL_UART_IRQHandler+0x6e>
 80196e0:	e2fb      	b.n	8019cda <HAL_UART_IRQHandler+0x666>
      {
        huart->RxISR(huart);
 80196e2:	687b      	ldr	r3, [r7, #4]
 80196e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80196e6:	687a      	ldr	r2, [r7, #4]
 80196e8:	0010      	movs	r0, r2
 80196ea:	4798      	blx	r3
      }
      return;
 80196ec:	e2f5      	b.n	8019cda <HAL_UART_IRQHandler+0x666>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80196ee:	2398      	movs	r3, #152	@ 0x98
 80196f0:	18fb      	adds	r3, r7, r3
 80196f2:	681b      	ldr	r3, [r3, #0]
 80196f4:	2b00      	cmp	r3, #0
 80196f6:	d100      	bne.n	80196fa <HAL_UART_IRQHandler+0x86>
 80196f8:	e122      	b.n	8019940 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80196fa:	239c      	movs	r3, #156	@ 0x9c
 80196fc:	18fb      	adds	r3, r7, r3
 80196fe:	681b      	ldr	r3, [r3, #0]
 8019700:	4a8c      	ldr	r2, [pc, #560]	@ (8019934 <HAL_UART_IRQHandler+0x2c0>)
 8019702:	4013      	ands	r3, r2
 8019704:	d106      	bne.n	8019714 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8019706:	23a0      	movs	r3, #160	@ 0xa0
 8019708:	18fb      	adds	r3, r7, r3
 801970a:	681b      	ldr	r3, [r3, #0]
 801970c:	4a8a      	ldr	r2, [pc, #552]	@ (8019938 <HAL_UART_IRQHandler+0x2c4>)
 801970e:	4013      	ands	r3, r2
 8019710:	d100      	bne.n	8019714 <HAL_UART_IRQHandler+0xa0>
 8019712:	e115      	b.n	8019940 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8019714:	23a4      	movs	r3, #164	@ 0xa4
 8019716:	18fb      	adds	r3, r7, r3
 8019718:	681b      	ldr	r3, [r3, #0]
 801971a:	2201      	movs	r2, #1
 801971c:	4013      	ands	r3, r2
 801971e:	d012      	beq.n	8019746 <HAL_UART_IRQHandler+0xd2>
 8019720:	23a0      	movs	r3, #160	@ 0xa0
 8019722:	18fb      	adds	r3, r7, r3
 8019724:	681a      	ldr	r2, [r3, #0]
 8019726:	2380      	movs	r3, #128	@ 0x80
 8019728:	005b      	lsls	r3, r3, #1
 801972a:	4013      	ands	r3, r2
 801972c:	d00b      	beq.n	8019746 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801972e:	687b      	ldr	r3, [r7, #4]
 8019730:	681b      	ldr	r3, [r3, #0]
 8019732:	2201      	movs	r2, #1
 8019734:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8019736:	687b      	ldr	r3, [r7, #4]
 8019738:	2290      	movs	r2, #144	@ 0x90
 801973a:	589b      	ldr	r3, [r3, r2]
 801973c:	2201      	movs	r2, #1
 801973e:	431a      	orrs	r2, r3
 8019740:	687b      	ldr	r3, [r7, #4]
 8019742:	2190      	movs	r1, #144	@ 0x90
 8019744:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8019746:	23a4      	movs	r3, #164	@ 0xa4
 8019748:	18fb      	adds	r3, r7, r3
 801974a:	681b      	ldr	r3, [r3, #0]
 801974c:	2202      	movs	r2, #2
 801974e:	4013      	ands	r3, r2
 8019750:	d011      	beq.n	8019776 <HAL_UART_IRQHandler+0x102>
 8019752:	239c      	movs	r3, #156	@ 0x9c
 8019754:	18fb      	adds	r3, r7, r3
 8019756:	681b      	ldr	r3, [r3, #0]
 8019758:	2201      	movs	r2, #1
 801975a:	4013      	ands	r3, r2
 801975c:	d00b      	beq.n	8019776 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801975e:	687b      	ldr	r3, [r7, #4]
 8019760:	681b      	ldr	r3, [r3, #0]
 8019762:	2202      	movs	r2, #2
 8019764:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8019766:	687b      	ldr	r3, [r7, #4]
 8019768:	2290      	movs	r2, #144	@ 0x90
 801976a:	589b      	ldr	r3, [r3, r2]
 801976c:	2204      	movs	r2, #4
 801976e:	431a      	orrs	r2, r3
 8019770:	687b      	ldr	r3, [r7, #4]
 8019772:	2190      	movs	r1, #144	@ 0x90
 8019774:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8019776:	23a4      	movs	r3, #164	@ 0xa4
 8019778:	18fb      	adds	r3, r7, r3
 801977a:	681b      	ldr	r3, [r3, #0]
 801977c:	2204      	movs	r2, #4
 801977e:	4013      	ands	r3, r2
 8019780:	d011      	beq.n	80197a6 <HAL_UART_IRQHandler+0x132>
 8019782:	239c      	movs	r3, #156	@ 0x9c
 8019784:	18fb      	adds	r3, r7, r3
 8019786:	681b      	ldr	r3, [r3, #0]
 8019788:	2201      	movs	r2, #1
 801978a:	4013      	ands	r3, r2
 801978c:	d00b      	beq.n	80197a6 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	681b      	ldr	r3, [r3, #0]
 8019792:	2204      	movs	r2, #4
 8019794:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8019796:	687b      	ldr	r3, [r7, #4]
 8019798:	2290      	movs	r2, #144	@ 0x90
 801979a:	589b      	ldr	r3, [r3, r2]
 801979c:	2202      	movs	r2, #2
 801979e:	431a      	orrs	r2, r3
 80197a0:	687b      	ldr	r3, [r7, #4]
 80197a2:	2190      	movs	r1, #144	@ 0x90
 80197a4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80197a6:	23a4      	movs	r3, #164	@ 0xa4
 80197a8:	18fb      	adds	r3, r7, r3
 80197aa:	681b      	ldr	r3, [r3, #0]
 80197ac:	2208      	movs	r2, #8
 80197ae:	4013      	ands	r3, r2
 80197b0:	d017      	beq.n	80197e2 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80197b2:	23a0      	movs	r3, #160	@ 0xa0
 80197b4:	18fb      	adds	r3, r7, r3
 80197b6:	681b      	ldr	r3, [r3, #0]
 80197b8:	2220      	movs	r2, #32
 80197ba:	4013      	ands	r3, r2
 80197bc:	d105      	bne.n	80197ca <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80197be:	239c      	movs	r3, #156	@ 0x9c
 80197c0:	18fb      	adds	r3, r7, r3
 80197c2:	681b      	ldr	r3, [r3, #0]
 80197c4:	4a5b      	ldr	r2, [pc, #364]	@ (8019934 <HAL_UART_IRQHandler+0x2c0>)
 80197c6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80197c8:	d00b      	beq.n	80197e2 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80197ca:	687b      	ldr	r3, [r7, #4]
 80197cc:	681b      	ldr	r3, [r3, #0]
 80197ce:	2208      	movs	r2, #8
 80197d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80197d2:	687b      	ldr	r3, [r7, #4]
 80197d4:	2290      	movs	r2, #144	@ 0x90
 80197d6:	589b      	ldr	r3, [r3, r2]
 80197d8:	2208      	movs	r2, #8
 80197da:	431a      	orrs	r2, r3
 80197dc:	687b      	ldr	r3, [r7, #4]
 80197de:	2190      	movs	r1, #144	@ 0x90
 80197e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80197e2:	23a4      	movs	r3, #164	@ 0xa4
 80197e4:	18fb      	adds	r3, r7, r3
 80197e6:	681a      	ldr	r2, [r3, #0]
 80197e8:	2380      	movs	r3, #128	@ 0x80
 80197ea:	011b      	lsls	r3, r3, #4
 80197ec:	4013      	ands	r3, r2
 80197ee:	d013      	beq.n	8019818 <HAL_UART_IRQHandler+0x1a4>
 80197f0:	23a0      	movs	r3, #160	@ 0xa0
 80197f2:	18fb      	adds	r3, r7, r3
 80197f4:	681a      	ldr	r2, [r3, #0]
 80197f6:	2380      	movs	r3, #128	@ 0x80
 80197f8:	04db      	lsls	r3, r3, #19
 80197fa:	4013      	ands	r3, r2
 80197fc:	d00c      	beq.n	8019818 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80197fe:	687b      	ldr	r3, [r7, #4]
 8019800:	681b      	ldr	r3, [r3, #0]
 8019802:	2280      	movs	r2, #128	@ 0x80
 8019804:	0112      	lsls	r2, r2, #4
 8019806:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8019808:	687b      	ldr	r3, [r7, #4]
 801980a:	2290      	movs	r2, #144	@ 0x90
 801980c:	589b      	ldr	r3, [r3, r2]
 801980e:	2220      	movs	r2, #32
 8019810:	431a      	orrs	r2, r3
 8019812:	687b      	ldr	r3, [r7, #4]
 8019814:	2190      	movs	r1, #144	@ 0x90
 8019816:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8019818:	687b      	ldr	r3, [r7, #4]
 801981a:	2290      	movs	r2, #144	@ 0x90
 801981c:	589b      	ldr	r3, [r3, r2]
 801981e:	2b00      	cmp	r3, #0
 8019820:	d100      	bne.n	8019824 <HAL_UART_IRQHandler+0x1b0>
 8019822:	e25c      	b.n	8019cde <HAL_UART_IRQHandler+0x66a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8019824:	23a4      	movs	r3, #164	@ 0xa4
 8019826:	18fb      	adds	r3, r7, r3
 8019828:	681b      	ldr	r3, [r3, #0]
 801982a:	2220      	movs	r2, #32
 801982c:	4013      	ands	r3, r2
 801982e:	d015      	beq.n	801985c <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8019830:	23a0      	movs	r3, #160	@ 0xa0
 8019832:	18fb      	adds	r3, r7, r3
 8019834:	681b      	ldr	r3, [r3, #0]
 8019836:	2220      	movs	r2, #32
 8019838:	4013      	ands	r3, r2
 801983a:	d106      	bne.n	801984a <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801983c:	239c      	movs	r3, #156	@ 0x9c
 801983e:	18fb      	adds	r3, r7, r3
 8019840:	681a      	ldr	r2, [r3, #0]
 8019842:	2380      	movs	r3, #128	@ 0x80
 8019844:	055b      	lsls	r3, r3, #21
 8019846:	4013      	ands	r3, r2
 8019848:	d008      	beq.n	801985c <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 801984a:	687b      	ldr	r3, [r7, #4]
 801984c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801984e:	2b00      	cmp	r3, #0
 8019850:	d004      	beq.n	801985c <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8019852:	687b      	ldr	r3, [r7, #4]
 8019854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019856:	687a      	ldr	r2, [r7, #4]
 8019858:	0010      	movs	r0, r2
 801985a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801985c:	687b      	ldr	r3, [r7, #4]
 801985e:	2290      	movs	r2, #144	@ 0x90
 8019860:	589b      	ldr	r3, [r3, r2]
 8019862:	2194      	movs	r1, #148	@ 0x94
 8019864:	187a      	adds	r2, r7, r1
 8019866:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8019868:	687b      	ldr	r3, [r7, #4]
 801986a:	681b      	ldr	r3, [r3, #0]
 801986c:	689b      	ldr	r3, [r3, #8]
 801986e:	2240      	movs	r2, #64	@ 0x40
 8019870:	4013      	ands	r3, r2
 8019872:	2b40      	cmp	r3, #64	@ 0x40
 8019874:	d004      	beq.n	8019880 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8019876:	187b      	adds	r3, r7, r1
 8019878:	681b      	ldr	r3, [r3, #0]
 801987a:	2228      	movs	r2, #40	@ 0x28
 801987c:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801987e:	d04c      	beq.n	801991a <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8019880:	687b      	ldr	r3, [r7, #4]
 8019882:	0018      	movs	r0, r3
 8019884:	f000 fef6 	bl	801a674 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019888:	687b      	ldr	r3, [r7, #4]
 801988a:	681b      	ldr	r3, [r3, #0]
 801988c:	689b      	ldr	r3, [r3, #8]
 801988e:	2240      	movs	r2, #64	@ 0x40
 8019890:	4013      	ands	r3, r2
 8019892:	2b40      	cmp	r3, #64	@ 0x40
 8019894:	d13c      	bne.n	8019910 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019896:	f3ef 8310 	mrs	r3, PRIMASK
 801989a:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 801989c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801989e:	2090      	movs	r0, #144	@ 0x90
 80198a0:	183a      	adds	r2, r7, r0
 80198a2:	6013      	str	r3, [r2, #0]
 80198a4:	2301      	movs	r3, #1
 80198a6:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80198a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80198aa:	f383 8810 	msr	PRIMASK, r3
}
 80198ae:	46c0      	nop			@ (mov r8, r8)
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	681b      	ldr	r3, [r3, #0]
 80198b4:	689a      	ldr	r2, [r3, #8]
 80198b6:	687b      	ldr	r3, [r7, #4]
 80198b8:	681b      	ldr	r3, [r3, #0]
 80198ba:	2140      	movs	r1, #64	@ 0x40
 80198bc:	438a      	bics	r2, r1
 80198be:	609a      	str	r2, [r3, #8]
 80198c0:	183b      	adds	r3, r7, r0
 80198c2:	681b      	ldr	r3, [r3, #0]
 80198c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80198c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80198c8:	f383 8810 	msr	PRIMASK, r3
}
 80198cc:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80198ce:	687b      	ldr	r3, [r7, #4]
 80198d0:	2280      	movs	r2, #128	@ 0x80
 80198d2:	589b      	ldr	r3, [r3, r2]
 80198d4:	2b00      	cmp	r3, #0
 80198d6:	d016      	beq.n	8019906 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80198d8:	687b      	ldr	r3, [r7, #4]
 80198da:	2280      	movs	r2, #128	@ 0x80
 80198dc:	589b      	ldr	r3, [r3, r2]
 80198de:	4a17      	ldr	r2, [pc, #92]	@ (801993c <HAL_UART_IRQHandler+0x2c8>)
 80198e0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80198e2:	687b      	ldr	r3, [r7, #4]
 80198e4:	2280      	movs	r2, #128	@ 0x80
 80198e6:	589b      	ldr	r3, [r3, r2]
 80198e8:	0018      	movs	r0, r3
 80198ea:	f7f9 f8cb 	bl	8012a84 <HAL_DMA_Abort_IT>
 80198ee:	1e03      	subs	r3, r0, #0
 80198f0:	d01c      	beq.n	801992c <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	2280      	movs	r2, #128	@ 0x80
 80198f6:	589b      	ldr	r3, [r3, r2]
 80198f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80198fa:	687a      	ldr	r2, [r7, #4]
 80198fc:	2180      	movs	r1, #128	@ 0x80
 80198fe:	5852      	ldr	r2, [r2, r1]
 8019900:	0010      	movs	r0, r2
 8019902:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019904:	e012      	b.n	801992c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8019906:	687b      	ldr	r3, [r7, #4]
 8019908:	0018      	movs	r0, r3
 801990a:	f000 fa19 	bl	8019d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801990e:	e00d      	b.n	801992c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	0018      	movs	r0, r3
 8019914:	f000 fa14 	bl	8019d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019918:	e008      	b.n	801992c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801991a:	687b      	ldr	r3, [r7, #4]
 801991c:	0018      	movs	r0, r3
 801991e:	f000 fa0f 	bl	8019d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019922:	687b      	ldr	r3, [r7, #4]
 8019924:	2290      	movs	r2, #144	@ 0x90
 8019926:	2100      	movs	r1, #0
 8019928:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 801992a:	e1d8      	b.n	8019cde <HAL_UART_IRQHandler+0x66a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801992c:	46c0      	nop			@ (mov r8, r8)
    return;
 801992e:	e1d6      	b.n	8019cde <HAL_UART_IRQHandler+0x66a>
 8019930:	0000080f 	.word	0x0000080f
 8019934:	10000001 	.word	0x10000001
 8019938:	04000120 	.word	0x04000120
 801993c:	0801a9f1 	.word	0x0801a9f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8019940:	687b      	ldr	r3, [r7, #4]
 8019942:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019944:	2b01      	cmp	r3, #1
 8019946:	d000      	beq.n	801994a <HAL_UART_IRQHandler+0x2d6>
 8019948:	e15d      	b.n	8019c06 <HAL_UART_IRQHandler+0x592>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801994a:	23a4      	movs	r3, #164	@ 0xa4
 801994c:	18fb      	adds	r3, r7, r3
 801994e:	681b      	ldr	r3, [r3, #0]
 8019950:	2210      	movs	r2, #16
 8019952:	4013      	ands	r3, r2
 8019954:	d100      	bne.n	8019958 <HAL_UART_IRQHandler+0x2e4>
 8019956:	e156      	b.n	8019c06 <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8019958:	23a0      	movs	r3, #160	@ 0xa0
 801995a:	18fb      	adds	r3, r7, r3
 801995c:	681b      	ldr	r3, [r3, #0]
 801995e:	2210      	movs	r2, #16
 8019960:	4013      	ands	r3, r2
 8019962:	d100      	bne.n	8019966 <HAL_UART_IRQHandler+0x2f2>
 8019964:	e14f      	b.n	8019c06 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8019966:	687b      	ldr	r3, [r7, #4]
 8019968:	681b      	ldr	r3, [r3, #0]
 801996a:	2210      	movs	r2, #16
 801996c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801996e:	687b      	ldr	r3, [r7, #4]
 8019970:	681b      	ldr	r3, [r3, #0]
 8019972:	689b      	ldr	r3, [r3, #8]
 8019974:	2240      	movs	r2, #64	@ 0x40
 8019976:	4013      	ands	r3, r2
 8019978:	2b40      	cmp	r3, #64	@ 0x40
 801997a:	d000      	beq.n	801997e <HAL_UART_IRQHandler+0x30a>
 801997c:	e0c3      	b.n	8019b06 <HAL_UART_IRQHandler+0x492>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801997e:	687b      	ldr	r3, [r7, #4]
 8019980:	2280      	movs	r2, #128	@ 0x80
 8019982:	589b      	ldr	r3, [r3, r2]
 8019984:	681b      	ldr	r3, [r3, #0]
 8019986:	685a      	ldr	r2, [r3, #4]
 8019988:	217e      	movs	r1, #126	@ 0x7e
 801998a:	187b      	adds	r3, r7, r1
 801998c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 801998e:	187b      	adds	r3, r7, r1
 8019990:	881b      	ldrh	r3, [r3, #0]
 8019992:	2b00      	cmp	r3, #0
 8019994:	d100      	bne.n	8019998 <HAL_UART_IRQHandler+0x324>
 8019996:	e097      	b.n	8019ac8 <HAL_UART_IRQHandler+0x454>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8019998:	687b      	ldr	r3, [r7, #4]
 801999a:	225c      	movs	r2, #92	@ 0x5c
 801999c:	5a9b      	ldrh	r3, [r3, r2]
 801999e:	187a      	adds	r2, r7, r1
 80199a0:	8812      	ldrh	r2, [r2, #0]
 80199a2:	429a      	cmp	r2, r3
 80199a4:	d300      	bcc.n	80199a8 <HAL_UART_IRQHandler+0x334>
 80199a6:	e08f      	b.n	8019ac8 <HAL_UART_IRQHandler+0x454>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80199a8:	687b      	ldr	r3, [r7, #4]
 80199aa:	187a      	adds	r2, r7, r1
 80199ac:	215e      	movs	r1, #94	@ 0x5e
 80199ae:	8812      	ldrh	r2, [r2, #0]
 80199b0:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80199b2:	687b      	ldr	r3, [r7, #4]
 80199b4:	2280      	movs	r2, #128	@ 0x80
 80199b6:	589b      	ldr	r3, [r3, r2]
 80199b8:	681b      	ldr	r3, [r3, #0]
 80199ba:	681b      	ldr	r3, [r3, #0]
 80199bc:	2220      	movs	r2, #32
 80199be:	4013      	ands	r3, r2
 80199c0:	d170      	bne.n	8019aa4 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80199c2:	f3ef 8310 	mrs	r3, PRIMASK
 80199c6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80199c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80199ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80199cc:	2301      	movs	r3, #1
 80199ce:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80199d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80199d2:	f383 8810 	msr	PRIMASK, r3
}
 80199d6:	46c0      	nop			@ (mov r8, r8)
 80199d8:	687b      	ldr	r3, [r7, #4]
 80199da:	681b      	ldr	r3, [r3, #0]
 80199dc:	681a      	ldr	r2, [r3, #0]
 80199de:	687b      	ldr	r3, [r7, #4]
 80199e0:	681b      	ldr	r3, [r3, #0]
 80199e2:	49c4      	ldr	r1, [pc, #784]	@ (8019cf4 <HAL_UART_IRQHandler+0x680>)
 80199e4:	400a      	ands	r2, r1
 80199e6:	601a      	str	r2, [r3, #0]
 80199e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80199ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80199ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80199ee:	f383 8810 	msr	PRIMASK, r3
}
 80199f2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80199f4:	f3ef 8310 	mrs	r3, PRIMASK
 80199f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80199fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80199fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80199fe:	2301      	movs	r3, #1
 8019a00:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019a04:	f383 8810 	msr	PRIMASK, r3
}
 8019a08:	46c0      	nop			@ (mov r8, r8)
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	681b      	ldr	r3, [r3, #0]
 8019a0e:	689a      	ldr	r2, [r3, #8]
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	681b      	ldr	r3, [r3, #0]
 8019a14:	2101      	movs	r1, #1
 8019a16:	438a      	bics	r2, r1
 8019a18:	609a      	str	r2, [r3, #8]
 8019a1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019a1c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019a1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019a20:	f383 8810 	msr	PRIMASK, r3
}
 8019a24:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019a26:	f3ef 8310 	mrs	r3, PRIMASK
 8019a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8019a2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8019a2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8019a30:	2301      	movs	r3, #1
 8019a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019a36:	f383 8810 	msr	PRIMASK, r3
}
 8019a3a:	46c0      	nop			@ (mov r8, r8)
 8019a3c:	687b      	ldr	r3, [r7, #4]
 8019a3e:	681b      	ldr	r3, [r3, #0]
 8019a40:	689a      	ldr	r2, [r3, #8]
 8019a42:	687b      	ldr	r3, [r7, #4]
 8019a44:	681b      	ldr	r3, [r3, #0]
 8019a46:	2140      	movs	r1, #64	@ 0x40
 8019a48:	438a      	bics	r2, r1
 8019a4a:	609a      	str	r2, [r3, #8]
 8019a4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019a4e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019a50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019a52:	f383 8810 	msr	PRIMASK, r3
}
 8019a56:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8019a58:	687b      	ldr	r3, [r7, #4]
 8019a5a:	228c      	movs	r2, #140	@ 0x8c
 8019a5c:	2120      	movs	r1, #32
 8019a5e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	2200      	movs	r2, #0
 8019a64:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019a66:	f3ef 8310 	mrs	r3, PRIMASK
 8019a6a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8019a6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8019a6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019a70:	2301      	movs	r3, #1
 8019a72:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019a74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8019a76:	f383 8810 	msr	PRIMASK, r3
}
 8019a7a:	46c0      	nop			@ (mov r8, r8)
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	681b      	ldr	r3, [r3, #0]
 8019a80:	681a      	ldr	r2, [r3, #0]
 8019a82:	687b      	ldr	r3, [r7, #4]
 8019a84:	681b      	ldr	r3, [r3, #0]
 8019a86:	2110      	movs	r1, #16
 8019a88:	438a      	bics	r2, r1
 8019a8a:	601a      	str	r2, [r3, #0]
 8019a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019a8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019a90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019a92:	f383 8810 	msr	PRIMASK, r3
}
 8019a96:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8019a98:	687b      	ldr	r3, [r7, #4]
 8019a9a:	2280      	movs	r2, #128	@ 0x80
 8019a9c:	589b      	ldr	r3, [r3, r2]
 8019a9e:	0018      	movs	r0, r3
 8019aa0:	f7f8 ff90 	bl	80129c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8019aa4:	687b      	ldr	r3, [r7, #4]
 8019aa6:	2202      	movs	r2, #2
 8019aa8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	225c      	movs	r2, #92	@ 0x5c
 8019aae:	5a9a      	ldrh	r2, [r3, r2]
 8019ab0:	687b      	ldr	r3, [r7, #4]
 8019ab2:	215e      	movs	r1, #94	@ 0x5e
 8019ab4:	5a5b      	ldrh	r3, [r3, r1]
 8019ab6:	b29b      	uxth	r3, r3
 8019ab8:	1ad3      	subs	r3, r2, r3
 8019aba:	b29a      	uxth	r2, r3
 8019abc:	687b      	ldr	r3, [r7, #4]
 8019abe:	0011      	movs	r1, r2
 8019ac0:	0018      	movs	r0, r3
 8019ac2:	f000 f945 	bl	8019d50 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8019ac6:	e10c      	b.n	8019ce2 <HAL_UART_IRQHandler+0x66e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8019ac8:	687b      	ldr	r3, [r7, #4]
 8019aca:	225c      	movs	r2, #92	@ 0x5c
 8019acc:	5a9b      	ldrh	r3, [r3, r2]
 8019ace:	227e      	movs	r2, #126	@ 0x7e
 8019ad0:	18ba      	adds	r2, r7, r2
 8019ad2:	8812      	ldrh	r2, [r2, #0]
 8019ad4:	429a      	cmp	r2, r3
 8019ad6:	d000      	beq.n	8019ada <HAL_UART_IRQHandler+0x466>
 8019ad8:	e103      	b.n	8019ce2 <HAL_UART_IRQHandler+0x66e>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	2280      	movs	r2, #128	@ 0x80
 8019ade:	589b      	ldr	r3, [r3, r2]
 8019ae0:	681b      	ldr	r3, [r3, #0]
 8019ae2:	681b      	ldr	r3, [r3, #0]
 8019ae4:	2220      	movs	r2, #32
 8019ae6:	4013      	ands	r3, r2
 8019ae8:	2b20      	cmp	r3, #32
 8019aea:	d000      	beq.n	8019aee <HAL_UART_IRQHandler+0x47a>
 8019aec:	e0f9      	b.n	8019ce2 <HAL_UART_IRQHandler+0x66e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8019aee:	687b      	ldr	r3, [r7, #4]
 8019af0:	2202      	movs	r2, #2
 8019af2:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8019af4:	687b      	ldr	r3, [r7, #4]
 8019af6:	225c      	movs	r2, #92	@ 0x5c
 8019af8:	5a9a      	ldrh	r2, [r3, r2]
 8019afa:	687b      	ldr	r3, [r7, #4]
 8019afc:	0011      	movs	r1, r2
 8019afe:	0018      	movs	r0, r3
 8019b00:	f000 f926 	bl	8019d50 <HAL_UARTEx_RxEventCallback>
      return;
 8019b04:	e0ed      	b.n	8019ce2 <HAL_UART_IRQHandler+0x66e>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8019b06:	687b      	ldr	r3, [r7, #4]
 8019b08:	225c      	movs	r2, #92	@ 0x5c
 8019b0a:	5a99      	ldrh	r1, [r3, r2]
 8019b0c:	687b      	ldr	r3, [r7, #4]
 8019b0e:	225e      	movs	r2, #94	@ 0x5e
 8019b10:	5a9b      	ldrh	r3, [r3, r2]
 8019b12:	b29a      	uxth	r2, r3
 8019b14:	208e      	movs	r0, #142	@ 0x8e
 8019b16:	183b      	adds	r3, r7, r0
 8019b18:	1a8a      	subs	r2, r1, r2
 8019b1a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8019b1c:	687b      	ldr	r3, [r7, #4]
 8019b1e:	225e      	movs	r2, #94	@ 0x5e
 8019b20:	5a9b      	ldrh	r3, [r3, r2]
 8019b22:	b29b      	uxth	r3, r3
 8019b24:	2b00      	cmp	r3, #0
 8019b26:	d100      	bne.n	8019b2a <HAL_UART_IRQHandler+0x4b6>
 8019b28:	e0dd      	b.n	8019ce6 <HAL_UART_IRQHandler+0x672>
          && (nb_rx_data > 0U))
 8019b2a:	183b      	adds	r3, r7, r0
 8019b2c:	881b      	ldrh	r3, [r3, #0]
 8019b2e:	2b00      	cmp	r3, #0
 8019b30:	d100      	bne.n	8019b34 <HAL_UART_IRQHandler+0x4c0>
 8019b32:	e0d8      	b.n	8019ce6 <HAL_UART_IRQHandler+0x672>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019b34:	f3ef 8310 	mrs	r3, PRIMASK
 8019b38:	60fb      	str	r3, [r7, #12]
  return(result);
 8019b3a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8019b3c:	2488      	movs	r4, #136	@ 0x88
 8019b3e:	193a      	adds	r2, r7, r4
 8019b40:	6013      	str	r3, [r2, #0]
 8019b42:	2301      	movs	r3, #1
 8019b44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b46:	693b      	ldr	r3, [r7, #16]
 8019b48:	f383 8810 	msr	PRIMASK, r3
}
 8019b4c:	46c0      	nop			@ (mov r8, r8)
 8019b4e:	687b      	ldr	r3, [r7, #4]
 8019b50:	681b      	ldr	r3, [r3, #0]
 8019b52:	681a      	ldr	r2, [r3, #0]
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	681b      	ldr	r3, [r3, #0]
 8019b58:	4967      	ldr	r1, [pc, #412]	@ (8019cf8 <HAL_UART_IRQHandler+0x684>)
 8019b5a:	400a      	ands	r2, r1
 8019b5c:	601a      	str	r2, [r3, #0]
 8019b5e:	193b      	adds	r3, r7, r4
 8019b60:	681b      	ldr	r3, [r3, #0]
 8019b62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b64:	697b      	ldr	r3, [r7, #20]
 8019b66:	f383 8810 	msr	PRIMASK, r3
}
 8019b6a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019b6c:	f3ef 8310 	mrs	r3, PRIMASK
 8019b70:	61bb      	str	r3, [r7, #24]
  return(result);
 8019b72:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8019b74:	2484      	movs	r4, #132	@ 0x84
 8019b76:	193a      	adds	r2, r7, r4
 8019b78:	6013      	str	r3, [r2, #0]
 8019b7a:	2301      	movs	r3, #1
 8019b7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b7e:	69fb      	ldr	r3, [r7, #28]
 8019b80:	f383 8810 	msr	PRIMASK, r3
}
 8019b84:	46c0      	nop			@ (mov r8, r8)
 8019b86:	687b      	ldr	r3, [r7, #4]
 8019b88:	681b      	ldr	r3, [r3, #0]
 8019b8a:	689a      	ldr	r2, [r3, #8]
 8019b8c:	687b      	ldr	r3, [r7, #4]
 8019b8e:	681b      	ldr	r3, [r3, #0]
 8019b90:	495a      	ldr	r1, [pc, #360]	@ (8019cfc <HAL_UART_IRQHandler+0x688>)
 8019b92:	400a      	ands	r2, r1
 8019b94:	609a      	str	r2, [r3, #8]
 8019b96:	193b      	adds	r3, r7, r4
 8019b98:	681b      	ldr	r3, [r3, #0]
 8019b9a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b9c:	6a3b      	ldr	r3, [r7, #32]
 8019b9e:	f383 8810 	msr	PRIMASK, r3
}
 8019ba2:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8019ba4:	687b      	ldr	r3, [r7, #4]
 8019ba6:	228c      	movs	r2, #140	@ 0x8c
 8019ba8:	2120      	movs	r1, #32
 8019baa:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019bac:	687b      	ldr	r3, [r7, #4]
 8019bae:	2200      	movs	r2, #0
 8019bb0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	2200      	movs	r2, #0
 8019bb6:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019bb8:	f3ef 8310 	mrs	r3, PRIMASK
 8019bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8019bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8019bc0:	2480      	movs	r4, #128	@ 0x80
 8019bc2:	193a      	adds	r2, r7, r4
 8019bc4:	6013      	str	r3, [r2, #0]
 8019bc6:	2301      	movs	r3, #1
 8019bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019bcc:	f383 8810 	msr	PRIMASK, r3
}
 8019bd0:	46c0      	nop			@ (mov r8, r8)
 8019bd2:	687b      	ldr	r3, [r7, #4]
 8019bd4:	681b      	ldr	r3, [r3, #0]
 8019bd6:	681a      	ldr	r2, [r3, #0]
 8019bd8:	687b      	ldr	r3, [r7, #4]
 8019bda:	681b      	ldr	r3, [r3, #0]
 8019bdc:	2110      	movs	r1, #16
 8019bde:	438a      	bics	r2, r1
 8019be0:	601a      	str	r2, [r3, #0]
 8019be2:	193b      	adds	r3, r7, r4
 8019be4:	681b      	ldr	r3, [r3, #0]
 8019be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bea:	f383 8810 	msr	PRIMASK, r3
}
 8019bee:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8019bf0:	687b      	ldr	r3, [r7, #4]
 8019bf2:	2202      	movs	r2, #2
 8019bf4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8019bf6:	183b      	adds	r3, r7, r0
 8019bf8:	881a      	ldrh	r2, [r3, #0]
 8019bfa:	687b      	ldr	r3, [r7, #4]
 8019bfc:	0011      	movs	r1, r2
 8019bfe:	0018      	movs	r0, r3
 8019c00:	f000 f8a6 	bl	8019d50 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8019c04:	e06f      	b.n	8019ce6 <HAL_UART_IRQHandler+0x672>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8019c06:	23a4      	movs	r3, #164	@ 0xa4
 8019c08:	18fb      	adds	r3, r7, r3
 8019c0a:	681a      	ldr	r2, [r3, #0]
 8019c0c:	2380      	movs	r3, #128	@ 0x80
 8019c0e:	035b      	lsls	r3, r3, #13
 8019c10:	4013      	ands	r3, r2
 8019c12:	d010      	beq.n	8019c36 <HAL_UART_IRQHandler+0x5c2>
 8019c14:	239c      	movs	r3, #156	@ 0x9c
 8019c16:	18fb      	adds	r3, r7, r3
 8019c18:	681a      	ldr	r2, [r3, #0]
 8019c1a:	2380      	movs	r3, #128	@ 0x80
 8019c1c:	03db      	lsls	r3, r3, #15
 8019c1e:	4013      	ands	r3, r2
 8019c20:	d009      	beq.n	8019c36 <HAL_UART_IRQHandler+0x5c2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	681b      	ldr	r3, [r3, #0]
 8019c26:	2280      	movs	r2, #128	@ 0x80
 8019c28:	0352      	lsls	r2, r2, #13
 8019c2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8019c2c:	687b      	ldr	r3, [r7, #4]
 8019c2e:	0018      	movs	r0, r3
 8019c30:	f000 ff1d 	bl	801aa6e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8019c34:	e05a      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8019c36:	23a4      	movs	r3, #164	@ 0xa4
 8019c38:	18fb      	adds	r3, r7, r3
 8019c3a:	681b      	ldr	r3, [r3, #0]
 8019c3c:	2280      	movs	r2, #128	@ 0x80
 8019c3e:	4013      	ands	r3, r2
 8019c40:	d016      	beq.n	8019c70 <HAL_UART_IRQHandler+0x5fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8019c42:	23a0      	movs	r3, #160	@ 0xa0
 8019c44:	18fb      	adds	r3, r7, r3
 8019c46:	681b      	ldr	r3, [r3, #0]
 8019c48:	2280      	movs	r2, #128	@ 0x80
 8019c4a:	4013      	ands	r3, r2
 8019c4c:	d106      	bne.n	8019c5c <HAL_UART_IRQHandler+0x5e8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8019c4e:	239c      	movs	r3, #156	@ 0x9c
 8019c50:	18fb      	adds	r3, r7, r3
 8019c52:	681a      	ldr	r2, [r3, #0]
 8019c54:	2380      	movs	r3, #128	@ 0x80
 8019c56:	041b      	lsls	r3, r3, #16
 8019c58:	4013      	ands	r3, r2
 8019c5a:	d009      	beq.n	8019c70 <HAL_UART_IRQHandler+0x5fc>
  {
    if (huart->TxISR != NULL)
 8019c5c:	687b      	ldr	r3, [r7, #4]
 8019c5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	d042      	beq.n	8019cea <HAL_UART_IRQHandler+0x676>
    {
      huart->TxISR(huart);
 8019c64:	687b      	ldr	r3, [r7, #4]
 8019c66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019c68:	687a      	ldr	r2, [r7, #4]
 8019c6a:	0010      	movs	r0, r2
 8019c6c:	4798      	blx	r3
    }
    return;
 8019c6e:	e03c      	b.n	8019cea <HAL_UART_IRQHandler+0x676>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8019c70:	23a4      	movs	r3, #164	@ 0xa4
 8019c72:	18fb      	adds	r3, r7, r3
 8019c74:	681b      	ldr	r3, [r3, #0]
 8019c76:	2240      	movs	r2, #64	@ 0x40
 8019c78:	4013      	ands	r3, r2
 8019c7a:	d00a      	beq.n	8019c92 <HAL_UART_IRQHandler+0x61e>
 8019c7c:	23a0      	movs	r3, #160	@ 0xa0
 8019c7e:	18fb      	adds	r3, r7, r3
 8019c80:	681b      	ldr	r3, [r3, #0]
 8019c82:	2240      	movs	r2, #64	@ 0x40
 8019c84:	4013      	ands	r3, r2
 8019c86:	d004      	beq.n	8019c92 <HAL_UART_IRQHandler+0x61e>
  {
    UART_EndTransmit_IT(huart);
 8019c88:	687b      	ldr	r3, [r7, #4]
 8019c8a:	0018      	movs	r0, r3
 8019c8c:	f000 fec3 	bl	801aa16 <UART_EndTransmit_IT>
    return;
 8019c90:	e02c      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8019c92:	23a4      	movs	r3, #164	@ 0xa4
 8019c94:	18fb      	adds	r3, r7, r3
 8019c96:	681a      	ldr	r2, [r3, #0]
 8019c98:	2380      	movs	r3, #128	@ 0x80
 8019c9a:	041b      	lsls	r3, r3, #16
 8019c9c:	4013      	ands	r3, r2
 8019c9e:	d00b      	beq.n	8019cb8 <HAL_UART_IRQHandler+0x644>
 8019ca0:	23a0      	movs	r3, #160	@ 0xa0
 8019ca2:	18fb      	adds	r3, r7, r3
 8019ca4:	681a      	ldr	r2, [r3, #0]
 8019ca6:	2380      	movs	r3, #128	@ 0x80
 8019ca8:	05db      	lsls	r3, r3, #23
 8019caa:	4013      	ands	r3, r2
 8019cac:	d004      	beq.n	8019cb8 <HAL_UART_IRQHandler+0x644>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8019cae:	687b      	ldr	r3, [r7, #4]
 8019cb0:	0018      	movs	r0, r3
 8019cb2:	f000 feec 	bl	801aa8e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8019cb6:	e019      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8019cb8:	23a4      	movs	r3, #164	@ 0xa4
 8019cba:	18fb      	adds	r3, r7, r3
 8019cbc:	681a      	ldr	r2, [r3, #0]
 8019cbe:	2380      	movs	r3, #128	@ 0x80
 8019cc0:	045b      	lsls	r3, r3, #17
 8019cc2:	4013      	ands	r3, r2
 8019cc4:	d012      	beq.n	8019cec <HAL_UART_IRQHandler+0x678>
 8019cc6:	23a0      	movs	r3, #160	@ 0xa0
 8019cc8:	18fb      	adds	r3, r7, r3
 8019cca:	681b      	ldr	r3, [r3, #0]
 8019ccc:	2b00      	cmp	r3, #0
 8019cce:	da0d      	bge.n	8019cec <HAL_UART_IRQHandler+0x678>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8019cd0:	687b      	ldr	r3, [r7, #4]
 8019cd2:	0018      	movs	r0, r3
 8019cd4:	f000 fed3 	bl	801aa7e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8019cd8:	e008      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
      return;
 8019cda:	46c0      	nop			@ (mov r8, r8)
 8019cdc:	e006      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
    return;
 8019cde:	46c0      	nop			@ (mov r8, r8)
 8019ce0:	e004      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
      return;
 8019ce2:	46c0      	nop			@ (mov r8, r8)
 8019ce4:	e002      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
      return;
 8019ce6:	46c0      	nop			@ (mov r8, r8)
 8019ce8:	e000      	b.n	8019cec <HAL_UART_IRQHandler+0x678>
    return;
 8019cea:	46c0      	nop			@ (mov r8, r8)
  }
}
 8019cec:	46bd      	mov	sp, r7
 8019cee:	b02a      	add	sp, #168	@ 0xa8
 8019cf0:	bdb0      	pop	{r4, r5, r7, pc}
 8019cf2:	46c0      	nop			@ (mov r8, r8)
 8019cf4:	fffffeff 	.word	0xfffffeff
 8019cf8:	fffffedf 	.word	0xfffffedf
 8019cfc:	effffffe 	.word	0xeffffffe

08019d00 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8019d00:	b580      	push	{r7, lr}
 8019d02:	b082      	sub	sp, #8
 8019d04:	af00      	add	r7, sp, #0
 8019d06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8019d08:	46c0      	nop			@ (mov r8, r8)
 8019d0a:	46bd      	mov	sp, r7
 8019d0c:	b002      	add	sp, #8
 8019d0e:	bd80      	pop	{r7, pc}

08019d10 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8019d10:	b580      	push	{r7, lr}
 8019d12:	b082      	sub	sp, #8
 8019d14:	af00      	add	r7, sp, #0
 8019d16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8019d18:	46c0      	nop			@ (mov r8, r8)
 8019d1a:	46bd      	mov	sp, r7
 8019d1c:	b002      	add	sp, #8
 8019d1e:	bd80      	pop	{r7, pc}

08019d20 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8019d20:	b580      	push	{r7, lr}
 8019d22:	b082      	sub	sp, #8
 8019d24:	af00      	add	r7, sp, #0
 8019d26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8019d28:	46c0      	nop			@ (mov r8, r8)
 8019d2a:	46bd      	mov	sp, r7
 8019d2c:	b002      	add	sp, #8
 8019d2e:	bd80      	pop	{r7, pc}

08019d30 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8019d30:	b580      	push	{r7, lr}
 8019d32:	b082      	sub	sp, #8
 8019d34:	af00      	add	r7, sp, #0
 8019d36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8019d38:	46c0      	nop			@ (mov r8, r8)
 8019d3a:	46bd      	mov	sp, r7
 8019d3c:	b002      	add	sp, #8
 8019d3e:	bd80      	pop	{r7, pc}

08019d40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8019d40:	b580      	push	{r7, lr}
 8019d42:	b082      	sub	sp, #8
 8019d44:	af00      	add	r7, sp, #0
 8019d46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8019d48:	46c0      	nop			@ (mov r8, r8)
 8019d4a:	46bd      	mov	sp, r7
 8019d4c:	b002      	add	sp, #8
 8019d4e:	bd80      	pop	{r7, pc}

08019d50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8019d50:	b580      	push	{r7, lr}
 8019d52:	b082      	sub	sp, #8
 8019d54:	af00      	add	r7, sp, #0
 8019d56:	6078      	str	r0, [r7, #4]
 8019d58:	000a      	movs	r2, r1
 8019d5a:	1cbb      	adds	r3, r7, #2
 8019d5c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8019d5e:	46c0      	nop			@ (mov r8, r8)
 8019d60:	46bd      	mov	sp, r7
 8019d62:	b002      	add	sp, #8
 8019d64:	bd80      	pop	{r7, pc}
	...

08019d68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8019d68:	b5b0      	push	{r4, r5, r7, lr}
 8019d6a:	b092      	sub	sp, #72	@ 0x48
 8019d6c:	af00      	add	r7, sp, #0
 8019d6e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8019d70:	231f      	movs	r3, #31
 8019d72:	2220      	movs	r2, #32
 8019d74:	189b      	adds	r3, r3, r2
 8019d76:	19db      	adds	r3, r3, r7
 8019d78:	2200      	movs	r2, #0
 8019d7a:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8019d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d7e:	681b      	ldr	r3, [r3, #0]
 8019d80:	4ac8      	ldr	r2, [pc, #800]	@ (801a0a4 <UART_SetConfig+0x33c>)
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8019d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d84:	689a      	ldr	r2, [r3, #8]
 8019d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d88:	691b      	ldr	r3, [r3, #16]
 8019d8a:	431a      	orrs	r2, r3
 8019d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d8e:	695b      	ldr	r3, [r3, #20]
 8019d90:	431a      	orrs	r2, r3
 8019d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d94:	69db      	ldr	r3, [r3, #28]
 8019d96:	4313      	orrs	r3, r2
 8019d98:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d9c:	681b      	ldr	r3, [r3, #0]
 8019d9e:	681b      	ldr	r3, [r3, #0]
 8019da0:	4ac1      	ldr	r2, [pc, #772]	@ (801a0a8 <UART_SetConfig+0x340>)
 8019da2:	4013      	ands	r3, r2
 8019da4:	0019      	movs	r1, r3
 8019da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019da8:	681a      	ldr	r2, [r3, #0]
 8019daa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019dac:	430b      	orrs	r3, r1
 8019dae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8019db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019db2:	681b      	ldr	r3, [r3, #0]
 8019db4:	685b      	ldr	r3, [r3, #4]
 8019db6:	4abd      	ldr	r2, [pc, #756]	@ (801a0ac <UART_SetConfig+0x344>)
 8019db8:	4013      	ands	r3, r2
 8019dba:	0018      	movs	r0, r3
 8019dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019dbe:	68d9      	ldr	r1, [r3, #12]
 8019dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019dc2:	681a      	ldr	r2, [r3, #0]
 8019dc4:	0003      	movs	r3, r0
 8019dc6:	430b      	orrs	r3, r1
 8019dc8:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8019dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019dcc:	699b      	ldr	r3, [r3, #24]
 8019dce:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8019dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019dd2:	681b      	ldr	r3, [r3, #0]
 8019dd4:	4ab3      	ldr	r2, [pc, #716]	@ (801a0a4 <UART_SetConfig+0x33c>)
 8019dd6:	4293      	cmp	r3, r2
 8019dd8:	d00e      	beq.n	8019df8 <UART_SetConfig+0x90>
 8019dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ddc:	681b      	ldr	r3, [r3, #0]
 8019dde:	4ab4      	ldr	r2, [pc, #720]	@ (801a0b0 <UART_SetConfig+0x348>)
 8019de0:	4293      	cmp	r3, r2
 8019de2:	d009      	beq.n	8019df8 <UART_SetConfig+0x90>
 8019de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019de6:	681b      	ldr	r3, [r3, #0]
 8019de8:	4ab2      	ldr	r2, [pc, #712]	@ (801a0b4 <UART_SetConfig+0x34c>)
 8019dea:	4293      	cmp	r3, r2
 8019dec:	d004      	beq.n	8019df8 <UART_SetConfig+0x90>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8019dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019df0:	6a1b      	ldr	r3, [r3, #32]
 8019df2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019df4:	4313      	orrs	r3, r2
 8019df6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8019df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019dfa:	681b      	ldr	r3, [r3, #0]
 8019dfc:	689b      	ldr	r3, [r3, #8]
 8019dfe:	4aae      	ldr	r2, [pc, #696]	@ (801a0b8 <UART_SetConfig+0x350>)
 8019e00:	4013      	ands	r3, r2
 8019e02:	0019      	movs	r1, r3
 8019e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e06:	681a      	ldr	r2, [r3, #0]
 8019e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019e0a:	430b      	orrs	r3, r1
 8019e0c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8019e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e10:	681b      	ldr	r3, [r3, #0]
 8019e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019e14:	220f      	movs	r2, #15
 8019e16:	4393      	bics	r3, r2
 8019e18:	0018      	movs	r0, r3
 8019e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e1c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8019e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e20:	681a      	ldr	r2, [r3, #0]
 8019e22:	0003      	movs	r3, r0
 8019e24:	430b      	orrs	r3, r1
 8019e26:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8019e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e2a:	681b      	ldr	r3, [r3, #0]
 8019e2c:	4aa3      	ldr	r2, [pc, #652]	@ (801a0bc <UART_SetConfig+0x354>)
 8019e2e:	4293      	cmp	r3, r2
 8019e30:	d102      	bne.n	8019e38 <UART_SetConfig+0xd0>
 8019e32:	2301      	movs	r3, #1
 8019e34:	643b      	str	r3, [r7, #64]	@ 0x40
 8019e36:	e033      	b.n	8019ea0 <UART_SetConfig+0x138>
 8019e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e3a:	681b      	ldr	r3, [r3, #0]
 8019e3c:	4aa0      	ldr	r2, [pc, #640]	@ (801a0c0 <UART_SetConfig+0x358>)
 8019e3e:	4293      	cmp	r3, r2
 8019e40:	d102      	bne.n	8019e48 <UART_SetConfig+0xe0>
 8019e42:	2302      	movs	r3, #2
 8019e44:	643b      	str	r3, [r7, #64]	@ 0x40
 8019e46:	e02b      	b.n	8019ea0 <UART_SetConfig+0x138>
 8019e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e4a:	681b      	ldr	r3, [r3, #0]
 8019e4c:	4a9d      	ldr	r2, [pc, #628]	@ (801a0c4 <UART_SetConfig+0x35c>)
 8019e4e:	4293      	cmp	r3, r2
 8019e50:	d103      	bne.n	8019e5a <UART_SetConfig+0xf2>
 8019e52:	2380      	movs	r3, #128	@ 0x80
 8019e54:	025b      	lsls	r3, r3, #9
 8019e56:	643b      	str	r3, [r7, #64]	@ 0x40
 8019e58:	e022      	b.n	8019ea0 <UART_SetConfig+0x138>
 8019e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e5c:	681b      	ldr	r3, [r3, #0]
 8019e5e:	4a9a      	ldr	r2, [pc, #616]	@ (801a0c8 <UART_SetConfig+0x360>)
 8019e60:	4293      	cmp	r3, r2
 8019e62:	d103      	bne.n	8019e6c <UART_SetConfig+0x104>
 8019e64:	2380      	movs	r3, #128	@ 0x80
 8019e66:	029b      	lsls	r3, r3, #10
 8019e68:	643b      	str	r3, [r7, #64]	@ 0x40
 8019e6a:	e019      	b.n	8019ea0 <UART_SetConfig+0x138>
 8019e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e6e:	681b      	ldr	r3, [r3, #0]
 8019e70:	4a8c      	ldr	r2, [pc, #560]	@ (801a0a4 <UART_SetConfig+0x33c>)
 8019e72:	4293      	cmp	r3, r2
 8019e74:	d102      	bne.n	8019e7c <UART_SetConfig+0x114>
 8019e76:	2310      	movs	r3, #16
 8019e78:	643b      	str	r3, [r7, #64]	@ 0x40
 8019e7a:	e011      	b.n	8019ea0 <UART_SetConfig+0x138>
 8019e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e7e:	681b      	ldr	r3, [r3, #0]
 8019e80:	4a8b      	ldr	r2, [pc, #556]	@ (801a0b0 <UART_SetConfig+0x348>)
 8019e82:	4293      	cmp	r3, r2
 8019e84:	d102      	bne.n	8019e8c <UART_SetConfig+0x124>
 8019e86:	2308      	movs	r3, #8
 8019e88:	643b      	str	r3, [r7, #64]	@ 0x40
 8019e8a:	e009      	b.n	8019ea0 <UART_SetConfig+0x138>
 8019e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e8e:	681b      	ldr	r3, [r3, #0]
 8019e90:	4a88      	ldr	r2, [pc, #544]	@ (801a0b4 <UART_SetConfig+0x34c>)
 8019e92:	4293      	cmp	r3, r2
 8019e94:	d102      	bne.n	8019e9c <UART_SetConfig+0x134>
 8019e96:	2304      	movs	r3, #4
 8019e98:	643b      	str	r3, [r7, #64]	@ 0x40
 8019e9a:	e001      	b.n	8019ea0 <UART_SetConfig+0x138>
 8019e9c:	2300      	movs	r3, #0
 8019e9e:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8019ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ea2:	681b      	ldr	r3, [r3, #0]
 8019ea4:	4a7f      	ldr	r2, [pc, #508]	@ (801a0a4 <UART_SetConfig+0x33c>)
 8019ea6:	4293      	cmp	r3, r2
 8019ea8:	d00a      	beq.n	8019ec0 <UART_SetConfig+0x158>
 8019eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eac:	681b      	ldr	r3, [r3, #0]
 8019eae:	4a80      	ldr	r2, [pc, #512]	@ (801a0b0 <UART_SetConfig+0x348>)
 8019eb0:	4293      	cmp	r3, r2
 8019eb2:	d005      	beq.n	8019ec0 <UART_SetConfig+0x158>
 8019eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eb6:	681b      	ldr	r3, [r3, #0]
 8019eb8:	4a7e      	ldr	r2, [pc, #504]	@ (801a0b4 <UART_SetConfig+0x34c>)
 8019eba:	4293      	cmp	r3, r2
 8019ebc:	d000      	beq.n	8019ec0 <UART_SetConfig+0x158>
 8019ebe:	e06f      	b.n	8019fa0 <UART_SetConfig+0x238>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8019ec0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019ec2:	0018      	movs	r0, r3
 8019ec4:	f7fc ff24 	bl	8016d10 <HAL_RCCEx_GetPeriphCLKFreq>
 8019ec8:	0003      	movs	r3, r0
 8019eca:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 8019ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ece:	2b00      	cmp	r3, #0
 8019ed0:	d100      	bne.n	8019ed4 <UART_SetConfig+0x16c>
 8019ed2:	e103      	b.n	801a0dc <UART_SetConfig+0x374>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8019ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ed6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019ed8:	4b7c      	ldr	r3, [pc, #496]	@ (801a0cc <UART_SetConfig+0x364>)
 8019eda:	0052      	lsls	r2, r2, #1
 8019edc:	5ad3      	ldrh	r3, [r2, r3]
 8019ede:	0019      	movs	r1, r3
 8019ee0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8019ee2:	f7e6 f919 	bl	8000118 <__udivsi3>
 8019ee6:	0003      	movs	r3, r0
 8019ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8019eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eec:	685a      	ldr	r2, [r3, #4]
 8019eee:	0013      	movs	r3, r2
 8019ef0:	005b      	lsls	r3, r3, #1
 8019ef2:	189b      	adds	r3, r3, r2
 8019ef4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019ef6:	429a      	cmp	r2, r3
 8019ef8:	d305      	bcc.n	8019f06 <UART_SetConfig+0x19e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8019efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019efc:	685b      	ldr	r3, [r3, #4]
 8019efe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8019f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019f02:	429a      	cmp	r2, r3
 8019f04:	d906      	bls.n	8019f14 <UART_SetConfig+0x1ac>
      {
        ret = HAL_ERROR;
 8019f06:	231f      	movs	r3, #31
 8019f08:	2220      	movs	r2, #32
 8019f0a:	189b      	adds	r3, r3, r2
 8019f0c:	19db      	adds	r3, r3, r7
 8019f0e:	2201      	movs	r2, #1
 8019f10:	701a      	strb	r2, [r3, #0]
 8019f12:	e044      	b.n	8019f9e <UART_SetConfig+0x236>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8019f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f16:	61bb      	str	r3, [r7, #24]
 8019f18:	2300      	movs	r3, #0
 8019f1a:	61fb      	str	r3, [r7, #28]
 8019f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019f20:	4b6a      	ldr	r3, [pc, #424]	@ (801a0cc <UART_SetConfig+0x364>)
 8019f22:	0052      	lsls	r2, r2, #1
 8019f24:	5ad3      	ldrh	r3, [r2, r3]
 8019f26:	613b      	str	r3, [r7, #16]
 8019f28:	2300      	movs	r3, #0
 8019f2a:	617b      	str	r3, [r7, #20]
 8019f2c:	693a      	ldr	r2, [r7, #16]
 8019f2e:	697b      	ldr	r3, [r7, #20]
 8019f30:	69b8      	ldr	r0, [r7, #24]
 8019f32:	69f9      	ldr	r1, [r7, #28]
 8019f34:	f7e6 fac2 	bl	80004bc <__aeabi_uldivmod>
 8019f38:	0002      	movs	r2, r0
 8019f3a:	000b      	movs	r3, r1
 8019f3c:	0e11      	lsrs	r1, r2, #24
 8019f3e:	021d      	lsls	r5, r3, #8
 8019f40:	430d      	orrs	r5, r1
 8019f42:	0214      	lsls	r4, r2, #8
 8019f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f46:	685b      	ldr	r3, [r3, #4]
 8019f48:	085b      	lsrs	r3, r3, #1
 8019f4a:	60bb      	str	r3, [r7, #8]
 8019f4c:	2300      	movs	r3, #0
 8019f4e:	60fb      	str	r3, [r7, #12]
 8019f50:	68b8      	ldr	r0, [r7, #8]
 8019f52:	68f9      	ldr	r1, [r7, #12]
 8019f54:	1900      	adds	r0, r0, r4
 8019f56:	4169      	adcs	r1, r5
 8019f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f5a:	685b      	ldr	r3, [r3, #4]
 8019f5c:	603b      	str	r3, [r7, #0]
 8019f5e:	2300      	movs	r3, #0
 8019f60:	607b      	str	r3, [r7, #4]
 8019f62:	683a      	ldr	r2, [r7, #0]
 8019f64:	687b      	ldr	r3, [r7, #4]
 8019f66:	f7e6 faa9 	bl	80004bc <__aeabi_uldivmod>
 8019f6a:	0002      	movs	r2, r0
 8019f6c:	000b      	movs	r3, r1
 8019f6e:	0013      	movs	r3, r2
 8019f70:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8019f72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019f74:	23c0      	movs	r3, #192	@ 0xc0
 8019f76:	009b      	lsls	r3, r3, #2
 8019f78:	429a      	cmp	r2, r3
 8019f7a:	d309      	bcc.n	8019f90 <UART_SetConfig+0x228>
 8019f7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019f7e:	2380      	movs	r3, #128	@ 0x80
 8019f80:	035b      	lsls	r3, r3, #13
 8019f82:	429a      	cmp	r2, r3
 8019f84:	d204      	bcs.n	8019f90 <UART_SetConfig+0x228>
        {
          huart->Instance->BRR = usartdiv;
 8019f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f88:	681b      	ldr	r3, [r3, #0]
 8019f8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019f8c:	60da      	str	r2, [r3, #12]
 8019f8e:	e006      	b.n	8019f9e <UART_SetConfig+0x236>
        }
        else
        {
          ret = HAL_ERROR;
 8019f90:	231f      	movs	r3, #31
 8019f92:	2220      	movs	r2, #32
 8019f94:	189b      	adds	r3, r3, r2
 8019f96:	19db      	adds	r3, r3, r7
 8019f98:	2201      	movs	r2, #1
 8019f9a:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8019f9c:	e09e      	b.n	801a0dc <UART_SetConfig+0x374>
 8019f9e:	e09d      	b.n	801a0dc <UART_SetConfig+0x374>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8019fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fa2:	69da      	ldr	r2, [r3, #28]
 8019fa4:	2380      	movs	r3, #128	@ 0x80
 8019fa6:	021b      	lsls	r3, r3, #8
 8019fa8:	429a      	cmp	r2, r3
 8019faa:	d14c      	bne.n	801a046 <UART_SetConfig+0x2de>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8019fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fae:	0018      	movs	r0, r3
 8019fb0:	f7fc feae 	bl	8016d10 <HAL_RCCEx_GetPeriphCLKFreq>
 8019fb4:	0003      	movs	r3, r0
 8019fb6:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8019fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019fba:	2b00      	cmp	r3, #0
 8019fbc:	d100      	bne.n	8019fc0 <UART_SetConfig+0x258>
 8019fbe:	e08d      	b.n	801a0dc <UART_SetConfig+0x374>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8019fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019fc4:	4b41      	ldr	r3, [pc, #260]	@ (801a0cc <UART_SetConfig+0x364>)
 8019fc6:	0052      	lsls	r2, r2, #1
 8019fc8:	5ad3      	ldrh	r3, [r2, r3]
 8019fca:	0019      	movs	r1, r3
 8019fcc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8019fce:	f7e6 f8a3 	bl	8000118 <__udivsi3>
 8019fd2:	0003      	movs	r3, r0
 8019fd4:	005a      	lsls	r2, r3, #1
 8019fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fd8:	685b      	ldr	r3, [r3, #4]
 8019fda:	085b      	lsrs	r3, r3, #1
 8019fdc:	18d2      	adds	r2, r2, r3
 8019fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fe0:	685b      	ldr	r3, [r3, #4]
 8019fe2:	0019      	movs	r1, r3
 8019fe4:	0010      	movs	r0, r2
 8019fe6:	f7e6 f897 	bl	8000118 <__udivsi3>
 8019fea:	0003      	movs	r3, r0
 8019fec:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8019fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019ff0:	2b0f      	cmp	r3, #15
 8019ff2:	d921      	bls.n	801a038 <UART_SetConfig+0x2d0>
 8019ff4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019ff6:	2380      	movs	r3, #128	@ 0x80
 8019ff8:	025b      	lsls	r3, r3, #9
 8019ffa:	429a      	cmp	r2, r3
 8019ffc:	d21c      	bcs.n	801a038 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8019ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a000:	b29a      	uxth	r2, r3
 801a002:	2012      	movs	r0, #18
 801a004:	2420      	movs	r4, #32
 801a006:	1903      	adds	r3, r0, r4
 801a008:	19db      	adds	r3, r3, r7
 801a00a:	210f      	movs	r1, #15
 801a00c:	438a      	bics	r2, r1
 801a00e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801a010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a012:	085b      	lsrs	r3, r3, #1
 801a014:	b29b      	uxth	r3, r3
 801a016:	2207      	movs	r2, #7
 801a018:	4013      	ands	r3, r2
 801a01a:	b299      	uxth	r1, r3
 801a01c:	1903      	adds	r3, r0, r4
 801a01e:	19db      	adds	r3, r3, r7
 801a020:	1902      	adds	r2, r0, r4
 801a022:	19d2      	adds	r2, r2, r7
 801a024:	8812      	ldrh	r2, [r2, #0]
 801a026:	430a      	orrs	r2, r1
 801a028:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 801a02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a02c:	681b      	ldr	r3, [r3, #0]
 801a02e:	1902      	adds	r2, r0, r4
 801a030:	19d2      	adds	r2, r2, r7
 801a032:	8812      	ldrh	r2, [r2, #0]
 801a034:	60da      	str	r2, [r3, #12]
 801a036:	e051      	b.n	801a0dc <UART_SetConfig+0x374>
      }
      else
      {
        ret = HAL_ERROR;
 801a038:	231f      	movs	r3, #31
 801a03a:	2220      	movs	r2, #32
 801a03c:	189b      	adds	r3, r3, r2
 801a03e:	19db      	adds	r3, r3, r7
 801a040:	2201      	movs	r2, #1
 801a042:	701a      	strb	r2, [r3, #0]
 801a044:	e04a      	b.n	801a0dc <UART_SetConfig+0x374>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 801a046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a048:	0018      	movs	r0, r3
 801a04a:	f7fc fe61 	bl	8016d10 <HAL_RCCEx_GetPeriphCLKFreq>
 801a04e:	0003      	movs	r3, r0
 801a050:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 801a052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a054:	2b00      	cmp	r3, #0
 801a056:	d041      	beq.n	801a0dc <UART_SetConfig+0x374>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801a058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a05a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a05c:	4b1b      	ldr	r3, [pc, #108]	@ (801a0cc <UART_SetConfig+0x364>)
 801a05e:	0052      	lsls	r2, r2, #1
 801a060:	5ad3      	ldrh	r3, [r2, r3]
 801a062:	0019      	movs	r1, r3
 801a064:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801a066:	f7e6 f857 	bl	8000118 <__udivsi3>
 801a06a:	0003      	movs	r3, r0
 801a06c:	001a      	movs	r2, r3
 801a06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a070:	685b      	ldr	r3, [r3, #4]
 801a072:	085b      	lsrs	r3, r3, #1
 801a074:	18d2      	adds	r2, r2, r3
 801a076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a078:	685b      	ldr	r3, [r3, #4]
 801a07a:	0019      	movs	r1, r3
 801a07c:	0010      	movs	r0, r2
 801a07e:	f7e6 f84b 	bl	8000118 <__udivsi3>
 801a082:	0003      	movs	r3, r0
 801a084:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801a086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a088:	2b0f      	cmp	r3, #15
 801a08a:	d921      	bls.n	801a0d0 <UART_SetConfig+0x368>
 801a08c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a08e:	2380      	movs	r3, #128	@ 0x80
 801a090:	025b      	lsls	r3, r3, #9
 801a092:	429a      	cmp	r2, r3
 801a094:	d21c      	bcs.n	801a0d0 <UART_SetConfig+0x368>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801a096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a098:	b29a      	uxth	r2, r3
 801a09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a09c:	681b      	ldr	r3, [r3, #0]
 801a09e:	60da      	str	r2, [r3, #12]
 801a0a0:	e01c      	b.n	801a0dc <UART_SetConfig+0x374>
 801a0a2:	46c0      	nop			@ (mov r8, r8)
 801a0a4:	40008000 	.word	0x40008000
 801a0a8:	cfff69f3 	.word	0xcfff69f3
 801a0ac:	ffffcfff 	.word	0xffffcfff
 801a0b0:	40008400 	.word	0x40008400
 801a0b4:	40008c00 	.word	0x40008c00
 801a0b8:	11fff4ff 	.word	0x11fff4ff
 801a0bc:	40013800 	.word	0x40013800
 801a0c0:	40004400 	.word	0x40004400
 801a0c4:	40004800 	.word	0x40004800
 801a0c8:	40004c00 	.word	0x40004c00
 801a0cc:	0801b524 	.word	0x0801b524
      }
      else
      {
        ret = HAL_ERROR;
 801a0d0:	231f      	movs	r3, #31
 801a0d2:	2220      	movs	r2, #32
 801a0d4:	189b      	adds	r3, r3, r2
 801a0d6:	19db      	adds	r3, r3, r7
 801a0d8:	2201      	movs	r2, #1
 801a0da:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801a0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0de:	226a      	movs	r2, #106	@ 0x6a
 801a0e0:	2101      	movs	r1, #1
 801a0e2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 801a0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0e6:	2268      	movs	r2, #104	@ 0x68
 801a0e8:	2101      	movs	r1, #1
 801a0ea:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801a0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0ee:	2200      	movs	r2, #0
 801a0f0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801a0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0f4:	2200      	movs	r2, #0
 801a0f6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801a0f8:	231f      	movs	r3, #31
 801a0fa:	2220      	movs	r2, #32
 801a0fc:	189b      	adds	r3, r3, r2
 801a0fe:	19db      	adds	r3, r3, r7
 801a100:	781b      	ldrb	r3, [r3, #0]
}
 801a102:	0018      	movs	r0, r3
 801a104:	46bd      	mov	sp, r7
 801a106:	b012      	add	sp, #72	@ 0x48
 801a108:	bdb0      	pop	{r4, r5, r7, pc}
 801a10a:	46c0      	nop			@ (mov r8, r8)

0801a10c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801a10c:	b580      	push	{r7, lr}
 801a10e:	b082      	sub	sp, #8
 801a110:	af00      	add	r7, sp, #0
 801a112:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a118:	2208      	movs	r2, #8
 801a11a:	4013      	ands	r3, r2
 801a11c:	d00b      	beq.n	801a136 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	681b      	ldr	r3, [r3, #0]
 801a122:	685b      	ldr	r3, [r3, #4]
 801a124:	4a4a      	ldr	r2, [pc, #296]	@ (801a250 <UART_AdvFeatureConfig+0x144>)
 801a126:	4013      	ands	r3, r2
 801a128:	0019      	movs	r1, r3
 801a12a:	687b      	ldr	r3, [r7, #4]
 801a12c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a12e:	687b      	ldr	r3, [r7, #4]
 801a130:	681b      	ldr	r3, [r3, #0]
 801a132:	430a      	orrs	r2, r1
 801a134:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801a136:	687b      	ldr	r3, [r7, #4]
 801a138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a13a:	2201      	movs	r2, #1
 801a13c:	4013      	ands	r3, r2
 801a13e:	d00b      	beq.n	801a158 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801a140:	687b      	ldr	r3, [r7, #4]
 801a142:	681b      	ldr	r3, [r3, #0]
 801a144:	685b      	ldr	r3, [r3, #4]
 801a146:	4a43      	ldr	r2, [pc, #268]	@ (801a254 <UART_AdvFeatureConfig+0x148>)
 801a148:	4013      	ands	r3, r2
 801a14a:	0019      	movs	r1, r3
 801a14c:	687b      	ldr	r3, [r7, #4]
 801a14e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a150:	687b      	ldr	r3, [r7, #4]
 801a152:	681b      	ldr	r3, [r3, #0]
 801a154:	430a      	orrs	r2, r1
 801a156:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801a158:	687b      	ldr	r3, [r7, #4]
 801a15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a15c:	2202      	movs	r2, #2
 801a15e:	4013      	ands	r3, r2
 801a160:	d00b      	beq.n	801a17a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801a162:	687b      	ldr	r3, [r7, #4]
 801a164:	681b      	ldr	r3, [r3, #0]
 801a166:	685b      	ldr	r3, [r3, #4]
 801a168:	4a3b      	ldr	r2, [pc, #236]	@ (801a258 <UART_AdvFeatureConfig+0x14c>)
 801a16a:	4013      	ands	r3, r2
 801a16c:	0019      	movs	r1, r3
 801a16e:	687b      	ldr	r3, [r7, #4]
 801a170:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801a172:	687b      	ldr	r3, [r7, #4]
 801a174:	681b      	ldr	r3, [r3, #0]
 801a176:	430a      	orrs	r2, r1
 801a178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801a17a:	687b      	ldr	r3, [r7, #4]
 801a17c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a17e:	2204      	movs	r2, #4
 801a180:	4013      	ands	r3, r2
 801a182:	d00b      	beq.n	801a19c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801a184:	687b      	ldr	r3, [r7, #4]
 801a186:	681b      	ldr	r3, [r3, #0]
 801a188:	685b      	ldr	r3, [r3, #4]
 801a18a:	4a34      	ldr	r2, [pc, #208]	@ (801a25c <UART_AdvFeatureConfig+0x150>)
 801a18c:	4013      	ands	r3, r2
 801a18e:	0019      	movs	r1, r3
 801a190:	687b      	ldr	r3, [r7, #4]
 801a192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a194:	687b      	ldr	r3, [r7, #4]
 801a196:	681b      	ldr	r3, [r3, #0]
 801a198:	430a      	orrs	r2, r1
 801a19a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801a19c:	687b      	ldr	r3, [r7, #4]
 801a19e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a1a0:	2210      	movs	r2, #16
 801a1a2:	4013      	ands	r3, r2
 801a1a4:	d00b      	beq.n	801a1be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801a1a6:	687b      	ldr	r3, [r7, #4]
 801a1a8:	681b      	ldr	r3, [r3, #0]
 801a1aa:	689b      	ldr	r3, [r3, #8]
 801a1ac:	4a2c      	ldr	r2, [pc, #176]	@ (801a260 <UART_AdvFeatureConfig+0x154>)
 801a1ae:	4013      	ands	r3, r2
 801a1b0:	0019      	movs	r1, r3
 801a1b2:	687b      	ldr	r3, [r7, #4]
 801a1b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a1b6:	687b      	ldr	r3, [r7, #4]
 801a1b8:	681b      	ldr	r3, [r3, #0]
 801a1ba:	430a      	orrs	r2, r1
 801a1bc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801a1be:	687b      	ldr	r3, [r7, #4]
 801a1c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a1c2:	2220      	movs	r2, #32
 801a1c4:	4013      	ands	r3, r2
 801a1c6:	d00b      	beq.n	801a1e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801a1c8:	687b      	ldr	r3, [r7, #4]
 801a1ca:	681b      	ldr	r3, [r3, #0]
 801a1cc:	689b      	ldr	r3, [r3, #8]
 801a1ce:	4a25      	ldr	r2, [pc, #148]	@ (801a264 <UART_AdvFeatureConfig+0x158>)
 801a1d0:	4013      	ands	r3, r2
 801a1d2:	0019      	movs	r1, r3
 801a1d4:	687b      	ldr	r3, [r7, #4]
 801a1d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a1d8:	687b      	ldr	r3, [r7, #4]
 801a1da:	681b      	ldr	r3, [r3, #0]
 801a1dc:	430a      	orrs	r2, r1
 801a1de:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801a1e0:	687b      	ldr	r3, [r7, #4]
 801a1e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a1e4:	2240      	movs	r2, #64	@ 0x40
 801a1e6:	4013      	ands	r3, r2
 801a1e8:	d01d      	beq.n	801a226 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801a1ea:	687b      	ldr	r3, [r7, #4]
 801a1ec:	681b      	ldr	r3, [r3, #0]
 801a1ee:	685b      	ldr	r3, [r3, #4]
 801a1f0:	4a1d      	ldr	r2, [pc, #116]	@ (801a268 <UART_AdvFeatureConfig+0x15c>)
 801a1f2:	4013      	ands	r3, r2
 801a1f4:	0019      	movs	r1, r3
 801a1f6:	687b      	ldr	r3, [r7, #4]
 801a1f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801a1fa:	687b      	ldr	r3, [r7, #4]
 801a1fc:	681b      	ldr	r3, [r3, #0]
 801a1fe:	430a      	orrs	r2, r1
 801a200:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801a202:	687b      	ldr	r3, [r7, #4]
 801a204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801a206:	2380      	movs	r3, #128	@ 0x80
 801a208:	035b      	lsls	r3, r3, #13
 801a20a:	429a      	cmp	r2, r3
 801a20c:	d10b      	bne.n	801a226 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801a20e:	687b      	ldr	r3, [r7, #4]
 801a210:	681b      	ldr	r3, [r3, #0]
 801a212:	685b      	ldr	r3, [r3, #4]
 801a214:	4a15      	ldr	r2, [pc, #84]	@ (801a26c <UART_AdvFeatureConfig+0x160>)
 801a216:	4013      	ands	r3, r2
 801a218:	0019      	movs	r1, r3
 801a21a:	687b      	ldr	r3, [r7, #4]
 801a21c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801a21e:	687b      	ldr	r3, [r7, #4]
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	430a      	orrs	r2, r1
 801a224:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801a226:	687b      	ldr	r3, [r7, #4]
 801a228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a22a:	2280      	movs	r2, #128	@ 0x80
 801a22c:	4013      	ands	r3, r2
 801a22e:	d00b      	beq.n	801a248 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801a230:	687b      	ldr	r3, [r7, #4]
 801a232:	681b      	ldr	r3, [r3, #0]
 801a234:	685b      	ldr	r3, [r3, #4]
 801a236:	4a0e      	ldr	r2, [pc, #56]	@ (801a270 <UART_AdvFeatureConfig+0x164>)
 801a238:	4013      	ands	r3, r2
 801a23a:	0019      	movs	r1, r3
 801a23c:	687b      	ldr	r3, [r7, #4]
 801a23e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801a240:	687b      	ldr	r3, [r7, #4]
 801a242:	681b      	ldr	r3, [r3, #0]
 801a244:	430a      	orrs	r2, r1
 801a246:	605a      	str	r2, [r3, #4]
  }
}
 801a248:	46c0      	nop			@ (mov r8, r8)
 801a24a:	46bd      	mov	sp, r7
 801a24c:	b002      	add	sp, #8
 801a24e:	bd80      	pop	{r7, pc}
 801a250:	ffff7fff 	.word	0xffff7fff
 801a254:	fffdffff 	.word	0xfffdffff
 801a258:	fffeffff 	.word	0xfffeffff
 801a25c:	fffbffff 	.word	0xfffbffff
 801a260:	ffffefff 	.word	0xffffefff
 801a264:	ffffdfff 	.word	0xffffdfff
 801a268:	ffefffff 	.word	0xffefffff
 801a26c:	ff9fffff 	.word	0xff9fffff
 801a270:	fff7ffff 	.word	0xfff7ffff

0801a274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801a274:	b580      	push	{r7, lr}
 801a276:	b092      	sub	sp, #72	@ 0x48
 801a278:	af02      	add	r7, sp, #8
 801a27a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a27c:	687b      	ldr	r3, [r7, #4]
 801a27e:	2290      	movs	r2, #144	@ 0x90
 801a280:	2100      	movs	r1, #0
 801a282:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801a284:	f7f8 f87c 	bl	8012380 <HAL_GetTick>
 801a288:	0003      	movs	r3, r0
 801a28a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801a28c:	687b      	ldr	r3, [r7, #4]
 801a28e:	681b      	ldr	r3, [r3, #0]
 801a290:	681b      	ldr	r3, [r3, #0]
 801a292:	2208      	movs	r2, #8
 801a294:	4013      	ands	r3, r2
 801a296:	2b08      	cmp	r3, #8
 801a298:	d12d      	bne.n	801a2f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801a29a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a29c:	2280      	movs	r2, #128	@ 0x80
 801a29e:	0391      	lsls	r1, r2, #14
 801a2a0:	6878      	ldr	r0, [r7, #4]
 801a2a2:	4a47      	ldr	r2, [pc, #284]	@ (801a3c0 <UART_CheckIdleState+0x14c>)
 801a2a4:	9200      	str	r2, [sp, #0]
 801a2a6:	2200      	movs	r2, #0
 801a2a8:	f000 f88e 	bl	801a3c8 <UART_WaitOnFlagUntilTimeout>
 801a2ac:	1e03      	subs	r3, r0, #0
 801a2ae:	d022      	beq.n	801a2f6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a2b0:	f3ef 8310 	mrs	r3, PRIMASK
 801a2b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 801a2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801a2b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a2ba:	2301      	movs	r3, #1
 801a2bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a2c0:	f383 8810 	msr	PRIMASK, r3
}
 801a2c4:	46c0      	nop			@ (mov r8, r8)
 801a2c6:	687b      	ldr	r3, [r7, #4]
 801a2c8:	681b      	ldr	r3, [r3, #0]
 801a2ca:	681a      	ldr	r2, [r3, #0]
 801a2cc:	687b      	ldr	r3, [r7, #4]
 801a2ce:	681b      	ldr	r3, [r3, #0]
 801a2d0:	2180      	movs	r1, #128	@ 0x80
 801a2d2:	438a      	bics	r2, r1
 801a2d4:	601a      	str	r2, [r3, #0]
 801a2d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a2d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a2da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a2dc:	f383 8810 	msr	PRIMASK, r3
}
 801a2e0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 801a2e2:	687b      	ldr	r3, [r7, #4]
 801a2e4:	2288      	movs	r2, #136	@ 0x88
 801a2e6:	2120      	movs	r1, #32
 801a2e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 801a2ea:	687b      	ldr	r3, [r7, #4]
 801a2ec:	2284      	movs	r2, #132	@ 0x84
 801a2ee:	2100      	movs	r1, #0
 801a2f0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801a2f2:	2303      	movs	r3, #3
 801a2f4:	e060      	b.n	801a3b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801a2f6:	687b      	ldr	r3, [r7, #4]
 801a2f8:	681b      	ldr	r3, [r3, #0]
 801a2fa:	681b      	ldr	r3, [r3, #0]
 801a2fc:	2204      	movs	r2, #4
 801a2fe:	4013      	ands	r3, r2
 801a300:	2b04      	cmp	r3, #4
 801a302:	d146      	bne.n	801a392 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801a304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a306:	2280      	movs	r2, #128	@ 0x80
 801a308:	03d1      	lsls	r1, r2, #15
 801a30a:	6878      	ldr	r0, [r7, #4]
 801a30c:	4a2c      	ldr	r2, [pc, #176]	@ (801a3c0 <UART_CheckIdleState+0x14c>)
 801a30e:	9200      	str	r2, [sp, #0]
 801a310:	2200      	movs	r2, #0
 801a312:	f000 f859 	bl	801a3c8 <UART_WaitOnFlagUntilTimeout>
 801a316:	1e03      	subs	r3, r0, #0
 801a318:	d03b      	beq.n	801a392 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a31a:	f3ef 8310 	mrs	r3, PRIMASK
 801a31e:	60fb      	str	r3, [r7, #12]
  return(result);
 801a320:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801a322:	637b      	str	r3, [r7, #52]	@ 0x34
 801a324:	2301      	movs	r3, #1
 801a326:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a328:	693b      	ldr	r3, [r7, #16]
 801a32a:	f383 8810 	msr	PRIMASK, r3
}
 801a32e:	46c0      	nop			@ (mov r8, r8)
 801a330:	687b      	ldr	r3, [r7, #4]
 801a332:	681b      	ldr	r3, [r3, #0]
 801a334:	681a      	ldr	r2, [r3, #0]
 801a336:	687b      	ldr	r3, [r7, #4]
 801a338:	681b      	ldr	r3, [r3, #0]
 801a33a:	4922      	ldr	r1, [pc, #136]	@ (801a3c4 <UART_CheckIdleState+0x150>)
 801a33c:	400a      	ands	r2, r1
 801a33e:	601a      	str	r2, [r3, #0]
 801a340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a342:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a344:	697b      	ldr	r3, [r7, #20]
 801a346:	f383 8810 	msr	PRIMASK, r3
}
 801a34a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a34c:	f3ef 8310 	mrs	r3, PRIMASK
 801a350:	61bb      	str	r3, [r7, #24]
  return(result);
 801a352:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a354:	633b      	str	r3, [r7, #48]	@ 0x30
 801a356:	2301      	movs	r3, #1
 801a358:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a35a:	69fb      	ldr	r3, [r7, #28]
 801a35c:	f383 8810 	msr	PRIMASK, r3
}
 801a360:	46c0      	nop			@ (mov r8, r8)
 801a362:	687b      	ldr	r3, [r7, #4]
 801a364:	681b      	ldr	r3, [r3, #0]
 801a366:	689a      	ldr	r2, [r3, #8]
 801a368:	687b      	ldr	r3, [r7, #4]
 801a36a:	681b      	ldr	r3, [r3, #0]
 801a36c:	2101      	movs	r1, #1
 801a36e:	438a      	bics	r2, r1
 801a370:	609a      	str	r2, [r3, #8]
 801a372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a374:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a376:	6a3b      	ldr	r3, [r7, #32]
 801a378:	f383 8810 	msr	PRIMASK, r3
}
 801a37c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 801a37e:	687b      	ldr	r3, [r7, #4]
 801a380:	228c      	movs	r2, #140	@ 0x8c
 801a382:	2120      	movs	r1, #32
 801a384:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 801a386:	687b      	ldr	r3, [r7, #4]
 801a388:	2284      	movs	r2, #132	@ 0x84
 801a38a:	2100      	movs	r1, #0
 801a38c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801a38e:	2303      	movs	r3, #3
 801a390:	e012      	b.n	801a3b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801a392:	687b      	ldr	r3, [r7, #4]
 801a394:	2288      	movs	r2, #136	@ 0x88
 801a396:	2120      	movs	r1, #32
 801a398:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 801a39a:	687b      	ldr	r3, [r7, #4]
 801a39c:	228c      	movs	r2, #140	@ 0x8c
 801a39e:	2120      	movs	r1, #32
 801a3a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a3a2:	687b      	ldr	r3, [r7, #4]
 801a3a4:	2200      	movs	r2, #0
 801a3a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a3a8:	687b      	ldr	r3, [r7, #4]
 801a3aa:	2200      	movs	r2, #0
 801a3ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801a3ae:	687b      	ldr	r3, [r7, #4]
 801a3b0:	2284      	movs	r2, #132	@ 0x84
 801a3b2:	2100      	movs	r1, #0
 801a3b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801a3b6:	2300      	movs	r3, #0
}
 801a3b8:	0018      	movs	r0, r3
 801a3ba:	46bd      	mov	sp, r7
 801a3bc:	b010      	add	sp, #64	@ 0x40
 801a3be:	bd80      	pop	{r7, pc}
 801a3c0:	01ffffff 	.word	0x01ffffff
 801a3c4:	fffffedf 	.word	0xfffffedf

0801a3c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801a3c8:	b580      	push	{r7, lr}
 801a3ca:	b084      	sub	sp, #16
 801a3cc:	af00      	add	r7, sp, #0
 801a3ce:	60f8      	str	r0, [r7, #12]
 801a3d0:	60b9      	str	r1, [r7, #8]
 801a3d2:	603b      	str	r3, [r7, #0]
 801a3d4:	1dfb      	adds	r3, r7, #7
 801a3d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a3d8:	e051      	b.n	801a47e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801a3da:	69bb      	ldr	r3, [r7, #24]
 801a3dc:	3301      	adds	r3, #1
 801a3de:	d04e      	beq.n	801a47e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801a3e0:	f7f7 ffce 	bl	8012380 <HAL_GetTick>
 801a3e4:	0002      	movs	r2, r0
 801a3e6:	683b      	ldr	r3, [r7, #0]
 801a3e8:	1ad3      	subs	r3, r2, r3
 801a3ea:	69ba      	ldr	r2, [r7, #24]
 801a3ec:	429a      	cmp	r2, r3
 801a3ee:	d302      	bcc.n	801a3f6 <UART_WaitOnFlagUntilTimeout+0x2e>
 801a3f0:	69bb      	ldr	r3, [r7, #24]
 801a3f2:	2b00      	cmp	r3, #0
 801a3f4:	d101      	bne.n	801a3fa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 801a3f6:	2303      	movs	r3, #3
 801a3f8:	e051      	b.n	801a49e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801a3fa:	68fb      	ldr	r3, [r7, #12]
 801a3fc:	681b      	ldr	r3, [r3, #0]
 801a3fe:	681b      	ldr	r3, [r3, #0]
 801a400:	2204      	movs	r2, #4
 801a402:	4013      	ands	r3, r2
 801a404:	d03b      	beq.n	801a47e <UART_WaitOnFlagUntilTimeout+0xb6>
 801a406:	68bb      	ldr	r3, [r7, #8]
 801a408:	2b80      	cmp	r3, #128	@ 0x80
 801a40a:	d038      	beq.n	801a47e <UART_WaitOnFlagUntilTimeout+0xb6>
 801a40c:	68bb      	ldr	r3, [r7, #8]
 801a40e:	2b40      	cmp	r3, #64	@ 0x40
 801a410:	d035      	beq.n	801a47e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801a412:	68fb      	ldr	r3, [r7, #12]
 801a414:	681b      	ldr	r3, [r3, #0]
 801a416:	69db      	ldr	r3, [r3, #28]
 801a418:	2208      	movs	r2, #8
 801a41a:	4013      	ands	r3, r2
 801a41c:	2b08      	cmp	r3, #8
 801a41e:	d111      	bne.n	801a444 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801a420:	68fb      	ldr	r3, [r7, #12]
 801a422:	681b      	ldr	r3, [r3, #0]
 801a424:	2208      	movs	r2, #8
 801a426:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801a428:	68fb      	ldr	r3, [r7, #12]
 801a42a:	0018      	movs	r0, r3
 801a42c:	f000 f922 	bl	801a674 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801a430:	68fb      	ldr	r3, [r7, #12]
 801a432:	2290      	movs	r2, #144	@ 0x90
 801a434:	2108      	movs	r1, #8
 801a436:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801a438:	68fb      	ldr	r3, [r7, #12]
 801a43a:	2284      	movs	r2, #132	@ 0x84
 801a43c:	2100      	movs	r1, #0
 801a43e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 801a440:	2301      	movs	r3, #1
 801a442:	e02c      	b.n	801a49e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801a444:	68fb      	ldr	r3, [r7, #12]
 801a446:	681b      	ldr	r3, [r3, #0]
 801a448:	69da      	ldr	r2, [r3, #28]
 801a44a:	2380      	movs	r3, #128	@ 0x80
 801a44c:	011b      	lsls	r3, r3, #4
 801a44e:	401a      	ands	r2, r3
 801a450:	2380      	movs	r3, #128	@ 0x80
 801a452:	011b      	lsls	r3, r3, #4
 801a454:	429a      	cmp	r2, r3
 801a456:	d112      	bne.n	801a47e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801a458:	68fb      	ldr	r3, [r7, #12]
 801a45a:	681b      	ldr	r3, [r3, #0]
 801a45c:	2280      	movs	r2, #128	@ 0x80
 801a45e:	0112      	lsls	r2, r2, #4
 801a460:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801a462:	68fb      	ldr	r3, [r7, #12]
 801a464:	0018      	movs	r0, r3
 801a466:	f000 f905 	bl	801a674 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801a46a:	68fb      	ldr	r3, [r7, #12]
 801a46c:	2290      	movs	r2, #144	@ 0x90
 801a46e:	2120      	movs	r1, #32
 801a470:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801a472:	68fb      	ldr	r3, [r7, #12]
 801a474:	2284      	movs	r2, #132	@ 0x84
 801a476:	2100      	movs	r1, #0
 801a478:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 801a47a:	2303      	movs	r3, #3
 801a47c:	e00f      	b.n	801a49e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a47e:	68fb      	ldr	r3, [r7, #12]
 801a480:	681b      	ldr	r3, [r3, #0]
 801a482:	69db      	ldr	r3, [r3, #28]
 801a484:	68ba      	ldr	r2, [r7, #8]
 801a486:	4013      	ands	r3, r2
 801a488:	68ba      	ldr	r2, [r7, #8]
 801a48a:	1ad3      	subs	r3, r2, r3
 801a48c:	425a      	negs	r2, r3
 801a48e:	4153      	adcs	r3, r2
 801a490:	b2db      	uxtb	r3, r3
 801a492:	001a      	movs	r2, r3
 801a494:	1dfb      	adds	r3, r7, #7
 801a496:	781b      	ldrb	r3, [r3, #0]
 801a498:	429a      	cmp	r2, r3
 801a49a:	d09e      	beq.n	801a3da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801a49c:	2300      	movs	r3, #0
}
 801a49e:	0018      	movs	r0, r3
 801a4a0:	46bd      	mov	sp, r7
 801a4a2:	b004      	add	sp, #16
 801a4a4:	bd80      	pop	{r7, pc}
	...

0801a4a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801a4a8:	b580      	push	{r7, lr}
 801a4aa:	b090      	sub	sp, #64	@ 0x40
 801a4ac:	af00      	add	r7, sp, #0
 801a4ae:	60f8      	str	r0, [r7, #12]
 801a4b0:	60b9      	str	r1, [r7, #8]
 801a4b2:	1dbb      	adds	r3, r7, #6
 801a4b4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 801a4b6:	68fb      	ldr	r3, [r7, #12]
 801a4b8:	68ba      	ldr	r2, [r7, #8]
 801a4ba:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 801a4bc:	68fb      	ldr	r3, [r7, #12]
 801a4be:	1dba      	adds	r2, r7, #6
 801a4c0:	215c      	movs	r1, #92	@ 0x5c
 801a4c2:	8812      	ldrh	r2, [r2, #0]
 801a4c4:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a4c6:	68fb      	ldr	r3, [r7, #12]
 801a4c8:	2290      	movs	r2, #144	@ 0x90
 801a4ca:	2100      	movs	r1, #0
 801a4cc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801a4ce:	68fb      	ldr	r3, [r7, #12]
 801a4d0:	228c      	movs	r2, #140	@ 0x8c
 801a4d2:	2122      	movs	r1, #34	@ 0x22
 801a4d4:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 801a4d6:	68fb      	ldr	r3, [r7, #12]
 801a4d8:	2280      	movs	r2, #128	@ 0x80
 801a4da:	589b      	ldr	r3, [r3, r2]
 801a4dc:	2b00      	cmp	r3, #0
 801a4de:	d02d      	beq.n	801a53c <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801a4e0:	68fb      	ldr	r3, [r7, #12]
 801a4e2:	2280      	movs	r2, #128	@ 0x80
 801a4e4:	589b      	ldr	r3, [r3, r2]
 801a4e6:	4a40      	ldr	r2, [pc, #256]	@ (801a5e8 <UART_Start_Receive_DMA+0x140>)
 801a4e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801a4ea:	68fb      	ldr	r3, [r7, #12]
 801a4ec:	2280      	movs	r2, #128	@ 0x80
 801a4ee:	589b      	ldr	r3, [r3, r2]
 801a4f0:	4a3e      	ldr	r2, [pc, #248]	@ (801a5ec <UART_Start_Receive_DMA+0x144>)
 801a4f2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801a4f4:	68fb      	ldr	r3, [r7, #12]
 801a4f6:	2280      	movs	r2, #128	@ 0x80
 801a4f8:	589b      	ldr	r3, [r3, r2]
 801a4fa:	4a3d      	ldr	r2, [pc, #244]	@ (801a5f0 <UART_Start_Receive_DMA+0x148>)
 801a4fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801a4fe:	68fb      	ldr	r3, [r7, #12]
 801a500:	2280      	movs	r2, #128	@ 0x80
 801a502:	589b      	ldr	r3, [r3, r2]
 801a504:	2200      	movs	r2, #0
 801a506:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801a508:	68fb      	ldr	r3, [r7, #12]
 801a50a:	2280      	movs	r2, #128	@ 0x80
 801a50c:	5898      	ldr	r0, [r3, r2]
 801a50e:	68fb      	ldr	r3, [r7, #12]
 801a510:	681b      	ldr	r3, [r3, #0]
 801a512:	3324      	adds	r3, #36	@ 0x24
 801a514:	0019      	movs	r1, r3
 801a516:	68fb      	ldr	r3, [r7, #12]
 801a518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a51a:	001a      	movs	r2, r3
 801a51c:	1dbb      	adds	r3, r7, #6
 801a51e:	881b      	ldrh	r3, [r3, #0]
 801a520:	f7f8 f9ca 	bl	80128b8 <HAL_DMA_Start_IT>
 801a524:	1e03      	subs	r3, r0, #0
 801a526:	d009      	beq.n	801a53c <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801a528:	68fb      	ldr	r3, [r7, #12]
 801a52a:	2290      	movs	r2, #144	@ 0x90
 801a52c:	2110      	movs	r1, #16
 801a52e:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 801a530:	68fb      	ldr	r3, [r7, #12]
 801a532:	228c      	movs	r2, #140	@ 0x8c
 801a534:	2120      	movs	r1, #32
 801a536:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 801a538:	2301      	movs	r3, #1
 801a53a:	e050      	b.n	801a5de <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801a53c:	68fb      	ldr	r3, [r7, #12]
 801a53e:	691b      	ldr	r3, [r3, #16]
 801a540:	2b00      	cmp	r3, #0
 801a542:	d019      	beq.n	801a578 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a544:	f3ef 8310 	mrs	r3, PRIMASK
 801a548:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 801a54a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801a54c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a54e:	2301      	movs	r3, #1
 801a550:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a554:	f383 8810 	msr	PRIMASK, r3
}
 801a558:	46c0      	nop			@ (mov r8, r8)
 801a55a:	68fb      	ldr	r3, [r7, #12]
 801a55c:	681b      	ldr	r3, [r3, #0]
 801a55e:	681a      	ldr	r2, [r3, #0]
 801a560:	68fb      	ldr	r3, [r7, #12]
 801a562:	681b      	ldr	r3, [r3, #0]
 801a564:	2180      	movs	r1, #128	@ 0x80
 801a566:	0049      	lsls	r1, r1, #1
 801a568:	430a      	orrs	r2, r1
 801a56a:	601a      	str	r2, [r3, #0]
 801a56c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a56e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a572:	f383 8810 	msr	PRIMASK, r3
}
 801a576:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a578:	f3ef 8310 	mrs	r3, PRIMASK
 801a57c:	613b      	str	r3, [r7, #16]
  return(result);
 801a57e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a580:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a582:	2301      	movs	r3, #1
 801a584:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a586:	697b      	ldr	r3, [r7, #20]
 801a588:	f383 8810 	msr	PRIMASK, r3
}
 801a58c:	46c0      	nop			@ (mov r8, r8)
 801a58e:	68fb      	ldr	r3, [r7, #12]
 801a590:	681b      	ldr	r3, [r3, #0]
 801a592:	689a      	ldr	r2, [r3, #8]
 801a594:	68fb      	ldr	r3, [r7, #12]
 801a596:	681b      	ldr	r3, [r3, #0]
 801a598:	2101      	movs	r1, #1
 801a59a:	430a      	orrs	r2, r1
 801a59c:	609a      	str	r2, [r3, #8]
 801a59e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a5a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a5a2:	69bb      	ldr	r3, [r7, #24]
 801a5a4:	f383 8810 	msr	PRIMASK, r3
}
 801a5a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a5aa:	f3ef 8310 	mrs	r3, PRIMASK
 801a5ae:	61fb      	str	r3, [r7, #28]
  return(result);
 801a5b0:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801a5b2:	637b      	str	r3, [r7, #52]	@ 0x34
 801a5b4:	2301      	movs	r3, #1
 801a5b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a5b8:	6a3b      	ldr	r3, [r7, #32]
 801a5ba:	f383 8810 	msr	PRIMASK, r3
}
 801a5be:	46c0      	nop			@ (mov r8, r8)
 801a5c0:	68fb      	ldr	r3, [r7, #12]
 801a5c2:	681b      	ldr	r3, [r3, #0]
 801a5c4:	689a      	ldr	r2, [r3, #8]
 801a5c6:	68fb      	ldr	r3, [r7, #12]
 801a5c8:	681b      	ldr	r3, [r3, #0]
 801a5ca:	2140      	movs	r1, #64	@ 0x40
 801a5cc:	430a      	orrs	r2, r1
 801a5ce:	609a      	str	r2, [r3, #8]
 801a5d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a5d2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5d6:	f383 8810 	msr	PRIMASK, r3
}
 801a5da:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 801a5dc:	2300      	movs	r3, #0
}
 801a5de:	0018      	movs	r0, r3
 801a5e0:	46bd      	mov	sp, r7
 801a5e2:	b010      	add	sp, #64	@ 0x40
 801a5e4:	bd80      	pop	{r7, pc}
 801a5e6:	46c0      	nop			@ (mov r8, r8)
 801a5e8:	0801a7f9 	.word	0x0801a7f9
 801a5ec:	0801a929 	.word	0x0801a929
 801a5f0:	0801a96b 	.word	0x0801a96b

0801a5f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801a5f4:	b580      	push	{r7, lr}
 801a5f6:	b08a      	sub	sp, #40	@ 0x28
 801a5f8:	af00      	add	r7, sp, #0
 801a5fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a5fc:	f3ef 8310 	mrs	r3, PRIMASK
 801a600:	60bb      	str	r3, [r7, #8]
  return(result);
 801a602:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801a604:	627b      	str	r3, [r7, #36]	@ 0x24
 801a606:	2301      	movs	r3, #1
 801a608:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a60a:	68fb      	ldr	r3, [r7, #12]
 801a60c:	f383 8810 	msr	PRIMASK, r3
}
 801a610:	46c0      	nop			@ (mov r8, r8)
 801a612:	687b      	ldr	r3, [r7, #4]
 801a614:	681b      	ldr	r3, [r3, #0]
 801a616:	681a      	ldr	r2, [r3, #0]
 801a618:	687b      	ldr	r3, [r7, #4]
 801a61a:	681b      	ldr	r3, [r3, #0]
 801a61c:	21c0      	movs	r1, #192	@ 0xc0
 801a61e:	438a      	bics	r2, r1
 801a620:	601a      	str	r2, [r3, #0]
 801a622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a624:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a626:	693b      	ldr	r3, [r7, #16]
 801a628:	f383 8810 	msr	PRIMASK, r3
}
 801a62c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a62e:	f3ef 8310 	mrs	r3, PRIMASK
 801a632:	617b      	str	r3, [r7, #20]
  return(result);
 801a634:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801a636:	623b      	str	r3, [r7, #32]
 801a638:	2301      	movs	r3, #1
 801a63a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a63c:	69bb      	ldr	r3, [r7, #24]
 801a63e:	f383 8810 	msr	PRIMASK, r3
}
 801a642:	46c0      	nop			@ (mov r8, r8)
 801a644:	687b      	ldr	r3, [r7, #4]
 801a646:	681b      	ldr	r3, [r3, #0]
 801a648:	689a      	ldr	r2, [r3, #8]
 801a64a:	687b      	ldr	r3, [r7, #4]
 801a64c:	681b      	ldr	r3, [r3, #0]
 801a64e:	4908      	ldr	r1, [pc, #32]	@ (801a670 <UART_EndTxTransfer+0x7c>)
 801a650:	400a      	ands	r2, r1
 801a652:	609a      	str	r2, [r3, #8]
 801a654:	6a3b      	ldr	r3, [r7, #32]
 801a656:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a658:	69fb      	ldr	r3, [r7, #28]
 801a65a:	f383 8810 	msr	PRIMASK, r3
}
 801a65e:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801a660:	687b      	ldr	r3, [r7, #4]
 801a662:	2288      	movs	r2, #136	@ 0x88
 801a664:	2120      	movs	r1, #32
 801a666:	5099      	str	r1, [r3, r2]
}
 801a668:	46c0      	nop			@ (mov r8, r8)
 801a66a:	46bd      	mov	sp, r7
 801a66c:	b00a      	add	sp, #40	@ 0x28
 801a66e:	bd80      	pop	{r7, pc}
 801a670:	ff7fffff 	.word	0xff7fffff

0801a674 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801a674:	b580      	push	{r7, lr}
 801a676:	b08e      	sub	sp, #56	@ 0x38
 801a678:	af00      	add	r7, sp, #0
 801a67a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a67c:	f3ef 8310 	mrs	r3, PRIMASK
 801a680:	617b      	str	r3, [r7, #20]
  return(result);
 801a682:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801a684:	637b      	str	r3, [r7, #52]	@ 0x34
 801a686:	2301      	movs	r3, #1
 801a688:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a68a:	69bb      	ldr	r3, [r7, #24]
 801a68c:	f383 8810 	msr	PRIMASK, r3
}
 801a690:	46c0      	nop			@ (mov r8, r8)
 801a692:	687b      	ldr	r3, [r7, #4]
 801a694:	681b      	ldr	r3, [r3, #0]
 801a696:	681a      	ldr	r2, [r3, #0]
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	681b      	ldr	r3, [r3, #0]
 801a69c:	4926      	ldr	r1, [pc, #152]	@ (801a738 <UART_EndRxTransfer+0xc4>)
 801a69e:	400a      	ands	r2, r1
 801a6a0:	601a      	str	r2, [r3, #0]
 801a6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a6a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6a6:	69fb      	ldr	r3, [r7, #28]
 801a6a8:	f383 8810 	msr	PRIMASK, r3
}
 801a6ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a6ae:	f3ef 8310 	mrs	r3, PRIMASK
 801a6b2:	623b      	str	r3, [r7, #32]
  return(result);
 801a6b4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801a6b6:	633b      	str	r3, [r7, #48]	@ 0x30
 801a6b8:	2301      	movs	r3, #1
 801a6ba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6be:	f383 8810 	msr	PRIMASK, r3
}
 801a6c2:	46c0      	nop			@ (mov r8, r8)
 801a6c4:	687b      	ldr	r3, [r7, #4]
 801a6c6:	681b      	ldr	r3, [r3, #0]
 801a6c8:	689a      	ldr	r2, [r3, #8]
 801a6ca:	687b      	ldr	r3, [r7, #4]
 801a6cc:	681b      	ldr	r3, [r3, #0]
 801a6ce:	491b      	ldr	r1, [pc, #108]	@ (801a73c <UART_EndRxTransfer+0xc8>)
 801a6d0:	400a      	ands	r2, r1
 801a6d2:	609a      	str	r2, [r3, #8]
 801a6d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a6d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6da:	f383 8810 	msr	PRIMASK, r3
}
 801a6de:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a6e0:	687b      	ldr	r3, [r7, #4]
 801a6e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a6e4:	2b01      	cmp	r3, #1
 801a6e6:	d118      	bne.n	801a71a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a6e8:	f3ef 8310 	mrs	r3, PRIMASK
 801a6ec:	60bb      	str	r3, [r7, #8]
  return(result);
 801a6ee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a6f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a6f2:	2301      	movs	r3, #1
 801a6f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6f6:	68fb      	ldr	r3, [r7, #12]
 801a6f8:	f383 8810 	msr	PRIMASK, r3
}
 801a6fc:	46c0      	nop			@ (mov r8, r8)
 801a6fe:	687b      	ldr	r3, [r7, #4]
 801a700:	681b      	ldr	r3, [r3, #0]
 801a702:	681a      	ldr	r2, [r3, #0]
 801a704:	687b      	ldr	r3, [r7, #4]
 801a706:	681b      	ldr	r3, [r3, #0]
 801a708:	2110      	movs	r1, #16
 801a70a:	438a      	bics	r2, r1
 801a70c:	601a      	str	r2, [r3, #0]
 801a70e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a710:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a712:	693b      	ldr	r3, [r7, #16]
 801a714:	f383 8810 	msr	PRIMASK, r3
}
 801a718:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801a71a:	687b      	ldr	r3, [r7, #4]
 801a71c:	228c      	movs	r2, #140	@ 0x8c
 801a71e:	2120      	movs	r1, #32
 801a720:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a722:	687b      	ldr	r3, [r7, #4]
 801a724:	2200      	movs	r2, #0
 801a726:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801a728:	687b      	ldr	r3, [r7, #4]
 801a72a:	2200      	movs	r2, #0
 801a72c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801a72e:	46c0      	nop			@ (mov r8, r8)
 801a730:	46bd      	mov	sp, r7
 801a732:	b00e      	add	sp, #56	@ 0x38
 801a734:	bd80      	pop	{r7, pc}
 801a736:	46c0      	nop			@ (mov r8, r8)
 801a738:	fffffedf 	.word	0xfffffedf
 801a73c:	effffffe 	.word	0xeffffffe

0801a740 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801a740:	b580      	push	{r7, lr}
 801a742:	b08c      	sub	sp, #48	@ 0x30
 801a744:	af00      	add	r7, sp, #0
 801a746:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a748:	687b      	ldr	r3, [r7, #4]
 801a74a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a74c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801a74e:	687b      	ldr	r3, [r7, #4]
 801a750:	681b      	ldr	r3, [r3, #0]
 801a752:	681b      	ldr	r3, [r3, #0]
 801a754:	2220      	movs	r2, #32
 801a756:	4013      	ands	r3, r2
 801a758:	d135      	bne.n	801a7c6 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 801a75a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a75c:	2256      	movs	r2, #86	@ 0x56
 801a75e:	2100      	movs	r1, #0
 801a760:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a762:	f3ef 8310 	mrs	r3, PRIMASK
 801a766:	60fb      	str	r3, [r7, #12]
  return(result);
 801a768:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801a76a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a76c:	2301      	movs	r3, #1
 801a76e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a770:	693b      	ldr	r3, [r7, #16]
 801a772:	f383 8810 	msr	PRIMASK, r3
}
 801a776:	46c0      	nop			@ (mov r8, r8)
 801a778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a77a:	681b      	ldr	r3, [r3, #0]
 801a77c:	689a      	ldr	r2, [r3, #8]
 801a77e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a780:	681b      	ldr	r3, [r3, #0]
 801a782:	2180      	movs	r1, #128	@ 0x80
 801a784:	438a      	bics	r2, r1
 801a786:	609a      	str	r2, [r3, #8]
 801a788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a78a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a78c:	697b      	ldr	r3, [r7, #20]
 801a78e:	f383 8810 	msr	PRIMASK, r3
}
 801a792:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a794:	f3ef 8310 	mrs	r3, PRIMASK
 801a798:	61bb      	str	r3, [r7, #24]
  return(result);
 801a79a:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801a79c:	627b      	str	r3, [r7, #36]	@ 0x24
 801a79e:	2301      	movs	r3, #1
 801a7a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7a2:	69fb      	ldr	r3, [r7, #28]
 801a7a4:	f383 8810 	msr	PRIMASK, r3
}
 801a7a8:	46c0      	nop			@ (mov r8, r8)
 801a7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7ac:	681b      	ldr	r3, [r3, #0]
 801a7ae:	681a      	ldr	r2, [r3, #0]
 801a7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7b2:	681b      	ldr	r3, [r3, #0]
 801a7b4:	2140      	movs	r1, #64	@ 0x40
 801a7b6:	430a      	orrs	r2, r1
 801a7b8:	601a      	str	r2, [r3, #0]
 801a7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a7bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7be:	6a3b      	ldr	r3, [r7, #32]
 801a7c0:	f383 8810 	msr	PRIMASK, r3
}
 801a7c4:	e004      	b.n	801a7d0 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 801a7c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a7c8:	0018      	movs	r0, r3
 801a7ca:	f7ff fa99 	bl	8019d00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801a7ce:	46c0      	nop			@ (mov r8, r8)
 801a7d0:	46c0      	nop			@ (mov r8, r8)
 801a7d2:	46bd      	mov	sp, r7
 801a7d4:	b00c      	add	sp, #48	@ 0x30
 801a7d6:	bd80      	pop	{r7, pc}

0801a7d8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801a7d8:	b580      	push	{r7, lr}
 801a7da:	b084      	sub	sp, #16
 801a7dc:	af00      	add	r7, sp, #0
 801a7de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a7e0:	687b      	ldr	r3, [r7, #4]
 801a7e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a7e4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801a7e6:	68fb      	ldr	r3, [r7, #12]
 801a7e8:	0018      	movs	r0, r3
 801a7ea:	f7ff fa91 	bl	8019d10 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801a7ee:	46c0      	nop			@ (mov r8, r8)
 801a7f0:	46bd      	mov	sp, r7
 801a7f2:	b004      	add	sp, #16
 801a7f4:	bd80      	pop	{r7, pc}
	...

0801a7f8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801a7f8:	b580      	push	{r7, lr}
 801a7fa:	b094      	sub	sp, #80	@ 0x50
 801a7fc:	af00      	add	r7, sp, #0
 801a7fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a800:	687b      	ldr	r3, [r7, #4]
 801a802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a804:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801a806:	687b      	ldr	r3, [r7, #4]
 801a808:	681b      	ldr	r3, [r3, #0]
 801a80a:	681b      	ldr	r3, [r3, #0]
 801a80c:	2220      	movs	r2, #32
 801a80e:	4013      	ands	r3, r2
 801a810:	d16f      	bne.n	801a8f2 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 801a812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a814:	225e      	movs	r2, #94	@ 0x5e
 801a816:	2100      	movs	r1, #0
 801a818:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a81a:	f3ef 8310 	mrs	r3, PRIMASK
 801a81e:	61bb      	str	r3, [r7, #24]
  return(result);
 801a820:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801a822:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a824:	2301      	movs	r3, #1
 801a826:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a828:	69fb      	ldr	r3, [r7, #28]
 801a82a:	f383 8810 	msr	PRIMASK, r3
}
 801a82e:	46c0      	nop			@ (mov r8, r8)
 801a830:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a832:	681b      	ldr	r3, [r3, #0]
 801a834:	681a      	ldr	r2, [r3, #0]
 801a836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a838:	681b      	ldr	r3, [r3, #0]
 801a83a:	493a      	ldr	r1, [pc, #232]	@ (801a924 <UART_DMAReceiveCplt+0x12c>)
 801a83c:	400a      	ands	r2, r1
 801a83e:	601a      	str	r2, [r3, #0]
 801a840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a842:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a844:	6a3b      	ldr	r3, [r7, #32]
 801a846:	f383 8810 	msr	PRIMASK, r3
}
 801a84a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a84c:	f3ef 8310 	mrs	r3, PRIMASK
 801a850:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 801a852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a854:	647b      	str	r3, [r7, #68]	@ 0x44
 801a856:	2301      	movs	r3, #1
 801a858:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a85c:	f383 8810 	msr	PRIMASK, r3
}
 801a860:	46c0      	nop			@ (mov r8, r8)
 801a862:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a864:	681b      	ldr	r3, [r3, #0]
 801a866:	689a      	ldr	r2, [r3, #8]
 801a868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a86a:	681b      	ldr	r3, [r3, #0]
 801a86c:	2101      	movs	r1, #1
 801a86e:	438a      	bics	r2, r1
 801a870:	609a      	str	r2, [r3, #8]
 801a872:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a878:	f383 8810 	msr	PRIMASK, r3
}
 801a87c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a87e:	f3ef 8310 	mrs	r3, PRIMASK
 801a882:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 801a884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801a886:	643b      	str	r3, [r7, #64]	@ 0x40
 801a888:	2301      	movs	r3, #1
 801a88a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a88c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a88e:	f383 8810 	msr	PRIMASK, r3
}
 801a892:	46c0      	nop			@ (mov r8, r8)
 801a894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a896:	681b      	ldr	r3, [r3, #0]
 801a898:	689a      	ldr	r2, [r3, #8]
 801a89a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a89c:	681b      	ldr	r3, [r3, #0]
 801a89e:	2140      	movs	r1, #64	@ 0x40
 801a8a0:	438a      	bics	r2, r1
 801a8a2:	609a      	str	r2, [r3, #8]
 801a8a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a8a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a8aa:	f383 8810 	msr	PRIMASK, r3
}
 801a8ae:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801a8b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a8b2:	228c      	movs	r2, #140	@ 0x8c
 801a8b4:	2120      	movs	r1, #32
 801a8b6:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a8b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a8ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a8bc:	2b01      	cmp	r3, #1
 801a8be:	d118      	bne.n	801a8f2 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a8c0:	f3ef 8310 	mrs	r3, PRIMASK
 801a8c4:	60fb      	str	r3, [r7, #12]
  return(result);
 801a8c6:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a8c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a8ca:	2301      	movs	r3, #1
 801a8cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8ce:	693b      	ldr	r3, [r7, #16]
 801a8d0:	f383 8810 	msr	PRIMASK, r3
}
 801a8d4:	46c0      	nop			@ (mov r8, r8)
 801a8d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a8d8:	681b      	ldr	r3, [r3, #0]
 801a8da:	681a      	ldr	r2, [r3, #0]
 801a8dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a8de:	681b      	ldr	r3, [r3, #0]
 801a8e0:	2110      	movs	r1, #16
 801a8e2:	438a      	bics	r2, r1
 801a8e4:	601a      	str	r2, [r3, #0]
 801a8e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a8e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8ea:	697b      	ldr	r3, [r7, #20]
 801a8ec:	f383 8810 	msr	PRIMASK, r3
}
 801a8f0:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a8f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a8f4:	2200      	movs	r2, #0
 801a8f6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a8f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a8fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a8fc:	2b01      	cmp	r3, #1
 801a8fe:	d108      	bne.n	801a912 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801a900:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a902:	225c      	movs	r2, #92	@ 0x5c
 801a904:	5a9a      	ldrh	r2, [r3, r2]
 801a906:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a908:	0011      	movs	r1, r2
 801a90a:	0018      	movs	r0, r3
 801a90c:	f7ff fa20 	bl	8019d50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801a910:	e003      	b.n	801a91a <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 801a912:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a914:	0018      	movs	r0, r3
 801a916:	f7ff fa03 	bl	8019d20 <HAL_UART_RxCpltCallback>
}
 801a91a:	46c0      	nop			@ (mov r8, r8)
 801a91c:	46bd      	mov	sp, r7
 801a91e:	b014      	add	sp, #80	@ 0x50
 801a920:	bd80      	pop	{r7, pc}
 801a922:	46c0      	nop			@ (mov r8, r8)
 801a924:	fffffeff 	.word	0xfffffeff

0801a928 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801a928:	b580      	push	{r7, lr}
 801a92a:	b084      	sub	sp, #16
 801a92c:	af00      	add	r7, sp, #0
 801a92e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a930:	687b      	ldr	r3, [r7, #4]
 801a932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a934:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801a936:	68fb      	ldr	r3, [r7, #12]
 801a938:	2201      	movs	r2, #1
 801a93a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a93c:	68fb      	ldr	r3, [r7, #12]
 801a93e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a940:	2b01      	cmp	r3, #1
 801a942:	d10a      	bne.n	801a95a <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801a944:	68fb      	ldr	r3, [r7, #12]
 801a946:	225c      	movs	r2, #92	@ 0x5c
 801a948:	5a9b      	ldrh	r3, [r3, r2]
 801a94a:	085b      	lsrs	r3, r3, #1
 801a94c:	b29a      	uxth	r2, r3
 801a94e:	68fb      	ldr	r3, [r7, #12]
 801a950:	0011      	movs	r1, r2
 801a952:	0018      	movs	r0, r3
 801a954:	f7ff f9fc 	bl	8019d50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801a958:	e003      	b.n	801a962 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 801a95a:	68fb      	ldr	r3, [r7, #12]
 801a95c:	0018      	movs	r0, r3
 801a95e:	f7ff f9e7 	bl	8019d30 <HAL_UART_RxHalfCpltCallback>
}
 801a962:	46c0      	nop			@ (mov r8, r8)
 801a964:	46bd      	mov	sp, r7
 801a966:	b004      	add	sp, #16
 801a968:	bd80      	pop	{r7, pc}

0801a96a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801a96a:	b580      	push	{r7, lr}
 801a96c:	b086      	sub	sp, #24
 801a96e:	af00      	add	r7, sp, #0
 801a970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a972:	687b      	ldr	r3, [r7, #4]
 801a974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a976:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801a978:	697b      	ldr	r3, [r7, #20]
 801a97a:	2288      	movs	r2, #136	@ 0x88
 801a97c:	589b      	ldr	r3, [r3, r2]
 801a97e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801a980:	697b      	ldr	r3, [r7, #20]
 801a982:	228c      	movs	r2, #140	@ 0x8c
 801a984:	589b      	ldr	r3, [r3, r2]
 801a986:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801a988:	697b      	ldr	r3, [r7, #20]
 801a98a:	681b      	ldr	r3, [r3, #0]
 801a98c:	689b      	ldr	r3, [r3, #8]
 801a98e:	2280      	movs	r2, #128	@ 0x80
 801a990:	4013      	ands	r3, r2
 801a992:	2b80      	cmp	r3, #128	@ 0x80
 801a994:	d10a      	bne.n	801a9ac <UART_DMAError+0x42>
 801a996:	693b      	ldr	r3, [r7, #16]
 801a998:	2b21      	cmp	r3, #33	@ 0x21
 801a99a:	d107      	bne.n	801a9ac <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801a99c:	697b      	ldr	r3, [r7, #20]
 801a99e:	2256      	movs	r2, #86	@ 0x56
 801a9a0:	2100      	movs	r1, #0
 801a9a2:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 801a9a4:	697b      	ldr	r3, [r7, #20]
 801a9a6:	0018      	movs	r0, r3
 801a9a8:	f7ff fe24 	bl	801a5f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801a9ac:	697b      	ldr	r3, [r7, #20]
 801a9ae:	681b      	ldr	r3, [r3, #0]
 801a9b0:	689b      	ldr	r3, [r3, #8]
 801a9b2:	2240      	movs	r2, #64	@ 0x40
 801a9b4:	4013      	ands	r3, r2
 801a9b6:	2b40      	cmp	r3, #64	@ 0x40
 801a9b8:	d10a      	bne.n	801a9d0 <UART_DMAError+0x66>
 801a9ba:	68fb      	ldr	r3, [r7, #12]
 801a9bc:	2b22      	cmp	r3, #34	@ 0x22
 801a9be:	d107      	bne.n	801a9d0 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801a9c0:	697b      	ldr	r3, [r7, #20]
 801a9c2:	225e      	movs	r2, #94	@ 0x5e
 801a9c4:	2100      	movs	r1, #0
 801a9c6:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 801a9c8:	697b      	ldr	r3, [r7, #20]
 801a9ca:	0018      	movs	r0, r3
 801a9cc:	f7ff fe52 	bl	801a674 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801a9d0:	697b      	ldr	r3, [r7, #20]
 801a9d2:	2290      	movs	r2, #144	@ 0x90
 801a9d4:	589b      	ldr	r3, [r3, r2]
 801a9d6:	2210      	movs	r2, #16
 801a9d8:	431a      	orrs	r2, r3
 801a9da:	697b      	ldr	r3, [r7, #20]
 801a9dc:	2190      	movs	r1, #144	@ 0x90
 801a9de:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801a9e0:	697b      	ldr	r3, [r7, #20]
 801a9e2:	0018      	movs	r0, r3
 801a9e4:	f7ff f9ac 	bl	8019d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801a9e8:	46c0      	nop			@ (mov r8, r8)
 801a9ea:	46bd      	mov	sp, r7
 801a9ec:	b006      	add	sp, #24
 801a9ee:	bd80      	pop	{r7, pc}

0801a9f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801a9f0:	b580      	push	{r7, lr}
 801a9f2:	b084      	sub	sp, #16
 801a9f4:	af00      	add	r7, sp, #0
 801a9f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a9f8:	687b      	ldr	r3, [r7, #4]
 801a9fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a9fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801a9fe:	68fb      	ldr	r3, [r7, #12]
 801aa00:	225e      	movs	r2, #94	@ 0x5e
 801aa02:	2100      	movs	r1, #0
 801aa04:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801aa06:	68fb      	ldr	r3, [r7, #12]
 801aa08:	0018      	movs	r0, r3
 801aa0a:	f7ff f999 	bl	8019d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801aa0e:	46c0      	nop			@ (mov r8, r8)
 801aa10:	46bd      	mov	sp, r7
 801aa12:	b004      	add	sp, #16
 801aa14:	bd80      	pop	{r7, pc}

0801aa16 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801aa16:	b580      	push	{r7, lr}
 801aa18:	b086      	sub	sp, #24
 801aa1a:	af00      	add	r7, sp, #0
 801aa1c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801aa1e:	f3ef 8310 	mrs	r3, PRIMASK
 801aa22:	60bb      	str	r3, [r7, #8]
  return(result);
 801aa24:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801aa26:	617b      	str	r3, [r7, #20]
 801aa28:	2301      	movs	r3, #1
 801aa2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa2c:	68fb      	ldr	r3, [r7, #12]
 801aa2e:	f383 8810 	msr	PRIMASK, r3
}
 801aa32:	46c0      	nop			@ (mov r8, r8)
 801aa34:	687b      	ldr	r3, [r7, #4]
 801aa36:	681b      	ldr	r3, [r3, #0]
 801aa38:	681a      	ldr	r2, [r3, #0]
 801aa3a:	687b      	ldr	r3, [r7, #4]
 801aa3c:	681b      	ldr	r3, [r3, #0]
 801aa3e:	2140      	movs	r1, #64	@ 0x40
 801aa40:	438a      	bics	r2, r1
 801aa42:	601a      	str	r2, [r3, #0]
 801aa44:	697b      	ldr	r3, [r7, #20]
 801aa46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa48:	693b      	ldr	r3, [r7, #16]
 801aa4a:	f383 8810 	msr	PRIMASK, r3
}
 801aa4e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801aa50:	687b      	ldr	r3, [r7, #4]
 801aa52:	2288      	movs	r2, #136	@ 0x88
 801aa54:	2120      	movs	r1, #32
 801aa56:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	2200      	movs	r2, #0
 801aa5c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801aa5e:	687b      	ldr	r3, [r7, #4]
 801aa60:	0018      	movs	r0, r3
 801aa62:	f7ff f94d 	bl	8019d00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801aa66:	46c0      	nop			@ (mov r8, r8)
 801aa68:	46bd      	mov	sp, r7
 801aa6a:	b006      	add	sp, #24
 801aa6c:	bd80      	pop	{r7, pc}

0801aa6e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801aa6e:	b580      	push	{r7, lr}
 801aa70:	b082      	sub	sp, #8
 801aa72:	af00      	add	r7, sp, #0
 801aa74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801aa76:	46c0      	nop			@ (mov r8, r8)
 801aa78:	46bd      	mov	sp, r7
 801aa7a:	b002      	add	sp, #8
 801aa7c:	bd80      	pop	{r7, pc}

0801aa7e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801aa7e:	b580      	push	{r7, lr}
 801aa80:	b082      	sub	sp, #8
 801aa82:	af00      	add	r7, sp, #0
 801aa84:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801aa86:	46c0      	nop			@ (mov r8, r8)
 801aa88:	46bd      	mov	sp, r7
 801aa8a:	b002      	add	sp, #8
 801aa8c:	bd80      	pop	{r7, pc}

0801aa8e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801aa8e:	b580      	push	{r7, lr}
 801aa90:	b082      	sub	sp, #8
 801aa92:	af00      	add	r7, sp, #0
 801aa94:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801aa96:	46c0      	nop			@ (mov r8, r8)
 801aa98:	46bd      	mov	sp, r7
 801aa9a:	b002      	add	sp, #8
 801aa9c:	bd80      	pop	{r7, pc}
	...

0801aaa0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801aaa0:	b580      	push	{r7, lr}
 801aaa2:	b084      	sub	sp, #16
 801aaa4:	af00      	add	r7, sp, #0
 801aaa6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801aaa8:	687b      	ldr	r3, [r7, #4]
 801aaaa:	2284      	movs	r2, #132	@ 0x84
 801aaac:	5c9b      	ldrb	r3, [r3, r2]
 801aaae:	2b01      	cmp	r3, #1
 801aab0:	d101      	bne.n	801aab6 <HAL_UARTEx_DisableFifoMode+0x16>
 801aab2:	2302      	movs	r3, #2
 801aab4:	e027      	b.n	801ab06 <HAL_UARTEx_DisableFifoMode+0x66>
 801aab6:	687b      	ldr	r3, [r7, #4]
 801aab8:	2284      	movs	r2, #132	@ 0x84
 801aaba:	2101      	movs	r1, #1
 801aabc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 801aabe:	687b      	ldr	r3, [r7, #4]
 801aac0:	2288      	movs	r2, #136	@ 0x88
 801aac2:	2124      	movs	r1, #36	@ 0x24
 801aac4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801aac6:	687b      	ldr	r3, [r7, #4]
 801aac8:	681b      	ldr	r3, [r3, #0]
 801aaca:	681b      	ldr	r3, [r3, #0]
 801aacc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801aace:	687b      	ldr	r3, [r7, #4]
 801aad0:	681b      	ldr	r3, [r3, #0]
 801aad2:	681a      	ldr	r2, [r3, #0]
 801aad4:	687b      	ldr	r3, [r7, #4]
 801aad6:	681b      	ldr	r3, [r3, #0]
 801aad8:	2101      	movs	r1, #1
 801aada:	438a      	bics	r2, r1
 801aadc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801aade:	68fb      	ldr	r3, [r7, #12]
 801aae0:	4a0b      	ldr	r2, [pc, #44]	@ (801ab10 <HAL_UARTEx_DisableFifoMode+0x70>)
 801aae2:	4013      	ands	r3, r2
 801aae4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801aae6:	687b      	ldr	r3, [r7, #4]
 801aae8:	2200      	movs	r2, #0
 801aaea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801aaec:	687b      	ldr	r3, [r7, #4]
 801aaee:	681b      	ldr	r3, [r3, #0]
 801aaf0:	68fa      	ldr	r2, [r7, #12]
 801aaf2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801aaf4:	687b      	ldr	r3, [r7, #4]
 801aaf6:	2288      	movs	r2, #136	@ 0x88
 801aaf8:	2120      	movs	r1, #32
 801aafa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801aafc:	687b      	ldr	r3, [r7, #4]
 801aafe:	2284      	movs	r2, #132	@ 0x84
 801ab00:	2100      	movs	r1, #0
 801ab02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801ab04:	2300      	movs	r3, #0
}
 801ab06:	0018      	movs	r0, r3
 801ab08:	46bd      	mov	sp, r7
 801ab0a:	b004      	add	sp, #16
 801ab0c:	bd80      	pop	{r7, pc}
 801ab0e:	46c0      	nop			@ (mov r8, r8)
 801ab10:	dfffffff 	.word	0xdfffffff

0801ab14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801ab14:	b580      	push	{r7, lr}
 801ab16:	b084      	sub	sp, #16
 801ab18:	af00      	add	r7, sp, #0
 801ab1a:	6078      	str	r0, [r7, #4]
 801ab1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ab1e:	687b      	ldr	r3, [r7, #4]
 801ab20:	2284      	movs	r2, #132	@ 0x84
 801ab22:	5c9b      	ldrb	r3, [r3, r2]
 801ab24:	2b01      	cmp	r3, #1
 801ab26:	d101      	bne.n	801ab2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801ab28:	2302      	movs	r3, #2
 801ab2a:	e02e      	b.n	801ab8a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 801ab2c:	687b      	ldr	r3, [r7, #4]
 801ab2e:	2284      	movs	r2, #132	@ 0x84
 801ab30:	2101      	movs	r1, #1
 801ab32:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 801ab34:	687b      	ldr	r3, [r7, #4]
 801ab36:	2288      	movs	r2, #136	@ 0x88
 801ab38:	2124      	movs	r1, #36	@ 0x24
 801ab3a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ab3c:	687b      	ldr	r3, [r7, #4]
 801ab3e:	681b      	ldr	r3, [r3, #0]
 801ab40:	681b      	ldr	r3, [r3, #0]
 801ab42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ab44:	687b      	ldr	r3, [r7, #4]
 801ab46:	681b      	ldr	r3, [r3, #0]
 801ab48:	681a      	ldr	r2, [r3, #0]
 801ab4a:	687b      	ldr	r3, [r7, #4]
 801ab4c:	681b      	ldr	r3, [r3, #0]
 801ab4e:	2101      	movs	r1, #1
 801ab50:	438a      	bics	r2, r1
 801ab52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801ab54:	687b      	ldr	r3, [r7, #4]
 801ab56:	681b      	ldr	r3, [r3, #0]
 801ab58:	689b      	ldr	r3, [r3, #8]
 801ab5a:	00db      	lsls	r3, r3, #3
 801ab5c:	08d9      	lsrs	r1, r3, #3
 801ab5e:	687b      	ldr	r3, [r7, #4]
 801ab60:	681b      	ldr	r3, [r3, #0]
 801ab62:	683a      	ldr	r2, [r7, #0]
 801ab64:	430a      	orrs	r2, r1
 801ab66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801ab68:	687b      	ldr	r3, [r7, #4]
 801ab6a:	0018      	movs	r0, r3
 801ab6c:	f000 f854 	bl	801ac18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ab70:	687b      	ldr	r3, [r7, #4]
 801ab72:	681b      	ldr	r3, [r3, #0]
 801ab74:	68fa      	ldr	r2, [r7, #12]
 801ab76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ab78:	687b      	ldr	r3, [r7, #4]
 801ab7a:	2288      	movs	r2, #136	@ 0x88
 801ab7c:	2120      	movs	r1, #32
 801ab7e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ab80:	687b      	ldr	r3, [r7, #4]
 801ab82:	2284      	movs	r2, #132	@ 0x84
 801ab84:	2100      	movs	r1, #0
 801ab86:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801ab88:	2300      	movs	r3, #0
}
 801ab8a:	0018      	movs	r0, r3
 801ab8c:	46bd      	mov	sp, r7
 801ab8e:	b004      	add	sp, #16
 801ab90:	bd80      	pop	{r7, pc}
	...

0801ab94 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801ab94:	b580      	push	{r7, lr}
 801ab96:	b084      	sub	sp, #16
 801ab98:	af00      	add	r7, sp, #0
 801ab9a:	6078      	str	r0, [r7, #4]
 801ab9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ab9e:	687b      	ldr	r3, [r7, #4]
 801aba0:	2284      	movs	r2, #132	@ 0x84
 801aba2:	5c9b      	ldrb	r3, [r3, r2]
 801aba4:	2b01      	cmp	r3, #1
 801aba6:	d101      	bne.n	801abac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801aba8:	2302      	movs	r3, #2
 801abaa:	e02f      	b.n	801ac0c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 801abac:	687b      	ldr	r3, [r7, #4]
 801abae:	2284      	movs	r2, #132	@ 0x84
 801abb0:	2101      	movs	r1, #1
 801abb2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 801abb4:	687b      	ldr	r3, [r7, #4]
 801abb6:	2288      	movs	r2, #136	@ 0x88
 801abb8:	2124      	movs	r1, #36	@ 0x24
 801abba:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801abbc:	687b      	ldr	r3, [r7, #4]
 801abbe:	681b      	ldr	r3, [r3, #0]
 801abc0:	681b      	ldr	r3, [r3, #0]
 801abc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801abc4:	687b      	ldr	r3, [r7, #4]
 801abc6:	681b      	ldr	r3, [r3, #0]
 801abc8:	681a      	ldr	r2, [r3, #0]
 801abca:	687b      	ldr	r3, [r7, #4]
 801abcc:	681b      	ldr	r3, [r3, #0]
 801abce:	2101      	movs	r1, #1
 801abd0:	438a      	bics	r2, r1
 801abd2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801abd4:	687b      	ldr	r3, [r7, #4]
 801abd6:	681b      	ldr	r3, [r3, #0]
 801abd8:	689b      	ldr	r3, [r3, #8]
 801abda:	4a0e      	ldr	r2, [pc, #56]	@ (801ac14 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 801abdc:	4013      	ands	r3, r2
 801abde:	0019      	movs	r1, r3
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	681b      	ldr	r3, [r3, #0]
 801abe4:	683a      	ldr	r2, [r7, #0]
 801abe6:	430a      	orrs	r2, r1
 801abe8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801abea:	687b      	ldr	r3, [r7, #4]
 801abec:	0018      	movs	r0, r3
 801abee:	f000 f813 	bl	801ac18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801abf2:	687b      	ldr	r3, [r7, #4]
 801abf4:	681b      	ldr	r3, [r3, #0]
 801abf6:	68fa      	ldr	r2, [r7, #12]
 801abf8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801abfa:	687b      	ldr	r3, [r7, #4]
 801abfc:	2288      	movs	r2, #136	@ 0x88
 801abfe:	2120      	movs	r1, #32
 801ac00:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ac02:	687b      	ldr	r3, [r7, #4]
 801ac04:	2284      	movs	r2, #132	@ 0x84
 801ac06:	2100      	movs	r1, #0
 801ac08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801ac0a:	2300      	movs	r3, #0
}
 801ac0c:	0018      	movs	r0, r3
 801ac0e:	46bd      	mov	sp, r7
 801ac10:	b004      	add	sp, #16
 801ac12:	bd80      	pop	{r7, pc}
 801ac14:	f1ffffff 	.word	0xf1ffffff

0801ac18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801ac18:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ac1a:	b085      	sub	sp, #20
 801ac1c:	af00      	add	r7, sp, #0
 801ac1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801ac20:	687b      	ldr	r3, [r7, #4]
 801ac22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d108      	bne.n	801ac3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801ac28:	687b      	ldr	r3, [r7, #4]
 801ac2a:	226a      	movs	r2, #106	@ 0x6a
 801ac2c:	2101      	movs	r1, #1
 801ac2e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 801ac30:	687b      	ldr	r3, [r7, #4]
 801ac32:	2268      	movs	r2, #104	@ 0x68
 801ac34:	2101      	movs	r1, #1
 801ac36:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801ac38:	e043      	b.n	801acc2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801ac3a:	260f      	movs	r6, #15
 801ac3c:	19bb      	adds	r3, r7, r6
 801ac3e:	2208      	movs	r2, #8
 801ac40:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801ac42:	200e      	movs	r0, #14
 801ac44:	183b      	adds	r3, r7, r0
 801ac46:	2208      	movs	r2, #8
 801ac48:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801ac4a:	687b      	ldr	r3, [r7, #4]
 801ac4c:	681b      	ldr	r3, [r3, #0]
 801ac4e:	689b      	ldr	r3, [r3, #8]
 801ac50:	0e5b      	lsrs	r3, r3, #25
 801ac52:	b2da      	uxtb	r2, r3
 801ac54:	240d      	movs	r4, #13
 801ac56:	193b      	adds	r3, r7, r4
 801ac58:	2107      	movs	r1, #7
 801ac5a:	400a      	ands	r2, r1
 801ac5c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	681b      	ldr	r3, [r3, #0]
 801ac62:	689b      	ldr	r3, [r3, #8]
 801ac64:	0f5b      	lsrs	r3, r3, #29
 801ac66:	b2da      	uxtb	r2, r3
 801ac68:	250c      	movs	r5, #12
 801ac6a:	197b      	adds	r3, r7, r5
 801ac6c:	2107      	movs	r1, #7
 801ac6e:	400a      	ands	r2, r1
 801ac70:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801ac72:	183b      	adds	r3, r7, r0
 801ac74:	781b      	ldrb	r3, [r3, #0]
 801ac76:	197a      	adds	r2, r7, r5
 801ac78:	7812      	ldrb	r2, [r2, #0]
 801ac7a:	4914      	ldr	r1, [pc, #80]	@ (801accc <UARTEx_SetNbDataToProcess+0xb4>)
 801ac7c:	5c8a      	ldrb	r2, [r1, r2]
 801ac7e:	435a      	muls	r2, r3
 801ac80:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 801ac82:	197b      	adds	r3, r7, r5
 801ac84:	781b      	ldrb	r3, [r3, #0]
 801ac86:	4a12      	ldr	r2, [pc, #72]	@ (801acd0 <UARTEx_SetNbDataToProcess+0xb8>)
 801ac88:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801ac8a:	0019      	movs	r1, r3
 801ac8c:	f7e5 face 	bl	800022c <__divsi3>
 801ac90:	0003      	movs	r3, r0
 801ac92:	b299      	uxth	r1, r3
 801ac94:	687b      	ldr	r3, [r7, #4]
 801ac96:	226a      	movs	r2, #106	@ 0x6a
 801ac98:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801ac9a:	19bb      	adds	r3, r7, r6
 801ac9c:	781b      	ldrb	r3, [r3, #0]
 801ac9e:	193a      	adds	r2, r7, r4
 801aca0:	7812      	ldrb	r2, [r2, #0]
 801aca2:	490a      	ldr	r1, [pc, #40]	@ (801accc <UARTEx_SetNbDataToProcess+0xb4>)
 801aca4:	5c8a      	ldrb	r2, [r1, r2]
 801aca6:	435a      	muls	r2, r3
 801aca8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 801acaa:	193b      	adds	r3, r7, r4
 801acac:	781b      	ldrb	r3, [r3, #0]
 801acae:	4a08      	ldr	r2, [pc, #32]	@ (801acd0 <UARTEx_SetNbDataToProcess+0xb8>)
 801acb0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801acb2:	0019      	movs	r1, r3
 801acb4:	f7e5 faba 	bl	800022c <__divsi3>
 801acb8:	0003      	movs	r3, r0
 801acba:	b299      	uxth	r1, r3
 801acbc:	687b      	ldr	r3, [r7, #4]
 801acbe:	2268      	movs	r2, #104	@ 0x68
 801acc0:	5299      	strh	r1, [r3, r2]
}
 801acc2:	46c0      	nop			@ (mov r8, r8)
 801acc4:	46bd      	mov	sp, r7
 801acc6:	b005      	add	sp, #20
 801acc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801acca:	46c0      	nop			@ (mov r8, r8)
 801accc:	0801b53c 	.word	0x0801b53c
 801acd0:	0801b544 	.word	0x0801b544

0801acd4 <malloc>:
 801acd4:	b510      	push	{r4, lr}
 801acd6:	4b03      	ldr	r3, [pc, #12]	@ (801ace4 <malloc+0x10>)
 801acd8:	0001      	movs	r1, r0
 801acda:	6818      	ldr	r0, [r3, #0]
 801acdc:	f000 f830 	bl	801ad40 <_malloc_r>
 801ace0:	bd10      	pop	{r4, pc}
 801ace2:	46c0      	nop			@ (mov r8, r8)
 801ace4:	2000028c 	.word	0x2000028c

0801ace8 <free>:
 801ace8:	b510      	push	{r4, lr}
 801acea:	4b03      	ldr	r3, [pc, #12]	@ (801acf8 <free+0x10>)
 801acec:	0001      	movs	r1, r0
 801acee:	6818      	ldr	r0, [r3, #0]
 801acf0:	f000 f938 	bl	801af64 <_free_r>
 801acf4:	bd10      	pop	{r4, pc}
 801acf6:	46c0      	nop			@ (mov r8, r8)
 801acf8:	2000028c 	.word	0x2000028c

0801acfc <sbrk_aligned>:
 801acfc:	b570      	push	{r4, r5, r6, lr}
 801acfe:	4e0f      	ldr	r6, [pc, #60]	@ (801ad3c <sbrk_aligned+0x40>)
 801ad00:	000d      	movs	r5, r1
 801ad02:	6831      	ldr	r1, [r6, #0]
 801ad04:	0004      	movs	r4, r0
 801ad06:	2900      	cmp	r1, #0
 801ad08:	d102      	bne.n	801ad10 <sbrk_aligned+0x14>
 801ad0a:	f000 f8e3 	bl	801aed4 <_sbrk_r>
 801ad0e:	6030      	str	r0, [r6, #0]
 801ad10:	0029      	movs	r1, r5
 801ad12:	0020      	movs	r0, r4
 801ad14:	f000 f8de 	bl	801aed4 <_sbrk_r>
 801ad18:	1c43      	adds	r3, r0, #1
 801ad1a:	d103      	bne.n	801ad24 <sbrk_aligned+0x28>
 801ad1c:	2501      	movs	r5, #1
 801ad1e:	426d      	negs	r5, r5
 801ad20:	0028      	movs	r0, r5
 801ad22:	bd70      	pop	{r4, r5, r6, pc}
 801ad24:	2303      	movs	r3, #3
 801ad26:	1cc5      	adds	r5, r0, #3
 801ad28:	439d      	bics	r5, r3
 801ad2a:	42a8      	cmp	r0, r5
 801ad2c:	d0f8      	beq.n	801ad20 <sbrk_aligned+0x24>
 801ad2e:	1a29      	subs	r1, r5, r0
 801ad30:	0020      	movs	r0, r4
 801ad32:	f000 f8cf 	bl	801aed4 <_sbrk_r>
 801ad36:	3001      	adds	r0, #1
 801ad38:	d1f2      	bne.n	801ad20 <sbrk_aligned+0x24>
 801ad3a:	e7ef      	b.n	801ad1c <sbrk_aligned+0x20>
 801ad3c:	2000225c 	.word	0x2000225c

0801ad40 <_malloc_r>:
 801ad40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ad42:	2203      	movs	r2, #3
 801ad44:	1ccb      	adds	r3, r1, #3
 801ad46:	4393      	bics	r3, r2
 801ad48:	3308      	adds	r3, #8
 801ad4a:	0005      	movs	r5, r0
 801ad4c:	001f      	movs	r7, r3
 801ad4e:	2b0c      	cmp	r3, #12
 801ad50:	d234      	bcs.n	801adbc <_malloc_r+0x7c>
 801ad52:	270c      	movs	r7, #12
 801ad54:	42b9      	cmp	r1, r7
 801ad56:	d833      	bhi.n	801adc0 <_malloc_r+0x80>
 801ad58:	0028      	movs	r0, r5
 801ad5a:	f000 f871 	bl	801ae40 <__malloc_lock>
 801ad5e:	4e37      	ldr	r6, [pc, #220]	@ (801ae3c <_malloc_r+0xfc>)
 801ad60:	6833      	ldr	r3, [r6, #0]
 801ad62:	001c      	movs	r4, r3
 801ad64:	2c00      	cmp	r4, #0
 801ad66:	d12f      	bne.n	801adc8 <_malloc_r+0x88>
 801ad68:	0039      	movs	r1, r7
 801ad6a:	0028      	movs	r0, r5
 801ad6c:	f7ff ffc6 	bl	801acfc <sbrk_aligned>
 801ad70:	0004      	movs	r4, r0
 801ad72:	1c43      	adds	r3, r0, #1
 801ad74:	d15f      	bne.n	801ae36 <_malloc_r+0xf6>
 801ad76:	6834      	ldr	r4, [r6, #0]
 801ad78:	9400      	str	r4, [sp, #0]
 801ad7a:	9b00      	ldr	r3, [sp, #0]
 801ad7c:	2b00      	cmp	r3, #0
 801ad7e:	d14a      	bne.n	801ae16 <_malloc_r+0xd6>
 801ad80:	2c00      	cmp	r4, #0
 801ad82:	d052      	beq.n	801ae2a <_malloc_r+0xea>
 801ad84:	6823      	ldr	r3, [r4, #0]
 801ad86:	0028      	movs	r0, r5
 801ad88:	18e3      	adds	r3, r4, r3
 801ad8a:	9900      	ldr	r1, [sp, #0]
 801ad8c:	9301      	str	r3, [sp, #4]
 801ad8e:	f000 f8a1 	bl	801aed4 <_sbrk_r>
 801ad92:	9b01      	ldr	r3, [sp, #4]
 801ad94:	4283      	cmp	r3, r0
 801ad96:	d148      	bne.n	801ae2a <_malloc_r+0xea>
 801ad98:	6823      	ldr	r3, [r4, #0]
 801ad9a:	0028      	movs	r0, r5
 801ad9c:	1aff      	subs	r7, r7, r3
 801ad9e:	0039      	movs	r1, r7
 801ada0:	f7ff ffac 	bl	801acfc <sbrk_aligned>
 801ada4:	3001      	adds	r0, #1
 801ada6:	d040      	beq.n	801ae2a <_malloc_r+0xea>
 801ada8:	6823      	ldr	r3, [r4, #0]
 801adaa:	19db      	adds	r3, r3, r7
 801adac:	6023      	str	r3, [r4, #0]
 801adae:	6833      	ldr	r3, [r6, #0]
 801adb0:	685a      	ldr	r2, [r3, #4]
 801adb2:	2a00      	cmp	r2, #0
 801adb4:	d133      	bne.n	801ae1e <_malloc_r+0xde>
 801adb6:	9b00      	ldr	r3, [sp, #0]
 801adb8:	6033      	str	r3, [r6, #0]
 801adba:	e019      	b.n	801adf0 <_malloc_r+0xb0>
 801adbc:	2b00      	cmp	r3, #0
 801adbe:	dac9      	bge.n	801ad54 <_malloc_r+0x14>
 801adc0:	230c      	movs	r3, #12
 801adc2:	602b      	str	r3, [r5, #0]
 801adc4:	2000      	movs	r0, #0
 801adc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801adc8:	6821      	ldr	r1, [r4, #0]
 801adca:	1bc9      	subs	r1, r1, r7
 801adcc:	d420      	bmi.n	801ae10 <_malloc_r+0xd0>
 801adce:	290b      	cmp	r1, #11
 801add0:	d90a      	bls.n	801ade8 <_malloc_r+0xa8>
 801add2:	19e2      	adds	r2, r4, r7
 801add4:	6027      	str	r7, [r4, #0]
 801add6:	42a3      	cmp	r3, r4
 801add8:	d104      	bne.n	801ade4 <_malloc_r+0xa4>
 801adda:	6032      	str	r2, [r6, #0]
 801addc:	6863      	ldr	r3, [r4, #4]
 801adde:	6011      	str	r1, [r2, #0]
 801ade0:	6053      	str	r3, [r2, #4]
 801ade2:	e005      	b.n	801adf0 <_malloc_r+0xb0>
 801ade4:	605a      	str	r2, [r3, #4]
 801ade6:	e7f9      	b.n	801addc <_malloc_r+0x9c>
 801ade8:	6862      	ldr	r2, [r4, #4]
 801adea:	42a3      	cmp	r3, r4
 801adec:	d10e      	bne.n	801ae0c <_malloc_r+0xcc>
 801adee:	6032      	str	r2, [r6, #0]
 801adf0:	0028      	movs	r0, r5
 801adf2:	f000 f82d 	bl	801ae50 <__malloc_unlock>
 801adf6:	0020      	movs	r0, r4
 801adf8:	2207      	movs	r2, #7
 801adfa:	300b      	adds	r0, #11
 801adfc:	1d23      	adds	r3, r4, #4
 801adfe:	4390      	bics	r0, r2
 801ae00:	1ac2      	subs	r2, r0, r3
 801ae02:	4298      	cmp	r0, r3
 801ae04:	d0df      	beq.n	801adc6 <_malloc_r+0x86>
 801ae06:	1a1b      	subs	r3, r3, r0
 801ae08:	50a3      	str	r3, [r4, r2]
 801ae0a:	e7dc      	b.n	801adc6 <_malloc_r+0x86>
 801ae0c:	605a      	str	r2, [r3, #4]
 801ae0e:	e7ef      	b.n	801adf0 <_malloc_r+0xb0>
 801ae10:	0023      	movs	r3, r4
 801ae12:	6864      	ldr	r4, [r4, #4]
 801ae14:	e7a6      	b.n	801ad64 <_malloc_r+0x24>
 801ae16:	9c00      	ldr	r4, [sp, #0]
 801ae18:	6863      	ldr	r3, [r4, #4]
 801ae1a:	9300      	str	r3, [sp, #0]
 801ae1c:	e7ad      	b.n	801ad7a <_malloc_r+0x3a>
 801ae1e:	001a      	movs	r2, r3
 801ae20:	685b      	ldr	r3, [r3, #4]
 801ae22:	42a3      	cmp	r3, r4
 801ae24:	d1fb      	bne.n	801ae1e <_malloc_r+0xde>
 801ae26:	2300      	movs	r3, #0
 801ae28:	e7da      	b.n	801ade0 <_malloc_r+0xa0>
 801ae2a:	230c      	movs	r3, #12
 801ae2c:	0028      	movs	r0, r5
 801ae2e:	602b      	str	r3, [r5, #0]
 801ae30:	f000 f80e 	bl	801ae50 <__malloc_unlock>
 801ae34:	e7c6      	b.n	801adc4 <_malloc_r+0x84>
 801ae36:	6007      	str	r7, [r0, #0]
 801ae38:	e7da      	b.n	801adf0 <_malloc_r+0xb0>
 801ae3a:	46c0      	nop			@ (mov r8, r8)
 801ae3c:	20002260 	.word	0x20002260

0801ae40 <__malloc_lock>:
 801ae40:	b510      	push	{r4, lr}
 801ae42:	4802      	ldr	r0, [pc, #8]	@ (801ae4c <__malloc_lock+0xc>)
 801ae44:	f000 f882 	bl	801af4c <__retarget_lock_acquire_recursive>
 801ae48:	bd10      	pop	{r4, pc}
 801ae4a:	46c0      	nop			@ (mov r8, r8)
 801ae4c:	200023a0 	.word	0x200023a0

0801ae50 <__malloc_unlock>:
 801ae50:	b510      	push	{r4, lr}
 801ae52:	4802      	ldr	r0, [pc, #8]	@ (801ae5c <__malloc_unlock+0xc>)
 801ae54:	f000 f87b 	bl	801af4e <__retarget_lock_release_recursive>
 801ae58:	bd10      	pop	{r4, pc}
 801ae5a:	46c0      	nop			@ (mov r8, r8)
 801ae5c:	200023a0 	.word	0x200023a0

0801ae60 <memcmp>:
 801ae60:	b530      	push	{r4, r5, lr}
 801ae62:	2400      	movs	r4, #0
 801ae64:	3901      	subs	r1, #1
 801ae66:	42a2      	cmp	r2, r4
 801ae68:	d101      	bne.n	801ae6e <memcmp+0xe>
 801ae6a:	2000      	movs	r0, #0
 801ae6c:	e005      	b.n	801ae7a <memcmp+0x1a>
 801ae6e:	5d03      	ldrb	r3, [r0, r4]
 801ae70:	3401      	adds	r4, #1
 801ae72:	5d0d      	ldrb	r5, [r1, r4]
 801ae74:	42ab      	cmp	r3, r5
 801ae76:	d0f6      	beq.n	801ae66 <memcmp+0x6>
 801ae78:	1b58      	subs	r0, r3, r5
 801ae7a:	bd30      	pop	{r4, r5, pc}

0801ae7c <memset>:
 801ae7c:	0003      	movs	r3, r0
 801ae7e:	1882      	adds	r2, r0, r2
 801ae80:	4293      	cmp	r3, r2
 801ae82:	d100      	bne.n	801ae86 <memset+0xa>
 801ae84:	4770      	bx	lr
 801ae86:	7019      	strb	r1, [r3, #0]
 801ae88:	3301      	adds	r3, #1
 801ae8a:	e7f9      	b.n	801ae80 <memset+0x4>

0801ae8c <strchr>:
 801ae8c:	b2c9      	uxtb	r1, r1
 801ae8e:	7803      	ldrb	r3, [r0, #0]
 801ae90:	2b00      	cmp	r3, #0
 801ae92:	d004      	beq.n	801ae9e <strchr+0x12>
 801ae94:	428b      	cmp	r3, r1
 801ae96:	d100      	bne.n	801ae9a <strchr+0xe>
 801ae98:	4770      	bx	lr
 801ae9a:	3001      	adds	r0, #1
 801ae9c:	e7f7      	b.n	801ae8e <strchr+0x2>
 801ae9e:	424b      	negs	r3, r1
 801aea0:	4159      	adcs	r1, r3
 801aea2:	4249      	negs	r1, r1
 801aea4:	4008      	ands	r0, r1
 801aea6:	e7f7      	b.n	801ae98 <strchr+0xc>

0801aea8 <strstr>:
 801aea8:	780a      	ldrb	r2, [r1, #0]
 801aeaa:	b530      	push	{r4, r5, lr}
 801aeac:	2a00      	cmp	r2, #0
 801aeae:	d10c      	bne.n	801aeca <strstr+0x22>
 801aeb0:	bd30      	pop	{r4, r5, pc}
 801aeb2:	429a      	cmp	r2, r3
 801aeb4:	d108      	bne.n	801aec8 <strstr+0x20>
 801aeb6:	2301      	movs	r3, #1
 801aeb8:	5ccc      	ldrb	r4, [r1, r3]
 801aeba:	2c00      	cmp	r4, #0
 801aebc:	d0f8      	beq.n	801aeb0 <strstr+0x8>
 801aebe:	5cc5      	ldrb	r5, [r0, r3]
 801aec0:	42a5      	cmp	r5, r4
 801aec2:	d101      	bne.n	801aec8 <strstr+0x20>
 801aec4:	3301      	adds	r3, #1
 801aec6:	e7f7      	b.n	801aeb8 <strstr+0x10>
 801aec8:	3001      	adds	r0, #1
 801aeca:	7803      	ldrb	r3, [r0, #0]
 801aecc:	2b00      	cmp	r3, #0
 801aece:	d1f0      	bne.n	801aeb2 <strstr+0xa>
 801aed0:	0018      	movs	r0, r3
 801aed2:	e7ed      	b.n	801aeb0 <strstr+0x8>

0801aed4 <_sbrk_r>:
 801aed4:	2300      	movs	r3, #0
 801aed6:	b570      	push	{r4, r5, r6, lr}
 801aed8:	4d06      	ldr	r5, [pc, #24]	@ (801aef4 <_sbrk_r+0x20>)
 801aeda:	0004      	movs	r4, r0
 801aedc:	0008      	movs	r0, r1
 801aede:	602b      	str	r3, [r5, #0]
 801aee0:	f7f1 fe02 	bl	800cae8 <_sbrk>
 801aee4:	1c43      	adds	r3, r0, #1
 801aee6:	d103      	bne.n	801aef0 <_sbrk_r+0x1c>
 801aee8:	682b      	ldr	r3, [r5, #0]
 801aeea:	2b00      	cmp	r3, #0
 801aeec:	d000      	beq.n	801aef0 <_sbrk_r+0x1c>
 801aeee:	6023      	str	r3, [r4, #0]
 801aef0:	bd70      	pop	{r4, r5, r6, pc}
 801aef2:	46c0      	nop			@ (mov r8, r8)
 801aef4:	2000239c 	.word	0x2000239c

0801aef8 <__errno>:
 801aef8:	4b01      	ldr	r3, [pc, #4]	@ (801af00 <__errno+0x8>)
 801aefa:	6818      	ldr	r0, [r3, #0]
 801aefc:	4770      	bx	lr
 801aefe:	46c0      	nop			@ (mov r8, r8)
 801af00:	2000028c 	.word	0x2000028c

0801af04 <__libc_init_array>:
 801af04:	b570      	push	{r4, r5, r6, lr}
 801af06:	2600      	movs	r6, #0
 801af08:	4c0c      	ldr	r4, [pc, #48]	@ (801af3c <__libc_init_array+0x38>)
 801af0a:	4d0d      	ldr	r5, [pc, #52]	@ (801af40 <__libc_init_array+0x3c>)
 801af0c:	1b64      	subs	r4, r4, r5
 801af0e:	10a4      	asrs	r4, r4, #2
 801af10:	42a6      	cmp	r6, r4
 801af12:	d109      	bne.n	801af28 <__libc_init_array+0x24>
 801af14:	2600      	movs	r6, #0
 801af16:	f000 f979 	bl	801b20c <_init>
 801af1a:	4c0a      	ldr	r4, [pc, #40]	@ (801af44 <__libc_init_array+0x40>)
 801af1c:	4d0a      	ldr	r5, [pc, #40]	@ (801af48 <__libc_init_array+0x44>)
 801af1e:	1b64      	subs	r4, r4, r5
 801af20:	10a4      	asrs	r4, r4, #2
 801af22:	42a6      	cmp	r6, r4
 801af24:	d105      	bne.n	801af32 <__libc_init_array+0x2e>
 801af26:	bd70      	pop	{r4, r5, r6, pc}
 801af28:	00b3      	lsls	r3, r6, #2
 801af2a:	58eb      	ldr	r3, [r5, r3]
 801af2c:	4798      	blx	r3
 801af2e:	3601      	adds	r6, #1
 801af30:	e7ee      	b.n	801af10 <__libc_init_array+0xc>
 801af32:	00b3      	lsls	r3, r6, #2
 801af34:	58eb      	ldr	r3, [r5, r3]
 801af36:	4798      	blx	r3
 801af38:	3601      	adds	r6, #1
 801af3a:	e7f2      	b.n	801af22 <__libc_init_array+0x1e>
 801af3c:	0801b568 	.word	0x0801b568
 801af40:	0801b568 	.word	0x0801b568
 801af44:	0801b56c 	.word	0x0801b56c
 801af48:	0801b568 	.word	0x0801b568

0801af4c <__retarget_lock_acquire_recursive>:
 801af4c:	4770      	bx	lr

0801af4e <__retarget_lock_release_recursive>:
 801af4e:	4770      	bx	lr

0801af50 <memcpy>:
 801af50:	2300      	movs	r3, #0
 801af52:	b510      	push	{r4, lr}
 801af54:	429a      	cmp	r2, r3
 801af56:	d100      	bne.n	801af5a <memcpy+0xa>
 801af58:	bd10      	pop	{r4, pc}
 801af5a:	5ccc      	ldrb	r4, [r1, r3]
 801af5c:	54c4      	strb	r4, [r0, r3]
 801af5e:	3301      	adds	r3, #1
 801af60:	e7f8      	b.n	801af54 <memcpy+0x4>
	...

0801af64 <_free_r>:
 801af64:	b570      	push	{r4, r5, r6, lr}
 801af66:	0005      	movs	r5, r0
 801af68:	1e0c      	subs	r4, r1, #0
 801af6a:	d010      	beq.n	801af8e <_free_r+0x2a>
 801af6c:	3c04      	subs	r4, #4
 801af6e:	6823      	ldr	r3, [r4, #0]
 801af70:	2b00      	cmp	r3, #0
 801af72:	da00      	bge.n	801af76 <_free_r+0x12>
 801af74:	18e4      	adds	r4, r4, r3
 801af76:	0028      	movs	r0, r5
 801af78:	f7ff ff62 	bl	801ae40 <__malloc_lock>
 801af7c:	4a1d      	ldr	r2, [pc, #116]	@ (801aff4 <_free_r+0x90>)
 801af7e:	6813      	ldr	r3, [r2, #0]
 801af80:	2b00      	cmp	r3, #0
 801af82:	d105      	bne.n	801af90 <_free_r+0x2c>
 801af84:	6063      	str	r3, [r4, #4]
 801af86:	6014      	str	r4, [r2, #0]
 801af88:	0028      	movs	r0, r5
 801af8a:	f7ff ff61 	bl	801ae50 <__malloc_unlock>
 801af8e:	bd70      	pop	{r4, r5, r6, pc}
 801af90:	42a3      	cmp	r3, r4
 801af92:	d908      	bls.n	801afa6 <_free_r+0x42>
 801af94:	6820      	ldr	r0, [r4, #0]
 801af96:	1821      	adds	r1, r4, r0
 801af98:	428b      	cmp	r3, r1
 801af9a:	d1f3      	bne.n	801af84 <_free_r+0x20>
 801af9c:	6819      	ldr	r1, [r3, #0]
 801af9e:	685b      	ldr	r3, [r3, #4]
 801afa0:	1809      	adds	r1, r1, r0
 801afa2:	6021      	str	r1, [r4, #0]
 801afa4:	e7ee      	b.n	801af84 <_free_r+0x20>
 801afa6:	001a      	movs	r2, r3
 801afa8:	685b      	ldr	r3, [r3, #4]
 801afaa:	2b00      	cmp	r3, #0
 801afac:	d001      	beq.n	801afb2 <_free_r+0x4e>
 801afae:	42a3      	cmp	r3, r4
 801afb0:	d9f9      	bls.n	801afa6 <_free_r+0x42>
 801afb2:	6811      	ldr	r1, [r2, #0]
 801afb4:	1850      	adds	r0, r2, r1
 801afb6:	42a0      	cmp	r0, r4
 801afb8:	d10b      	bne.n	801afd2 <_free_r+0x6e>
 801afba:	6820      	ldr	r0, [r4, #0]
 801afbc:	1809      	adds	r1, r1, r0
 801afbe:	1850      	adds	r0, r2, r1
 801afc0:	6011      	str	r1, [r2, #0]
 801afc2:	4283      	cmp	r3, r0
 801afc4:	d1e0      	bne.n	801af88 <_free_r+0x24>
 801afc6:	6818      	ldr	r0, [r3, #0]
 801afc8:	685b      	ldr	r3, [r3, #4]
 801afca:	1841      	adds	r1, r0, r1
 801afcc:	6011      	str	r1, [r2, #0]
 801afce:	6053      	str	r3, [r2, #4]
 801afd0:	e7da      	b.n	801af88 <_free_r+0x24>
 801afd2:	42a0      	cmp	r0, r4
 801afd4:	d902      	bls.n	801afdc <_free_r+0x78>
 801afd6:	230c      	movs	r3, #12
 801afd8:	602b      	str	r3, [r5, #0]
 801afda:	e7d5      	b.n	801af88 <_free_r+0x24>
 801afdc:	6820      	ldr	r0, [r4, #0]
 801afde:	1821      	adds	r1, r4, r0
 801afe0:	428b      	cmp	r3, r1
 801afe2:	d103      	bne.n	801afec <_free_r+0x88>
 801afe4:	6819      	ldr	r1, [r3, #0]
 801afe6:	685b      	ldr	r3, [r3, #4]
 801afe8:	1809      	adds	r1, r1, r0
 801afea:	6021      	str	r1, [r4, #0]
 801afec:	6063      	str	r3, [r4, #4]
 801afee:	6054      	str	r4, [r2, #4]
 801aff0:	e7ca      	b.n	801af88 <_free_r+0x24>
 801aff2:	46c0      	nop			@ (mov r8, r8)
 801aff4:	20002260 	.word	0x20002260

0801aff8 <sqrt>:
 801aff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801affa:	0004      	movs	r4, r0
 801affc:	000d      	movs	r5, r1
 801affe:	f000 f821 	bl	801b044 <__ieee754_sqrt>
 801b002:	0022      	movs	r2, r4
 801b004:	0006      	movs	r6, r0
 801b006:	000f      	movs	r7, r1
 801b008:	002b      	movs	r3, r5
 801b00a:	0020      	movs	r0, r4
 801b00c:	0029      	movs	r1, r5
 801b00e:	f7e7 fa4f 	bl	80024b0 <__aeabi_dcmpun>
 801b012:	2800      	cmp	r0, #0
 801b014:	d113      	bne.n	801b03e <sqrt+0x46>
 801b016:	2200      	movs	r2, #0
 801b018:	2300      	movs	r3, #0
 801b01a:	0020      	movs	r0, r4
 801b01c:	0029      	movs	r1, r5
 801b01e:	f7e5 fa07 	bl	8000430 <__aeabi_dcmplt>
 801b022:	2800      	cmp	r0, #0
 801b024:	d00b      	beq.n	801b03e <sqrt+0x46>
 801b026:	f7ff ff67 	bl	801aef8 <__errno>
 801b02a:	2321      	movs	r3, #33	@ 0x21
 801b02c:	2200      	movs	r2, #0
 801b02e:	6003      	str	r3, [r0, #0]
 801b030:	2300      	movs	r3, #0
 801b032:	0010      	movs	r0, r2
 801b034:	0019      	movs	r1, r3
 801b036:	f7e5 ff11 	bl	8000e5c <__aeabi_ddiv>
 801b03a:	0006      	movs	r6, r0
 801b03c:	000f      	movs	r7, r1
 801b03e:	0030      	movs	r0, r6
 801b040:	0039      	movs	r1, r7
 801b042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801b044 <__ieee754_sqrt>:
 801b044:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b046:	000a      	movs	r2, r1
 801b048:	000d      	movs	r5, r1
 801b04a:	496b      	ldr	r1, [pc, #428]	@ (801b1f8 <__ieee754_sqrt+0x1b4>)
 801b04c:	0004      	movs	r4, r0
 801b04e:	0003      	movs	r3, r0
 801b050:	0008      	movs	r0, r1
 801b052:	b087      	sub	sp, #28
 801b054:	4028      	ands	r0, r5
 801b056:	4288      	cmp	r0, r1
 801b058:	d111      	bne.n	801b07e <__ieee754_sqrt+0x3a>
 801b05a:	0022      	movs	r2, r4
 801b05c:	002b      	movs	r3, r5
 801b05e:	0020      	movs	r0, r4
 801b060:	0029      	movs	r1, r5
 801b062:	f7e6 fb35 	bl	80016d0 <__aeabi_dmul>
 801b066:	0002      	movs	r2, r0
 801b068:	000b      	movs	r3, r1
 801b06a:	0020      	movs	r0, r4
 801b06c:	0029      	movs	r1, r5
 801b06e:	f7e5 fb2f 	bl	80006d0 <__aeabi_dadd>
 801b072:	0004      	movs	r4, r0
 801b074:	000d      	movs	r5, r1
 801b076:	0020      	movs	r0, r4
 801b078:	0029      	movs	r1, r5
 801b07a:	b007      	add	sp, #28
 801b07c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b07e:	2d00      	cmp	r5, #0
 801b080:	dc11      	bgt.n	801b0a6 <__ieee754_sqrt+0x62>
 801b082:	0069      	lsls	r1, r5, #1
 801b084:	0849      	lsrs	r1, r1, #1
 801b086:	4321      	orrs	r1, r4
 801b088:	d0f5      	beq.n	801b076 <__ieee754_sqrt+0x32>
 801b08a:	2000      	movs	r0, #0
 801b08c:	4285      	cmp	r5, r0
 801b08e:	d010      	beq.n	801b0b2 <__ieee754_sqrt+0x6e>
 801b090:	0022      	movs	r2, r4
 801b092:	002b      	movs	r3, r5
 801b094:	0020      	movs	r0, r4
 801b096:	0029      	movs	r1, r5
 801b098:	f7e6 fe00 	bl	8001c9c <__aeabi_dsub>
 801b09c:	0002      	movs	r2, r0
 801b09e:	000b      	movs	r3, r1
 801b0a0:	f7e5 fedc 	bl	8000e5c <__aeabi_ddiv>
 801b0a4:	e7e5      	b.n	801b072 <__ieee754_sqrt+0x2e>
 801b0a6:	1528      	asrs	r0, r5, #20
 801b0a8:	d115      	bne.n	801b0d6 <__ieee754_sqrt+0x92>
 801b0aa:	2480      	movs	r4, #128	@ 0x80
 801b0ac:	2100      	movs	r1, #0
 801b0ae:	0364      	lsls	r4, r4, #13
 801b0b0:	e007      	b.n	801b0c2 <__ieee754_sqrt+0x7e>
 801b0b2:	0ada      	lsrs	r2, r3, #11
 801b0b4:	3815      	subs	r0, #21
 801b0b6:	055b      	lsls	r3, r3, #21
 801b0b8:	2a00      	cmp	r2, #0
 801b0ba:	d0fa      	beq.n	801b0b2 <__ieee754_sqrt+0x6e>
 801b0bc:	e7f5      	b.n	801b0aa <__ieee754_sqrt+0x66>
 801b0be:	0052      	lsls	r2, r2, #1
 801b0c0:	3101      	adds	r1, #1
 801b0c2:	4222      	tst	r2, r4
 801b0c4:	d0fb      	beq.n	801b0be <__ieee754_sqrt+0x7a>
 801b0c6:	1e4c      	subs	r4, r1, #1
 801b0c8:	1b00      	subs	r0, r0, r4
 801b0ca:	2420      	movs	r4, #32
 801b0cc:	001d      	movs	r5, r3
 801b0ce:	1a64      	subs	r4, r4, r1
 801b0d0:	40e5      	lsrs	r5, r4
 801b0d2:	408b      	lsls	r3, r1
 801b0d4:	432a      	orrs	r2, r5
 801b0d6:	4949      	ldr	r1, [pc, #292]	@ (801b1fc <__ieee754_sqrt+0x1b8>)
 801b0d8:	0312      	lsls	r2, r2, #12
 801b0da:	1844      	adds	r4, r0, r1
 801b0dc:	2180      	movs	r1, #128	@ 0x80
 801b0de:	0b12      	lsrs	r2, r2, #12
 801b0e0:	0349      	lsls	r1, r1, #13
 801b0e2:	4311      	orrs	r1, r2
 801b0e4:	07c0      	lsls	r0, r0, #31
 801b0e6:	d403      	bmi.n	801b0f0 <__ieee754_sqrt+0xac>
 801b0e8:	0fda      	lsrs	r2, r3, #31
 801b0ea:	0049      	lsls	r1, r1, #1
 801b0ec:	1851      	adds	r1, r2, r1
 801b0ee:	005b      	lsls	r3, r3, #1
 801b0f0:	2500      	movs	r5, #0
 801b0f2:	1062      	asrs	r2, r4, #1
 801b0f4:	0049      	lsls	r1, r1, #1
 801b0f6:	2480      	movs	r4, #128	@ 0x80
 801b0f8:	9205      	str	r2, [sp, #20]
 801b0fa:	0fda      	lsrs	r2, r3, #31
 801b0fc:	1852      	adds	r2, r2, r1
 801b0fe:	2016      	movs	r0, #22
 801b100:	0029      	movs	r1, r5
 801b102:	005b      	lsls	r3, r3, #1
 801b104:	03a4      	lsls	r4, r4, #14
 801b106:	190e      	adds	r6, r1, r4
 801b108:	4296      	cmp	r6, r2
 801b10a:	dc02      	bgt.n	801b112 <__ieee754_sqrt+0xce>
 801b10c:	1931      	adds	r1, r6, r4
 801b10e:	1b92      	subs	r2, r2, r6
 801b110:	192d      	adds	r5, r5, r4
 801b112:	0fde      	lsrs	r6, r3, #31
 801b114:	0052      	lsls	r2, r2, #1
 801b116:	3801      	subs	r0, #1
 801b118:	1992      	adds	r2, r2, r6
 801b11a:	005b      	lsls	r3, r3, #1
 801b11c:	0864      	lsrs	r4, r4, #1
 801b11e:	2800      	cmp	r0, #0
 801b120:	d1f1      	bne.n	801b106 <__ieee754_sqrt+0xc2>
 801b122:	2620      	movs	r6, #32
 801b124:	2780      	movs	r7, #128	@ 0x80
 801b126:	0004      	movs	r4, r0
 801b128:	9604      	str	r6, [sp, #16]
 801b12a:	063f      	lsls	r7, r7, #24
 801b12c:	183e      	adds	r6, r7, r0
 801b12e:	46b4      	mov	ip, r6
 801b130:	428a      	cmp	r2, r1
 801b132:	dc02      	bgt.n	801b13a <__ieee754_sqrt+0xf6>
 801b134:	d114      	bne.n	801b160 <__ieee754_sqrt+0x11c>
 801b136:	429e      	cmp	r6, r3
 801b138:	d812      	bhi.n	801b160 <__ieee754_sqrt+0x11c>
 801b13a:	4660      	mov	r0, ip
 801b13c:	4666      	mov	r6, ip
 801b13e:	19c0      	adds	r0, r0, r7
 801b140:	9100      	str	r1, [sp, #0]
 801b142:	2e00      	cmp	r6, #0
 801b144:	da03      	bge.n	801b14e <__ieee754_sqrt+0x10a>
 801b146:	43c6      	mvns	r6, r0
 801b148:	0ff6      	lsrs	r6, r6, #31
 801b14a:	198e      	adds	r6, r1, r6
 801b14c:	9600      	str	r6, [sp, #0]
 801b14e:	1a52      	subs	r2, r2, r1
 801b150:	4563      	cmp	r3, ip
 801b152:	4189      	sbcs	r1, r1
 801b154:	4249      	negs	r1, r1
 801b156:	1a52      	subs	r2, r2, r1
 801b158:	4661      	mov	r1, ip
 801b15a:	1a5b      	subs	r3, r3, r1
 801b15c:	9900      	ldr	r1, [sp, #0]
 801b15e:	19e4      	adds	r4, r4, r7
 801b160:	0fde      	lsrs	r6, r3, #31
 801b162:	0052      	lsls	r2, r2, #1
 801b164:	1992      	adds	r2, r2, r6
 801b166:	9e04      	ldr	r6, [sp, #16]
 801b168:	005b      	lsls	r3, r3, #1
 801b16a:	3e01      	subs	r6, #1
 801b16c:	087f      	lsrs	r7, r7, #1
 801b16e:	9604      	str	r6, [sp, #16]
 801b170:	2e00      	cmp	r6, #0
 801b172:	d1db      	bne.n	801b12c <__ieee754_sqrt+0xe8>
 801b174:	431a      	orrs	r2, r3
 801b176:	d01f      	beq.n	801b1b8 <__ieee754_sqrt+0x174>
 801b178:	4e21      	ldr	r6, [pc, #132]	@ (801b200 <__ieee754_sqrt+0x1bc>)
 801b17a:	4f22      	ldr	r7, [pc, #136]	@ (801b204 <__ieee754_sqrt+0x1c0>)
 801b17c:	6830      	ldr	r0, [r6, #0]
 801b17e:	6871      	ldr	r1, [r6, #4]
 801b180:	683a      	ldr	r2, [r7, #0]
 801b182:	687b      	ldr	r3, [r7, #4]
 801b184:	9200      	str	r2, [sp, #0]
 801b186:	9301      	str	r3, [sp, #4]
 801b188:	6832      	ldr	r2, [r6, #0]
 801b18a:	6873      	ldr	r3, [r6, #4]
 801b18c:	9202      	str	r2, [sp, #8]
 801b18e:	9303      	str	r3, [sp, #12]
 801b190:	9a00      	ldr	r2, [sp, #0]
 801b192:	9b01      	ldr	r3, [sp, #4]
 801b194:	f7e6 fd82 	bl	8001c9c <__aeabi_dsub>
 801b198:	0002      	movs	r2, r0
 801b19a:	000b      	movs	r3, r1
 801b19c:	9802      	ldr	r0, [sp, #8]
 801b19e:	9903      	ldr	r1, [sp, #12]
 801b1a0:	f7e5 f950 	bl	8000444 <__aeabi_dcmple>
 801b1a4:	2800      	cmp	r0, #0
 801b1a6:	d007      	beq.n	801b1b8 <__ieee754_sqrt+0x174>
 801b1a8:	6830      	ldr	r0, [r6, #0]
 801b1aa:	6871      	ldr	r1, [r6, #4]
 801b1ac:	683a      	ldr	r2, [r7, #0]
 801b1ae:	687b      	ldr	r3, [r7, #4]
 801b1b0:	1c67      	adds	r7, r4, #1
 801b1b2:	d10c      	bne.n	801b1ce <__ieee754_sqrt+0x18a>
 801b1b4:	9c04      	ldr	r4, [sp, #16]
 801b1b6:	3501      	adds	r5, #1
 801b1b8:	4a13      	ldr	r2, [pc, #76]	@ (801b208 <__ieee754_sqrt+0x1c4>)
 801b1ba:	106b      	asrs	r3, r5, #1
 801b1bc:	189b      	adds	r3, r3, r2
 801b1be:	9a05      	ldr	r2, [sp, #20]
 801b1c0:	07ed      	lsls	r5, r5, #31
 801b1c2:	0864      	lsrs	r4, r4, #1
 801b1c4:	0512      	lsls	r2, r2, #20
 801b1c6:	4325      	orrs	r5, r4
 801b1c8:	0028      	movs	r0, r5
 801b1ca:	18d1      	adds	r1, r2, r3
 801b1cc:	e751      	b.n	801b072 <__ieee754_sqrt+0x2e>
 801b1ce:	f7e5 fa7f 	bl	80006d0 <__aeabi_dadd>
 801b1d2:	6877      	ldr	r7, [r6, #4]
 801b1d4:	6836      	ldr	r6, [r6, #0]
 801b1d6:	0002      	movs	r2, r0
 801b1d8:	000b      	movs	r3, r1
 801b1da:	0030      	movs	r0, r6
 801b1dc:	0039      	movs	r1, r7
 801b1de:	f7e5 f927 	bl	8000430 <__aeabi_dcmplt>
 801b1e2:	2800      	cmp	r0, #0
 801b1e4:	d004      	beq.n	801b1f0 <__ieee754_sqrt+0x1ac>
 801b1e6:	3402      	adds	r4, #2
 801b1e8:	4263      	negs	r3, r4
 801b1ea:	4163      	adcs	r3, r4
 801b1ec:	18ed      	adds	r5, r5, r3
 801b1ee:	e7e3      	b.n	801b1b8 <__ieee754_sqrt+0x174>
 801b1f0:	2301      	movs	r3, #1
 801b1f2:	3401      	adds	r4, #1
 801b1f4:	439c      	bics	r4, r3
 801b1f6:	e7df      	b.n	801b1b8 <__ieee754_sqrt+0x174>
 801b1f8:	7ff00000 	.word	0x7ff00000
 801b1fc:	fffffc01 	.word	0xfffffc01
 801b200:	0801b558 	.word	0x0801b558
 801b204:	0801b550 	.word	0x0801b550
 801b208:	3fe00000 	.word	0x3fe00000

0801b20c <_init>:
 801b20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b20e:	46c0      	nop			@ (mov r8, r8)
 801b210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b212:	bc08      	pop	{r3}
 801b214:	469e      	mov	lr, r3
 801b216:	4770      	bx	lr

0801b218 <_fini>:
 801b218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b21a:	46c0      	nop			@ (mov r8, r8)
 801b21c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b21e:	bc08      	pop	{r3}
 801b220:	469e      	mov	lr, r3
 801b222:	4770      	bx	lr
 801b224:	0000      	movs	r0, r0
	...

0801b228 <__FLASH_Program_Fast_veneer>:
 801b228:	b401      	push	{r0}
 801b22a:	4802      	ldr	r0, [pc, #8]	@ (801b234 <__FLASH_Program_Fast_veneer+0xc>)
 801b22c:	4684      	mov	ip, r0
 801b22e:	bc01      	pop	{r0}
 801b230:	4760      	bx	ip
 801b232:	bf00      	nop
 801b234:	200002dd 	.word	0x200002dd

Disassembly of section .data:

20000000 <ParamItem>:
20000000:	00000001                                ....

20000004 <aTxBuffer>:
20000004:	ff000007 00080000                       ........

2000000c <dpytab>:
2000000c:	9892bd81 9dc0c8ac e0848880 c6c2b0c3     ................
2000001c:	a4e2e3f0 f5af80f7 daaef4da ff86f4da     ................
2000002c:	c3e384e2 a1fe86c6 ffff8ef6 f1ffffff     ................
2000003c:	c3e384e2 ffffffc6 ffffffff ffffffff     ................

2000004c <BluetoothState>:
2000004c:	00000001                                ....

20000050 <Eventos>:
20000050:	12221111 14441333 16661555 00001777     ..".3.D.U.f.w...
	...

2000006c <Mediciones>:
2000006c:	12222111 00001333                       .!".3...

20000074 <Alarmas>:
20000074:	32223111 34443333 36663555 38883777     .1"233D4U5f6w7.8
20000084:	00000000                                ....

20000088 <DatosMAC>:
20000088:	56781234 00009999                       4.xV....

20000090 <DatosFirmware>:
20000090:	                                         ..

20000092 <PNU_0x3000>:
20000092:	                                         ..

20000094 <PNU_0x3004>:
20000094:	                                         (.

20000096 <PNU_0x3006>:
20000096:	                                         ..

20000098 <PNU_0x3008>:
20000098:	                                         ..

2000009a <PNU_0x300C>:
2000009a:	                                         ..

2000009c <PNU_0x3010>:
2000009c:	                                         ..

2000009e <PNU_0x3012>:
2000009e:	                                         (.

200000a0 <PNU_0x3014>:
200000a0:	                                         ..

200000a2 <PNU_0x3016>:
200000a2:	                                         ..

200000a4 <PNU_0x3018>:
200000a4:	                                         ..

200000a6 <PNU_0x301A>:
200000a6:	                                         2.

200000a8 <PNU_0x301C>:
200000a8:	                                         Z.

200000aa <PNU_0x301E>:
200000aa:	                                         ..

200000ac <PNU_0x3104>:
200000ac:	                                         ..

200000ae <PNU_0x3106>:
200000ae:	                                         ..

200000b0 <PNU_0x3108>:
200000b0:	                                         ..

200000b2 <PNU_0x310A>:
200000b2:	                                         ..

200000b4 <PNU_0x310C>:
200000b4:	                                         _.

200000b6 <PNU_0x310E>:
200000b6:	                                         d.

200000b8 <Plantilla>:
	...
20000100:	00000001 00000000 00000000 00000000     ................
	...

20000138 <copiaPlantilla>:
	...
20000180:	00000100 00000000 00000000 00000000     ................
	...

200001b8 <reevolt_div>:
200001b8:	                                         .

200001b9 <reevolt_mul>:
200001b9:	                                         .

200001ba <reeEstado1>:
200001ba:	                                         .

200001bb <reeLat1>:
200001bb:	                                         .

200001bc <reeLat2>:
200001bc:	                                         .

200001bd <reeLat3>:
200001bd:	                                         .

200001be <reeLat4>:
200001be:	                                         .

200001bf <reeLong1>:
200001bf:	                                         .

200001c0 <reeLong2>:
200001c0:	                                         .

200001c1 <reeLong3>:
200001c1:	                                         .

200001c2 <reeLong4>:
200001c2:	                                         ..

200001c4 <daysToMonth>:
200001c4:	00000000 0000001f 0000003b 0000005a     ........;...Z...
200001d4:	00000078 00000097 000000b6 000000d5     x...............
200001e4:	000000f3 00000111 00000130 0000014e     ........0...N...

200001f4 <timeDpyDf>:
200001f4:	00000066                                f...

200001f8 <PFULLDEF_Px_PORT>:
200001f8:	50000400 50000400 50000400 50000400     ...P...P...P...P
20000208:	50000400                                ...P

2000020c <PFULLDEF_Px_PIN>:
2000020c:	40101010 00000010                       ...@....

20000214 <PFULLDEF_MPx_PORT>:
20000214:	50000400 50000400 50000400 50000400     ...P...P...P...P

20000224 <PFULLDEF_MPx_PIN>:
20000224:	08080808                                ....

20000228 <firstFlagPuerta1>:
20000228:	00000001                                ....

2000022c <difName>:
2000022c:	5f454c42 4e2b5441 49454d41 5245424d     BLE_AT+NAMEIMBER
2000023c:	54432d41 572d464f 000a0d46 00000000     A-CTOF-WF.......
	...

20000260 <directorioMQTT>:
20000260:	65746c65 66697763 6f746369 00000066     eltecwifictof...
20000270:	00000000                                ....

20000274 <SystemCoreClock>:
20000274:	003d0900                                ..=.

20000278 <pagina_borrado>:
20000278:	00000040                                @...

2000027c <direccion_fw>:
2000027c:	08020000                                ....

20000280 <contador_bloques_fw>:
20000280:	00000010                                ....

20000284 <uwTickPrio>:
20000284:	00000004                                ....

20000288 <uwTickFreq>:
20000288:	00000001                                ....

2000028c <_impure_ptr>:
2000028c:	20000290                                ... 

20000290 <_impure_data>:
20000290:	00000000 20002264 200022cc 20002334     ....d". .". 4#. 
	...

200002dc <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200002dc:	b580      	push	{r7, lr}
200002de:	b088      	sub	sp, #32
200002e0:	af00      	add	r7, sp, #0
200002e2:	6078      	str	r0, [r7, #4]
200002e4:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200002e6:	231f      	movs	r3, #31
200002e8:	18fb      	adds	r3, r7, r3
200002ea:	2200      	movs	r2, #0
200002ec:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
200002ee:	687b      	ldr	r3, [r7, #4]
200002f0:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
200002f2:	683b      	ldr	r3, [r7, #0]
200002f4:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200002f6:	4b1a      	ldr	r3, [pc, #104]	@ (20000360 <FLASH_Program_Fast+0x84>)
200002f8:	695a      	ldr	r2, [r3, #20]
200002fa:	4b19      	ldr	r3, [pc, #100]	@ (20000360 <FLASH_Program_Fast+0x84>)
200002fc:	2180      	movs	r1, #128	@ 0x80
200002fe:	02c9      	lsls	r1, r1, #11
20000300:	430a      	orrs	r2, r1
20000302:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20000304:	f3ef 8310 	mrs	r3, PRIMASK
20000308:	60fb      	str	r3, [r7, #12]
  return(result);
2000030a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000030c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000030e:	b672      	cpsid	i
}
20000310:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000312:	e00f      	b.n	20000334 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000314:	697a      	ldr	r2, [r7, #20]
20000316:	69bb      	ldr	r3, [r7, #24]
20000318:	6812      	ldr	r2, [r2, #0]
2000031a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000031c:	697b      	ldr	r3, [r7, #20]
2000031e:	3304      	adds	r3, #4
20000320:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000322:	69bb      	ldr	r3, [r7, #24]
20000324:	3304      	adds	r3, #4
20000326:	61bb      	str	r3, [r7, #24]
    index++;
20000328:	211f      	movs	r1, #31
2000032a:	187b      	adds	r3, r7, r1
2000032c:	781a      	ldrb	r2, [r3, #0]
2000032e:	187b      	adds	r3, r7, r1
20000330:	3201      	adds	r2, #1
20000332:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000334:	231f      	movs	r3, #31
20000336:	18fb      	adds	r3, r7, r3
20000338:	781b      	ldrb	r3, [r3, #0]
2000033a:	2b3f      	cmp	r3, #63	@ 0x3f
2000033c:	d9ea      	bls.n	20000314 <FLASH_Program_Fast+0x38>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
2000033e:	46c0      	nop			@ (mov r8, r8)
20000340:	4b07      	ldr	r3, [pc, #28]	@ (20000360 <FLASH_Program_Fast+0x84>)
20000342:	691a      	ldr	r2, [r3, #16]
20000344:	2380      	movs	r3, #128	@ 0x80
20000346:	025b      	lsls	r3, r3, #9
20000348:	4013      	ands	r3, r2
2000034a:	d1f9      	bne.n	20000340 <FLASH_Program_Fast+0x64>
2000034c:	693b      	ldr	r3, [r7, #16]
2000034e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000350:	68bb      	ldr	r3, [r7, #8]
20000352:	f383 8810 	msr	PRIMASK, r3
}
20000356:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000358:	46c0      	nop			@ (mov r8, r8)
2000035a:	46bd      	mov	sp, r7
2000035c:	b008      	add	sp, #32
2000035e:	bd80      	pop	{r7, pc}
20000360:	40022000 	.word	0x40022000
