
TCC_W5500.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c04  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08005dd4  08005dd4  00006dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006230  08006230  000080b8  2**0
                  CONTENTS
  4 .ARM          00000008  08006230  08006230  00007230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006238  08006238  000080b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006238  08006238  00007238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800623c  0800623c  0000723c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08006240  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200000b8  080062f8  000080b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b8  080062f8  000083b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e8cf  00000000  00000000  000080e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002838  00000000  00000000  000169b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  000191f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000957  00000000  00000000  00019e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004372  00000000  00000000  0001a777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001065f  00000000  00000000  0001eae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edb08  00000000  00000000  0002f148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011cc50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003890  00000000  00000000  0011cc94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00120524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005dbc 	.word	0x08005dbc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000bc 	.word	0x200000bc
 800020c:	08005dbc 	.word	0x08005dbc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08a      	sub	sp, #40	@ 0x28
 80005a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a6:	f107 0314 	add.w	r3, r7, #20
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]
 80005b0:	609a      	str	r2, [r3, #8]
 80005b2:	60da      	str	r2, [r3, #12]
 80005b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b6:	4b3b      	ldr	r3, [pc, #236]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a3a      	ldr	r2, [pc, #232]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005bc:	f043 0304 	orr.w	r3, r3, #4
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c2:	4b38      	ldr	r3, [pc, #224]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	613b      	str	r3, [r7, #16]
 80005cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ce:	4b35      	ldr	r3, [pc, #212]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	4a34      	ldr	r2, [pc, #208]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005da:	4b32      	ldr	r3, [pc, #200]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	4b2f      	ldr	r3, [pc, #188]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	4a2e      	ldr	r2, [pc, #184]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005ec:	f043 0301 	orr.w	r3, r3, #1
 80005f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f2:	4b2c      	ldr	r3, [pc, #176]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	f003 0301 	and.w	r3, r3, #1
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fe:	4b29      	ldr	r3, [pc, #164]	@ (80006a4 <MX_GPIO_Init+0x104>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	4a28      	ldr	r2, [pc, #160]	@ (80006a4 <MX_GPIO_Init+0x104>)
 8000604:	f043 0302 	orr.w	r3, r3, #2
 8000608:	6313      	str	r3, [r2, #48]	@ 0x30
 800060a:	4b26      	ldr	r3, [pc, #152]	@ (80006a4 <MX_GPIO_Init+0x104>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	f003 0302 	and.w	r3, r3, #2
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000616:	4b23      	ldr	r3, [pc, #140]	@ (80006a4 <MX_GPIO_Init+0x104>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a22      	ldr	r2, [pc, #136]	@ (80006a4 <MX_GPIO_Init+0x104>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b20      	ldr	r3, [pc, #128]	@ (80006a4 <MX_GPIO_Init+0x104>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1G_Pin|LD3R_Pin|LD2B_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000634:	481c      	ldr	r0, [pc, #112]	@ (80006a8 <MX_GPIO_Init+0x108>)
 8000636:	f002 fdb3 	bl	80031a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPI_CS_Pin|SPI_RST_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000640:	481a      	ldr	r0, [pc, #104]	@ (80006ac <MX_GPIO_Init+0x10c>)
 8000642:	f002 fdad 	bl	80031a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UserBot_Pin;
 8000646:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800064a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800064c:	2300      	movs	r3, #0
 800064e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UserBot_GPIO_Port, &GPIO_InitStruct);
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	4619      	mov	r1, r3
 800065a:	4815      	ldr	r0, [pc, #84]	@ (80006b0 <MX_GPIO_Init+0x110>)
 800065c:	f002 fbf4 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1G_Pin|LD3R_Pin|LD2B_Pin;
 8000660:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000666:	2301      	movs	r3, #1
 8000668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066e:	2300      	movs	r3, #0
 8000670:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	480b      	ldr	r0, [pc, #44]	@ (80006a8 <MX_GPIO_Init+0x108>)
 800067a:	f002 fbe5 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|SPI_RST_Pin;
 800067e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	2301      	movs	r3, #1
 8000686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800068c:	2302      	movs	r3, #2
 800068e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000690:	f107 0314 	add.w	r3, r7, #20
 8000694:	4619      	mov	r1, r3
 8000696:	4805      	ldr	r0, [pc, #20]	@ (80006ac <MX_GPIO_Init+0x10c>)
 8000698:	f002 fbd6 	bl	8002e48 <HAL_GPIO_Init>

}
 800069c:	bf00      	nop
 800069e:	3728      	adds	r7, #40	@ 0x28
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020400 	.word	0x40020400
 80006ac:	40020c00 	.word	0x40020c00
 80006b0:	40020800 	.word	0x40020800

080006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ba:	f002 fa5e 	bl	8002b7a <HAL_Init>

  /* USER CODE BEGIN Init */
  setbuf(stdout, NULL); //para enviar a linha assim que for escrita sem bufferizacao
 80006be:	4b9d      	ldr	r3, [pc, #628]	@ (8000934 <main+0x280>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	689b      	ldr	r3, [r3, #8]
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f004 fc58 	bl	8004f7c <setbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006cc:	f000 f95e 	bl	800098c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d0:	f7ff ff66 	bl	80005a0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80006d4:	f000 fa5a 	bl	8000b8c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80006d8:	f000 fbe2 	bl	8000ea0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SPI_ENABLE(&hspi1);
 80006dc:	4b96      	ldr	r3, [pc, #600]	@ (8000938 <main+0x284>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	4b95      	ldr	r3, [pc, #596]	@ (8000938 <main+0x284>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80006ea:	601a      	str	r2, [r3, #0]

  printf("My W5500 Application!\r\n");
 80006ec:	4893      	ldr	r0, [pc, #588]	@ (800093c <main+0x288>)
 80006ee:	f004 fc3d 	bl	8004f6c <puts>

   W5500Init();
 80006f2:	f001 fc19 	bl	8001f28 <W5500Init>

   ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);//envia os dados do adapatador definidos anteriormente para inicialializacao
 80006f6:	4992      	ldr	r1, [pc, #584]	@ (8000940 <main+0x28c>)
 80006f8:	2000      	movs	r0, #0
 80006fa:	f001 fe2f 	bl	800235c <ctlnetwork>

   PHYStatusCheck();//checa a presenca da conexao pelo cabo ethernet ate que haja uma conexao
 80006fe:	f000 f9d5 	bl	8000aac <PHYStatusCheck>
   PrintPHYConf();//envia os dados da configuracao do adaptador
 8000702:	f000 f9f9 	bl	8000af8 <PrintPHYConf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//Return value of the send() function is the amount of data sent
	  switch(getSn_SR(sn)) // Lê o Status Register do Socket
 8000706:	4b8f      	ldr	r3, [pc, #572]	@ (8000944 <main+0x290>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	3301      	adds	r3, #1
 800070e:	00db      	lsls	r3, r3, #3
 8000710:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000714:	4618      	mov	r0, r3
 8000716:	f000 fc51 	bl	8000fbc <WIZCHIP_READ>
 800071a:	4603      	mov	r3, r0
 800071c:	2b1c      	cmp	r3, #28
 800071e:	f200 8102 	bhi.w	8000926 <main+0x272>
 8000722:	a201      	add	r2, pc, #4	@ (adr r2, 8000728 <main+0x74>)
 8000724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000728:	0800079d 	.word	0x0800079d
 800072c:	08000927 	.word	0x08000927
 8000730:	08000927 	.word	0x08000927
 8000734:	08000927 	.word	0x08000927
 8000738:	08000927 	.word	0x08000927
 800073c:	08000927 	.word	0x08000927
 8000740:	08000927 	.word	0x08000927
 8000744:	08000927 	.word	0x08000927
 8000748:	08000927 	.word	0x08000927
 800074c:	08000927 	.word	0x08000927
 8000750:	08000927 	.word	0x08000927
 8000754:	08000927 	.word	0x08000927
 8000758:	08000927 	.word	0x08000927
 800075c:	08000927 	.word	0x08000927
 8000760:	08000927 	.word	0x08000927
 8000764:	08000927 	.word	0x08000927
 8000768:	08000927 	.word	0x08000927
 800076c:	08000927 	.word	0x08000927
 8000770:	08000927 	.word	0x08000927
 8000774:	080007e3 	.word	0x080007e3
 8000778:	08000927 	.word	0x08000927
 800077c:	08000927 	.word	0x08000927
 8000780:	08000927 	.word	0x08000927
 8000784:	0800088f 	.word	0x0800088f
 8000788:	08000927 	.word	0x08000927
 800078c:	08000927 	.word	0x08000927
 8000790:	08000927 	.word	0x08000927
 8000794:	08000927 	.word	0x08000927
 8000798:	08000911 	.word	0x08000911
	  		 	  	  {
	  		 	  	      case SOCK_CLOSED:
	  		 	  	          // 1. Se o socket está FECHADO, precisamos abri-lo primeiro.
	  		 	  	          // Se a conexão anterior falhou, o W5500 volta para cá automaticamente.
	  		 	  	    	  printf("Socket Fechado. Reabrindo...\r\n");
 800079c:	486a      	ldr	r0, [pc, #424]	@ (8000948 <main+0x294>)
 800079e:	f004 fbe5 	bl	8004f6c <puts>

	  		 	  	    	    // Incrementa a porta para o servidor não confundir com a conexão anterior
	  		 	  	    	    minha_porta_local++;
 80007a2:	4b6a      	ldr	r3, [pc, #424]	@ (800094c <main+0x298>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	3301      	adds	r3, #1
 80007a8:	b2da      	uxtb	r2, r3
 80007aa:	4b68      	ldr	r3, [pc, #416]	@ (800094c <main+0x298>)
 80007ac:	701a      	strb	r2, [r3, #0]
	  		 	  	    	    if (minha_porta_local > 60000) minha_porta_local = 5000; // Reseta se ficar muito alto

	  		 	  	    	    // Usa a porta variável
	  		 	  	    	    if(socket(sn, Sn_MR_TCP, minha_porta_local, 0) == sn) {
 80007ae:	4b65      	ldr	r3, [pc, #404]	@ (8000944 <main+0x290>)
 80007b0:	7818      	ldrb	r0, [r3, #0]
 80007b2:	4b66      	ldr	r3, [pc, #408]	@ (800094c <main+0x298>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	461a      	mov	r2, r3
 80007b8:	2300      	movs	r3, #0
 80007ba:	2101      	movs	r1, #1
 80007bc:	f000 fe9e 	bl	80014fc <socket>
 80007c0:	4603      	mov	r3, r0
 80007c2:	461a      	mov	r2, r3
 80007c4:	4b5f      	ldr	r3, [pc, #380]	@ (8000944 <main+0x290>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d106      	bne.n	80007da <main+0x126>
	  		 	  	    	        printf("Socket Aberto na porta local: %d. Estado -> INIT\r\n", minha_porta_local);
 80007cc:	4b5f      	ldr	r3, [pc, #380]	@ (800094c <main+0x298>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	4619      	mov	r1, r3
 80007d2:	485f      	ldr	r0, [pc, #380]	@ (8000950 <main+0x29c>)
 80007d4:	f004 fb62 	bl	8004e9c <iprintf>
	  		 	  	    	    } else {
	  		 	  	    	        printf("Falha ao criar socket.\r\n");
	  		 	  	    	    }
	  		 	  	    	    break;
 80007d8:	e0a6      	b.n	8000928 <main+0x274>
	  		 	  	    	        printf("Falha ao criar socket.\r\n");
 80007da:	485e      	ldr	r0, [pc, #376]	@ (8000954 <main+0x2a0>)
 80007dc:	f004 fbc6 	bl	8004f6c <puts>
	  		 	  	    	    break;
 80007e0:	e0a2      	b.n	8000928 <main+0x274>

	  		 	  	      case SOCK_INIT:
	  		 	  	    	if(destination_ip[0] == 0) {
 80007e2:	4b5d      	ldr	r3, [pc, #372]	@ (8000958 <main+0x2a4>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d103      	bne.n	80007f2 <main+0x13e>
	  		 	  	    	         printf("ERRO: IP Zerado. Arrumando...\r\n");
 80007ea:	485c      	ldr	r0, [pc, #368]	@ (800095c <main+0x2a8>)
 80007ec:	f004 fbbe 	bl	8004f6c <puts>
	  		 	  	    	         // Força o IP aqui se necessário, ou trava
	  		 	  	    	         break;
 80007f0:	e09a      	b.n	8000928 <main+0x274>
	  		 	  	    	    }

	  		 	  	    	    // 2. Chama o connect
	  		 	  	    	    printf("Enviando SYN para %d.%d.%d.%d...\r\n", destination_ip[0], destination_ip[1], destination_ip[2], destination_ip[3]);
 80007f2:	4b59      	ldr	r3, [pc, #356]	@ (8000958 <main+0x2a4>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	4619      	mov	r1, r3
 80007f8:	4b57      	ldr	r3, [pc, #348]	@ (8000958 <main+0x2a4>)
 80007fa:	785b      	ldrb	r3, [r3, #1]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b56      	ldr	r3, [pc, #344]	@ (8000958 <main+0x2a4>)
 8000800:	789b      	ldrb	r3, [r3, #2]
 8000802:	4618      	mov	r0, r3
 8000804:	4b54      	ldr	r3, [pc, #336]	@ (8000958 <main+0x2a4>)
 8000806:	78db      	ldrb	r3, [r3, #3]
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	4603      	mov	r3, r0
 800080c:	4854      	ldr	r0, [pc, #336]	@ (8000960 <main+0x2ac>)
 800080e:	f004 fb45 	bl	8004e9c <iprintf>
	  		 	  	    	    int8_t ret = connect(sn, destination_ip, destination_port);
 8000812:	4b4c      	ldr	r3, [pc, #304]	@ (8000944 <main+0x290>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	4a53      	ldr	r2, [pc, #332]	@ (8000964 <main+0x2b0>)
 8000818:	8812      	ldrh	r2, [r2, #0]
 800081a:	494f      	ldr	r1, [pc, #316]	@ (8000958 <main+0x2a4>)
 800081c:	4618      	mov	r0, r3
 800081e:	f000 ffef 	bl	8001800 <connect>
 8000822:	4603      	mov	r3, r0
 8000824:	717b      	strb	r3, [r7, #5]

	  		 	  	    	    // 3. Análise do Erro
	  		 	  	    	    if (ret == SOCK_OK) {
 8000826:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d103      	bne.n	8000836 <main+0x182>
	  		 	  	    	        printf("Comando aceito. Aguardando resposta do servidor...\r\n");
 800082e:	484e      	ldr	r0, [pc, #312]	@ (8000968 <main+0x2b4>)
 8000830:	f004 fb9c 	bl	8004f6c <puts>
 8000834:	e026      	b.n	8000884 <main+0x1d0>
	  		 	  	    	    }
	  		 	  	    	    else if (ret == -13) { // SOCKERR_TIMEOUT
 8000836:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800083a:	f113 0f0d 	cmn.w	r3, #13
 800083e:	d108      	bne.n	8000852 <main+0x19e>
	  		 	  	    	        printf("ERRO -13: TIMEOUT! O PC nao respondeu. Verifique Firewall e Cabo.\r\n");
 8000840:	484a      	ldr	r0, [pc, #296]	@ (800096c <main+0x2b8>)
 8000842:	f004 fb93 	bl	8004f6c <puts>
	  		 	  	    	        close(sn); // Fecha para tentar de novo
 8000846:	4b3f      	ldr	r3, [pc, #252]	@ (8000944 <main+0x290>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	4618      	mov	r0, r3
 800084c:	f000 ff6a 	bl	8001724 <close>
 8000850:	e018      	b.n	8000884 <main+0x1d0>
	  		 	  	    	    }
	  		 	  	    	    else if (ret == -4) { // SOCKERR_SOCKCLOSED
 8000852:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000856:	f113 0f04 	cmn.w	r3, #4
 800085a:	d108      	bne.n	800086e <main+0x1ba>
	  		 	  	    	        printf("ERRO -4: Socket Fechado! O comando socket() anterior falhou ou foi lento.\r\n");
 800085c:	4844      	ldr	r0, [pc, #272]	@ (8000970 <main+0x2bc>)
 800085e:	f004 fb85 	bl	8004f6c <puts>
	  		 	  	    	        close(sn); // Reinicia o ciclo
 8000862:	4b38      	ldr	r3, [pc, #224]	@ (8000944 <main+0x290>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	4618      	mov	r0, r3
 8000868:	f000 ff5c 	bl	8001724 <close>
 800086c:	e00a      	b.n	8000884 <main+0x1d0>
	  		 	  	    	    }
	  		 	  	    	    else {
	  		 	  	    	        printf("ERRO desconhecido: %d\r\n", ret);
 800086e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000872:	4619      	mov	r1, r3
 8000874:	483f      	ldr	r0, [pc, #252]	@ (8000974 <main+0x2c0>)
 8000876:	f004 fb11 	bl	8004e9c <iprintf>
	  		 	  	    	        close(sn);
 800087a:	4b32      	ldr	r3, [pc, #200]	@ (8000944 <main+0x290>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	4618      	mov	r0, r3
 8000880:	f000 ff50 	bl	8001724 <close>
	  		 	  	    	    }

	  		 	  	    	    // DELAY CRUCIAL: Impede que o erro -4 aconteça em loop infinito
	  		 	  	    	    HAL_Delay(1000);
 8000884:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000888:	f002 f9d4 	bl	8002c34 <HAL_Delay>
	  		 	  	    	    break;
 800088c:	e04c      	b.n	8000928 <main+0x274>

	  		 	  	      case SOCK_ESTABLISHED:
	  		 	  	          // 3. Conexão feita! O servidor aceitou.
	  		 	  	          // Verifique se tem dados chegando
	  		 	  	          if(getSn_IR(sn) & Sn_IR_CON) {
 800088e:	4b2d      	ldr	r3, [pc, #180]	@ (8000944 <main+0x290>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	3301      	adds	r3, #1
 8000896:	00db      	lsls	r3, r3, #3
 8000898:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800089c:	4618      	mov	r0, r3
 800089e:	f000 fb8d 	bl	8000fbc <WIZCHIP_READ>
 80008a2:	4603      	mov	r3, r0
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d00a      	beq.n	80008c2 <main+0x20e>
	  		 	  	               setSn_IR(sn, Sn_IR_CON); // Limpa flag de interrupção de conexão
 80008ac:	4b25      	ldr	r3, [pc, #148]	@ (8000944 <main+0x290>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	3301      	adds	r3, #1
 80008b4:	00db      	lsls	r3, r3, #3
 80008b6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80008ba:	2101      	movs	r1, #1
 80008bc:	4618      	mov	r0, r3
 80008be:	f000 fbc9 	bl	8001054 <WIZCHIP_WRITE>
	  		 	  	               // Pode acender um LED indicando conexão aqui
	  		 	  	          }
	  		 	  	          printf("\r\nConexao Realizada");
 80008c2:	482d      	ldr	r0, [pc, #180]	@ (8000978 <main+0x2c4>)
 80008c4:	f004 faea 	bl	8004e9c <iprintf>

	  		 	  	          // Sua lógica de envio/recebimento de dados entra aqui
	  		 	  	          uint16_t tamanho = getSn_RX_RSR(sn); // Verifica dados recebidos
 80008c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000944 <main+0x290>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 fd18 	bl	8001302 <getSn_RX_RSR>
 80008d2:	4603      	mov	r3, r0
 80008d4:	80fb      	strh	r3, [r7, #6]
	  		 	  	          if(tamanho > 0) {
 80008d6:	88fb      	ldrh	r3, [r7, #6]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d006      	beq.n	80008ea <main+0x236>
	  		 	  	              recv(sn, receive_buff, tamanho); // Lê os dados
 80008dc:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <main+0x290>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	88fa      	ldrh	r2, [r7, #6]
 80008e2:	4926      	ldr	r1, [pc, #152]	@ (800097c <main+0x2c8>)
 80008e4:	4618      	mov	r0, r3
 80008e6:	f001 f9d5 	bl	8001c94 <recv>
	  		 	  	          }
	  		 	  	        if(send(sn, "Hello World!\r\n", 16)<=SOCK_ERROR) //envia o a mensagem para o servidor, sendo o segundo componente a mensagem e o terceiro o numero de caracteres
 80008ea:	4b16      	ldr	r3, [pc, #88]	@ (8000944 <main+0x290>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2210      	movs	r2, #16
 80008f0:	4923      	ldr	r1, [pc, #140]	@ (8000980 <main+0x2cc>)
 80008f2:	4618      	mov	r0, r3
 80008f4:	f001 f8d6 	bl	8001aa4 <send>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	dc04      	bgt.n	8000908 <main+0x254>
	  		 	  	     	{
	  		 	  	     	  printf("\r\nSending Failed!");//envia que a mensagem nao foi enviada para a serial caso o servidor tenha sido fechado, gerando um erro no socket pois fechou a conexao
 80008fe:	4821      	ldr	r0, [pc, #132]	@ (8000984 <main+0x2d0>)
 8000900:	f004 facc 	bl	8004e9c <iprintf>
	  		 	  	     	  while(1);
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <main+0x250>
	  		 	  	     	}

	  		 	  	     	else
	  		 	  	     	{
	  		 	  	     	  printf("\r\nSending Success!"); //apensa um retorno pela serial que foi executado com sucesso o envio da mensagem
 8000908:	481f      	ldr	r0, [pc, #124]	@ (8000988 <main+0x2d4>)
 800090a:	f004 fac7 	bl	8004e9c <iprintf>
	  		 	  	     	}
	  		 	  	          break;
 800090e:	e00b      	b.n	8000928 <main+0x274>

	  		 	  	      case SOCK_CLOSE_WAIT:
	  		 	  	          // 4. O servidor mandou fechar a conexão (FIN).
	  		 	  	          // Devemos desconectar e fechar o socket para reiniciar o ciclo.
	  		 	  	          disconnect(sn);
 8000910:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <main+0x290>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	f001 f84f 	bl	80019b8 <disconnect>
	  		 	  	          close(sn);
 800091a:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <main+0x290>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	4618      	mov	r0, r3
 8000920:	f000 ff00 	bl	8001724 <close>
	  		 	  	          break;
 8000924:	e000      	b.n	8000928 <main+0x274>

	  		 	  	      default:
	  		 	  	          // Tratamento de erros/timeouts
	  		 	  	          // Se ficar travado em SYN_SENT (tentando conectar) por muito tempo, feche.
	  		 	  	          break;
 8000926:	bf00      	nop
	else
	{
	  printf("\r\nSending Success!"); //apensa um retorno pela serial que foi executado com sucesso o envio da mensagem
	}
#endif
	HAL_Delay(1000);
 8000928:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800092c:	f002 f982 	bl	8002c34 <HAL_Delay>
	  switch(getSn_SR(sn)) // Lê o Status Register do Socket
 8000930:	e6e9      	b.n	8000706 <main+0x52>
 8000932:	bf00      	nop
 8000934:	20000068 	.word	0x20000068
 8000938:	20000154 	.word	0x20000154
 800093c:	08005dd4 	.word	0x08005dd4
 8000940:	20000000 	.word	0x20000000
 8000944:	2000001e 	.word	0x2000001e
 8000948:	08005dec 	.word	0x08005dec
 800094c:	2000001f 	.word	0x2000001f
 8000950:	08005e0c 	.word	0x08005e0c
 8000954:	08005e40 	.word	0x08005e40
 8000958:	20000018 	.word	0x20000018
 800095c:	08005e58 	.word	0x08005e58
 8000960:	08005e78 	.word	0x08005e78
 8000964:	2000001c 	.word	0x2000001c
 8000968:	08005e9c 	.word	0x08005e9c
 800096c:	08005ed0 	.word	0x08005ed0
 8000970:	08005f14 	.word	0x08005f14
 8000974:	08005f60 	.word	0x08005f60
 8000978:	08005f78 	.word	0x08005f78
 800097c:	200000d4 	.word	0x200000d4
 8000980:	08005f8c 	.word	0x08005f8c
 8000984:	08005f9c 	.word	0x08005f9c
 8000988:	08005fb0 	.word	0x08005fb0

0800098c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b094      	sub	sp, #80	@ 0x50
 8000990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000992:	f107 0320 	add.w	r3, r7, #32
 8000996:	2230      	movs	r2, #48	@ 0x30
 8000998:	2100      	movs	r1, #0
 800099a:	4618      	mov	r0, r3
 800099c:	f004 fc82 	bl	80052a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a0:	f107 030c 	add.w	r3, r7, #12
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b0:	4b28      	ldr	r3, [pc, #160]	@ (8000a54 <SystemClock_Config+0xc8>)
 80009b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b4:	4a27      	ldr	r2, [pc, #156]	@ (8000a54 <SystemClock_Config+0xc8>)
 80009b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80009bc:	4b25      	ldr	r3, [pc, #148]	@ (8000a54 <SystemClock_Config+0xc8>)
 80009be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c4:	60bb      	str	r3, [r7, #8]
 80009c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009c8:	4b23      	ldr	r3, [pc, #140]	@ (8000a58 <SystemClock_Config+0xcc>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009d0:	4a21      	ldr	r2, [pc, #132]	@ (8000a58 <SystemClock_Config+0xcc>)
 80009d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009d6:	6013      	str	r3, [r2, #0]
 80009d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a58 <SystemClock_Config+0xcc>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009e4:	2301      	movs	r3, #1
 80009e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ee:	2302      	movs	r3, #2
 80009f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009f8:	2319      	movs	r3, #25
 80009fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 80009fc:	2380      	movs	r3, #128	@ 0x80
 80009fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a00:	2302      	movs	r3, #2
 8000a02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a04:	2302      	movs	r3, #2
 8000a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a08:	f107 0320 	add.w	r3, r7, #32
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f002 fbe1 	bl	80031d4 <HAL_RCC_OscConfig>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a18:	f000 f8b2 	bl	8000b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a20:	2302      	movs	r3, #2
 8000a22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a34:	f107 030c 	add.w	r3, r7, #12
 8000a38:	2102      	movs	r1, #2
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f002 fe6e 	bl	800371c <HAL_RCC_ClockConfig>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000a46:	f000 f89b 	bl	8000b80 <Error_Handler>
  }
}
 8000a4a:	bf00      	nop
 8000a4c:	3750      	adds	r7, #80	@ 0x50
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40007000 	.word	0x40007000

08000a5c <UWriteData>:

/* USER CODE BEGIN 4 */
void UWriteData(const char data)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
	while(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==RESET);
 8000a66:	bf00      	nop
 8000a68:	4b08      	ldr	r3, [pc, #32]	@ (8000a8c <UWriteData+0x30>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a72:	2b80      	cmp	r3, #128	@ 0x80
 8000a74:	d1f8      	bne.n	8000a68 <UWriteData+0xc>

	huart2.Instance->TDR=data;
 8000a76:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <UWriteData+0x30>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	79fa      	ldrb	r2, [r7, #7]
 8000a7c:	629a      	str	r2, [r3, #40]	@ 0x28

}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	200001bc 	.word	0x200001bc

08000a90 <__io_putchar>:

int __io_putchar(int ch)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	UWriteData(ch);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ffdd 	bl	8000a5c <UWriteData>
	return ch;
 8000aa2:	687b      	ldr	r3, [r7, #4]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <PHYStatusCheck>:


void PHYStatusCheck(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
	uint8_t tmp;

	do
	{
		printf("\r\nChecking Ethernet Cable Presence ...");
 8000ab2:	480e      	ldr	r0, [pc, #56]	@ (8000aec <PHYStatusCheck+0x40>)
 8000ab4:	f004 f9f2 	bl	8004e9c <iprintf>
		ctlwizchip(CW_GET_PHYLINK, (void*) &tmp);
 8000ab8:	1dfb      	adds	r3, r7, #7
 8000aba:	4619      	mov	r1, r3
 8000abc:	200f      	movs	r0, #15
 8000abe:	f001 fb6d 	bl	800219c <ctlwizchip>

		if(tmp == PHY_LINK_OFF)
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d106      	bne.n	8000ad6 <PHYStatusCheck+0x2a>
		{
			printf("NO Cable Connected!");
 8000ac8:	4809      	ldr	r0, [pc, #36]	@ (8000af0 <PHYStatusCheck+0x44>)
 8000aca:	f004 f9e7 	bl	8004e9c <iprintf>
			HAL_Delay(1000);
 8000ace:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ad2:	f002 f8af 	bl	8002c34 <HAL_Delay>
		}
	}while(tmp == PHY_LINK_OFF);
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d0ea      	beq.n	8000ab2 <PHYStatusCheck+0x6>

	printf("Good! Cable got connected!");
 8000adc:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <PHYStatusCheck+0x48>)
 8000ade:	f004 f9dd 	bl	8004e9c <iprintf>

}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	08005fc4 	.word	0x08005fc4
 8000af0:	08005fec 	.word	0x08005fec
 8000af4:	08006000 	.word	0x08006000

08000af8 <PrintPHYConf>:

void PrintPHYConf(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
	wiz_PhyConf phyconf;

	ctlwizchip(CW_GET_PHYCONF, (void*) &phyconf);
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	4619      	mov	r1, r3
 8000b02:	200b      	movs	r0, #11
 8000b04:	f001 fb4a 	bl	800219c <ctlwizchip>

	if(phyconf.by==PHY_CONFBY_HW)
 8000b08:	793b      	ldrb	r3, [r7, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d103      	bne.n	8000b16 <PrintPHYConf+0x1e>
	{
		printf("\n\rPHY Configured by Hardware Pins");
 8000b0e:	4814      	ldr	r0, [pc, #80]	@ (8000b60 <PrintPHYConf+0x68>)
 8000b10:	f004 f9c4 	bl	8004e9c <iprintf>
 8000b14:	e002      	b.n	8000b1c <PrintPHYConf+0x24>
	}
	else
	{
		printf("\n\rPHY Configured by Registers");
 8000b16:	4813      	ldr	r0, [pc, #76]	@ (8000b64 <PrintPHYConf+0x6c>)
 8000b18:	f004 f9c0 	bl	8004e9c <iprintf>
	}

	if(phyconf.mode==PHY_MODE_AUTONEGO)
 8000b1c:	797b      	ldrb	r3, [r7, #5]
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d103      	bne.n	8000b2a <PrintPHYConf+0x32>
	{
		printf("\n\rAutonegotiation Enabled");
 8000b22:	4811      	ldr	r0, [pc, #68]	@ (8000b68 <PrintPHYConf+0x70>)
 8000b24:	f004 f9ba 	bl	8004e9c <iprintf>
 8000b28:	e002      	b.n	8000b30 <PrintPHYConf+0x38>
	}
	else
	{
		printf("\n\rAutonegotiation NOT Enabled");
 8000b2a:	4810      	ldr	r0, [pc, #64]	@ (8000b6c <PrintPHYConf+0x74>)
 8000b2c:	f004 f9b6 	bl	8004e9c <iprintf>
	}

	if(phyconf.duplex==PHY_DUPLEX_FULL)
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d103      	bne.n	8000b3e <PrintPHYConf+0x46>
	{
		printf("\n\rDuplex Mode: Full");
 8000b36:	480e      	ldr	r0, [pc, #56]	@ (8000b70 <PrintPHYConf+0x78>)
 8000b38:	f004 f9b0 	bl	8004e9c <iprintf>
 8000b3c:	e002      	b.n	8000b44 <PrintPHYConf+0x4c>
	}
	else
	{
		printf("\n\rDuplex Mode: Half");
 8000b3e:	480d      	ldr	r0, [pc, #52]	@ (8000b74 <PrintPHYConf+0x7c>)
 8000b40:	f004 f9ac 	bl	8004e9c <iprintf>
	}

	if(phyconf.speed==PHY_SPEED_10)
 8000b44:	79bb      	ldrb	r3, [r7, #6]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d103      	bne.n	8000b52 <PrintPHYConf+0x5a>
	{
		printf("\n\rSpeed: 10Mbps");
 8000b4a:	480b      	ldr	r0, [pc, #44]	@ (8000b78 <PrintPHYConf+0x80>)
 8000b4c:	f004 f9a6 	bl	8004e9c <iprintf>
	}
	else
	{
		printf("\n\rSpeed: 100Mbps");
	}
}
 8000b50:	e002      	b.n	8000b58 <PrintPHYConf+0x60>
		printf("\n\rSpeed: 100Mbps");
 8000b52:	480a      	ldr	r0, [pc, #40]	@ (8000b7c <PrintPHYConf+0x84>)
 8000b54:	f004 f9a2 	bl	8004e9c <iprintf>
}
 8000b58:	bf00      	nop
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	0800601c 	.word	0x0800601c
 8000b64:	08006040 	.word	0x08006040
 8000b68:	08006060 	.word	0x08006060
 8000b6c:	0800607c 	.word	0x0800607c
 8000b70:	0800609c 	.word	0x0800609c
 8000b74:	080060b0 	.word	0x080060b0
 8000b78:	080060c4 	.word	0x080060c4
 8000b7c:	080060d4 	.word	0x080060d4

08000b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b84:	b672      	cpsid	i
}
 8000b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <Error_Handler+0x8>

08000b8c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b90:	4b1b      	ldr	r3, [pc, #108]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000b92:	4a1c      	ldr	r2, [pc, #112]	@ (8000c04 <MX_SPI1_Init+0x78>)
 8000b94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b96:	4b1a      	ldr	r3, [pc, #104]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000b98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9e:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba4:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000ba6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000baa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bac:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb2:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bb8:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bbe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000bd8:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bda:	2207      	movs	r2, #7
 8000bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bde:	4b08      	ldr	r3, [pc, #32]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000be6:	2208      	movs	r2, #8
 8000be8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <MX_SPI1_Init+0x74>)
 8000bec:	f003 fb6c 	bl	80042c8 <HAL_SPI_Init>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000bf6:	f7ff ffc3 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000154 	.word	0x20000154
 8000c04:	40013000 	.word	0x40013000

08000c08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08a      	sub	sp, #40	@ 0x28
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a17      	ldr	r2, [pc, #92]	@ (8000c84 <HAL_SPI_MspInit+0x7c>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d127      	bne.n	8000c7a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c2a:	4b17      	ldr	r3, [pc, #92]	@ (8000c88 <HAL_SPI_MspInit+0x80>)
 8000c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2e:	4a16      	ldr	r2, [pc, #88]	@ (8000c88 <HAL_SPI_MspInit+0x80>)
 8000c30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c36:	4b14      	ldr	r3, [pc, #80]	@ (8000c88 <HAL_SPI_MspInit+0x80>)
 8000c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c42:	4b11      	ldr	r3, [pc, #68]	@ (8000c88 <HAL_SPI_MspInit+0x80>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a10      	ldr	r2, [pc, #64]	@ (8000c88 <HAL_SPI_MspInit+0x80>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <HAL_SPI_MspInit+0x80>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c5a:	23e0      	movs	r3, #224	@ 0xe0
 8000c5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c66:	2303      	movs	r3, #3
 8000c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c6a:	2305      	movs	r3, #5
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6e:	f107 0314 	add.w	r3, r7, #20
 8000c72:	4619      	mov	r1, r3
 8000c74:	4805      	ldr	r0, [pc, #20]	@ (8000c8c <HAL_SPI_MspInit+0x84>)
 8000c76:	f002 f8e7 	bl	8002e48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c7a:	bf00      	nop
 8000c7c:	3728      	adds	r7, #40	@ 0x28
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40013000 	.word	0x40013000
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40020000 	.word	0x40020000

08000c90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c96:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd4 <HAL_MspInit+0x44>)
 8000c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000cd4 <HAL_MspInit+0x44>)
 8000c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <HAL_MspInit+0x44>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cae:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <HAL_MspInit+0x44>)
 8000cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cb2:	4a08      	ldr	r2, [pc, #32]	@ (8000cd4 <HAL_MspInit+0x44>)
 8000cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cba:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <HAL_MspInit+0x44>)
 8000cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cc2:	603b      	str	r3, [r7, #0]
 8000cc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40023800 	.word	0x40023800

08000cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <NMI_Handler+0x4>

08000ce0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <HardFault_Handler+0x4>

08000ce8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <MemManage_Handler+0x4>

08000cf0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <BusFault_Handler+0x4>

08000cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <UsageFault_Handler+0x4>

08000d00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2e:	f001 ff61 	bl	8002bf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b086      	sub	sp, #24
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	60f8      	str	r0, [r7, #12]
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
 8000d46:	e00a      	b.n	8000d5e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d48:	f3af 8000 	nop.w
 8000d4c:	4601      	mov	r1, r0
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	1c5a      	adds	r2, r3, #1
 8000d52:	60ba      	str	r2, [r7, #8]
 8000d54:	b2ca      	uxtb	r2, r1
 8000d56:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	617b      	str	r3, [r7, #20]
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	429a      	cmp	r2, r3
 8000d64:	dbf0      	blt.n	8000d48 <_read+0x12>
	}

return len;
 8000d66:	687b      	ldr	r3, [r7, #4]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	e009      	b.n	8000d96 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	1c5a      	adds	r2, r3, #1
 8000d86:	60ba      	str	r2, [r7, #8]
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fe80 	bl	8000a90 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	3301      	adds	r3, #1
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	697a      	ldr	r2, [r7, #20]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	dbf1      	blt.n	8000d82 <_write+0x12>
	}
	return len;
 8000d9e:	687b      	ldr	r3, [r7, #4]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <_close>:

int _close(int file)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	return -1;
 8000db0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dd0:	605a      	str	r2, [r3, #4]
	return 0;
 8000dd2:	2300      	movs	r3, #0
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <_isatty>:

int _isatty(int file)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
	return 1;
 8000de8:	2301      	movs	r3, #1
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b085      	sub	sp, #20
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
	return 0;
 8000e02:	2300      	movs	r3, #0
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e18:	4a14      	ldr	r2, [pc, #80]	@ (8000e6c <_sbrk+0x5c>)
 8000e1a:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <_sbrk+0x60>)
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e24:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <_sbrk+0x64>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d102      	bne.n	8000e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <_sbrk+0x64>)
 8000e2e:	4a12      	ldr	r2, [pc, #72]	@ (8000e78 <_sbrk+0x68>)
 8000e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e32:	4b10      	ldr	r3, [pc, #64]	@ (8000e74 <_sbrk+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d207      	bcs.n	8000e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e40:	f004 fa7e 	bl	8005340 <__errno>
 8000e44:	4603      	mov	r3, r0
 8000e46:	220c      	movs	r2, #12
 8000e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4e:	e009      	b.n	8000e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e50:	4b08      	ldr	r3, [pc, #32]	@ (8000e74 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e56:	4b07      	ldr	r3, [pc, #28]	@ (8000e74 <_sbrk+0x64>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	4a05      	ldr	r2, [pc, #20]	@ (8000e74 <_sbrk+0x64>)
 8000e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e62:	68fb      	ldr	r3, [r7, #12]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3718      	adds	r7, #24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20050000 	.word	0x20050000
 8000e70:	00000400 	.word	0x00000400
 8000e74:	200001b8 	.word	0x200001b8
 8000e78:	200003b8 	.word	0x200003b8

08000e7c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <SystemInit+0x20>)
 8000e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e86:	4a05      	ldr	r2, [pc, #20]	@ (8000e9c <SystemInit+0x20>)
 8000e88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ea4:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ea6:	4a15      	ldr	r2, [pc, #84]	@ (8000efc <MX_USART2_UART_Init+0x5c>)
 8000ea8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000eaa:	4b13      	ldr	r3, [pc, #76]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000eac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eca:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed0:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ee2:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <MX_USART2_UART_Init+0x58>)
 8000ee4:	f003 fa9b 	bl	800441e <HAL_UART_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000eee:	f7ff fe47 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	200001bc 	.word	0x200001bc
 8000efc:	40004400 	.word	0x40004400

08000f00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b0aa      	sub	sp, #168	@ 0xa8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	2284      	movs	r2, #132	@ 0x84
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f004 f9bf 	bl	80052a4 <memset>
  if(uartHandle->Instance==USART2)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a21      	ldr	r2, [pc, #132]	@ (8000fb0 <HAL_UART_MspInit+0xb0>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d13a      	bne.n	8000fa6 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f30:	2380      	movs	r3, #128	@ 0x80
 8000f32:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f34:	2300      	movs	r3, #0
 8000f36:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f38:	f107 0310 	add.w	r3, r7, #16
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f002 fdd3 	bl	8003ae8 <HAL_RCCEx_PeriphCLKConfig>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f48:	f7ff fe1a 	bl	8000b80 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f4c:	4b19      	ldr	r3, [pc, #100]	@ (8000fb4 <HAL_UART_MspInit+0xb4>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f50:	4a18      	ldr	r2, [pc, #96]	@ (8000fb4 <HAL_UART_MspInit+0xb4>)
 8000f52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f58:	4b16      	ldr	r3, [pc, #88]	@ (8000fb4 <HAL_UART_MspInit+0xb4>)
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f64:	4b13      	ldr	r3, [pc, #76]	@ (8000fb4 <HAL_UART_MspInit+0xb4>)
 8000f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f68:	4a12      	ldr	r2, [pc, #72]	@ (8000fb4 <HAL_UART_MspInit+0xb4>)
 8000f6a:	f043 0308 	orr.w	r3, r3, #8
 8000f6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f70:	4b10      	ldr	r3, [pc, #64]	@ (8000fb4 <HAL_UART_MspInit+0xb4>)
 8000f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f74:	f003 0308 	and.w	r3, r3, #8
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000f7c:	2360      	movs	r3, #96	@ 0x60
 8000f7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f82:	2302      	movs	r3, #2
 8000f84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f94:	2307      	movs	r3, #7
 8000f96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f9a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <HAL_UART_MspInit+0xb8>)
 8000fa2:	f001 ff51 	bl	8002e48 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	37a8      	adds	r7, #168	@ 0xa8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40004400 	.word	0x40004400
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	40020c00 	.word	0x40020c00

08000fbc <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8000fc4:	4b22      	ldr	r3, [pc, #136]	@ (8001050 <WIZCHIP_READ+0x94>)
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000fca:	4b21      	ldr	r3, [pc, #132]	@ (8001050 <WIZCHIP_READ+0x94>)
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <WIZCHIP_READ+0x94>)
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <WIZCHIP_READ+0x24>
 8000fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <WIZCHIP_READ+0x94>)
 8000fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d114      	bne.n	800100a <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <WIZCHIP_READ+0x94>)
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	0c12      	lsrs	r2, r2, #16
 8000fe8:	b2d2      	uxtb	r2, r2
 8000fea:	4610      	mov	r0, r2
 8000fec:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000fee:	4b18      	ldr	r3, [pc, #96]	@ (8001050 <WIZCHIP_READ+0x94>)
 8000ff0:	6a1b      	ldr	r3, [r3, #32]
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	0a12      	lsrs	r2, r2, #8
 8000ff6:	b2d2      	uxtb	r2, r2
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000ffc:	4b14      	ldr	r3, [pc, #80]	@ (8001050 <WIZCHIP_READ+0x94>)
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	4610      	mov	r0, r2
 8001006:	4798      	blx	r3
 8001008:	e011      	b.n	800102e <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	0c1b      	lsrs	r3, r3, #16
 800100e:	b2db      	uxtb	r3, r3
 8001010:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	0a1b      	lsrs	r3, r3, #8
 8001016:	b2db      	uxtb	r3, r3
 8001018:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	b2db      	uxtb	r3, r3
 800101e:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001020:	4b0b      	ldr	r3, [pc, #44]	@ (8001050 <WIZCHIP_READ+0x94>)
 8001022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001024:	f107 020c 	add.w	r2, r7, #12
 8001028:	2103      	movs	r1, #3
 800102a:	4610      	mov	r0, r2
 800102c:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800102e:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <WIZCHIP_READ+0x94>)
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	4798      	blx	r3
 8001034:	4603      	mov	r3, r0
 8001036:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001038:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <WIZCHIP_READ+0x94>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800103e:	4b04      	ldr	r3, [pc, #16]	@ (8001050 <WIZCHIP_READ+0x94>)
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	4798      	blx	r3
   return ret;
 8001044:	7bfb      	ldrb	r3, [r7, #15]
}
 8001046:	4618      	mov	r0, r3
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20000028 	.word	0x20000028

08001054 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8001060:	4b22      	ldr	r3, [pc, #136]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001066:	4b21      	ldr	r3, [pc, #132]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f043 0304 	orr.w	r3, r3, #4
 8001072:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001074:	4b1d      	ldr	r3, [pc, #116]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 8001076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001078:	2b00      	cmp	r3, #0
 800107a:	d119      	bne.n	80010b0 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800107c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 800107e:	6a1b      	ldr	r3, [r3, #32]
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	0c12      	lsrs	r2, r2, #16
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	4610      	mov	r0, r2
 8001088:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800108a:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 800108c:	6a1b      	ldr	r3, [r3, #32]
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	0a12      	lsrs	r2, r2, #8
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	4610      	mov	r0, r2
 8001096:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 800109a:	6a1b      	ldr	r3, [r3, #32]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	b2d2      	uxtb	r2, r2
 80010a0:	4610      	mov	r0, r2
 80010a2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80010a4:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	78fa      	ldrb	r2, [r7, #3]
 80010aa:	4610      	mov	r0, r2
 80010ac:	4798      	blx	r3
 80010ae:	e013      	b.n	80010d8 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	0c1b      	lsrs	r3, r3, #16
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	0a1b      	lsrs	r3, r3, #8
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80010c6:	78fb      	ldrb	r3, [r7, #3]
 80010c8:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80010ca:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 80010cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ce:	f107 020c 	add.w	r2, r7, #12
 80010d2:	2104      	movs	r1, #4
 80010d4:	4610      	mov	r0, r2
 80010d6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80010de:	4b03      	ldr	r3, [pc, #12]	@ (80010ec <WIZCHIP_WRITE+0x98>)
 80010e0:	691b      	ldr	r3, [r3, #16]
 80010e2:	4798      	blx	r3
}
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000028 	.word	0x20000028

080010f0 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b087      	sub	sp, #28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	4613      	mov	r3, r2
 80010fc:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80010fe:	4b2b      	ldr	r3, [pc, #172]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001104:	4b29      	ldr	r3, [pc, #164]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800110a:	4b28      	ldr	r3, [pc, #160]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 800110c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <WIZCHIP_READ_BUF+0x2a>
 8001112:	4b26      	ldr	r3, [pc, #152]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 8001114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001116:	2b00      	cmp	r3, #0
 8001118:	d126      	bne.n	8001168 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800111a:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	0c12      	lsrs	r2, r2, #16
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	4610      	mov	r0, r2
 8001126:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001128:	4b20      	ldr	r3, [pc, #128]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 800112a:	6a1b      	ldr	r3, [r3, #32]
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	0a12      	lsrs	r2, r2, #8
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	4610      	mov	r0, r2
 8001134:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001136:	4b1d      	ldr	r3, [pc, #116]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	4610      	mov	r0, r2
 8001140:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001142:	2300      	movs	r3, #0
 8001144:	82fb      	strh	r3, [r7, #22]
 8001146:	e00a      	b.n	800115e <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001148:	4b18      	ldr	r3, [pc, #96]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 800114a:	69db      	ldr	r3, [r3, #28]
 800114c:	8afa      	ldrh	r2, [r7, #22]
 800114e:	68b9      	ldr	r1, [r7, #8]
 8001150:	188c      	adds	r4, r1, r2
 8001152:	4798      	blx	r3
 8001154:	4603      	mov	r3, r0
 8001156:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8001158:	8afb      	ldrh	r3, [r7, #22]
 800115a:	3301      	adds	r3, #1
 800115c:	82fb      	strh	r3, [r7, #22]
 800115e:	8afa      	ldrh	r2, [r7, #22]
 8001160:	88fb      	ldrh	r3, [r7, #6]
 8001162:	429a      	cmp	r2, r3
 8001164:	d3f0      	bcc.n	8001148 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001166:	e017      	b.n	8001198 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	0c1b      	lsrs	r3, r3, #16
 800116c:	b2db      	uxtb	r3, r3
 800116e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	0a1b      	lsrs	r3, r3, #8
 8001174:	b2db      	uxtb	r3, r3
 8001176:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800117e:	4b0b      	ldr	r3, [pc, #44]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 8001180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001182:	f107 0210 	add.w	r2, r7, #16
 8001186:	2103      	movs	r1, #3
 8001188:	4610      	mov	r0, r2
 800118a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 800118e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001190:	88fa      	ldrh	r2, [r7, #6]
 8001192:	4611      	mov	r1, r2
 8001194:	68b8      	ldr	r0, [r7, #8]
 8001196:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001198:	4b04      	ldr	r3, [pc, #16]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800119e:	4b03      	ldr	r3, [pc, #12]	@ (80011ac <WIZCHIP_READ_BUF+0xbc>)
 80011a0:	691b      	ldr	r3, [r3, #16]
 80011a2:	4798      	blx	r3
}
 80011a4:	bf00      	nop
 80011a6:	371c      	adds	r7, #28
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd90      	pop	{r4, r7, pc}
 80011ac:	20000028 	.word	0x20000028

080011b0 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	4613      	mov	r3, r2
 80011bc:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80011be:	4b2b      	ldr	r3, [pc, #172]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	4798      	blx	r3
   WIZCHIP.CS._select();
 80011c4:	4b29      	ldr	r3, [pc, #164]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80011d2:	4b26      	ldr	r3, [pc, #152]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 80011d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d126      	bne.n	8001228 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80011da:	4b24      	ldr	r3, [pc, #144]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	68fa      	ldr	r2, [r7, #12]
 80011e0:	0c12      	lsrs	r2, r2, #16
 80011e2:	b2d2      	uxtb	r2, r2
 80011e4:	4610      	mov	r0, r2
 80011e6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80011e8:	4b20      	ldr	r3, [pc, #128]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 80011ea:	6a1b      	ldr	r3, [r3, #32]
 80011ec:	68fa      	ldr	r2, [r7, #12]
 80011ee:	0a12      	lsrs	r2, r2, #8
 80011f0:	b2d2      	uxtb	r2, r2
 80011f2:	4610      	mov	r0, r2
 80011f4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80011f6:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	4610      	mov	r0, r2
 8001200:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001202:	2300      	movs	r3, #0
 8001204:	82fb      	strh	r3, [r7, #22]
 8001206:	e00a      	b.n	800121e <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8001208:	4b18      	ldr	r3, [pc, #96]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	8afa      	ldrh	r2, [r7, #22]
 800120e:	68b9      	ldr	r1, [r7, #8]
 8001210:	440a      	add	r2, r1
 8001212:	7812      	ldrb	r2, [r2, #0]
 8001214:	4610      	mov	r0, r2
 8001216:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001218:	8afb      	ldrh	r3, [r7, #22]
 800121a:	3301      	adds	r3, #1
 800121c:	82fb      	strh	r3, [r7, #22]
 800121e:	8afa      	ldrh	r2, [r7, #22]
 8001220:	88fb      	ldrh	r3, [r7, #6]
 8001222:	429a      	cmp	r2, r3
 8001224:	d3f0      	bcc.n	8001208 <WIZCHIP_WRITE_BUF+0x58>
 8001226:	e017      	b.n	8001258 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	0c1b      	lsrs	r3, r3, #16
 800122c:	b2db      	uxtb	r3, r3
 800122e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	0a1b      	lsrs	r3, r3, #8
 8001234:	b2db      	uxtb	r3, r3
 8001236:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800123e:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 8001240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001242:	f107 0210 	add.w	r2, r7, #16
 8001246:	2103      	movs	r1, #3
 8001248:	4610      	mov	r0, r2
 800124a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 800124c:	4b07      	ldr	r3, [pc, #28]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 800124e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001250:	88fa      	ldrh	r2, [r7, #6]
 8001252:	4611      	mov	r1, r2
 8001254:	68b8      	ldr	r0, [r7, #8]
 8001256:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001258:	4b04      	ldr	r3, [pc, #16]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800125e:	4b03      	ldr	r3, [pc, #12]	@ (800126c <WIZCHIP_WRITE_BUF+0xbc>)
 8001260:	691b      	ldr	r3, [r3, #16]
 8001262:	4798      	blx	r3
}
 8001264:	bf00      	nop
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000028 	.word	0x20000028

08001270 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800127a:	2300      	movs	r3, #0
 800127c:	81fb      	strh	r3, [r7, #14]
 800127e:	2300      	movs	r3, #0
 8001280:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	3301      	adds	r3, #1
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fe94 	bl	8000fbc <WIZCHIP_READ>
 8001294:	4603      	mov	r3, r0
 8001296:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001298:	89bb      	ldrh	r3, [r7, #12]
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b29c      	uxth	r4, r3
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	3301      	adds	r3, #1
 80012a4:	00db      	lsls	r3, r3, #3
 80012a6:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fe86 	bl	8000fbc <WIZCHIP_READ>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4423      	add	r3, r4
 80012b4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80012b6:	89bb      	ldrh	r3, [r7, #12]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d019      	beq.n	80012f0 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	3301      	adds	r3, #1
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fe77 	bl	8000fbc <WIZCHIP_READ>
 80012ce:	4603      	mov	r3, r0
 80012d0:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80012d2:	89fb      	ldrh	r3, [r7, #14]
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	b29c      	uxth	r4, r3
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	3301      	adds	r3, #1
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fe69 	bl	8000fbc <WIZCHIP_READ>
 80012ea:	4603      	mov	r3, r0
 80012ec:	4423      	add	r3, r4
 80012ee:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80012f0:	89fa      	ldrh	r2, [r7, #14]
 80012f2:	89bb      	ldrh	r3, [r7, #12]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d1c4      	bne.n	8001282 <getSn_TX_FSR+0x12>
   return val;
 80012f8:	89fb      	ldrh	r3, [r7, #14]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd90      	pop	{r4, r7, pc}

08001302 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8001302:	b590      	push	{r4, r7, lr}
 8001304:	b085      	sub	sp, #20
 8001306:	af00      	add	r7, sp, #0
 8001308:	4603      	mov	r3, r0
 800130a:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800130c:	2300      	movs	r3, #0
 800130e:	81fb      	strh	r3, [r7, #14]
 8001310:	2300      	movs	r3, #0
 8001312:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	3301      	adds	r3, #1
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fe4b 	bl	8000fbc <WIZCHIP_READ>
 8001326:	4603      	mov	r3, r0
 8001328:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800132a:	89bb      	ldrh	r3, [r7, #12]
 800132c:	021b      	lsls	r3, r3, #8
 800132e:	b29c      	uxth	r4, r3
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	3301      	adds	r3, #1
 8001336:	00db      	lsls	r3, r3, #3
 8001338:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fe3d 	bl	8000fbc <WIZCHIP_READ>
 8001342:	4603      	mov	r3, r0
 8001344:	4423      	add	r3, r4
 8001346:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001348:	89bb      	ldrh	r3, [r7, #12]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d019      	beq.n	8001382 <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	3301      	adds	r3, #1
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fe2e 	bl	8000fbc <WIZCHIP_READ>
 8001360:	4603      	mov	r3, r0
 8001362:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001364:	89fb      	ldrh	r3, [r7, #14]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	b29c      	uxth	r4, r3
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	3301      	adds	r3, #1
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff fe20 	bl	8000fbc <WIZCHIP_READ>
 800137c:	4603      	mov	r3, r0
 800137e:	4423      	add	r3, r4
 8001380:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001382:	89fa      	ldrh	r2, [r7, #14]
 8001384:	89bb      	ldrh	r3, [r7, #12]
 8001386:	429a      	cmp	r2, r3
 8001388:	d1c4      	bne.n	8001314 <getSn_RX_RSR+0x12>
   return val;
 800138a:	89fb      	ldrh	r3, [r7, #14]
}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	bd90      	pop	{r4, r7, pc}

08001394 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	6039      	str	r1, [r7, #0]
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	4613      	mov	r3, r2
 80013a2:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80013ac:	88bb      	ldrh	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d046      	beq.n	8001440 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	3301      	adds	r3, #1
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fdfc 	bl	8000fbc <WIZCHIP_READ>
 80013c4:	4603      	mov	r3, r0
 80013c6:	021b      	lsls	r3, r3, #8
 80013c8:	b29c      	uxth	r4, r3
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	3301      	adds	r3, #1
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fdf0 	bl	8000fbc <WIZCHIP_READ>
 80013dc:	4603      	mov	r3, r0
 80013de:	4423      	add	r3, r4
 80013e0:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80013e2:	89fb      	ldrh	r3, [r7, #14]
 80013e4:	021b      	lsls	r3, r3, #8
 80013e6:	79fa      	ldrb	r2, [r7, #7]
 80013e8:	0092      	lsls	r2, r2, #2
 80013ea:	3202      	adds	r2, #2
 80013ec:	00d2      	lsls	r2, r2, #3
 80013ee:	4413      	add	r3, r2
 80013f0:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 80013f2:	88bb      	ldrh	r3, [r7, #4]
 80013f4:	461a      	mov	r2, r3
 80013f6:	6839      	ldr	r1, [r7, #0]
 80013f8:	68b8      	ldr	r0, [r7, #8]
 80013fa:	f7ff fed9 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 80013fe:	89fa      	ldrh	r2, [r7, #14]
 8001400:	88bb      	ldrh	r3, [r7, #4]
 8001402:	4413      	add	r3, r2
 8001404:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	3301      	adds	r3, #1
 800140c:	00db      	lsls	r3, r3, #3
 800140e:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8001412:	461a      	mov	r2, r3
 8001414:	89fb      	ldrh	r3, [r7, #14]
 8001416:	0a1b      	lsrs	r3, r3, #8
 8001418:	b29b      	uxth	r3, r3
 800141a:	b2db      	uxtb	r3, r3
 800141c:	4619      	mov	r1, r3
 800141e:	4610      	mov	r0, r2
 8001420:	f7ff fe18 	bl	8001054 <WIZCHIP_WRITE>
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	3301      	adds	r3, #1
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8001430:	461a      	mov	r2, r3
 8001432:	89fb      	ldrh	r3, [r7, #14]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	4619      	mov	r1, r3
 8001438:	4610      	mov	r0, r2
 800143a:	f7ff fe0b 	bl	8001054 <WIZCHIP_WRITE>
 800143e:	e000      	b.n	8001442 <wiz_send_data+0xae>
   if(len == 0)  return;
 8001440:	bf00      	nop
}
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	bd90      	pop	{r4, r7, pc}

08001448 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
 8001454:	4613      	mov	r3, r2
 8001456:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8001460:	88bb      	ldrh	r3, [r7, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d046      	beq.n	80014f4 <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	3301      	adds	r3, #1
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fda2 	bl	8000fbc <WIZCHIP_READ>
 8001478:	4603      	mov	r3, r0
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	b29c      	uxth	r4, r3
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	3301      	adds	r3, #1
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fd96 	bl	8000fbc <WIZCHIP_READ>
 8001490:	4603      	mov	r3, r0
 8001492:	4423      	add	r3, r4
 8001494:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8001496:	89fb      	ldrh	r3, [r7, #14]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	79fa      	ldrb	r2, [r7, #7]
 800149c:	0092      	lsls	r2, r2, #2
 800149e:	3203      	adds	r2, #3
 80014a0:	00d2      	lsls	r2, r2, #3
 80014a2:	4413      	add	r3, r2
 80014a4:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80014a6:	88bb      	ldrh	r3, [r7, #4]
 80014a8:	461a      	mov	r2, r3
 80014aa:	6839      	ldr	r1, [r7, #0]
 80014ac:	68b8      	ldr	r0, [r7, #8]
 80014ae:	f7ff fe1f 	bl	80010f0 <WIZCHIP_READ_BUF>
   ptr += len;
 80014b2:	89fa      	ldrh	r2, [r7, #14]
 80014b4:	88bb      	ldrh	r3, [r7, #4]
 80014b6:	4413      	add	r3, r2
 80014b8:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	3301      	adds	r3, #1
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80014c6:	461a      	mov	r2, r3
 80014c8:	89fb      	ldrh	r3, [r7, #14]
 80014ca:	0a1b      	lsrs	r3, r3, #8
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	4619      	mov	r1, r3
 80014d2:	4610      	mov	r0, r2
 80014d4:	f7ff fdbe 	bl	8001054 <WIZCHIP_WRITE>
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	3301      	adds	r3, #1
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80014e4:	461a      	mov	r2, r3
 80014e6:	89fb      	ldrh	r3, [r7, #14]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	4619      	mov	r1, r3
 80014ec:	4610      	mov	r0, r2
 80014ee:	f7ff fdb1 	bl	8001054 <WIZCHIP_WRITE>
 80014f2:	e000      	b.n	80014f6 <wiz_recv_data+0xae>
   if(len == 0) return;
 80014f4:	bf00      	nop
}
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd90      	pop	{r4, r7, pc}

080014fc <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80014fc:	b590      	push	{r4, r7, lr}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	4604      	mov	r4, r0
 8001504:	4608      	mov	r0, r1
 8001506:	4611      	mov	r1, r2
 8001508:	461a      	mov	r2, r3
 800150a:	4623      	mov	r3, r4
 800150c:	71fb      	strb	r3, [r7, #7]
 800150e:	4603      	mov	r3, r0
 8001510:	71bb      	strb	r3, [r7, #6]
 8001512:	460b      	mov	r3, r1
 8001514:	80bb      	strh	r3, [r7, #4]
 8001516:	4613      	mov	r3, r2
 8001518:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	2b08      	cmp	r3, #8
 800151e:	d902      	bls.n	8001526 <socket+0x2a>
 8001520:	f04f 33ff 	mov.w	r3, #4294967295
 8001524:	e0f0      	b.n	8001708 <socket+0x20c>
	switch(protocol)
 8001526:	79bb      	ldrb	r3, [r7, #6]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d005      	beq.n	8001538 <socket+0x3c>
 800152c:	2b00      	cmp	r3, #0
 800152e:	dd11      	ble.n	8001554 <socket+0x58>
 8001530:	3b02      	subs	r3, #2
 8001532:	2b02      	cmp	r3, #2
 8001534:	d80e      	bhi.n	8001554 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8001536:	e011      	b.n	800155c <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	2204      	movs	r2, #4
 800153e:	4619      	mov	r1, r3
 8001540:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001544:	f7ff fdd4 	bl	80010f0 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d105      	bne.n	800155a <socket+0x5e>
 800154e:	f06f 0302 	mvn.w	r3, #2
 8001552:	e0d9      	b.n	8001708 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8001554:	f06f 0304 	mvn.w	r3, #4
 8001558:	e0d6      	b.n	8001708 <socket+0x20c>
	    break;
 800155a:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 800155c:	78fb      	ldrb	r3, [r7, #3]
 800155e:	f003 0304 	and.w	r3, r3, #4
 8001562:	2b00      	cmp	r3, #0
 8001564:	d002      	beq.n	800156c <socket+0x70>
 8001566:	f06f 0305 	mvn.w	r3, #5
 800156a:	e0cd      	b.n	8001708 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 800156c:	78fb      	ldrb	r3, [r7, #3]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d028      	beq.n	80015c4 <socket+0xc8>
	{
   	switch(protocol)
 8001572:	79bb      	ldrb	r3, [r7, #6]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d002      	beq.n	800157e <socket+0x82>
 8001578:	2b02      	cmp	r3, #2
 800157a:	d008      	beq.n	800158e <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 800157c:	e022      	b.n	80015c4 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800157e:	78fb      	ldrb	r3, [r7, #3]
 8001580:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8001584:	2b00      	cmp	r3, #0
 8001586:	d11a      	bne.n	80015be <socket+0xc2>
 8001588:	f06f 0305 	mvn.w	r3, #5
 800158c:	e0bc      	b.n	8001708 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 800158e:	78fb      	ldrb	r3, [r7, #3]
 8001590:	f003 0320 	and.w	r3, r3, #32
 8001594:	2b00      	cmp	r3, #0
 8001596:	d006      	beq.n	80015a6 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001598:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800159c:	2b00      	cmp	r3, #0
 800159e:	db02      	blt.n	80015a6 <socket+0xaa>
 80015a0:	f06f 0305 	mvn.w	r3, #5
 80015a4:	e0b0      	b.n	8001708 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 80015a6:	78fb      	ldrb	r3, [r7, #3]
 80015a8:	f003 0310 	and.w	r3, r3, #16
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d008      	beq.n	80015c2 <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80015b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	db04      	blt.n	80015c2 <socket+0xc6>
 80015b8:	f06f 0305 	mvn.w	r3, #5
 80015bc:	e0a4      	b.n	8001708 <socket+0x20c>
   	      break;
 80015be:	bf00      	nop
 80015c0:	e000      	b.n	80015c4 <socket+0xc8>
   	      break;
 80015c2:	bf00      	nop
   	}
   }
	close(sn);
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f000 f8ac 	bl	8001724 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	3301      	adds	r3, #1
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	4618      	mov	r0, r3
 80015d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015da:	f023 030f 	bic.w	r3, r3, #15
 80015de:	b25a      	sxtb	r2, r3
 80015e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	4619      	mov	r1, r3
 80015ec:	f7ff fd32 	bl	8001054 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80015f0:	88bb      	ldrh	r3, [r7, #4]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d110      	bne.n	8001618 <socket+0x11c>
	{
	   port = sock_any_port++;
 80015f6:	4b46      	ldr	r3, [pc, #280]	@ (8001710 <socket+0x214>)
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	1c5a      	adds	r2, r3, #1
 80015fc:	b291      	uxth	r1, r2
 80015fe:	4a44      	ldr	r2, [pc, #272]	@ (8001710 <socket+0x214>)
 8001600:	8011      	strh	r1, [r2, #0]
 8001602:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001604:	4b42      	ldr	r3, [pc, #264]	@ (8001710 <socket+0x214>)
 8001606:	881b      	ldrh	r3, [r3, #0]
 8001608:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800160c:	4293      	cmp	r3, r2
 800160e:	d103      	bne.n	8001618 <socket+0x11c>
 8001610:	4b3f      	ldr	r3, [pc, #252]	@ (8001710 <socket+0x214>)
 8001612:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001616:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	3301      	adds	r3, #1
 800161e:	00db      	lsls	r3, r3, #3
 8001620:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001624:	461a      	mov	r2, r3
 8001626:	88bb      	ldrh	r3, [r7, #4]
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	b29b      	uxth	r3, r3
 800162c:	b2db      	uxtb	r3, r3
 800162e:	4619      	mov	r1, r3
 8001630:	4610      	mov	r0, r2
 8001632:	f7ff fd0f 	bl	8001054 <WIZCHIP_WRITE>
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	3301      	adds	r3, #1
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001642:	461a      	mov	r2, r3
 8001644:	88bb      	ldrh	r3, [r7, #4]
 8001646:	b2db      	uxtb	r3, r3
 8001648:	4619      	mov	r1, r3
 800164a:	4610      	mov	r0, r2
 800164c:	f7ff fd02 	bl	8001054 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	3301      	adds	r3, #1
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800165c:	2101      	movs	r1, #1
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff fcf8 	bl	8001054 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001664:	bf00      	nop
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	3301      	adds	r3, #1
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff fca2 	bl	8000fbc <WIZCHIP_READ>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f3      	bne.n	8001666 <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	2201      	movs	r2, #1
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	b21b      	sxth	r3, r3
 8001688:	43db      	mvns	r3, r3
 800168a:	b21a      	sxth	r2, r3
 800168c:	4b21      	ldr	r3, [pc, #132]	@ (8001714 <socket+0x218>)
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	b21b      	sxth	r3, r3
 8001692:	4013      	ands	r3, r2
 8001694:	b21b      	sxth	r3, r3
 8001696:	b29a      	uxth	r2, r3
 8001698:	4b1e      	ldr	r3, [pc, #120]	@ (8001714 <socket+0x218>)
 800169a:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 800169c:	78fb      	ldrb	r3, [r7, #3]
 800169e:	f003 0201 	and.w	r2, r3, #1
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	b21a      	sxth	r2, r3
 80016aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <socket+0x218>)
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b21b      	sxth	r3, r3
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	4b17      	ldr	r3, [pc, #92]	@ (8001714 <socket+0x218>)
 80016b8:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	2201      	movs	r2, #1
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <socket+0x21c>)
 80016ca:	881b      	ldrh	r3, [r3, #0]
 80016cc:	b21b      	sxth	r3, r3
 80016ce:	4013      	ands	r3, r2
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	b29a      	uxth	r2, r3
 80016d4:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <socket+0x21c>)
 80016d6:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	4a10      	ldr	r2, [pc, #64]	@ (800171c <socket+0x220>)
 80016dc:	2100      	movs	r1, #0
 80016de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001720 <socket+0x224>)
 80016e6:	2100      	movs	r1, #0
 80016e8:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 80016ea:	bf00      	nop
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	3301      	adds	r3, #1
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fc5f 	bl	8000fbc <WIZCHIP_READ>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d0f3      	beq.n	80016ec <socket+0x1f0>
   return (int8_t)sn;
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8001708:	4618      	mov	r0, r3
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bd90      	pop	{r4, r7, pc}
 8001710:	20000024 	.word	0x20000024
 8001714:	20000244 	.word	0x20000244
 8001718:	20000246 	.word	0x20000246
 800171c:	20000248 	.word	0x20000248
 8001720:	20000258 	.word	0x20000258

08001724 <close>:

int8_t close(uint8_t sn)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	2b08      	cmp	r3, #8
 8001732:	d902      	bls.n	800173a <close+0x16>
 8001734:	f04f 33ff 	mov.w	r3, #4294967295
 8001738:	e055      	b.n	80017e6 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	3301      	adds	r3, #1
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001746:	2110      	movs	r1, #16
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff fc83 	bl	8001054 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800174e:	bf00      	nop
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	3301      	adds	r3, #1
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fc2d 	bl	8000fbc <WIZCHIP_READ>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1f3      	bne.n	8001750 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	3301      	adds	r3, #1
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001774:	211f      	movs	r1, #31
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fc6c 	bl	8001054 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	2201      	movs	r2, #1
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	b21b      	sxth	r3, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	b21a      	sxth	r2, r3
 800178a:	4b19      	ldr	r3, [pc, #100]	@ (80017f0 <close+0xcc>)
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	b21b      	sxth	r3, r3
 8001790:	4013      	ands	r3, r2
 8001792:	b21b      	sxth	r3, r3
 8001794:	b29a      	uxth	r2, r3
 8001796:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <close+0xcc>)
 8001798:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2201      	movs	r2, #1
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <close+0xd0>)
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	4013      	ands	r3, r2
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <close+0xd0>)
 80017b6:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	4a0f      	ldr	r2, [pc, #60]	@ (80017f8 <close+0xd4>)
 80017bc:	2100      	movs	r1, #0
 80017be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	4a0d      	ldr	r2, [pc, #52]	@ (80017fc <close+0xd8>)
 80017c6:	2100      	movs	r1, #0
 80017c8:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80017ca:	bf00      	nop
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	3301      	adds	r3, #1
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff fbef 	bl	8000fbc <WIZCHIP_READ>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1f3      	bne.n	80017cc <close+0xa8>
	return SOCK_OK;
 80017e4:	2301      	movs	r3, #1
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000244 	.word	0x20000244
 80017f4:	20000246 	.word	0x20000246
 80017f8:	20000248 	.word	0x20000248
 80017fc:	20000258 	.word	0x20000258

08001800 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	6039      	str	r1, [r7, #0]
 800180a:	71fb      	strb	r3, [r7, #7]
 800180c:	4613      	mov	r3, r2
 800180e:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	2b08      	cmp	r3, #8
 8001814:	d902      	bls.n	800181c <connect+0x1c>
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e0c6      	b.n	80019aa <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	3301      	adds	r3, #1
 8001822:	00db      	lsls	r3, r3, #3
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fbc9 	bl	8000fbc <WIZCHIP_READ>
 800182a:	4603      	mov	r3, r0
 800182c:	f003 030f 	and.w	r3, r3, #15
 8001830:	2b01      	cmp	r3, #1
 8001832:	d002      	beq.n	800183a <connect+0x3a>
 8001834:	f06f 0304 	mvn.w	r3, #4
 8001838:	e0b7      	b.n	80019aa <connect+0x1aa>
   CHECK_SOCKINIT();
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	3301      	adds	r3, #1
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fbb8 	bl	8000fbc <WIZCHIP_READ>
 800184c:	4603      	mov	r3, r0
 800184e:	2b13      	cmp	r3, #19
 8001850:	d002      	beq.n	8001858 <connect+0x58>
 8001852:	f06f 0302 	mvn.w	r3, #2
 8001856:	e0a8      	b.n	80019aa <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	021b      	lsls	r3, r3, #8
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	3201      	adds	r2, #1
 8001866:	7812      	ldrb	r2, [r2, #0]
 8001868:	4413      	add	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	021b      	lsls	r3, r3, #8
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	3202      	adds	r2, #2
 8001874:	7812      	ldrb	r2, [r2, #0]
 8001876:	4413      	add	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	021b      	lsls	r3, r3, #8
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	3203      	adds	r2, #3
 8001882:	7812      	ldrb	r2, [r2, #0]
 8001884:	4413      	add	r3, r2
 8001886:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188e:	d002      	beq.n	8001896 <connect+0x96>
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d102      	bne.n	800189c <connect+0x9c>
 8001896:	f06f 030b 	mvn.w	r3, #11
 800189a:	e086      	b.n	80019aa <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 800189c:	88bb      	ldrh	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d102      	bne.n	80018a8 <connect+0xa8>
 80018a2:	f06f 030a 	mvn.w	r3, #10
 80018a6:	e080      	b.n	80019aa <connect+0x1aa>
	setSn_DIPR(sn,addr);
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	3301      	adds	r3, #1
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80018b4:	2204      	movs	r2, #4
 80018b6:	6839      	ldr	r1, [r7, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fc79 	bl	80011b0 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	3301      	adds	r3, #1
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018ca:	461a      	mov	r2, r3
 80018cc:	88bb      	ldrh	r3, [r7, #4]
 80018ce:	0a1b      	lsrs	r3, r3, #8
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	4619      	mov	r1, r3
 80018d6:	4610      	mov	r0, r2
 80018d8:	f7ff fbbc 	bl	8001054 <WIZCHIP_WRITE>
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	3301      	adds	r3, #1
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 80018e8:	461a      	mov	r2, r3
 80018ea:	88bb      	ldrh	r3, [r7, #4]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	4619      	mov	r1, r3
 80018f0:	4610      	mov	r0, r2
 80018f2:	f7ff fbaf 	bl	8001054 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	3301      	adds	r3, #1
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001902:	2104      	movs	r1, #4
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff fba5 	bl	8001054 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800190a:	bf00      	nop
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	3301      	adds	r3, #1
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff fb4f 	bl	8000fbc <WIZCHIP_READ>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1f3      	bne.n	800190c <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001924:	4b23      	ldr	r3, [pc, #140]	@ (80019b4 <connect+0x1b4>)
 8001926:	881b      	ldrh	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	fa42 f303 	asr.w	r3, r2, r3
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	2b00      	cmp	r3, #0
 8001936:	d02b      	beq.n	8001990 <connect+0x190>
 8001938:	2300      	movs	r3, #0
 800193a:	e036      	b.n	80019aa <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	3301      	adds	r3, #1
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fb37 	bl	8000fbc <WIZCHIP_READ>
 800194e:	4603      	mov	r3, r0
 8001950:	f003 0308 	and.w	r3, r3, #8
 8001954:	2b00      	cmp	r3, #0
 8001956:	d00c      	beq.n	8001972 <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	3301      	adds	r3, #1
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001964:	2108      	movs	r1, #8
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fb74 	bl	8001054 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 800196c:	f06f 030c 	mvn.w	r3, #12
 8001970:	e01b      	b.n	80019aa <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	3301      	adds	r3, #1
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fb1c 	bl	8000fbc <WIZCHIP_READ>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d102      	bne.n	8001990 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 800198a:	f06f 0303 	mvn.w	r3, #3
 800198e:	e00c      	b.n	80019aa <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	3301      	adds	r3, #1
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fb0d 	bl	8000fbc <WIZCHIP_READ>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b17      	cmp	r3, #23
 80019a6:	d1c9      	bne.n	800193c <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 80019a8:	2301      	movs	r3, #1
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20000244 	.word	0x20000244

080019b8 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	2b08      	cmp	r3, #8
 80019c6:	d902      	bls.n	80019ce <disconnect+0x16>
 80019c8:	f04f 33ff 	mov.w	r3, #4294967295
 80019cc:	e062      	b.n	8001a94 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	3301      	adds	r3, #1
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff faf0 	bl	8000fbc <WIZCHIP_READ>
 80019dc:	4603      	mov	r3, r0
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d002      	beq.n	80019ec <disconnect+0x34>
 80019e6:	f06f 0304 	mvn.w	r3, #4
 80019ea:	e053      	b.n	8001a94 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	3301      	adds	r3, #1
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80019f8:	2108      	movs	r1, #8
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fb2a 	bl	8001054 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8001a00:	bf00      	nop
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	3301      	adds	r3, #1
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fad4 	bl	8000fbc <WIZCHIP_READ>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1f3      	bne.n	8001a02 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	43db      	mvns	r3, r3
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	4b1c      	ldr	r3, [pc, #112]	@ (8001a9c <disconnect+0xe4>)
 8001a2a:	881b      	ldrh	r3, [r3, #0]
 8001a2c:	b21b      	sxth	r3, r3
 8001a2e:	4013      	ands	r3, r2
 8001a30:	b21b      	sxth	r3, r3
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	4b19      	ldr	r3, [pc, #100]	@ (8001a9c <disconnect+0xe4>)
 8001a36:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001a38:	4b19      	ldr	r3, [pc, #100]	@ (8001aa0 <disconnect+0xe8>)
 8001a3a:	881b      	ldrh	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	fa42 f303 	asr.w	r3, r2, r3
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d016      	beq.n	8001a7a <disconnect+0xc2>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e021      	b.n	8001a94 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	3301      	adds	r3, #1
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff faad 	bl	8000fbc <WIZCHIP_READ>
 8001a62:	4603      	mov	r3, r0
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d006      	beq.n	8001a7a <disconnect+0xc2>
	   {
	      close(sn);
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff fe58 	bl	8001724 <close>
	      return SOCKERR_TIMEOUT;
 8001a74:	f06f 030c 	mvn.w	r3, #12
 8001a78:	e00c      	b.n	8001a94 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	3301      	adds	r3, #1
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fa98 	bl	8000fbc <WIZCHIP_READ>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1de      	bne.n	8001a50 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000246 	.word	0x20000246
 8001aa0:	20000244 	.word	0x20000244

08001aa4 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	6039      	str	r1, [r7, #0]
 8001aae:	71fb      	strb	r3, [r7, #7]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	2b08      	cmp	r3, #8
 8001ac0:	d902      	bls.n	8001ac8 <send+0x24>
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac6:	e0dd      	b.n	8001c84 <send+0x1e0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	3301      	adds	r3, #1
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff fa73 	bl	8000fbc <WIZCHIP_READ>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	f003 030f 	and.w	r3, r3, #15
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d002      	beq.n	8001ae6 <send+0x42>
 8001ae0:	f06f 0304 	mvn.w	r3, #4
 8001ae4:	e0ce      	b.n	8001c84 <send+0x1e0>
   CHECK_SOCKDATA();
 8001ae6:	88bb      	ldrh	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <send+0x4e>
 8001aec:	f06f 030d 	mvn.w	r3, #13
 8001af0:	e0c8      	b.n	8001c84 <send+0x1e0>
   tmp = getSn_SR(sn);
 8001af2:	79fb      	ldrb	r3, [r7, #7]
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	3301      	adds	r3, #1
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fa5c 	bl	8000fbc <WIZCHIP_READ>
 8001b04:	4603      	mov	r3, r0
 8001b06:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
 8001b0a:	2b17      	cmp	r3, #23
 8001b0c:	d005      	beq.n	8001b1a <send+0x76>
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	2b1c      	cmp	r3, #28
 8001b12:	d002      	beq.n	8001b1a <send+0x76>
 8001b14:	f06f 0306 	mvn.w	r3, #6
 8001b18:	e0b4      	b.n	8001c84 <send+0x1e0>
   if( sock_is_sending & (1<<sn) )
 8001b1a:	4b5c      	ldr	r3, [pc, #368]	@ (8001c8c <send+0x1e8>)
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	fa42 f303 	asr.w	r3, r2, r3
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d039      	beq.n	8001ba2 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	3301      	adds	r3, #1
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fa3e 	bl	8000fbc <WIZCHIP_READ>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f003 031f 	and.w	r3, r3, #31
 8001b46:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d019      	beq.n	8001b86 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	3301      	adds	r3, #1
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b5e:	2110      	movs	r1, #16
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fa77 	bl	8001054 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	b21a      	sxth	r2, r3
 8001b74:	4b45      	ldr	r3, [pc, #276]	@ (8001c8c <send+0x1e8>)
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	b21b      	sxth	r3, r3
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	4b42      	ldr	r3, [pc, #264]	@ (8001c8c <send+0x1e8>)
 8001b82:	801a      	strh	r2, [r3, #0]
 8001b84:	e00d      	b.n	8001ba2 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d006      	beq.n	8001b9e <send+0xfa>
      {
         close(sn);
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff fdc6 	bl	8001724 <close>
         return SOCKERR_TIMEOUT;
 8001b98:	f06f 030c 	mvn.w	r3, #12
 8001b9c:	e072      	b.n	8001c84 <send+0x1e0>
      }
      else return SOCK_BUSY;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	e070      	b.n	8001c84 <send+0x1e0>
   }
   freesize = getSn_TxMAX(sn);
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fa04 	bl	8000fbc <WIZCHIP_READ>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	029b      	lsls	r3, r3, #10
 8001bb8:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001bba:	88ba      	ldrh	r2, [r7, #4]
 8001bbc:	89bb      	ldrh	r3, [r7, #12]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d901      	bls.n	8001bc6 <send+0x122>
 8001bc2:	89bb      	ldrh	r3, [r7, #12]
 8001bc4:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fb51 	bl	8001270 <getSn_TX_FSR>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff f9ec 	bl	8000fbc <WIZCHIP_READ>
 8001be4:	4603      	mov	r3, r0
 8001be6:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	2b17      	cmp	r3, #23
 8001bec:	d009      	beq.n	8001c02 <send+0x15e>
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	2b1c      	cmp	r3, #28
 8001bf2:	d006      	beq.n	8001c02 <send+0x15e>
      {
         close(sn);
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fd94 	bl	8001724 <close>
         return SOCKERR_SOCKSTATUS;
 8001bfc:	f06f 0306 	mvn.w	r3, #6
 8001c00:	e040      	b.n	8001c84 <send+0x1e0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001c02:	4b23      	ldr	r3, [pc, #140]	@ (8001c90 <send+0x1ec>)
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	fa42 f303 	asr.w	r3, r2, r3
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d005      	beq.n	8001c22 <send+0x17e>
 8001c16:	88ba      	ldrh	r2, [r7, #4]
 8001c18:	89bb      	ldrh	r3, [r7, #12]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d901      	bls.n	8001c22 <send+0x17e>
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e030      	b.n	8001c84 <send+0x1e0>
      if(len <= freesize) break;
 8001c22:	88ba      	ldrh	r2, [r7, #4]
 8001c24:	89bb      	ldrh	r3, [r7, #12]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d900      	bls.n	8001c2c <send+0x188>
      freesize = getSn_TX_FSR(sn);
 8001c2a:	e7cc      	b.n	8001bc6 <send+0x122>
      if(len <= freesize) break;
 8001c2c:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001c2e:	88ba      	ldrh	r2, [r7, #4]
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	6839      	ldr	r1, [r7, #0]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fbad 	bl	8001394 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	3301      	adds	r3, #1
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001c46:	2120      	movs	r1, #32
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff fa03 	bl	8001054 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8001c4e:	bf00      	nop
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	3301      	adds	r3, #1
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff f9ad 	bl	8000fbc <WIZCHIP_READ>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f3      	bne.n	8001c50 <send+0x1ac>
   sock_is_sending |= (1 << sn);
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	b21a      	sxth	r2, r3
 8001c72:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <send+0x1e8>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	b21b      	sxth	r3, r3
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	b21b      	sxth	r3, r3
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	4b03      	ldr	r3, [pc, #12]	@ (8001c8c <send+0x1e8>)
 8001c80:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001c82:	88bb      	ldrh	r3, [r7, #4]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3710      	adds	r7, #16
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000246 	.word	0x20000246
 8001c90:	20000244 	.word	0x20000244

08001c94 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001c94:	b590      	push	{r4, r7, lr}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	71fb      	strb	r3, [r7, #7]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	2b08      	cmp	r3, #8
 8001cb0:	d902      	bls.n	8001cb8 <recv+0x24>
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb6:	e09b      	b.n	8001df0 <recv+0x15c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff f97b 	bl	8000fbc <WIZCHIP_READ>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f003 030f 	and.w	r3, r3, #15
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d002      	beq.n	8001cd6 <recv+0x42>
 8001cd0:	f06f 0304 	mvn.w	r3, #4
 8001cd4:	e08c      	b.n	8001df0 <recv+0x15c>
   CHECK_SOCKDATA();
 8001cd6:	88bb      	ldrh	r3, [r7, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d102      	bne.n	8001ce2 <recv+0x4e>
 8001cdc:	f06f 030d 	mvn.w	r3, #13
 8001ce0:	e086      	b.n	8001df0 <recv+0x15c>
   
   recvsize = getSn_RxMAX(sn);
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	00db      	lsls	r3, r3, #3
 8001cea:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff f964 	bl	8000fbc <WIZCHIP_READ>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	029b      	lsls	r3, r3, #10
 8001cf8:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8001cfa:	89ba      	ldrh	r2, [r7, #12]
 8001cfc:	88bb      	ldrh	r3, [r7, #4]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d201      	bcs.n	8001d06 <recv+0x72>
 8001d02:	89bb      	ldrh	r3, [r7, #12]
 8001d04:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fafa 	bl	8001302 <getSn_RX_RSR>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	3301      	adds	r3, #1
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff f94c 	bl	8000fbc <WIZCHIP_READ>
 8001d24:	4603      	mov	r3, r0
 8001d26:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
 8001d2a:	2b17      	cmp	r3, #23
 8001d2c:	d026      	beq.n	8001d7c <recv+0xe8>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
 8001d30:	2b1c      	cmp	r3, #28
 8001d32:	d11c      	bne.n	8001d6e <recv+0xda>
            {
               if(recvsize != 0) break;
 8001d34:	89bb      	ldrh	r3, [r7, #12]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d133      	bne.n	8001da2 <recv+0x10e>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fa97 	bl	8001270 <getSn_TX_FSR>
 8001d42:	4603      	mov	r3, r0
 8001d44:	461c      	mov	r4, r3
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f932 	bl	8000fbc <WIZCHIP_READ>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	029b      	lsls	r3, r3, #10
 8001d5c:	429c      	cmp	r4, r3
 8001d5e:	d10d      	bne.n	8001d7c <recv+0xe8>
               {
                  close(sn);
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff fcde 	bl	8001724 <close>
                  return SOCKERR_SOCKSTATUS;
 8001d68:	f06f 0306 	mvn.w	r3, #6
 8001d6c:	e040      	b.n	8001df0 <recv+0x15c>
               }
            }
            else
            {
               close(sn);
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fcd7 	bl	8001724 <close>
               return SOCKERR_SOCKSTATUS;
 8001d76:	f06f 0306 	mvn.w	r3, #6
 8001d7a:	e039      	b.n	8001df0 <recv+0x15c>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8001d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001df8 <recv+0x164>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	461a      	mov	r2, r3
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	fa42 f303 	asr.w	r3, r2, r3
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d004      	beq.n	8001d9a <recv+0x106>
 8001d90:	89bb      	ldrh	r3, [r7, #12]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <recv+0x106>
 8001d96:	2300      	movs	r3, #0
 8001d98:	e02a      	b.n	8001df0 <recv+0x15c>
         if(recvsize != 0) break;
 8001d9a:	89bb      	ldrh	r3, [r7, #12]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <recv+0x112>
         recvsize = getSn_RX_RSR(sn);
 8001da0:	e7b1      	b.n	8001d06 <recv+0x72>
               if(recvsize != 0) break;
 8001da2:	bf00      	nop
 8001da4:	e000      	b.n	8001da8 <recv+0x114>
         if(recvsize != 0) break;
 8001da6:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8001da8:	89ba      	ldrh	r2, [r7, #12]
 8001daa:	88bb      	ldrh	r3, [r7, #4]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d201      	bcs.n	8001db4 <recv+0x120>
 8001db0:	89bb      	ldrh	r3, [r7, #12]
 8001db2:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8001db4:	88ba      	ldrh	r2, [r7, #4]
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	6839      	ldr	r1, [r7, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff fb44 	bl	8001448 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	00db      	lsls	r3, r3, #3
 8001dc8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001dcc:	2140      	movs	r1, #64	@ 0x40
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f940 	bl	8001054 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001dd4:	bf00      	nop
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	3301      	adds	r3, #1
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff f8ea 	bl	8000fbc <WIZCHIP_READ>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d1f3      	bne.n	8001dd6 <recv+0x142>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001dee:	88bb      	ldrh	r3, [r7, #4]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd90      	pop	{r4, r7, pc}
 8001df8:	20000244 	.word	0x20000244

08001dfc <SPIReadWrite>:
extern SPI_HandleTypeDef hspi1;

// Aqui complementamos funcoes as quais faltam para a operação do W5500 disponibilizado pela WizChip, pois sem essas funcoes o adaptador não funciona corretamente

uint8_t SPIReadWrite(uint8_t data)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
	//wait till FIFO has a free slot
	while((hspi1.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8001e06:	bf00      	nop
 8001e08:	4b0f      	ldr	r3, [pc, #60]	@ (8001e48 <SPIReadWrite+0x4c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d1f8      	bne.n	8001e08 <SPIReadWrite+0xc>

	*(__IO uint8_t*)&hspi1.Instance->DR=data;
 8001e16:	4b0c      	ldr	r3, [pc, #48]	@ (8001e48 <SPIReadWrite+0x4c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	330c      	adds	r3, #12
 8001e1c:	79fa      	ldrb	r2, [r7, #7]
 8001e1e:	701a      	strb	r2, [r3, #0]

	//Now wait till data arrives
	while((hspi1.Instance->SR & SPI_FLAG_RXNE)!=SPI_FLAG_RXNE);
 8001e20:	bf00      	nop
 8001e22:	4b09      	ldr	r3, [pc, #36]	@ (8001e48 <SPIReadWrite+0x4c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d1f8      	bne.n	8001e22 <SPIReadWrite+0x26>

	return (*(__IO uint8_t*)&hspi1.Instance->DR);
 8001e30:	4b05      	ldr	r3, [pc, #20]	@ (8001e48 <SPIReadWrite+0x4c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	330c      	adds	r3, #12
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	b2db      	uxtb	r3, r3
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	20000154 	.word	0x20000154

08001e4c <wizchip_select>:

void  wizchip_select(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET); //ativa o chip select, as portas estao como SPI_CS pois foi o nome dado para o pino na inicializacao
 8001e50:	2200      	movs	r2, #0
 8001e52:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e56:	4802      	ldr	r0, [pc, #8]	@ (8001e60 <wizchip_select+0x14>)
 8001e58:	f001 f9a2 	bl	80031a0 <HAL_GPIO_WritePin>
}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40020c00 	.word	0x40020c00

08001e64 <wizchip_deselect>:

void  wizchip_deselect(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET); //desativa o chip select
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e6e:	4802      	ldr	r0, [pc, #8]	@ (8001e78 <wizchip_deselect+0x14>)
 8001e70:	f001 f996 	bl	80031a0 <HAL_GPIO_WritePin>
}
 8001e74:	bf00      	nop
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40020c00 	.word	0x40020c00

08001e7c <wizchip_read>:

uint8_t wizchip_read()
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
	uint8_t rb;
	rb=SPIReadWrite(0x00);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff ffba 	bl	8001dfc <SPIReadWrite>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	71fb      	strb	r3, [r7, #7]
	return rb;
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b082      	sub	sp, #8
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	71fb      	strb	r3, [r7, #7]
	SPIReadWrite(wb);
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ffaa 	bl	8001dfc <SPIReadWrite>
}
 8001ea8:	bf00      	nop
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	460b      	mov	r3, r1
 8001eba:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	81fb      	strh	r3, [r7, #14]
 8001ec0:	e00c      	b.n	8001edc <wizchip_readburst+0x2c>
	{
		*pBuf=SPIReadWrite(0x00);
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	f7ff ff9a 	bl	8001dfc <SPIReadWrite>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	461a      	mov	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	701a      	strb	r2, [r3, #0]
		pBuf++;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 8001ed6:	89fb      	ldrh	r3, [r7, #14]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	81fb      	strh	r3, [r7, #14]
 8001edc:	89fa      	ldrh	r2, [r7, #14]
 8001ede:	887b      	ldrh	r3, [r7, #2]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d3ee      	bcc.n	8001ec2 <wizchip_readburst+0x12>
	}
}
 8001ee4:	bf00      	nop
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <wizchip_writeburst>:

void  wizchip_writeburst(uint8_t* pBuf, uint16_t len)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b084      	sub	sp, #16
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	81fb      	strh	r3, [r7, #14]
 8001efe:	e00a      	b.n	8001f16 <wizchip_writeburst+0x28>
	{
		SPIReadWrite(*pBuf);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff79 	bl	8001dfc <SPIReadWrite>
		pBuf++;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 8001f10:	89fb      	ldrh	r3, [r7, #14]
 8001f12:	3301      	adds	r3, #1
 8001f14:	81fb      	strh	r3, [r7, #14]
 8001f16:	89fa      	ldrh	r2, [r7, #14]
 8001f18:	887b      	ldrh	r3, [r7, #2]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d3f0      	bcc.n	8001f00 <wizchip_writeburst+0x12>
	}
}
 8001f1e:	bf00      	nop
 8001f20:	bf00      	nop
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <W5500Init>:


void W5500Init()
{
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
	uint8_t tmp;
	uint8_t memsize[2][8] = { { 2, 2, 2, 2, 2, 2, 2, 2 }, { 2, 2, 2, 2, 2, 2, 2, 2 } }; //alocacao de memoria do adaptador
 8001f2e:	4b20      	ldr	r3, [pc, #128]	@ (8001fb0 <W5500Init+0x88>)
 8001f30:	1d3c      	adds	r4, r7, #4
 8001f32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);//CS high by default
 8001f38:	2201      	movs	r2, #1
 8001f3a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f3e:	481d      	ldr	r0, [pc, #116]	@ (8001fb4 <W5500Init+0x8c>)
 8001f40:	f001 f92e 	bl	80031a0 <HAL_GPIO_WritePin>

	//Send a pulse on reset pin
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f4a:	481a      	ldr	r0, [pc, #104]	@ (8001fb4 <W5500Init+0x8c>)
 8001f4c:	f001 f928 	bl	80031a0 <HAL_GPIO_WritePin>
	tmp = 0xFF;
 8001f50:	23ff      	movs	r3, #255	@ 0xff
 8001f52:	75fb      	strb	r3, [r7, #23]
	while(tmp--);
 8001f54:	bf00      	nop
 8001f56:	7dfb      	ldrb	r3, [r7, #23]
 8001f58:	1e5a      	subs	r2, r3, #1
 8001f5a:	75fa      	strb	r2, [r7, #23]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1fa      	bne.n	8001f56 <W5500Init+0x2e>
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_SET);
 8001f60:	2201      	movs	r2, #1
 8001f62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f66:	4813      	ldr	r0, [pc, #76]	@ (8001fb4 <W5500Init+0x8c>)
 8001f68:	f001 f91a 	bl	80031a0 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8001f6c:	4912      	ldr	r1, [pc, #72]	@ (8001fb8 <W5500Init+0x90>)
 8001f6e:	4813      	ldr	r0, [pc, #76]	@ (8001fbc <W5500Init+0x94>)
 8001f70:	f000 f896 	bl	80020a0 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 8001f74:	4912      	ldr	r1, [pc, #72]	@ (8001fc0 <W5500Init+0x98>)
 8001f76:	4813      	ldr	r0, [pc, #76]	@ (8001fc4 <W5500Init+0x9c>)
 8001f78:	f000 f8b8 	bl	80020ec <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8001f7c:	4912      	ldr	r1, [pc, #72]	@ (8001fc8 <W5500Init+0xa0>)
 8001f7e:	4813      	ldr	r0, [pc, #76]	@ (8001fcc <W5500Init+0xa4>)
 8001f80:	f000 f8e0 	bl	8002144 <reg_wizchip_spiburst_cbfunc>

	/* WIZChip Initialize*/
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*) memsize) == -1) {
 8001f84:	1d3b      	adds	r3, r7, #4
 8001f86:	4619      	mov	r1, r3
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f000 f907 	bl	800219c <ctlwizchip>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d104      	bne.n	8001fa0 <W5500Init+0x78>
		printf("WIZCHIP Initialized Failed.\r\n");
 8001f96:	480e      	ldr	r0, [pc, #56]	@ (8001fd0 <W5500Init+0xa8>)
 8001f98:	f002 ffe8 	bl	8004f6c <puts>
		while (1);
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <W5500Init+0x74>
	}
	printf("WIZCHIP Initialization Success.\r\n");
 8001fa0:	480c      	ldr	r0, [pc, #48]	@ (8001fd4 <W5500Init+0xac>)
 8001fa2:	f002 ffe3 	bl	8004f6c <puts>
	do {
		if (ctlwizchip(CW_GET_PHYLINK, (void*) &tmp) == -1)
			printf("Unknown PHY Link stauts.\r\n");
	} while (tmp == PHY_LINK_OFF);
*/
}
 8001fa6:	bf00      	nop
 8001fa8:	371c      	adds	r7, #28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd90      	pop	{r4, r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	080061d4 	.word	0x080061d4
 8001fb4:	40020c00 	.word	0x40020c00
 8001fb8:	08001e65 	.word	0x08001e65
 8001fbc:	08001e4d 	.word	0x08001e4d
 8001fc0:	08001e97 	.word	0x08001e97
 8001fc4:	08001e7d 	.word	0x08001e7d
 8001fc8:	08001eef 	.word	0x08001eef
 8001fcc:	08001eb1 	.word	0x08001eb1
 8001fd0:	08006190 	.word	0x08006190
 8001fd4:	080061b0 	.word	0x080061b0

08001fd8 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	bf00      	nop
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0
 8002006:	bf00      	nop
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	460b      	mov	r3, r1
 8002034:	70fb      	strb	r3, [r7, #3]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	78fa      	ldrb	r2, [r7, #3]
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
 800204c:	2300      	movs	r3, #0
 800204e:	4618      	mov	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	460b      	mov	r3, r1
 8002078:	807b      	strh	r3, [r7, #2]
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	460b      	mov	r3, r1
 8002090:	807b      	strh	r3, [r7, #2]
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d002      	beq.n	80020b6 <reg_wizchip_cs_cbfunc+0x16>
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d106      	bne.n	80020c4 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80020b6:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <reg_wizchip_cs_cbfunc+0x40>)
 80020b8:	4a0a      	ldr	r2, [pc, #40]	@ (80020e4 <reg_wizchip_cs_cbfunc+0x44>)
 80020ba:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80020bc:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <reg_wizchip_cs_cbfunc+0x40>)
 80020be:	4a0a      	ldr	r2, [pc, #40]	@ (80020e8 <reg_wizchip_cs_cbfunc+0x48>)
 80020c0:	619a      	str	r2, [r3, #24]
 80020c2:	e006      	b.n	80020d2 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80020c4:	4a06      	ldr	r2, [pc, #24]	@ (80020e0 <reg_wizchip_cs_cbfunc+0x40>)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80020ca:	4a05      	ldr	r2, [pc, #20]	@ (80020e0 <reg_wizchip_cs_cbfunc+0x40>)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	6193      	str	r3, [r2, #24]
   }
}
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	20000028 	.word	0x20000028
 80020e4:	08001ff5 	.word	0x08001ff5
 80020e8:	08002003 	.word	0x08002003

080020ec <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80020f6:	bf00      	nop
 80020f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002138 <reg_wizchip_spi_cbfunc+0x4c>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f9      	beq.n	80020f8 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d002      	beq.n	8002110 <reg_wizchip_spi_cbfunc+0x24>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d106      	bne.n	800211e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002110:	4b09      	ldr	r3, [pc, #36]	@ (8002138 <reg_wizchip_spi_cbfunc+0x4c>)
 8002112:	4a0a      	ldr	r2, [pc, #40]	@ (800213c <reg_wizchip_spi_cbfunc+0x50>)
 8002114:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002116:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <reg_wizchip_spi_cbfunc+0x4c>)
 8002118:	4a09      	ldr	r2, [pc, #36]	@ (8002140 <reg_wizchip_spi_cbfunc+0x54>)
 800211a:	621a      	str	r2, [r3, #32]
 800211c:	e006      	b.n	800212c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800211e:	4a06      	ldr	r2, [pc, #24]	@ (8002138 <reg_wizchip_spi_cbfunc+0x4c>)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002124:	4a04      	ldr	r2, [pc, #16]	@ (8002138 <reg_wizchip_spi_cbfunc+0x4c>)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	6213      	str	r3, [r2, #32]
   }
}
 800212a:	bf00      	nop
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	20000028 	.word	0x20000028
 800213c:	08002049 	.word	0x08002049
 8002140:	08002059 	.word	0x08002059

08002144 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800214e:	bf00      	nop
 8002150:	4b0f      	ldr	r3, [pc, #60]	@ (8002190 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002152:	881b      	ldrh	r3, [r3, #0]
 8002154:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0f9      	beq.n	8002150 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d002      	beq.n	8002168 <reg_wizchip_spiburst_cbfunc+0x24>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d106      	bne.n	8002176 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8002168:	4b09      	ldr	r3, [pc, #36]	@ (8002190 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800216a:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <reg_wizchip_spiburst_cbfunc+0x50>)
 800216c:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 800216e:	4b08      	ldr	r3, [pc, #32]	@ (8002190 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002170:	4a09      	ldr	r2, [pc, #36]	@ (8002198 <reg_wizchip_spiburst_cbfunc+0x54>)
 8002172:	629a      	str	r2, [r3, #40]	@ 0x28
 8002174:	e006      	b.n	8002184 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8002176:	4a06      	ldr	r2, [pc, #24]	@ (8002190 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 800217c:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 8002182:	bf00      	nop
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	20000028 	.word	0x20000028
 8002194:	0800206f 	.word	0x0800206f
 8002198:	08002087 	.word	0x08002087

0800219c <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 800219c:	b590      	push	{r4, r7, lr}
 800219e:	b087      	sub	sp, #28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	6039      	str	r1, [r7, #0]
 80021a6:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	2300      	movs	r3, #0
 80021b2:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	2b0f      	cmp	r3, #15
 80021b8:	f200 80c5 	bhi.w	8002346 <ctlwizchip+0x1aa>
 80021bc:	a201      	add	r2, pc, #4	@ (adr r2, 80021c4 <ctlwizchip+0x28>)
 80021be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c2:	bf00      	nop
 80021c4:	08002205 	.word	0x08002205
 80021c8:	0800220b 	.word	0x0800220b
 80021cc:	08002237 	.word	0x08002237
 80021d0:	0800222b 	.word	0x0800222b
 80021d4:	08002245 	.word	0x08002245
 80021d8:	08002251 	.word	0x08002251
 80021dc:	0800225f 	.word	0x0800225f
 80021e0:	08002285 	.word	0x08002285
 80021e4:	080022a7 	.word	0x080022a7
 80021e8:	080022eb 	.word	0x080022eb
 80021ec:	080022f1 	.word	0x080022f1
 80021f0:	080022f9 	.word	0x080022f9
 80021f4:	0800234d 	.word	0x0800234d
 80021f8:	08002301 	.word	0x08002301
 80021fc:	0800230f 	.word	0x0800230f
 8002200:	0800232b 	.word	0x0800232b
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002204:	f000 f8e8 	bl	80023d8 <wizchip_sw_reset>
         break;
 8002208:	e0a1      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d004      	beq.n	800221a <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	3308      	adds	r3, #8
 8002218:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f000 f925 	bl	8002470 <wizchip_init>
 8002226:	4603      	mov	r3, r0
 8002228:	e092      	b.n	8002350 <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f9aa 	bl	8002588 <wizchip_clrinterrupt>
         break;
 8002234:	e08b      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002236:	f000 f9db 	bl	80025f0 <wizchip_getinterrupt>
 800223a:	4603      	mov	r3, r0
 800223c:	461a      	mov	r2, r3
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	801a      	strh	r2, [r3, #0]
         break;
 8002242:	e084      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f000 f9f6 	bl	800263a <wizchip_setinterruptmask>
         break;         
 800224e:	e07e      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002250:	f000 fa0e 	bl	8002670 <wizchip_getinterruptmask>
 8002254:	4603      	mov	r3, r0
 8002256:	461a      	mov	r2, r3
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	801a      	strh	r2, [r3, #0]
         break;
 800225c:	e077      	b.n	800234e <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	881b      	ldrh	r3, [r3, #0]
 8002262:	0a1b      	lsrs	r3, r3, #8
 8002264:	b29b      	uxth	r3, r3
 8002266:	b2db      	uxtb	r3, r3
 8002268:	4619      	mov	r1, r3
 800226a:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 800226e:	f7fe fef1 	bl	8001054 <WIZCHIP_WRITE>
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	881b      	ldrh	r3, [r3, #0]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	4619      	mov	r1, r3
 800227a:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800227e:	f7fe fee9 	bl	8001054 <WIZCHIP_WRITE>
         break;
 8002282:	e064      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002284:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8002288:	f7fe fe98 	bl	8000fbc <WIZCHIP_READ>
 800228c:	4603      	mov	r3, r0
 800228e:	021b      	lsls	r3, r3, #8
 8002290:	b29c      	uxth	r4, r3
 8002292:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8002296:	f7fe fe91 	bl	8000fbc <WIZCHIP_READ>
 800229a:	4603      	mov	r3, r0
 800229c:	4423      	add	r3, r4
 800229e:	b29a      	uxth	r2, r3
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	801a      	strh	r2, [r3, #0]
         break;
 80022a4:	e053      	b.n	800234e <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 80022a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002358 <ctlwizchip+0x1bc>)
 80022a8:	789a      	ldrb	r2, [r3, #2]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	3301      	adds	r3, #1
 80022b2:	4a29      	ldr	r2, [pc, #164]	@ (8002358 <ctlwizchip+0x1bc>)
 80022b4:	78d2      	ldrb	r2, [r2, #3]
 80022b6:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	3302      	adds	r3, #2
 80022bc:	4a26      	ldr	r2, [pc, #152]	@ (8002358 <ctlwizchip+0x1bc>)
 80022be:	7912      	ldrb	r2, [r2, #4]
 80022c0:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	3303      	adds	r3, #3
 80022c6:	4a24      	ldr	r2, [pc, #144]	@ (8002358 <ctlwizchip+0x1bc>)
 80022c8:	7952      	ldrb	r2, [r2, #5]
 80022ca:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	3304      	adds	r3, #4
 80022d0:	4a21      	ldr	r2, [pc, #132]	@ (8002358 <ctlwizchip+0x1bc>)
 80022d2:	7992      	ldrb	r2, [r2, #6]
 80022d4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	3305      	adds	r3, #5
 80022da:	4a1f      	ldr	r2, [pc, #124]	@ (8002358 <ctlwizchip+0x1bc>)
 80022dc:	79d2      	ldrb	r2, [r2, #7]
 80022de:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	3306      	adds	r3, #6
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
         break;
 80022e8:	e031      	b.n	800234e <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 80022ea:	f000 fa13 	bl	8002714 <wizphy_reset>
         break;
 80022ee:	e02e      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80022f0:	6838      	ldr	r0, [r7, #0]
 80022f2:	f000 fa36 	bl	8002762 <wizphy_setphyconf>
         break;
 80022f6:	e02a      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 80022f8:	6838      	ldr	r0, [r7, #0]
 80022fa:	f000 fa75 	bl	80027e8 <wizphy_getphyconf>
         break;
 80022fe:	e026      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f000 fad9 	bl	80028bc <wizphy_setphypmode>
 800230a:	4603      	mov	r3, r0
 800230c:	e020      	b.n	8002350 <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 800230e:	f000 f9e8 	bl	80026e2 <wizphy_getphypmode>
 8002312:	4603      	mov	r3, r0
 8002314:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002316:	7dfb      	ldrb	r3, [r7, #23]
 8002318:	2bff      	cmp	r3, #255	@ 0xff
 800231a:	d102      	bne.n	8002322 <ctlwizchip+0x186>
 800231c:	f04f 33ff 	mov.w	r3, #4294967295
 8002320:	e016      	b.n	8002350 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	7dfa      	ldrb	r2, [r7, #23]
 8002326:	701a      	strb	r2, [r3, #0]
         break;
 8002328:	e011      	b.n	800234e <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 800232a:	f000 f9c4 	bl	80026b6 <wizphy_getphylink>
 800232e:	4603      	mov	r3, r0
 8002330:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002332:	7dfb      	ldrb	r3, [r7, #23]
 8002334:	2bff      	cmp	r3, #255	@ 0xff
 8002336:	d102      	bne.n	800233e <ctlwizchip+0x1a2>
 8002338:	f04f 33ff 	mov.w	r3, #4294967295
 800233c:	e008      	b.n	8002350 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	7dfa      	ldrb	r2, [r7, #23]
 8002342:	701a      	strb	r2, [r3, #0]
         break;
 8002344:	e003      	b.n	800234e <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 8002346:	f04f 33ff 	mov.w	r3, #4294967295
 800234a:	e001      	b.n	8002350 <ctlwizchip+0x1b4>
         break;
 800234c:	bf00      	nop
   }
   return 0;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	371c      	adds	r7, #28
 8002354:	46bd      	mov	sp, r7
 8002356:	bd90      	pop	{r4, r7, pc}
 8002358:	20000028 	.word	0x20000028

0800235c <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	6039      	str	r1, [r7, #0]
 8002366:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	2b05      	cmp	r3, #5
 800236c:	d82c      	bhi.n	80023c8 <ctlnetwork+0x6c>
 800236e:	a201      	add	r2, pc, #4	@ (adr r2, 8002374 <ctlnetwork+0x18>)
 8002370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002374:	0800238d 	.word	0x0800238d
 8002378:	08002395 	.word	0x08002395
 800237c:	0800239d 	.word	0x0800239d
 8002380:	080023ab 	.word	0x080023ab
 8002384:	080023b9 	.word	0x080023b9
 8002388:	080023c1 	.word	0x080023c1
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 800238c:	6838      	ldr	r0, [r7, #0]
 800238e:	f000 fadf 	bl	8002950 <wizchip_setnetinfo>
         break;
 8002392:	e01c      	b.n	80023ce <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002394:	6838      	ldr	r0, [r7, #0]
 8002396:	f000 fb1b 	bl	80029d0 <wizchip_getnetinfo>
         break;
 800239a:	e018      	b.n	80023ce <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 fb55 	bl	8002a50 <wizchip_setnetmode>
 80023a6:	4603      	mov	r3, r0
 80023a8:	e012      	b.n	80023d0 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 80023aa:	f000 fb73 	bl	8002a94 <wizchip_getnetmode>
 80023ae:	4603      	mov	r3, r0
 80023b0:	461a      	mov	r2, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	701a      	strb	r2, [r3, #0]
         break;
 80023b6:	e00a      	b.n	80023ce <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80023b8:	6838      	ldr	r0, [r7, #0]
 80023ba:	f000 fb73 	bl	8002aa4 <wizchip_settimeout>
         break;
 80023be:	e006      	b.n	80023ce <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80023c0:	6838      	ldr	r0, [r7, #0]
 80023c2:	f000 fb90 	bl	8002ae6 <wizchip_gettimeout>
         break;
 80023c6:	e002      	b.n	80023ce <ctlnetwork+0x72>
      default:
         return -1;
 80023c8:	f04f 33ff 	mov.w	r3, #4294967295
 80023cc:	e000      	b.n	80023d0 <ctlnetwork+0x74>
   }
   return 0;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80023de:	1d3b      	adds	r3, r7, #4
 80023e0:	2206      	movs	r2, #6
 80023e2:	4619      	mov	r1, r3
 80023e4:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80023e8:	f7fe fe82 	bl	80010f0 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	2204      	movs	r2, #4
 80023f2:	4619      	mov	r1, r3
 80023f4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80023f8:	f7fe fe7a 	bl	80010f0 <WIZCHIP_READ_BUF>
 80023fc:	f107 0310 	add.w	r3, r7, #16
 8002400:	2204      	movs	r2, #4
 8002402:	4619      	mov	r1, r3
 8002404:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002408:	f7fe fe72 	bl	80010f0 <WIZCHIP_READ_BUF>
 800240c:	f107 030c 	add.w	r3, r7, #12
 8002410:	2204      	movs	r2, #4
 8002412:	4619      	mov	r1, r3
 8002414:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002418:	f7fe fe6a 	bl	80010f0 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800241c:	2180      	movs	r1, #128	@ 0x80
 800241e:	2000      	movs	r0, #0
 8002420:	f7fe fe18 	bl	8001054 <WIZCHIP_WRITE>
   getMR(); // for delay
 8002424:	2000      	movs	r0, #0
 8002426:	f7fe fdc9 	bl	8000fbc <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800242a:	1d3b      	adds	r3, r7, #4
 800242c:	2206      	movs	r2, #6
 800242e:	4619      	mov	r1, r3
 8002430:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002434:	f7fe febc 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	2204      	movs	r2, #4
 800243e:	4619      	mov	r1, r3
 8002440:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002444:	f7fe feb4 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002448:	f107 0310 	add.w	r3, r7, #16
 800244c:	2204      	movs	r2, #4
 800244e:	4619      	mov	r1, r3
 8002450:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002454:	f7fe feac 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002458:	f107 030c 	add.w	r3, r7, #12
 800245c:	2204      	movs	r2, #4
 800245e:	4619      	mov	r1, r3
 8002460:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002464:	f7fe fea4 	bl	80011b0 <WIZCHIP_WRITE_BUF>
}
 8002468:	bf00      	nop
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800247a:	2300      	movs	r3, #0
 800247c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800247e:	f7ff ffab 	bl	80023d8 <wizchip_sw_reset>
   if(txsize)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d03b      	beq.n	8002500 <wizchip_init+0x90>
   {
      tmp = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800248c:	2300      	movs	r3, #0
 800248e:	73fb      	strb	r3, [r7, #15]
 8002490:	e015      	b.n	80024be <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8002492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	781a      	ldrb	r2, [r3, #0]
 800249c:	7bbb      	ldrb	r3, [r7, #14]
 800249e:	4413      	add	r3, r2
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 80024a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024a8:	2b10      	cmp	r3, #16
 80024aa:	dd02      	ble.n	80024b2 <wizchip_init+0x42>
 80024ac:	f04f 33ff 	mov.w	r3, #4294967295
 80024b0:	e066      	b.n	8002580 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	3301      	adds	r3, #1
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	73fb      	strb	r3, [r7, #15]
 80024be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024c2:	2b07      	cmp	r3, #7
 80024c4:	dde5      	ble.n	8002492 <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80024c6:	2300      	movs	r3, #0
 80024c8:	73fb      	strb	r3, [r7, #15]
 80024ca:	e015      	b.n	80024f8 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80024cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	3301      	adds	r3, #1
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80024da:	4618      	mov	r0, r3
 80024dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	4413      	add	r3, r2
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	4619      	mov	r1, r3
 80024e8:	f7fe fdb4 	bl	8001054 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80024ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	3301      	adds	r3, #1
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	73fb      	strb	r3, [r7, #15]
 80024f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024fc:	2b07      	cmp	r3, #7
 80024fe:	dde5      	ble.n	80024cc <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d03b      	beq.n	800257e <wizchip_init+0x10e>
   {
      tmp = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800250a:	2300      	movs	r3, #0
 800250c:	73fb      	strb	r3, [r7, #15]
 800250e:	e015      	b.n	800253c <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8002510:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	4413      	add	r3, r2
 8002518:	781a      	ldrb	r2, [r3, #0]
 800251a:	7bbb      	ldrb	r3, [r7, #14]
 800251c:	4413      	add	r3, r2
 800251e:	b2db      	uxtb	r3, r3
 8002520:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8002522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002526:	2b10      	cmp	r3, #16
 8002528:	dd02      	ble.n	8002530 <wizchip_init+0xc0>
 800252a:	f04f 33ff 	mov.w	r3, #4294967295
 800252e:	e027      	b.n	8002580 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	3301      	adds	r3, #1
 8002538:	b2db      	uxtb	r3, r3
 800253a:	73fb      	strb	r3, [r7, #15]
 800253c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002540:	2b07      	cmp	r3, #7
 8002542:	dde5      	ble.n	8002510 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002544:	2300      	movs	r3, #0
 8002546:	73fb      	strb	r3, [r7, #15]
 8002548:	e015      	b.n	8002576 <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800254a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	3301      	adds	r3, #1
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002558:	4618      	mov	r0, r3
 800255a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	4413      	add	r3, r2
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	4619      	mov	r1, r3
 8002566:	f7fe fd75 	bl	8001054 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800256a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256e:	b2db      	uxtb	r3, r3
 8002570:	3301      	adds	r3, #1
 8002572:	b2db      	uxtb	r3, r3
 8002574:	73fb      	strb	r3, [r7, #15]
 8002576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257a:	2b07      	cmp	r3, #7
 800257c:	dde5      	ble.n	800254a <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8002592:	88fb      	ldrh	r3, [r7, #6]
 8002594:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002596:	88fb      	ldrh	r3, [r7, #6]
 8002598:	0a1b      	lsrs	r3, r3, #8
 800259a:	b29b      	uxth	r3, r3
 800259c:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 800259e:	7bfb      	ldrb	r3, [r7, #15]
 80025a0:	f023 030f 	bic.w	r3, r3, #15
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	4619      	mov	r1, r3
 80025a8:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80025ac:	f7fe fd52 	bl	8001054 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 80025b0:	2300      	movs	r3, #0
 80025b2:	73fb      	strb	r3, [r7, #15]
 80025b4:	e014      	b.n	80025e0 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 80025b6:	7bba      	ldrb	r2, [r7, #14]
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	fa42 f303 	asr.w	r3, r2, r3
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d009      	beq.n	80025da <wizchip_clrinterrupt+0x52>
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	3301      	adds	r3, #1
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80025d2:	211f      	movs	r1, #31
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fe fd3d 	bl	8001054 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80025da:	7bfb      	ldrb	r3, [r7, #15]
 80025dc:	3301      	adds	r3, #1
 80025de:	73fb      	strb	r3, [r7, #15]
 80025e0:	7bfb      	ldrb	r3, [r7, #15]
 80025e2:	2b07      	cmp	r3, #7
 80025e4:	d9e7      	bls.n	80025b6 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80025e6:	bf00      	nop
 80025e8:	bf00      	nop
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80025f6:	2300      	movs	r3, #0
 80025f8:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8002602:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002606:	f7fe fcd9 	bl	8000fbc <WIZCHIP_READ>
 800260a:	4603      	mov	r3, r0
 800260c:	f023 030f 	bic.w	r3, r3, #15
 8002610:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8002612:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8002616:	f7fe fcd1 	bl	8000fbc <WIZCHIP_READ>
 800261a:	4603      	mov	r3, r0
 800261c:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 800261e:	79bb      	ldrb	r3, [r7, #6]
 8002620:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8002622:	88bb      	ldrh	r3, [r7, #4]
 8002624:	021b      	lsls	r3, r3, #8
 8002626:	b29a      	uxth	r2, r3
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	b29b      	uxth	r3, r3
 800262c:	4413      	add	r3, r2
 800262e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002630:	88bb      	ldrh	r3, [r7, #4]
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b084      	sub	sp, #16
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002648:	88fb      	ldrh	r3, [r7, #6]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	b29b      	uxth	r3, r3
 800264e:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	4619      	mov	r1, r3
 8002654:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002658:	f7fe fcfc 	bl	8001054 <WIZCHIP_WRITE>
   setSIMR(simr);
 800265c:	7bbb      	ldrb	r3, [r7, #14]
 800265e:	4619      	mov	r1, r3
 8002660:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002664:	f7fe fcf6 	bl	8001054 <WIZCHIP_WRITE>
#endif   
}
 8002668:	bf00      	nop
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002676:	2300      	movs	r3, #0
 8002678:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800267e:	2300      	movs	r3, #0
 8002680:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8002682:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002686:	f7fe fc99 	bl	8000fbc <WIZCHIP_READ>
 800268a:	4603      	mov	r3, r0
 800268c:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 800268e:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002692:	f7fe fc93 	bl	8000fbc <WIZCHIP_READ>
 8002696:	4603      	mov	r3, r0
 8002698:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 800269a:	79bb      	ldrb	r3, [r7, #6]
 800269c:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 800269e:	88bb      	ldrh	r3, [r7, #4]
 80026a0:	021b      	lsls	r3, r3, #8
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80026ac:	88bb      	ldrh	r3, [r7, #4]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80026bc:	2300      	movs	r3, #0
 80026be:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80026c0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80026c4:	f7fe fc7a 	bl	8000fbc <WIZCHIP_READ>
 80026c8:	4603      	mov	r3, r0
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80026d2:	2301      	movs	r3, #1
 80026d4:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80026e8:	2300      	movs	r3, #0
 80026ea:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80026ec:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80026f0:	f7fe fc64 	bl	8000fbc <WIZCHIP_READ>
 80026f4:	4603      	mov	r3, r0
 80026f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026fa:	2b30      	cmp	r3, #48	@ 0x30
 80026fc:	d102      	bne.n	8002704 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80026fe:	2301      	movs	r3, #1
 8002700:	71fb      	strb	r3, [r7, #7]
 8002702:	e001      	b.n	8002708 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8002704:	2300      	movs	r3, #0
 8002706:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8002708:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800270c:	4618      	mov	r0, r3
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 800271a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800271e:	f7fe fc4d 	bl	8000fbc <WIZCHIP_READ>
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800272c:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	4619      	mov	r1, r3
 8002732:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002736:	f7fe fc8d 	bl	8001054 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 800273a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800273e:	f7fe fc3d 	bl	8000fbc <WIZCHIP_READ>
 8002742:	4603      	mov	r3, r0
 8002744:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800274c:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	4619      	mov	r1, r3
 8002752:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002756:	f7fe fc7d 	bl	8001054 <WIZCHIP_WRITE>
}
 800275a:	bf00      	nop
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b084      	sub	sp, #16
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800276a:	2300      	movs	r3, #0
 800276c:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d104      	bne.n	8002780 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800277c:	73fb      	strb	r3, [r7, #15]
 800277e:	e003      	b.n	8002788 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002786:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	785b      	ldrb	r3, [r3, #1]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d104      	bne.n	800279a <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002790:	7bfb      	ldrb	r3, [r7, #15]
 8002792:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002796:	73fb      	strb	r3, [r7, #15]
 8002798:	e019      	b.n	80027ce <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	78db      	ldrb	r3, [r3, #3]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d10d      	bne.n	80027be <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	789b      	ldrb	r3, [r3, #2]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d104      	bne.n	80027b4 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	f043 0318 	orr.w	r3, r3, #24
 80027b0:	73fb      	strb	r3, [r7, #15]
 80027b2:	e00c      	b.n	80027ce <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	f043 0308 	orr.w	r3, r3, #8
 80027ba:	73fb      	strb	r3, [r7, #15]
 80027bc:	e007      	b.n	80027ce <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	789b      	ldrb	r3, [r3, #2]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d103      	bne.n	80027ce <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
 80027c8:	f043 0310 	orr.w	r3, r3, #16
 80027cc:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	4619      	mov	r1, r3
 80027d2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80027d6:	f7fe fc3d 	bl	8001054 <WIZCHIP_WRITE>
   wizphy_reset();
 80027da:	f7ff ff9b 	bl	8002714 <wizphy_reset>
}
 80027de:	bf00      	nop
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80027f4:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80027f8:	f7fe fbe0 	bl	8000fbc <WIZCHIP_READ>
 80027fc:	4603      	mov	r3, r0
 80027fe:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8002800:	7bfb      	ldrb	r3, [r7, #15]
 8002802:	119b      	asrs	r3, r3, #6
 8002804:	b2db      	uxtb	r3, r3
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	b2da      	uxtb	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002816:	2b20      	cmp	r3, #32
 8002818:	d001      	beq.n	800281e <wizphy_getphyconf+0x36>
 800281a:	2b38      	cmp	r3, #56	@ 0x38
 800281c:	d103      	bne.n	8002826 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	705a      	strb	r2, [r3, #1]
         break;
 8002824:	e003      	b.n	800282e <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	705a      	strb	r2, [r3, #1]
         break;
 800282c:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 800282e:	7bfb      	ldrb	r3, [r7, #15]
 8002830:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002834:	3b10      	subs	r3, #16
 8002836:	2b10      	cmp	r3, #16
 8002838:	bf8c      	ite	hi
 800283a:	2201      	movhi	r2, #1
 800283c:	2200      	movls	r2, #0
 800283e:	b2d2      	uxtb	r2, r2
 8002840:	2a00      	cmp	r2, #0
 8002842:	d10f      	bne.n	8002864 <wizphy_getphyconf+0x7c>
 8002844:	4a1b      	ldr	r2, [pc, #108]	@ (80028b4 <wizphy_getphyconf+0xcc>)
 8002846:	fa22 f303 	lsr.w	r3, r2, r3
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	bf14      	ite	ne
 8002852:	2301      	movne	r3, #1
 8002854:	2300      	moveq	r3, #0
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	709a      	strb	r2, [r3, #2]
         break;
 8002862:	e003      	b.n	800286c <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	709a      	strb	r2, [r3, #2]
         break;
 800286a:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 800286c:	7bfb      	ldrb	r3, [r7, #15]
 800286e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002872:	3b08      	subs	r3, #8
 8002874:	2b18      	cmp	r3, #24
 8002876:	bf8c      	ite	hi
 8002878:	2201      	movhi	r2, #1
 800287a:	2200      	movls	r2, #0
 800287c:	b2d2      	uxtb	r2, r2
 800287e:	2a00      	cmp	r2, #0
 8002880:	d10f      	bne.n	80028a2 <wizphy_getphyconf+0xba>
 8002882:	4a0d      	ldr	r2, [pc, #52]	@ (80028b8 <wizphy_getphyconf+0xd0>)
 8002884:	fa22 f303 	lsr.w	r3, r2, r3
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	2b00      	cmp	r3, #0
 800288e:	bf14      	ite	ne
 8002890:	2301      	movne	r3, #1
 8002892:	2300      	moveq	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	70da      	strb	r2, [r3, #3]
         break;
 80028a0:	e003      	b.n	80028aa <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	70da      	strb	r2, [r3, #3]
         break;
 80028a8:	bf00      	nop
   }
}
 80028aa:	bf00      	nop
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	00010101 	.word	0x00010101
 80028b8:	01010001 	.word	0x01010001

080028bc <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80028ca:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80028ce:	f7fe fb75 	bl	8000fbc <WIZCHIP_READ>
 80028d2:	4603      	mov	r3, r0
 80028d4:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d102      	bne.n	80028e6 <wizphy_setphypmode+0x2a>
 80028e0:	f04f 33ff 	mov.w	r3, #4294967295
 80028e4:	e030      	b.n	8002948 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80028ec:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d104      	bne.n	80028fe <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80028f4:	7bfb      	ldrb	r3, [r7, #15]
 80028f6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80028fa:	73fb      	strb	r3, [r7, #15]
 80028fc:	e003      	b.n	8002906 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002904:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8002906:	7bfb      	ldrb	r3, [r7, #15]
 8002908:	4619      	mov	r1, r3
 800290a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800290e:	f7fe fba1 	bl	8001054 <WIZCHIP_WRITE>
   wizphy_reset();
 8002912:	f7ff feff 	bl	8002714 <wizphy_reset>
   tmp = getPHYCFGR();
 8002916:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800291a:	f7fe fb4f 	bl	8000fbc <WIZCHIP_READ>
 800291e:	4603      	mov	r3, r0
 8002920:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d106      	bne.n	8002936 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8002928:	7bfb      	ldrb	r3, [r7, #15]
 800292a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800292e:	2b00      	cmp	r3, #0
 8002930:	d008      	beq.n	8002944 <wizphy_setphypmode+0x88>
 8002932:	2300      	movs	r3, #0
 8002934:	e008      	b.n	8002948 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <wizphy_setphypmode+0x88>
 8002940:	2300      	movs	r3, #0
 8002942:	e001      	b.n	8002948 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8002944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2206      	movs	r2, #6
 800295c:	4619      	mov	r1, r3
 800295e:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002962:	f7fe fc25 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	330e      	adds	r3, #14
 800296a:	2204      	movs	r2, #4
 800296c:	4619      	mov	r1, r3
 800296e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002972:	f7fe fc1d 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	330a      	adds	r3, #10
 800297a:	2204      	movs	r2, #4
 800297c:	4619      	mov	r1, r3
 800297e:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002982:	f7fe fc15 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	3306      	adds	r3, #6
 800298a:	2204      	movs	r2, #4
 800298c:	4619      	mov	r1, r3
 800298e:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002992:	f7fe fc0d 	bl	80011b0 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	7c9a      	ldrb	r2, [r3, #18]
 800299a:	4b0b      	ldr	r3, [pc, #44]	@ (80029c8 <wizchip_setnetinfo+0x78>)
 800299c:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	7cda      	ldrb	r2, [r3, #19]
 80029a2:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <wizchip_setnetinfo+0x78>)
 80029a4:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	7d1a      	ldrb	r2, [r3, #20]
 80029aa:	4b07      	ldr	r3, [pc, #28]	@ (80029c8 <wizchip_setnetinfo+0x78>)
 80029ac:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	7d5a      	ldrb	r2, [r3, #21]
 80029b2:	4b05      	ldr	r3, [pc, #20]	@ (80029c8 <wizchip_setnetinfo+0x78>)
 80029b4:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	7d9a      	ldrb	r2, [r3, #22]
 80029ba:	4b04      	ldr	r3, [pc, #16]	@ (80029cc <wizchip_setnetinfo+0x7c>)
 80029bc:	701a      	strb	r2, [r3, #0]
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000260 	.word	0x20000260
 80029cc:	20000264 	.word	0x20000264

080029d0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2206      	movs	r2, #6
 80029dc:	4619      	mov	r1, r3
 80029de:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80029e2:	f7fe fb85 	bl	80010f0 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	330e      	adds	r3, #14
 80029ea:	2204      	movs	r2, #4
 80029ec:	4619      	mov	r1, r3
 80029ee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80029f2:	f7fe fb7d 	bl	80010f0 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	330a      	adds	r3, #10
 80029fa:	2204      	movs	r2, #4
 80029fc:	4619      	mov	r1, r3
 80029fe:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002a02:	f7fe fb75 	bl	80010f0 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	3306      	adds	r3, #6
 8002a0a:	2204      	movs	r2, #4
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002a12:	f7fe fb6d 	bl	80010f0 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8002a16:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <wizchip_getnetinfo+0x78>)
 8002a18:	781a      	ldrb	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8002a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <wizchip_getnetinfo+0x78>)
 8002a20:	785a      	ldrb	r2, [r3, #1]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8002a26:	4b08      	ldr	r3, [pc, #32]	@ (8002a48 <wizchip_getnetinfo+0x78>)
 8002a28:	789a      	ldrb	r2, [r3, #2]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <wizchip_getnetinfo+0x78>)
 8002a30:	78da      	ldrb	r2, [r3, #3]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8002a36:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <wizchip_getnetinfo+0x7c>)
 8002a38:	781a      	ldrb	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	759a      	strb	r2, [r3, #22]
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000260 	.word	0x20000260
 8002a4c:	20000264 	.word	0x20000264

08002a50 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <wizchip_setnetmode+0x1e>
 8002a68:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6c:	e00e      	b.n	8002a8c <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f7fe faa4 	bl	8000fbc <WIZCHIP_READ>
 8002a74:	4603      	mov	r3, r0
 8002a76:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8002a78:	7bfa      	ldrb	r2, [r7, #15]
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	4619      	mov	r1, r3
 8002a84:	2000      	movs	r0, #0
 8002a86:	f7fe fae5 	bl	8001054 <WIZCHIP_WRITE>
   return 0;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3710      	adds	r7, #16
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8002a98:	2000      	movs	r0, #0
 8002a9a:	f7fe fa8f 	bl	8000fbc <WIZCHIP_READ>
 8002a9e:	4603      	mov	r3, r0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002ab6:	f7fe facd 	bl	8001054 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	885b      	ldrh	r3, [r3, #2]
 8002abe:	0a1b      	lsrs	r3, r3, #8
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8002aca:	f7fe fac3 	bl	8001054 <WIZCHIP_WRITE>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	885b      	ldrh	r3, [r3, #2]
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8002ada:	f7fe fabb 	bl	8001054 <WIZCHIP_WRITE>
}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8002ae6:	b590      	push	{r4, r7, lr}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8002aee:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002af2:	f7fe fa63 	bl	8000fbc <WIZCHIP_READ>
 8002af6:	4603      	mov	r3, r0
 8002af8:	461a      	mov	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8002afe:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8002b02:	f7fe fa5b 	bl	8000fbc <WIZCHIP_READ>
 8002b06:	4603      	mov	r3, r0
 8002b08:	021b      	lsls	r3, r3, #8
 8002b0a:	b29c      	uxth	r4, r3
 8002b0c:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8002b10:	f7fe fa54 	bl	8000fbc <WIZCHIP_READ>
 8002b14:	4603      	mov	r3, r0
 8002b16:	4423      	add	r3, r4
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	805a      	strh	r2, [r3, #2]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd90      	pop	{r4, r7, pc}
	...

08002b28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b2c:	f7fe f9a6 	bl	8000e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b30:	480c      	ldr	r0, [pc, #48]	@ (8002b64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b32:	490d      	ldr	r1, [pc, #52]	@ (8002b68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b34:	4a0d      	ldr	r2, [pc, #52]	@ (8002b6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b38:	e002      	b.n	8002b40 <LoopCopyDataInit>

08002b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b3e:	3304      	adds	r3, #4

08002b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b44:	d3f9      	bcc.n	8002b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b46:	4a0a      	ldr	r2, [pc, #40]	@ (8002b70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b48:	4c0a      	ldr	r4, [pc, #40]	@ (8002b74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b4c:	e001      	b.n	8002b52 <LoopFillZerobss>

08002b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b50:	3204      	adds	r2, #4

08002b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b54:	d3fb      	bcc.n	8002b4e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002b56:	f002 fbf9 	bl	800534c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b5a:	f7fd fdab 	bl	80006b4 <main>
  bx  lr    
 8002b5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b60:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b68:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8002b6c:	08006240 	.word	0x08006240
  ldr r2, =_sbss
 8002b70:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8002b74:	200003b8 	.word	0x200003b8

08002b78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b78:	e7fe      	b.n	8002b78 <ADC_IRQHandler>

08002b7a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b7e:	2003      	movs	r0, #3
 8002b80:	f000 f92e 	bl	8002de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b84:	200f      	movs	r0, #15
 8002b86:	f000 f805 	bl	8002b94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b8a:	f7fe f881 	bl	8000c90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b9c:	4b12      	ldr	r3, [pc, #72]	@ (8002be8 <HAL_InitTick+0x54>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	4b12      	ldr	r3, [pc, #72]	@ (8002bec <HAL_InitTick+0x58>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002baa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f93b 	bl	8002e2e <HAL_SYSTICK_Config>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e00e      	b.n	8002be0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2b0f      	cmp	r3, #15
 8002bc6:	d80a      	bhi.n	8002bde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bc8:	2200      	movs	r2, #0
 8002bca:	6879      	ldr	r1, [r7, #4]
 8002bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd0:	f000 f911 	bl	8002df6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bd4:	4a06      	ldr	r2, [pc, #24]	@ (8002bf0 <HAL_InitTick+0x5c>)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e000      	b.n	8002be0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	20000020 	.word	0x20000020
 8002bec:	20000058 	.word	0x20000058
 8002bf0:	20000054 	.word	0x20000054

08002bf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bf8:	4b06      	ldr	r3, [pc, #24]	@ (8002c14 <HAL_IncTick+0x20>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_IncTick+0x24>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4413      	add	r3, r2
 8002c04:	4a04      	ldr	r2, [pc, #16]	@ (8002c18 <HAL_IncTick+0x24>)
 8002c06:	6013      	str	r3, [r2, #0]
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	20000058 	.word	0x20000058
 8002c18:	20000268 	.word	0x20000268

08002c1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c20:	4b03      	ldr	r3, [pc, #12]	@ (8002c30 <HAL_GetTick+0x14>)
 8002c22:	681b      	ldr	r3, [r3, #0]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	20000268 	.word	0x20000268

08002c34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c3c:	f7ff ffee 	bl	8002c1c <HAL_GetTick>
 8002c40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c4c:	d005      	beq.n	8002c5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c78 <HAL_Delay+0x44>)
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4413      	add	r3, r2
 8002c58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c5a:	bf00      	nop
 8002c5c:	f7ff ffde 	bl	8002c1c <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d8f7      	bhi.n	8002c5c <HAL_Delay+0x28>
  {
  }
}
 8002c6c:	bf00      	nop
 8002c6e:	bf00      	nop
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	20000058 	.word	0x20000058

08002c7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f003 0307 	and.w	r3, r3, #7
 8002c8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cbc <__NVIC_SetPriorityGrouping+0x40>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002ca4:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002caa:	4a04      	ldr	r2, [pc, #16]	@ (8002cbc <__NVIC_SetPriorityGrouping+0x40>)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	60d3      	str	r3, [r2, #12]
}
 8002cb0:	bf00      	nop
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000ed00 	.word	0xe000ed00
 8002cc0:	05fa0000 	.word	0x05fa0000

08002cc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cc8:	4b04      	ldr	r3, [pc, #16]	@ (8002cdc <__NVIC_GetPriorityGrouping+0x18>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	0a1b      	lsrs	r3, r3, #8
 8002cce:	f003 0307 	and.w	r3, r3, #7
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	6039      	str	r1, [r7, #0]
 8002cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	db0a      	blt.n	8002d0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	b2da      	uxtb	r2, r3
 8002cf8:	490c      	ldr	r1, [pc, #48]	@ (8002d2c <__NVIC_SetPriority+0x4c>)
 8002cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfe:	0112      	lsls	r2, r2, #4
 8002d00:	b2d2      	uxtb	r2, r2
 8002d02:	440b      	add	r3, r1
 8002d04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d08:	e00a      	b.n	8002d20 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	4908      	ldr	r1, [pc, #32]	@ (8002d30 <__NVIC_SetPriority+0x50>)
 8002d10:	79fb      	ldrb	r3, [r7, #7]
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	3b04      	subs	r3, #4
 8002d18:	0112      	lsls	r2, r2, #4
 8002d1a:	b2d2      	uxtb	r2, r2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	761a      	strb	r2, [r3, #24]
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	e000e100 	.word	0xe000e100
 8002d30:	e000ed00 	.word	0xe000ed00

08002d34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b089      	sub	sp, #36	@ 0x24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f003 0307 	and.w	r3, r3, #7
 8002d46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	f1c3 0307 	rsb	r3, r3, #7
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	bf28      	it	cs
 8002d52:	2304      	movcs	r3, #4
 8002d54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	3304      	adds	r3, #4
 8002d5a:	2b06      	cmp	r3, #6
 8002d5c:	d902      	bls.n	8002d64 <NVIC_EncodePriority+0x30>
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	3b03      	subs	r3, #3
 8002d62:	e000      	b.n	8002d66 <NVIC_EncodePriority+0x32>
 8002d64:	2300      	movs	r3, #0
 8002d66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d68:	f04f 32ff 	mov.w	r2, #4294967295
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	43da      	mvns	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	401a      	ands	r2, r3
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	fa01 f303 	lsl.w	r3, r1, r3
 8002d86:	43d9      	mvns	r1, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d8c:	4313      	orrs	r3, r2
         );
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3724      	adds	r7, #36	@ 0x24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
	...

08002d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dac:	d301      	bcc.n	8002db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dae:	2301      	movs	r3, #1
 8002db0:	e00f      	b.n	8002dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002db2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ddc <SysTick_Config+0x40>)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3b01      	subs	r3, #1
 8002db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dba:	210f      	movs	r1, #15
 8002dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc0:	f7ff ff8e 	bl	8002ce0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dc4:	4b05      	ldr	r3, [pc, #20]	@ (8002ddc <SysTick_Config+0x40>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dca:	4b04      	ldr	r3, [pc, #16]	@ (8002ddc <SysTick_Config+0x40>)
 8002dcc:	2207      	movs	r2, #7
 8002dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	e000e010 	.word	0xe000e010

08002de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f7ff ff47 	bl	8002c7c <__NVIC_SetPriorityGrouping>
}
 8002dee:	bf00      	nop
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b086      	sub	sp, #24
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	60b9      	str	r1, [r7, #8]
 8002e00:	607a      	str	r2, [r7, #4]
 8002e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e04:	2300      	movs	r3, #0
 8002e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e08:	f7ff ff5c 	bl	8002cc4 <__NVIC_GetPriorityGrouping>
 8002e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	68b9      	ldr	r1, [r7, #8]
 8002e12:	6978      	ldr	r0, [r7, #20]
 8002e14:	f7ff ff8e 	bl	8002d34 <NVIC_EncodePriority>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e1e:	4611      	mov	r1, r2
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff ff5d 	bl	8002ce0 <__NVIC_SetPriority>
}
 8002e26:	bf00      	nop
 8002e28:	3718      	adds	r7, #24
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b082      	sub	sp, #8
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff ffb0 	bl	8002d9c <SysTick_Config>
 8002e3c:	4603      	mov	r3, r0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b089      	sub	sp, #36	@ 0x24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002e62:	2300      	movs	r3, #0
 8002e64:	61fb      	str	r3, [r7, #28]
 8002e66:	e175      	b.n	8003154 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002e68:	2201      	movs	r2, #1
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	f040 8164 	bne.w	800314e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d005      	beq.n	8002e9e <HAL_GPIO_Init+0x56>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d130      	bne.n	8002f00 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43db      	mvns	r3, r3
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	68da      	ldr	r2, [r3, #12]
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	69ba      	ldr	r2, [r7, #24]
 8002ecc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	091b      	lsrs	r3, r3, #4
 8002eea:	f003 0201 	and.w	r2, r3, #1
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f003 0303 	and.w	r3, r3, #3
 8002f08:	2b03      	cmp	r3, #3
 8002f0a:	d017      	beq.n	8002f3c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	2203      	movs	r2, #3
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4013      	ands	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f003 0303 	and.w	r3, r3, #3
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d123      	bne.n	8002f90 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	08da      	lsrs	r2, r3, #3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3208      	adds	r2, #8
 8002f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	f003 0307 	and.w	r3, r3, #7
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	220f      	movs	r2, #15
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	43db      	mvns	r3, r3
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	08da      	lsrs	r2, r3, #3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	3208      	adds	r2, #8
 8002f8a:	69b9      	ldr	r1, [r7, #24]
 8002f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0203 	and.w	r2, r3, #3
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 80be 	beq.w	800314e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fd2:	4b66      	ldr	r3, [pc, #408]	@ (800316c <HAL_GPIO_Init+0x324>)
 8002fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd6:	4a65      	ldr	r2, [pc, #404]	@ (800316c <HAL_GPIO_Init+0x324>)
 8002fd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fde:	4b63      	ldr	r3, [pc, #396]	@ (800316c <HAL_GPIO_Init+0x324>)
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002fea:	4a61      	ldr	r2, [pc, #388]	@ (8003170 <HAL_GPIO_Init+0x328>)
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	089b      	lsrs	r3, r3, #2
 8002ff0:	3302      	adds	r3, #2
 8002ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f003 0303 	and.w	r3, r3, #3
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	220f      	movs	r2, #15
 8003002:	fa02 f303 	lsl.w	r3, r2, r3
 8003006:	43db      	mvns	r3, r3
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	4013      	ands	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a58      	ldr	r2, [pc, #352]	@ (8003174 <HAL_GPIO_Init+0x32c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d037      	beq.n	8003086 <HAL_GPIO_Init+0x23e>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a57      	ldr	r2, [pc, #348]	@ (8003178 <HAL_GPIO_Init+0x330>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d031      	beq.n	8003082 <HAL_GPIO_Init+0x23a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a56      	ldr	r2, [pc, #344]	@ (800317c <HAL_GPIO_Init+0x334>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d02b      	beq.n	800307e <HAL_GPIO_Init+0x236>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a55      	ldr	r2, [pc, #340]	@ (8003180 <HAL_GPIO_Init+0x338>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d025      	beq.n	800307a <HAL_GPIO_Init+0x232>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a54      	ldr	r2, [pc, #336]	@ (8003184 <HAL_GPIO_Init+0x33c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d01f      	beq.n	8003076 <HAL_GPIO_Init+0x22e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a53      	ldr	r2, [pc, #332]	@ (8003188 <HAL_GPIO_Init+0x340>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d019      	beq.n	8003072 <HAL_GPIO_Init+0x22a>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a52      	ldr	r2, [pc, #328]	@ (800318c <HAL_GPIO_Init+0x344>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d013      	beq.n	800306e <HAL_GPIO_Init+0x226>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a51      	ldr	r2, [pc, #324]	@ (8003190 <HAL_GPIO_Init+0x348>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d00d      	beq.n	800306a <HAL_GPIO_Init+0x222>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a50      	ldr	r2, [pc, #320]	@ (8003194 <HAL_GPIO_Init+0x34c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d007      	beq.n	8003066 <HAL_GPIO_Init+0x21e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a4f      	ldr	r2, [pc, #316]	@ (8003198 <HAL_GPIO_Init+0x350>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d101      	bne.n	8003062 <HAL_GPIO_Init+0x21a>
 800305e:	2309      	movs	r3, #9
 8003060:	e012      	b.n	8003088 <HAL_GPIO_Init+0x240>
 8003062:	230a      	movs	r3, #10
 8003064:	e010      	b.n	8003088 <HAL_GPIO_Init+0x240>
 8003066:	2308      	movs	r3, #8
 8003068:	e00e      	b.n	8003088 <HAL_GPIO_Init+0x240>
 800306a:	2307      	movs	r3, #7
 800306c:	e00c      	b.n	8003088 <HAL_GPIO_Init+0x240>
 800306e:	2306      	movs	r3, #6
 8003070:	e00a      	b.n	8003088 <HAL_GPIO_Init+0x240>
 8003072:	2305      	movs	r3, #5
 8003074:	e008      	b.n	8003088 <HAL_GPIO_Init+0x240>
 8003076:	2304      	movs	r3, #4
 8003078:	e006      	b.n	8003088 <HAL_GPIO_Init+0x240>
 800307a:	2303      	movs	r3, #3
 800307c:	e004      	b.n	8003088 <HAL_GPIO_Init+0x240>
 800307e:	2302      	movs	r3, #2
 8003080:	e002      	b.n	8003088 <HAL_GPIO_Init+0x240>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <HAL_GPIO_Init+0x240>
 8003086:	2300      	movs	r3, #0
 8003088:	69fa      	ldr	r2, [r7, #28]
 800308a:	f002 0203 	and.w	r2, r2, #3
 800308e:	0092      	lsls	r2, r2, #2
 8003090:	4093      	lsls	r3, r2
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003098:	4935      	ldr	r1, [pc, #212]	@ (8003170 <HAL_GPIO_Init+0x328>)
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	089b      	lsrs	r3, r3, #2
 800309e:	3302      	adds	r3, #2
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030a6:	4b3d      	ldr	r3, [pc, #244]	@ (800319c <HAL_GPIO_Init+0x354>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ca:	4a34      	ldr	r2, [pc, #208]	@ (800319c <HAL_GPIO_Init+0x354>)
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030d0:	4b32      	ldr	r3, [pc, #200]	@ (800319c <HAL_GPIO_Init+0x354>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030f4:	4a29      	ldr	r2, [pc, #164]	@ (800319c <HAL_GPIO_Init+0x354>)
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030fa:	4b28      	ldr	r3, [pc, #160]	@ (800319c <HAL_GPIO_Init+0x354>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	43db      	mvns	r3, r3
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	4013      	ands	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800311e:	4a1f      	ldr	r2, [pc, #124]	@ (800319c <HAL_GPIO_Init+0x354>)
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003124:	4b1d      	ldr	r3, [pc, #116]	@ (800319c <HAL_GPIO_Init+0x354>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	4313      	orrs	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003148:	4a14      	ldr	r2, [pc, #80]	@ (800319c <HAL_GPIO_Init+0x354>)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	3301      	adds	r3, #1
 8003152:	61fb      	str	r3, [r7, #28]
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	2b0f      	cmp	r3, #15
 8003158:	f67f ae86 	bls.w	8002e68 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	3724      	adds	r7, #36	@ 0x24
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
 8003170:	40013800 	.word	0x40013800
 8003174:	40020000 	.word	0x40020000
 8003178:	40020400 	.word	0x40020400
 800317c:	40020800 	.word	0x40020800
 8003180:	40020c00 	.word	0x40020c00
 8003184:	40021000 	.word	0x40021000
 8003188:	40021400 	.word	0x40021400
 800318c:	40021800 	.word	0x40021800
 8003190:	40021c00 	.word	0x40021c00
 8003194:	40022000 	.word	0x40022000
 8003198:	40022400 	.word	0x40022400
 800319c:	40013c00 	.word	0x40013c00

080031a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]
 80031ac:	4613      	mov	r3, r2
 80031ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031b0:	787b      	ldrb	r3, [r7, #1]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031b6:	887a      	ldrh	r2, [r7, #2]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80031bc:	e003      	b.n	80031c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80031be:	887b      	ldrh	r3, [r7, #2]
 80031c0:	041a      	lsls	r2, r3, #16
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	619a      	str	r2, [r3, #24]
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
	...

080031d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80031dc:	2300      	movs	r3, #0
 80031de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e291      	b.n	800370e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 8087 	beq.w	8003306 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031f8:	4b96      	ldr	r3, [pc, #600]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f003 030c 	and.w	r3, r3, #12
 8003200:	2b04      	cmp	r3, #4
 8003202:	d00c      	beq.n	800321e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003204:	4b93      	ldr	r3, [pc, #588]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 030c 	and.w	r3, r3, #12
 800320c:	2b08      	cmp	r3, #8
 800320e:	d112      	bne.n	8003236 <HAL_RCC_OscConfig+0x62>
 8003210:	4b90      	ldr	r3, [pc, #576]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003218:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800321c:	d10b      	bne.n	8003236 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321e:	4b8d      	ldr	r3, [pc, #564]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d06c      	beq.n	8003304 <HAL_RCC_OscConfig+0x130>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d168      	bne.n	8003304 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e26b      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800323e:	d106      	bne.n	800324e <HAL_RCC_OscConfig+0x7a>
 8003240:	4b84      	ldr	r3, [pc, #528]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a83      	ldr	r2, [pc, #524]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003246:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	e02e      	b.n	80032ac <HAL_RCC_OscConfig+0xd8>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10c      	bne.n	8003270 <HAL_RCC_OscConfig+0x9c>
 8003256:	4b7f      	ldr	r3, [pc, #508]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a7e      	ldr	r2, [pc, #504]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 800325c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	4b7c      	ldr	r3, [pc, #496]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a7b      	ldr	r2, [pc, #492]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003268:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	e01d      	b.n	80032ac <HAL_RCC_OscConfig+0xd8>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003278:	d10c      	bne.n	8003294 <HAL_RCC_OscConfig+0xc0>
 800327a:	4b76      	ldr	r3, [pc, #472]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a75      	ldr	r2, [pc, #468]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003284:	6013      	str	r3, [r2, #0]
 8003286:	4b73      	ldr	r3, [pc, #460]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a72      	ldr	r2, [pc, #456]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 800328c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	e00b      	b.n	80032ac <HAL_RCC_OscConfig+0xd8>
 8003294:	4b6f      	ldr	r3, [pc, #444]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a6e      	ldr	r2, [pc, #440]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 800329a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80032a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d013      	beq.n	80032dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b4:	f7ff fcb2 	bl	8002c1c <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032bc:	f7ff fcae 	bl	8002c1c <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	@ 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e21f      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ce:	4b61      	ldr	r3, [pc, #388]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0xe8>
 80032da:	e014      	b.n	8003306 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032dc:	f7ff fc9e 	bl	8002c1c <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e4:	f7ff fc9a 	bl	8002c1c <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	@ 0x64
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e20b      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032f6:	4b57      	ldr	r3, [pc, #348]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0x110>
 8003302:	e000      	b.n	8003306 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d069      	beq.n	80033e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003312:	4b50      	ldr	r3, [pc, #320]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 030c 	and.w	r3, r3, #12
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00b      	beq.n	8003336 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800331e:	4b4d      	ldr	r3, [pc, #308]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b08      	cmp	r3, #8
 8003328:	d11c      	bne.n	8003364 <HAL_RCC_OscConfig+0x190>
 800332a:	4b4a      	ldr	r3, [pc, #296]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d116      	bne.n	8003364 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003336:	4b47      	ldr	r3, [pc, #284]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d005      	beq.n	800334e <HAL_RCC_OscConfig+0x17a>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d001      	beq.n	800334e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e1df      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800334e:	4b41      	ldr	r3, [pc, #260]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	493d      	ldr	r1, [pc, #244]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 800335e:	4313      	orrs	r3, r2
 8003360:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003362:	e040      	b.n	80033e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d023      	beq.n	80033b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800336c:	4b39      	ldr	r3, [pc, #228]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a38      	ldr	r2, [pc, #224]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003372:	f043 0301 	orr.w	r3, r3, #1
 8003376:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003378:	f7ff fc50 	bl	8002c1c <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003380:	f7ff fc4c 	bl	8002c1c <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e1bd      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003392:	4b30      	ldr	r3, [pc, #192]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0f0      	beq.n	8003380 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800339e:	4b2d      	ldr	r3, [pc, #180]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	00db      	lsls	r3, r3, #3
 80033ac:	4929      	ldr	r1, [pc, #164]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	600b      	str	r3, [r1, #0]
 80033b2:	e018      	b.n	80033e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033b4:	4b27      	ldr	r3, [pc, #156]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a26      	ldr	r2, [pc, #152]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80033ba:	f023 0301 	bic.w	r3, r3, #1
 80033be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7ff fc2c 	bl	8002c1c <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c8:	f7ff fc28 	bl	8002c1c <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e199      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033da:	4b1e      	ldr	r3, [pc, #120]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f0      	bne.n	80033c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d038      	beq.n	8003464 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d019      	beq.n	800342e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033fa:	4b16      	ldr	r3, [pc, #88]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 80033fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033fe:	4a15      	ldr	r2, [pc, #84]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003400:	f043 0301 	orr.w	r3, r3, #1
 8003404:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003406:	f7ff fc09 	bl	8002c1c <HAL_GetTick>
 800340a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800340c:	e008      	b.n	8003420 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800340e:	f7ff fc05 	bl	8002c1c <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e176      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003420:	4b0c      	ldr	r3, [pc, #48]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d0f0      	beq.n	800340e <HAL_RCC_OscConfig+0x23a>
 800342c:	e01a      	b.n	8003464 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800342e:	4b09      	ldr	r3, [pc, #36]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003430:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003432:	4a08      	ldr	r2, [pc, #32]	@ (8003454 <HAL_RCC_OscConfig+0x280>)
 8003434:	f023 0301 	bic.w	r3, r3, #1
 8003438:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800343a:	f7ff fbef 	bl	8002c1c <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003440:	e00a      	b.n	8003458 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003442:	f7ff fbeb 	bl	8002c1c <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d903      	bls.n	8003458 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e15c      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
 8003454:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003458:	4b91      	ldr	r3, [pc, #580]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800345a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1ee      	bne.n	8003442 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	2b00      	cmp	r3, #0
 800346e:	f000 80a4 	beq.w	80035ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003472:	4b8b      	ldr	r3, [pc, #556]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10d      	bne.n	800349a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800347e:	4b88      	ldr	r3, [pc, #544]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003482:	4a87      	ldr	r2, [pc, #540]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003488:	6413      	str	r3, [r2, #64]	@ 0x40
 800348a:	4b85      	ldr	r3, [pc, #532]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003492:	60bb      	str	r3, [r7, #8]
 8003494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003496:	2301      	movs	r3, #1
 8003498:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800349a:	4b82      	ldr	r3, [pc, #520]	@ (80036a4 <HAL_RCC_OscConfig+0x4d0>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d118      	bne.n	80034d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80034a6:	4b7f      	ldr	r3, [pc, #508]	@ (80036a4 <HAL_RCC_OscConfig+0x4d0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a7e      	ldr	r2, [pc, #504]	@ (80036a4 <HAL_RCC_OscConfig+0x4d0>)
 80034ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034b2:	f7ff fbb3 	bl	8002c1c <HAL_GetTick>
 80034b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b8:	e008      	b.n	80034cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ba:	f7ff fbaf 	bl	8002c1c <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b64      	cmp	r3, #100	@ 0x64
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e120      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034cc:	4b75      	ldr	r3, [pc, #468]	@ (80036a4 <HAL_RCC_OscConfig+0x4d0>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d0f0      	beq.n	80034ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d106      	bne.n	80034ee <HAL_RCC_OscConfig+0x31a>
 80034e0:	4b6f      	ldr	r3, [pc, #444]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80034e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e4:	4a6e      	ldr	r2, [pc, #440]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ec:	e02d      	b.n	800354a <HAL_RCC_OscConfig+0x376>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10c      	bne.n	8003510 <HAL_RCC_OscConfig+0x33c>
 80034f6:	4b6a      	ldr	r3, [pc, #424]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80034f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034fa:	4a69      	ldr	r2, [pc, #420]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	6713      	str	r3, [r2, #112]	@ 0x70
 8003502:	4b67      	ldr	r3, [pc, #412]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003506:	4a66      	ldr	r2, [pc, #408]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003508:	f023 0304 	bic.w	r3, r3, #4
 800350c:	6713      	str	r3, [r2, #112]	@ 0x70
 800350e:	e01c      	b.n	800354a <HAL_RCC_OscConfig+0x376>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2b05      	cmp	r3, #5
 8003516:	d10c      	bne.n	8003532 <HAL_RCC_OscConfig+0x35e>
 8003518:	4b61      	ldr	r3, [pc, #388]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800351a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351c:	4a60      	ldr	r2, [pc, #384]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800351e:	f043 0304 	orr.w	r3, r3, #4
 8003522:	6713      	str	r3, [r2, #112]	@ 0x70
 8003524:	4b5e      	ldr	r3, [pc, #376]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003528:	4a5d      	ldr	r2, [pc, #372]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800352a:	f043 0301 	orr.w	r3, r3, #1
 800352e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003530:	e00b      	b.n	800354a <HAL_RCC_OscConfig+0x376>
 8003532:	4b5b      	ldr	r3, [pc, #364]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003536:	4a5a      	ldr	r2, [pc, #360]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003538:	f023 0301 	bic.w	r3, r3, #1
 800353c:	6713      	str	r3, [r2, #112]	@ 0x70
 800353e:	4b58      	ldr	r3, [pc, #352]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003542:	4a57      	ldr	r2, [pc, #348]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003544:	f023 0304 	bic.w	r3, r3, #4
 8003548:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d015      	beq.n	800357e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003552:	f7ff fb63 	bl	8002c1c <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003558:	e00a      	b.n	8003570 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800355a:	f7ff fb5f 	bl	8002c1c <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003568:	4293      	cmp	r3, r2
 800356a:	d901      	bls.n	8003570 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e0ce      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003570:	4b4b      	ldr	r3, [pc, #300]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0ee      	beq.n	800355a <HAL_RCC_OscConfig+0x386>
 800357c:	e014      	b.n	80035a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800357e:	f7ff fb4d 	bl	8002c1c <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003584:	e00a      	b.n	800359c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003586:	f7ff fb49 	bl	8002c1c <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003594:	4293      	cmp	r3, r2
 8003596:	d901      	bls.n	800359c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e0b8      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800359c:	4b40      	ldr	r3, [pc, #256]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800359e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1ee      	bne.n	8003586 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035a8:	7dfb      	ldrb	r3, [r7, #23]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d105      	bne.n	80035ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ae:	4b3c      	ldr	r3, [pc, #240]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80035b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b2:	4a3b      	ldr	r2, [pc, #236]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80035b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035b8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f000 80a4 	beq.w	800370c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035c4:	4b36      	ldr	r3, [pc, #216]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 030c 	and.w	r3, r3, #12
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d06b      	beq.n	80036a8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d149      	bne.n	800366c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d8:	4b31      	ldr	r3, [pc, #196]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a30      	ldr	r2, [pc, #192]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 80035de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e4:	f7ff fb1a 	bl	8002c1c <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ec:	f7ff fb16 	bl	8002c1c <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e087      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fe:	4b28      	ldr	r3, [pc, #160]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1f0      	bne.n	80035ec <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69da      	ldr	r2, [r3, #28]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	431a      	orrs	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003618:	019b      	lsls	r3, r3, #6
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003620:	085b      	lsrs	r3, r3, #1
 8003622:	3b01      	subs	r3, #1
 8003624:	041b      	lsls	r3, r3, #16
 8003626:	431a      	orrs	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362c:	061b      	lsls	r3, r3, #24
 800362e:	4313      	orrs	r3, r2
 8003630:	4a1b      	ldr	r2, [pc, #108]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003632:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003636:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003638:	4b19      	ldr	r3, [pc, #100]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a18      	ldr	r2, [pc, #96]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800363e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003644:	f7ff faea 	bl	8002c1c <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800364c:	f7ff fae6 	bl	8002c1c <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e057      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800365e:	4b10      	ldr	r3, [pc, #64]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d0f0      	beq.n	800364c <HAL_RCC_OscConfig+0x478>
 800366a:	e04f      	b.n	800370c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800366c:	4b0c      	ldr	r3, [pc, #48]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0b      	ldr	r2, [pc, #44]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003672:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003676:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003678:	f7ff fad0 	bl	8002c1c <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003680:	f7ff facc 	bl	8002c1c <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e03d      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003692:	4b03      	ldr	r3, [pc, #12]	@ (80036a0 <HAL_RCC_OscConfig+0x4cc>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f0      	bne.n	8003680 <HAL_RCC_OscConfig+0x4ac>
 800369e:	e035      	b.n	800370c <HAL_RCC_OscConfig+0x538>
 80036a0:	40023800 	.word	0x40023800
 80036a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80036a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003718 <HAL_RCC_OscConfig+0x544>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d028      	beq.n	8003708 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d121      	bne.n	8003708 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d11a      	bne.n	8003708 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80036d8:	4013      	ands	r3, r2
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80036de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d111      	bne.n	8003708 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ee:	085b      	lsrs	r3, r3, #1
 80036f0:	3b01      	subs	r3, #1
 80036f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d107      	bne.n	8003708 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003702:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003704:	429a      	cmp	r2, r3
 8003706:	d001      	beq.n	800370c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e000      	b.n	800370e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3718      	adds	r7, #24
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40023800 	.word	0x40023800

0800371c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003726:	2300      	movs	r3, #0
 8003728:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d101      	bne.n	8003734 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0d0      	b.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003734:	4b6a      	ldr	r3, [pc, #424]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 030f 	and.w	r3, r3, #15
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	429a      	cmp	r2, r3
 8003740:	d910      	bls.n	8003764 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003742:	4b67      	ldr	r3, [pc, #412]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f023 020f 	bic.w	r2, r3, #15
 800374a:	4965      	ldr	r1, [pc, #404]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	4313      	orrs	r3, r2
 8003750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003752:	4b63      	ldr	r3, [pc, #396]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d001      	beq.n	8003764 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e0b8      	b.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d020      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d005      	beq.n	8003788 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800377c:	4b59      	ldr	r3, [pc, #356]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	4a58      	ldr	r2, [pc, #352]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003782:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003786:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0308 	and.w	r3, r3, #8
 8003790:	2b00      	cmp	r3, #0
 8003792:	d005      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003794:	4b53      	ldr	r3, [pc, #332]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	4a52      	ldr	r2, [pc, #328]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 800379a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800379e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037a0:	4b50      	ldr	r3, [pc, #320]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	494d      	ldr	r1, [pc, #308]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d040      	beq.n	8003840 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d107      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c6:	4b47      	ldr	r3, [pc, #284]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d115      	bne.n	80037fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e07f      	b.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d107      	bne.n	80037ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037de:	4b41      	ldr	r3, [pc, #260]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d109      	bne.n	80037fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e073      	b.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ee:	4b3d      	ldr	r3, [pc, #244]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e06b      	b.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037fe:	4b39      	ldr	r3, [pc, #228]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f023 0203 	bic.w	r2, r3, #3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	4936      	ldr	r1, [pc, #216]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 800380c:	4313      	orrs	r3, r2
 800380e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003810:	f7ff fa04 	bl	8002c1c <HAL_GetTick>
 8003814:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003816:	e00a      	b.n	800382e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003818:	f7ff fa00 	bl	8002c1c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003826:	4293      	cmp	r3, r2
 8003828:	d901      	bls.n	800382e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e053      	b.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382e:	4b2d      	ldr	r3, [pc, #180]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f003 020c 	and.w	r2, r3, #12
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	429a      	cmp	r2, r3
 800383e:	d1eb      	bne.n	8003818 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003840:	4b27      	ldr	r3, [pc, #156]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 030f 	and.w	r3, r3, #15
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	429a      	cmp	r2, r3
 800384c:	d210      	bcs.n	8003870 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800384e:	4b24      	ldr	r3, [pc, #144]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f023 020f 	bic.w	r2, r3, #15
 8003856:	4922      	ldr	r1, [pc, #136]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	4313      	orrs	r3, r2
 800385c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800385e:	4b20      	ldr	r3, [pc, #128]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 030f 	and.w	r3, r3, #15
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	429a      	cmp	r2, r3
 800386a:	d001      	beq.n	8003870 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e032      	b.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d008      	beq.n	800388e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800387c:	4b19      	ldr	r3, [pc, #100]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	4916      	ldr	r1, [pc, #88]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 800388a:	4313      	orrs	r3, r2
 800388c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	2b00      	cmp	r3, #0
 8003898:	d009      	beq.n	80038ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800389a:	4b12      	ldr	r3, [pc, #72]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	490e      	ldr	r1, [pc, #56]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038ae:	f000 f821 	bl	80038f4 <HAL_RCC_GetSysClockFreq>
 80038b2:	4602      	mov	r2, r0
 80038b4:	4b0b      	ldr	r3, [pc, #44]	@ (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	091b      	lsrs	r3, r3, #4
 80038ba:	f003 030f 	and.w	r3, r3, #15
 80038be:	490a      	ldr	r1, [pc, #40]	@ (80038e8 <HAL_RCC_ClockConfig+0x1cc>)
 80038c0:	5ccb      	ldrb	r3, [r1, r3]
 80038c2:	fa22 f303 	lsr.w	r3, r2, r3
 80038c6:	4a09      	ldr	r2, [pc, #36]	@ (80038ec <HAL_RCC_ClockConfig+0x1d0>)
 80038c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038ca:	4b09      	ldr	r3, [pc, #36]	@ (80038f0 <HAL_RCC_ClockConfig+0x1d4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff f960 	bl	8002b94 <HAL_InitTick>

  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	40023c00 	.word	0x40023c00
 80038e4:	40023800 	.word	0x40023800
 80038e8:	080061e4 	.word	0x080061e4
 80038ec:	20000020 	.word	0x20000020
 80038f0:	20000054 	.word	0x20000054

080038f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038f8:	b090      	sub	sp, #64	@ 0x40
 80038fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80038fc:	2300      	movs	r3, #0
 80038fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003900:	2300      	movs	r3, #0
 8003902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003904:	2300      	movs	r3, #0
 8003906:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003908:	2300      	movs	r3, #0
 800390a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800390c:	4b59      	ldr	r3, [pc, #356]	@ (8003a74 <HAL_RCC_GetSysClockFreq+0x180>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 030c 	and.w	r3, r3, #12
 8003914:	2b08      	cmp	r3, #8
 8003916:	d00d      	beq.n	8003934 <HAL_RCC_GetSysClockFreq+0x40>
 8003918:	2b08      	cmp	r3, #8
 800391a:	f200 80a1 	bhi.w	8003a60 <HAL_RCC_GetSysClockFreq+0x16c>
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <HAL_RCC_GetSysClockFreq+0x34>
 8003922:	2b04      	cmp	r3, #4
 8003924:	d003      	beq.n	800392e <HAL_RCC_GetSysClockFreq+0x3a>
 8003926:	e09b      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003928:	4b53      	ldr	r3, [pc, #332]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x184>)
 800392a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800392c:	e09b      	b.n	8003a66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800392e:	4b53      	ldr	r3, [pc, #332]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x188>)
 8003930:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003932:	e098      	b.n	8003a66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003934:	4b4f      	ldr	r3, [pc, #316]	@ (8003a74 <HAL_RCC_GetSysClockFreq+0x180>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800393c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800393e:	4b4d      	ldr	r3, [pc, #308]	@ (8003a74 <HAL_RCC_GetSysClockFreq+0x180>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d028      	beq.n	800399c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800394a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a74 <HAL_RCC_GetSysClockFreq+0x180>)
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	099b      	lsrs	r3, r3, #6
 8003950:	2200      	movs	r2, #0
 8003952:	623b      	str	r3, [r7, #32]
 8003954:	627a      	str	r2, [r7, #36]	@ 0x24
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800395c:	2100      	movs	r1, #0
 800395e:	4b47      	ldr	r3, [pc, #284]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x188>)
 8003960:	fb03 f201 	mul.w	r2, r3, r1
 8003964:	2300      	movs	r3, #0
 8003966:	fb00 f303 	mul.w	r3, r0, r3
 800396a:	4413      	add	r3, r2
 800396c:	4a43      	ldr	r2, [pc, #268]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x188>)
 800396e:	fba0 1202 	umull	r1, r2, r0, r2
 8003972:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003974:	460a      	mov	r2, r1
 8003976:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003978:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800397a:	4413      	add	r3, r2
 800397c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800397e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003980:	2200      	movs	r2, #0
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	61fa      	str	r2, [r7, #28]
 8003986:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800398a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800398e:	f7fc fc8f 	bl	80002b0 <__aeabi_uldivmod>
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	4613      	mov	r3, r2
 8003998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800399a:	e053      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800399c:	4b35      	ldr	r3, [pc, #212]	@ (8003a74 <HAL_RCC_GetSysClockFreq+0x180>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	099b      	lsrs	r3, r3, #6
 80039a2:	2200      	movs	r2, #0
 80039a4:	613b      	str	r3, [r7, #16]
 80039a6:	617a      	str	r2, [r7, #20]
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80039ae:	f04f 0b00 	mov.w	fp, #0
 80039b2:	4652      	mov	r2, sl
 80039b4:	465b      	mov	r3, fp
 80039b6:	f04f 0000 	mov.w	r0, #0
 80039ba:	f04f 0100 	mov.w	r1, #0
 80039be:	0159      	lsls	r1, r3, #5
 80039c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039c4:	0150      	lsls	r0, r2, #5
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	ebb2 080a 	subs.w	r8, r2, sl
 80039ce:	eb63 090b 	sbc.w	r9, r3, fp
 80039d2:	f04f 0200 	mov.w	r2, #0
 80039d6:	f04f 0300 	mov.w	r3, #0
 80039da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80039de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80039e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80039e6:	ebb2 0408 	subs.w	r4, r2, r8
 80039ea:	eb63 0509 	sbc.w	r5, r3, r9
 80039ee:	f04f 0200 	mov.w	r2, #0
 80039f2:	f04f 0300 	mov.w	r3, #0
 80039f6:	00eb      	lsls	r3, r5, #3
 80039f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039fc:	00e2      	lsls	r2, r4, #3
 80039fe:	4614      	mov	r4, r2
 8003a00:	461d      	mov	r5, r3
 8003a02:	eb14 030a 	adds.w	r3, r4, sl
 8003a06:	603b      	str	r3, [r7, #0]
 8003a08:	eb45 030b 	adc.w	r3, r5, fp
 8003a0c:	607b      	str	r3, [r7, #4]
 8003a0e:	f04f 0200 	mov.w	r2, #0
 8003a12:	f04f 0300 	mov.w	r3, #0
 8003a16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a1a:	4629      	mov	r1, r5
 8003a1c:	028b      	lsls	r3, r1, #10
 8003a1e:	4621      	mov	r1, r4
 8003a20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a24:	4621      	mov	r1, r4
 8003a26:	028a      	lsls	r2, r1, #10
 8003a28:	4610      	mov	r0, r2
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a2e:	2200      	movs	r2, #0
 8003a30:	60bb      	str	r3, [r7, #8]
 8003a32:	60fa      	str	r2, [r7, #12]
 8003a34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a38:	f7fc fc3a 	bl	80002b0 <__aeabi_uldivmod>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4613      	mov	r3, r2
 8003a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003a44:	4b0b      	ldr	r3, [pc, #44]	@ (8003a74 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	0c1b      	lsrs	r3, r3, #16
 8003a4a:	f003 0303 	and.w	r3, r3, #3
 8003a4e:	3301      	adds	r3, #1
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003a54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a5c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a5e:	e002      	b.n	8003a66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a60:	4b05      	ldr	r3, [pc, #20]	@ (8003a78 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a62:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3740      	adds	r7, #64	@ 0x40
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a72:	bf00      	nop
 8003a74:	40023800 	.word	0x40023800
 8003a78:	00f42400 	.word	0x00f42400
 8003a7c:	017d7840 	.word	0x017d7840

08003a80 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a84:	4b03      	ldr	r3, [pc, #12]	@ (8003a94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a86:	681b      	ldr	r3, [r3, #0]
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	20000020 	.word	0x20000020

08003a98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a9c:	f7ff fff0 	bl	8003a80 <HAL_RCC_GetHCLKFreq>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	4b05      	ldr	r3, [pc, #20]	@ (8003ab8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	0a9b      	lsrs	r3, r3, #10
 8003aa8:	f003 0307 	and.w	r3, r3, #7
 8003aac:	4903      	ldr	r1, [pc, #12]	@ (8003abc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003aae:	5ccb      	ldrb	r3, [r1, r3]
 8003ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	080061f4 	.word	0x080061f4

08003ac0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ac4:	f7ff ffdc 	bl	8003a80 <HAL_RCC_GetHCLKFreq>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	4b05      	ldr	r3, [pc, #20]	@ (8003ae0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	0b5b      	lsrs	r3, r3, #13
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	4903      	ldr	r1, [pc, #12]	@ (8003ae4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ad6:	5ccb      	ldrb	r3, [r1, r3]
 8003ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	080061f4 	.word	0x080061f4

08003ae8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003af8:	2300      	movs	r3, #0
 8003afa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003afc:	2300      	movs	r3, #0
 8003afe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d012      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b10:	4b69      	ldr	r3, [pc, #420]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a68      	ldr	r2, [pc, #416]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b16:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003b1a:	6093      	str	r3, [r2, #8]
 8003b1c:	4b66      	ldr	r3, [pc, #408]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b24:	4964      	ldr	r1, [pc, #400]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003b32:	2301      	movs	r3, #1
 8003b34:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d017      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b42:	4b5d      	ldr	r3, [pc, #372]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b48:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b50:	4959      	ldr	r1, [pc, #356]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b60:	d101      	bne.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003b62:	2301      	movs	r3, #1
 8003b64:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d017      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b7e:	4b4e      	ldr	r3, [pc, #312]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b84:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8c:	494a      	ldr	r1, [pc, #296]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b9c:	d101      	bne.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003baa:	2301      	movs	r3, #1
 8003bac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0320 	and.w	r3, r3, #32
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 808b 	beq.w	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bcc:	4b3a      	ldr	r3, [pc, #232]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd0:	4a39      	ldr	r2, [pc, #228]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bd8:	4b37      	ldr	r3, [pc, #220]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003be0:	60bb      	str	r3, [r7, #8]
 8003be2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003be4:	4b35      	ldr	r3, [pc, #212]	@ (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a34      	ldr	r2, [pc, #208]	@ (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bf0:	f7ff f814 	bl	8002c1c <HAL_GetTick>
 8003bf4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf8:	f7ff f810 	bl	8002c1c <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	@ 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e357      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c16:	4b28      	ldr	r3, [pc, #160]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c1e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d035      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d02e      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c34:	4b20      	ldr	r3, [pc, #128]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c3c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c42:	4a1d      	ldr	r2, [pc, #116]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c48:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c54:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003c56:	4a18      	ldr	r2, [pc, #96]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c5c:	4b16      	ldr	r3, [pc, #88]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d114      	bne.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c68:	f7fe ffd8 	bl	8002c1c <HAL_GetTick>
 8003c6c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6e:	e00a      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c70:	f7fe ffd4 	bl	8002c1c <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e319      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c86:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0ee      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c9e:	d111      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003ca0:	4b05      	ldr	r3, [pc, #20]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003cac:	4b04      	ldr	r3, [pc, #16]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003cae:	400b      	ands	r3, r1
 8003cb0:	4901      	ldr	r1, [pc, #4]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	608b      	str	r3, [r1, #8]
 8003cb6:	e00b      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	40007000 	.word	0x40007000
 8003cc0:	0ffffcff 	.word	0x0ffffcff
 8003cc4:	4baa      	ldr	r3, [pc, #680]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	4aa9      	ldr	r2, [pc, #676]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cca:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003cce:	6093      	str	r3, [r2, #8]
 8003cd0:	4ba7      	ldr	r3, [pc, #668]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cd2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cdc:	49a4      	ldr	r1, [pc, #656]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0310 	and.w	r3, r3, #16
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d010      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003cee:	4ba0      	ldr	r3, [pc, #640]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003cf4:	4a9e      	ldr	r2, [pc, #632]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cfa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003cfe:	4b9c      	ldr	r3, [pc, #624]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d00:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d08:	4999      	ldr	r1, [pc, #612]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d1c:	4b94      	ldr	r3, [pc, #592]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d22:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d2a:	4991      	ldr	r1, [pc, #580]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d3e:	4b8c      	ldr	r3, [pc, #560]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d4c:	4988      	ldr	r1, [pc, #544]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00a      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d60:	4b83      	ldr	r3, [pc, #524]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d6e:	4980      	ldr	r1, [pc, #512]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d82:	4b7b      	ldr	r3, [pc, #492]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d88:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d90:	4977      	ldr	r1, [pc, #476]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00a      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003da4:	4b72      	ldr	r3, [pc, #456]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003daa:	f023 0203 	bic.w	r2, r3, #3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	496f      	ldr	r1, [pc, #444]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00a      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dcc:	f023 020c 	bic.w	r2, r3, #12
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dd4:	4966      	ldr	r1, [pc, #408]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00a      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003de8:	4b61      	ldr	r3, [pc, #388]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dee:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003df6:	495e      	ldr	r1, [pc, #376]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00a      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e0a:	4b59      	ldr	r3, [pc, #356]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e10:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e18:	4955      	ldr	r1, [pc, #340]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00a      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e2c:	4b50      	ldr	r3, [pc, #320]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e32:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3a:	494d      	ldr	r1, [pc, #308]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00a      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003e4e:	4b48      	ldr	r3, [pc, #288]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e54:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5c:	4944      	ldr	r1, [pc, #272]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00a      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003e70:	4b3f      	ldr	r3, [pc, #252]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e76:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7e:	493c      	ldr	r1, [pc, #240]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00a      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003e92:	4b37      	ldr	r3, [pc, #220]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e98:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea0:	4933      	ldr	r1, [pc, #204]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d00a      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eba:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ec2:	492b      	ldr	r1, [pc, #172]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d011      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003ed6:	4b26      	ldr	r3, [pc, #152]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003edc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ee4:	4922      	ldr	r1, [pc, #136]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ef0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ef4:	d101      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0308 	and.w	r3, r3, #8
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003f06:	2301      	movs	r3, #1
 8003f08:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00a      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f16:	4b16      	ldr	r3, [pc, #88]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f24:	4912      	ldr	r1, [pc, #72]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00b      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f38:	4b0d      	ldr	r3, [pc, #52]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f3e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f48:	4909      	ldr	r1, [pc, #36]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d006      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f000 80d9 	beq.w	8004116 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f64:	4b02      	ldr	r3, [pc, #8]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a01      	ldr	r2, [pc, #4]	@ (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f6e:	e001      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003f70:	40023800 	.word	0x40023800
 8003f74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f76:	f7fe fe51 	bl	8002c1c <HAL_GetTick>
 8003f7a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f7c:	e008      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f7e:	f7fe fe4d 	bl	8002c1c <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b64      	cmp	r3, #100	@ 0x64
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e194      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f90:	4b6c      	ldr	r3, [pc, #432]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f0      	bne.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d021      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d11d      	bne.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003fb0:	4b64      	ldr	r3, [pc, #400]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fb6:	0c1b      	lsrs	r3, r3, #16
 8003fb8:	f003 0303 	and.w	r3, r3, #3
 8003fbc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003fbe:	4b61      	ldr	r3, [pc, #388]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fc4:	0e1b      	lsrs	r3, r3, #24
 8003fc6:	f003 030f 	and.w	r3, r3, #15
 8003fca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	019a      	lsls	r2, r3, #6
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	041b      	lsls	r3, r3, #16
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	061b      	lsls	r3, r3, #24
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	071b      	lsls	r3, r3, #28
 8003fe4:	4957      	ldr	r1, [pc, #348]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d004      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004000:	d00a      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800400a:	2b00      	cmp	r3, #0
 800400c:	d02e      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004012:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004016:	d129      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004018:	4b4a      	ldr	r3, [pc, #296]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800401a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800401e:	0c1b      	lsrs	r3, r3, #16
 8004020:	f003 0303 	and.w	r3, r3, #3
 8004024:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004026:	4b47      	ldr	r3, [pc, #284]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004028:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800402c:	0f1b      	lsrs	r3, r3, #28
 800402e:	f003 0307 	and.w	r3, r3, #7
 8004032:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	019a      	lsls	r2, r3, #6
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	041b      	lsls	r3, r3, #16
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	061b      	lsls	r3, r3, #24
 8004046:	431a      	orrs	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	071b      	lsls	r3, r3, #28
 800404c:	493d      	ldr	r1, [pc, #244]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800404e:	4313      	orrs	r3, r2
 8004050:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004054:	4b3b      	ldr	r3, [pc, #236]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004056:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800405a:	f023 021f 	bic.w	r2, r3, #31
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	3b01      	subs	r3, #1
 8004064:	4937      	ldr	r1, [pc, #220]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d01d      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004078:	4b32      	ldr	r3, [pc, #200]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800407a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800407e:	0e1b      	lsrs	r3, r3, #24
 8004080:	f003 030f 	and.w	r3, r3, #15
 8004084:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004086:	4b2f      	ldr	r3, [pc, #188]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004088:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800408c:	0f1b      	lsrs	r3, r3, #28
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	019a      	lsls	r2, r3, #6
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	041b      	lsls	r3, r3, #16
 80040a0:	431a      	orrs	r2, r3
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	061b      	lsls	r3, r3, #24
 80040a6:	431a      	orrs	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	071b      	lsls	r3, r3, #28
 80040ac:	4925      	ldr	r1, [pc, #148]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d011      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	019a      	lsls	r2, r3, #6
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	041b      	lsls	r3, r3, #16
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	061b      	lsls	r3, r3, #24
 80040d4:	431a      	orrs	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	071b      	lsls	r3, r3, #28
 80040dc:	4919      	ldr	r1, [pc, #100]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80040e4:	4b17      	ldr	r3, [pc, #92]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a16      	ldr	r2, [pc, #88]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040f0:	f7fe fd94 	bl	8002c1c <HAL_GetTick>
 80040f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040f6:	e008      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80040f8:	f7fe fd90 	bl	8002c1c <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b64      	cmp	r3, #100	@ 0x64
 8004104:	d901      	bls.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e0d7      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800410a:	4b0e      	ldr	r3, [pc, #56]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0f0      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	2b01      	cmp	r3, #1
 800411a:	f040 80cd 	bne.w	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800411e:	4b09      	ldr	r3, [pc, #36]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a08      	ldr	r2, [pc, #32]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004128:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800412a:	f7fe fd77 	bl	8002c1c <HAL_GetTick>
 800412e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004130:	e00a      	b.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004132:	f7fe fd73 	bl	8002c1c <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b64      	cmp	r3, #100	@ 0x64
 800413e:	d903      	bls.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e0ba      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004144:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004148:	4b5e      	ldr	r3, [pc, #376]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004150:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004154:	d0ed      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004166:	2b00      	cmp	r3, #0
 8004168:	d009      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004172:	2b00      	cmp	r3, #0
 8004174:	d02e      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417a:	2b00      	cmp	r3, #0
 800417c:	d12a      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800417e:	4b51      	ldr	r3, [pc, #324]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004184:	0c1b      	lsrs	r3, r3, #16
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800418c:	4b4d      	ldr	r3, [pc, #308]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800418e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004192:	0f1b      	lsrs	r3, r3, #28
 8004194:	f003 0307 	and.w	r3, r3, #7
 8004198:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	019a      	lsls	r2, r3, #6
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	041b      	lsls	r3, r3, #16
 80041a4:	431a      	orrs	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	061b      	lsls	r3, r3, #24
 80041ac:	431a      	orrs	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	071b      	lsls	r3, r3, #28
 80041b2:	4944      	ldr	r1, [pc, #272]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80041ba:	4b42      	ldr	r3, [pc, #264]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041c0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c8:	3b01      	subs	r3, #1
 80041ca:	021b      	lsls	r3, r3, #8
 80041cc:	493d      	ldr	r1, [pc, #244]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d022      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041e8:	d11d      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041ea:	4b36      	ldr	r3, [pc, #216]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041f0:	0e1b      	lsrs	r3, r3, #24
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80041f8:	4b32      	ldr	r3, [pc, #200]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041fe:	0f1b      	lsrs	r3, r3, #28
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	019a      	lsls	r2, r3, #6
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	041b      	lsls	r3, r3, #16
 8004212:	431a      	orrs	r2, r3
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	061b      	lsls	r3, r3, #24
 8004218:	431a      	orrs	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	071b      	lsls	r3, r3, #28
 800421e:	4929      	ldr	r1, [pc, #164]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004220:	4313      	orrs	r3, r2
 8004222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b00      	cmp	r3, #0
 8004230:	d028      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004232:	4b24      	ldr	r3, [pc, #144]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004238:	0e1b      	lsrs	r3, r3, #24
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004240:	4b20      	ldr	r3, [pc, #128]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	0c1b      	lsrs	r3, r3, #16
 8004248:	f003 0303 	and.w	r3, r3, #3
 800424c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	019a      	lsls	r2, r3, #6
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	041b      	lsls	r3, r3, #16
 8004258:	431a      	orrs	r2, r3
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	061b      	lsls	r3, r3, #24
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	071b      	lsls	r3, r3, #28
 8004266:	4917      	ldr	r1, [pc, #92]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004268:	4313      	orrs	r3, r2
 800426a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800426e:	4b15      	ldr	r3, [pc, #84]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004270:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004274:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427c:	4911      	ldr	r1, [pc, #68]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800427e:	4313      	orrs	r3, r2
 8004280:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004284:	4b0f      	ldr	r3, [pc, #60]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a0e      	ldr	r2, [pc, #56]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800428a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800428e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004290:	f7fe fcc4 	bl	8002c1c <HAL_GetTick>
 8004294:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004296:	e008      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004298:	f7fe fcc0 	bl	8002c1c <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b64      	cmp	r3, #100	@ 0x64
 80042a4:	d901      	bls.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e007      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80042aa:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042b6:	d1ef      	bne.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3720      	adds	r7, #32
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40023800 	.word	0x40023800

080042c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e09d      	b.n	8004416 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d108      	bne.n	80042f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042ea:	d009      	beq.n	8004300 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	61da      	str	r2, [r3, #28]
 80042f2:	e005      	b.n	8004300 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7fc fc74 	bl	8000c08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004336:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004340:	d902      	bls.n	8004348 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004342:	2300      	movs	r3, #0
 8004344:	60fb      	str	r3, [r7, #12]
 8004346:	e002      	b.n	800434e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004348:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800434c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004356:	d007      	beq.n	8004368 <HAL_SPI_Init+0xa0>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004360:	d002      	beq.n	8004368 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004378:	431a      	orrs	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	431a      	orrs	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043a0:	431a      	orrs	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043aa:	ea42 0103 	orr.w	r1, r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	0c1b      	lsrs	r3, r3, #16
 80043c4:	f003 0204 	and.w	r2, r3, #4
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043cc:	f003 0310 	and.w	r3, r3, #16
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043d6:	f003 0308 	and.w	r3, r3, #8
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80043e4:	ea42 0103 	orr.w	r1, r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	69da      	ldr	r2, [r3, #28]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004404:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b082      	sub	sp, #8
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d101      	bne.n	8004430 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e040      	b.n	80044b2 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004434:	2b00      	cmp	r3, #0
 8004436:	d106      	bne.n	8004446 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f7fc fd5d 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2224      	movs	r2, #36	@ 0x24
 800444a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0201 	bic.w	r2, r2, #1
 800445a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 fa8d 	bl	8004984 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 f826 	bl	80044bc <UART_SetConfig>
 8004470:	4603      	mov	r3, r0
 8004472:	2b01      	cmp	r3, #1
 8004474:	d101      	bne.n	800447a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e01b      	b.n	80044b2 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004488:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004498:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f042 0201 	orr.w	r2, r2, #1
 80044a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fb0c 	bl	8004ac8 <UART_CheckIdleState>
 80044b0:	4603      	mov	r3, r0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
	...

080044bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044c4:	2300      	movs	r3, #0
 80044c6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	431a      	orrs	r2, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	69db      	ldr	r3, [r3, #28]
 80044dc:	4313      	orrs	r3, r2
 80044de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	4ba6      	ldr	r3, [pc, #664]	@ (8004780 <UART_SetConfig+0x2c4>)
 80044e8:	4013      	ands	r3, r2
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	6812      	ldr	r2, [r2, #0]
 80044ee:	6979      	ldr	r1, [r7, #20]
 80044f0:	430b      	orrs	r3, r1
 80044f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	697a      	ldr	r2, [r7, #20]
 8004516:	4313      	orrs	r3, r2
 8004518:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	430a      	orrs	r2, r1
 800452c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a94      	ldr	r2, [pc, #592]	@ (8004784 <UART_SetConfig+0x2c8>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d120      	bne.n	800457a <UART_SetConfig+0xbe>
 8004538:	4b93      	ldr	r3, [pc, #588]	@ (8004788 <UART_SetConfig+0x2cc>)
 800453a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b03      	cmp	r3, #3
 8004544:	d816      	bhi.n	8004574 <UART_SetConfig+0xb8>
 8004546:	a201      	add	r2, pc, #4	@ (adr r2, 800454c <UART_SetConfig+0x90>)
 8004548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454c:	0800455d 	.word	0x0800455d
 8004550:	08004569 	.word	0x08004569
 8004554:	08004563 	.word	0x08004563
 8004558:	0800456f 	.word	0x0800456f
 800455c:	2301      	movs	r3, #1
 800455e:	77fb      	strb	r3, [r7, #31]
 8004560:	e150      	b.n	8004804 <UART_SetConfig+0x348>
 8004562:	2302      	movs	r3, #2
 8004564:	77fb      	strb	r3, [r7, #31]
 8004566:	e14d      	b.n	8004804 <UART_SetConfig+0x348>
 8004568:	2304      	movs	r3, #4
 800456a:	77fb      	strb	r3, [r7, #31]
 800456c:	e14a      	b.n	8004804 <UART_SetConfig+0x348>
 800456e:	2308      	movs	r3, #8
 8004570:	77fb      	strb	r3, [r7, #31]
 8004572:	e147      	b.n	8004804 <UART_SetConfig+0x348>
 8004574:	2310      	movs	r3, #16
 8004576:	77fb      	strb	r3, [r7, #31]
 8004578:	e144      	b.n	8004804 <UART_SetConfig+0x348>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a83      	ldr	r2, [pc, #524]	@ (800478c <UART_SetConfig+0x2d0>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d132      	bne.n	80045ea <UART_SetConfig+0x12e>
 8004584:	4b80      	ldr	r3, [pc, #512]	@ (8004788 <UART_SetConfig+0x2cc>)
 8004586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	2b0c      	cmp	r3, #12
 8004590:	d828      	bhi.n	80045e4 <UART_SetConfig+0x128>
 8004592:	a201      	add	r2, pc, #4	@ (adr r2, 8004598 <UART_SetConfig+0xdc>)
 8004594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004598:	080045cd 	.word	0x080045cd
 800459c:	080045e5 	.word	0x080045e5
 80045a0:	080045e5 	.word	0x080045e5
 80045a4:	080045e5 	.word	0x080045e5
 80045a8:	080045d9 	.word	0x080045d9
 80045ac:	080045e5 	.word	0x080045e5
 80045b0:	080045e5 	.word	0x080045e5
 80045b4:	080045e5 	.word	0x080045e5
 80045b8:	080045d3 	.word	0x080045d3
 80045bc:	080045e5 	.word	0x080045e5
 80045c0:	080045e5 	.word	0x080045e5
 80045c4:	080045e5 	.word	0x080045e5
 80045c8:	080045df 	.word	0x080045df
 80045cc:	2300      	movs	r3, #0
 80045ce:	77fb      	strb	r3, [r7, #31]
 80045d0:	e118      	b.n	8004804 <UART_SetConfig+0x348>
 80045d2:	2302      	movs	r3, #2
 80045d4:	77fb      	strb	r3, [r7, #31]
 80045d6:	e115      	b.n	8004804 <UART_SetConfig+0x348>
 80045d8:	2304      	movs	r3, #4
 80045da:	77fb      	strb	r3, [r7, #31]
 80045dc:	e112      	b.n	8004804 <UART_SetConfig+0x348>
 80045de:	2308      	movs	r3, #8
 80045e0:	77fb      	strb	r3, [r7, #31]
 80045e2:	e10f      	b.n	8004804 <UART_SetConfig+0x348>
 80045e4:	2310      	movs	r3, #16
 80045e6:	77fb      	strb	r3, [r7, #31]
 80045e8:	e10c      	b.n	8004804 <UART_SetConfig+0x348>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a68      	ldr	r2, [pc, #416]	@ (8004790 <UART_SetConfig+0x2d4>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d120      	bne.n	8004636 <UART_SetConfig+0x17a>
 80045f4:	4b64      	ldr	r3, [pc, #400]	@ (8004788 <UART_SetConfig+0x2cc>)
 80045f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80045fe:	2b30      	cmp	r3, #48	@ 0x30
 8004600:	d013      	beq.n	800462a <UART_SetConfig+0x16e>
 8004602:	2b30      	cmp	r3, #48	@ 0x30
 8004604:	d814      	bhi.n	8004630 <UART_SetConfig+0x174>
 8004606:	2b20      	cmp	r3, #32
 8004608:	d009      	beq.n	800461e <UART_SetConfig+0x162>
 800460a:	2b20      	cmp	r3, #32
 800460c:	d810      	bhi.n	8004630 <UART_SetConfig+0x174>
 800460e:	2b00      	cmp	r3, #0
 8004610:	d002      	beq.n	8004618 <UART_SetConfig+0x15c>
 8004612:	2b10      	cmp	r3, #16
 8004614:	d006      	beq.n	8004624 <UART_SetConfig+0x168>
 8004616:	e00b      	b.n	8004630 <UART_SetConfig+0x174>
 8004618:	2300      	movs	r3, #0
 800461a:	77fb      	strb	r3, [r7, #31]
 800461c:	e0f2      	b.n	8004804 <UART_SetConfig+0x348>
 800461e:	2302      	movs	r3, #2
 8004620:	77fb      	strb	r3, [r7, #31]
 8004622:	e0ef      	b.n	8004804 <UART_SetConfig+0x348>
 8004624:	2304      	movs	r3, #4
 8004626:	77fb      	strb	r3, [r7, #31]
 8004628:	e0ec      	b.n	8004804 <UART_SetConfig+0x348>
 800462a:	2308      	movs	r3, #8
 800462c:	77fb      	strb	r3, [r7, #31]
 800462e:	e0e9      	b.n	8004804 <UART_SetConfig+0x348>
 8004630:	2310      	movs	r3, #16
 8004632:	77fb      	strb	r3, [r7, #31]
 8004634:	e0e6      	b.n	8004804 <UART_SetConfig+0x348>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a56      	ldr	r2, [pc, #344]	@ (8004794 <UART_SetConfig+0x2d8>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d120      	bne.n	8004682 <UART_SetConfig+0x1c6>
 8004640:	4b51      	ldr	r3, [pc, #324]	@ (8004788 <UART_SetConfig+0x2cc>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004646:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800464a:	2bc0      	cmp	r3, #192	@ 0xc0
 800464c:	d013      	beq.n	8004676 <UART_SetConfig+0x1ba>
 800464e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004650:	d814      	bhi.n	800467c <UART_SetConfig+0x1c0>
 8004652:	2b80      	cmp	r3, #128	@ 0x80
 8004654:	d009      	beq.n	800466a <UART_SetConfig+0x1ae>
 8004656:	2b80      	cmp	r3, #128	@ 0x80
 8004658:	d810      	bhi.n	800467c <UART_SetConfig+0x1c0>
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <UART_SetConfig+0x1a8>
 800465e:	2b40      	cmp	r3, #64	@ 0x40
 8004660:	d006      	beq.n	8004670 <UART_SetConfig+0x1b4>
 8004662:	e00b      	b.n	800467c <UART_SetConfig+0x1c0>
 8004664:	2300      	movs	r3, #0
 8004666:	77fb      	strb	r3, [r7, #31]
 8004668:	e0cc      	b.n	8004804 <UART_SetConfig+0x348>
 800466a:	2302      	movs	r3, #2
 800466c:	77fb      	strb	r3, [r7, #31]
 800466e:	e0c9      	b.n	8004804 <UART_SetConfig+0x348>
 8004670:	2304      	movs	r3, #4
 8004672:	77fb      	strb	r3, [r7, #31]
 8004674:	e0c6      	b.n	8004804 <UART_SetConfig+0x348>
 8004676:	2308      	movs	r3, #8
 8004678:	77fb      	strb	r3, [r7, #31]
 800467a:	e0c3      	b.n	8004804 <UART_SetConfig+0x348>
 800467c:	2310      	movs	r3, #16
 800467e:	77fb      	strb	r3, [r7, #31]
 8004680:	e0c0      	b.n	8004804 <UART_SetConfig+0x348>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a44      	ldr	r2, [pc, #272]	@ (8004798 <UART_SetConfig+0x2dc>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d125      	bne.n	80046d8 <UART_SetConfig+0x21c>
 800468c:	4b3e      	ldr	r3, [pc, #248]	@ (8004788 <UART_SetConfig+0x2cc>)
 800468e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004696:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800469a:	d017      	beq.n	80046cc <UART_SetConfig+0x210>
 800469c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a0:	d817      	bhi.n	80046d2 <UART_SetConfig+0x216>
 80046a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a6:	d00b      	beq.n	80046c0 <UART_SetConfig+0x204>
 80046a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ac:	d811      	bhi.n	80046d2 <UART_SetConfig+0x216>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <UART_SetConfig+0x1fe>
 80046b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b6:	d006      	beq.n	80046c6 <UART_SetConfig+0x20a>
 80046b8:	e00b      	b.n	80046d2 <UART_SetConfig+0x216>
 80046ba:	2300      	movs	r3, #0
 80046bc:	77fb      	strb	r3, [r7, #31]
 80046be:	e0a1      	b.n	8004804 <UART_SetConfig+0x348>
 80046c0:	2302      	movs	r3, #2
 80046c2:	77fb      	strb	r3, [r7, #31]
 80046c4:	e09e      	b.n	8004804 <UART_SetConfig+0x348>
 80046c6:	2304      	movs	r3, #4
 80046c8:	77fb      	strb	r3, [r7, #31]
 80046ca:	e09b      	b.n	8004804 <UART_SetConfig+0x348>
 80046cc:	2308      	movs	r3, #8
 80046ce:	77fb      	strb	r3, [r7, #31]
 80046d0:	e098      	b.n	8004804 <UART_SetConfig+0x348>
 80046d2:	2310      	movs	r3, #16
 80046d4:	77fb      	strb	r3, [r7, #31]
 80046d6:	e095      	b.n	8004804 <UART_SetConfig+0x348>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a2f      	ldr	r2, [pc, #188]	@ (800479c <UART_SetConfig+0x2e0>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d125      	bne.n	800472e <UART_SetConfig+0x272>
 80046e2:	4b29      	ldr	r3, [pc, #164]	@ (8004788 <UART_SetConfig+0x2cc>)
 80046e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80046ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046f0:	d017      	beq.n	8004722 <UART_SetConfig+0x266>
 80046f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046f6:	d817      	bhi.n	8004728 <UART_SetConfig+0x26c>
 80046f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046fc:	d00b      	beq.n	8004716 <UART_SetConfig+0x25a>
 80046fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004702:	d811      	bhi.n	8004728 <UART_SetConfig+0x26c>
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <UART_SetConfig+0x254>
 8004708:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800470c:	d006      	beq.n	800471c <UART_SetConfig+0x260>
 800470e:	e00b      	b.n	8004728 <UART_SetConfig+0x26c>
 8004710:	2301      	movs	r3, #1
 8004712:	77fb      	strb	r3, [r7, #31]
 8004714:	e076      	b.n	8004804 <UART_SetConfig+0x348>
 8004716:	2302      	movs	r3, #2
 8004718:	77fb      	strb	r3, [r7, #31]
 800471a:	e073      	b.n	8004804 <UART_SetConfig+0x348>
 800471c:	2304      	movs	r3, #4
 800471e:	77fb      	strb	r3, [r7, #31]
 8004720:	e070      	b.n	8004804 <UART_SetConfig+0x348>
 8004722:	2308      	movs	r3, #8
 8004724:	77fb      	strb	r3, [r7, #31]
 8004726:	e06d      	b.n	8004804 <UART_SetConfig+0x348>
 8004728:	2310      	movs	r3, #16
 800472a:	77fb      	strb	r3, [r7, #31]
 800472c:	e06a      	b.n	8004804 <UART_SetConfig+0x348>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a1b      	ldr	r2, [pc, #108]	@ (80047a0 <UART_SetConfig+0x2e4>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d138      	bne.n	80047aa <UART_SetConfig+0x2ee>
 8004738:	4b13      	ldr	r3, [pc, #76]	@ (8004788 <UART_SetConfig+0x2cc>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800473e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004742:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004746:	d017      	beq.n	8004778 <UART_SetConfig+0x2bc>
 8004748:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800474c:	d82a      	bhi.n	80047a4 <UART_SetConfig+0x2e8>
 800474e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004752:	d00b      	beq.n	800476c <UART_SetConfig+0x2b0>
 8004754:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004758:	d824      	bhi.n	80047a4 <UART_SetConfig+0x2e8>
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <UART_SetConfig+0x2aa>
 800475e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004762:	d006      	beq.n	8004772 <UART_SetConfig+0x2b6>
 8004764:	e01e      	b.n	80047a4 <UART_SetConfig+0x2e8>
 8004766:	2300      	movs	r3, #0
 8004768:	77fb      	strb	r3, [r7, #31]
 800476a:	e04b      	b.n	8004804 <UART_SetConfig+0x348>
 800476c:	2302      	movs	r3, #2
 800476e:	77fb      	strb	r3, [r7, #31]
 8004770:	e048      	b.n	8004804 <UART_SetConfig+0x348>
 8004772:	2304      	movs	r3, #4
 8004774:	77fb      	strb	r3, [r7, #31]
 8004776:	e045      	b.n	8004804 <UART_SetConfig+0x348>
 8004778:	2308      	movs	r3, #8
 800477a:	77fb      	strb	r3, [r7, #31]
 800477c:	e042      	b.n	8004804 <UART_SetConfig+0x348>
 800477e:	bf00      	nop
 8004780:	efff69f3 	.word	0xefff69f3
 8004784:	40011000 	.word	0x40011000
 8004788:	40023800 	.word	0x40023800
 800478c:	40004400 	.word	0x40004400
 8004790:	40004800 	.word	0x40004800
 8004794:	40004c00 	.word	0x40004c00
 8004798:	40005000 	.word	0x40005000
 800479c:	40011400 	.word	0x40011400
 80047a0:	40007800 	.word	0x40007800
 80047a4:	2310      	movs	r3, #16
 80047a6:	77fb      	strb	r3, [r7, #31]
 80047a8:	e02c      	b.n	8004804 <UART_SetConfig+0x348>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a72      	ldr	r2, [pc, #456]	@ (8004978 <UART_SetConfig+0x4bc>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d125      	bne.n	8004800 <UART_SetConfig+0x344>
 80047b4:	4b71      	ldr	r3, [pc, #452]	@ (800497c <UART_SetConfig+0x4c0>)
 80047b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80047be:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80047c2:	d017      	beq.n	80047f4 <UART_SetConfig+0x338>
 80047c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80047c8:	d817      	bhi.n	80047fa <UART_SetConfig+0x33e>
 80047ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ce:	d00b      	beq.n	80047e8 <UART_SetConfig+0x32c>
 80047d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047d4:	d811      	bhi.n	80047fa <UART_SetConfig+0x33e>
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <UART_SetConfig+0x326>
 80047da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047de:	d006      	beq.n	80047ee <UART_SetConfig+0x332>
 80047e0:	e00b      	b.n	80047fa <UART_SetConfig+0x33e>
 80047e2:	2300      	movs	r3, #0
 80047e4:	77fb      	strb	r3, [r7, #31]
 80047e6:	e00d      	b.n	8004804 <UART_SetConfig+0x348>
 80047e8:	2302      	movs	r3, #2
 80047ea:	77fb      	strb	r3, [r7, #31]
 80047ec:	e00a      	b.n	8004804 <UART_SetConfig+0x348>
 80047ee:	2304      	movs	r3, #4
 80047f0:	77fb      	strb	r3, [r7, #31]
 80047f2:	e007      	b.n	8004804 <UART_SetConfig+0x348>
 80047f4:	2308      	movs	r3, #8
 80047f6:	77fb      	strb	r3, [r7, #31]
 80047f8:	e004      	b.n	8004804 <UART_SetConfig+0x348>
 80047fa:	2310      	movs	r3, #16
 80047fc:	77fb      	strb	r3, [r7, #31]
 80047fe:	e001      	b.n	8004804 <UART_SetConfig+0x348>
 8004800:	2310      	movs	r3, #16
 8004802:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800480c:	d15b      	bne.n	80048c6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800480e:	7ffb      	ldrb	r3, [r7, #31]
 8004810:	2b08      	cmp	r3, #8
 8004812:	d828      	bhi.n	8004866 <UART_SetConfig+0x3aa>
 8004814:	a201      	add	r2, pc, #4	@ (adr r2, 800481c <UART_SetConfig+0x360>)
 8004816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800481a:	bf00      	nop
 800481c:	08004841 	.word	0x08004841
 8004820:	08004849 	.word	0x08004849
 8004824:	08004851 	.word	0x08004851
 8004828:	08004867 	.word	0x08004867
 800482c:	08004857 	.word	0x08004857
 8004830:	08004867 	.word	0x08004867
 8004834:	08004867 	.word	0x08004867
 8004838:	08004867 	.word	0x08004867
 800483c:	0800485f 	.word	0x0800485f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004840:	f7ff f92a 	bl	8003a98 <HAL_RCC_GetPCLK1Freq>
 8004844:	61b8      	str	r0, [r7, #24]
        break;
 8004846:	e013      	b.n	8004870 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004848:	f7ff f93a 	bl	8003ac0 <HAL_RCC_GetPCLK2Freq>
 800484c:	61b8      	str	r0, [r7, #24]
        break;
 800484e:	e00f      	b.n	8004870 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004850:	4b4b      	ldr	r3, [pc, #300]	@ (8004980 <UART_SetConfig+0x4c4>)
 8004852:	61bb      	str	r3, [r7, #24]
        break;
 8004854:	e00c      	b.n	8004870 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004856:	f7ff f84d 	bl	80038f4 <HAL_RCC_GetSysClockFreq>
 800485a:	61b8      	str	r0, [r7, #24]
        break;
 800485c:	e008      	b.n	8004870 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800485e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004862:	61bb      	str	r3, [r7, #24]
        break;
 8004864:	e004      	b.n	8004870 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004866:	2300      	movs	r3, #0
 8004868:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	77bb      	strb	r3, [r7, #30]
        break;
 800486e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d074      	beq.n	8004960 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	005a      	lsls	r2, r3, #1
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	085b      	lsrs	r3, r3, #1
 8004880:	441a      	add	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	fbb2 f3f3 	udiv	r3, r2, r3
 800488a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	2b0f      	cmp	r3, #15
 8004890:	d916      	bls.n	80048c0 <UART_SetConfig+0x404>
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004898:	d212      	bcs.n	80048c0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	b29b      	uxth	r3, r3
 800489e:	f023 030f 	bic.w	r3, r3, #15
 80048a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	085b      	lsrs	r3, r3, #1
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	f003 0307 	and.w	r3, r3, #7
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	89fb      	ldrh	r3, [r7, #14]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	89fa      	ldrh	r2, [r7, #14]
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	e04f      	b.n	8004960 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	77bb      	strb	r3, [r7, #30]
 80048c4:	e04c      	b.n	8004960 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048c6:	7ffb      	ldrb	r3, [r7, #31]
 80048c8:	2b08      	cmp	r3, #8
 80048ca:	d828      	bhi.n	800491e <UART_SetConfig+0x462>
 80048cc:	a201      	add	r2, pc, #4	@ (adr r2, 80048d4 <UART_SetConfig+0x418>)
 80048ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d2:	bf00      	nop
 80048d4:	080048f9 	.word	0x080048f9
 80048d8:	08004901 	.word	0x08004901
 80048dc:	08004909 	.word	0x08004909
 80048e0:	0800491f 	.word	0x0800491f
 80048e4:	0800490f 	.word	0x0800490f
 80048e8:	0800491f 	.word	0x0800491f
 80048ec:	0800491f 	.word	0x0800491f
 80048f0:	0800491f 	.word	0x0800491f
 80048f4:	08004917 	.word	0x08004917
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048f8:	f7ff f8ce 	bl	8003a98 <HAL_RCC_GetPCLK1Freq>
 80048fc:	61b8      	str	r0, [r7, #24]
        break;
 80048fe:	e013      	b.n	8004928 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004900:	f7ff f8de 	bl	8003ac0 <HAL_RCC_GetPCLK2Freq>
 8004904:	61b8      	str	r0, [r7, #24]
        break;
 8004906:	e00f      	b.n	8004928 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004908:	4b1d      	ldr	r3, [pc, #116]	@ (8004980 <UART_SetConfig+0x4c4>)
 800490a:	61bb      	str	r3, [r7, #24]
        break;
 800490c:	e00c      	b.n	8004928 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800490e:	f7fe fff1 	bl	80038f4 <HAL_RCC_GetSysClockFreq>
 8004912:	61b8      	str	r0, [r7, #24]
        break;
 8004914:	e008      	b.n	8004928 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004916:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800491a:	61bb      	str	r3, [r7, #24]
        break;
 800491c:	e004      	b.n	8004928 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800491e:	2300      	movs	r3, #0
 8004920:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	77bb      	strb	r3, [r7, #30]
        break;
 8004926:	bf00      	nop
    }

    if (pclk != 0U)
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d018      	beq.n	8004960 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	085a      	lsrs	r2, r3, #1
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	441a      	add	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004940:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	2b0f      	cmp	r3, #15
 8004946:	d909      	bls.n	800495c <UART_SetConfig+0x4a0>
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800494e:	d205      	bcs.n	800495c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	b29a      	uxth	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	60da      	str	r2, [r3, #12]
 800495a:	e001      	b.n	8004960 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800496c:	7fbb      	ldrb	r3, [r7, #30]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3720      	adds	r7, #32
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	40007c00 	.word	0x40007c00
 800497c:	40023800 	.word	0x40023800
 8004980:	00f42400 	.word	0x00f42400

08004984 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00a      	beq.n	80049ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00a      	beq.n	80049d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	430a      	orrs	r2, r1
 80049ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00a      	beq.n	80049f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00a      	beq.n	8004a14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	430a      	orrs	r2, r1
 8004a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00a      	beq.n	8004a36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	430a      	orrs	r2, r1
 8004a34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3a:	f003 0320 	and.w	r3, r3, #32
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d01a      	beq.n	8004a9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a82:	d10a      	bne.n	8004a9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	430a      	orrs	r2, r1
 8004aba:	605a      	str	r2, [r3, #4]
  }
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08c      	sub	sp, #48	@ 0x30
 8004acc:	af02      	add	r7, sp, #8
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ad8:	f7fe f8a0 	bl	8002c1c <HAL_GetTick>
 8004adc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0308 	and.w	r3, r3, #8
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	d12e      	bne.n	8004b4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004aec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af4:	2200      	movs	r2, #0
 8004af6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 f83b 	bl	8004b76 <UART_WaitOnFlagUntilTimeout>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d021      	beq.n	8004b4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	e853 3f00 	ldrex	r3, [r3]
 8004b12:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b1a:	623b      	str	r3, [r7, #32]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	461a      	mov	r2, r3
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	61fb      	str	r3, [r7, #28]
 8004b26:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b28:	69b9      	ldr	r1, [r7, #24]
 8004b2a:	69fa      	ldr	r2, [r7, #28]
 8004b2c:	e841 2300 	strex	r3, r2, [r1]
 8004b30:	617b      	str	r3, [r7, #20]
   return(result);
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1e6      	bne.n	8004b06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e011      	b.n	8004b6e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3728      	adds	r7, #40	@ 0x28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b084      	sub	sp, #16
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	60f8      	str	r0, [r7, #12]
 8004b7e:	60b9      	str	r1, [r7, #8]
 8004b80:	603b      	str	r3, [r7, #0]
 8004b82:	4613      	mov	r3, r2
 8004b84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b86:	e04f      	b.n	8004c28 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8e:	d04b      	beq.n	8004c28 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b90:	f7fe f844 	bl	8002c1c <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d302      	bcc.n	8004ba6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e04e      	b.n	8004c48 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d037      	beq.n	8004c28 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	2b80      	cmp	r3, #128	@ 0x80
 8004bbc:	d034      	beq.n	8004c28 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	2b40      	cmp	r3, #64	@ 0x40
 8004bc2:	d031      	beq.n	8004c28 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d110      	bne.n	8004bf4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2208      	movs	r2, #8
 8004bd8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 f838 	bl	8004c50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2208      	movs	r2, #8
 8004be4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e029      	b.n	8004c48 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bfe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c02:	d111      	bne.n	8004c28 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c0c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 f81e 	bl	8004c50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e00f      	b.n	8004c48 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	69da      	ldr	r2, [r3, #28]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	4013      	ands	r3, r2
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	bf0c      	ite	eq
 8004c38:	2301      	moveq	r3, #1
 8004c3a:	2300      	movne	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	461a      	mov	r2, r3
 8004c40:	79fb      	ldrb	r3, [r7, #7]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d0a0      	beq.n	8004b88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b095      	sub	sp, #84	@ 0x54
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c60:	e853 3f00 	ldrex	r3, [r3]
 8004c64:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	461a      	mov	r2, r3
 8004c74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c76:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c78:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c7e:	e841 2300 	strex	r3, r2, [r1]
 8004c82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1e6      	bne.n	8004c58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	3308      	adds	r3, #8
 8004c90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	e853 3f00 	ldrex	r3, [r3]
 8004c98:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	f023 0301 	bic.w	r3, r3, #1
 8004ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	3308      	adds	r3, #8
 8004ca8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004caa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cb2:	e841 2300 	strex	r3, r2, [r1]
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1e5      	bne.n	8004c8a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d118      	bne.n	8004cf8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	e853 3f00 	ldrex	r3, [r3]
 8004cd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f023 0310 	bic.w	r3, r3, #16
 8004cda:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ce4:	61bb      	str	r3, [r7, #24]
 8004ce6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce8:	6979      	ldr	r1, [r7, #20]
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	e841 2300 	strex	r3, r2, [r1]
 8004cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1e6      	bne.n	8004cc6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d0c:	bf00      	nop
 8004d0e:	3754      	adds	r7, #84	@ 0x54
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <std>:
 8004d18:	2300      	movs	r3, #0
 8004d1a:	b510      	push	{r4, lr}
 8004d1c:	4604      	mov	r4, r0
 8004d1e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d26:	6083      	str	r3, [r0, #8]
 8004d28:	8181      	strh	r1, [r0, #12]
 8004d2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d2c:	81c2      	strh	r2, [r0, #14]
 8004d2e:	6183      	str	r3, [r0, #24]
 8004d30:	4619      	mov	r1, r3
 8004d32:	2208      	movs	r2, #8
 8004d34:	305c      	adds	r0, #92	@ 0x5c
 8004d36:	f000 fab5 	bl	80052a4 <memset>
 8004d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d70 <std+0x58>)
 8004d3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d74 <std+0x5c>)
 8004d40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d42:	4b0d      	ldr	r3, [pc, #52]	@ (8004d78 <std+0x60>)
 8004d44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d46:	4b0d      	ldr	r3, [pc, #52]	@ (8004d7c <std+0x64>)
 8004d48:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d80 <std+0x68>)
 8004d4c:	6224      	str	r4, [r4, #32]
 8004d4e:	429c      	cmp	r4, r3
 8004d50:	d006      	beq.n	8004d60 <std+0x48>
 8004d52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d56:	4294      	cmp	r4, r2
 8004d58:	d002      	beq.n	8004d60 <std+0x48>
 8004d5a:	33d0      	adds	r3, #208	@ 0xd0
 8004d5c:	429c      	cmp	r4, r3
 8004d5e:	d105      	bne.n	8004d6c <std+0x54>
 8004d60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d68:	f000 bb14 	b.w	8005394 <__retarget_lock_init_recursive>
 8004d6c:	bd10      	pop	{r4, pc}
 8004d6e:	bf00      	nop
 8004d70:	080050f5 	.word	0x080050f5
 8004d74:	08005117 	.word	0x08005117
 8004d78:	0800514f 	.word	0x0800514f
 8004d7c:	08005173 	.word	0x08005173
 8004d80:	2000026c 	.word	0x2000026c

08004d84 <stdio_exit_handler>:
 8004d84:	4a02      	ldr	r2, [pc, #8]	@ (8004d90 <stdio_exit_handler+0xc>)
 8004d86:	4903      	ldr	r1, [pc, #12]	@ (8004d94 <stdio_exit_handler+0x10>)
 8004d88:	4803      	ldr	r0, [pc, #12]	@ (8004d98 <stdio_exit_handler+0x14>)
 8004d8a:	f000 b869 	b.w	8004e60 <_fwalk_sglue>
 8004d8e:	bf00      	nop
 8004d90:	2000005c 	.word	0x2000005c
 8004d94:	08005c45 	.word	0x08005c45
 8004d98:	2000006c 	.word	0x2000006c

08004d9c <cleanup_stdio>:
 8004d9c:	6841      	ldr	r1, [r0, #4]
 8004d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd0 <cleanup_stdio+0x34>)
 8004da0:	4299      	cmp	r1, r3
 8004da2:	b510      	push	{r4, lr}
 8004da4:	4604      	mov	r4, r0
 8004da6:	d001      	beq.n	8004dac <cleanup_stdio+0x10>
 8004da8:	f000 ff4c 	bl	8005c44 <_fflush_r>
 8004dac:	68a1      	ldr	r1, [r4, #8]
 8004dae:	4b09      	ldr	r3, [pc, #36]	@ (8004dd4 <cleanup_stdio+0x38>)
 8004db0:	4299      	cmp	r1, r3
 8004db2:	d002      	beq.n	8004dba <cleanup_stdio+0x1e>
 8004db4:	4620      	mov	r0, r4
 8004db6:	f000 ff45 	bl	8005c44 <_fflush_r>
 8004dba:	68e1      	ldr	r1, [r4, #12]
 8004dbc:	4b06      	ldr	r3, [pc, #24]	@ (8004dd8 <cleanup_stdio+0x3c>)
 8004dbe:	4299      	cmp	r1, r3
 8004dc0:	d004      	beq.n	8004dcc <cleanup_stdio+0x30>
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dc8:	f000 bf3c 	b.w	8005c44 <_fflush_r>
 8004dcc:	bd10      	pop	{r4, pc}
 8004dce:	bf00      	nop
 8004dd0:	2000026c 	.word	0x2000026c
 8004dd4:	200002d4 	.word	0x200002d4
 8004dd8:	2000033c 	.word	0x2000033c

08004ddc <global_stdio_init.part.0>:
 8004ddc:	b510      	push	{r4, lr}
 8004dde:	4b0b      	ldr	r3, [pc, #44]	@ (8004e0c <global_stdio_init.part.0+0x30>)
 8004de0:	4c0b      	ldr	r4, [pc, #44]	@ (8004e10 <global_stdio_init.part.0+0x34>)
 8004de2:	4a0c      	ldr	r2, [pc, #48]	@ (8004e14 <global_stdio_init.part.0+0x38>)
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	4620      	mov	r0, r4
 8004de8:	2200      	movs	r2, #0
 8004dea:	2104      	movs	r1, #4
 8004dec:	f7ff ff94 	bl	8004d18 <std>
 8004df0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004df4:	2201      	movs	r2, #1
 8004df6:	2109      	movs	r1, #9
 8004df8:	f7ff ff8e 	bl	8004d18 <std>
 8004dfc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e00:	2202      	movs	r2, #2
 8004e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e06:	2112      	movs	r1, #18
 8004e08:	f7ff bf86 	b.w	8004d18 <std>
 8004e0c:	200003a4 	.word	0x200003a4
 8004e10:	2000026c 	.word	0x2000026c
 8004e14:	08004d85 	.word	0x08004d85

08004e18 <__sfp_lock_acquire>:
 8004e18:	4801      	ldr	r0, [pc, #4]	@ (8004e20 <__sfp_lock_acquire+0x8>)
 8004e1a:	f000 babc 	b.w	8005396 <__retarget_lock_acquire_recursive>
 8004e1e:	bf00      	nop
 8004e20:	200003ad 	.word	0x200003ad

08004e24 <__sfp_lock_release>:
 8004e24:	4801      	ldr	r0, [pc, #4]	@ (8004e2c <__sfp_lock_release+0x8>)
 8004e26:	f000 bab7 	b.w	8005398 <__retarget_lock_release_recursive>
 8004e2a:	bf00      	nop
 8004e2c:	200003ad 	.word	0x200003ad

08004e30 <__sinit>:
 8004e30:	b510      	push	{r4, lr}
 8004e32:	4604      	mov	r4, r0
 8004e34:	f7ff fff0 	bl	8004e18 <__sfp_lock_acquire>
 8004e38:	6a23      	ldr	r3, [r4, #32]
 8004e3a:	b11b      	cbz	r3, 8004e44 <__sinit+0x14>
 8004e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e40:	f7ff bff0 	b.w	8004e24 <__sfp_lock_release>
 8004e44:	4b04      	ldr	r3, [pc, #16]	@ (8004e58 <__sinit+0x28>)
 8004e46:	6223      	str	r3, [r4, #32]
 8004e48:	4b04      	ldr	r3, [pc, #16]	@ (8004e5c <__sinit+0x2c>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1f5      	bne.n	8004e3c <__sinit+0xc>
 8004e50:	f7ff ffc4 	bl	8004ddc <global_stdio_init.part.0>
 8004e54:	e7f2      	b.n	8004e3c <__sinit+0xc>
 8004e56:	bf00      	nop
 8004e58:	08004d9d 	.word	0x08004d9d
 8004e5c:	200003a4 	.word	0x200003a4

08004e60 <_fwalk_sglue>:
 8004e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e64:	4607      	mov	r7, r0
 8004e66:	4688      	mov	r8, r1
 8004e68:	4614      	mov	r4, r2
 8004e6a:	2600      	movs	r6, #0
 8004e6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e70:	f1b9 0901 	subs.w	r9, r9, #1
 8004e74:	d505      	bpl.n	8004e82 <_fwalk_sglue+0x22>
 8004e76:	6824      	ldr	r4, [r4, #0]
 8004e78:	2c00      	cmp	r4, #0
 8004e7a:	d1f7      	bne.n	8004e6c <_fwalk_sglue+0xc>
 8004e7c:	4630      	mov	r0, r6
 8004e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e82:	89ab      	ldrh	r3, [r5, #12]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d907      	bls.n	8004e98 <_fwalk_sglue+0x38>
 8004e88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	d003      	beq.n	8004e98 <_fwalk_sglue+0x38>
 8004e90:	4629      	mov	r1, r5
 8004e92:	4638      	mov	r0, r7
 8004e94:	47c0      	blx	r8
 8004e96:	4306      	orrs	r6, r0
 8004e98:	3568      	adds	r5, #104	@ 0x68
 8004e9a:	e7e9      	b.n	8004e70 <_fwalk_sglue+0x10>

08004e9c <iprintf>:
 8004e9c:	b40f      	push	{r0, r1, r2, r3}
 8004e9e:	b507      	push	{r0, r1, r2, lr}
 8004ea0:	4906      	ldr	r1, [pc, #24]	@ (8004ebc <iprintf+0x20>)
 8004ea2:	ab04      	add	r3, sp, #16
 8004ea4:	6808      	ldr	r0, [r1, #0]
 8004ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004eaa:	6881      	ldr	r1, [r0, #8]
 8004eac:	9301      	str	r3, [sp, #4]
 8004eae:	f000 fb9f 	bl	80055f0 <_vfiprintf_r>
 8004eb2:	b003      	add	sp, #12
 8004eb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004eb8:	b004      	add	sp, #16
 8004eba:	4770      	bx	lr
 8004ebc:	20000068 	.word	0x20000068

08004ec0 <_puts_r>:
 8004ec0:	6a03      	ldr	r3, [r0, #32]
 8004ec2:	b570      	push	{r4, r5, r6, lr}
 8004ec4:	6884      	ldr	r4, [r0, #8]
 8004ec6:	4605      	mov	r5, r0
 8004ec8:	460e      	mov	r6, r1
 8004eca:	b90b      	cbnz	r3, 8004ed0 <_puts_r+0x10>
 8004ecc:	f7ff ffb0 	bl	8004e30 <__sinit>
 8004ed0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ed2:	07db      	lsls	r3, r3, #31
 8004ed4:	d405      	bmi.n	8004ee2 <_puts_r+0x22>
 8004ed6:	89a3      	ldrh	r3, [r4, #12]
 8004ed8:	0598      	lsls	r0, r3, #22
 8004eda:	d402      	bmi.n	8004ee2 <_puts_r+0x22>
 8004edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ede:	f000 fa5a 	bl	8005396 <__retarget_lock_acquire_recursive>
 8004ee2:	89a3      	ldrh	r3, [r4, #12]
 8004ee4:	0719      	lsls	r1, r3, #28
 8004ee6:	d502      	bpl.n	8004eee <_puts_r+0x2e>
 8004ee8:	6923      	ldr	r3, [r4, #16]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d135      	bne.n	8004f5a <_puts_r+0x9a>
 8004eee:	4621      	mov	r1, r4
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	f000 f981 	bl	80051f8 <__swsetup_r>
 8004ef6:	b380      	cbz	r0, 8004f5a <_puts_r+0x9a>
 8004ef8:	f04f 35ff 	mov.w	r5, #4294967295
 8004efc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004efe:	07da      	lsls	r2, r3, #31
 8004f00:	d405      	bmi.n	8004f0e <_puts_r+0x4e>
 8004f02:	89a3      	ldrh	r3, [r4, #12]
 8004f04:	059b      	lsls	r3, r3, #22
 8004f06:	d402      	bmi.n	8004f0e <_puts_r+0x4e>
 8004f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f0a:	f000 fa45 	bl	8005398 <__retarget_lock_release_recursive>
 8004f0e:	4628      	mov	r0, r5
 8004f10:	bd70      	pop	{r4, r5, r6, pc}
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	da04      	bge.n	8004f20 <_puts_r+0x60>
 8004f16:	69a2      	ldr	r2, [r4, #24]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	dc17      	bgt.n	8004f4c <_puts_r+0x8c>
 8004f1c:	290a      	cmp	r1, #10
 8004f1e:	d015      	beq.n	8004f4c <_puts_r+0x8c>
 8004f20:	6823      	ldr	r3, [r4, #0]
 8004f22:	1c5a      	adds	r2, r3, #1
 8004f24:	6022      	str	r2, [r4, #0]
 8004f26:	7019      	strb	r1, [r3, #0]
 8004f28:	68a3      	ldr	r3, [r4, #8]
 8004f2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	60a3      	str	r3, [r4, #8]
 8004f32:	2900      	cmp	r1, #0
 8004f34:	d1ed      	bne.n	8004f12 <_puts_r+0x52>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	da11      	bge.n	8004f5e <_puts_r+0x9e>
 8004f3a:	4622      	mov	r2, r4
 8004f3c:	210a      	movs	r1, #10
 8004f3e:	4628      	mov	r0, r5
 8004f40:	f000 f91b 	bl	800517a <__swbuf_r>
 8004f44:	3001      	adds	r0, #1
 8004f46:	d0d7      	beq.n	8004ef8 <_puts_r+0x38>
 8004f48:	250a      	movs	r5, #10
 8004f4a:	e7d7      	b.n	8004efc <_puts_r+0x3c>
 8004f4c:	4622      	mov	r2, r4
 8004f4e:	4628      	mov	r0, r5
 8004f50:	f000 f913 	bl	800517a <__swbuf_r>
 8004f54:	3001      	adds	r0, #1
 8004f56:	d1e7      	bne.n	8004f28 <_puts_r+0x68>
 8004f58:	e7ce      	b.n	8004ef8 <_puts_r+0x38>
 8004f5a:	3e01      	subs	r6, #1
 8004f5c:	e7e4      	b.n	8004f28 <_puts_r+0x68>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	6022      	str	r2, [r4, #0]
 8004f64:	220a      	movs	r2, #10
 8004f66:	701a      	strb	r2, [r3, #0]
 8004f68:	e7ee      	b.n	8004f48 <_puts_r+0x88>
	...

08004f6c <puts>:
 8004f6c:	4b02      	ldr	r3, [pc, #8]	@ (8004f78 <puts+0xc>)
 8004f6e:	4601      	mov	r1, r0
 8004f70:	6818      	ldr	r0, [r3, #0]
 8004f72:	f7ff bfa5 	b.w	8004ec0 <_puts_r>
 8004f76:	bf00      	nop
 8004f78:	20000068 	.word	0x20000068

08004f7c <setbuf>:
 8004f7c:	fab1 f281 	clz	r2, r1
 8004f80:	0952      	lsrs	r2, r2, #5
 8004f82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f86:	0052      	lsls	r2, r2, #1
 8004f88:	f000 b800 	b.w	8004f8c <setvbuf>

08004f8c <setvbuf>:
 8004f8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004f90:	461d      	mov	r5, r3
 8004f92:	4b57      	ldr	r3, [pc, #348]	@ (80050f0 <setvbuf+0x164>)
 8004f94:	681f      	ldr	r7, [r3, #0]
 8004f96:	4604      	mov	r4, r0
 8004f98:	460e      	mov	r6, r1
 8004f9a:	4690      	mov	r8, r2
 8004f9c:	b127      	cbz	r7, 8004fa8 <setvbuf+0x1c>
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	b913      	cbnz	r3, 8004fa8 <setvbuf+0x1c>
 8004fa2:	4638      	mov	r0, r7
 8004fa4:	f7ff ff44 	bl	8004e30 <__sinit>
 8004fa8:	f1b8 0f02 	cmp.w	r8, #2
 8004fac:	d006      	beq.n	8004fbc <setvbuf+0x30>
 8004fae:	f1b8 0f01 	cmp.w	r8, #1
 8004fb2:	f200 809a 	bhi.w	80050ea <setvbuf+0x15e>
 8004fb6:	2d00      	cmp	r5, #0
 8004fb8:	f2c0 8097 	blt.w	80050ea <setvbuf+0x15e>
 8004fbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004fbe:	07d9      	lsls	r1, r3, #31
 8004fc0:	d405      	bmi.n	8004fce <setvbuf+0x42>
 8004fc2:	89a3      	ldrh	r3, [r4, #12]
 8004fc4:	059a      	lsls	r2, r3, #22
 8004fc6:	d402      	bmi.n	8004fce <setvbuf+0x42>
 8004fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fca:	f000 f9e4 	bl	8005396 <__retarget_lock_acquire_recursive>
 8004fce:	4621      	mov	r1, r4
 8004fd0:	4638      	mov	r0, r7
 8004fd2:	f000 fe37 	bl	8005c44 <_fflush_r>
 8004fd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004fd8:	b141      	cbz	r1, 8004fec <setvbuf+0x60>
 8004fda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004fde:	4299      	cmp	r1, r3
 8004fe0:	d002      	beq.n	8004fe8 <setvbuf+0x5c>
 8004fe2:	4638      	mov	r0, r7
 8004fe4:	f000 f9da 	bl	800539c <_free_r>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	6363      	str	r3, [r4, #52]	@ 0x34
 8004fec:	2300      	movs	r3, #0
 8004fee:	61a3      	str	r3, [r4, #24]
 8004ff0:	6063      	str	r3, [r4, #4]
 8004ff2:	89a3      	ldrh	r3, [r4, #12]
 8004ff4:	061b      	lsls	r3, r3, #24
 8004ff6:	d503      	bpl.n	8005000 <setvbuf+0x74>
 8004ff8:	6921      	ldr	r1, [r4, #16]
 8004ffa:	4638      	mov	r0, r7
 8004ffc:	f000 f9ce 	bl	800539c <_free_r>
 8005000:	89a3      	ldrh	r3, [r4, #12]
 8005002:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005006:	f023 0303 	bic.w	r3, r3, #3
 800500a:	f1b8 0f02 	cmp.w	r8, #2
 800500e:	81a3      	strh	r3, [r4, #12]
 8005010:	d061      	beq.n	80050d6 <setvbuf+0x14a>
 8005012:	ab01      	add	r3, sp, #4
 8005014:	466a      	mov	r2, sp
 8005016:	4621      	mov	r1, r4
 8005018:	4638      	mov	r0, r7
 800501a:	f000 fe3b 	bl	8005c94 <__swhatbuf_r>
 800501e:	89a3      	ldrh	r3, [r4, #12]
 8005020:	4318      	orrs	r0, r3
 8005022:	81a0      	strh	r0, [r4, #12]
 8005024:	bb2d      	cbnz	r5, 8005072 <setvbuf+0xe6>
 8005026:	9d00      	ldr	r5, [sp, #0]
 8005028:	4628      	mov	r0, r5
 800502a:	f000 fa01 	bl	8005430 <malloc>
 800502e:	4606      	mov	r6, r0
 8005030:	2800      	cmp	r0, #0
 8005032:	d152      	bne.n	80050da <setvbuf+0x14e>
 8005034:	f8dd 9000 	ldr.w	r9, [sp]
 8005038:	45a9      	cmp	r9, r5
 800503a:	d140      	bne.n	80050be <setvbuf+0x132>
 800503c:	f04f 35ff 	mov.w	r5, #4294967295
 8005040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005044:	f043 0202 	orr.w	r2, r3, #2
 8005048:	81a2      	strh	r2, [r4, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	60a2      	str	r2, [r4, #8]
 800504e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005052:	6022      	str	r2, [r4, #0]
 8005054:	6122      	str	r2, [r4, #16]
 8005056:	2201      	movs	r2, #1
 8005058:	6162      	str	r2, [r4, #20]
 800505a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800505c:	07d6      	lsls	r6, r2, #31
 800505e:	d404      	bmi.n	800506a <setvbuf+0xde>
 8005060:	0598      	lsls	r0, r3, #22
 8005062:	d402      	bmi.n	800506a <setvbuf+0xde>
 8005064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005066:	f000 f997 	bl	8005398 <__retarget_lock_release_recursive>
 800506a:	4628      	mov	r0, r5
 800506c:	b003      	add	sp, #12
 800506e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005072:	2e00      	cmp	r6, #0
 8005074:	d0d8      	beq.n	8005028 <setvbuf+0x9c>
 8005076:	6a3b      	ldr	r3, [r7, #32]
 8005078:	b913      	cbnz	r3, 8005080 <setvbuf+0xf4>
 800507a:	4638      	mov	r0, r7
 800507c:	f7ff fed8 	bl	8004e30 <__sinit>
 8005080:	f1b8 0f01 	cmp.w	r8, #1
 8005084:	bf08      	it	eq
 8005086:	89a3      	ldrheq	r3, [r4, #12]
 8005088:	6026      	str	r6, [r4, #0]
 800508a:	bf04      	itt	eq
 800508c:	f043 0301 	orreq.w	r3, r3, #1
 8005090:	81a3      	strheq	r3, [r4, #12]
 8005092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005096:	f013 0208 	ands.w	r2, r3, #8
 800509a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800509e:	d01e      	beq.n	80050de <setvbuf+0x152>
 80050a0:	07d9      	lsls	r1, r3, #31
 80050a2:	bf41      	itttt	mi
 80050a4:	2200      	movmi	r2, #0
 80050a6:	426d      	negmi	r5, r5
 80050a8:	60a2      	strmi	r2, [r4, #8]
 80050aa:	61a5      	strmi	r5, [r4, #24]
 80050ac:	bf58      	it	pl
 80050ae:	60a5      	strpl	r5, [r4, #8]
 80050b0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80050b2:	07d2      	lsls	r2, r2, #31
 80050b4:	d401      	bmi.n	80050ba <setvbuf+0x12e>
 80050b6:	059b      	lsls	r3, r3, #22
 80050b8:	d513      	bpl.n	80050e2 <setvbuf+0x156>
 80050ba:	2500      	movs	r5, #0
 80050bc:	e7d5      	b.n	800506a <setvbuf+0xde>
 80050be:	4648      	mov	r0, r9
 80050c0:	f000 f9b6 	bl	8005430 <malloc>
 80050c4:	4606      	mov	r6, r0
 80050c6:	2800      	cmp	r0, #0
 80050c8:	d0b8      	beq.n	800503c <setvbuf+0xb0>
 80050ca:	89a3      	ldrh	r3, [r4, #12]
 80050cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050d0:	81a3      	strh	r3, [r4, #12]
 80050d2:	464d      	mov	r5, r9
 80050d4:	e7cf      	b.n	8005076 <setvbuf+0xea>
 80050d6:	2500      	movs	r5, #0
 80050d8:	e7b2      	b.n	8005040 <setvbuf+0xb4>
 80050da:	46a9      	mov	r9, r5
 80050dc:	e7f5      	b.n	80050ca <setvbuf+0x13e>
 80050de:	60a2      	str	r2, [r4, #8]
 80050e0:	e7e6      	b.n	80050b0 <setvbuf+0x124>
 80050e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050e4:	f000 f958 	bl	8005398 <__retarget_lock_release_recursive>
 80050e8:	e7e7      	b.n	80050ba <setvbuf+0x12e>
 80050ea:	f04f 35ff 	mov.w	r5, #4294967295
 80050ee:	e7bc      	b.n	800506a <setvbuf+0xde>
 80050f0:	20000068 	.word	0x20000068

080050f4 <__sread>:
 80050f4:	b510      	push	{r4, lr}
 80050f6:	460c      	mov	r4, r1
 80050f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050fc:	f000 f8fc 	bl	80052f8 <_read_r>
 8005100:	2800      	cmp	r0, #0
 8005102:	bfab      	itete	ge
 8005104:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005106:	89a3      	ldrhlt	r3, [r4, #12]
 8005108:	181b      	addge	r3, r3, r0
 800510a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800510e:	bfac      	ite	ge
 8005110:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005112:	81a3      	strhlt	r3, [r4, #12]
 8005114:	bd10      	pop	{r4, pc}

08005116 <__swrite>:
 8005116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800511a:	461f      	mov	r7, r3
 800511c:	898b      	ldrh	r3, [r1, #12]
 800511e:	05db      	lsls	r3, r3, #23
 8005120:	4605      	mov	r5, r0
 8005122:	460c      	mov	r4, r1
 8005124:	4616      	mov	r6, r2
 8005126:	d505      	bpl.n	8005134 <__swrite+0x1e>
 8005128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800512c:	2302      	movs	r3, #2
 800512e:	2200      	movs	r2, #0
 8005130:	f000 f8d0 	bl	80052d4 <_lseek_r>
 8005134:	89a3      	ldrh	r3, [r4, #12]
 8005136:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800513a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800513e:	81a3      	strh	r3, [r4, #12]
 8005140:	4632      	mov	r2, r6
 8005142:	463b      	mov	r3, r7
 8005144:	4628      	mov	r0, r5
 8005146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800514a:	f000 b8e7 	b.w	800531c <_write_r>

0800514e <__sseek>:
 800514e:	b510      	push	{r4, lr}
 8005150:	460c      	mov	r4, r1
 8005152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005156:	f000 f8bd 	bl	80052d4 <_lseek_r>
 800515a:	1c43      	adds	r3, r0, #1
 800515c:	89a3      	ldrh	r3, [r4, #12]
 800515e:	bf15      	itete	ne
 8005160:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005162:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005166:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800516a:	81a3      	strheq	r3, [r4, #12]
 800516c:	bf18      	it	ne
 800516e:	81a3      	strhne	r3, [r4, #12]
 8005170:	bd10      	pop	{r4, pc}

08005172 <__sclose>:
 8005172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005176:	f000 b89d 	b.w	80052b4 <_close_r>

0800517a <__swbuf_r>:
 800517a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800517c:	460e      	mov	r6, r1
 800517e:	4614      	mov	r4, r2
 8005180:	4605      	mov	r5, r0
 8005182:	b118      	cbz	r0, 800518c <__swbuf_r+0x12>
 8005184:	6a03      	ldr	r3, [r0, #32]
 8005186:	b90b      	cbnz	r3, 800518c <__swbuf_r+0x12>
 8005188:	f7ff fe52 	bl	8004e30 <__sinit>
 800518c:	69a3      	ldr	r3, [r4, #24]
 800518e:	60a3      	str	r3, [r4, #8]
 8005190:	89a3      	ldrh	r3, [r4, #12]
 8005192:	071a      	lsls	r2, r3, #28
 8005194:	d501      	bpl.n	800519a <__swbuf_r+0x20>
 8005196:	6923      	ldr	r3, [r4, #16]
 8005198:	b943      	cbnz	r3, 80051ac <__swbuf_r+0x32>
 800519a:	4621      	mov	r1, r4
 800519c:	4628      	mov	r0, r5
 800519e:	f000 f82b 	bl	80051f8 <__swsetup_r>
 80051a2:	b118      	cbz	r0, 80051ac <__swbuf_r+0x32>
 80051a4:	f04f 37ff 	mov.w	r7, #4294967295
 80051a8:	4638      	mov	r0, r7
 80051aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051ac:	6823      	ldr	r3, [r4, #0]
 80051ae:	6922      	ldr	r2, [r4, #16]
 80051b0:	1a98      	subs	r0, r3, r2
 80051b2:	6963      	ldr	r3, [r4, #20]
 80051b4:	b2f6      	uxtb	r6, r6
 80051b6:	4283      	cmp	r3, r0
 80051b8:	4637      	mov	r7, r6
 80051ba:	dc05      	bgt.n	80051c8 <__swbuf_r+0x4e>
 80051bc:	4621      	mov	r1, r4
 80051be:	4628      	mov	r0, r5
 80051c0:	f000 fd40 	bl	8005c44 <_fflush_r>
 80051c4:	2800      	cmp	r0, #0
 80051c6:	d1ed      	bne.n	80051a4 <__swbuf_r+0x2a>
 80051c8:	68a3      	ldr	r3, [r4, #8]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	60a3      	str	r3, [r4, #8]
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	6022      	str	r2, [r4, #0]
 80051d4:	701e      	strb	r6, [r3, #0]
 80051d6:	6962      	ldr	r2, [r4, #20]
 80051d8:	1c43      	adds	r3, r0, #1
 80051da:	429a      	cmp	r2, r3
 80051dc:	d004      	beq.n	80051e8 <__swbuf_r+0x6e>
 80051de:	89a3      	ldrh	r3, [r4, #12]
 80051e0:	07db      	lsls	r3, r3, #31
 80051e2:	d5e1      	bpl.n	80051a8 <__swbuf_r+0x2e>
 80051e4:	2e0a      	cmp	r6, #10
 80051e6:	d1df      	bne.n	80051a8 <__swbuf_r+0x2e>
 80051e8:	4621      	mov	r1, r4
 80051ea:	4628      	mov	r0, r5
 80051ec:	f000 fd2a 	bl	8005c44 <_fflush_r>
 80051f0:	2800      	cmp	r0, #0
 80051f2:	d0d9      	beq.n	80051a8 <__swbuf_r+0x2e>
 80051f4:	e7d6      	b.n	80051a4 <__swbuf_r+0x2a>
	...

080051f8 <__swsetup_r>:
 80051f8:	b538      	push	{r3, r4, r5, lr}
 80051fa:	4b29      	ldr	r3, [pc, #164]	@ (80052a0 <__swsetup_r+0xa8>)
 80051fc:	4605      	mov	r5, r0
 80051fe:	6818      	ldr	r0, [r3, #0]
 8005200:	460c      	mov	r4, r1
 8005202:	b118      	cbz	r0, 800520c <__swsetup_r+0x14>
 8005204:	6a03      	ldr	r3, [r0, #32]
 8005206:	b90b      	cbnz	r3, 800520c <__swsetup_r+0x14>
 8005208:	f7ff fe12 	bl	8004e30 <__sinit>
 800520c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005210:	0719      	lsls	r1, r3, #28
 8005212:	d422      	bmi.n	800525a <__swsetup_r+0x62>
 8005214:	06da      	lsls	r2, r3, #27
 8005216:	d407      	bmi.n	8005228 <__swsetup_r+0x30>
 8005218:	2209      	movs	r2, #9
 800521a:	602a      	str	r2, [r5, #0]
 800521c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005220:	81a3      	strh	r3, [r4, #12]
 8005222:	f04f 30ff 	mov.w	r0, #4294967295
 8005226:	e033      	b.n	8005290 <__swsetup_r+0x98>
 8005228:	0758      	lsls	r0, r3, #29
 800522a:	d512      	bpl.n	8005252 <__swsetup_r+0x5a>
 800522c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800522e:	b141      	cbz	r1, 8005242 <__swsetup_r+0x4a>
 8005230:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005234:	4299      	cmp	r1, r3
 8005236:	d002      	beq.n	800523e <__swsetup_r+0x46>
 8005238:	4628      	mov	r0, r5
 800523a:	f000 f8af 	bl	800539c <_free_r>
 800523e:	2300      	movs	r3, #0
 8005240:	6363      	str	r3, [r4, #52]	@ 0x34
 8005242:	89a3      	ldrh	r3, [r4, #12]
 8005244:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005248:	81a3      	strh	r3, [r4, #12]
 800524a:	2300      	movs	r3, #0
 800524c:	6063      	str	r3, [r4, #4]
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	6023      	str	r3, [r4, #0]
 8005252:	89a3      	ldrh	r3, [r4, #12]
 8005254:	f043 0308 	orr.w	r3, r3, #8
 8005258:	81a3      	strh	r3, [r4, #12]
 800525a:	6923      	ldr	r3, [r4, #16]
 800525c:	b94b      	cbnz	r3, 8005272 <__swsetup_r+0x7a>
 800525e:	89a3      	ldrh	r3, [r4, #12]
 8005260:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005268:	d003      	beq.n	8005272 <__swsetup_r+0x7a>
 800526a:	4621      	mov	r1, r4
 800526c:	4628      	mov	r0, r5
 800526e:	f000 fd37 	bl	8005ce0 <__smakebuf_r>
 8005272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005276:	f013 0201 	ands.w	r2, r3, #1
 800527a:	d00a      	beq.n	8005292 <__swsetup_r+0x9a>
 800527c:	2200      	movs	r2, #0
 800527e:	60a2      	str	r2, [r4, #8]
 8005280:	6962      	ldr	r2, [r4, #20]
 8005282:	4252      	negs	r2, r2
 8005284:	61a2      	str	r2, [r4, #24]
 8005286:	6922      	ldr	r2, [r4, #16]
 8005288:	b942      	cbnz	r2, 800529c <__swsetup_r+0xa4>
 800528a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800528e:	d1c5      	bne.n	800521c <__swsetup_r+0x24>
 8005290:	bd38      	pop	{r3, r4, r5, pc}
 8005292:	0799      	lsls	r1, r3, #30
 8005294:	bf58      	it	pl
 8005296:	6962      	ldrpl	r2, [r4, #20]
 8005298:	60a2      	str	r2, [r4, #8]
 800529a:	e7f4      	b.n	8005286 <__swsetup_r+0x8e>
 800529c:	2000      	movs	r0, #0
 800529e:	e7f7      	b.n	8005290 <__swsetup_r+0x98>
 80052a0:	20000068 	.word	0x20000068

080052a4 <memset>:
 80052a4:	4402      	add	r2, r0
 80052a6:	4603      	mov	r3, r0
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d100      	bne.n	80052ae <memset+0xa>
 80052ac:	4770      	bx	lr
 80052ae:	f803 1b01 	strb.w	r1, [r3], #1
 80052b2:	e7f9      	b.n	80052a8 <memset+0x4>

080052b4 <_close_r>:
 80052b4:	b538      	push	{r3, r4, r5, lr}
 80052b6:	4d06      	ldr	r5, [pc, #24]	@ (80052d0 <_close_r+0x1c>)
 80052b8:	2300      	movs	r3, #0
 80052ba:	4604      	mov	r4, r0
 80052bc:	4608      	mov	r0, r1
 80052be:	602b      	str	r3, [r5, #0]
 80052c0:	f7fb fd72 	bl	8000da8 <_close>
 80052c4:	1c43      	adds	r3, r0, #1
 80052c6:	d102      	bne.n	80052ce <_close_r+0x1a>
 80052c8:	682b      	ldr	r3, [r5, #0]
 80052ca:	b103      	cbz	r3, 80052ce <_close_r+0x1a>
 80052cc:	6023      	str	r3, [r4, #0]
 80052ce:	bd38      	pop	{r3, r4, r5, pc}
 80052d0:	200003a8 	.word	0x200003a8

080052d4 <_lseek_r>:
 80052d4:	b538      	push	{r3, r4, r5, lr}
 80052d6:	4d07      	ldr	r5, [pc, #28]	@ (80052f4 <_lseek_r+0x20>)
 80052d8:	4604      	mov	r4, r0
 80052da:	4608      	mov	r0, r1
 80052dc:	4611      	mov	r1, r2
 80052de:	2200      	movs	r2, #0
 80052e0:	602a      	str	r2, [r5, #0]
 80052e2:	461a      	mov	r2, r3
 80052e4:	f7fb fd87 	bl	8000df6 <_lseek>
 80052e8:	1c43      	adds	r3, r0, #1
 80052ea:	d102      	bne.n	80052f2 <_lseek_r+0x1e>
 80052ec:	682b      	ldr	r3, [r5, #0]
 80052ee:	b103      	cbz	r3, 80052f2 <_lseek_r+0x1e>
 80052f0:	6023      	str	r3, [r4, #0]
 80052f2:	bd38      	pop	{r3, r4, r5, pc}
 80052f4:	200003a8 	.word	0x200003a8

080052f8 <_read_r>:
 80052f8:	b538      	push	{r3, r4, r5, lr}
 80052fa:	4d07      	ldr	r5, [pc, #28]	@ (8005318 <_read_r+0x20>)
 80052fc:	4604      	mov	r4, r0
 80052fe:	4608      	mov	r0, r1
 8005300:	4611      	mov	r1, r2
 8005302:	2200      	movs	r2, #0
 8005304:	602a      	str	r2, [r5, #0]
 8005306:	461a      	mov	r2, r3
 8005308:	f7fb fd15 	bl	8000d36 <_read>
 800530c:	1c43      	adds	r3, r0, #1
 800530e:	d102      	bne.n	8005316 <_read_r+0x1e>
 8005310:	682b      	ldr	r3, [r5, #0]
 8005312:	b103      	cbz	r3, 8005316 <_read_r+0x1e>
 8005314:	6023      	str	r3, [r4, #0]
 8005316:	bd38      	pop	{r3, r4, r5, pc}
 8005318:	200003a8 	.word	0x200003a8

0800531c <_write_r>:
 800531c:	b538      	push	{r3, r4, r5, lr}
 800531e:	4d07      	ldr	r5, [pc, #28]	@ (800533c <_write_r+0x20>)
 8005320:	4604      	mov	r4, r0
 8005322:	4608      	mov	r0, r1
 8005324:	4611      	mov	r1, r2
 8005326:	2200      	movs	r2, #0
 8005328:	602a      	str	r2, [r5, #0]
 800532a:	461a      	mov	r2, r3
 800532c:	f7fb fd20 	bl	8000d70 <_write>
 8005330:	1c43      	adds	r3, r0, #1
 8005332:	d102      	bne.n	800533a <_write_r+0x1e>
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	b103      	cbz	r3, 800533a <_write_r+0x1e>
 8005338:	6023      	str	r3, [r4, #0]
 800533a:	bd38      	pop	{r3, r4, r5, pc}
 800533c:	200003a8 	.word	0x200003a8

08005340 <__errno>:
 8005340:	4b01      	ldr	r3, [pc, #4]	@ (8005348 <__errno+0x8>)
 8005342:	6818      	ldr	r0, [r3, #0]
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	20000068 	.word	0x20000068

0800534c <__libc_init_array>:
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	4d0d      	ldr	r5, [pc, #52]	@ (8005384 <__libc_init_array+0x38>)
 8005350:	4c0d      	ldr	r4, [pc, #52]	@ (8005388 <__libc_init_array+0x3c>)
 8005352:	1b64      	subs	r4, r4, r5
 8005354:	10a4      	asrs	r4, r4, #2
 8005356:	2600      	movs	r6, #0
 8005358:	42a6      	cmp	r6, r4
 800535a:	d109      	bne.n	8005370 <__libc_init_array+0x24>
 800535c:	4d0b      	ldr	r5, [pc, #44]	@ (800538c <__libc_init_array+0x40>)
 800535e:	4c0c      	ldr	r4, [pc, #48]	@ (8005390 <__libc_init_array+0x44>)
 8005360:	f000 fd2c 	bl	8005dbc <_init>
 8005364:	1b64      	subs	r4, r4, r5
 8005366:	10a4      	asrs	r4, r4, #2
 8005368:	2600      	movs	r6, #0
 800536a:	42a6      	cmp	r6, r4
 800536c:	d105      	bne.n	800537a <__libc_init_array+0x2e>
 800536e:	bd70      	pop	{r4, r5, r6, pc}
 8005370:	f855 3b04 	ldr.w	r3, [r5], #4
 8005374:	4798      	blx	r3
 8005376:	3601      	adds	r6, #1
 8005378:	e7ee      	b.n	8005358 <__libc_init_array+0xc>
 800537a:	f855 3b04 	ldr.w	r3, [r5], #4
 800537e:	4798      	blx	r3
 8005380:	3601      	adds	r6, #1
 8005382:	e7f2      	b.n	800536a <__libc_init_array+0x1e>
 8005384:	08006238 	.word	0x08006238
 8005388:	08006238 	.word	0x08006238
 800538c:	08006238 	.word	0x08006238
 8005390:	0800623c 	.word	0x0800623c

08005394 <__retarget_lock_init_recursive>:
 8005394:	4770      	bx	lr

08005396 <__retarget_lock_acquire_recursive>:
 8005396:	4770      	bx	lr

08005398 <__retarget_lock_release_recursive>:
 8005398:	4770      	bx	lr
	...

0800539c <_free_r>:
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	4605      	mov	r5, r0
 80053a0:	2900      	cmp	r1, #0
 80053a2:	d041      	beq.n	8005428 <_free_r+0x8c>
 80053a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053a8:	1f0c      	subs	r4, r1, #4
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	bfb8      	it	lt
 80053ae:	18e4      	addlt	r4, r4, r3
 80053b0:	f000 f8e8 	bl	8005584 <__malloc_lock>
 80053b4:	4a1d      	ldr	r2, [pc, #116]	@ (800542c <_free_r+0x90>)
 80053b6:	6813      	ldr	r3, [r2, #0]
 80053b8:	b933      	cbnz	r3, 80053c8 <_free_r+0x2c>
 80053ba:	6063      	str	r3, [r4, #4]
 80053bc:	6014      	str	r4, [r2, #0]
 80053be:	4628      	mov	r0, r5
 80053c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053c4:	f000 b8e4 	b.w	8005590 <__malloc_unlock>
 80053c8:	42a3      	cmp	r3, r4
 80053ca:	d908      	bls.n	80053de <_free_r+0x42>
 80053cc:	6820      	ldr	r0, [r4, #0]
 80053ce:	1821      	adds	r1, r4, r0
 80053d0:	428b      	cmp	r3, r1
 80053d2:	bf01      	itttt	eq
 80053d4:	6819      	ldreq	r1, [r3, #0]
 80053d6:	685b      	ldreq	r3, [r3, #4]
 80053d8:	1809      	addeq	r1, r1, r0
 80053da:	6021      	streq	r1, [r4, #0]
 80053dc:	e7ed      	b.n	80053ba <_free_r+0x1e>
 80053de:	461a      	mov	r2, r3
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	b10b      	cbz	r3, 80053e8 <_free_r+0x4c>
 80053e4:	42a3      	cmp	r3, r4
 80053e6:	d9fa      	bls.n	80053de <_free_r+0x42>
 80053e8:	6811      	ldr	r1, [r2, #0]
 80053ea:	1850      	adds	r0, r2, r1
 80053ec:	42a0      	cmp	r0, r4
 80053ee:	d10b      	bne.n	8005408 <_free_r+0x6c>
 80053f0:	6820      	ldr	r0, [r4, #0]
 80053f2:	4401      	add	r1, r0
 80053f4:	1850      	adds	r0, r2, r1
 80053f6:	4283      	cmp	r3, r0
 80053f8:	6011      	str	r1, [r2, #0]
 80053fa:	d1e0      	bne.n	80053be <_free_r+0x22>
 80053fc:	6818      	ldr	r0, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	6053      	str	r3, [r2, #4]
 8005402:	4408      	add	r0, r1
 8005404:	6010      	str	r0, [r2, #0]
 8005406:	e7da      	b.n	80053be <_free_r+0x22>
 8005408:	d902      	bls.n	8005410 <_free_r+0x74>
 800540a:	230c      	movs	r3, #12
 800540c:	602b      	str	r3, [r5, #0]
 800540e:	e7d6      	b.n	80053be <_free_r+0x22>
 8005410:	6820      	ldr	r0, [r4, #0]
 8005412:	1821      	adds	r1, r4, r0
 8005414:	428b      	cmp	r3, r1
 8005416:	bf04      	itt	eq
 8005418:	6819      	ldreq	r1, [r3, #0]
 800541a:	685b      	ldreq	r3, [r3, #4]
 800541c:	6063      	str	r3, [r4, #4]
 800541e:	bf04      	itt	eq
 8005420:	1809      	addeq	r1, r1, r0
 8005422:	6021      	streq	r1, [r4, #0]
 8005424:	6054      	str	r4, [r2, #4]
 8005426:	e7ca      	b.n	80053be <_free_r+0x22>
 8005428:	bd38      	pop	{r3, r4, r5, pc}
 800542a:	bf00      	nop
 800542c:	200003b4 	.word	0x200003b4

08005430 <malloc>:
 8005430:	4b02      	ldr	r3, [pc, #8]	@ (800543c <malloc+0xc>)
 8005432:	4601      	mov	r1, r0
 8005434:	6818      	ldr	r0, [r3, #0]
 8005436:	f000 b825 	b.w	8005484 <_malloc_r>
 800543a:	bf00      	nop
 800543c:	20000068 	.word	0x20000068

08005440 <sbrk_aligned>:
 8005440:	b570      	push	{r4, r5, r6, lr}
 8005442:	4e0f      	ldr	r6, [pc, #60]	@ (8005480 <sbrk_aligned+0x40>)
 8005444:	460c      	mov	r4, r1
 8005446:	6831      	ldr	r1, [r6, #0]
 8005448:	4605      	mov	r5, r0
 800544a:	b911      	cbnz	r1, 8005452 <sbrk_aligned+0x12>
 800544c:	f000 fca6 	bl	8005d9c <_sbrk_r>
 8005450:	6030      	str	r0, [r6, #0]
 8005452:	4621      	mov	r1, r4
 8005454:	4628      	mov	r0, r5
 8005456:	f000 fca1 	bl	8005d9c <_sbrk_r>
 800545a:	1c43      	adds	r3, r0, #1
 800545c:	d103      	bne.n	8005466 <sbrk_aligned+0x26>
 800545e:	f04f 34ff 	mov.w	r4, #4294967295
 8005462:	4620      	mov	r0, r4
 8005464:	bd70      	pop	{r4, r5, r6, pc}
 8005466:	1cc4      	adds	r4, r0, #3
 8005468:	f024 0403 	bic.w	r4, r4, #3
 800546c:	42a0      	cmp	r0, r4
 800546e:	d0f8      	beq.n	8005462 <sbrk_aligned+0x22>
 8005470:	1a21      	subs	r1, r4, r0
 8005472:	4628      	mov	r0, r5
 8005474:	f000 fc92 	bl	8005d9c <_sbrk_r>
 8005478:	3001      	adds	r0, #1
 800547a:	d1f2      	bne.n	8005462 <sbrk_aligned+0x22>
 800547c:	e7ef      	b.n	800545e <sbrk_aligned+0x1e>
 800547e:	bf00      	nop
 8005480:	200003b0 	.word	0x200003b0

08005484 <_malloc_r>:
 8005484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005488:	1ccd      	adds	r5, r1, #3
 800548a:	f025 0503 	bic.w	r5, r5, #3
 800548e:	3508      	adds	r5, #8
 8005490:	2d0c      	cmp	r5, #12
 8005492:	bf38      	it	cc
 8005494:	250c      	movcc	r5, #12
 8005496:	2d00      	cmp	r5, #0
 8005498:	4606      	mov	r6, r0
 800549a:	db01      	blt.n	80054a0 <_malloc_r+0x1c>
 800549c:	42a9      	cmp	r1, r5
 800549e:	d904      	bls.n	80054aa <_malloc_r+0x26>
 80054a0:	230c      	movs	r3, #12
 80054a2:	6033      	str	r3, [r6, #0]
 80054a4:	2000      	movs	r0, #0
 80054a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005580 <_malloc_r+0xfc>
 80054ae:	f000 f869 	bl	8005584 <__malloc_lock>
 80054b2:	f8d8 3000 	ldr.w	r3, [r8]
 80054b6:	461c      	mov	r4, r3
 80054b8:	bb44      	cbnz	r4, 800550c <_malloc_r+0x88>
 80054ba:	4629      	mov	r1, r5
 80054bc:	4630      	mov	r0, r6
 80054be:	f7ff ffbf 	bl	8005440 <sbrk_aligned>
 80054c2:	1c43      	adds	r3, r0, #1
 80054c4:	4604      	mov	r4, r0
 80054c6:	d158      	bne.n	800557a <_malloc_r+0xf6>
 80054c8:	f8d8 4000 	ldr.w	r4, [r8]
 80054cc:	4627      	mov	r7, r4
 80054ce:	2f00      	cmp	r7, #0
 80054d0:	d143      	bne.n	800555a <_malloc_r+0xd6>
 80054d2:	2c00      	cmp	r4, #0
 80054d4:	d04b      	beq.n	800556e <_malloc_r+0xea>
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	4639      	mov	r1, r7
 80054da:	4630      	mov	r0, r6
 80054dc:	eb04 0903 	add.w	r9, r4, r3
 80054e0:	f000 fc5c 	bl	8005d9c <_sbrk_r>
 80054e4:	4581      	cmp	r9, r0
 80054e6:	d142      	bne.n	800556e <_malloc_r+0xea>
 80054e8:	6821      	ldr	r1, [r4, #0]
 80054ea:	1a6d      	subs	r5, r5, r1
 80054ec:	4629      	mov	r1, r5
 80054ee:	4630      	mov	r0, r6
 80054f0:	f7ff ffa6 	bl	8005440 <sbrk_aligned>
 80054f4:	3001      	adds	r0, #1
 80054f6:	d03a      	beq.n	800556e <_malloc_r+0xea>
 80054f8:	6823      	ldr	r3, [r4, #0]
 80054fa:	442b      	add	r3, r5
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	bb62      	cbnz	r2, 8005560 <_malloc_r+0xdc>
 8005506:	f8c8 7000 	str.w	r7, [r8]
 800550a:	e00f      	b.n	800552c <_malloc_r+0xa8>
 800550c:	6822      	ldr	r2, [r4, #0]
 800550e:	1b52      	subs	r2, r2, r5
 8005510:	d420      	bmi.n	8005554 <_malloc_r+0xd0>
 8005512:	2a0b      	cmp	r2, #11
 8005514:	d917      	bls.n	8005546 <_malloc_r+0xc2>
 8005516:	1961      	adds	r1, r4, r5
 8005518:	42a3      	cmp	r3, r4
 800551a:	6025      	str	r5, [r4, #0]
 800551c:	bf18      	it	ne
 800551e:	6059      	strne	r1, [r3, #4]
 8005520:	6863      	ldr	r3, [r4, #4]
 8005522:	bf08      	it	eq
 8005524:	f8c8 1000 	streq.w	r1, [r8]
 8005528:	5162      	str	r2, [r4, r5]
 800552a:	604b      	str	r3, [r1, #4]
 800552c:	4630      	mov	r0, r6
 800552e:	f000 f82f 	bl	8005590 <__malloc_unlock>
 8005532:	f104 000b 	add.w	r0, r4, #11
 8005536:	1d23      	adds	r3, r4, #4
 8005538:	f020 0007 	bic.w	r0, r0, #7
 800553c:	1ac2      	subs	r2, r0, r3
 800553e:	bf1c      	itt	ne
 8005540:	1a1b      	subne	r3, r3, r0
 8005542:	50a3      	strne	r3, [r4, r2]
 8005544:	e7af      	b.n	80054a6 <_malloc_r+0x22>
 8005546:	6862      	ldr	r2, [r4, #4]
 8005548:	42a3      	cmp	r3, r4
 800554a:	bf0c      	ite	eq
 800554c:	f8c8 2000 	streq.w	r2, [r8]
 8005550:	605a      	strne	r2, [r3, #4]
 8005552:	e7eb      	b.n	800552c <_malloc_r+0xa8>
 8005554:	4623      	mov	r3, r4
 8005556:	6864      	ldr	r4, [r4, #4]
 8005558:	e7ae      	b.n	80054b8 <_malloc_r+0x34>
 800555a:	463c      	mov	r4, r7
 800555c:	687f      	ldr	r7, [r7, #4]
 800555e:	e7b6      	b.n	80054ce <_malloc_r+0x4a>
 8005560:	461a      	mov	r2, r3
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	42a3      	cmp	r3, r4
 8005566:	d1fb      	bne.n	8005560 <_malloc_r+0xdc>
 8005568:	2300      	movs	r3, #0
 800556a:	6053      	str	r3, [r2, #4]
 800556c:	e7de      	b.n	800552c <_malloc_r+0xa8>
 800556e:	230c      	movs	r3, #12
 8005570:	6033      	str	r3, [r6, #0]
 8005572:	4630      	mov	r0, r6
 8005574:	f000 f80c 	bl	8005590 <__malloc_unlock>
 8005578:	e794      	b.n	80054a4 <_malloc_r+0x20>
 800557a:	6005      	str	r5, [r0, #0]
 800557c:	e7d6      	b.n	800552c <_malloc_r+0xa8>
 800557e:	bf00      	nop
 8005580:	200003b4 	.word	0x200003b4

08005584 <__malloc_lock>:
 8005584:	4801      	ldr	r0, [pc, #4]	@ (800558c <__malloc_lock+0x8>)
 8005586:	f7ff bf06 	b.w	8005396 <__retarget_lock_acquire_recursive>
 800558a:	bf00      	nop
 800558c:	200003ac 	.word	0x200003ac

08005590 <__malloc_unlock>:
 8005590:	4801      	ldr	r0, [pc, #4]	@ (8005598 <__malloc_unlock+0x8>)
 8005592:	f7ff bf01 	b.w	8005398 <__retarget_lock_release_recursive>
 8005596:	bf00      	nop
 8005598:	200003ac 	.word	0x200003ac

0800559c <__sfputc_r>:
 800559c:	6893      	ldr	r3, [r2, #8]
 800559e:	3b01      	subs	r3, #1
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	b410      	push	{r4}
 80055a4:	6093      	str	r3, [r2, #8]
 80055a6:	da08      	bge.n	80055ba <__sfputc_r+0x1e>
 80055a8:	6994      	ldr	r4, [r2, #24]
 80055aa:	42a3      	cmp	r3, r4
 80055ac:	db01      	blt.n	80055b2 <__sfputc_r+0x16>
 80055ae:	290a      	cmp	r1, #10
 80055b0:	d103      	bne.n	80055ba <__sfputc_r+0x1e>
 80055b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055b6:	f7ff bde0 	b.w	800517a <__swbuf_r>
 80055ba:	6813      	ldr	r3, [r2, #0]
 80055bc:	1c58      	adds	r0, r3, #1
 80055be:	6010      	str	r0, [r2, #0]
 80055c0:	7019      	strb	r1, [r3, #0]
 80055c2:	4608      	mov	r0, r1
 80055c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055c8:	4770      	bx	lr

080055ca <__sfputs_r>:
 80055ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055cc:	4606      	mov	r6, r0
 80055ce:	460f      	mov	r7, r1
 80055d0:	4614      	mov	r4, r2
 80055d2:	18d5      	adds	r5, r2, r3
 80055d4:	42ac      	cmp	r4, r5
 80055d6:	d101      	bne.n	80055dc <__sfputs_r+0x12>
 80055d8:	2000      	movs	r0, #0
 80055da:	e007      	b.n	80055ec <__sfputs_r+0x22>
 80055dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055e0:	463a      	mov	r2, r7
 80055e2:	4630      	mov	r0, r6
 80055e4:	f7ff ffda 	bl	800559c <__sfputc_r>
 80055e8:	1c43      	adds	r3, r0, #1
 80055ea:	d1f3      	bne.n	80055d4 <__sfputs_r+0xa>
 80055ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080055f0 <_vfiprintf_r>:
 80055f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055f4:	460d      	mov	r5, r1
 80055f6:	b09d      	sub	sp, #116	@ 0x74
 80055f8:	4614      	mov	r4, r2
 80055fa:	4698      	mov	r8, r3
 80055fc:	4606      	mov	r6, r0
 80055fe:	b118      	cbz	r0, 8005608 <_vfiprintf_r+0x18>
 8005600:	6a03      	ldr	r3, [r0, #32]
 8005602:	b90b      	cbnz	r3, 8005608 <_vfiprintf_r+0x18>
 8005604:	f7ff fc14 	bl	8004e30 <__sinit>
 8005608:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800560a:	07d9      	lsls	r1, r3, #31
 800560c:	d405      	bmi.n	800561a <_vfiprintf_r+0x2a>
 800560e:	89ab      	ldrh	r3, [r5, #12]
 8005610:	059a      	lsls	r2, r3, #22
 8005612:	d402      	bmi.n	800561a <_vfiprintf_r+0x2a>
 8005614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005616:	f7ff febe 	bl	8005396 <__retarget_lock_acquire_recursive>
 800561a:	89ab      	ldrh	r3, [r5, #12]
 800561c:	071b      	lsls	r3, r3, #28
 800561e:	d501      	bpl.n	8005624 <_vfiprintf_r+0x34>
 8005620:	692b      	ldr	r3, [r5, #16]
 8005622:	b99b      	cbnz	r3, 800564c <_vfiprintf_r+0x5c>
 8005624:	4629      	mov	r1, r5
 8005626:	4630      	mov	r0, r6
 8005628:	f7ff fde6 	bl	80051f8 <__swsetup_r>
 800562c:	b170      	cbz	r0, 800564c <_vfiprintf_r+0x5c>
 800562e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005630:	07dc      	lsls	r4, r3, #31
 8005632:	d504      	bpl.n	800563e <_vfiprintf_r+0x4e>
 8005634:	f04f 30ff 	mov.w	r0, #4294967295
 8005638:	b01d      	add	sp, #116	@ 0x74
 800563a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800563e:	89ab      	ldrh	r3, [r5, #12]
 8005640:	0598      	lsls	r0, r3, #22
 8005642:	d4f7      	bmi.n	8005634 <_vfiprintf_r+0x44>
 8005644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005646:	f7ff fea7 	bl	8005398 <__retarget_lock_release_recursive>
 800564a:	e7f3      	b.n	8005634 <_vfiprintf_r+0x44>
 800564c:	2300      	movs	r3, #0
 800564e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005650:	2320      	movs	r3, #32
 8005652:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005656:	f8cd 800c 	str.w	r8, [sp, #12]
 800565a:	2330      	movs	r3, #48	@ 0x30
 800565c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800580c <_vfiprintf_r+0x21c>
 8005660:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005664:	f04f 0901 	mov.w	r9, #1
 8005668:	4623      	mov	r3, r4
 800566a:	469a      	mov	sl, r3
 800566c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005670:	b10a      	cbz	r2, 8005676 <_vfiprintf_r+0x86>
 8005672:	2a25      	cmp	r2, #37	@ 0x25
 8005674:	d1f9      	bne.n	800566a <_vfiprintf_r+0x7a>
 8005676:	ebba 0b04 	subs.w	fp, sl, r4
 800567a:	d00b      	beq.n	8005694 <_vfiprintf_r+0xa4>
 800567c:	465b      	mov	r3, fp
 800567e:	4622      	mov	r2, r4
 8005680:	4629      	mov	r1, r5
 8005682:	4630      	mov	r0, r6
 8005684:	f7ff ffa1 	bl	80055ca <__sfputs_r>
 8005688:	3001      	adds	r0, #1
 800568a:	f000 80a7 	beq.w	80057dc <_vfiprintf_r+0x1ec>
 800568e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005690:	445a      	add	r2, fp
 8005692:	9209      	str	r2, [sp, #36]	@ 0x24
 8005694:	f89a 3000 	ldrb.w	r3, [sl]
 8005698:	2b00      	cmp	r3, #0
 800569a:	f000 809f 	beq.w	80057dc <_vfiprintf_r+0x1ec>
 800569e:	2300      	movs	r3, #0
 80056a0:	f04f 32ff 	mov.w	r2, #4294967295
 80056a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056a8:	f10a 0a01 	add.w	sl, sl, #1
 80056ac:	9304      	str	r3, [sp, #16]
 80056ae:	9307      	str	r3, [sp, #28]
 80056b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80056b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80056b6:	4654      	mov	r4, sl
 80056b8:	2205      	movs	r2, #5
 80056ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056be:	4853      	ldr	r0, [pc, #332]	@ (800580c <_vfiprintf_r+0x21c>)
 80056c0:	f7fa fda6 	bl	8000210 <memchr>
 80056c4:	9a04      	ldr	r2, [sp, #16]
 80056c6:	b9d8      	cbnz	r0, 8005700 <_vfiprintf_r+0x110>
 80056c8:	06d1      	lsls	r1, r2, #27
 80056ca:	bf44      	itt	mi
 80056cc:	2320      	movmi	r3, #32
 80056ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056d2:	0713      	lsls	r3, r2, #28
 80056d4:	bf44      	itt	mi
 80056d6:	232b      	movmi	r3, #43	@ 0x2b
 80056d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056dc:	f89a 3000 	ldrb.w	r3, [sl]
 80056e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80056e2:	d015      	beq.n	8005710 <_vfiprintf_r+0x120>
 80056e4:	9a07      	ldr	r2, [sp, #28]
 80056e6:	4654      	mov	r4, sl
 80056e8:	2000      	movs	r0, #0
 80056ea:	f04f 0c0a 	mov.w	ip, #10
 80056ee:	4621      	mov	r1, r4
 80056f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056f4:	3b30      	subs	r3, #48	@ 0x30
 80056f6:	2b09      	cmp	r3, #9
 80056f8:	d94b      	bls.n	8005792 <_vfiprintf_r+0x1a2>
 80056fa:	b1b0      	cbz	r0, 800572a <_vfiprintf_r+0x13a>
 80056fc:	9207      	str	r2, [sp, #28]
 80056fe:	e014      	b.n	800572a <_vfiprintf_r+0x13a>
 8005700:	eba0 0308 	sub.w	r3, r0, r8
 8005704:	fa09 f303 	lsl.w	r3, r9, r3
 8005708:	4313      	orrs	r3, r2
 800570a:	9304      	str	r3, [sp, #16]
 800570c:	46a2      	mov	sl, r4
 800570e:	e7d2      	b.n	80056b6 <_vfiprintf_r+0xc6>
 8005710:	9b03      	ldr	r3, [sp, #12]
 8005712:	1d19      	adds	r1, r3, #4
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	9103      	str	r1, [sp, #12]
 8005718:	2b00      	cmp	r3, #0
 800571a:	bfbb      	ittet	lt
 800571c:	425b      	neglt	r3, r3
 800571e:	f042 0202 	orrlt.w	r2, r2, #2
 8005722:	9307      	strge	r3, [sp, #28]
 8005724:	9307      	strlt	r3, [sp, #28]
 8005726:	bfb8      	it	lt
 8005728:	9204      	strlt	r2, [sp, #16]
 800572a:	7823      	ldrb	r3, [r4, #0]
 800572c:	2b2e      	cmp	r3, #46	@ 0x2e
 800572e:	d10a      	bne.n	8005746 <_vfiprintf_r+0x156>
 8005730:	7863      	ldrb	r3, [r4, #1]
 8005732:	2b2a      	cmp	r3, #42	@ 0x2a
 8005734:	d132      	bne.n	800579c <_vfiprintf_r+0x1ac>
 8005736:	9b03      	ldr	r3, [sp, #12]
 8005738:	1d1a      	adds	r2, r3, #4
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	9203      	str	r2, [sp, #12]
 800573e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005742:	3402      	adds	r4, #2
 8005744:	9305      	str	r3, [sp, #20]
 8005746:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800581c <_vfiprintf_r+0x22c>
 800574a:	7821      	ldrb	r1, [r4, #0]
 800574c:	2203      	movs	r2, #3
 800574e:	4650      	mov	r0, sl
 8005750:	f7fa fd5e 	bl	8000210 <memchr>
 8005754:	b138      	cbz	r0, 8005766 <_vfiprintf_r+0x176>
 8005756:	9b04      	ldr	r3, [sp, #16]
 8005758:	eba0 000a 	sub.w	r0, r0, sl
 800575c:	2240      	movs	r2, #64	@ 0x40
 800575e:	4082      	lsls	r2, r0
 8005760:	4313      	orrs	r3, r2
 8005762:	3401      	adds	r4, #1
 8005764:	9304      	str	r3, [sp, #16]
 8005766:	f814 1b01 	ldrb.w	r1, [r4], #1
 800576a:	4829      	ldr	r0, [pc, #164]	@ (8005810 <_vfiprintf_r+0x220>)
 800576c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005770:	2206      	movs	r2, #6
 8005772:	f7fa fd4d 	bl	8000210 <memchr>
 8005776:	2800      	cmp	r0, #0
 8005778:	d03f      	beq.n	80057fa <_vfiprintf_r+0x20a>
 800577a:	4b26      	ldr	r3, [pc, #152]	@ (8005814 <_vfiprintf_r+0x224>)
 800577c:	bb1b      	cbnz	r3, 80057c6 <_vfiprintf_r+0x1d6>
 800577e:	9b03      	ldr	r3, [sp, #12]
 8005780:	3307      	adds	r3, #7
 8005782:	f023 0307 	bic.w	r3, r3, #7
 8005786:	3308      	adds	r3, #8
 8005788:	9303      	str	r3, [sp, #12]
 800578a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800578c:	443b      	add	r3, r7
 800578e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005790:	e76a      	b.n	8005668 <_vfiprintf_r+0x78>
 8005792:	fb0c 3202 	mla	r2, ip, r2, r3
 8005796:	460c      	mov	r4, r1
 8005798:	2001      	movs	r0, #1
 800579a:	e7a8      	b.n	80056ee <_vfiprintf_r+0xfe>
 800579c:	2300      	movs	r3, #0
 800579e:	3401      	adds	r4, #1
 80057a0:	9305      	str	r3, [sp, #20]
 80057a2:	4619      	mov	r1, r3
 80057a4:	f04f 0c0a 	mov.w	ip, #10
 80057a8:	4620      	mov	r0, r4
 80057aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057ae:	3a30      	subs	r2, #48	@ 0x30
 80057b0:	2a09      	cmp	r2, #9
 80057b2:	d903      	bls.n	80057bc <_vfiprintf_r+0x1cc>
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0c6      	beq.n	8005746 <_vfiprintf_r+0x156>
 80057b8:	9105      	str	r1, [sp, #20]
 80057ba:	e7c4      	b.n	8005746 <_vfiprintf_r+0x156>
 80057bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80057c0:	4604      	mov	r4, r0
 80057c2:	2301      	movs	r3, #1
 80057c4:	e7f0      	b.n	80057a8 <_vfiprintf_r+0x1b8>
 80057c6:	ab03      	add	r3, sp, #12
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	462a      	mov	r2, r5
 80057cc:	4b12      	ldr	r3, [pc, #72]	@ (8005818 <_vfiprintf_r+0x228>)
 80057ce:	a904      	add	r1, sp, #16
 80057d0:	4630      	mov	r0, r6
 80057d2:	f3af 8000 	nop.w
 80057d6:	4607      	mov	r7, r0
 80057d8:	1c78      	adds	r0, r7, #1
 80057da:	d1d6      	bne.n	800578a <_vfiprintf_r+0x19a>
 80057dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057de:	07d9      	lsls	r1, r3, #31
 80057e0:	d405      	bmi.n	80057ee <_vfiprintf_r+0x1fe>
 80057e2:	89ab      	ldrh	r3, [r5, #12]
 80057e4:	059a      	lsls	r2, r3, #22
 80057e6:	d402      	bmi.n	80057ee <_vfiprintf_r+0x1fe>
 80057e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057ea:	f7ff fdd5 	bl	8005398 <__retarget_lock_release_recursive>
 80057ee:	89ab      	ldrh	r3, [r5, #12]
 80057f0:	065b      	lsls	r3, r3, #25
 80057f2:	f53f af1f 	bmi.w	8005634 <_vfiprintf_r+0x44>
 80057f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80057f8:	e71e      	b.n	8005638 <_vfiprintf_r+0x48>
 80057fa:	ab03      	add	r3, sp, #12
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	462a      	mov	r2, r5
 8005800:	4b05      	ldr	r3, [pc, #20]	@ (8005818 <_vfiprintf_r+0x228>)
 8005802:	a904      	add	r1, sp, #16
 8005804:	4630      	mov	r0, r6
 8005806:	f000 f879 	bl	80058fc <_printf_i>
 800580a:	e7e4      	b.n	80057d6 <_vfiprintf_r+0x1e6>
 800580c:	080061fc 	.word	0x080061fc
 8005810:	08006206 	.word	0x08006206
 8005814:	00000000 	.word	0x00000000
 8005818:	080055cb 	.word	0x080055cb
 800581c:	08006202 	.word	0x08006202

08005820 <_printf_common>:
 8005820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005824:	4616      	mov	r6, r2
 8005826:	4698      	mov	r8, r3
 8005828:	688a      	ldr	r2, [r1, #8]
 800582a:	690b      	ldr	r3, [r1, #16]
 800582c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005830:	4293      	cmp	r3, r2
 8005832:	bfb8      	it	lt
 8005834:	4613      	movlt	r3, r2
 8005836:	6033      	str	r3, [r6, #0]
 8005838:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800583c:	4607      	mov	r7, r0
 800583e:	460c      	mov	r4, r1
 8005840:	b10a      	cbz	r2, 8005846 <_printf_common+0x26>
 8005842:	3301      	adds	r3, #1
 8005844:	6033      	str	r3, [r6, #0]
 8005846:	6823      	ldr	r3, [r4, #0]
 8005848:	0699      	lsls	r1, r3, #26
 800584a:	bf42      	ittt	mi
 800584c:	6833      	ldrmi	r3, [r6, #0]
 800584e:	3302      	addmi	r3, #2
 8005850:	6033      	strmi	r3, [r6, #0]
 8005852:	6825      	ldr	r5, [r4, #0]
 8005854:	f015 0506 	ands.w	r5, r5, #6
 8005858:	d106      	bne.n	8005868 <_printf_common+0x48>
 800585a:	f104 0a19 	add.w	sl, r4, #25
 800585e:	68e3      	ldr	r3, [r4, #12]
 8005860:	6832      	ldr	r2, [r6, #0]
 8005862:	1a9b      	subs	r3, r3, r2
 8005864:	42ab      	cmp	r3, r5
 8005866:	dc26      	bgt.n	80058b6 <_printf_common+0x96>
 8005868:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800586c:	6822      	ldr	r2, [r4, #0]
 800586e:	3b00      	subs	r3, #0
 8005870:	bf18      	it	ne
 8005872:	2301      	movne	r3, #1
 8005874:	0692      	lsls	r2, r2, #26
 8005876:	d42b      	bmi.n	80058d0 <_printf_common+0xb0>
 8005878:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800587c:	4641      	mov	r1, r8
 800587e:	4638      	mov	r0, r7
 8005880:	47c8      	blx	r9
 8005882:	3001      	adds	r0, #1
 8005884:	d01e      	beq.n	80058c4 <_printf_common+0xa4>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	6922      	ldr	r2, [r4, #16]
 800588a:	f003 0306 	and.w	r3, r3, #6
 800588e:	2b04      	cmp	r3, #4
 8005890:	bf02      	ittt	eq
 8005892:	68e5      	ldreq	r5, [r4, #12]
 8005894:	6833      	ldreq	r3, [r6, #0]
 8005896:	1aed      	subeq	r5, r5, r3
 8005898:	68a3      	ldr	r3, [r4, #8]
 800589a:	bf0c      	ite	eq
 800589c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058a0:	2500      	movne	r5, #0
 80058a2:	4293      	cmp	r3, r2
 80058a4:	bfc4      	itt	gt
 80058a6:	1a9b      	subgt	r3, r3, r2
 80058a8:	18ed      	addgt	r5, r5, r3
 80058aa:	2600      	movs	r6, #0
 80058ac:	341a      	adds	r4, #26
 80058ae:	42b5      	cmp	r5, r6
 80058b0:	d11a      	bne.n	80058e8 <_printf_common+0xc8>
 80058b2:	2000      	movs	r0, #0
 80058b4:	e008      	b.n	80058c8 <_printf_common+0xa8>
 80058b6:	2301      	movs	r3, #1
 80058b8:	4652      	mov	r2, sl
 80058ba:	4641      	mov	r1, r8
 80058bc:	4638      	mov	r0, r7
 80058be:	47c8      	blx	r9
 80058c0:	3001      	adds	r0, #1
 80058c2:	d103      	bne.n	80058cc <_printf_common+0xac>
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295
 80058c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058cc:	3501      	adds	r5, #1
 80058ce:	e7c6      	b.n	800585e <_printf_common+0x3e>
 80058d0:	18e1      	adds	r1, r4, r3
 80058d2:	1c5a      	adds	r2, r3, #1
 80058d4:	2030      	movs	r0, #48	@ 0x30
 80058d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80058da:	4422      	add	r2, r4
 80058dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80058e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80058e4:	3302      	adds	r3, #2
 80058e6:	e7c7      	b.n	8005878 <_printf_common+0x58>
 80058e8:	2301      	movs	r3, #1
 80058ea:	4622      	mov	r2, r4
 80058ec:	4641      	mov	r1, r8
 80058ee:	4638      	mov	r0, r7
 80058f0:	47c8      	blx	r9
 80058f2:	3001      	adds	r0, #1
 80058f4:	d0e6      	beq.n	80058c4 <_printf_common+0xa4>
 80058f6:	3601      	adds	r6, #1
 80058f8:	e7d9      	b.n	80058ae <_printf_common+0x8e>
	...

080058fc <_printf_i>:
 80058fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005900:	7e0f      	ldrb	r7, [r1, #24]
 8005902:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005904:	2f78      	cmp	r7, #120	@ 0x78
 8005906:	4691      	mov	r9, r2
 8005908:	4680      	mov	r8, r0
 800590a:	460c      	mov	r4, r1
 800590c:	469a      	mov	sl, r3
 800590e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005912:	d807      	bhi.n	8005924 <_printf_i+0x28>
 8005914:	2f62      	cmp	r7, #98	@ 0x62
 8005916:	d80a      	bhi.n	800592e <_printf_i+0x32>
 8005918:	2f00      	cmp	r7, #0
 800591a:	f000 80d2 	beq.w	8005ac2 <_printf_i+0x1c6>
 800591e:	2f58      	cmp	r7, #88	@ 0x58
 8005920:	f000 80b9 	beq.w	8005a96 <_printf_i+0x19a>
 8005924:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005928:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800592c:	e03a      	b.n	80059a4 <_printf_i+0xa8>
 800592e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005932:	2b15      	cmp	r3, #21
 8005934:	d8f6      	bhi.n	8005924 <_printf_i+0x28>
 8005936:	a101      	add	r1, pc, #4	@ (adr r1, 800593c <_printf_i+0x40>)
 8005938:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800593c:	08005995 	.word	0x08005995
 8005940:	080059a9 	.word	0x080059a9
 8005944:	08005925 	.word	0x08005925
 8005948:	08005925 	.word	0x08005925
 800594c:	08005925 	.word	0x08005925
 8005950:	08005925 	.word	0x08005925
 8005954:	080059a9 	.word	0x080059a9
 8005958:	08005925 	.word	0x08005925
 800595c:	08005925 	.word	0x08005925
 8005960:	08005925 	.word	0x08005925
 8005964:	08005925 	.word	0x08005925
 8005968:	08005aa9 	.word	0x08005aa9
 800596c:	080059d3 	.word	0x080059d3
 8005970:	08005a63 	.word	0x08005a63
 8005974:	08005925 	.word	0x08005925
 8005978:	08005925 	.word	0x08005925
 800597c:	08005acb 	.word	0x08005acb
 8005980:	08005925 	.word	0x08005925
 8005984:	080059d3 	.word	0x080059d3
 8005988:	08005925 	.word	0x08005925
 800598c:	08005925 	.word	0x08005925
 8005990:	08005a6b 	.word	0x08005a6b
 8005994:	6833      	ldr	r3, [r6, #0]
 8005996:	1d1a      	adds	r2, r3, #4
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6032      	str	r2, [r6, #0]
 800599c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059a4:	2301      	movs	r3, #1
 80059a6:	e09d      	b.n	8005ae4 <_printf_i+0x1e8>
 80059a8:	6833      	ldr	r3, [r6, #0]
 80059aa:	6820      	ldr	r0, [r4, #0]
 80059ac:	1d19      	adds	r1, r3, #4
 80059ae:	6031      	str	r1, [r6, #0]
 80059b0:	0606      	lsls	r6, r0, #24
 80059b2:	d501      	bpl.n	80059b8 <_printf_i+0xbc>
 80059b4:	681d      	ldr	r5, [r3, #0]
 80059b6:	e003      	b.n	80059c0 <_printf_i+0xc4>
 80059b8:	0645      	lsls	r5, r0, #25
 80059ba:	d5fb      	bpl.n	80059b4 <_printf_i+0xb8>
 80059bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80059c0:	2d00      	cmp	r5, #0
 80059c2:	da03      	bge.n	80059cc <_printf_i+0xd0>
 80059c4:	232d      	movs	r3, #45	@ 0x2d
 80059c6:	426d      	negs	r5, r5
 80059c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059cc:	4859      	ldr	r0, [pc, #356]	@ (8005b34 <_printf_i+0x238>)
 80059ce:	230a      	movs	r3, #10
 80059d0:	e011      	b.n	80059f6 <_printf_i+0xfa>
 80059d2:	6821      	ldr	r1, [r4, #0]
 80059d4:	6833      	ldr	r3, [r6, #0]
 80059d6:	0608      	lsls	r0, r1, #24
 80059d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80059dc:	d402      	bmi.n	80059e4 <_printf_i+0xe8>
 80059de:	0649      	lsls	r1, r1, #25
 80059e0:	bf48      	it	mi
 80059e2:	b2ad      	uxthmi	r5, r5
 80059e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80059e6:	4853      	ldr	r0, [pc, #332]	@ (8005b34 <_printf_i+0x238>)
 80059e8:	6033      	str	r3, [r6, #0]
 80059ea:	bf14      	ite	ne
 80059ec:	230a      	movne	r3, #10
 80059ee:	2308      	moveq	r3, #8
 80059f0:	2100      	movs	r1, #0
 80059f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80059f6:	6866      	ldr	r6, [r4, #4]
 80059f8:	60a6      	str	r6, [r4, #8]
 80059fa:	2e00      	cmp	r6, #0
 80059fc:	bfa2      	ittt	ge
 80059fe:	6821      	ldrge	r1, [r4, #0]
 8005a00:	f021 0104 	bicge.w	r1, r1, #4
 8005a04:	6021      	strge	r1, [r4, #0]
 8005a06:	b90d      	cbnz	r5, 8005a0c <_printf_i+0x110>
 8005a08:	2e00      	cmp	r6, #0
 8005a0a:	d04b      	beq.n	8005aa4 <_printf_i+0x1a8>
 8005a0c:	4616      	mov	r6, r2
 8005a0e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a12:	fb03 5711 	mls	r7, r3, r1, r5
 8005a16:	5dc7      	ldrb	r7, [r0, r7]
 8005a18:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a1c:	462f      	mov	r7, r5
 8005a1e:	42bb      	cmp	r3, r7
 8005a20:	460d      	mov	r5, r1
 8005a22:	d9f4      	bls.n	8005a0e <_printf_i+0x112>
 8005a24:	2b08      	cmp	r3, #8
 8005a26:	d10b      	bne.n	8005a40 <_printf_i+0x144>
 8005a28:	6823      	ldr	r3, [r4, #0]
 8005a2a:	07df      	lsls	r7, r3, #31
 8005a2c:	d508      	bpl.n	8005a40 <_printf_i+0x144>
 8005a2e:	6923      	ldr	r3, [r4, #16]
 8005a30:	6861      	ldr	r1, [r4, #4]
 8005a32:	4299      	cmp	r1, r3
 8005a34:	bfde      	ittt	le
 8005a36:	2330      	movle	r3, #48	@ 0x30
 8005a38:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a3c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a40:	1b92      	subs	r2, r2, r6
 8005a42:	6122      	str	r2, [r4, #16]
 8005a44:	f8cd a000 	str.w	sl, [sp]
 8005a48:	464b      	mov	r3, r9
 8005a4a:	aa03      	add	r2, sp, #12
 8005a4c:	4621      	mov	r1, r4
 8005a4e:	4640      	mov	r0, r8
 8005a50:	f7ff fee6 	bl	8005820 <_printf_common>
 8005a54:	3001      	adds	r0, #1
 8005a56:	d14a      	bne.n	8005aee <_printf_i+0x1f2>
 8005a58:	f04f 30ff 	mov.w	r0, #4294967295
 8005a5c:	b004      	add	sp, #16
 8005a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a62:	6823      	ldr	r3, [r4, #0]
 8005a64:	f043 0320 	orr.w	r3, r3, #32
 8005a68:	6023      	str	r3, [r4, #0]
 8005a6a:	4833      	ldr	r0, [pc, #204]	@ (8005b38 <_printf_i+0x23c>)
 8005a6c:	2778      	movs	r7, #120	@ 0x78
 8005a6e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	6831      	ldr	r1, [r6, #0]
 8005a76:	061f      	lsls	r7, r3, #24
 8005a78:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a7c:	d402      	bmi.n	8005a84 <_printf_i+0x188>
 8005a7e:	065f      	lsls	r7, r3, #25
 8005a80:	bf48      	it	mi
 8005a82:	b2ad      	uxthmi	r5, r5
 8005a84:	6031      	str	r1, [r6, #0]
 8005a86:	07d9      	lsls	r1, r3, #31
 8005a88:	bf44      	itt	mi
 8005a8a:	f043 0320 	orrmi.w	r3, r3, #32
 8005a8e:	6023      	strmi	r3, [r4, #0]
 8005a90:	b11d      	cbz	r5, 8005a9a <_printf_i+0x19e>
 8005a92:	2310      	movs	r3, #16
 8005a94:	e7ac      	b.n	80059f0 <_printf_i+0xf4>
 8005a96:	4827      	ldr	r0, [pc, #156]	@ (8005b34 <_printf_i+0x238>)
 8005a98:	e7e9      	b.n	8005a6e <_printf_i+0x172>
 8005a9a:	6823      	ldr	r3, [r4, #0]
 8005a9c:	f023 0320 	bic.w	r3, r3, #32
 8005aa0:	6023      	str	r3, [r4, #0]
 8005aa2:	e7f6      	b.n	8005a92 <_printf_i+0x196>
 8005aa4:	4616      	mov	r6, r2
 8005aa6:	e7bd      	b.n	8005a24 <_printf_i+0x128>
 8005aa8:	6833      	ldr	r3, [r6, #0]
 8005aaa:	6825      	ldr	r5, [r4, #0]
 8005aac:	6961      	ldr	r1, [r4, #20]
 8005aae:	1d18      	adds	r0, r3, #4
 8005ab0:	6030      	str	r0, [r6, #0]
 8005ab2:	062e      	lsls	r6, r5, #24
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	d501      	bpl.n	8005abc <_printf_i+0x1c0>
 8005ab8:	6019      	str	r1, [r3, #0]
 8005aba:	e002      	b.n	8005ac2 <_printf_i+0x1c6>
 8005abc:	0668      	lsls	r0, r5, #25
 8005abe:	d5fb      	bpl.n	8005ab8 <_printf_i+0x1bc>
 8005ac0:	8019      	strh	r1, [r3, #0]
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	6123      	str	r3, [r4, #16]
 8005ac6:	4616      	mov	r6, r2
 8005ac8:	e7bc      	b.n	8005a44 <_printf_i+0x148>
 8005aca:	6833      	ldr	r3, [r6, #0]
 8005acc:	1d1a      	adds	r2, r3, #4
 8005ace:	6032      	str	r2, [r6, #0]
 8005ad0:	681e      	ldr	r6, [r3, #0]
 8005ad2:	6862      	ldr	r2, [r4, #4]
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	4630      	mov	r0, r6
 8005ad8:	f7fa fb9a 	bl	8000210 <memchr>
 8005adc:	b108      	cbz	r0, 8005ae2 <_printf_i+0x1e6>
 8005ade:	1b80      	subs	r0, r0, r6
 8005ae0:	6060      	str	r0, [r4, #4]
 8005ae2:	6863      	ldr	r3, [r4, #4]
 8005ae4:	6123      	str	r3, [r4, #16]
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005aec:	e7aa      	b.n	8005a44 <_printf_i+0x148>
 8005aee:	6923      	ldr	r3, [r4, #16]
 8005af0:	4632      	mov	r2, r6
 8005af2:	4649      	mov	r1, r9
 8005af4:	4640      	mov	r0, r8
 8005af6:	47d0      	blx	sl
 8005af8:	3001      	adds	r0, #1
 8005afa:	d0ad      	beq.n	8005a58 <_printf_i+0x15c>
 8005afc:	6823      	ldr	r3, [r4, #0]
 8005afe:	079b      	lsls	r3, r3, #30
 8005b00:	d413      	bmi.n	8005b2a <_printf_i+0x22e>
 8005b02:	68e0      	ldr	r0, [r4, #12]
 8005b04:	9b03      	ldr	r3, [sp, #12]
 8005b06:	4298      	cmp	r0, r3
 8005b08:	bfb8      	it	lt
 8005b0a:	4618      	movlt	r0, r3
 8005b0c:	e7a6      	b.n	8005a5c <_printf_i+0x160>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	4632      	mov	r2, r6
 8005b12:	4649      	mov	r1, r9
 8005b14:	4640      	mov	r0, r8
 8005b16:	47d0      	blx	sl
 8005b18:	3001      	adds	r0, #1
 8005b1a:	d09d      	beq.n	8005a58 <_printf_i+0x15c>
 8005b1c:	3501      	adds	r5, #1
 8005b1e:	68e3      	ldr	r3, [r4, #12]
 8005b20:	9903      	ldr	r1, [sp, #12]
 8005b22:	1a5b      	subs	r3, r3, r1
 8005b24:	42ab      	cmp	r3, r5
 8005b26:	dcf2      	bgt.n	8005b0e <_printf_i+0x212>
 8005b28:	e7eb      	b.n	8005b02 <_printf_i+0x206>
 8005b2a:	2500      	movs	r5, #0
 8005b2c:	f104 0619 	add.w	r6, r4, #25
 8005b30:	e7f5      	b.n	8005b1e <_printf_i+0x222>
 8005b32:	bf00      	nop
 8005b34:	0800620d 	.word	0x0800620d
 8005b38:	0800621e 	.word	0x0800621e

08005b3c <__sflush_r>:
 8005b3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b44:	0716      	lsls	r6, r2, #28
 8005b46:	4605      	mov	r5, r0
 8005b48:	460c      	mov	r4, r1
 8005b4a:	d454      	bmi.n	8005bf6 <__sflush_r+0xba>
 8005b4c:	684b      	ldr	r3, [r1, #4]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	dc02      	bgt.n	8005b58 <__sflush_r+0x1c>
 8005b52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	dd48      	ble.n	8005bea <__sflush_r+0xae>
 8005b58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b5a:	2e00      	cmp	r6, #0
 8005b5c:	d045      	beq.n	8005bea <__sflush_r+0xae>
 8005b5e:	2300      	movs	r3, #0
 8005b60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b64:	682f      	ldr	r7, [r5, #0]
 8005b66:	6a21      	ldr	r1, [r4, #32]
 8005b68:	602b      	str	r3, [r5, #0]
 8005b6a:	d030      	beq.n	8005bce <__sflush_r+0x92>
 8005b6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b6e:	89a3      	ldrh	r3, [r4, #12]
 8005b70:	0759      	lsls	r1, r3, #29
 8005b72:	d505      	bpl.n	8005b80 <__sflush_r+0x44>
 8005b74:	6863      	ldr	r3, [r4, #4]
 8005b76:	1ad2      	subs	r2, r2, r3
 8005b78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b7a:	b10b      	cbz	r3, 8005b80 <__sflush_r+0x44>
 8005b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b7e:	1ad2      	subs	r2, r2, r3
 8005b80:	2300      	movs	r3, #0
 8005b82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b84:	6a21      	ldr	r1, [r4, #32]
 8005b86:	4628      	mov	r0, r5
 8005b88:	47b0      	blx	r6
 8005b8a:	1c43      	adds	r3, r0, #1
 8005b8c:	89a3      	ldrh	r3, [r4, #12]
 8005b8e:	d106      	bne.n	8005b9e <__sflush_r+0x62>
 8005b90:	6829      	ldr	r1, [r5, #0]
 8005b92:	291d      	cmp	r1, #29
 8005b94:	d82b      	bhi.n	8005bee <__sflush_r+0xb2>
 8005b96:	4a2a      	ldr	r2, [pc, #168]	@ (8005c40 <__sflush_r+0x104>)
 8005b98:	410a      	asrs	r2, r1
 8005b9a:	07d6      	lsls	r6, r2, #31
 8005b9c:	d427      	bmi.n	8005bee <__sflush_r+0xb2>
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	6062      	str	r2, [r4, #4]
 8005ba2:	04d9      	lsls	r1, r3, #19
 8005ba4:	6922      	ldr	r2, [r4, #16]
 8005ba6:	6022      	str	r2, [r4, #0]
 8005ba8:	d504      	bpl.n	8005bb4 <__sflush_r+0x78>
 8005baa:	1c42      	adds	r2, r0, #1
 8005bac:	d101      	bne.n	8005bb2 <__sflush_r+0x76>
 8005bae:	682b      	ldr	r3, [r5, #0]
 8005bb0:	b903      	cbnz	r3, 8005bb4 <__sflush_r+0x78>
 8005bb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8005bb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005bb6:	602f      	str	r7, [r5, #0]
 8005bb8:	b1b9      	cbz	r1, 8005bea <__sflush_r+0xae>
 8005bba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005bbe:	4299      	cmp	r1, r3
 8005bc0:	d002      	beq.n	8005bc8 <__sflush_r+0x8c>
 8005bc2:	4628      	mov	r0, r5
 8005bc4:	f7ff fbea 	bl	800539c <_free_r>
 8005bc8:	2300      	movs	r3, #0
 8005bca:	6363      	str	r3, [r4, #52]	@ 0x34
 8005bcc:	e00d      	b.n	8005bea <__sflush_r+0xae>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	47b0      	blx	r6
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	1c50      	adds	r0, r2, #1
 8005bd8:	d1c9      	bne.n	8005b6e <__sflush_r+0x32>
 8005bda:	682b      	ldr	r3, [r5, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d0c6      	beq.n	8005b6e <__sflush_r+0x32>
 8005be0:	2b1d      	cmp	r3, #29
 8005be2:	d001      	beq.n	8005be8 <__sflush_r+0xac>
 8005be4:	2b16      	cmp	r3, #22
 8005be6:	d11e      	bne.n	8005c26 <__sflush_r+0xea>
 8005be8:	602f      	str	r7, [r5, #0]
 8005bea:	2000      	movs	r0, #0
 8005bec:	e022      	b.n	8005c34 <__sflush_r+0xf8>
 8005bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bf2:	b21b      	sxth	r3, r3
 8005bf4:	e01b      	b.n	8005c2e <__sflush_r+0xf2>
 8005bf6:	690f      	ldr	r7, [r1, #16]
 8005bf8:	2f00      	cmp	r7, #0
 8005bfa:	d0f6      	beq.n	8005bea <__sflush_r+0xae>
 8005bfc:	0793      	lsls	r3, r2, #30
 8005bfe:	680e      	ldr	r6, [r1, #0]
 8005c00:	bf08      	it	eq
 8005c02:	694b      	ldreq	r3, [r1, #20]
 8005c04:	600f      	str	r7, [r1, #0]
 8005c06:	bf18      	it	ne
 8005c08:	2300      	movne	r3, #0
 8005c0a:	eba6 0807 	sub.w	r8, r6, r7
 8005c0e:	608b      	str	r3, [r1, #8]
 8005c10:	f1b8 0f00 	cmp.w	r8, #0
 8005c14:	dde9      	ble.n	8005bea <__sflush_r+0xae>
 8005c16:	6a21      	ldr	r1, [r4, #32]
 8005c18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005c1a:	4643      	mov	r3, r8
 8005c1c:	463a      	mov	r2, r7
 8005c1e:	4628      	mov	r0, r5
 8005c20:	47b0      	blx	r6
 8005c22:	2800      	cmp	r0, #0
 8005c24:	dc08      	bgt.n	8005c38 <__sflush_r+0xfc>
 8005c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c2e:	81a3      	strh	r3, [r4, #12]
 8005c30:	f04f 30ff 	mov.w	r0, #4294967295
 8005c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c38:	4407      	add	r7, r0
 8005c3a:	eba8 0800 	sub.w	r8, r8, r0
 8005c3e:	e7e7      	b.n	8005c10 <__sflush_r+0xd4>
 8005c40:	dfbffffe 	.word	0xdfbffffe

08005c44 <_fflush_r>:
 8005c44:	b538      	push	{r3, r4, r5, lr}
 8005c46:	690b      	ldr	r3, [r1, #16]
 8005c48:	4605      	mov	r5, r0
 8005c4a:	460c      	mov	r4, r1
 8005c4c:	b913      	cbnz	r3, 8005c54 <_fflush_r+0x10>
 8005c4e:	2500      	movs	r5, #0
 8005c50:	4628      	mov	r0, r5
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
 8005c54:	b118      	cbz	r0, 8005c5e <_fflush_r+0x1a>
 8005c56:	6a03      	ldr	r3, [r0, #32]
 8005c58:	b90b      	cbnz	r3, 8005c5e <_fflush_r+0x1a>
 8005c5a:	f7ff f8e9 	bl	8004e30 <__sinit>
 8005c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0f3      	beq.n	8005c4e <_fflush_r+0xa>
 8005c66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c68:	07d0      	lsls	r0, r2, #31
 8005c6a:	d404      	bmi.n	8005c76 <_fflush_r+0x32>
 8005c6c:	0599      	lsls	r1, r3, #22
 8005c6e:	d402      	bmi.n	8005c76 <_fflush_r+0x32>
 8005c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c72:	f7ff fb90 	bl	8005396 <__retarget_lock_acquire_recursive>
 8005c76:	4628      	mov	r0, r5
 8005c78:	4621      	mov	r1, r4
 8005c7a:	f7ff ff5f 	bl	8005b3c <__sflush_r>
 8005c7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c80:	07da      	lsls	r2, r3, #31
 8005c82:	4605      	mov	r5, r0
 8005c84:	d4e4      	bmi.n	8005c50 <_fflush_r+0xc>
 8005c86:	89a3      	ldrh	r3, [r4, #12]
 8005c88:	059b      	lsls	r3, r3, #22
 8005c8a:	d4e1      	bmi.n	8005c50 <_fflush_r+0xc>
 8005c8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c8e:	f7ff fb83 	bl	8005398 <__retarget_lock_release_recursive>
 8005c92:	e7dd      	b.n	8005c50 <_fflush_r+0xc>

08005c94 <__swhatbuf_r>:
 8005c94:	b570      	push	{r4, r5, r6, lr}
 8005c96:	460c      	mov	r4, r1
 8005c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	b096      	sub	sp, #88	@ 0x58
 8005ca0:	4615      	mov	r5, r2
 8005ca2:	461e      	mov	r6, r3
 8005ca4:	da0d      	bge.n	8005cc2 <__swhatbuf_r+0x2e>
 8005ca6:	89a3      	ldrh	r3, [r4, #12]
 8005ca8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005cac:	f04f 0100 	mov.w	r1, #0
 8005cb0:	bf14      	ite	ne
 8005cb2:	2340      	movne	r3, #64	@ 0x40
 8005cb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005cb8:	2000      	movs	r0, #0
 8005cba:	6031      	str	r1, [r6, #0]
 8005cbc:	602b      	str	r3, [r5, #0]
 8005cbe:	b016      	add	sp, #88	@ 0x58
 8005cc0:	bd70      	pop	{r4, r5, r6, pc}
 8005cc2:	466a      	mov	r2, sp
 8005cc4:	f000 f848 	bl	8005d58 <_fstat_r>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	dbec      	blt.n	8005ca6 <__swhatbuf_r+0x12>
 8005ccc:	9901      	ldr	r1, [sp, #4]
 8005cce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005cd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005cd6:	4259      	negs	r1, r3
 8005cd8:	4159      	adcs	r1, r3
 8005cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cde:	e7eb      	b.n	8005cb8 <__swhatbuf_r+0x24>

08005ce0 <__smakebuf_r>:
 8005ce0:	898b      	ldrh	r3, [r1, #12]
 8005ce2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ce4:	079d      	lsls	r5, r3, #30
 8005ce6:	4606      	mov	r6, r0
 8005ce8:	460c      	mov	r4, r1
 8005cea:	d507      	bpl.n	8005cfc <__smakebuf_r+0x1c>
 8005cec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	6123      	str	r3, [r4, #16]
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	6163      	str	r3, [r4, #20]
 8005cf8:	b003      	add	sp, #12
 8005cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cfc:	ab01      	add	r3, sp, #4
 8005cfe:	466a      	mov	r2, sp
 8005d00:	f7ff ffc8 	bl	8005c94 <__swhatbuf_r>
 8005d04:	9f00      	ldr	r7, [sp, #0]
 8005d06:	4605      	mov	r5, r0
 8005d08:	4639      	mov	r1, r7
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	f7ff fbba 	bl	8005484 <_malloc_r>
 8005d10:	b948      	cbnz	r0, 8005d26 <__smakebuf_r+0x46>
 8005d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d16:	059a      	lsls	r2, r3, #22
 8005d18:	d4ee      	bmi.n	8005cf8 <__smakebuf_r+0x18>
 8005d1a:	f023 0303 	bic.w	r3, r3, #3
 8005d1e:	f043 0302 	orr.w	r3, r3, #2
 8005d22:	81a3      	strh	r3, [r4, #12]
 8005d24:	e7e2      	b.n	8005cec <__smakebuf_r+0xc>
 8005d26:	89a3      	ldrh	r3, [r4, #12]
 8005d28:	6020      	str	r0, [r4, #0]
 8005d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d2e:	81a3      	strh	r3, [r4, #12]
 8005d30:	9b01      	ldr	r3, [sp, #4]
 8005d32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005d36:	b15b      	cbz	r3, 8005d50 <__smakebuf_r+0x70>
 8005d38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	f000 f81d 	bl	8005d7c <_isatty_r>
 8005d42:	b128      	cbz	r0, 8005d50 <__smakebuf_r+0x70>
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	f023 0303 	bic.w	r3, r3, #3
 8005d4a:	f043 0301 	orr.w	r3, r3, #1
 8005d4e:	81a3      	strh	r3, [r4, #12]
 8005d50:	89a3      	ldrh	r3, [r4, #12]
 8005d52:	431d      	orrs	r5, r3
 8005d54:	81a5      	strh	r5, [r4, #12]
 8005d56:	e7cf      	b.n	8005cf8 <__smakebuf_r+0x18>

08005d58 <_fstat_r>:
 8005d58:	b538      	push	{r3, r4, r5, lr}
 8005d5a:	4d07      	ldr	r5, [pc, #28]	@ (8005d78 <_fstat_r+0x20>)
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4608      	mov	r0, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	602b      	str	r3, [r5, #0]
 8005d66:	f7fb f82b 	bl	8000dc0 <_fstat>
 8005d6a:	1c43      	adds	r3, r0, #1
 8005d6c:	d102      	bne.n	8005d74 <_fstat_r+0x1c>
 8005d6e:	682b      	ldr	r3, [r5, #0]
 8005d70:	b103      	cbz	r3, 8005d74 <_fstat_r+0x1c>
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	bd38      	pop	{r3, r4, r5, pc}
 8005d76:	bf00      	nop
 8005d78:	200003a8 	.word	0x200003a8

08005d7c <_isatty_r>:
 8005d7c:	b538      	push	{r3, r4, r5, lr}
 8005d7e:	4d06      	ldr	r5, [pc, #24]	@ (8005d98 <_isatty_r+0x1c>)
 8005d80:	2300      	movs	r3, #0
 8005d82:	4604      	mov	r4, r0
 8005d84:	4608      	mov	r0, r1
 8005d86:	602b      	str	r3, [r5, #0]
 8005d88:	f7fb f82a 	bl	8000de0 <_isatty>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	d102      	bne.n	8005d96 <_isatty_r+0x1a>
 8005d90:	682b      	ldr	r3, [r5, #0]
 8005d92:	b103      	cbz	r3, 8005d96 <_isatty_r+0x1a>
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	bd38      	pop	{r3, r4, r5, pc}
 8005d98:	200003a8 	.word	0x200003a8

08005d9c <_sbrk_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	4d06      	ldr	r5, [pc, #24]	@ (8005db8 <_sbrk_r+0x1c>)
 8005da0:	2300      	movs	r3, #0
 8005da2:	4604      	mov	r4, r0
 8005da4:	4608      	mov	r0, r1
 8005da6:	602b      	str	r3, [r5, #0]
 8005da8:	f7fb f832 	bl	8000e10 <_sbrk>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	d102      	bne.n	8005db6 <_sbrk_r+0x1a>
 8005db0:	682b      	ldr	r3, [r5, #0]
 8005db2:	b103      	cbz	r3, 8005db6 <_sbrk_r+0x1a>
 8005db4:	6023      	str	r3, [r4, #0]
 8005db6:	bd38      	pop	{r3, r4, r5, pc}
 8005db8:	200003a8 	.word	0x200003a8

08005dbc <_init>:
 8005dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dbe:	bf00      	nop
 8005dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc2:	bc08      	pop	{r3}
 8005dc4:	469e      	mov	lr, r3
 8005dc6:	4770      	bx	lr

08005dc8 <_fini>:
 8005dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dca:	bf00      	nop
 8005dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dce:	bc08      	pop	{r3}
 8005dd0:	469e      	mov	lr, r3
 8005dd2:	4770      	bx	lr
