#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 10 18:28:22 2018
# Process ID: 15256
# Current directory: P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1
# Command line: vivado.exe -log Adderblock_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adderblock_design_wrapper.tcl
# Log file: P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/Adderblock_design_wrapper.vds
# Journal file: P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Adderblock_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 330.313 ; gain = 29.145
Command: synth_design -top Adderblock_design_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.625 ; gain = 101.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adderblock_design_wrapper' [P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/hdl/Adderblock_design_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'Adderblock_design' declared at 'P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/synth/Adderblock_design.vhd:14' bound to instance 'Adderblock_design_i' of component 'Adderblock_design' [P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/hdl/Adderblock_design_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Adderblock_design' [P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/synth/Adderblock_design.vhd:30]
INFO: [Synth 8-3491] module 'Adderblock_design_full_adder_0_0' declared at 'P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/.Xil/Vivado-15256-ICT-50102K/realtime/Adderblock_design_full_adder_0_0_stub.vhdl:5' bound to instance 'full_adder_0' of component 'Adderblock_design_full_adder_0_0' [P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/synth/Adderblock_design.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Adderblock_design_full_adder_0_0' [P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/.Xil/Vivado-15256-ICT-50102K/realtime/Adderblock_design_full_adder_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Adderblock_design_half_adder_0_0' declared at 'P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/.Xil/Vivado-15256-ICT-50102K/realtime/Adderblock_design_half_adder_0_0_stub.vhdl:5' bound to instance 'half_adder_0' of component 'Adderblock_design_half_adder_0_0' [P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/synth/Adderblock_design.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Adderblock_design_half_adder_0_0' [P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/.Xil/Vivado-15256-ICT-50102K/realtime/Adderblock_design_half_adder_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Adderblock_design' (1#1) [P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/synth/Adderblock_design.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Adderblock_design_wrapper' (2#1) [P:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/hdl/Adderblock_design_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 499.234 ; gain = 156.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 499.234 ; gain = 156.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 499.234 ; gain = 156.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [p:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/ip/Adderblock_design_half_adder_0_0/Adderblock_design_half_adder_0_0/Adderblock_design_half_adder_0_0_in_context.xdc] for cell 'Adderblock_design_i/half_adder_0'
Finished Parsing XDC File [p:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/ip/Adderblock_design_half_adder_0_0/Adderblock_design_half_adder_0_0/Adderblock_design_half_adder_0_0_in_context.xdc] for cell 'Adderblock_design_i/half_adder_0'
Parsing XDC File [p:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/ip/Adderblock_design_full_adder_0_0/Adderblock_design_full_adder_0_0/Adderblock_design_full_adder_0_0_in_context.xdc] for cell 'Adderblock_design_i/full_adder_0'
Finished Parsing XDC File [p:/Adder/two_bit_adder/two_bit_adder.srcs/sources_1/bd/Adderblock_design/ip/Adderblock_design_full_adder_0_0/Adderblock_design_full_adder_0_0/Adderblock_design_full_adder_0_0_in_context.xdc] for cell 'Adderblock_design_i/full_adder_0'
Parsing XDC File [P:/Adder/two_bit_adder/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [P:/Adder/two_bit_adder/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/Adder/two_bit_adder/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adderblock_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adderblock_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 761.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 761.742 ; gain = 418.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 761.742 ; gain = 418.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Adderblock_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Adderblock_design_i/half_adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Adderblock_design_i/full_adder_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 761.742 ; gain = 418.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 761.742 ; gain = 418.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 761.742 ; gain = 418.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 814.344 ; gain = 471.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 814.344 ; gain = 471.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 814.344 ; gain = 471.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 815.734 ; gain = 472.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 815.734 ; gain = 472.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 815.734 ; gain = 472.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 815.734 ; gain = 472.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 815.734 ; gain = 472.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 815.734 ; gain = 472.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |Adderblock_design_full_adder_0_0 |         1|
|2     |Adderblock_design_half_adder_0_0 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |Adderblock_design_full_adder_0_0_bbox_0 |     1|
|2     |Adderblock_design_half_adder_0_0_bbox_1 |     1|
|3     |IBUF                                    |     4|
|4     |OBUF                                    |     3|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |    11|
|2     |  Adderblock_design_i |Adderblock_design |     4|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 815.734 ; gain = 472.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 815.734 ; gain = 210.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 815.734 ; gain = 472.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 838.418 ; gain = 508.105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'P:/Adder/two_bit_adder/two_bit_adder.runs/synth_1/Adderblock_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adderblock_design_wrapper_utilization_synth.rpt -pb Adderblock_design_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 838.660 ; gain = 0.012
INFO: [Common 17-206] Exiting Vivado at Wed Oct 10 18:29:29 2018...
