

================================================================
== Vitis HLS Report for 'mem_transfer_Pipeline_UNPACK_U'
================================================================
* Date:           Mon Nov 17 18:42:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.168 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  0.650 us|  0.650 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UNPACK_U  |      128|      128|         1|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       85|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      136|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       27|     -|
|Register             |        -|      -|       11|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       11|      248|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |bitselect_1ns_256ns_8ns_1_1_1_U953  |bitselect_1ns_256ns_8ns_1_1_1  |        0|   0|  0|  68|    0|
    |bitselect_1ns_256ns_8ns_1_1_1_U954  |bitselect_1ns_256ns_8ns_1_1_1  |        0|   0|  0|  68|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                               |                               |        0|   0|  0| 136|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_226_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln105_fu_148_p2     |         +|   0|  0|  23|          16|          16|
    |icmp_ln106_1_fu_211_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln106_fu_178_p2    |      icmp|   0|  0|  23|          16|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  85|          57|          50|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_b_2  |   9|          2|    9|         18|
    |b_fu_68               |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   19|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |b_fu_68      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|s             |   in|    8|     ap_none|                               s|        scalar|
|u_1_address1  |  out|   18|   ap_memory|                             u_1|         array|
|u_1_ce1       |  out|    1|   ap_memory|                             u_1|         array|
|u_1_we1       |  out|    1|   ap_memory|                             u_1|         array|
|u_1_d1        |  out|    1|   ap_memory|                             u_1|         array|
|u_0_address1  |  out|   18|   ap_memory|                             u_0|         array|
|u_0_ce1       |  out|    1|   ap_memory|                             u_0|         array|
|u_0_we1       |  out|    1|   ap_memory|                             u_0|         array|
|u_0_d1        |  out|    1|   ap_memory|                             u_0|         array|
|tmp_165       |   in|   16|     ap_none|                         tmp_165|        scalar|
|u_t           |   in|  256|     ap_none|                             u_t|        scalar|
+--------------+-----+-----+------------+--------------------------------+--------------+

