{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685552466104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685552466109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 17:01:05 2023 " "Processing started: Wed May 31 17:01:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685552466109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685552466109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c ALU16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c ALU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685552466110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685552466296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685552466297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-behofALU16 " "Found design unit 1: ALU16-behofALU16" {  } { { "ALU16.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/ALU16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/ALU16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685552476260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 17 8 " "Found 17 design units, including 8 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-beh_and_2 " "Found design unit 1: and_2-beh_and_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_2-beh_or_2 " "Found design unit 2: or_2-beh_or_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor_2-beh_xor_2 " "Found design unit 3: xor_2-beh_xor_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder1bit-beh_adder " "Found design unit 4: adder1bit-beh_adder" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mul_X_Xinv-beh_mul_X_Xinv " "Found design unit 5: mul_X_Xinv-beh_mul_X_Xinv" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mul_4-beh_mul_4 " "Found design unit 6: mul_4-beh_mul_4" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alu-beh_alu " "Found design unit 7: alu-beh_alu" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cc-decode " "Found design unit 8: cc-decode" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 my_components " "Found design unit 9: my_components" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_2 " "Found entity 2: or_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor_2 " "Found entity 3: xor_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder1bit " "Found entity 4: adder1bit" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "5 mul_X_Xinv " "Found entity 5: mul_X_Xinv" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "6 mul_4 " "Found entity 6: mul_4" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu " "Found entity 7: alu" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""} { "Info" "ISGN_ENTITY_NAME" "8 cc " "Found entity 8: cc" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685552476261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685552476261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU16 " "Elaborating entity \"ALU16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685552476318 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow ALU16.vhd(11) " "VHDL Signal Declaration warning at ALU16.vhd(11): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/ALU16.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685552476319 "|ALU16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cc cc:C0 " "Elaborating entity \"cc\" for hierarchy \"cc:C0\"" {  } { { "ALU16.vhd" "C0" { Text "/home/ubuntu/QuartusProjects/Task2/P2/ALU16.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:A0 " "Elaborating entity \"alu\" for hierarchy \"alu:A0\"" {  } { { "ALU16.vhd" "A0" { Text "/home/ubuntu/QuartusProjects/Task2/P2/ALU16.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_X_Xinv alu:A0\|mul_X_Xinv:mulA " "Elaborating entity \"mul_X_Xinv\" for hierarchy \"alu:A0\|mul_X_Xinv:mulA\"" {  } { { "my_components.vhd" "mulA" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 alu:A0\|and_2:AND_gate " "Elaborating entity \"and_2\" for hierarchy \"alu:A0\|and_2:AND_gate\"" {  } { { "my_components.vhd" "AND_gate" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 alu:A0\|or_2:OR_gate " "Elaborating entity \"or_2\" for hierarchy \"alu:A0\|or_2:OR_gate\"" {  } { { "my_components.vhd" "OR_gate" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit alu:A0\|adder1bit:Adder_1bit " "Elaborating entity \"adder1bit\" for hierarchy \"alu:A0\|adder1bit:Adder_1bit\"" {  } { { "my_components.vhd" "Adder_1bit" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 alu:A0\|xor_2:XOR_gate " "Elaborating entity \"xor_2\" for hierarchy \"alu:A0\|xor_2:XOR_gate\"" {  } { { "my_components.vhd" "XOR_gate" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_4 alu:A0\|mul_4:Output_Mux " "Elaborating entity \"mul_4\" for hierarchy \"alu:A0\|mul_4:Output_Mux\"" {  } { { "my_components.vhd" "Output_Mux" { Text "/home/ubuntu/QuartusProjects/Task2/P2/my_components.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685552476344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "ALU16.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P2/ALU16.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685552476936 "|ALU16|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685552476936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685552477016 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685552477016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685552477016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685552477016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685552477062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 17:01:17 2023 " "Processing ended: Wed May 31 17:01:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685552477062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685552477062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685552477062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685552477062 ""}
