$date
  Tue Feb 20 20:47:31 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module testbench $end
$var reg 1 ! j $end
$var reg 1 " k $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % q $end
$var reg 1 & qb $end
$scope module uut $end
$var reg 1 ' j $end
$var reg 1 ( k $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$var reg 1 + q $end
$var reg 1 , qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
1&
0'
0(
0)
1*
0+
1,
#1000000
0$
0*
#2000000
#5000000
1"
1(
#8000000
1!
0"
1'
0(
#10000000
1#
1%
0&
1)
1+
0,
#11000000
1"
1(
#14000000
#20000000
0#
0)
#30000000
1#
0%
1&
1)
0+
1,
#40000000
0#
0)
#50000000
1#
1%
0&
1)
1+
0,
#60000000
0#
0)
#70000000
1#
0%
1&
1)
0+
1,
#80000000
0#
0)
#90000000
1#
1%
0&
1)
1+
0,
#100000000
0#
0)
