// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_recv_krnl_partition (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        ComputeWordCnt_loc_dout,
        ComputeWordCnt_loc_empty_n,
        ComputeWordCnt_loc_read,
        ComputeWordCnt_loc_out_din,
        ComputeWordCnt_loc_out_full_n,
        ComputeWordCnt_loc_out_write,
        ComputeWordCnt_loc_out1_din,
        ComputeWordCnt_loc_out1_full_n,
        ComputeWordCnt_loc_out1_write,
        s_data_net_out_dout,
        s_data_net_out_empty_n,
        s_data_net_out_read,
        s_data_cal_din,
        s_data_cal_full_n,
        s_data_cal_write,
        s_data_out_din,
        s_data_out_full_n,
        s_data_out_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
input  [31:0] ComputeWordCnt_loc_dout;
input   ComputeWordCnt_loc_empty_n;
output   ComputeWordCnt_loc_read;
output  [31:0] ComputeWordCnt_loc_out_din;
input   ComputeWordCnt_loc_out_full_n;
output   ComputeWordCnt_loc_out_write;
output  [31:0] ComputeWordCnt_loc_out1_din;
input   ComputeWordCnt_loc_out1_full_n;
output   ComputeWordCnt_loc_out1_write;
input  [511:0] s_data_net_out_dout;
input   s_data_net_out_empty_n;
output   s_data_net_out_read;
output  [511:0] s_data_cal_din;
input   s_data_cal_full_n;
output   s_data_cal_write;
output  [511:0] s_data_out_din;
input   s_data_out_full_n;
output   s_data_out_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_start;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_done;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_continue;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_idle;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_ready;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_scalar_ComputeWordCnt_loc_read;
wire   [31:0] partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out_din;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out_write;
wire   [31:0] partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out1_din;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out1_write;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_net_out_read;
wire   [511:0] partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_cal_din;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_cal_write;
wire   [511:0] partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_out_din;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_out_write;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_start_full_n;
wire    partition_Loop_VITIS_LOOP_71_1_proc2761_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
end

hls_recv_krnl_partition_Loop_VITIS_LOOP_71_1_proc2761 partition_Loop_VITIS_LOOP_71_1_proc2761_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_start),
    .ap_done(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_done),
    .ap_continue(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_continue),
    .ap_idle(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_idle),
    .ap_ready(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_ready),
    .scalar_ComputeWordCnt_loc_dout(ComputeWordCnt_loc_dout),
    .scalar_ComputeWordCnt_loc_empty_n(ComputeWordCnt_loc_empty_n),
    .scalar_ComputeWordCnt_loc_read(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_scalar_ComputeWordCnt_loc_read),
    .ComputeWordCnt_loc_out_din(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out_din),
    .ComputeWordCnt_loc_out_full_n(ComputeWordCnt_loc_out_full_n),
    .ComputeWordCnt_loc_out_write(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out_write),
    .ComputeWordCnt_loc_out1_din(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out1_din),
    .ComputeWordCnt_loc_out1_full_n(ComputeWordCnt_loc_out1_full_n),
    .ComputeWordCnt_loc_out1_write(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out1_write),
    .s_data_net_out_dout(s_data_net_out_dout),
    .s_data_net_out_empty_n(s_data_net_out_empty_n),
    .s_data_net_out_read(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_net_out_read),
    .s_data_cal_din(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_cal_din),
    .s_data_cal_full_n(s_data_cal_full_n),
    .s_data_cal_write(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_cal_write),
    .s_data_out_din(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_out_din),
    .s_data_out_full_n(s_data_out_full_n),
    .s_data_out_write(partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_out_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign ComputeWordCnt_loc_out1_din = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out1_din;

assign ComputeWordCnt_loc_out1_write = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out1_write;

assign ComputeWordCnt_loc_out_din = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out_din;

assign ComputeWordCnt_loc_out_write = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ComputeWordCnt_loc_out_write;

assign ComputeWordCnt_loc_read = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_scalar_ComputeWordCnt_loc_read;

assign ap_done = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_done;

assign ap_idle = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_idle;

assign ap_ready = internal_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_done;

assign ap_sync_ready = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_ready;

assign internal_ap_ready = ap_sync_ready;

assign partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_continue = ap_continue;

assign partition_Loop_VITIS_LOOP_71_1_proc2761_U0_ap_start = real_start;

assign partition_Loop_VITIS_LOOP_71_1_proc2761_U0_start_full_n = 1'b1;

assign partition_Loop_VITIS_LOOP_71_1_proc2761_U0_start_write = 1'b0;

assign s_data_cal_din = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_cal_din;

assign s_data_cal_write = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_cal_write;

assign s_data_net_out_read = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_net_out_read;

assign s_data_out_din = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_out_din;

assign s_data_out_write = partition_Loop_VITIS_LOOP_71_1_proc2761_U0_s_data_out_write;

assign start_out = real_start;

endmodule //hls_recv_krnl_partition
