# Lab 3: Latches, Flip Flops, and Registers
*Duncan Wood* <br>
*09/22/2025*

---

## Part I - Gated SR Latch
A gated sr latch was implemented in verilog code as shown in figures 1 and 2 below.
<div align="center">
  <img src="img/rs_latch.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 1: RS Latch Module.</em>
</div>
<br>
<div align="center">
  <img src="img/rs_latch_main.jpg" alt="Part I Verilog Code" width="300"/><br>
  <em>Figure 2: Part I Main.</em>
</div>

### RTL Layout
<div align="center">
  <img src="img/rs_latch_rtl.jpg" alt="Part I RTL Layout" width="600"/><br>
  <em>Figure 3: RS Latch RTL Layout.</em>
</div>

## Part II - Gated D Latch
<div align="center">
  <img src="img/d_latch.jpg" alt="Part II Verilog Code" width="400"/><br>
  <em>Figure 4: D Latch Module.</em>
</div>
<br>
<div align="center">
  <img src="img/d_latch_main.jpg" alt="Part II Verilog Code" width="400"/><br>
  <em>Figure 5: Part II Main.</em>
</div>

### RTL Layout
<div align="center">
  <img src="img/d_latch_rtl.jpg" alt="Part I Verilog Code" width="600"/><br>
  <em>Figure 6: D Latch RTL Layout.</em>
</div>



## Part III - Positive Edge Triggered D Flip Flop

<div align="center">
  <img src="img/d_flipflop.jpg" alt="Part II Verilog Code" width="200"/><br>
  <em>Figure 7: D Flip Flop Module.</em>
</div>
<br>
<div align="center">
  <img src="img/d_flipflop_main.jpg" alt="Part II Verilog Code" width="300"/><br>
  <em>Figure 8: Part III Main.</em>
</div>

### RTL Layout
<div align="center">
  <img src="img/d_flipflop_rtl.jpg" alt="Part I Verilog Code" width="600"/><br>
  <em>Figure 9: D Flip Flop RTL Layount</em>
</div>

## Part IV
<div align="center">
  <img src="img/advD_L3_p4_main.jpg" alt="Part IV Verilog Code" width="400"/><br>
  <em>Figure 10: Part IV Verilog Code Main.</em>
</div>

### RTL Layout
<div align="center">
  <img src="img/l3_p4_rtl.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 11: RTL Layout.</em>
</div>

## Part V
<div align="center">
  <img src="img/hex_storage_display_a.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 12: Module .</em>
</div>
<div align="center">
  <img src="img/hex_storage_display_b.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 13: Module .</em>
  <div align="center">
  <img src="img/hex_storage_display_c.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 14: Module .</em>
</div>
  <div align="center">
  <img src="img/hex_storage_display_d.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 15: Module .</em>


  ### RTL Layout
  <div align="center">
  <img src="img/l3_p5a_rtl.jpg" alt="Part I Verilog Code" width="600"/><br>
  <em>Figure 16: RTL Layout .</em>
</div>
  <div align="center">
  <img src="img/l3_p5b_rtl.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 16: RTL Layout .</em>
</div>
