;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	ADD 270, 1
	SLT 28, @92
	SLT 28, @92
	SUB #402, <-9
	ADD #278, <1
	SLT 28, @92
	ADD #278, <1
	JMN -1, @-20
	MOV -1, <-20
	ADD #278, <1
	SUB #127, 106
	MOV 57, <-20
	SUB @0, 100
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	ADD #278, <1
	ADD #278, <1
	SUB <0, @2
	SLT 28, @92
	MOV -7, <-10
	SUB #127, 106
	MOV -1, <-20
	MOV -1, <-20
	SLT 28, @92
	SLT 28, @92
	ADD 0, -2
	ADD 0, -2
	ADD 275, 60
	SPL 300, 90
	DJN -1, @-20
	ADD 0, -2
	JMP @72, #100
	JMP @72, #100
	MOV 270, 1
	MOV -57, <-22
	SUB -0, 29
	ADD 0, 2
	SUB #127, 106
	SUB #127, 106
	SUB #127, 106
	CMP 287, <920
	CMP -7, <-420
	CMP -7, <-420
	MOV 57, <-20
	MOV 57, <-20
