#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Aug  6 14:41:25 2022
# Process ID: 16200
# Current directory: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir_wrap/xsim_script.tcl}
# Log file: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/xsim.log
# Journal file: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir_wrap/xsim_script.tcl
source fir_wrap.tcl
