
 Test Suite: vc-srams
  + Test Case 1: vc_CombinationalSRAM_1rw
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 0,write_data = aaaa
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = aaaa, actual = aaaa
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 0,write_data = aaaa
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 1,write_data = bbbb
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 2,write_data = cccc
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 3,write_data = dddd
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 4,write_data = eeee
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = aaaa, actual = aaaa
                Inputs:read_en = 1,read_addr = 1
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = bbbb, actual = bbbb
                Inputs:read_en = 1,read_addr = 2
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = cccc, actual = cccc
                Inputs:read_en = 1,read_addr = 3
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = dddd, actual = dddd
                Inputs:read_en = 1,read_addr = 4
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = eeee, actual = eeee
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 0,write_data = 0000
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 1,write_data = 1111
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 2,write_data = 2222
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 3,write_data = 3333
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 4,write_data = 4444
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = 0000, actual = 0000
                Inputs:read_en = 1,read_addr = 1
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = 1111, actual = 1111
                Inputs:read_en = 1,read_addr = 2
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = 2222, actual = 2222
                Inputs:read_en = 1,read_addr = 3
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = 3333, actual = 3333
                Inputs:read_en = 1,read_addr = 4
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = 4444, actual = 4444
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 2,write_addr = 0,write_data = aaaa
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = aa00, actual = aa00
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 1,write_addr = 0,write_data = dddd
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = aadd, actual = aadd
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 0,write_addr = 0,write_data = 0123
     [ passed ]t1_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t1_read_data, expected = aadd, actual = aadd
  + Test Case 2: vc_SynchronousSRAM_1rw
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 0,write_data = aaaa
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = aaaa, actual = aaaa
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 0,write_data = aaaa
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 1,write_data = bbbb
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 2,write_data = cccc
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 3,write_data = dddd
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 4,write_data = eeee
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 1
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = aaaa, actual = aaaa
                Inputs:read_en = 1,read_addr = 2
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = bbbb, actual = bbbb
                Inputs:read_en = 1,read_addr = 3
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = cccc, actual = cccc
                Inputs:read_en = 1,read_addr = 4
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = dddd, actual = dddd
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = eeee, actual = eeee
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 0,write_data = 0000
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 1,write_data = 1111
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 2,write_data = 2222
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 3,write_data = 3333
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 3,write_addr = 4,write_data = 4444
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 1
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = 0000, actual = 0000
                Inputs:read_en = 1,read_addr = 2
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = 1111, actual = 1111
                Inputs:read_en = 1,read_addr = 3
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = 2222, actual = 2222
                Inputs:read_en = 1,read_addr = 4
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = 3333, actual = 3333
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = 4444, actual = 4444
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 2,write_addr = 0,write_data = aaaa
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = aa00, actual = aa00
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 1,write_addr = 0,write_data = dddd
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = aadd, actual = aadd
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 1,write_byte_en = 0,write_addr = 0,write_data = 0123
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 1,read_addr = 0
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = zzzz, actual = xxxx
                Inputs:read_en = 0,read_addr = x
                Inputs:write_en = 0,write_byte_en = x,write_addr = x,write_data = xxxx
     [ passed ]t2_read_data, expected = aadd, actual = aadd

