# SDRAM Controller and SDRAM in Caravel User Project
## Run User Project Memory Enabled counter_la Testbench
Run iverilog simulation
```sh
cd ~/SoC_SDRAM/testbench/counter_la
source run_sim
```
