<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/inorder/resources/cache_unit.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>cpu/inorder/resources/cache_unit.cc</h1>  </div>
</div>
<div class="contents">
<a href="cache__unit_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Korey Sewell</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="preprocessor">#include &lt;list&gt;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &lt;vector&gt;</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;arch/locked_mem.hh&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;arch/utility.hh&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="cache__unit_8hh.html">cpu/inorder/resources/cache_unit.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="inorder_2cpu_8hh.html">cpu/inorder/cpu.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="pipeline__traits_8hh.html">cpu/inorder/pipeline_traits.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="resource__pool_8hh.html">cpu/inorder/resource_pool.hh</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;debug/Activity.hh&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;debug/AddrDep.hh&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;debug/InOrderCachePort.hh&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;debug/InOrderStall.hh&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;debug/InOrderTLB.hh&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;debug/LLSC.hh&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;debug/RefCount.hh&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;debug/ThreadModel.hh&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html" title="Declaration of a request, the overall memory request consisting of the parts of the request that are ...">mem/request.hh</a>&quot;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="keyword">using namespace </span>std;
<a name="l00054"></a>00054 <span class="keyword">using namespace </span>TheISA;
<a name="l00055"></a>00055 <span class="keyword">using namespace </span>ThePipeline;
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="keyword">static</span> std::string
<a name="l00059"></a>00059 printMemData(uint8_t *data, <span class="keywordtype">unsigned</span> size)
<a name="l00060"></a>00060 {
<a name="l00061"></a>00061     std::stringstream dataStr;
<a name="l00062"></a>00062     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> pos = 0; pos &lt; size; pos++) {
<a name="l00063"></a>00063         <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(dataStr, <span class="stringliteral">&quot;%02x&quot;</span>, data[pos]);
<a name="l00064"></a>00064     }
<a name="l00065"></a>00065     <span class="keywordflow">return</span> dataStr.str();
<a name="l00066"></a>00066 }
<a name="l00067"></a>00067 <span class="preprocessor">#endif</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a>00069 <a class="code" href="classCacheUnit.html#a9adb3137a7c90234eb4a109a141b0992">CacheUnit::CacheUnit</a>(<span class="keywordtype">string</span> res_name, <span class="keywordtype">int</span> res_id, <span class="keywordtype">int</span> res_width,
<a name="l00070"></a>00070                      <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> res_latency, <a class="code" href="classInOrderCPU.html">InOrderCPU</a> *_cpu,
<a name="l00071"></a>00071                      <a class="code" href="namespaceThePipeline.html#aa93998cbab17d7a8eb0acb0c9153b70a">ThePipeline::Params</a> *params)
<a name="l00072"></a>00072     : <a class="code" href="classResource.html">Resource</a>(res_name, res_id, res_width, res_latency, _cpu),
<a name="l00073"></a>00073       cachePort(NULL), cachePortBlocked(false)
<a name="l00074"></a>00074 {
<a name="l00075"></a>00075     <span class="comment">// Hard-Code Selection For Now</span>
<a name="l00076"></a>00076     <span class="keywordflow">if</span> (res_id == <a class="code" href="namespaceThePipeline.html#a6fe6e0def324ecc663819b4cad987a2ba92a8319a5bd5582d8bf2b680bbfb6bbd">ICache</a>)
<a name="l00077"></a>00077         _tlb = params-&gt;itb;
<a name="l00078"></a>00078     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res_id == <a class="code" href="namespaceThePipeline.html#a6fe6e0def324ecc663819b4cad987a2bad6e7718bf97fb4a2c9c214d0d69770a0">DCache</a>)
<a name="l00079"></a>00079         _tlb = params-&gt;dtb;
<a name="l00080"></a>00080     <span class="keywordflow">else</span>
<a name="l00081"></a>00081         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized TLB name passed by user&quot;</span>);
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <span class="comment">// Note that the CPU port is not yet instantiated (as it is done</span>
<a name="l00084"></a>00084     <span class="comment">// after the resource pool), we delay setting the cachePort</span>
<a name="l00085"></a>00085     <span class="comment">// pointer until init().</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>=0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">MaxThreads</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00088"></a>00088         tlbBlocked[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <span class="keyword">false</span>;
<a name="l00089"></a>00089         tlbBlockSeqNum[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = 0;
<a name="l00090"></a>00090     }
<a name="l00091"></a>00091 }
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 TheISA::TLB*
<a name="l00094"></a><a class="code" href="classCacheUnit.html#a8786760ecf8c49199c1be90f6cf81305">00094</a> <a class="code" href="classCacheUnit.html#a8786760ecf8c49199c1be90f6cf81305">CacheUnit::tlb</a>()
<a name="l00095"></a>00095 {
<a name="l00096"></a>00096     <span class="keywordflow">return</span> <a class="code" href="classCacheUnit.html#a63141958121d41bb650ad2b60690cf38">_tlb</a>;
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="keywordtype">void</span>
<a name="l00101"></a><a class="code" href="classCacheUnit.html#a0270e6bc76c817abcb3b3577cec06590">00101</a> <a class="code" href="classCacheUnit.html#a0270e6bc76c817abcb3b3577cec06590" title="Any extra initiliazation stuff can be set up using this function that should get called before the si...">CacheUnit::init</a>()
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="comment">// Get the appropriate port from the CPU based on the resource name.</span>
<a name="l00104"></a>00104     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="namespaceThePipeline.html#a6fe6e0def324ecc663819b4cad987a2ba92a8319a5bd5582d8bf2b680bbfb6bbd">ICache</a>) {
<a name="l00105"></a>00105         <a class="code" href="classCacheUnit.html#a71097c9e07a80a8f0cf39fa14fdad59a" title="Cache interface.">cachePort</a> = &amp;<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#accbdfd461de94ef742276597387aa266" title="Return a reference to the instruction port.">getInstPort</a>();
<a name="l00106"></a>00106     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="namespaceThePipeline.html#a6fe6e0def324ecc663819b4cad987a2bad6e7718bf97fb4a2c9c214d0d69770a0">DCache</a>) {
<a name="l00107"></a>00107         <a class="code" href="classCacheUnit.html#a71097c9e07a80a8f0cf39fa14fdad59a" title="Cache interface.">cachePort</a> = &amp;<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a985e4d6b45250168cb062b803a60f488" title="Return a reference to the data port.">getDataPort</a>();
<a name="l00108"></a>00108     }
<a name="l00109"></a>00109     assert(<a class="code" href="classCacheUnit.html#a71097c9e07a80a8f0cf39fa14fdad59a" title="Cache interface.">cachePort</a> != NULL);
<a name="l00110"></a>00110 
<a name="l00111"></a>00111     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classResource.html#a7b50bdf396f6e76f1d72b7af7daf16e0" title="The number of instructions the resource can simultaneously process.">width</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00112"></a>00112         <a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <span class="keyword">new</span> <a class="code" href="classCacheRequest.html">CacheRequest</a>(<span class="keyword">this</span>);
<a name="l00113"></a>00113     }
<a name="l00114"></a>00114 
<a name="l00115"></a>00115     <a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a> = <a class="code" href="classCacheUnit.html#a71097c9e07a80a8f0cf39fa14fdad59a" title="Cache interface.">cachePort</a>-&gt;<a class="code" href="classMasterPort.html#a3f4d2040ca1c55fe37497fc02313c555" title="Called by the associated device if it wishes to find out the blocksize of the device on attached to t...">peerBlockSize</a>();
<a name="l00116"></a>00116     <a class="code" href="classCacheUnit.html#a1f6a9777c85eff63c663185c3d087c1f">cacheBlkMask</a> = <a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a>  - 1;
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <a class="code" href="classResource.html#aa4557eb9042a843ad54561266d03f6b2">initSlots</a>();
<a name="l00119"></a>00119 }
<a name="l00120"></a>00120 
<a name="l00121"></a>00121 <span class="keywordtype">int</span>
<a name="l00122"></a><a class="code" href="classCacheUnit.html#a7554d19c635e5cc9f7c86532f68df6fd">00122</a> <a class="code" href="classCacheUnit.html#a7554d19c635e5cc9f7c86532f68df6fd" title="Get the next available slot in this resource.">CacheUnit::getSlot</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a998838ef47790476dd8f659ca91d1af0">tlbBlocked</a>[tid]) {
<a name="l00126"></a>00126         <span class="keywordflow">return</span> -1;
<a name="l00127"></a>00127     }
<a name="l00128"></a>00128 
<a name="l00129"></a>00129     <span class="comment">// For a Split-Load, the instruction would have processed once already</span>
<a name="l00130"></a>00130     <span class="comment">// causing the address to be unset.</span>
<a name="l00131"></a>00131     <span class="keywordflow">if</span> (!inst-&gt;validMemAddr() &amp;&amp; !inst-&gt;splitInst) {
<a name="l00132"></a>00132         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;[tid:%i][sn:%i] Mem. Addr. must be set before requesting &quot;</span>
<a name="l00133"></a>00133               <span class="stringliteral">&quot;cache access\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00134"></a>00134     }
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <span class="keywordtype">int</span> new_slot = <a class="code" href="classCacheUnit.html#a7554d19c635e5cc9f7c86532f68df6fd" title="Get the next available slot in this resource.">Resource::getSlot</a>(inst);
<a name="l00137"></a>00137     inst-&gt;memTime = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick</a>();
<a name="l00138"></a>00138     <span class="comment">//@note: add back in if you want speculative loads/store capability</span>
<a name="l00139"></a>00139     <span class="comment">//setAddrDependency(inst);</span>
<a name="l00140"></a>00140     <span class="keywordflow">return</span> new_slot;
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 <span class="keywordtype">void</span>
<a name="l00144"></a><a class="code" href="classCacheUnit.html#a8880beebd91c295d038c16170cd9a23e">00144</a> <a class="code" href="classCacheUnit.html#a8880beebd91c295d038c16170cd9a23e">CacheUnit::setAddrDependency</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> req_addr = inst-&gt;getMemAddr();
<a name="l00147"></a>00147     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00148"></a>00148 
<a name="l00149"></a>00149     <a class="code" href="classCacheUnit.html#aa7458acc7cab9102996b366af74774b2">addrList</a>[tid].push_back(req_addr);
<a name="l00150"></a>00150     <a class="code" href="classCacheUnit.html#a2f020e0fef0f91497f9756d6435d1c59">addrMap</a>[tid][req_addr] = inst-&gt;seqNum;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(AddrDep,
<a name="l00153"></a>00153             <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Address %08p added to dependency list (size=%i)\n&quot;</span>,
<a name="l00154"></a>00154             inst-&gt;readTid(), inst-&gt;seqNum, req_addr, <a class="code" href="classCacheUnit.html#aa7458acc7cab9102996b366af74774b2">addrList</a>[tid].size());
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <span class="comment">//@NOTE: 10 is an arbitrarily &quot;high&quot; number, but to be exact</span>
<a name="l00157"></a>00157     <span class="comment">//       we would need to know the # of outstanding accesses</span>
<a name="l00158"></a>00158     <span class="comment">//       a priori. Information like fetch width, stage width,</span>
<a name="l00159"></a>00159     <span class="comment">//       fetch buffer, and the branch resolution stage would be</span>
<a name="l00160"></a>00160     <span class="comment">//       useful for the icache_port. For the dcache port, the #</span>
<a name="l00161"></a>00161     <span class="comment">//       of outstanding cache accesses (mshrs) would be a good</span>
<a name="l00162"></a>00162     <span class="comment">//       sanity check here.</span>
<a name="l00163"></a>00163     <span class="comment">//assert(addrList[tid].size() &lt; 10);</span>
<a name="l00164"></a>00164 }
<a name="l00165"></a>00165 
<a name="l00166"></a>00166 <span class="keywordtype">void</span>
<a name="l00167"></a><a class="code" href="classCacheUnit.html#a2b395d44f67040d4ab15d60363266713">00167</a> <a class="code" href="classCacheUnit.html#a2b395d44f67040d4ab15d60363266713">CacheUnit::removeAddrDependency</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> mem_addr = inst-&gt;getMemAddr();
<a name="l00172"></a>00172     
<a name="l00173"></a>00173     inst-&gt;unsetMemAddr();
<a name="l00174"></a>00174 
<a name="l00175"></a>00175     <span class="comment">// Erase from Address List</span>
<a name="l00176"></a>00176     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;Addr&gt;::iterator</a> list_it = find(<a class="code" href="classCacheUnit.html#aa7458acc7cab9102996b366af74774b2">addrList</a>[tid].begin(),
<a name="l00177"></a>00177                                           <a class="code" href="classCacheUnit.html#aa7458acc7cab9102996b366af74774b2">addrList</a>[tid].end(),
<a name="l00178"></a>00178                                           mem_addr);
<a name="l00179"></a>00179     assert(list_it != <a class="code" href="classCacheUnit.html#aa7458acc7cab9102996b366af74774b2">addrList</a>[tid].end() || inst-&gt;splitInst);
<a name="l00180"></a>00180 
<a name="l00181"></a>00181     <span class="keywordflow">if</span> (list_it != <a class="code" href="classCacheUnit.html#aa7458acc7cab9102996b366af74774b2">addrList</a>[tid].end()) {
<a name="l00182"></a>00182         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(AddrDep,
<a name="l00183"></a>00183                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i] Address %08p removed from dependency &quot;</span>
<a name="l00184"></a>00184                 <span class="stringliteral">&quot;list\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum, (*list_it));
<a name="l00185"></a>00185 
<a name="l00186"></a>00186         <a class="code" href="classCacheUnit.html#aa7458acc7cab9102996b366af74774b2">addrList</a>[tid].erase(list_it);
<a name="l00187"></a>00187 
<a name="l00188"></a>00188         <span class="comment">// Erase From Address Map (Used for Debugging)</span>
<a name="l00189"></a>00189         <a class="code" href="classCacheUnit.html#a2f020e0fef0f91497f9756d6435d1c59">addrMap</a>[tid].erase(<a class="code" href="classCacheUnit.html#a2f020e0fef0f91497f9756d6435d1c59">addrMap</a>[tid].find(mem_addr));
<a name="l00190"></a>00190     }
<a name="l00191"></a>00191     
<a name="l00192"></a>00192 
<a name="l00193"></a>00193 }
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 <a class="code" href="classResourceRequest.html">ResReqPtr</a>
<a name="l00196"></a><a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7">00196</a> <a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7" title="Find the request that corresponds to this instruction.">CacheUnit::findRequest</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classResource.html#a7b50bdf396f6e76f1d72b7af7daf16e0" title="The number of instructions the resource can simultaneously process.">width</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00199"></a>00199         <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req =
<a name="l00200"></a>00200             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00201"></a>00201         assert(cache_req);
<a name="l00202"></a>00202 
<a name="l00203"></a>00203         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a2b5b54205bad4fd738007422613d11d2">valid</a> &amp;&amp;
<a name="l00204"></a>00204             cache_req-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>() == inst &amp;&amp;
<a name="l00205"></a>00205             cache_req-&gt;<a class="code" href="classCacheRequest.html#abbb10c36649cc1690a765b3aa1a131cd">instIdx</a> == inst-&gt;curSkedEntry-&gt;idx) {
<a name="l00206"></a>00206             <span class="keywordflow">return</span> cache_req;
<a name="l00207"></a>00207         }
<a name="l00208"></a>00208     }
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     <span class="keywordflow">return</span> NULL;
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 <a class="code" href="classResourceRequest.html">ResReqPtr</a>
<a name="l00214"></a><a class="code" href="classCacheUnit.html#a2f911111e51dcb421063c744987446f1">00214</a> <a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7" title="Find the request that corresponds to this instruction.">CacheUnit::findRequest</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <span class="keywordtype">int</span> idx)
<a name="l00215"></a>00215 {
<a name="l00216"></a>00216     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classResource.html#a7b50bdf396f6e76f1d72b7af7daf16e0" title="The number of instructions the resource can simultaneously process.">width</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00217"></a>00217         <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req =
<a name="l00218"></a>00218             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00219"></a>00219         assert(cache_req);
<a name="l00220"></a>00220 
<a name="l00221"></a>00221         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a2b5b54205bad4fd738007422613d11d2">valid</a> &amp;&amp;
<a name="l00222"></a>00222             cache_req-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>() == inst &amp;&amp;
<a name="l00223"></a>00223             cache_req-&gt;<a class="code" href="classCacheRequest.html#abbb10c36649cc1690a765b3aa1a131cd">instIdx</a> == idx) {
<a name="l00224"></a>00224             <span class="keywordflow">return</span> cache_req;
<a name="l00225"></a>00225         }
<a name="l00226"></a>00226     }
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     <span class="keywordflow">return</span> NULL;
<a name="l00229"></a>00229 }
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 <a class="code" href="classResourceRequest.html">ResReqPtr</a>
<a name="l00233"></a><a class="code" href="classCacheUnit.html#aa0158b2f2f743e4f82f4a28f38288b2d">00233</a> <a class="code" href="classCacheUnit.html#aa0158b2f2f743e4f82f4a28f38288b2d" title="Request usage of a resource for this instruction.">CacheUnit::getRequest</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <span class="keywordtype">int</span> stage_num, <span class="keywordtype">int</span> res_idx,
<a name="l00234"></a>00234                      <span class="keywordtype">int</span> slot_num, <span class="keywordtype">unsigned</span> cmd)
<a name="l00235"></a>00235 {
<a name="l00236"></a>00236     <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>* sched_entry = *inst-&gt;curSkedEntry;
<a name="l00237"></a>00237     <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[slot_num]);
<a name="l00238"></a>00238 
<a name="l00239"></a>00239     <span class="keywordflow">if</span> (!inst-&gt;validMemAddr()) {
<a name="l00240"></a>00240         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Mem. Addr. must be set before requesting cache access\n&quot;</span>);
<a name="l00241"></a>00241     }
<a name="l00242"></a>00242 
<a name="l00243"></a>00243     <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102" title="List of all commands associated with a packet.">MemCmd::Command</a> pkt_cmd;
<a name="l00244"></a>00244 
<a name="l00245"></a>00245     <span class="keywordflow">switch</span> (sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#a908acfb80869ef35d270a3d5487f0699">cmd</a>)
<a name="l00246"></a>00246     {
<a name="l00247"></a>00247       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a63f480e206b8d9784e8c042b08146ef5">InitSecondSplitRead</a>:
<a name="l00248"></a>00248         pkt_cmd = MemCmd::ReadReq;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00251"></a>00251                 <span class="stringliteral">&quot;[tid:%i]: Read request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00252"></a>00252                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;split2ndAddr);
<a name="l00253"></a>00253         <span class="keywordflow">break</span>;
<a name="l00254"></a>00254 
<a name="l00255"></a>00255       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a021ed4b41cb490959113606398c6f440">InitiateReadData</a>:
<a name="l00256"></a>00256         pkt_cmd = MemCmd::ReadReq;
<a name="l00257"></a>00257 
<a name="l00258"></a>00258         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00259"></a>00259                 <span class="stringliteral">&quot;[tid:%i]: Read request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00260"></a>00260                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;getMemAddr());
<a name="l00261"></a>00261         <span class="keywordflow">break</span>;
<a name="l00262"></a>00262 
<a name="l00263"></a>00263       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a5d1f82b8a96a255e2a42da7213d5e3f5">InitSecondSplitWrite</a>:
<a name="l00264"></a>00264         pkt_cmd = MemCmd::WriteReq;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00267"></a>00267                 <span class="stringliteral">&quot;[tid:%i]: Write request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00268"></a>00268                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;split2ndAddr);
<a name="l00269"></a>00269         <span class="keywordflow">break</span>;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a40f896d7e18eecc0818ff41d21a72bc8">InitiateWriteData</a>:
<a name="l00272"></a>00272         pkt_cmd = MemCmd::WriteReq;
<a name="l00273"></a>00273 
<a name="l00274"></a>00274         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00275"></a>00275                 <span class="stringliteral">&quot;[tid:%i]: Write request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00276"></a>00276                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;getMemAddr());
<a name="l00277"></a>00277         <span class="keywordflow">break</span>;
<a name="l00278"></a>00278 
<a name="l00279"></a>00279       <span class="keywordflow">default</span>:
<a name="l00280"></a>00280         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;%i: Unexpected request type (%i) to %s&quot;</span>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick</a>(),
<a name="l00281"></a>00281               sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#a908acfb80869ef35d270a3d5487f0699">cmd</a>, <a class="code" href="classResource.html#a0dc98d91cd7aefea8225c28e3e799f6f" title="Return name of this resource.">name</a>());
<a name="l00282"></a>00282     }
<a name="l00283"></a>00283 
<a name="l00284"></a>00284     cache_req-&gt;<a class="code" href="classCacheRequest.html#a1f6ec59c661144886ad4b388cb8c3eea">setRequest</a>(inst, stage_num, <span class="keywordtype">id</span>, slot_num,
<a name="l00285"></a>00285                           sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#a908acfb80869ef35d270a3d5487f0699">cmd</a>, pkt_cmd,
<a name="l00286"></a>00286                           inst-&gt;curSkedEntry-&gt;idx);
<a name="l00287"></a>00287     <span class="keywordflow">return</span> cache_req;
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 
<a name="l00290"></a>00290 <span class="keywordtype">void</span>
<a name="l00291"></a><a class="code" href="classCacheUnit.html#ad9ab9e3fdcd0f79dcc3aae33374faa41">00291</a> <a class="code" href="classCacheUnit.html#ad9ab9e3fdcd0f79dcc3aae33374faa41" title="Request a Resource again.">CacheUnit::requestAgain</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <span class="keywordtype">bool</span> &amp;service_request)
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7" title="Find the request that corresponds to this instruction.">findRequest</a>(inst));
<a name="l00294"></a>00294     assert(cache_req);
<a name="l00295"></a>00295 
<a name="l00296"></a>00296     <span class="comment">// Check to see if this instruction is requesting the same command</span>
<a name="l00297"></a>00297     <span class="comment">// or a different one</span>
<a name="l00298"></a>00298     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a> != inst-&gt;curSkedEntry-&gt;cmd &amp;&amp;
<a name="l00299"></a>00299         cache_req-&gt;<a class="code" href="classCacheRequest.html#abbb10c36649cc1690a765b3aa1a131cd">instIdx</a> == inst-&gt;curSkedEntry-&gt;idx) {
<a name="l00300"></a>00300         <span class="comment">// If different, then update command in the request</span>
<a name="l00301"></a>00301         cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a> = inst-&gt;curSkedEntry-&gt;cmd;
<a name="l00302"></a>00302         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00303"></a>00303                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Updating the command for this &quot;</span>
<a name="l00304"></a>00304                 <span class="stringliteral">&quot;instruction\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00305"></a>00305 
<a name="l00306"></a>00306         service_request = <span class="keyword">true</span>;
<a name="l00307"></a>00307     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst-&gt;curSkedEntry-&gt;idx != <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a63f480e206b8d9784e8c042b08146ef5">CacheUnit::InitSecondSplitRead</a> &amp;&amp;
<a name="l00308"></a>00308                inst-&gt;curSkedEntry-&gt;idx != <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a5d1f82b8a96a255e2a42da7213d5e3f5">CacheUnit::InitSecondSplitWrite</a>) {
<a name="l00309"></a>00309         <span class="comment">// If same command, just check to see if memory access was completed</span>
<a name="l00310"></a>00310         <span class="comment">// but dont try to re-execute</span>
<a name="l00311"></a>00311         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00312"></a>00312                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: requesting this resource again\n&quot;</span>,
<a name="l00313"></a>00313                 inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00314"></a>00314 
<a name="l00315"></a>00315         service_request = <span class="keyword">true</span>;
<a name="l00316"></a>00316     }
<a name="l00317"></a>00317 }
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <span class="keywordtype">void</span>
<a name="l00320"></a><a class="code" href="classCacheUnit.html#af7a1579a253f441abf9b4dab8ced85cc">00320</a> <a class="code" href="classCacheUnit.html#af7a1579a253f441abf9b4dab8ced85cc" title="Create request that will interface w/TLB and Memory objects.">CacheUnit::setupMemRequest</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req,
<a name="l00321"></a>00321                            <span class="keywordtype">int</span> acc_size, <span class="keywordtype">int</span> flags)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00324"></a>00324     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> aligned_addr = inst-&gt;getMemAddr();
<a name="l00325"></a>00325 
<a name="l00326"></a>00326     <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#a703f2b68efca13c3e16b118e1e72982f">is2ndSplit</a>()) {
<a name="l00327"></a>00327         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> == NULL) {
<a name="l00328"></a>00328             cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> =
<a name="l00329"></a>00329                 <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a2ecb3e5a075e164cd24aceb3929512e4">asid</a>[tid], aligned_addr, acc_size, flags,
<a name="l00330"></a>00330                             <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d" title="Reads this CPU&amp;#39;s unique data requestor ID.">dataMasterId</a>(),
<a name="l00331"></a>00331                             inst-&gt;instAddr(),
<a name="l00332"></a>00332                             <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ace852f3b806ef07528dd05044483d349">readCpuId</a>(), <span class="comment">//@todo: use context id</span>
<a name="l00333"></a>00333                             tid);
<a name="l00334"></a>00334         }
<a name="l00335"></a>00335     } <span class="keywordflow">else</span> {
<a name="l00336"></a>00336         assert(inst-&gt;splitInst);
<a name="l00337"></a>00337 
<a name="l00338"></a>00338         <span class="keywordflow">if</span> (inst-&gt;splitMemReq == NULL) {
<a name="l00339"></a>00339             inst-&gt;splitMemReq = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a2ecb3e5a075e164cd24aceb3929512e4">asid</a>[tid], 
<a name="l00340"></a>00340                                             inst-&gt;split2ndAddr,
<a name="l00341"></a>00341                                             acc_size, 
<a name="l00342"></a>00342                                             flags, 
<a name="l00343"></a>00343                                             <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d" title="Reads this CPU&amp;#39;s unique data requestor ID.">dataMasterId</a>(),
<a name="l00344"></a>00344                                             inst-&gt;instAddr(),
<a name="l00345"></a>00345                                             <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ace852f3b806ef07528dd05044483d349">readCpuId</a>(), 
<a name="l00346"></a>00346                                             tid);
<a name="l00347"></a>00347         }
<a name="l00348"></a>00348 
<a name="l00349"></a>00349         cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> = inst-&gt;splitMemReq;
<a name="l00350"></a>00350     }
<a name="l00351"></a>00351 }
<a name="l00352"></a>00352 
<a name="l00353"></a>00353 <span class="keywordtype">void</span>
<a name="l00354"></a><a class="code" href="classCacheUnit.html#ab7660256d3b5502fb2c2e9bf720513f8">00354</a> <a class="code" href="classCacheUnit.html#ab7660256d3b5502fb2c2e9bf720513f8">CacheUnit::doTLBAccess</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req, <span class="keywordtype">int</span> acc_size,
<a name="l00355"></a>00355                        <span class="keywordtype">int</span> flags, TheISA::TLB::Mode tlb_mode)
<a name="l00356"></a>00356 {
<a name="l00357"></a>00357     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00358"></a>00358 
<a name="l00359"></a>00359     <a class="code" href="classCacheUnit.html#af7a1579a253f441abf9b4dab8ced85cc" title="Create request that will interface w/TLB and Memory objects.">setupMemRequest</a>(inst, cache_req, acc_size, flags);
<a name="l00360"></a>00360 
<a name="l00361"></a>00361     <span class="comment">//@todo: HACK: the DTB expects the correct PC in the ThreadContext</span>
<a name="l00362"></a>00362     <span class="comment">//       but how if the memory accesses are speculative? Shouldn&#39;t</span>
<a name="l00363"></a>00363     <span class="comment">//       we send along the requestor&#39;s PC to the translate functions?</span>
<a name="l00364"></a>00364     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc = <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a6910dc05063cceb62c3d01af025f0496" title="Pointers to all of the threads in the CPU.">thread</a>[tid]-&gt;getTC();
<a name="l00365"></a>00365     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> old_pc = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00366"></a>00366     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>() = inst-&gt;pcState();
<a name="l00367"></a>00367 
<a name="l00368"></a>00368     inst-&gt;fault =
<a name="l00369"></a>00369         <a class="code" href="classCacheUnit.html#a63141958121d41bb650ad2b60690cf38">_tlb</a>-&gt;translateAtomic(cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>, tc, tlb_mode);
<a name="l00370"></a>00370     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>() = old_pc;
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00373"></a>00373         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderTLB, <span class="stringliteral">&quot;[tid:%i]: %s encountered while translating &quot;</span>
<a name="l00374"></a>00374                 <span class="stringliteral">&quot;addr:%08p for [sn:%i].\n&quot;</span>, tid, inst-&gt;fault-&gt;name(),
<a name="l00375"></a>00375                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#a10ed86026a55738f7b19b56733a21ab4" title="Accessor function for vaddr.">getVaddr</a>(), inst-&gt;seqNum);
<a name="l00376"></a>00376 
<a name="l00377"></a>00377         <a class="code" href="classCacheUnit.html#a998838ef47790476dd8f659ca91d1af0">tlbBlocked</a>[tid] = <span class="keyword">true</span>;
<a name="l00378"></a>00378         <a class="code" href="classCacheUnit.html#ad71a4a5331702f85a993e6de4ed46d43">tlbBlockSeqNum</a>[tid] = inst-&gt;seqNum;
<a name="l00379"></a>00379 
<a name="l00380"></a>00380         <span class="comment">// Make sure nothing gets executed until after this faulting</span>
<a name="l00381"></a>00381         <span class="comment">// instruction gets handled.</span>
<a name="l00382"></a>00382         inst-&gt;setSerializeAfter();
<a name="l00383"></a>00383 
<a name="l00384"></a>00384         <span class="comment">// Mark it as complete so it can pass through next stage.</span>
<a name="l00385"></a>00385         <span class="comment">// Fault Handling will happen at commit/graduation</span>
<a name="l00386"></a>00386         cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>();
<a name="l00387"></a>00387     } <span class="keywordflow">else</span> {
<a name="l00388"></a>00388         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderTLB, <span class="stringliteral">&quot;[tid:%i]: [sn:%i] virt. addr %08p translated &quot;</span>
<a name="l00389"></a>00389                 <span class="stringliteral">&quot;to phys. addr:%08p.\n&quot;</span>, tid, inst-&gt;seqNum,
<a name="l00390"></a>00390                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#a10ed86026a55738f7b19b56733a21ab4" title="Accessor function for vaddr.">getVaddr</a>(),
<a name="l00391"></a>00391                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#acba97b6757af00dbc0c5bcfef4f7d249">getPaddr</a>());
<a name="l00392"></a>00392     }
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 <span class="keywordtype">void</span>
<a name="l00396"></a><a class="code" href="classCacheUnit.html#aeeedfccdc14ec1c9fddddecf37367497">00396</a> <a class="code" href="classCacheUnit.html#aeeedfccdc14ec1c9fddddecf37367497" title="Post-processsing for Trap Generated from this instruction.">CacheUnit::trap</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> fault, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid, <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00397"></a>00397 {
<a name="l00398"></a>00398     <a class="code" href="classCacheUnit.html#a998838ef47790476dd8f659ca91d1af0">tlbBlocked</a>[tid] = <span class="keyword">false</span>;
<a name="l00399"></a>00399 }
<a name="l00400"></a>00400 
<a name="l00401"></a>00401 <a class="code" href="classRefCountingPtr.html" title="If you want a reference counting pointer to a mutable object, create it like this:">Fault</a>
<a name="l00402"></a><a class="code" href="classCacheUnit.html#ae5ded339f99b24b68d81b09e30e89f10">00402</a> <a class="code" href="classCacheUnit.html#ae5ded339f99b24b68d81b09e30e89f10">CacheUnit::read</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>,
<a name="l00403"></a>00403                 uint8_t *data, <span class="keywordtype">unsigned</span> size, <span class="keywordtype">unsigned</span> flags)
<a name="l00404"></a>00404 {
<a name="l00405"></a>00405     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7" title="Find the request that corresponds to this instruction.">findRequest</a>(inst));
<a name="l00406"></a>00406     assert(cache_req &amp;&amp; <span class="stringliteral">&quot;Can&#39;t Find Instruction for Read!&quot;</span>);
<a name="l00407"></a>00407 
<a name="l00408"></a>00408     <span class="comment">// The block size of our peer</span>
<a name="l00409"></a>00409     <span class="keywordtype">unsigned</span> blockSize = <a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a>;
<a name="l00410"></a>00410 
<a name="l00411"></a>00411     <span class="comment">//The size of the data we&#39;re trying to read.</span>
<a name="l00412"></a>00412     <span class="keywordtype">int</span> fullSize = size;
<a name="l00413"></a>00413     inst-&gt;totalSize = size;
<a name="l00414"></a>00414 
<a name="l00415"></a>00415     <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00416"></a>00416         inst-&gt;traceData-&gt;setAddr(addr);
<a name="l00417"></a>00417     }
<a name="l00418"></a>00418 
<a name="l00419"></a>00419     <span class="keywordflow">if</span> (inst-&gt;split2ndAccess) {     
<a name="l00420"></a>00420         size = inst-&gt;split2ndSize;
<a name="l00421"></a>00421         cache_req-&gt;<a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a> = <span class="keyword">true</span>;        
<a name="l00422"></a>00422         cache_req-&gt;<a class="code" href="classCacheRequest.html#a3880860b9c68791d51b5ee08a02b1cb3">split2ndAccess</a> = <span class="keyword">true</span>;
<a name="l00423"></a>00423         
<a name="l00424"></a>00424         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Split Read Access (2 of 2) for &quot;</span>
<a name="l00425"></a>00425                 <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, inst-&gt;seqNum, inst-&gt;getMemAddr(),
<a name="l00426"></a>00426                 inst-&gt;split2ndAddr);
<a name="l00427"></a>00427     }  
<a name="l00428"></a>00428     
<a name="l00429"></a>00429 
<a name="l00430"></a>00430     <span class="comment">//The address of the second part of this access if it needs to be split</span>
<a name="l00431"></a>00431     <span class="comment">//across a cache line boundary.</span>
<a name="l00432"></a>00432     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> secondAddr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(addr + size - 1, blockSize);
<a name="l00433"></a>00433 
<a name="l00434"></a>00434     
<a name="l00435"></a>00435     <span class="keywordflow">if</span> (secondAddr &gt; addr &amp;&amp; !inst-&gt;split2ndAccess) {
<a name="l00436"></a>00436 
<a name="l00437"></a>00437         <span class="keywordflow">if</span> (!inst-&gt;splitInst) {
<a name="l00438"></a>00438             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%i: sn[%i] Split Read Access (1 of 2) for &quot;</span>
<a name="l00439"></a>00439                     <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick</a>(), inst-&gt;seqNum, addr, secondAddr);
<a name="l00440"></a>00440 
<a name="l00441"></a>00441             <span class="keywordtype">unsigned</span> stage_num = cache_req-&gt;<a class="code" href="classResourceRequest.html#a34d0af179f46ff88a9e2cde3f5e06f2f" title="Get Stage Number.">getStageNum</a>();
<a name="l00442"></a>00442             <span class="keywordtype">unsigned</span> cmd = inst-&gt;curSkedEntry-&gt;cmd;
<a name="l00443"></a>00443 
<a name="l00444"></a>00444             <span class="comment">// 1. Make A New Inst. Schedule w/Split Read/Complete Entered on</span>
<a name="l00445"></a>00445             <span class="comment">// the schedule</span>
<a name="l00446"></a>00446             <span class="comment">// ==============================</span>
<a name="l00447"></a>00447             <span class="comment">// 2. Reassign curSkedPtr to current command (InitiateRead) on new</span>
<a name="l00448"></a>00448             <span class="comment">// schedule</span>
<a name="l00449"></a>00449             <span class="comment">// ==============================</span>
<a name="l00450"></a>00450             inst-&gt;splitInst = <span class="keyword">true</span>;
<a name="l00451"></a>00451             inst-&gt;setBackSked(<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#adc0a4e705232abfa9784c42e2a307909">createBackEndSked</a>(inst));
<a name="l00452"></a>00452             inst-&gt;curSkedEntry = inst-&gt;backSked-&gt;find(stage_num, cmd);
<a name="l00453"></a>00453         } <span class="keywordflow">else</span> {
<a name="l00454"></a>00454             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%i] [sn:%i] Retrying Split Read &quot;</span>
<a name="l00455"></a>00455                     <span class="stringliteral">&quot;Access (1 of 2) for (%#x, %#x).\n&quot;</span>, inst-&gt;readTid(),
<a name="l00456"></a>00456                     inst-&gt;seqNum, addr, secondAddr);
<a name="l00457"></a>00457         }
<a name="l00458"></a>00458 
<a name="l00459"></a>00459         <span class="comment">// Save All &quot;Total&quot; Split Information</span>
<a name="l00460"></a>00460         <span class="comment">// ==============================</span>
<a name="l00461"></a>00461         inst-&gt;splitMemData = <span class="keyword">new</span> uint8_t[size];
<a name="l00462"></a>00462 
<a name="l00463"></a>00463         <span class="comment">// Split Information for First Access</span>
<a name="l00464"></a>00464         <span class="comment">// ==============================</span>
<a name="l00465"></a>00465         size = secondAddr - addr;
<a name="l00466"></a>00466         cache_req-&gt;<a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a> = <span class="keyword">true</span>;
<a name="l00467"></a>00467 
<a name="l00468"></a>00468         <span class="comment">// Split Information for Second Access</span>
<a name="l00469"></a>00469         <span class="comment">// ==============================</span>
<a name="l00470"></a>00470         inst-&gt;split2ndSize = addr + fullSize - secondAddr;
<a name="l00471"></a>00471         inst-&gt;split2ndAddr = secondAddr;            
<a name="l00472"></a>00472         inst-&gt;split2ndDataPtr = inst-&gt;splitMemData + size;
<a name="l00473"></a>00473         inst-&gt;split2ndFlags = flags;        
<a name="l00474"></a>00474     }
<a name="l00475"></a>00475     
<a name="l00476"></a>00476     <a class="code" href="classCacheUnit.html#ab7660256d3b5502fb2c2e9bf720513f8">doTLBAccess</a>(inst, cache_req, size, flags, TheISA::TLB::Read);
<a name="l00477"></a>00477 
<a name="l00478"></a>00478     <span class="keywordflow">if</span> (inst-&gt;fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00479"></a>00479         <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a>) {            
<a name="l00480"></a>00480             cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a> = <span class="keyword">new</span> uint8_t[size];
<a name="l00481"></a>00481             <a class="code" href="classCacheUnit.html#ac897e9b4fbfe3c413ce5ebcbd8478245" title="Read/Write on behalf of an instruction.">doCacheAccess</a>(inst, NULL);
<a name="l00482"></a>00482         } <span class="keywordflow">else</span> {
<a name="l00483"></a>00483             <span class="keywordflow">if</span> (!inst-&gt;split2ndAccess) {                
<a name="l00484"></a>00484                 cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a> = inst-&gt;splitMemData;
<a name="l00485"></a>00485             } <span class="keywordflow">else</span> {
<a name="l00486"></a>00486                 cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a> = inst-&gt;split2ndDataPtr;                
<a name="l00487"></a>00487             }
<a name="l00488"></a>00488             
<a name="l00489"></a>00489             <a class="code" href="classCacheUnit.html#ac897e9b4fbfe3c413ce5ebcbd8478245" title="Read/Write on behalf of an instruction.">doCacheAccess</a>(inst, NULL, cache_req);            
<a name="l00490"></a>00490         }        
<a name="l00491"></a>00491     }
<a name="l00492"></a>00492 
<a name="l00493"></a>00493     <span class="keywordflow">return</span> inst-&gt;fault;
<a name="l00494"></a>00494 }
<a name="l00495"></a>00495 
<a name="l00496"></a>00496 <a class="code" href="classRefCountingPtr.html" title="If you want a reference counting pointer to a mutable object, create it like this:">Fault</a>
<a name="l00497"></a><a class="code" href="classCacheUnit.html#a4bf62fdf25b4136518f82b207c1c6a4f">00497</a> <a class="code" href="classCacheUnit.html#a4bf62fdf25b4136518f82b207c1c6a4f">CacheUnit::write</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, uint8_t *data, <span class="keywordtype">unsigned</span> size,
<a name="l00498"></a>00498                  <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <span class="keywordtype">unsigned</span> flags, uint64_t *write_res)
<a name="l00499"></a>00499 {
<a name="l00500"></a>00500     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7" title="Find the request that corresponds to this instruction.">findRequest</a>(inst));
<a name="l00501"></a>00501     assert(cache_req &amp;&amp; <span class="stringliteral">&quot;Can&#39;t Find Instruction for Write!&quot;</span>);
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     <span class="comment">// The block size of our peer</span>
<a name="l00504"></a>00504     <span class="keywordtype">unsigned</span> blockSize = <a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a>;
<a name="l00505"></a>00505 
<a name="l00506"></a>00506     <span class="comment">//The size of the data we&#39;re trying to write.</span>
<a name="l00507"></a>00507     <span class="keywordtype">int</span> fullSize = size;
<a name="l00508"></a>00508     inst-&gt;totalSize = size;
<a name="l00509"></a>00509 
<a name="l00510"></a>00510     <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00511"></a>00511         inst-&gt;traceData-&gt;setAddr(addr);
<a name="l00512"></a>00512     }
<a name="l00513"></a>00513 
<a name="l00514"></a>00514     <span class="keywordflow">if</span> (inst-&gt;split2ndAccess) {     
<a name="l00515"></a>00515         size = inst-&gt;split2ndSize;
<a name="l00516"></a>00516         cache_req-&gt;<a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a> = <span class="keyword">true</span>;        
<a name="l00517"></a>00517         cache_req-&gt;<a class="code" href="classCacheRequest.html#a3880860b9c68791d51b5ee08a02b1cb3">split2ndAccess</a> = <span class="keyword">true</span>;
<a name="l00518"></a>00518         
<a name="l00519"></a>00519         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Split Write Access (2 of 2) for &quot;</span>
<a name="l00520"></a>00520                 <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, inst-&gt;seqNum, inst-&gt;getMemAddr(),
<a name="l00521"></a>00521                 inst-&gt;split2ndAddr);
<a name="l00522"></a>00522     }  
<a name="l00523"></a>00523 
<a name="l00524"></a>00524     <span class="comment">//The address of the second part of this access if it needs to be split</span>
<a name="l00525"></a>00525     <span class="comment">//across a cache line boundary.</span>
<a name="l00526"></a>00526     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> secondAddr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(addr + size - 1, blockSize);
<a name="l00527"></a>00527 
<a name="l00528"></a>00528     <span class="keywordflow">if</span> (secondAddr &gt; addr &amp;&amp; !inst-&gt;split2ndAccess) {
<a name="l00529"></a>00529             
<a name="l00530"></a>00530         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Split Write Access (1 of 2) for &quot;</span>
<a name="l00531"></a>00531                 <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, inst-&gt;seqNum, addr, secondAddr);
<a name="l00532"></a>00532 
<a name="l00533"></a>00533         <span class="comment">// Save All &quot;Total&quot; Split Information</span>
<a name="l00534"></a>00534         <span class="comment">// ==============================</span>
<a name="l00535"></a>00535         inst-&gt;splitInst = <span class="keyword">true</span>;        
<a name="l00536"></a>00536 
<a name="l00537"></a>00537         <span class="keywordflow">if</span> (!inst-&gt;splitInstSked) {
<a name="l00538"></a>00538             assert(0 &amp;&amp; <span class="stringliteral">&quot;Split Requests Not Supported for Now...&quot;</span>);
<a name="l00539"></a>00539 
<a name="l00540"></a>00540             <span class="comment">// Schedule Split Read/Complete for Instruction</span>
<a name="l00541"></a>00541             <span class="comment">// ==============================</span>
<a name="l00542"></a>00542             <span class="keywordtype">int</span> stage_num = cache_req-&gt;<a class="code" href="classResourceRequest.html#a34d0af179f46ff88a9e2cde3f5e06f2f" title="Get Stage Number.">getStageNum</a>();
<a name="l00543"></a>00543             <a class="code" href="classResourceSked.html" title="The ResourceSked maintains the complete schedule for an instruction.">RSkedPtr</a> inst_sked = (stage_num &gt;= <a class="code" href="namespaceThePipeline.html#ae1f7d925b86908d6ba944281b205a63b">ThePipeline::BackEndStartStage</a>) ?
<a name="l00544"></a>00544                 inst-&gt;backSked : inst-&gt;frontSked;
<a name="l00545"></a>00545         
<a name="l00546"></a>00546             <span class="comment">// this is just an arbitrarily high priority to ensure that this</span>
<a name="l00547"></a>00547             <span class="comment">// gets pushed to the back of the list</span>
<a name="l00548"></a>00548             <span class="keywordtype">int</span> stage_pri = 20;
<a name="l00549"></a>00549         
<a name="l00550"></a>00550             <span class="keywordtype">int</span> isplit_cmd = <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a5d1f82b8a96a255e2a42da7213d5e3f5">CacheUnit::InitSecondSplitWrite</a>;
<a name="l00551"></a>00551             inst_sked-&gt;<a class="code" href="classResourceSked.html#a1309f3ca622c62491d0d0ca0b853597f" title="Add To Schedule based on stage num and priority of Schedule Entry.">push</a>(<span class="keyword">new</span>
<a name="l00552"></a>00552                             <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>(stage_num,
<a name="l00553"></a>00553                                           stage_pri,
<a name="l00554"></a>00554                                           <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a810facabac6ac9eac6e6344295de4d13" title="Interface between the CPU and CPU resources.">resPool</a>-&gt;<a class="code" href="classResourcePool.html#a20208476d857f5d0765038c5ea9805ac" title="Returns a specific resource.">getResIdx</a>(<a class="code" href="namespaceThePipeline.html#a6fe6e0def324ecc663819b4cad987a2bad6e7718bf97fb4a2c9c214d0d69770a0">DCache</a>),
<a name="l00555"></a>00555                                           isplit_cmd,
<a name="l00556"></a>00556                                           1));
<a name="l00557"></a>00557 
<a name="l00558"></a>00558             <span class="keywordtype">int</span> csplit_cmd = CacheUnit::CompleteSecondSplitWrite;
<a name="l00559"></a>00559             inst_sked-&gt;<a class="code" href="classResourceSked.html#a1309f3ca622c62491d0d0ca0b853597f" title="Add To Schedule based on stage num and priority of Schedule Entry.">push</a>(<span class="keyword">new</span>
<a name="l00560"></a>00560                             <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>(stage_num + 1,
<a name="l00561"></a>00561                                           1<span class="comment">/*stage_pri*/</span>,
<a name="l00562"></a>00562                                           <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a810facabac6ac9eac6e6344295de4d13" title="Interface between the CPU and CPU resources.">resPool</a>-&gt;<a class="code" href="classResourcePool.html#a20208476d857f5d0765038c5ea9805ac" title="Returns a specific resource.">getResIdx</a>(<a class="code" href="namespaceThePipeline.html#a6fe6e0def324ecc663819b4cad987a2bad6e7718bf97fb4a2c9c214d0d69770a0">DCache</a>),
<a name="l00563"></a>00563                                           csplit_cmd,
<a name="l00564"></a>00564                                           1));
<a name="l00565"></a>00565             inst-&gt;splitInstSked = <span class="keyword">true</span>;
<a name="l00566"></a>00566         } <span class="keywordflow">else</span> {
<a name="l00567"></a>00567             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%i] sn:%i] Retrying Split Read &quot;</span>
<a name="l00568"></a>00568                     <span class="stringliteral">&quot;Access (1 of 2) for (%#x, %#x).\n&quot;</span>,
<a name="l00569"></a>00569                     inst-&gt;readTid(), inst-&gt;seqNum, addr, secondAddr);                   
<a name="l00570"></a>00570         }
<a name="l00571"></a>00571         
<a name="l00572"></a>00572         
<a name="l00573"></a>00573 
<a name="l00574"></a>00574         <span class="comment">// Split Information for First Access</span>
<a name="l00575"></a>00575         <span class="comment">// ==============================</span>
<a name="l00576"></a>00576         size = secondAddr - addr;
<a name="l00577"></a>00577         cache_req-&gt;<a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a> = <span class="keyword">true</span>;
<a name="l00578"></a>00578 
<a name="l00579"></a>00579         <span class="comment">// Split Information for Second Access</span>
<a name="l00580"></a>00580         <span class="comment">// ==============================</span>
<a name="l00581"></a>00581         inst-&gt;split2ndSize = addr + fullSize - secondAddr;
<a name="l00582"></a>00582         inst-&gt;split2ndAddr = secondAddr;            
<a name="l00583"></a>00583         inst-&gt;split2ndFlags = flags;        
<a name="l00584"></a>00584         inst-&gt;splitInstSked = <span class="keyword">true</span>;
<a name="l00585"></a>00585     }    
<a name="l00586"></a>00586         
<a name="l00587"></a>00587     <a class="code" href="classCacheUnit.html#ab7660256d3b5502fb2c2e9bf720513f8">doTLBAccess</a>(inst, cache_req, size, flags, TheISA::TLB::Write);
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     <span class="keywordflow">if</span> (inst-&gt;fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00590"></a>00590         <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a>) {
<a name="l00591"></a>00591             cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a> = <span class="keyword">new</span> uint8_t[size];
<a name="l00592"></a>00592             memcpy(cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a>, data, size);
<a name="l00593"></a>00593 
<a name="l00594"></a>00594             <span class="comment">//inst-&gt;split2ndStoreDataPtr = cache_req-&gt;reqData;</span>
<a name="l00595"></a>00595             <span class="comment">//inst-&gt;split2ndStoreDataPtr += size;</span>
<a name="l00596"></a>00596 
<a name="l00597"></a>00597             <a class="code" href="classCacheUnit.html#ac897e9b4fbfe3c413ce5ebcbd8478245" title="Read/Write on behalf of an instruction.">doCacheAccess</a>(inst, write_res);
<a name="l00598"></a>00598         } <span class="keywordflow">else</span> {            
<a name="l00599"></a>00599             <a class="code" href="classCacheUnit.html#ac897e9b4fbfe3c413ce5ebcbd8478245" title="Read/Write on behalf of an instruction.">doCacheAccess</a>(inst, write_res, cache_req);            
<a name="l00600"></a>00600         }        
<a name="l00601"></a>00601         
<a name="l00602"></a>00602     }
<a name="l00603"></a>00603     
<a name="l00604"></a>00604     <span class="keywordflow">return</span> inst-&gt;fault;
<a name="l00605"></a>00605 }
<a name="l00606"></a>00606 
<a name="l00607"></a>00607 
<a name="l00608"></a>00608 <span class="keywordtype">void</span>
<a name="l00609"></a><a class="code" href="classCacheUnit.html#a8936e15b3cb0f05f562c68e5c7065882">00609</a> <a class="code" href="classCacheUnit.html#a8936e15b3cb0f05f562c68e5c7065882" title="Executes one of the commands from the &amp;quot;Command&amp;quot; enum.">CacheUnit::execute</a>(<span class="keywordtype">int</span> slot_num)
<a name="l00610"></a>00610 {
<a name="l00611"></a>00611     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[slot_num]);
<a name="l00612"></a>00612     assert(cache_req);
<a name="l00613"></a>00613 
<a name="l00614"></a>00614     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a2cac84f10aa4525f5fe328273abb2fdb">cachePortBlocked</a> &amp;&amp;
<a name="l00615"></a>00615         (cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a> == <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a021ed4b41cb490959113606398c6f440">InitiateReadData</a> ||
<a name="l00616"></a>00616          cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a> == <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a40f896d7e18eecc0818ff41d21a72bc8">InitiateWriteData</a> ||
<a name="l00617"></a>00617          cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a> == <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a63f480e206b8d9784e8c042b08146ef5">InitSecondSplitRead</a> ||
<a name="l00618"></a>00618          cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a> == <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a5d1f82b8a96a255e2a42da7213d5e3f5">InitSecondSplitWrite</a>)) {
<a name="l00619"></a>00619         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Cache Port Blocked. Cannot Access\n&quot;</span>);
<a name="l00620"></a>00620         cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>(<span class="keyword">false</span>);
<a name="l00621"></a>00621         <span class="keywordflow">return</span>;
<a name="l00622"></a>00622     }
<a name="l00623"></a>00623 
<a name="l00624"></a>00624     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>;
<a name="l00625"></a>00625     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00626"></a>00626         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00627"></a>00627                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00628"></a>00628                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00629"></a>00629                 inst-&gt;getMemAddr());
<a name="l00630"></a>00630         <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00631"></a>00631         <span class="keywordflow">return</span>;
<a name="l00632"></a>00632     }
<a name="l00633"></a>00633 
<a name="l00634"></a>00634     <span class="keywordflow">if</span> (inst-&gt;isSquashed()) {
<a name="l00635"></a>00635         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00636"></a>00636                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected squashed instruction &quot;</span>
<a name="l00637"></a>00637                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00638"></a>00638         <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00639"></a>00639         <span class="keywordflow">return</span>;
<a name="l00640"></a>00640     }
<a name="l00641"></a>00641 
<a name="l00642"></a>00642 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span>    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00644"></a>00644     std::string acc_type = <span class="stringliteral">&quot;write&quot;</span>;
<a name="l00645"></a>00645 <span class="preprocessor">#endif</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span>
<a name="l00647"></a>00647     <span class="keywordflow">switch</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a>)
<a name="l00648"></a>00648     {
<a name="l00649"></a>00649 
<a name="l00650"></a>00650       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a021ed4b41cb490959113606398c6f440">InitiateReadData</a>:
<a name="l00651"></a>00651 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>        acc_type = <span class="stringliteral">&quot;read&quot;</span>;
<a name="l00653"></a>00653 <span class="preprocessor">#endif        </span>
<a name="l00654"></a>00654 <span class="preprocessor"></span>      <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a40f896d7e18eecc0818ff41d21a72bc8">InitiateWriteData</a>:
<a name="l00655"></a>00655         <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a2cac84f10aa4525f5fe328273abb2fdb">cachePortBlocked</a>) {
<a name="l00656"></a>00656             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Cache Port Blocked. Cannot Access\n&quot;</span>);
<a name="l00657"></a>00657             cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>(<span class="keyword">false</span>);
<a name="l00658"></a>00658             <span class="keywordflow">return</span>;
<a name="l00659"></a>00659         }
<a name="l00660"></a>00660 
<a name="l00661"></a>00661         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00662"></a>00662                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i] Initiating data %s access to %s for &quot;</span>
<a name="l00663"></a>00663                 <span class="stringliteral">&quot;addr. %08p\n&quot;</span>, tid, inst-&gt;seqNum, acc_type, <a class="code" href="classResource.html#a0dc98d91cd7aefea8225c28e3e799f6f" title="Return name of this resource.">name</a>(),
<a name="l00664"></a>00664                 cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;getMemAddr());
<a name="l00665"></a>00665 
<a name="l00666"></a>00666         inst-&gt;setCurResSlot(slot_num);
<a name="l00667"></a>00667 
<a name="l00668"></a>00668         <span class="keywordflow">if</span> (inst-&gt;isDataPrefetch() || inst-&gt;isInstPrefetch()) {
<a name="l00669"></a>00669             inst-&gt;execute();
<a name="l00670"></a>00670         } <span class="keywordflow">else</span> {
<a name="l00671"></a>00671             inst-&gt;initiateAcc();
<a name="l00672"></a>00672         }
<a name="l00673"></a>00673         
<a name="l00674"></a>00674         <span class="keywordflow">break</span>;
<a name="l00675"></a>00675 
<a name="l00676"></a>00676       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a63f480e206b8d9784e8c042b08146ef5">InitSecondSplitRead</a>:
<a name="l00677"></a>00677         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00678"></a>00678                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i] Initiating split data read access to %s &quot;</span>
<a name="l00679"></a>00679                 <span class="stringliteral">&quot;for addr. %08p\n&quot;</span>, tid, inst-&gt;seqNum, <a class="code" href="classResource.html#a0dc98d91cd7aefea8225c28e3e799f6f" title="Return name of this resource.">name</a>(),
<a name="l00680"></a>00680                 cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;split2ndAddr);
<a name="l00681"></a>00681         inst-&gt;split2ndAccess = <span class="keyword">true</span>;
<a name="l00682"></a>00682         assert(inst-&gt;split2ndAddr != 0);
<a name="l00683"></a>00683         <a class="code" href="classCacheUnit.html#ae5ded339f99b24b68d81b09e30e89f10">read</a>(inst, inst-&gt;split2ndAddr, &amp;inst-&gt;split2ndData,
<a name="l00684"></a>00684              inst-&gt;totalSize, inst-&gt;split2ndFlags);
<a name="l00685"></a>00685         <span class="keywordflow">break</span>;
<a name="l00686"></a>00686 
<a name="l00687"></a>00687       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a5d1f82b8a96a255e2a42da7213d5e3f5">InitSecondSplitWrite</a>:
<a name="l00688"></a>00688         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00689"></a>00689                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i] Initiating split data write access to %s &quot;</span>
<a name="l00690"></a>00690                 <span class="stringliteral">&quot;for addr. %08p\n&quot;</span>, tid, inst-&gt;seqNum, <a class="code" href="classResource.html#a0dc98d91cd7aefea8225c28e3e799f6f" title="Return name of this resource.">name</a>(),
<a name="l00691"></a>00691                 cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;getMemAddr());
<a name="l00692"></a>00692 
<a name="l00693"></a>00693         inst-&gt;split2ndAccess = <span class="keyword">true</span>;
<a name="l00694"></a>00694         assert(inst-&gt;split2ndAddr != 0);
<a name="l00695"></a>00695         <a class="code" href="classCacheUnit.html#a4bf62fdf25b4136518f82b207c1c6a4f">write</a>(inst, &amp;inst-&gt;split2ndData, inst-&gt;totalSize,
<a name="l00696"></a>00696               inst-&gt;split2ndAddr, inst-&gt;split2ndFlags, NULL);
<a name="l00697"></a>00697         <span class="keywordflow">break</span>;
<a name="l00698"></a>00698 
<a name="l00699"></a>00699       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8aaa3d19f36ac5a7fa5e59826adee06766">CompleteReadData</a>:
<a name="l00700"></a>00700         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00701"></a>00701                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Data Read Access\n&quot;</span>,
<a name="l00702"></a>00702                 tid, inst-&gt;seqNum);
<a name="l00703"></a>00703 
<a name="l00704"></a>00704 
<a name="l00705"></a>00705         <span class="comment">//@todo: timing translations need to check here...</span>
<a name="l00706"></a>00706         assert(!inst-&gt;isInstPrefetch() &amp;&amp; <span class="stringliteral">&quot;Can&#39;t Handle Inst. Prefecthes&quot;</span>);
<a name="l00707"></a>00707         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a75d659b92bdaa4b0954696ac15f963fc">isMemAccComplete</a>() || inst-&gt;isDataPrefetch()) {
<a name="l00708"></a>00708             <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00709"></a>00709         } <span class="keywordflow">else</span> {
<a name="l00710"></a>00710             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: Data miss from %08p\n&quot;</span>,
<a name="l00711"></a>00711                     tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;getMemAddr());
<a name="l00712"></a>00712             cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00713"></a>00713             cache_req-&gt;<a class="code" href="classResourceRequest.html#a62ed995be9b48bcf659e30d2ff967866">setMemStall</a>(<span class="keyword">true</span>);            
<a name="l00714"></a>00714         }
<a name="l00715"></a>00715         <span class="keywordflow">break</span>;
<a name="l00716"></a>00716 
<a name="l00717"></a>00717       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a547a584e8df1f185f3f715d4f7ff7af1">CompleteWriteData</a>:
<a name="l00718"></a>00718         {
<a name="l00719"></a>00719             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00720"></a>00720                     <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Data Write Access\n&quot;</span>,
<a name="l00721"></a>00721                     tid, inst-&gt;seqNum);
<a name="l00722"></a>00722 
<a name="l00723"></a>00723 
<a name="l00724"></a>00724             <span class="comment">//@todo: check that timing translation is finished here</span>
<a name="l00725"></a>00725             <a class="code" href="classRequest.html">RequestPtr</a> mem_req = cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>;
<a name="l00726"></a>00726             <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#a733c9d864f85de3116301d5922ccdbff">isCondSwap</a>() || mem_req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>() || mem_req-&gt;<a class="code" href="classRequest.html#acf031f0e7e61f736330905bae2fc5437">isSwap</a>()) {
<a name="l00727"></a>00727                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Detected Conditional Store Inst.\n&quot;</span>);
<a name="l00728"></a>00728 
<a name="l00729"></a>00729                 <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#a75d659b92bdaa4b0954696ac15f963fc">isMemAccComplete</a>()) {
<a name="l00730"></a>00730                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: Data miss from %08p\n&quot;</span>,
<a name="l00731"></a>00731                             tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;getMemAddr());
<a name="l00732"></a>00732                     cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00733"></a>00733                     cache_req-&gt;<a class="code" href="classResourceRequest.html#a62ed995be9b48bcf659e30d2ff967866">setMemStall</a>(<span class="keyword">true</span>);
<a name="l00734"></a>00734                     <span class="keywordflow">return</span>;
<a name="l00735"></a>00735                 } <span class="keywordflow">else</span> {
<a name="l00736"></a>00736                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;Mem Acc Completed\n&quot;</span>);
<a name="l00737"></a>00737                 }
<a name="l00738"></a>00738             }
<a name="l00739"></a>00739 
<a name="l00740"></a>00740             <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a16e0787924ca390346129a0773238816">isMemAccPending</a>()) {
<a name="l00741"></a>00741                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Store Instruction Pending Completion.\n&quot;</span>);
<a name="l00742"></a>00742                 cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a0c8dfde24e048bd0da328d41f5553be0">reqData</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a>;
<a name="l00743"></a>00743                 cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a67c1d115772d65ab9cc6be285645d251">memReq</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>;
<a name="l00744"></a>00744             } <span class="keywordflow">else</span>
<a name="l00745"></a>00745                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Store Instruction Finished Completion.\n&quot;</span>);
<a name="l00746"></a>00746 
<a name="l00747"></a>00747             <span class="comment">//@todo: if split inst save data</span>
<a name="l00748"></a>00748             <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00749"></a>00749         }
<a name="l00750"></a>00750         <span class="keywordflow">break</span>;
<a name="l00751"></a>00751 
<a name="l00752"></a>00752       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8ae6e716f27e36c1f8d3460537dafcce6f">CompleteSecondSplitRead</a>:
<a name="l00753"></a>00753         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00754"></a>00754                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Split Data Read &quot;</span>
<a name="l00755"></a>00755                 <span class="stringliteral">&quot;Access\n&quot;</span>, tid, inst-&gt;seqNum);
<a name="l00756"></a>00756 
<a name="l00757"></a>00757         <span class="comment">//@todo: check that timing translation is finished here</span>
<a name="l00758"></a>00758         assert(!inst-&gt;isInstPrefetch() &amp;&amp; <span class="stringliteral">&quot;Can&#39;t Handle Inst. Prefecthes&quot;</span>);
<a name="l00759"></a>00759         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a75d659b92bdaa4b0954696ac15f963fc">isMemAccComplete</a>() || inst-&gt;isDataPrefetch()) {
<a name="l00760"></a>00760             <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00761"></a>00761         } <span class="keywordflow">else</span> {
<a name="l00762"></a>00762             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: Data miss from %08p\n&quot;</span>,
<a name="l00763"></a>00763                     tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;split2ndAddr);
<a name="l00764"></a>00764             cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00765"></a>00765             cache_req-&gt;<a class="code" href="classResourceRequest.html#a62ed995be9b48bcf659e30d2ff967866">setMemStall</a>(<span class="keyword">true</span>);            
<a name="l00766"></a>00766         }
<a name="l00767"></a>00767         <span class="keywordflow">break</span>;
<a name="l00768"></a>00768 
<a name="l00769"></a>00769       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#ad2c74fcc25210436155e1d508c7c60e8a59291a6bb7804127c0389448ca250c49">CompleteSecondSplitWrite</a>:
<a name="l00770"></a>00770         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00771"></a>00771                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Split Data Write &quot;</span>
<a name="l00772"></a>00772                 <span class="stringliteral">&quot;Access\n&quot;</span>, tid, inst-&gt;seqNum);
<a name="l00773"></a>00773         <span class="comment">//@todo: illegal to have a unaligned cond.swap or llsc?</span>
<a name="l00774"></a>00774         assert(!cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#acf031f0e7e61f736330905bae2fc5437">isSwap</a>() &amp;&amp; !cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#a733c9d864f85de3116301d5922ccdbff">isCondSwap</a>()
<a name="l00775"></a>00775                &amp;&amp; !cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>());
<a name="l00776"></a>00776 
<a name="l00777"></a>00777         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a16e0787924ca390346129a0773238816">isMemAccPending</a>()) {
<a name="l00778"></a>00778             cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a0c8dfde24e048bd0da328d41f5553be0">reqData</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a>;
<a name="l00779"></a>00779             cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a67c1d115772d65ab9cc6be285645d251">memReq</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>;
<a name="l00780"></a>00780         }
<a name="l00781"></a>00781 
<a name="l00782"></a>00782         <span class="comment">//@todo: check that timing translation is finished here</span>
<a name="l00783"></a>00783         <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00784"></a>00784         <span class="keywordflow">break</span>;
<a name="l00785"></a>00785         
<a name="l00786"></a>00786       <span class="keywordflow">default</span>:
<a name="l00787"></a>00787         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized command to %s&quot;</span>, <a class="code" href="classResource.html#a7e39a1850acec203d73d28619e6440b4" title="The name of this resource.">resName</a>);
<a name="l00788"></a>00788     }
<a name="l00789"></a>00789 }
<a name="l00790"></a>00790 
<a name="l00791"></a>00791 <span class="keywordtype">void</span>
<a name="l00792"></a><a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">00792</a> <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">CacheUnit::finishCacheUnitReq</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="code" href="classCacheRequest.html">CacheRequest</a> *cache_req)
<a name="l00793"></a>00793 {
<a name="l00794"></a>00794     <span class="comment">//@note: add back in for speculative load/store capability</span>
<a name="l00795"></a>00795     <span class="comment">//removeAddrDependency(inst);</span>
<a name="l00796"></a>00796     cache_req-&gt;<a class="code" href="classResourceRequest.html#a62ed995be9b48bcf659e30d2ff967866">setMemStall</a>(<span class="keyword">false</span>);
<a name="l00797"></a>00797     cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>();
<a name="l00798"></a>00798 }
<a name="l00799"></a>00799 
<a name="l00800"></a>00800 <span class="keywordtype">void</span>
<a name="l00801"></a><a class="code" href="classCacheUnit.html#aa6df4c16388515e7b0223806b2cebb6b">00801</a> <a class="code" href="classCacheUnit.html#aa6df4c16388515e7b0223806b2cebb6b">CacheUnit::buildDataPacket</a>(<a class="code" href="classCacheRequest.html">CacheRequest</a> *cache_req)
<a name="l00802"></a>00802 {
<a name="l00803"></a>00803     <span class="comment">// Check for LL/SC and if so change command</span>
<a name="l00804"></a>00804     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>() &amp;&amp; cache_req-&gt;<a class="code" href="classCacheRequest.html#a06a0485ac5926fac4d9747dc140d1fd0">pktCmd</a> == MemCmd::ReadReq) {
<a name="l00805"></a>00805         cache_req-&gt;<a class="code" href="classCacheRequest.html#a06a0485ac5926fac4d9747dc140d1fd0">pktCmd</a> = MemCmd::LoadLockedReq;
<a name="l00806"></a>00806     }
<a name="l00807"></a>00807 
<a name="l00808"></a>00808     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a06a0485ac5926fac4d9747dc140d1fd0">pktCmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a>) {
<a name="l00809"></a>00809         cache_req-&gt;<a class="code" href="classCacheRequest.html#a06a0485ac5926fac4d9747dc140d1fd0">pktCmd</a> =
<a name="l00810"></a>00810             cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#acf031f0e7e61f736330905bae2fc5437">isSwap</a>() ? <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ac7f755b88d8c576770c6cdfc67af5fc9">MemCmd::SwapReq</a> :
<a name="l00811"></a>00811             (cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>() ? <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa44f9555c67b495e7b955e42585308a2">MemCmd::StoreCondReq</a> 
<a name="l00812"></a>00812              : MemCmd::WriteReq);
<a name="l00813"></a>00813     }
<a name="l00814"></a>00814 
<a name="l00815"></a>00815     cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a> = <span class="keyword">new</span> <a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>(cache_req,
<a name="l00816"></a>00816                                             cache_req-&gt;<a class="code" href="classCacheRequest.html#a06a0485ac5926fac4d9747dc140d1fd0">pktCmd</a>,
<a name="l00817"></a>00817                                             cache_req-&gt;<a class="code" href="classCacheRequest.html#abbb10c36649cc1690a765b3aa1a131cd">instIdx</a>);
<a name="l00818"></a>00818     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[slot:%i]: Slot marked for %x\n&quot;</span>,
<a name="l00819"></a>00819             cache_req-&gt;<a class="code" href="classResourceRequest.html#a0a82e350f53be464a0342efff52ae9ac" title="Get Slot Number.">getSlot</a>(),
<a name="l00820"></a>00820             cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>());
<a name="l00821"></a>00821 
<a name="l00822"></a>00822     cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a9f8d8e4744a102c5bbe4b5c011cdaae1">hasSlot</a> = <span class="keyword">true</span>;
<a name="l00823"></a>00823     cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a>);
<a name="l00824"></a>00824 }
<a name="l00825"></a>00825 
<a name="l00826"></a>00826 <span class="keywordtype">void</span>
<a name="l00827"></a><a class="code" href="classCacheUnit.html#ac897e9b4fbfe3c413ce5ebcbd8478245">00827</a> <a class="code" href="classCacheUnit.html#ac897e9b4fbfe3c413ce5ebcbd8478245" title="Read/Write on behalf of an instruction.">CacheUnit::doCacheAccess</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, uint64_t *write_res,
<a name="l00828"></a>00828                          <a class="code" href="classCacheRequest.html">CacheReqPtr</a> split_req)
<a name="l00829"></a>00829 {
<a name="l00830"></a>00830     <a class="code" href="classRefCountingPtr.html">Fault</a> fault = <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00831"></a>00831 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span>    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00833"></a>00833 <span class="preprocessor">#endif</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>    <span class="keywordtype">bool</span> do_access = <span class="keyword">true</span>;  <span class="comment">// flag to suppress cache access</span>
<a name="l00835"></a>00835 
<a name="l00836"></a>00836     <span class="comment">// Special Handling if this is a split request</span>
<a name="l00837"></a>00837     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req;
<a name="l00838"></a>00838     <span class="keywordflow">if</span> (split_req == NULL)
<a name="l00839"></a>00839         cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[inst-&gt;getCurResSlot()]);
<a name="l00840"></a>00840     <span class="keywordflow">else</span> {
<a name="l00841"></a>00841         cache_req = split_req;
<a name="l00842"></a>00842         assert(0);
<a name="l00843"></a>00843     }
<a name="l00844"></a>00844 
<a name="l00845"></a>00845     <span class="comment">// Make a new packet inside the CacheRequest object</span>
<a name="l00846"></a>00846     assert(cache_req);
<a name="l00847"></a>00847     <a class="code" href="classCacheUnit.html#aa6df4c16388515e7b0223806b2cebb6b">buildDataPacket</a>(cache_req);
<a name="l00848"></a>00848 
<a name="l00849"></a>00849     <span class="comment">// Special Handling for LL/SC or Compare/Swap</span>
<a name="l00850"></a>00850      <span class="keywordtype">bool</span> is_write = cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classPacket.html#a2bfee2cdcdfd22a227f0254b7dd56249">isWrite</a>();
<a name="l00851"></a>00851      <a class="code" href="classRequest.html">RequestPtr</a> mem_req = cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>;
<a name="l00852"></a>00852      <span class="keywordflow">if</span> (is_write) {
<a name="l00853"></a>00853          <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00854"></a>00854                  <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Storing data: %s\n&quot;</span>,
<a name="l00855"></a>00855                  tid, inst-&gt;seqNum,
<a name="l00856"></a>00856                  printMemData(cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classPacket.html#ad9552d30d60e5425e0a66b5c4e5c85d8" title="get a pointer to the data ptr.">getPtr</a>&lt;uint8_t&gt;(),
<a name="l00857"></a>00857                               cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>()));
<a name="l00858"></a>00858 
<a name="l00859"></a>00859         <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#a733c9d864f85de3116301d5922ccdbff">isCondSwap</a>()) {
<a name="l00860"></a>00860              assert(write_res);
<a name="l00861"></a>00861              cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#a8b10515d83f9c5504a987b920c526c2c" title="Accessor function for store conditional return value.">setExtraData</a>(*write_res);
<a name="l00862"></a>00862          }
<a name="l00863"></a>00863         <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>()) {
<a name="l00864"></a>00864             assert(cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;isStoreConditional());
<a name="l00865"></a>00865             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Evaluating Store Conditional access\n&quot;</span>);
<a name="l00866"></a>00866             do_access = <a class="code" href="namespaceAlphaISA.html#afe89448e9773892287b1caf80a0df12b">TheISA::handleLockedWrite</a>(inst.<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>(), mem_req);
<a name="l00867"></a>00867         }
<a name="l00868"></a>00868      }
<a name="l00869"></a>00869 
<a name="l00870"></a>00870     <span class="comment">// Finally, go ahead and make the access if we can...</span>
<a name="l00871"></a>00871     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00872"></a>00872             <span class="stringliteral">&quot;[tid:%i] [sn:%i] attempting to access cache for addr %08p\n&quot;</span>,
<a name="l00873"></a>00873             tid, inst-&gt;seqNum, cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>());
<a name="l00874"></a>00874 
<a name="l00875"></a>00875     <span class="keywordflow">if</span> (do_access) {
<a name="l00876"></a>00876         <span class="keywordflow">if</span> (!<a class="code" href="classCacheUnit.html#a71097c9e07a80a8f0cf39fa14fdad59a" title="Cache interface.">cachePort</a>-&gt;<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive function...">sendTimingReq</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>)) {
<a name="l00877"></a>00877             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00878"></a>00878                     <span class="stringliteral">&quot;[tid:%i] [sn:%i] cannot access cache, because port &quot;</span>
<a name="l00879"></a>00879                     <span class="stringliteral">&quot;is blocked. now waiting to retry request\n&quot;</span>, tid, 
<a name="l00880"></a>00880                     inst-&gt;seqNum);
<a name="l00881"></a>00881             <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>;
<a name="l00882"></a>00882             cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a> = NULL;
<a name="l00883"></a>00883 
<a name="l00884"></a>00884             <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>;
<a name="l00885"></a>00885             cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> = NULL;
<a name="l00886"></a>00886 
<a name="l00887"></a>00887             cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>(<span class="keyword">false</span>);
<a name="l00888"></a>00888             <a class="code" href="classCacheUnit.html#a2cac84f10aa4525f5fe328273abb2fdb">cachePortBlocked</a> = <span class="keyword">true</span>;
<a name="l00889"></a>00889         } <span class="keywordflow">else</span> {
<a name="l00890"></a>00890             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00891"></a>00891                     <span class="stringliteral">&quot;[tid:%i] [sn:%i] is now waiting for cache response\n&quot;</span>,
<a name="l00892"></a>00892                     tid, inst-&gt;seqNum);
<a name="l00893"></a>00893             cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>();
<a name="l00894"></a>00894             cache_req-&gt;<a class="code" href="classCacheRequest.html#a9132466ae91d599d0849b52e0d2e3a58">setMemAccPending</a>();
<a name="l00895"></a>00895             <a class="code" href="classCacheUnit.html#a2cac84f10aa4525f5fe328273abb2fdb">cachePortBlocked</a> = <span class="keyword">false</span>;
<a name="l00896"></a>00896         }
<a name="l00897"></a>00897     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>()){
<a name="l00898"></a>00898         <span class="comment">// Store-Conditional instructions complete even if they &quot;failed&quot;</span>
<a name="l00899"></a>00899         assert(cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;isStoreConditional());
<a name="l00900"></a>00900         cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">true</span>);
<a name="l00901"></a>00901 
<a name="l00902"></a>00902         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,
<a name="l00903"></a>00903                 <span class="stringliteral">&quot;[tid:%i]: T%i Ignoring Failed Store Conditional Access\n&quot;</span>,
<a name="l00904"></a>00904                 tid, tid);
<a name="l00905"></a>00905 
<a name="l00906"></a>00906         <a class="code" href="classCacheUnit.html#aa6c432e3538f075c45abff9fa8e2e914" title="After memory request is completedd in the cache, then do final processing to complete the request in ...">processCacheCompletion</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>);
<a name="l00907"></a>00907     } <span class="keywordflow">else</span> {
<a name="l00908"></a>00908         <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>;
<a name="l00909"></a>00909         cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a> = NULL;
<a name="l00910"></a>00910 
<a name="l00911"></a>00911         <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>;
<a name="l00912"></a>00912         cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> = NULL;
<a name="l00913"></a>00913 
<a name="l00914"></a>00914         <span class="comment">// Make cache request again since access due to</span>
<a name="l00915"></a>00915         <span class="comment">// inability to access</span>
<a name="l00916"></a>00916         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: \n&quot;</span>);
<a name="l00917"></a>00917         cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>(<span class="keyword">false</span>);
<a name="l00918"></a>00918     }
<a name="l00919"></a>00919 
<a name="l00920"></a>00920 }
<a name="l00921"></a>00921 
<a name="l00922"></a>00922 <span class="keywordtype">bool</span>
<a name="l00923"></a><a class="code" href="classCacheUnit.html#a0bf9ebf0b95322cacaa6af4e0b2498df">00923</a> <a class="code" href="classCacheUnit.html#a0bf9ebf0b95322cacaa6af4e0b2498df">CacheUnit::processSquash</a>(<a class="code" href="classCacheReqPacket.html">CacheReqPacket</a> *cache_pkt)
<a name="l00924"></a>00924 {
<a name="l00925"></a>00925     <span class="comment">// The resource may no longer be actively servicing this</span>
<a name="l00926"></a>00926     <span class="comment">// packet. Scenarios like a store that has been sent to the</span>
<a name="l00927"></a>00927     <span class="comment">// memory system or access that&#39;s been squashed. If that&#39;s</span>
<a name="l00928"></a>00928     <span class="comment">// the case, we can&#39;t access the request slot because it</span>
<a name="l00929"></a>00929     <span class="comment">// will be either invalid or servicing another request.</span>
<a name="l00930"></a>00930     <span class="keywordflow">if</span> (!cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a9f8d8e4744a102c5bbe4b5c011cdaae1">hasSlot</a>) {
<a name="l00931"></a>00931         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00932"></a>00932                 <span class="stringliteral">&quot;%x does not have a slot in unit, ignoring.\n&quot;</span>,
<a name="l00933"></a>00933                 cache_pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>());
<a name="l00934"></a>00934 
<a name="l00935"></a>00935         <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a0c8dfde24e048bd0da328d41f5553be0">reqData</a>) {
<a name="l00936"></a>00936             <span class="keyword">delete</span> [] cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a0c8dfde24e048bd0da328d41f5553be0">reqData</a>;
<a name="l00937"></a>00937             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a0c8dfde24e048bd0da328d41f5553be0">reqData</a> = NULL;
<a name="l00938"></a>00938         }
<a name="l00939"></a>00939 
<a name="l00940"></a>00940         <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a67c1d115772d65ab9cc6be285645d251">memReq</a>) {
<a name="l00941"></a>00941             <span class="keyword">delete</span> cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a67c1d115772d65ab9cc6be285645d251">memReq</a>;
<a name="l00942"></a>00942             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a67c1d115772d65ab9cc6be285645d251">memReq</a> = NULL;
<a name="l00943"></a>00943         }
<a name="l00944"></a>00944 
<a name="l00945"></a>00945         <span class="keyword">delete</span> cache_pkt;
<a name="l00946"></a>00946         cache_pkt = NULL;
<a name="l00947"></a>00947         <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a7db2d23c4bbbceac6bf250fe9af0b6ca" title="Wakes the CPU, rescheduling the CPU if it&amp;#39;s not already active.">wakeCPU</a>();
<a name="l00948"></a>00948         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00949"></a>00949     } <span class="keywordflow">else</span> {
<a name="l00950"></a>00950         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%x has slot %i\n&quot;</span>,
<a name="l00951"></a>00951                 cache_pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>(), cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#a0a82e350f53be464a0342efff52ae9ac" title="Get Slot Number.">getSlot</a>());
<a name="l00952"></a>00952     }
<a name="l00953"></a>00953 
<a name="l00954"></a>00954 
<a name="l00955"></a>00955     <span class="comment">// It&#39;s possible that the request is squashed but the</span>
<a name="l00956"></a>00956     <span class="comment">// packet is still acknowledged by the resource. Squashes</span>
<a name="l00957"></a>00957     <span class="comment">// should happen at the end of the cycles and trigger the</span>
<a name="l00958"></a>00958     <span class="comment">// code above, but if not, this would handle any timing</span>
<a name="l00959"></a>00959     <span class="comment">// variations due to diff. user parameters.</span>
<a name="l00960"></a>00960     <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#a836ec95a70034c393d03943b0ba51c5b" title="Get/Set Squashed variables.">isSquashed</a>()) {
<a name="l00961"></a>00961         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00962"></a>00962                 <span class="stringliteral">&quot;Ignoring completion of squashed access, [tid:%i] [sn:%i]\n&quot;</span>,
<a name="l00963"></a>00963                 cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid(),
<a name="l00964"></a>00964                 cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum);
<a name="l00965"></a>00965 
<a name="l00966"></a>00966         cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classCacheRequest.html#a9132466ae91d599d0849b52e0d2e3a58">setMemAccPending</a>(<span class="keyword">false</span>);
<a name="l00967"></a>00967         cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#aabe3024d41a31439a37548dfcc105b30">freeSlot</a>();
<a name="l00968"></a>00968         <span class="keyword">delete</span> cache_pkt;
<a name="l00969"></a>00969         cache_pkt = NULL;
<a name="l00970"></a>00970         <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a7db2d23c4bbbceac6bf250fe9af0b6ca" title="Wakes the CPU, rescheduling the CPU if it&amp;#39;s not already active.">wakeCPU</a>();
<a name="l00971"></a>00971         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00972"></a>00972     }
<a name="l00973"></a>00973 
<a name="l00974"></a>00974 
<a name="l00975"></a>00975     <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00976"></a>00976 }
<a name="l00977"></a>00977 
<a name="l00978"></a>00978 <span class="keywordtype">void</span>
<a name="l00979"></a><a class="code" href="classCacheUnit.html#aa6c432e3538f075c45abff9fa8e2e914">00979</a> <a class="code" href="classCacheUnit.html#aa6c432e3538f075c45abff9fa8e2e914" title="After memory request is completedd in the cache, then do final processing to complete the request in ...">CacheUnit::processCacheCompletion</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00980"></a>00980 {
<a name="l00981"></a>00981     <span class="comment">//@todo: use packet sender state instead of deriving from packet class to</span>
<a name="l00982"></a>00982     <span class="comment">//  get special state</span>
<a name="l00983"></a>00983     <a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>* cache_pkt = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>*<span class="keyword">&gt;</span>(pkt);
<a name="l00984"></a>00984     assert(cache_pkt);
<a name="l00985"></a>00985 
<a name="l00986"></a>00986     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Finished request for %x\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>());
<a name="l00987"></a>00987 
<a name="l00988"></a>00988     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a0bf9ebf0b95322cacaa6af4e0b2498df">processSquash</a>(cache_pkt))
<a name="l00989"></a>00989         <span class="keywordflow">return</span>;
<a name="l00990"></a>00990 
<a name="l00991"></a>00991     <a class="code" href="classCacheRequest.html">CacheRequest</a> *cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(
<a name="l00992"></a>00992         <a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7" title="Find the request that corresponds to this instruction.">findRequest</a>(cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>(), cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a117c1624de9b3fe57845303f313bb7d4">instIdx</a>));
<a name="l00993"></a>00993 
<a name="l00994"></a>00994     <span class="keywordflow">if</span> (!cache_req) {
<a name="l00995"></a>00995         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Can&#39;t find slot for cache access to &quot;</span>
<a name="l00996"></a>00996               <span class="stringliteral">&quot;addr. %08p\n&quot;</span>, cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid(),
<a name="l00997"></a>00997               cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum,
<a name="l00998"></a>00998               cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;getMemAddr());
<a name="l00999"></a>00999     }
<a name="l01000"></a>01000     
<a name="l01001"></a>01001     assert(cache_req);
<a name="l01002"></a>01002     assert(cache_req == cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>);
<a name="l01003"></a>01003 
<a name="l01004"></a>01004     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01005"></a>01005             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: [slot:%i] Waking from cache access (vaddr.%08p, paddr:%08p)\n&quot;</span>,
<a name="l01006"></a>01006             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid(),
<a name="l01007"></a>01007             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum,
<a name="l01008"></a>01008             cache_req-&gt;<a class="code" href="classResourceRequest.html#a0a82e350f53be464a0342efff52ae9ac" title="Get Slot Number.">getSlot</a>(),
<a name="l01009"></a>01009             cache_pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a10ed86026a55738f7b19b56733a21ab4" title="Accessor function for vaddr.">getVaddr</a>(),
<a name="l01010"></a>01010             cache_pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#acba97b6757af00dbc0c5bcfef4f7d249">getPaddr</a>());
<a name="l01011"></a>01011 
<a name="l01012"></a>01012     <span class="comment">// Get resource request info</span>
<a name="l01013"></a>01013     <span class="keywordtype">unsigned</span> stage_num = cache_req-&gt;<a class="code" href="classResourceRequest.html#a34d0af179f46ff88a9e2cde3f5e06f2f" title="Get Stage Number.">getStageNum</a>();
<a name="l01014"></a>01014     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>;
<a name="l01015"></a>01015     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;readTid();
<a name="l01016"></a>01016 
<a name="l01017"></a>01017     assert(!cache_req-&gt;<a class="code" href="classResourceRequest.html#a836ec95a70034c393d03943b0ba51c5b" title="Get/Set Squashed variables.">isSquashed</a>());
<a name="l01018"></a>01018     assert(inst-&gt;staticInst &amp;&amp; inst-&gt;isMemRef());
<a name="l01019"></a>01019 
<a name="l01020"></a>01020 
<a name="l01021"></a>01021     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01022"></a>01022             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Processing cache access\n&quot;</span>,
<a name="l01023"></a>01023             tid, inst-&gt;seqNum);
<a name="l01024"></a>01024 
<a name="l01025"></a>01025     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> split_pkt = NULL;
<a name="l01026"></a>01026     <span class="keywordflow">if</span> (inst-&gt;splitInst) {
<a name="l01027"></a>01027         inst-&gt;splitFinishCnt++;
<a name="l01028"></a>01028 
<a name="l01029"></a>01029         <span class="keywordflow">if</span> (inst-&gt;splitFinishCnt == 2) {
<a name="l01030"></a>01030             cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>-&gt;<a class="code" href="classRequest.html#a09207c906138b83b0b442928e998e63d" title="Set up a virtual (e.g., CPU) request in a previously allocated Request object.">setVirt</a>(0<span class="comment">/*inst-&gt;tid*/</span>,
<a name="l01031"></a>01031                                        inst-&gt;getMemAddr(),
<a name="l01032"></a>01032                                        inst-&gt;totalSize,
<a name="l01033"></a>01033                                        0,
<a name="l01034"></a>01034                                        <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d" title="Reads this CPU&amp;#39;s unique data requestor ID.">dataMasterId</a>(),
<a name="l01035"></a>01035                                        0);
<a name="l01036"></a>01036 
<a name="l01037"></a>01037             split_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>, cache_req-&gt;<a class="code" href="classCacheRequest.html#a06a0485ac5926fac4d9747dc140d1fd0">pktCmd</a>);
<a name="l01038"></a>01038             split_pkt-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(inst-&gt;splitMemData);
<a name="l01039"></a>01039 
<a name="l01040"></a>01040             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Completing Split Access.\n&quot;</span>);
<a name="l01041"></a>01041             inst-&gt;completeAcc(split_pkt);
<a name="l01042"></a>01042         }
<a name="l01043"></a>01043     } <span class="keywordflow">else</span> {
<a name="l01044"></a>01044         inst-&gt;completeAcc(cache_pkt);
<a name="l01045"></a>01045     }
<a name="l01046"></a>01046 
<a name="l01047"></a>01047     inst-&gt;setExecuted();
<a name="l01048"></a>01048 
<a name="l01049"></a>01049     <span class="keywordflow">if</span> (inst-&gt;isLoad()) {
<a name="l01050"></a>01050         assert(cache_pkt-&gt;<a class="code" href="classPacket.html#ad7fd7ab0e95007d1c6232b231482c6fa">isRead</a>());
<a name="l01051"></a>01051 
<a name="l01052"></a>01052         <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>()) {
<a name="l01053"></a>01053             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01054"></a>01054                     <span class="stringliteral">&quot;[tid:%u]: Handling Load-Linked for [sn:%u]\n&quot;</span>,
<a name="l01055"></a>01055                     tid, inst-&gt;seqNum);
<a name="l01056"></a>01056             <a class="code" href="namespaceAlphaISA.html#a00333a272d42606a01cc33c81999a58b">TheISA::handleLockedRead</a>(inst.<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>(), cache_pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>);
<a name="l01057"></a>01057         }
<a name="l01058"></a>01058 
<a name="l01059"></a>01059         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01060"></a>01060                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Bytes loaded were: %s\n&quot;</span>,
<a name="l01061"></a>01061                 tid, inst-&gt;seqNum,
<a name="l01062"></a>01062                 (split_pkt) ? printMemData(split_pkt-&gt;<a class="code" href="classPacket.html#ad9552d30d60e5425e0a66b5c4e5c85d8" title="get a pointer to the data ptr.">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01063"></a>01063                                            split_pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>()) :
<a name="l01064"></a>01064                               printMemData(cache_pkt-&gt;<a class="code" href="classPacket.html#ad9552d30d60e5425e0a66b5c4e5c85d8" title="get a pointer to the data ptr.">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01065"></a>01065                                            cache_pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>()));
<a name="l01066"></a>01066     } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(inst-&gt;isStore()) {
<a name="l01067"></a>01067         assert(cache_pkt-&gt;<a class="code" href="classPacket.html#a2bfee2cdcdfd22a227f0254b7dd56249">isWrite</a>());
<a name="l01068"></a>01068 
<a name="l01069"></a>01069         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01070"></a>01070                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Bytes stored were: %s\n&quot;</span>,
<a name="l01071"></a>01071                 tid, inst-&gt;seqNum,
<a name="l01072"></a>01072                 (split_pkt) ? printMemData(split_pkt-&gt;<a class="code" href="classPacket.html#ad9552d30d60e5425e0a66b5c4e5c85d8" title="get a pointer to the data ptr.">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01073"></a>01073                                            split_pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>()) :
<a name="l01074"></a>01074                               printMemData(cache_pkt-&gt;<a class="code" href="classPacket.html#ad9552d30d60e5425e0a66b5c4e5c85d8" title="get a pointer to the data ptr.">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01075"></a>01075                                            cache_pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>()));
<a name="l01076"></a>01076     }
<a name="l01077"></a>01077 
<a name="l01078"></a>01078 
<a name="l01079"></a>01079     <span class="keywordflow">if</span> (split_pkt) {
<a name="l01080"></a>01080         <span class="keyword">delete</span> split_pkt;
<a name="l01081"></a>01081         split_pkt = NULL;
<a name="l01082"></a>01082     }
<a name="l01083"></a>01083 
<a name="l01084"></a>01084     cache_req-&gt;<a class="code" href="classCacheRequest.html#a9132466ae91d599d0849b52e0d2e3a58">setMemAccPending</a>(<span class="keyword">false</span>);
<a name="l01085"></a>01085     cache_req-&gt;<a class="code" href="classCacheRequest.html#ad6215657ed0bc949d4fe3003abffa0eb">setMemAccCompleted</a>();
<a name="l01086"></a>01086 
<a name="l01087"></a>01087     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a815865747ed1bc1f2f40828a1fd2e8aa" title="Get/Set IsWaiting variables.">isMemStall</a>() &amp;&amp;
<a name="l01088"></a>01088         <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ad3dc1ef578d975494a1096f61753c19a">threadModel</a> == InOrderCPU::SwitchOnCacheMiss) {
<a name="l01089"></a>01089         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%u] Waking up from Cache Miss.\n&quot;</span>,
<a name="l01090"></a>01090                 tid);
<a name="l01091"></a>01091             
<a name="l01092"></a>01092         <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a129aef45060ae7358c434b0a555ce2bd" title="Schedule thread activation on the CPU.">activateContext</a>(tid);
<a name="l01093"></a>01093             
<a name="l01094"></a>01094         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(ThreadModel, <span class="stringliteral">&quot;Activating [tid:%i] after return from cache&quot;</span>
<a name="l01095"></a>01095                 <span class="stringliteral">&quot;miss.\n&quot;</span>, tid);
<a name="l01096"></a>01096     }
<a name="l01097"></a>01097         
<a name="l01098"></a>01098     <span class="comment">// Wake up the CPU (if it went to sleep and was waiting on this</span>
<a name="l01099"></a>01099     <span class="comment">// completion event).</span>
<a name="l01100"></a>01100     <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a7db2d23c4bbbceac6bf250fe9af0b6ca" title="Wakes the CPU, rescheduling the CPU if it&amp;#39;s not already active.">wakeCPU</a>();
<a name="l01101"></a>01101 
<a name="l01102"></a>01102     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Activity, <span class="stringliteral">&quot;[tid:%u] Activating %s due to cache completion\n&quot;</span>,
<a name="l01103"></a>01103             tid, <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aced803927543477615b06ecb7f6299e9" title="The Pipeline Stages for the CPU.">pipelineStage</a>[stage_num]-&gt;<a class="code" href="classPipelineStage.html#a7f3817c7481be5e24e2d09d987126653" title="Returns the name of stage.">name</a>());
<a name="l01104"></a>01104 
<a name="l01105"></a>01105     <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a6e0dfa54909b1633738d563d4a4d9f91" title="Switches a Pipeline Stage to Active.">switchToActive</a>(stage_num);
<a name="l01106"></a>01106 }
<a name="l01107"></a>01107 
<a name="l01108"></a>01108 <span class="keywordtype">void</span>
<a name="l01109"></a><a class="code" href="classCacheUnit.html#a8b69d59eedccb36ceaa3afaf8c3e0bd5">01109</a> <a class="code" href="classCacheUnit.html#a8b69d59eedccb36ceaa3afaf8c3e0bd5">CacheUnit::recvRetry</a>()
<a name="l01110"></a>01110 {
<a name="l01111"></a>01111     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Unblocking Cache Port. \n&quot;</span>);
<a name="l01112"></a>01112     
<a name="l01113"></a>01113     assert(<a class="code" href="classCacheUnit.html#a2cac84f10aa4525f5fe328273abb2fdb">cachePortBlocked</a>);
<a name="l01114"></a>01114 
<a name="l01115"></a>01115     <span class="comment">// Clear the cache port for use again</span>
<a name="l01116"></a>01116     <a class="code" href="classCacheUnit.html#a2cac84f10aa4525f5fe328273abb2fdb">cachePortBlocked</a> = <span class="keyword">false</span>;
<a name="l01117"></a>01117 
<a name="l01118"></a>01118     <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a7db2d23c4bbbceac6bf250fe9af0b6ca" title="Wakes the CPU, rescheduling the CPU if it&amp;#39;s not already active.">wakeCPU</a>();
<a name="l01119"></a>01119 }
<a name="l01120"></a>01120 
<a name="l01121"></a><a class="code" href="classCacheUnitEvent.html#aaa2de8a86e839e165f69443467fd36ab">01121</a> <a class="code" href="classCacheUnitEvent.html#aaa2de8a86e839e165f69443467fd36ab" title="Constructs a resource event.">CacheUnitEvent::CacheUnitEvent</a>()
<a name="l01122"></a>01122     : <a class="code" href="classResourceEvent.html">ResourceEvent</a>()
<a name="l01123"></a>01123 { }
<a name="l01124"></a>01124 
<a name="l01125"></a>01125 <span class="keywordtype">void</span>
<a name="l01126"></a><a class="code" href="classCacheUnitEvent.html#a819b0b79c342a8777bf0d5d5e36152b5">01126</a> <a class="code" href="classCacheUnitEvent.html#a819b0b79c342a8777bf0d5d5e36152b5" title="Processes a resource event.">CacheUnitEvent::process</a>()
<a name="l01127"></a>01127 {
<a name="l01128"></a>01128     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = <a class="code" href="classResourceEvent.html#ad5c54d2d03e9a619913c2ef1d3ad6c3c" title="Pointer to the Resource this is an event for.">resource</a>-&gt;<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="classResourceEvent.html#aab47a9c4e89eaec249509264c1f9114f" title="The Resource Slot that this event is servicing.">slotIdx</a>]-&gt;inst;
<a name="l01129"></a>01129     <span class="keywordtype">int</span> stage_num = <a class="code" href="classResourceEvent.html#ad5c54d2d03e9a619913c2ef1d3ad6c3c" title="Pointer to the Resource this is an event for.">resource</a>-&gt;<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="classResourceEvent.html#aab47a9c4e89eaec249509264c1f9114f" title="The Resource Slot that this event is servicing.">slotIdx</a>]-&gt;getStageNum();
<a name="l01130"></a>01130     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;threadNumber;
<a name="l01131"></a>01131     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> req_ptr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classResourceEvent.html#ad5c54d2d03e9a619913c2ef1d3ad6c3c" title="Pointer to the Resource this is an event for.">resource</a>-&gt;<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="classResourceEvent.html#aab47a9c4e89eaec249509264c1f9114f" title="The Resource Slot that this event is servicing.">slotIdx</a>]);
<a name="l01132"></a>01132 
<a name="l01133"></a>01133     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderTLB, <span class="stringliteral">&quot;Waking up from TLB Miss caused by [sn:%i].\n&quot;</span>,
<a name="l01134"></a>01134             inst-&gt;seqNum);
<a name="l01135"></a>01135 
<a name="l01136"></a>01136     <a class="code" href="classCacheUnit.html">CacheUnit</a>* tlb_res = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheUnit.html">CacheUnit</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResourceEvent.html#ad5c54d2d03e9a619913c2ef1d3ad6c3c" title="Pointer to the Resource this is an event for.">resource</a>);
<a name="l01137"></a>01137     assert(tlb_res);
<a name="l01138"></a>01138 
<a name="l01139"></a>01139     <span class="comment">//@todo: eventually, we should do a timing translation w/</span>
<a name="l01140"></a>01140     <span class="comment">//       hw page table walk on tlb miss</span>
<a name="l01141"></a>01141     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderTLB, <span class="stringliteral">&quot;Handling Fault %s : [sn:%i] %x\n&quot;</span>, inst-&gt;fault-&gt;name(), inst-&gt;seqNum, inst-&gt;getMemAddr());
<a name="l01142"></a>01142     inst-&gt;fault-&gt;invoke(tlb_res-&gt;<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ac749a703dd78256850e871e628b07075" title="Returns a pointer to a thread context.">tcBase</a>(tid), inst-&gt;staticInst);
<a name="l01143"></a>01143 
<a name="l01144"></a>01144     tlb_res-&gt;<a class="code" href="classCacheUnit.html#a998838ef47790476dd8f659ca91d1af0">tlbBlocked</a>[tid] = <span class="keyword">false</span>;
<a name="l01145"></a>01145 
<a name="l01146"></a>01146     tlb_res-&gt;<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aced803927543477615b06ecb7f6299e9" title="The Pipeline Stages for the CPU.">pipelineStage</a>[stage_num]-&gt;
<a name="l01147"></a>01147         unsetResStall(tlb_res-&gt;<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="classResourceEvent.html#aab47a9c4e89eaec249509264c1f9114f" title="The Resource Slot that this event is servicing.">slotIdx</a>], tid);
<a name="l01148"></a>01148 
<a name="l01149"></a>01149     req_ptr-&gt;<a class="code" href="classCacheRequest.html#ac36cbf113685c09b3ac5f60aeb246664">tlbStall</a> = <span class="keyword">false</span>;
<a name="l01150"></a>01150 
<a name="l01151"></a>01151     <span class="comment">//@todo: timing translation needs to have some type of independent</span>
<a name="l01152"></a>01152     <span class="comment">//       info regarding if it&#39;s squashed or not so we can</span>
<a name="l01153"></a>01153     <span class="comment">//       free up the resource if a request gets squashed in the middle</span>
<a name="l01154"></a>01154     <span class="comment">//       of a table walk</span>
<a name="l01155"></a>01155     <span class="keywordflow">if</span> (req_ptr-&gt;<a class="code" href="classResourceRequest.html#a836ec95a70034c393d03943b0ba51c5b" title="Get/Set Squashed variables.">isSquashed</a>()) {
<a name="l01156"></a>01156         req_ptr-&gt;<a class="code" href="classResourceRequest.html#aabe3024d41a31439a37548dfcc105b30">freeSlot</a>();
<a name="l01157"></a>01157     }
<a name="l01158"></a>01158 
<a name="l01159"></a>01159     tlb_res-&gt;<a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a7db2d23c4bbbceac6bf250fe9af0b6ca" title="Wakes the CPU, rescheduling the CPU if it&amp;#39;s not already active.">wakeCPU</a>();
<a name="l01160"></a>01160 }
<a name="l01161"></a>01161 
<a name="l01162"></a>01162 <span class="keywordtype">void</span>
<a name="l01163"></a><a class="code" href="classCacheUnit.html#a3dd2ba95e67f05674f41c5f619f3aa44">01163</a> <a class="code" href="classCacheUnit.html#a3dd2ba95e67f05674f41c5f619f3aa44" title="Squash Requests Due to a Memory Stall (By Default, same as &amp;quot;squash&amp;quot;.">CacheUnit::squashDueToMemStall</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <span class="keywordtype">int</span> stage_num,
<a name="l01164"></a>01164                                <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> squash_seq_num, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)
<a name="l01165"></a>01165 {
<a name="l01166"></a>01166     <span class="comment">// If squashing due to memory stall, then we do NOT want to </span>
<a name="l01167"></a>01167     <span class="comment">// squash the instruction that caused the stall so we</span>
<a name="l01168"></a>01168     <span class="comment">// increment the sequence number here to prevent that.</span>
<a name="l01169"></a>01169     <span class="comment">//</span>
<a name="l01170"></a>01170     <span class="comment">// NOTE: This is only for the SwitchOnCacheMiss Model</span>
<a name="l01171"></a>01171     <span class="comment">// NOTE: If you have multiple outstanding misses from the same</span>
<a name="l01172"></a>01172     <span class="comment">//       thread then you need to reevaluate this code</span>
<a name="l01173"></a>01173     <span class="comment">// NOTE: squash should originate from </span>
<a name="l01174"></a>01174     <span class="comment">//       pipeline_stage.cc:processInstSchedule</span>
<a name="l01175"></a>01175     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Squashing above [sn:%u]\n&quot;</span>, 
<a name="l01176"></a>01176             squash_seq_num + 1);
<a name="l01177"></a>01177     
<a name="l01178"></a>01178     <a class="code" href="classCacheUnit.html#a551b8218c01eae7d0f68d3eb42fcbb40" title="Squash All Requests After This Seq Num.">squash</a>(inst, stage_num, squash_seq_num + 1, tid);    
<a name="l01179"></a>01179 }
<a name="l01180"></a>01180 
<a name="l01181"></a>01181 <span class="keywordtype">void</span>
<a name="l01182"></a><a class="code" href="classCacheUnit.html#a4ecd8601875003b55ea08ff1d8f60c5d">01182</a> <a class="code" href="classCacheUnit.html#a4ecd8601875003b55ea08ff1d8f60c5d">CacheUnit::squashCacheRequest</a>(<a class="code" href="classCacheRequest.html">CacheReqPtr</a> req_ptr)
<a name="l01183"></a>01183 {
<a name="l01184"></a>01184     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst =  req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>();
<a name="l01185"></a>01185     req_ptr-&gt;<a class="code" href="classResourceRequest.html#ab5187da74eef7691d9713dba39d7d45a">setSquashed</a>();
<a name="l01186"></a>01186     inst-&gt;setSquashed();
<a name="l01187"></a>01187 
<a name="l01188"></a>01188     <span class="comment">//@note: add back in for speculative load/store capability</span>
<a name="l01189"></a>01189     <span class="comment">/*if (inst-&gt;validMemAddr()) {</span>
<a name="l01190"></a>01190 <span class="comment">        DPRINTF(AddrDep, &quot;Squash of [tid:%i] [sn:%i], attempting to &quot;</span>
<a name="l01191"></a>01191 <span class="comment">                &quot;remove addr. %08p dependencies.\n&quot;,</span>
<a name="l01192"></a>01192 <span class="comment">                inst-&gt;readTid(),</span>
<a name="l01193"></a>01193 <span class="comment">                inst-&gt;seqNum,</span>
<a name="l01194"></a>01194 <span class="comment">                inst-&gt;getMemAddr());</span>
<a name="l01195"></a>01195 <span class="comment"></span>
<a name="l01196"></a>01196 <span class="comment">        removeAddrDependency(inst);</span>
<a name="l01197"></a>01197 <span class="comment">    }*/</span>
<a name="l01198"></a>01198 }
<a name="l01199"></a>01199 
<a name="l01200"></a>01200 
<a name="l01201"></a>01201 <span class="keywordtype">void</span>
<a name="l01202"></a><a class="code" href="classCacheUnit.html#a551b8218c01eae7d0f68d3eb42fcbb40">01202</a> <a class="code" href="classCacheUnit.html#a551b8218c01eae7d0f68d3eb42fcbb40" title="Squash All Requests After This Seq Num.">CacheUnit::squash</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <span class="keywordtype">int</span> stage_num,
<a name="l01203"></a>01203                   <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> squash_seq_num, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid)
<a name="l01204"></a>01204 {
<a name="l01205"></a>01205     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a998838ef47790476dd8f659ca91d1af0">tlbBlocked</a>[tid] &amp;&amp;
<a name="l01206"></a>01206         <a class="code" href="classCacheUnit.html#ad71a4a5331702f85a993e6de4ed46d43">tlbBlockSeqNum</a>[tid] &gt; squash_seq_num) {
<a name="l01207"></a>01207         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Releasing TLB Block due to &quot;</span>
<a name="l01208"></a>01208                 <span class="stringliteral">&quot; squash after [sn:%i].\n&quot;</span>, squash_seq_num);
<a name="l01209"></a>01209         <a class="code" href="classCacheUnit.html#a998838ef47790476dd8f659ca91d1af0">tlbBlocked</a>[tid] = <span class="keyword">false</span>;
<a name="l01210"></a>01210     }
<a name="l01211"></a>01211 
<a name="l01212"></a>01212     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classResource.html#a7b50bdf396f6e76f1d72b7af7daf16e0" title="The number of instructions the resource can simultaneously process.">width</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l01213"></a>01213         <a class="code" href="classResourceRequest.html">ResReqPtr</a> req_ptr = <a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];
<a name="l01214"></a>01214 
<a name="l01215"></a>01215         <span class="keywordflow">if</span> (req_ptr-&gt;<a class="code" href="classResourceRequest.html#a2b5b54205bad4fd738007422613d11d2">valid</a> &amp;&amp;
<a name="l01216"></a>01216             req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid() == tid &amp;&amp;
<a name="l01217"></a>01217             req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum &gt; squash_seq_num) {
<a name="l01218"></a>01218 
<a name="l01219"></a>01219             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01220"></a>01220                     <span class="stringliteral">&quot;[tid:%i] Squashing request from [sn:%i]\n&quot;</span>,
<a name="l01221"></a>01221                     req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid(), req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum);
<a name="l01222"></a>01222 
<a name="l01223"></a>01223             <span class="keywordflow">if</span> (req_ptr-&gt;<a class="code" href="classResourceRequest.html#a836ec95a70034c393d03943b0ba51c5b" title="Get/Set Squashed variables.">isSquashed</a>()) {
<a name="l01224"></a>01224                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(AddrDep, <span class="stringliteral">&quot;Request for [tid:%i] [sn:%i] already &quot;</span>
<a name="l01225"></a>01225                         <span class="stringliteral">&quot;squashed, ignoring squash process.\n&quot;</span>,
<a name="l01226"></a>01226                         req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid(),
<a name="l01227"></a>01227                         req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum);
<a name="l01228"></a>01228                 <span class="keywordflow">continue</span>;                
<a name="l01229"></a>01229             }
<a name="l01230"></a>01230 
<a name="l01231"></a>01231             <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(req_ptr);
<a name="l01232"></a>01232             assert(cache_req);
<a name="l01233"></a>01233 
<a name="l01234"></a>01234             <a class="code" href="classCacheUnit.html#a4ecd8601875003b55ea08ff1d8f60c5d">squashCacheRequest</a>(cache_req);
<a name="l01235"></a>01235 
<a name="l01236"></a>01236             <span class="keywordtype">int</span> req_slot_num = req_ptr-&gt;<a class="code" href="classResourceRequest.html#a0a82e350f53be464a0342efff52ae9ac" title="Get Slot Number.">getSlot</a>();
<a name="l01237"></a>01237 
<a name="l01238"></a>01238             <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#ac36cbf113685c09b3ac5f60aeb246664">tlbStall</a>) {
<a name="l01239"></a>01239                 <a class="code" href="classCacheUnit.html#a998838ef47790476dd8f659ca91d1af0">tlbBlocked</a>[tid] = <span class="keyword">false</span>;
<a name="l01240"></a>01240 
<a name="l01241"></a>01241                 <span class="keywordtype">int</span> stall_stage = <a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[req_slot_num]-&gt;getStageNum();
<a name="l01242"></a>01242 
<a name="l01243"></a>01243                 <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aced803927543477615b06ecb7f6299e9" title="The Pipeline Stages for the CPU.">pipelineStage</a>[stall_stage]-&gt;
<a name="l01244"></a>01244                     unsetResStall(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[req_slot_num], tid);
<a name="l01245"></a>01245             }
<a name="l01246"></a>01246 
<a name="l01247"></a>01247             <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a16e0787924ca390346129a0773238816">isMemAccPending</a>()) {
<a name="l01248"></a>01248                 cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a0c8dfde24e048bd0da328d41f5553be0">reqData</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a>;
<a name="l01249"></a>01249                 cache_req-&gt;<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a67c1d115772d65ab9cc6be285645d251">memReq</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>;
<a name="l01250"></a>01250             }
<a name="l01251"></a>01251 
<a name="l01252"></a>01252             <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#ac36cbf113685c09b3ac5f60aeb246664">tlbStall</a>)
<a name="l01253"></a>01253                 <a class="code" href="classResource.html#ada4c01153ee85b3de2e4743d814976b2" title="Free a resource slot.">freeSlot</a>(req_slot_num);
<a name="l01254"></a>01254         }
<a name="l01255"></a>01255     }
<a name="l01256"></a>01256 
<a name="l01257"></a>01257 }
<a name="l01258"></a>01258 
<a name="l01259"></a>01259 <span class="keywordtype">void</span>
<a name="l01260"></a><a class="code" href="classCacheRequest.html#a328829312866bf50c257f7c684ad8557">01260</a> <a class="code" href="classCacheRequest.html#a328829312866bf50c257f7c684ad8557">CacheRequest::clearRequest</a>()
<a name="l01261"></a>01261 {
<a name="l01262"></a>01262     <span class="keywordflow">if</span> (!<a class="code" href="classCacheRequest.html#a7de744747eeff4090bb2064fe8ce3412">memAccPending</a>) {
<a name="l01263"></a>01263         <span class="keywordflow">if</span> (<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a> &amp;&amp; !<a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a>)
<a name="l01264"></a>01264             <span class="keyword">delete</span> [] <a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a>;
<a name="l01265"></a>01265 
<a name="l01266"></a>01266         <span class="keywordflow">if</span> (<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>)
<a name="l01267"></a>01267             <span class="keyword">delete</span> <a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>;
<a name="l01268"></a>01268 
<a name="l01269"></a>01269         <span class="keywordflow">if</span> (<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>)
<a name="l01270"></a>01270             <span class="keyword">delete</span> <a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>;
<a name="l01271"></a>01271     } <span class="keywordflow">else</span> {
<a name="l01272"></a>01272         <span class="keywordflow">if</span> (<a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>)
<a name="l01273"></a>01273             <a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a9f8d8e4744a102c5bbe4b5c011cdaae1">hasSlot</a> = <span class="keyword">false</span>;
<a name="l01274"></a>01274     }
<a name="l01275"></a>01275 
<a name="l01276"></a>01276     <a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> = NULL;
<a name="l01277"></a>01277     <a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a> = NULL;
<a name="l01278"></a>01278     <a class="code" href="classCacheRequest.html#af343d56fd11fb6e22d8712de2d2595d2">dataPkt</a> = NULL;
<a name="l01279"></a>01279     <a class="code" href="classCacheRequest.html#a4805ece519039ae56714e242c820b478">memAccComplete</a> = <span class="keyword">false</span>;
<a name="l01280"></a>01280     <a class="code" href="classCacheRequest.html#a7de744747eeff4090bb2064fe8ce3412">memAccPending</a> = <span class="keyword">false</span>;
<a name="l01281"></a>01281     <a class="code" href="classCacheRequest.html#ac36cbf113685c09b3ac5f60aeb246664">tlbStall</a> = <span class="keyword">false</span>;
<a name="l01282"></a>01282     <a class="code" href="classCacheRequest.html#a5aa731ea0db8b8b0eec63ebccc55a87b">splitAccess</a> = <span class="keyword">false</span>;
<a name="l01283"></a>01283     <a class="code" href="classCacheRequest.html#afa74978bdcbd095d8d2c113ae14eda2f">splitAccessNum</a> = -1;
<a name="l01284"></a>01284     <a class="code" href="classCacheRequest.html#a3880860b9c68791d51b5ee08a02b1cb3">split2ndAccess</a> = <span class="keyword">false</span>;
<a name="l01285"></a>01285     <a class="code" href="classCacheRequest.html#abbb10c36649cc1690a765b3aa1a131cd">instIdx</a> = 0;
<a name="l01286"></a>01286     <a class="code" href="classCacheRequest.html#a94b062cb8a3bc4f5e047a971515ef948" title="Should we expect block from cache access or fetch buffer?">fetchBufferFill</a> = <span class="keyword">false</span>;
<a name="l01287"></a>01287 
<a name="l01288"></a>01288     <a class="code" href="classCacheRequest.html#a328829312866bf50c257f7c684ad8557">ResourceRequest::clearRequest</a>();
<a name="l01289"></a>01289 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:16:17 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
