Drill report for E:\Projetos\sisdig\1.3-laboratorio\projetos\ponta-de-prova-logica\ponta-de-prova-logica-simplificada\ponta-de-prova-logica-simplificada.kicad_pcb
Created on 09-04-2019 19:56:28

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'ponta-de-prova-logica-simplificada.drl' contains
    plated through holes:
    =============================================================
    T1  0,90mm  0,035"  (69 holes)
    T2  1,00mm  0,039"  (4 holes)
    T3  1,20mm  0,047"  (2 holes)
    T4  3,00mm  0,118"  (2 holes)

    Total plated holes count 77


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
