input size:	50
input size:	550
input size:	1050
input size:	1550
Size in 3:	1069
compress size:50
compress size:546
compress size:1044
compress size:1069
The maximum depth reached by any of the 2 hls::stream() instances in the design is 3208
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hardware_encoding_top glbl -prj hardware_encoding.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s hardware_encoding 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hardware_encoding_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/AESL_axi_master_HP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_HP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/AESL_axi_master_HP3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_HP3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_read_input5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_read_input5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_assoc_lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_assoc_lookup
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_computing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_write_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_write_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_mac_muladd_8ns_8ns_8ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module hardware_encoding_mac_muladd_8ns_8ns_8ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_computing_temp_chunk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_temp_chunk_ram
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_temp_chunk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_computing_hash_table_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_hash_table_0_ram
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_hash_table_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_computing_my_assoc_mem_upper_key_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_my_assoc_mem_upper_key_mem_ram
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_my_assoc_mem_upper_key_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_computing_my_assoc_mem_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_my_assoc_mem_value_ram
INFO: [VRFC 10-311] analyzing module hardware_encoding_computing_my_assoc_mem_value
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_fifo_w8_d75_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_fifo_w8_d75_S_shiftReg
INFO: [VRFC 10-311] analyzing module hardware_encoding_fifo_w8_d75_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module hardware_encoding_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_fifo_w16_d75_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_fifo_w16_d75_A_ram
INFO: [VRFC 10-311] analyzing module hardware_encoding_fifo_w16_d75_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_start_for_computing_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_start_for_computing_U0_shiftReg
INFO: [VRFC 10-311] analyzing module hardware_encoding_start_for_computing_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_start_for_write_output_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_start_for_write_output_U0_shiftReg
INFO: [VRFC 10-311] analyzing module hardware_encoding_start_for_write_output_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_HP1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi_read
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding_HP3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi_read
INFO: [VRFC 10-311] analyzing module hardware_encoding_HP3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hardware_encoding_control_s_axi
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_reg_...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_buff...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_deco...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_writ...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_buff...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_reg_...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_read...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi_thro...
Compiling module xil_defaultlib.hardware_encoding_HP1_m_axi(NUM_...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_reg_...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_buff...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_deco...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_fifo...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_writ...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_buff...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_reg_...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_read...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi_thro...
Compiling module xil_defaultlib.hardware_encoding_HP3_m_axi(NUM_...
Compiling module xil_defaultlib.hardware_encoding_mac_muladd_8ns...
Compiling module xil_defaultlib.hardware_encoding_mac_muladd_8ns...
Compiling module xil_defaultlib.hardware_encoding_read_input5
Compiling module xil_defaultlib.hardware_encoding_computing_temp...
Compiling module xil_defaultlib.hardware_encoding_computing_temp...
Compiling module xil_defaultlib.hardware_encoding_computing_hash...
Compiling module xil_defaultlib.hardware_encoding_computing_hash...
Compiling module xil_defaultlib.hardware_encoding_computing_my_a...
Compiling module xil_defaultlib.hardware_encoding_computing_my_a...
Compiling module xil_defaultlib.hardware_encoding_computing_my_a...
Compiling module xil_defaultlib.hardware_encoding_computing_my_a...
Compiling module xil_defaultlib.hardware_encoding_assoc_lookup
Compiling module xil_defaultlib.hardware_encoding_computing
Compiling module xil_defaultlib.hardware_encoding_write_output
Compiling module xil_defaultlib.hardware_encoding_fifo_w8_d75_S_...
Compiling module xil_defaultlib.hardware_encoding_fifo_w8_d75_S
Compiling module xil_defaultlib.hardware_encoding_fifo_w64_d3_S_...
Compiling module xil_defaultlib.hardware_encoding_fifo_w64_d3_S
Compiling module xil_defaultlib.hardware_encoding_fifo_w16_d75_A...
Compiling module xil_defaultlib.hardware_encoding_fifo_w16_d75_A
Compiling module xil_defaultlib.hardware_encoding_start_for_comp...
Compiling module xil_defaultlib.hardware_encoding_start_for_comp...
Compiling module xil_defaultlib.hardware_encoding_start_for_writ...
Compiling module xil_defaultlib.hardware_encoding_start_for_writ...
Compiling module xil_defaultlib.hardware_encoding
Compiling module xil_defaultlib.AESL_axi_master_HP1
Compiling module xil_defaultlib.AESL_axi_master_HP3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hardware_encoding_top
Compiling module work.glbl
Built simulation snapshot hardware_encoding

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/xsim.dir/hardware_encoding/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 10 17:35:01 2023...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/hardware_encoding/xsim_script.tcl
# xsim {hardware_encoding} -autoloadwcfg -tclbatch {hardware_encoding.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source hardware_encoding.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "137000"
// RTL Simulation : 1 / 1 [n/a] @ "878797000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 878823630 ps : File "/mnt/castor/seas_home/l/lize1/ese532_final/project/final_project/solution1/sim/verilog/hardware_encoding.autotb.v" Line 577
run: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.250 ; gain = 0.000 ; free physical = 9884 ; free virtual = 27093
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 10 17:35:16 2023...
compress size:50
compress size:546
compress size:1044
compress size:1069
