set ::env(PROJECT_NAME) lut4_8ffs
set ::env(DESIGN_TOP) lut4_8ffs
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl/lut4_8ffs.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
