
Guitar_Tuner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009940  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001194  08009ad0  08009ad0  00019ad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac64  0800ac64  000201f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800ac64  0800ac64  000201f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ac64  0800ac64  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac64  0800ac64  0001ac64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac68  0800ac68  0001ac68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800ac6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002690  200001f8  0800ae64  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002888  0800ae64  00022888  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cff3  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037f2  00000000  00000000  0003d21b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a0  00000000  00000000  00040a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f0  00000000  00000000  000420b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002589b  00000000  00000000  000435a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019e7e  00000000  00000000  00068e3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2d26  00000000  00000000  00082cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  001659df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f5c  00000000  00000000  00165aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000005bb  00000000  00000000  0016ca00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009ab8 	.word	0x08009ab8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	08009ab8 	.word	0x08009ab8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <HAL_ADC_ConvHalfCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	in_ptr = &adc_buff[0];
 8000bb0:	4b05      	ldr	r3, [pc, #20]	; (8000bc8 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 8000bb2:	4a06      	ldr	r2, [pc, #24]	; (8000bcc <HAL_ADC_ConvHalfCpltCallback+0x24>)
 8000bb4:	601a      	str	r2, [r3, #0]
	callback_state = 1;
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	601a      	str	r2, [r3, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	20000774 	.word	0x20000774
 8000bcc:	20001858 	.word	0x20001858
 8000bd0:	20000214 	.word	0x20000214

08000bd4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	in_ptr = &adc_buff[BLOCK_SIZE];
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <HAL_ADC_ConvCpltCallback+0x20>)
 8000bde:	4a06      	ldr	r2, [pc, #24]	; (8000bf8 <HAL_ADC_ConvCpltCallback+0x24>)
 8000be0:	601a      	str	r2, [r3, #0]
	callback_state = 1;
 8000be2:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <HAL_ADC_ConvCpltCallback+0x28>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	601a      	str	r2, [r3, #0]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	20000774 	.word	0x20000774
 8000bf8:	20002058 	.word	0x20002058
 8000bfc:	20000214 	.word	0x20000214

08000c00 <adc_to_guitar_signal>:


void adc_to_guitar_signal(float32_t *guitar_signal)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]

	for(int i = 0; i < BLOCK_SIZE; i++)
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	e016      	b.n	8000c3c <adc_to_guitar_signal+0x3c>
	{
		guitar_signal[i] = (float32_t) in_ptr[i] - DC_BIAS;
 8000c0e:	4b13      	ldr	r3, [pc, #76]	; (8000c5c <adc_to_guitar_signal+0x5c>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	4413      	add	r3, r2
 8000c18:	881b      	ldrh	r3, [r3, #0]
 8000c1a:	ee07 3a90 	vmov	s15, r3
 8000c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000c60 <adc_to_guitar_signal+0x60>
 8000c2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c32:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < BLOCK_SIZE; i++)
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c42:	dbe4      	blt.n	8000c0e <adc_to_guitar_signal+0xe>
	}

	arm_biquad_cascade_df1_f32(&iir_settings, guitar_signal, guitar_signal, BLOCK_SIZE);
 8000c44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	6879      	ldr	r1, [r7, #4]
 8000c4c:	4805      	ldr	r0, [pc, #20]	; (8000c64 <adc_to_guitar_signal+0x64>)
 8000c4e:	f006 f961 	bl	8006f14 <arm_biquad_cascade_df1_f32>
}
 8000c52:	bf00      	nop
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	20000774 	.word	0x20000774
 8000c60:	450e8000 	.word	0x450e8000
 8000c64:	20002858 	.word	0x20002858

08000c68 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c6c:	f001 f95a 	bl	8001f24 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c70:	f000 f852 	bl	8000d18 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c74:	f000 fa86 	bl	8001184 <MX_GPIO_Init>
	MX_DMA_Init();
 8000c78:	f000 fa5e 	bl	8001138 <MX_DMA_Init>
	MX_TIM6_Init();
 8000c7c:	f000 fa26 	bl	80010cc <MX_TIM6_Init>
	MX_OPAMP1_Init();
 8000c80:	f000 f972 	bl	8000f68 <MX_OPAMP1_Init>
	MX_ADC1_Init();
 8000c84:	f000 f898 	bl	8000db8 <MX_ADC1_Init>
	MX_I2C1_Init();
 8000c88:	f000 f92e 	bl	8000ee8 <MX_I2C1_Init>
	MX_DAC1_Init();
 8000c8c:	f000 f8fa 	bl	8000e84 <MX_DAC1_Init>
	MX_TIM1_Init();
 8000c90:	f000 f98e 	bl	8000fb0 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim6);
 8000c94:	4816      	ldr	r0, [pc, #88]	; (8000cf0 <main+0x88>)
 8000c96:	f005 f9d7 	bl	8006048 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000c9a:	210c      	movs	r1, #12
 8000c9c:	4815      	ldr	r0, [pc, #84]	; (8000cf4 <main+0x8c>)
 8000c9e:	f005 fb55 	bl	800634c <HAL_TIM_PWM_Start>

	HAL_TIM_OC_Start(&htim6, TIM_CHANNEL_6);
 8000ca2:	2114      	movs	r1, #20
 8000ca4:	4812      	ldr	r0, [pc, #72]	; (8000cf0 <main+0x88>)
 8000ca6:	f005 fa1b 	bl	80060e0 <HAL_TIM_OC_Start>
	HAL_OPAMP_SelfCalibrate (&hopamp1);
 8000caa:	4813      	ldr	r0, [pc, #76]	; (8000cf8 <main+0x90>)
 8000cac:	f003 fee9 	bl	8004a82 <HAL_OPAMP_SelfCalibrate>
	HAL_OPAMP_Start(&hopamp1);
 8000cb0:	4811      	ldr	r0, [pc, #68]	; (8000cf8 <main+0x90>)
 8000cb2:	f003 feb5 	bl	8004a20 <HAL_OPAMP_Start>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000cb6:	217f      	movs	r1, #127	; 0x7f
 8000cb8:	4810      	ldr	r0, [pc, #64]	; (8000cfc <main+0x94>)
 8000cba:	f002 fb15 	bl	80032e8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buff, 2 * BLOCK_SIZE);
 8000cbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000cc2:	490f      	ldr	r1, [pc, #60]	; (8000d00 <main+0x98>)
 8000cc4:	480d      	ldr	r0, [pc, #52]	; (8000cfc <main+0x94>)
 8000cc6:	f001 fcfb 	bl	80026c0 <HAL_ADC_Start_DMA>
	arm_biquad_cascade_df1_init_f32(&iir_settings, NUM_IIR_STAGES, &iir_taps[0], &iir_state[0]);
 8000cca:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <main+0x9c>)
 8000ccc:	4a0e      	ldr	r2, [pc, #56]	; (8000d08 <main+0xa0>)
 8000cce:	2101      	movs	r1, #1
 8000cd0:	480e      	ldr	r0, [pc, #56]	; (8000d0c <main+0xa4>)
 8000cd2:	f006 f913 	bl	8006efc <arm_biquad_cascade_df1_init_f32>

	oled_init();
 8000cd6:	f000 faa7 	bl	8001228 <oled_init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		if (callback_state == 1)
 8000cda:	4b0d      	ldr	r3, [pc, #52]	; (8000d10 <main+0xa8>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d1fb      	bne.n	8000cda <main+0x72>
		{
			//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);


			adc_to_guitar_signal(&guitar_signal[0]);
 8000ce2:	480c      	ldr	r0, [pc, #48]	; (8000d14 <main+0xac>)
 8000ce4:	f7ff ff8c 	bl	8000c00 <adc_to_guitar_signal>




			//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
			callback_state = 0;
 8000ce8:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <main+0xa8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
		if (callback_state == 1)
 8000cee:	e7f4      	b.n	8000cda <main+0x72>
 8000cf0:	200017c0 	.word	0x200017c0
 8000cf4:	2000180c 	.word	0x2000180c
 8000cf8:	200006dc 	.word	0x200006dc
 8000cfc:	20000710 	.word	0x20000710
 8000d00:	20001858 	.word	0x20001858
 8000d04:	20002864 	.word	0x20002864
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	20002858 	.word	0x20002858
 8000d10:	20000214 	.word	0x20000214
 8000d14:	200007c0 	.word	0x200007c0

08000d18 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b096      	sub	sp, #88	; 0x58
 8000d1c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d1e:	f107 0314 	add.w	r3, r7, #20
 8000d22:	2244      	movs	r2, #68	; 0x44
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f006 f9fc 	bl	8007124 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d2c:	463b      	mov	r3, r7
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
 8000d34:	609a      	str	r2, [r3, #8]
 8000d36:	60da      	str	r2, [r3, #12]
 8000d38:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d3a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d3e:	f003 ffcd 	bl	8004cdc <HAL_PWREx_ControlVoltageScaling>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000d48:	f000 fa68 	bl	800121c <Error_Handler>
	}
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d54:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d56:	2302      	movs	r3, #2
 8000d58:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 6;
 8000d5e:	2306      	movs	r3, #6
 8000d60:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 80;
 8000d62:	2350      	movs	r3, #80	; 0x50
 8000d64:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000d66:	2307      	movs	r3, #7
 8000d68:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000d6e:	2304      	movs	r3, #4
 8000d70:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4618      	mov	r0, r3
 8000d78:	f004 f806 	bl	8004d88 <HAL_RCC_OscConfig>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <SystemClock_Config+0x6e>
	{
		Error_Handler();
 8000d82:	f000 fa4b 	bl	800121c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d86:	230f      	movs	r3, #15
 8000d88:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	2104      	movs	r1, #4
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f004 fc04 	bl	80055ac <HAL_RCC_ClockConfig>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <SystemClock_Config+0x96>
	{
		Error_Handler();
 8000daa:	f000 fa37 	bl	800121c <Error_Handler>
	}
}
 8000dae:	bf00      	nop
 8000db0:	3758      	adds	r7, #88	; 0x58
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
	...

08000db8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
 8000dcc:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000dce:	4b2a      	ldr	r3, [pc, #168]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000dd0:	4a2a      	ldr	r2, [pc, #168]	; (8000e7c <MX_ADC1_Init+0xc4>)
 8000dd2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000dd4:	4b28      	ldr	r3, [pc, #160]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dda:	4b27      	ldr	r3, [pc, #156]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de0:	4b25      	ldr	r3, [pc, #148]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000de6:	4b24      	ldr	r3, [pc, #144]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dec:	4b22      	ldr	r3, [pc, #136]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000dee:	2204      	movs	r2, #4
 8000df0:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000df2:	4b21      	ldr	r3, [pc, #132]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 8000dfe:	4b1e      	ldr	r3, [pc, #120]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e00:	2201      	movs	r2, #1
 8000e02:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e04:	4b1c      	ldr	r3, [pc, #112]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e0e:	f44f 62e8 	mov.w	r2, #1856	; 0x740
 8000e12:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e1a:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8000e1c:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e24:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e32:	4811      	ldr	r0, [pc, #68]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e34:	f001 fafc 	bl	8002430 <HAL_ADC_Init>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_ADC1_Init+0x8a>
	{
		Error_Handler();
 8000e3e:	f000 f9ed 	bl	800121c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 8000e42:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <MX_ADC1_Init+0xc8>)
 8000e44:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e46:	2306      	movs	r3, #6
 8000e48:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e4e:	237f      	movs	r3, #127	; 0x7f
 8000e50:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e52:	2304      	movs	r3, #4
 8000e54:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4806      	ldr	r0, [pc, #24]	; (8000e78 <MX_ADC1_Init+0xc0>)
 8000e60:	f001 fcbc 	bl	80027dc <HAL_ADC_ConfigChannel>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_ADC1_Init+0xb6>
	{
		Error_Handler();
 8000e6a:	f000 f9d7 	bl	800121c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000710 	.word	0x20000710
 8000e7c:	50040000 	.word	0x50040000
 8000e80:	21800100 	.word	0x21800100

08000e84 <MX_DAC1_Init>:
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	; 0x28
 8000e88:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */

	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = {0};
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	2224      	movs	r2, #36	; 0x24
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4618      	mov	r0, r3
 8000e92:	f006 f947 	bl	8007124 <memset>
	/* USER CODE BEGIN DAC1_Init 1 */

	/* USER CODE END DAC1_Init 1 */
	/** DAC Initialization
	 */
	hdac1.Instance = DAC1;
 8000e96:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <MX_DAC1_Init+0x5c>)
 8000e98:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <MX_DAC1_Init+0x60>)
 8000e9a:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000e9c:	4810      	ldr	r0, [pc, #64]	; (8000ee0 <MX_DAC1_Init+0x5c>)
 8000e9e:	f002 fb94 	bl	80035ca <HAL_DAC_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_DAC1_Init+0x28>
	{
		Error_Handler();
 8000ea8:	f000 f9b8 	bl	800121c <Error_Handler>
	}
	/** DAC channel OUT1 config
	 */
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	607b      	str	r3, [r7, #4]
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	613b      	str	r3, [r7, #16]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4806      	ldr	r0, [pc, #24]	; (8000ee0 <MX_DAC1_Init+0x5c>)
 8000ec8:	f002 fba1 	bl	800360e <HAL_DAC_ConfigChannel>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_DAC1_Init+0x52>
	{
		Error_Handler();
 8000ed2:	f000 f9a3 	bl	800121c <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	3728      	adds	r7, #40	; 0x28
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	2000062c 	.word	0x2000062c
 8000ee4:	40007400 	.word	0x40007400

08000ee8 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000eee:	4a1c      	ldr	r2, [pc, #112]	; (8000f60 <MX_I2C1_Init+0x78>)
 8000ef0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00702991;
 8000ef2:	4b1a      	ldr	r3, [pc, #104]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000ef4:	4a1b      	ldr	r2, [pc, #108]	; (8000f64 <MX_I2C1_Init+0x7c>)
 8000ef6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000ef8:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f16:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f22:	480e      	ldr	r0, [pc, #56]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f24:	f003 f818 	bl	8003f58 <HAL_I2C_Init>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 8000f2e:	f000 f975 	bl	800121c <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f32:	2100      	movs	r1, #0
 8000f34:	4809      	ldr	r0, [pc, #36]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f36:	f003 fc05 	bl	8004744 <HAL_I2CEx_ConfigAnalogFilter>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 8000f40:	f000 f96c 	bl	800121c <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f44:	2100      	movs	r1, #0
 8000f46:	4805      	ldr	r0, [pc, #20]	; (8000f5c <MX_I2C1_Init+0x74>)
 8000f48:	f003 fc47 	bl	80047da <HAL_I2CEx_ConfigDigitalFilter>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 8000f52:	f000 f963 	bl	800121c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000640 	.word	0x20000640
 8000f60:	40005400 	.word	0x40005400
 8000f64:	00702991 	.word	0x00702991

08000f68 <MX_OPAMP1_Init>:
 * @brief OPAMP1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_OPAMP1_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	/* USER CODE END OPAMP1_Init 0 */

	/* USER CODE BEGIN OPAMP1_Init 1 */

	/* USER CODE END OPAMP1_Init 1 */
	hopamp1.Instance = OPAMP1;
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <MX_OPAMP1_Init+0x40>)
 8000f6e:	4a0f      	ldr	r2, [pc, #60]	; (8000fac <MX_OPAMP1_Init+0x44>)
 8000f70:	601a      	str	r2, [r3, #0]
	hopamp1.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_HIGH;
 8000f72:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <MX_OPAMP1_Init+0x40>)
 8000f74:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000f78:	605a      	str	r2, [r3, #4]
	hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <MX_OPAMP1_Init+0x40>)
 8000f7c:	220c      	movs	r2, #12
 8000f7e:	60da      	str	r2, [r3, #12]
	hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <MX_OPAMP1_Init+0x40>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	615a      	str	r2, [r3, #20]
	hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER;
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <MX_OPAMP1_Init+0x40>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
	hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <MX_OPAMP1_Init+0x40>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	61da      	str	r2, [r3, #28]
	if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <MX_OPAMP1_Init+0x40>)
 8000f94:	f003 fc6e 	bl	8004874 <HAL_OPAMP_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_OPAMP1_Init+0x3a>
	{
		Error_Handler();
 8000f9e:	f000 f93d 	bl	800121c <Error_Handler>
	}
	/* USER CODE BEGIN OPAMP1_Init 2 */

	/* USER CODE END OPAMP1_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200006dc 	.word	0x200006dc
 8000fac:	40007800 	.word	0x40007800

08000fb0 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b096      	sub	sp, #88	; 0x58
 8000fb4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fb6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000fc2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]
 8000fd2:	615a      	str	r2, [r3, #20]
 8000fd4:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	222c      	movs	r2, #44	; 0x2c
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f006 f8a1 	bl	8007124 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000fe2:	4b38      	ldr	r3, [pc, #224]	; (80010c4 <MX_TIM1_Init+0x114>)
 8000fe4:	4a38      	ldr	r2, [pc, #224]	; (80010c8 <MX_TIM1_Init+0x118>)
 8000fe6:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 2352;
 8000fe8:	4b36      	ldr	r3, [pc, #216]	; (80010c4 <MX_TIM1_Init+0x114>)
 8000fea:	f44f 6213 	mov.w	r2, #2352	; 0x930
 8000fee:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff0:	4b34      	ldr	r3, [pc, #208]	; (80010c4 <MX_TIM1_Init+0x114>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 100;
 8000ff6:	4b33      	ldr	r3, [pc, #204]	; (80010c4 <MX_TIM1_Init+0x114>)
 8000ff8:	2264      	movs	r2, #100	; 0x64
 8000ffa:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffc:	4b31      	ldr	r3, [pc, #196]	; (80010c4 <MX_TIM1_Init+0x114>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001002:	4b30      	ldr	r3, [pc, #192]	; (80010c4 <MX_TIM1_Init+0x114>)
 8001004:	2200      	movs	r2, #0
 8001006:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001008:	4b2e      	ldr	r3, [pc, #184]	; (80010c4 <MX_TIM1_Init+0x114>)
 800100a:	2280      	movs	r2, #128	; 0x80
 800100c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800100e:	482d      	ldr	r0, [pc, #180]	; (80010c4 <MX_TIM1_Init+0x114>)
 8001010:	f005 f944 	bl	800629c <HAL_TIM_PWM_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM1_Init+0x6e>
	{
		Error_Handler();
 800101a:	f000 f8ff 	bl	800121c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800101e:	2300      	movs	r3, #0
 8001020:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001022:	2300      	movs	r3, #0
 8001024:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001026:	2300      	movs	r3, #0
 8001028:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800102a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800102e:	4619      	mov	r1, r3
 8001030:	4824      	ldr	r0, [pc, #144]	; (80010c4 <MX_TIM1_Init+0x114>)
 8001032:	f005 fe85 	bl	8006d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_TIM1_Init+0x90>
	{
		Error_Handler();
 800103c:	f000 f8ee 	bl	800121c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001040:	2360      	movs	r3, #96	; 0x60
 8001042:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 50;
 8001044:	2332      	movs	r3, #50	; 0x32
 8001046:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001048:	2300      	movs	r3, #0
 800104a:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001050:	2300      	movs	r3, #0
 8001052:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001054:	2300      	movs	r3, #0
 8001056:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001058:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800105c:	220c      	movs	r2, #12
 800105e:	4619      	mov	r1, r3
 8001060:	4818      	ldr	r0, [pc, #96]	; (80010c4 <MX_TIM1_Init+0x114>)
 8001062:	f005 fa51 	bl	8006508 <HAL_TIM_PWM_ConfigChannel>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM1_Init+0xc0>
	{
		Error_Handler();
 800106c:	f000 f8d6 	bl	800121c <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001084:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001088:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800108e:	2300      	movs	r3, #0
 8001090:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001092:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001096:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800109c:	2300      	movs	r3, #0
 800109e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	4619      	mov	r1, r3
 80010a4:	4807      	ldr	r0, [pc, #28]	; (80010c4 <MX_TIM1_Init+0x114>)
 80010a6:	f005 feb1 	bl	8006e0c <HAL_TIMEx_ConfigBreakDeadTime>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM1_Init+0x104>
	{
		Error_Handler();
 80010b0:	f000 f8b4 	bl	800121c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 80010b4:	4803      	ldr	r0, [pc, #12]	; (80010c4 <MX_TIM1_Init+0x114>)
 80010b6:	f000 fad5 	bl	8001664 <HAL_TIM_MspPostInit>

}
 80010ba:	bf00      	nop
 80010bc:	3758      	adds	r7, #88	; 0x58
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000180c 	.word	0x2000180c
 80010c8:	40012c00 	.word	0x40012c00

080010cc <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_TIM6_Init+0x64>)
 80010de:	4a15      	ldr	r2, [pc, #84]	; (8001134 <MX_TIM6_Init+0x68>)
 80010e0:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 0;
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <MX_TIM6_Init+0x64>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_TIM6_Init+0x64>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 2000 - 1;
 80010ee:	4b10      	ldr	r3, [pc, #64]	; (8001130 <MX_TIM6_Init+0x64>)
 80010f0:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80010f4:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <MX_TIM6_Init+0x64>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80010fc:	480c      	ldr	r0, [pc, #48]	; (8001130 <MX_TIM6_Init+0x64>)
 80010fe:	f004 ff4b 	bl	8005f98 <HAL_TIM_Base_Init>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM6_Init+0x40>
	{
		Error_Handler();
 8001108:	f000 f888 	bl	800121c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800110c:	2320      	movs	r3, #32
 800110e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4619      	mov	r1, r3
 8001118:	4805      	ldr	r0, [pc, #20]	; (8001130 <MX_TIM6_Init+0x64>)
 800111a:	f005 fe11 	bl	8006d40 <HAL_TIMEx_MasterConfigSynchronization>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM6_Init+0x5c>
	{
		Error_Handler();
 8001124:	f000 f87a 	bl	800121c <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	200017c0 	.word	0x200017c0
 8001134:	40001000 	.word	0x40001000

08001138 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <MX_DMA_Init+0x48>)
 8001140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001142:	4a0f      	ldr	r2, [pc, #60]	; (8001180 <MX_DMA_Init+0x48>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	6493      	str	r3, [r2, #72]	; 0x48
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <MX_DMA_Init+0x48>)
 800114c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	2100      	movs	r1, #0
 800115a:	200b      	movs	r0, #11
 800115c:	f002 f9ff 	bl	800355e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001160:	200b      	movs	r0, #11
 8001162:	f002 fa18 	bl	8003596 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001166:	2200      	movs	r2, #0
 8001168:	2100      	movs	r1, #0
 800116a:	200d      	movs	r0, #13
 800116c:	f002 f9f7 	bl	800355e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001170:	200d      	movs	r0, #13
 8001172:	f002 fa10 	bl	8003596 <HAL_NVIC_EnableIRQ>

}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40021000 	.word	0x40021000

08001184 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800119a:	4b1f      	ldr	r3, [pc, #124]	; (8001218 <MX_GPIO_Init+0x94>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	4a1e      	ldr	r2, [pc, #120]	; (8001218 <MX_GPIO_Init+0x94>)
 80011a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a6:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <MX_GPIO_Init+0x94>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b19      	ldr	r3, [pc, #100]	; (8001218 <MX_GPIO_Init+0x94>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	4a18      	ldr	r2, [pc, #96]	; (8001218 <MX_GPIO_Init+0x94>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011be:	4b16      	ldr	r3, [pc, #88]	; (8001218 <MX_GPIO_Init+0x94>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011ca:	4b13      	ldr	r3, [pc, #76]	; (8001218 <MX_GPIO_Init+0x94>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_GPIO_Init+0x94>)
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <MX_GPIO_Init+0x94>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ec:	f002 fe9c 	bl	8003f28 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_BLUE_Pin */
	GPIO_InitStruct.Pin = LED_BLUE_Pin;
 80011f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011f4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8001202:	f107 030c 	add.w	r3, r7, #12
 8001206:	4619      	mov	r1, r3
 8001208:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120c:	f002 fd12 	bl	8003c34 <HAL_GPIO_Init>

}
 8001210:	bf00      	nop
 8001212:	3720      	adds	r7, #32
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40021000 	.word	0x40021000

0800121c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001220:	b672      	cpsid	i
}
 8001222:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001224:	e7fe      	b.n	8001224 <Error_Handler+0x8>
	...

08001228 <oled_init>:
#define RADIUS 30



void oled_init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
	ssd1306_Init();
 800122e:	f000 fbf1 	bl	8001a14 <ssd1306_Init>
	ssd1306_Fill(White);
 8001232:	2001      	movs	r0, #1
 8001234:	f000 fc58 	bl	8001ae8 <ssd1306_Fill>
	ssd1306_DrawCircle(SCREEN_CENTRE_X, SCREEN_CENTRE_Y, RADIUS, Black);
 8001238:	2300      	movs	r3, #0
 800123a:	221e      	movs	r2, #30
 800123c:	2120      	movs	r1, #32
 800123e:	2040      	movs	r0, #64	; 0x40
 8001240:	f000 fdb8 	bl	8001db4 <ssd1306_DrawCircle>

	char home_screen[11] = "Auto-Tuner";
 8001244:	4a18      	ldr	r2, [pc, #96]	; (80012a8 <oled_init+0x80>)
 8001246:	463b      	mov	r3, r7
 8001248:	ca07      	ldmia	r2, {r0, r1, r2}
 800124a:	c303      	stmia	r3!, {r0, r1}
 800124c:	801a      	strh	r2, [r3, #0]
 800124e:	3302      	adds	r3, #2
 8001250:	0c12      	lsrs	r2, r2, #16
 8001252:	701a      	strb	r2, [r3, #0]
	for(int x = WIDTH; x > MID_X_POS_MED; x--)
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	e010      	b.n	800127c <oled_init+0x54>
	{
		ssd1306_SetCursor(x, MID_Y_POS_MED);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2118      	movs	r1, #24
 8001260:	4618      	mov	r0, r3
 8001262:	f000 fd8f 	bl	8001d84 <ssd1306_SetCursor>
		ssd1306_WriteString(home_screen, FONT_MED, Black);
 8001266:	4a11      	ldr	r2, [pc, #68]	; (80012ac <oled_init+0x84>)
 8001268:	4638      	mov	r0, r7
 800126a:	2300      	movs	r3, #0
 800126c:	ca06      	ldmia	r2, {r1, r2}
 800126e:	f000 fd63 	bl	8001d38 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8001272:	f000 fc5d 	bl	8001b30 <ssd1306_UpdateScreen>
	for(int x = WIDTH; x > MID_X_POS_MED; x--)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3b01      	subs	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b0a      	cmp	r3, #10
 8001280:	dceb      	bgt.n	800125a <oled_init+0x32>
	}

	HAL_Delay(3000);
 8001282:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001286:	f000 fec1 	bl	800200c <HAL_Delay>

	ssd1306_Fill(White);
 800128a:	2001      	movs	r0, #1
 800128c:	f000 fc2c 	bl	8001ae8 <ssd1306_Fill>
	ssd1306_DrawCircle(SCREEN_CENTRE_X, SCREEN_CENTRE_Y, RADIUS, Black);
 8001290:	2300      	movs	r3, #0
 8001292:	221e      	movs	r2, #30
 8001294:	2120      	movs	r1, #32
 8001296:	2040      	movs	r0, #64	; 0x40
 8001298:	f000 fd8c 	bl	8001db4 <ssd1306_DrawCircle>
	ssd1306_UpdateScreen();
 800129c:	f000 fc48 	bl	8001b30 <ssd1306_UpdateScreen>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	08009ad0 	.word	0x08009ad0
 80012ac:	20000018 	.word	0x20000018

080012b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <HAL_MspInit+0x44>)
 80012b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ba:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <HAL_MspInit+0x44>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6613      	str	r3, [r2, #96]	; 0x60
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <HAL_MspInit+0x44>)
 80012c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ce:	4b09      	ldr	r3, [pc, #36]	; (80012f4 <HAL_MspInit+0x44>)
 80012d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d2:	4a08      	ldr	r2, [pc, #32]	; (80012f4 <HAL_MspInit+0x44>)
 80012d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d8:	6593      	str	r3, [r2, #88]	; 0x58
 80012da:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_MspInit+0x44>)
 80012dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000

080012f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b09a      	sub	sp, #104	; 0x68
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	225c      	movs	r2, #92	; 0x5c
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f005 ff0b 	bl	8007124 <memset>
  if(hadc->Instance==ADC1)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a2e      	ldr	r2, [pc, #184]	; (80013cc <HAL_ADC_MspInit+0xd4>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d155      	bne.n	80013c4 <HAL_ADC_MspInit+0xcc>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001318:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800131c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800131e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001322:	65fb      	str	r3, [r7, #92]	; 0x5c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8001324:	2303      	movs	r3, #3
 8001326:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 6;
 8001328:	2306      	movs	r3, #6
 800132a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 43;
 800132c:	232b      	movs	r3, #43	; 0x2b
 800132e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001330:	2307      	movs	r3, #7
 8001332:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001334:	2302      	movs	r3, #2
 8001336:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8001338:	2304      	movs	r3, #4
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800133c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001340:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4618      	mov	r0, r3
 8001348:	f004 fb1c 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 8001352:	f7ff ff63 	bl	800121c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001356:	4b1e      	ldr	r3, [pc, #120]	; (80013d0 <HAL_ADC_MspInit+0xd8>)
 8001358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800135a:	4a1d      	ldr	r2, [pc, #116]	; (80013d0 <HAL_ADC_MspInit+0xd8>)
 800135c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001360:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <HAL_ADC_MspInit+0xd8>)
 8001364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001366:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800136e:	4b19      	ldr	r3, [pc, #100]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 8001370:	4a19      	ldr	r2, [pc, #100]	; (80013d8 <HAL_ADC_MspInit+0xe0>)
 8001372:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001374:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 8001376:	2200      	movs	r2, #0
 8001378:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800137a:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 8001388:	2280      	movs	r2, #128	; 0x80
 800138a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 800138e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001392:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 8001396:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800139a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800139c:	4b0d      	ldr	r3, [pc, #52]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 800139e:	2220      	movs	r2, #32
 80013a0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013a2:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013a8:	480a      	ldr	r0, [pc, #40]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 80013aa:	f002 fa4b 	bl	8003844 <HAL_DMA_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 80013b4:	f7ff ff32 	bl	800121c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a06      	ldr	r2, [pc, #24]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 80013bc:	64da      	str	r2, [r3, #76]	; 0x4c
 80013be:	4a05      	ldr	r2, [pc, #20]	; (80013d4 <HAL_ADC_MspInit+0xdc>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013c4:	bf00      	nop
 80013c6:	3768      	adds	r7, #104	; 0x68
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	50040000 	.word	0x50040000
 80013d0:	40021000 	.word	0x40021000
 80013d4:	20000778 	.word	0x20000778
 80013d8:	40020008 	.word	0x40020008

080013dc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08a      	sub	sp, #40	; 0x28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a2b      	ldr	r2, [pc, #172]	; (80014a8 <HAL_DAC_MspInit+0xcc>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d14f      	bne.n	800149e <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80013fe:	4b2b      	ldr	r3, [pc, #172]	; (80014ac <HAL_DAC_MspInit+0xd0>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001402:	4a2a      	ldr	r2, [pc, #168]	; (80014ac <HAL_DAC_MspInit+0xd0>)
 8001404:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001408:	6593      	str	r3, [r2, #88]	; 0x58
 800140a:	4b28      	ldr	r3, [pc, #160]	; (80014ac <HAL_DAC_MspInit+0xd0>)
 800140c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001416:	4b25      	ldr	r3, [pc, #148]	; (80014ac <HAL_DAC_MspInit+0xd0>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	4a24      	ldr	r2, [pc, #144]	; (80014ac <HAL_DAC_MspInit+0xd0>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001422:	4b22      	ldr	r3, [pc, #136]	; (80014ac <HAL_DAC_MspInit+0xd0>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800142e:	2310      	movs	r3, #16
 8001430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001432:	2303      	movs	r3, #3
 8001434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4619      	mov	r1, r3
 8001440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001444:	f002 fbf6 	bl	8003c34 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8001448:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 800144a:	4a1a      	ldr	r2, [pc, #104]	; (80014b4 <HAL_DAC_MspInit+0xd8>)
 800144c:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 800144e:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001450:	2206      	movs	r2, #6
 8001452:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001454:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001456:	2210      	movs	r2, #16
 8001458:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001460:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001462:	2280      	movs	r2, #128	; 0x80
 8001464:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001466:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001468:	f44f 7280 	mov.w	r2, #256	; 0x100
 800146c:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001470:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001474:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001478:	2220      	movs	r2, #32
 800147a:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 800147e:	2200      	movs	r2, #0
 8001480:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8001482:	480b      	ldr	r0, [pc, #44]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001484:	f002 f9de 	bl	8003844 <HAL_DMA_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800148e:	f7ff fec5 	bl	800121c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a06      	ldr	r2, [pc, #24]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	4a05      	ldr	r2, [pc, #20]	; (80014b0 <HAL_DAC_MspInit+0xd4>)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800149e:	bf00      	nop
 80014a0:	3728      	adds	r7, #40	; 0x28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40007400 	.word	0x40007400
 80014ac:	40021000 	.word	0x40021000
 80014b0:	20000694 	.word	0x20000694
 80014b4:	40020030 	.word	0x40020030

080014b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b0a0      	sub	sp, #128	; 0x80
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	225c      	movs	r2, #92	; 0x5c
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f005 fe23 	bl	8007124 <memset>
  if(hi2c->Instance==I2C1)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a1f      	ldr	r2, [pc, #124]	; (8001560 <HAL_I2C_MspInit+0xa8>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d137      	bne.n	8001558 <HAL_I2C_MspInit+0xa0>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014e8:	2340      	movs	r3, #64	; 0x40
 80014ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014ec:	2300      	movs	r3, #0
 80014ee:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	4618      	mov	r0, r3
 80014f6:	f004 fa45 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001500:	f7ff fe8c 	bl	800121c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001504:	4b17      	ldr	r3, [pc, #92]	; (8001564 <HAL_I2C_MspInit+0xac>)
 8001506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001508:	4a16      	ldr	r2, [pc, #88]	; (8001564 <HAL_I2C_MspInit+0xac>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001510:	4b14      	ldr	r3, [pc, #80]	; (8001564 <HAL_I2C_MspInit+0xac>)
 8001512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800151c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001520:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001522:	2312      	movs	r3, #18
 8001524:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152a:	2303      	movs	r3, #3
 800152c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800152e:	2304      	movs	r3, #4
 8001530:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001536:	4619      	mov	r1, r3
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f002 fb7a 	bl	8003c34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001540:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_I2C_MspInit+0xac>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001544:	4a07      	ldr	r2, [pc, #28]	; (8001564 <HAL_I2C_MspInit+0xac>)
 8001546:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800154a:	6593      	str	r3, [r2, #88]	; 0x58
 800154c:	4b05      	ldr	r3, [pc, #20]	; (8001564 <HAL_I2C_MspInit+0xac>)
 800154e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001558:	bf00      	nop
 800155a:	3780      	adds	r7, #128	; 0x80
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40005400 	.word	0x40005400
 8001564:	40021000 	.word	0x40021000

08001568 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	; 0x28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a15      	ldr	r2, [pc, #84]	; (80015dc <HAL_OPAMP_MspInit+0x74>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d124      	bne.n	80015d4 <HAL_OPAMP_MspInit+0x6c>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 800158a:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <HAL_OPAMP_MspInit+0x78>)
 800158c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158e:	4a14      	ldr	r2, [pc, #80]	; (80015e0 <HAL_OPAMP_MspInit+0x78>)
 8001590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001594:	6593      	str	r3, [r2, #88]	; 0x58
 8001596:	4b12      	ldr	r3, [pc, #72]	; (80015e0 <HAL_OPAMP_MspInit+0x78>)
 8001598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800159a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <HAL_OPAMP_MspInit+0x78>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a6:	4a0e      	ldr	r2, [pc, #56]	; (80015e0 <HAL_OPAMP_MspInit+0x78>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <HAL_OPAMP_MspInit+0x78>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP1 GPIO Configuration
    PA0     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80015ba:	2309      	movs	r3, #9
 80015bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015be:	2303      	movs	r3, #3
 80015c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4619      	mov	r1, r3
 80015cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d0:	f002 fb30 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }

}
 80015d4:	bf00      	nop
 80015d6:	3728      	adds	r7, #40	; 0x28
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40007800 	.word	0x40007800
 80015e0:	40021000 	.word	0x40021000

080015e4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a0a      	ldr	r2, [pc, #40]	; (800161c <HAL_TIM_PWM_MspInit+0x38>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d10b      	bne.n	800160e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015f6:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <HAL_TIM_PWM_MspInit+0x3c>)
 80015f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fa:	4a09      	ldr	r2, [pc, #36]	; (8001620 <HAL_TIM_PWM_MspInit+0x3c>)
 80015fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001600:	6613      	str	r3, [r2, #96]	; 0x60
 8001602:	4b07      	ldr	r3, [pc, #28]	; (8001620 <HAL_TIM_PWM_MspInit+0x3c>)
 8001604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001606:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800160e:	bf00      	nop
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	40012c00 	.word	0x40012c00
 8001620:	40021000 	.word	0x40021000

08001624 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a0a      	ldr	r2, [pc, #40]	; (800165c <HAL_TIM_Base_MspInit+0x38>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d10b      	bne.n	800164e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <HAL_TIM_Base_MspInit+0x3c>)
 8001638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800163a:	4a09      	ldr	r2, [pc, #36]	; (8001660 <HAL_TIM_Base_MspInit+0x3c>)
 800163c:	f043 0310 	orr.w	r3, r3, #16
 8001640:	6593      	str	r3, [r2, #88]	; 0x58
 8001642:	4b07      	ldr	r3, [pc, #28]	; (8001660 <HAL_TIM_Base_MspInit+0x3c>)
 8001644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001646:	f003 0310 	and.w	r3, r3, #16
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	40001000 	.word	0x40001000
 8001660:	40021000 	.word	0x40021000

08001664 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b088      	sub	sp, #32
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a12      	ldr	r2, [pc, #72]	; (80016cc <HAL_TIM_MspPostInit+0x68>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d11d      	bne.n	80016c2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <HAL_TIM_MspPostInit+0x6c>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800168a:	4a11      	ldr	r2, [pc, #68]	; (80016d0 <HAL_TIM_MspPostInit+0x6c>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001692:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <HAL_TIM_MspPostInit+0x6c>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800169e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80016b0:	2301      	movs	r3, #1
 80016b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b4:	f107 030c 	add.w	r3, r7, #12
 80016b8:	4619      	mov	r1, r3
 80016ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016be:	f002 fab9 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80016c2:	bf00      	nop
 80016c4:	3720      	adds	r7, #32
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40012c00 	.word	0x40012c00
 80016d0:	40021000 	.word	0x40021000

080016d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016d8:	e7fe      	b.n	80016d8 <NMI_Handler+0x4>

080016da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016de:	e7fe      	b.n	80016de <HardFault_Handler+0x4>

080016e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e4:	e7fe      	b.n	80016e4 <MemManage_Handler+0x4>

080016e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e6:	b480      	push	{r7}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ea:	e7fe      	b.n	80016ea <BusFault_Handler+0x4>

080016ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <UsageFault_Handler+0x4>

080016f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001720:	f000 fc54 	bl	8001fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <DMA1_Channel1_IRQHandler+0x10>)
 800172e:	f002 f9a1 	bl	8003a74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000778 	.word	0x20000778

0800173c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8001740:	4802      	ldr	r0, [pc, #8]	; (800174c <DMA1_Channel3_IRQHandler+0x10>)
 8001742:	f002 f997 	bl	8003a74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000694 	.word	0x20000694

08001750 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800175a:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <ITM_SendChar+0x48>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a0e      	ldr	r2, [pc, #56]	; (8001798 <ITM_SendChar+0x48>)
 8001760:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001764:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001766:	4b0d      	ldr	r3, [pc, #52]	; (800179c <ITM_SendChar+0x4c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a0c      	ldr	r2, [pc, #48]	; (800179c <ITM_SendChar+0x4c>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001772:	bf00      	nop
 8001774:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f8      	beq.n	8001774 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001782:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	6013      	str	r3, [r2, #0]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000edfc 	.word	0xe000edfc
 800179c:	e0000e00 	.word	0xe0000e00

080017a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
	return 1;
 80017a4:	2301      	movs	r3, #1
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <_kill>:

int _kill(int pid, int sig)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017ba:	f005 fc7b 	bl	80070b4 <__errno>
 80017be:	4603      	mov	r3, r0
 80017c0:	2216      	movs	r2, #22
 80017c2:	601a      	str	r2, [r3, #0]
	return -1;
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <_exit>:

void _exit (int status)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff ffe7 	bl	80017b0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80017e2:	e7fe      	b.n	80017e2 <_exit+0x12>

080017e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	e00a      	b.n	800180c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017f6:	f3af 8000 	nop.w
 80017fa:	4601      	mov	r1, r0
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	60ba      	str	r2, [r7, #8]
 8001802:	b2ca      	uxtb	r2, r1
 8001804:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	3301      	adds	r3, #1
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	429a      	cmp	r2, r3
 8001812:	dbf0      	blt.n	80017f6 <_read+0x12>
	}

return len;
 8001814:	687b      	ldr	r3, [r7, #4]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	e009      	b.n	8001844 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);   // This sends to the trace
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	1c5a      	adds	r2, r3, #1
 8001834:	60ba      	str	r2, [r7, #8]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff ff89 	bl	8001750 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	3301      	adds	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	429a      	cmp	r2, r3
 800184a:	dbf1      	blt.n	8001830 <_write+0x12>
	}
	return len;
 800184c:	687b      	ldr	r3, [r7, #4]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <_close>:

int _close(int file)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
	return -1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800187e:	605a      	str	r2, [r3, #4]
	return 0;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <_isatty>:

int _isatty(int file)
{
 800188e:	b480      	push	{r7}
 8001890:	b083      	sub	sp, #12
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
	return 1;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
	return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c8:	4a14      	ldr	r2, [pc, #80]	; (800191c <_sbrk+0x5c>)
 80018ca:	4b15      	ldr	r3, [pc, #84]	; (8001920 <_sbrk+0x60>)
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d4:	4b13      	ldr	r3, [pc, #76]	; (8001924 <_sbrk+0x64>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d102      	bne.n	80018e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018dc:	4b11      	ldr	r3, [pc, #68]	; (8001924 <_sbrk+0x64>)
 80018de:	4a12      	ldr	r2, [pc, #72]	; (8001928 <_sbrk+0x68>)
 80018e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018e2:	4b10      	ldr	r3, [pc, #64]	; (8001924 <_sbrk+0x64>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d207      	bcs.n	8001900 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018f0:	f005 fbe0 	bl	80070b4 <__errno>
 80018f4:	4603      	mov	r3, r0
 80018f6:	220c      	movs	r2, #12
 80018f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018fe:	e009      	b.n	8001914 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001900:	4b08      	ldr	r3, [pc, #32]	; (8001924 <_sbrk+0x64>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001906:	4b07      	ldr	r3, [pc, #28]	; (8001924 <_sbrk+0x64>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	4a05      	ldr	r2, [pc, #20]	; (8001924 <_sbrk+0x64>)
 8001910:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001912:	68fb      	ldr	r3, [r7, #12]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20010000 	.word	0x20010000
 8001920:	00000400 	.word	0x00000400
 8001924:	20000218 	.word	0x20000218
 8001928:	20002888 	.word	0x20002888

0800192c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001930:	4b06      	ldr	r3, [pc, #24]	; (800194c <SystemInit+0x20>)
 8001932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001936:	4a05      	ldr	r2, [pc, #20]	; (800194c <SystemInit+0x20>)
 8001938:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800193c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001950:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001988 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001954:	f7ff ffea 	bl	800192c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001958:	480c      	ldr	r0, [pc, #48]	; (800198c <LoopForever+0x6>)
  ldr r1, =_edata
 800195a:	490d      	ldr	r1, [pc, #52]	; (8001990 <LoopForever+0xa>)
  ldr r2, =_sidata
 800195c:	4a0d      	ldr	r2, [pc, #52]	; (8001994 <LoopForever+0xe>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001960:	e002      	b.n	8001968 <LoopCopyDataInit>

08001962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001966:	3304      	adds	r3, #4

08001968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800196c:	d3f9      	bcc.n	8001962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196e:	4a0a      	ldr	r2, [pc, #40]	; (8001998 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001970:	4c0a      	ldr	r4, [pc, #40]	; (800199c <LoopForever+0x16>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001974:	e001      	b.n	800197a <LoopFillZerobss>

08001976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001978:	3204      	adds	r2, #4

0800197a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800197c:	d3fb      	bcc.n	8001976 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800197e:	f005 fb9f 	bl	80070c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001982:	f7ff f971 	bl	8000c68 <main>

08001986 <LoopForever>:

LoopForever:
    b LoopForever
 8001986:	e7fe      	b.n	8001986 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001988:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800198c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001990:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8001994:	0800ac6c 	.word	0x0800ac6c
  ldr r2, =_sbss
 8001998:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800199c:	20002888 	.word	0x20002888

080019a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019a0:	e7fe      	b.n	80019a0 <ADC1_IRQHandler>

080019a2 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80019a6:	bf00      	nop
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af04      	add	r7, sp, #16
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019be:	9302      	str	r3, [sp, #8]
 80019c0:	2301      	movs	r3, #1
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	1dfb      	adds	r3, r7, #7
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2301      	movs	r3, #1
 80019ca:	2200      	movs	r2, #0
 80019cc:	2178      	movs	r1, #120	; 0x78
 80019ce:	4803      	ldr	r0, [pc, #12]	; (80019dc <ssd1306_WriteCommand+0x2c>)
 80019d0:	f002 fb52 	bl	8004078 <HAL_I2C_Mem_Write>
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000640 	.word	0x20000640

080019e0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af04      	add	r7, sp, #16
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019f2:	9202      	str	r2, [sp, #8]
 80019f4:	9301      	str	r3, [sp, #4]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	2301      	movs	r3, #1
 80019fc:	2240      	movs	r2, #64	; 0x40
 80019fe:	2178      	movs	r1, #120	; 0x78
 8001a00:	4803      	ldr	r0, [pc, #12]	; (8001a10 <ssd1306_WriteData+0x30>)
 8001a02:	f002 fb39 	bl	8004078 <HAL_I2C_Mem_Write>
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000640 	.word	0x20000640

08001a14 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a18:	f7ff ffc3 	bl	80019a2 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a1c:	2064      	movs	r0, #100	; 0x64
 8001a1e:	f000 faf5 	bl	800200c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a22:	2000      	movs	r0, #0
 8001a24:	f000 fa60 	bl	8001ee8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a28:	2020      	movs	r0, #32
 8001a2a:	f7ff ffc1 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f7ff ffbe 	bl	80019b0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a34:	20b0      	movs	r0, #176	; 0xb0
 8001a36:	f7ff ffbb 	bl	80019b0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a3a:	20c8      	movs	r0, #200	; 0xc8
 8001a3c:	f7ff ffb8 	bl	80019b0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a40:	2000      	movs	r0, #0
 8001a42:	f7ff ffb5 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001a46:	2010      	movs	r0, #16
 8001a48:	f7ff ffb2 	bl	80019b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001a4c:	2040      	movs	r0, #64	; 0x40
 8001a4e:	f7ff ffaf 	bl	80019b0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001a52:	20ff      	movs	r0, #255	; 0xff
 8001a54:	f000 fa35 	bl	8001ec2 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001a58:	20a1      	movs	r0, #161	; 0xa1
 8001a5a:	f7ff ffa9 	bl	80019b0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001a5e:	20a6      	movs	r0, #166	; 0xa6
 8001a60:	f7ff ffa6 	bl	80019b0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001a64:	20a8      	movs	r0, #168	; 0xa8
 8001a66:	f7ff ffa3 	bl	80019b0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001a6a:	203f      	movs	r0, #63	; 0x3f
 8001a6c:	f7ff ffa0 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001a70:	20a4      	movs	r0, #164	; 0xa4
 8001a72:	f7ff ff9d 	bl	80019b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001a76:	20d3      	movs	r0, #211	; 0xd3
 8001a78:	f7ff ff9a 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f7ff ff97 	bl	80019b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001a82:	20d5      	movs	r0, #213	; 0xd5
 8001a84:	f7ff ff94 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001a88:	20f0      	movs	r0, #240	; 0xf0
 8001a8a:	f7ff ff91 	bl	80019b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001a8e:	20d9      	movs	r0, #217	; 0xd9
 8001a90:	f7ff ff8e 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001a94:	2022      	movs	r0, #34	; 0x22
 8001a96:	f7ff ff8b 	bl	80019b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001a9a:	20da      	movs	r0, #218	; 0xda
 8001a9c:	f7ff ff88 	bl	80019b0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001aa0:	2012      	movs	r0, #18
 8001aa2:	f7ff ff85 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001aa6:	20db      	movs	r0, #219	; 0xdb
 8001aa8:	f7ff ff82 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001aac:	2020      	movs	r0, #32
 8001aae:	f7ff ff7f 	bl	80019b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001ab2:	208d      	movs	r0, #141	; 0x8d
 8001ab4:	f7ff ff7c 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001ab8:	2014      	movs	r0, #20
 8001aba:	f7ff ff79 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001abe:	2001      	movs	r0, #1
 8001ac0:	f000 fa12 	bl	8001ee8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	f000 f80f 	bl	8001ae8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001aca:	f000 f831 	bl	8001b30 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001ace:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <ssd1306_Init+0xd0>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <ssd1306_Init+0xd0>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001ada:	4b02      	ldr	r3, [pc, #8]	; (8001ae4 <ssd1306_Init+0xd0>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	711a      	strb	r2, [r3, #4]
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000061c 	.word	0x2000061c

08001ae8 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001af2:	2300      	movs	r3, #0
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	e00d      	b.n	8001b14 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001af8:	79fb      	ldrb	r3, [r7, #7]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <ssd1306_Fill+0x1a>
 8001afe:	2100      	movs	r1, #0
 8001b00:	e000      	b.n	8001b04 <ssd1306_Fill+0x1c>
 8001b02:	21ff      	movs	r1, #255	; 0xff
 8001b04:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <ssd1306_Fill+0x44>)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4413      	add	r3, r2
 8001b0a:	460a      	mov	r2, r1
 8001b0c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	3301      	adds	r3, #1
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b1a:	d3ed      	bcc.n	8001af8 <ssd1306_Fill+0x10>
    }
}
 8001b1c:	bf00      	nop
 8001b1e:	bf00      	nop
 8001b20:	3714      	adds	r7, #20
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	2000021c 	.word	0x2000021c

08001b30 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b36:	2300      	movs	r3, #0
 8001b38:	71fb      	strb	r3, [r7, #7]
 8001b3a:	e016      	b.n	8001b6a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	3b50      	subs	r3, #80	; 0x50
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff ff34 	bl	80019b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f7ff ff31 	bl	80019b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001b4e:	2010      	movs	r0, #16
 8001b50:	f7ff ff2e 	bl	80019b0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	01db      	lsls	r3, r3, #7
 8001b58:	4a08      	ldr	r2, [pc, #32]	; (8001b7c <ssd1306_UpdateScreen+0x4c>)
 8001b5a:	4413      	add	r3, r2
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff ff3e 	bl	80019e0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b64:	79fb      	ldrb	r3, [r7, #7]
 8001b66:	3301      	adds	r3, #1
 8001b68:	71fb      	strb	r3, [r7, #7]
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	2b07      	cmp	r3, #7
 8001b6e:	d9e5      	bls.n	8001b3c <ssd1306_UpdateScreen+0xc>
    }
}
 8001b70:	bf00      	nop
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	2000021c 	.word	0x2000021c

08001b80 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	71bb      	strb	r3, [r7, #6]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	db3d      	blt.n	8001c16 <ssd1306_DrawPixel+0x96>
 8001b9a:	79bb      	ldrb	r3, [r7, #6]
 8001b9c:	2b3f      	cmp	r3, #63	; 0x3f
 8001b9e:	d83a      	bhi.n	8001c16 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001ba0:	797b      	ldrb	r3, [r7, #5]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d11a      	bne.n	8001bdc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001ba6:	79fa      	ldrb	r2, [r7, #7]
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	08db      	lsrs	r3, r3, #3
 8001bac:	b2d8      	uxtb	r0, r3
 8001bae:	4603      	mov	r3, r0
 8001bb0:	01db      	lsls	r3, r3, #7
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a1b      	ldr	r2, [pc, #108]	; (8001c24 <ssd1306_DrawPixel+0xa4>)
 8001bb6:	5cd3      	ldrb	r3, [r2, r3]
 8001bb8:	b25a      	sxtb	r2, r3
 8001bba:	79bb      	ldrb	r3, [r7, #6]
 8001bbc:	f003 0307 	and.w	r3, r3, #7
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc6:	b25b      	sxtb	r3, r3
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	b259      	sxtb	r1, r3
 8001bcc:	79fa      	ldrb	r2, [r7, #7]
 8001bce:	4603      	mov	r3, r0
 8001bd0:	01db      	lsls	r3, r3, #7
 8001bd2:	4413      	add	r3, r2
 8001bd4:	b2c9      	uxtb	r1, r1
 8001bd6:	4a13      	ldr	r2, [pc, #76]	; (8001c24 <ssd1306_DrawPixel+0xa4>)
 8001bd8:	54d1      	strb	r1, [r2, r3]
 8001bda:	e01d      	b.n	8001c18 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001bdc:	79fa      	ldrb	r2, [r7, #7]
 8001bde:	79bb      	ldrb	r3, [r7, #6]
 8001be0:	08db      	lsrs	r3, r3, #3
 8001be2:	b2d8      	uxtb	r0, r3
 8001be4:	4603      	mov	r3, r0
 8001be6:	01db      	lsls	r3, r3, #7
 8001be8:	4413      	add	r3, r2
 8001bea:	4a0e      	ldr	r2, [pc, #56]	; (8001c24 <ssd1306_DrawPixel+0xa4>)
 8001bec:	5cd3      	ldrb	r3, [r2, r3]
 8001bee:	b25a      	sxtb	r2, r3
 8001bf0:	79bb      	ldrb	r3, [r7, #6]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfc:	b25b      	sxtb	r3, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	b25b      	sxtb	r3, r3
 8001c02:	4013      	ands	r3, r2
 8001c04:	b259      	sxtb	r1, r3
 8001c06:	79fa      	ldrb	r2, [r7, #7]
 8001c08:	4603      	mov	r3, r0
 8001c0a:	01db      	lsls	r3, r3, #7
 8001c0c:	4413      	add	r3, r2
 8001c0e:	b2c9      	uxtb	r1, r1
 8001c10:	4a04      	ldr	r2, [pc, #16]	; (8001c24 <ssd1306_DrawPixel+0xa4>)
 8001c12:	54d1      	strb	r1, [r2, r3]
 8001c14:	e000      	b.n	8001c18 <ssd1306_DrawPixel+0x98>
        return;
 8001c16:	bf00      	nop
    }
}
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	2000021c 	.word	0x2000021c

08001c28 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001c28:	b590      	push	{r4, r7, lr}
 8001c2a:	b089      	sub	sp, #36	; 0x24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4604      	mov	r4, r0
 8001c30:	1d38      	adds	r0, r7, #4
 8001c32:	e880 0006 	stmia.w	r0, {r1, r2}
 8001c36:	461a      	mov	r2, r3
 8001c38:	4623      	mov	r3, r4
 8001c3a:	73fb      	strb	r3, [r7, #15]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	2b1f      	cmp	r3, #31
 8001c44:	d902      	bls.n	8001c4c <ssd1306_WriteChar+0x24>
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	2b7e      	cmp	r3, #126	; 0x7e
 8001c4a:	d901      	bls.n	8001c50 <ssd1306_WriteChar+0x28>
        return 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	e06d      	b.n	8001d2c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001c50:	4b38      	ldr	r3, [pc, #224]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001c52:	881b      	ldrh	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	793b      	ldrb	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	2b80      	cmp	r3, #128	; 0x80
 8001c5c:	dc06      	bgt.n	8001c6c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001c5e:	4b35      	ldr	r3, [pc, #212]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001c60:	885b      	ldrh	r3, [r3, #2]
 8001c62:	461a      	mov	r2, r3
 8001c64:	797b      	ldrb	r3, [r7, #5]
 8001c66:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001c68:	2b40      	cmp	r3, #64	; 0x40
 8001c6a:	dd01      	ble.n	8001c70 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e05d      	b.n	8001d2c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001c70:	2300      	movs	r3, #0
 8001c72:	61fb      	str	r3, [r7, #28]
 8001c74:	e04c      	b.n	8001d10 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001c76:	68ba      	ldr	r2, [r7, #8]
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	3b20      	subs	r3, #32
 8001c7c:	7979      	ldrb	r1, [r7, #5]
 8001c7e:	fb01 f303 	mul.w	r3, r1, r3
 8001c82:	4619      	mov	r1, r3
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	440b      	add	r3, r1
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	881b      	ldrh	r3, [r3, #0]
 8001c8e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001c90:	2300      	movs	r3, #0
 8001c92:	61bb      	str	r3, [r7, #24]
 8001c94:	e034      	b.n	8001d00 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001c96:	697a      	ldr	r2, [r7, #20]
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d012      	beq.n	8001ccc <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001ca6:	4b23      	ldr	r3, [pc, #140]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001ca8:	881b      	ldrh	r3, [r3, #0]
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	b2d8      	uxtb	r0, r3
 8001cb4:	4b1f      	ldr	r3, [pc, #124]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001cb6:	885b      	ldrh	r3, [r3, #2]
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	4413      	add	r3, r2
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	7bba      	ldrb	r2, [r7, #14]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f7ff ff5b 	bl	8001b80 <ssd1306_DrawPixel>
 8001cca:	e016      	b.n	8001cfa <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ccc:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	b2da      	uxtb	r2, r3
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	4413      	add	r3, r2
 8001cd8:	b2d8      	uxtb	r0, r3
 8001cda:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001cdc:	885b      	ldrh	r3, [r3, #2]
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	4413      	add	r3, r2
 8001ce6:	b2d9      	uxtb	r1, r3
 8001ce8:	7bbb      	ldrb	r3, [r7, #14]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	bf0c      	ite	eq
 8001cee:	2301      	moveq	r3, #1
 8001cf0:	2300      	movne	r3, #0
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	f7ff ff43 	bl	8001b80 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	61bb      	str	r3, [r7, #24]
 8001d00:	793b      	ldrb	r3, [r7, #4]
 8001d02:	461a      	mov	r2, r3
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d3c5      	bcc.n	8001c96 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	61fb      	str	r3, [r7, #28]
 8001d10:	797b      	ldrb	r3, [r7, #5]
 8001d12:	461a      	mov	r2, r3
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d3ad      	bcc.n	8001c76 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001d1c:	881a      	ldrh	r2, [r3, #0]
 8001d1e:	793b      	ldrb	r3, [r7, #4]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	4413      	add	r3, r2
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	4b03      	ldr	r3, [pc, #12]	; (8001d34 <ssd1306_WriteChar+0x10c>)
 8001d28:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3724      	adds	r7, #36	; 0x24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd90      	pop	{r4, r7, pc}
 8001d34:	2000061c 	.word	0x2000061c

08001d38 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	1d38      	adds	r0, r7, #4
 8001d42:	e880 0006 	stmia.w	r0, {r1, r2}
 8001d46:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001d48:	e012      	b.n	8001d70 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	7818      	ldrb	r0, [r3, #0]
 8001d4e:	78fb      	ldrb	r3, [r7, #3]
 8001d50:	1d3a      	adds	r2, r7, #4
 8001d52:	ca06      	ldmia	r2, {r1, r2}
 8001d54:	f7ff ff68 	bl	8001c28 <ssd1306_WriteChar>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d002      	beq.n	8001d6a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	e008      	b.n	8001d7c <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1e8      	bne.n	8001d4a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	781b      	ldrb	r3, [r3, #0]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460a      	mov	r2, r1
 8001d8e:	71fb      	strb	r3, [r7, #7]
 8001d90:	4613      	mov	r3, r2
 8001d92:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <ssd1306_SetCursor+0x2c>)
 8001d9a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001d9c:	79bb      	ldrb	r3, [r7, #6]
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	4b03      	ldr	r3, [pc, #12]	; (8001db0 <ssd1306_SetCursor+0x2c>)
 8001da2:	805a      	strh	r2, [r3, #2]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	2000061c 	.word	0x2000061c

08001db4 <ssd1306_DrawCircle>:
    }
    
    return;
}
//Draw circle by Bresenhem's algorithm
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8001db4:	b590      	push	{r4, r7, lr}
 8001db6:	b087      	sub	sp, #28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4604      	mov	r4, r0
 8001dbc:	4608      	mov	r0, r1
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4623      	mov	r3, r4
 8001dc4:	71fb      	strb	r3, [r7, #7]
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	71bb      	strb	r3, [r7, #6]
 8001dca:	460b      	mov	r3, r1
 8001dcc:	717b      	strb	r3, [r7, #5]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	713b      	strb	r3, [r7, #4]
  int32_t x = -par_r;
 8001dd2:	797b      	ldrb	r3, [r7, #5]
 8001dd4:	425b      	negs	r3, r3
 8001dd6:	617b      	str	r3, [r7, #20]
  int32_t y = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	613b      	str	r3, [r7, #16]
  int32_t err = 2 - 2 * par_r;
 8001ddc:	797b      	ldrb	r3, [r7, #5]
 8001dde:	f1c3 0301 	rsb	r3, r3, #1
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	60fb      	str	r3, [r7, #12]
  int32_t e2;

  if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	db65      	blt.n	8001eba <ssd1306_DrawCircle+0x106>
 8001dee:	79bb      	ldrb	r3, [r7, #6]
 8001df0:	2b3f      	cmp	r3, #63	; 0x3f
 8001df2:	d862      	bhi.n	8001eba <ssd1306_DrawCircle+0x106>
    return;
  }

    do {
      ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	79fa      	ldrb	r2, [r7, #7]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	b2d8      	uxtb	r0, r3
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	79bb      	ldrb	r3, [r7, #6]
 8001e04:	4413      	add	r3, r2
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	793a      	ldrb	r2, [r7, #4]
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f7ff feb8 	bl	8001b80 <ssd1306_DrawPixel>
      ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	4413      	add	r3, r2
 8001e18:	b2d8      	uxtb	r0, r3
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	79bb      	ldrb	r3, [r7, #6]
 8001e20:	4413      	add	r3, r2
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	793a      	ldrb	r2, [r7, #4]
 8001e26:	4619      	mov	r1, r3
 8001e28:	f7ff feaa 	bl	8001b80 <ssd1306_DrawPixel>
      ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	4413      	add	r3, r2
 8001e34:	b2d8      	uxtb	r0, r3
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	79ba      	ldrb	r2, [r7, #6]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	793a      	ldrb	r2, [r7, #4]
 8001e42:	4619      	mov	r1, r3
 8001e44:	f7ff fe9c 	bl	8001b80 <ssd1306_DrawPixel>
      ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	79fa      	ldrb	r2, [r7, #7]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	b2d8      	uxtb	r0, r3
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	79ba      	ldrb	r2, [r7, #6]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	793a      	ldrb	r2, [r7, #4]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f7ff fe8e 	bl	8001b80 <ssd1306_DrawPixel>
        e2 = err;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	60bb      	str	r3, [r7, #8]
        if (e2 <= y) {
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	dc13      	bgt.n	8001e98 <ssd1306_DrawCircle+0xe4>
            y++;
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	3301      	adds	r3, #1
 8001e74:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	4413      	add	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	425b      	negs	r3, r3
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d105      	bne.n	8001e98 <ssd1306_DrawCircle+0xe4>
 8001e8c:	68ba      	ldr	r2, [r7, #8]
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	dc01      	bgt.n	8001e98 <ssd1306_DrawCircle+0xe4>
              e2 = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          /*nothing to do*/
        }
        if(e2 > x) {
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	dd08      	ble.n	8001eb2 <ssd1306_DrawCircle+0xfe>
          x++;
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	617b      	str	r3, [r7, #20]
          err = err + (x * 2 + 1);
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	3301      	adds	r3, #1
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	4413      	add	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          /*nothing to do*/
        }
    } while(x <= 0);
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	dd9d      	ble.n	8001df4 <ssd1306_DrawCircle+0x40>

    return;
 8001eb8:	e000      	b.n	8001ebc <ssd1306_DrawCircle+0x108>
    return;
 8001eba:	bf00      	nop
}
 8001ebc:	371c      	adds	r7, #28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd90      	pop	{r4, r7, pc}

08001ec2 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b084      	sub	sp, #16
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	4603      	mov	r3, r0
 8001eca:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001ecc:	2381      	movs	r3, #129	; 0x81
 8001ece:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff fd6c 	bl	80019b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001ed8:	79fb      	ldrb	r3, [r7, #7]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff fd68 	bl	80019b0 <ssd1306_WriteCommand>
}
 8001ee0:	bf00      	nop
 8001ee2:	3710      	adds	r7, #16
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d005      	beq.n	8001f04 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001ef8:	23af      	movs	r3, #175	; 0xaf
 8001efa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001efc:	4b08      	ldr	r3, [pc, #32]	; (8001f20 <ssd1306_SetDisplayOn+0x38>)
 8001efe:	2201      	movs	r2, #1
 8001f00:	715a      	strb	r2, [r3, #5]
 8001f02:	e004      	b.n	8001f0e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001f04:	23ae      	movs	r3, #174	; 0xae
 8001f06:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001f08:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <ssd1306_SetDisplayOn+0x38>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff fd4d 	bl	80019b0 <ssd1306_WriteCommand>
}
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000061c 	.word	0x2000061c

08001f24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2e:	2003      	movs	r0, #3
 8001f30:	f001 fb0a 	bl	8003548 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f34:	200f      	movs	r0, #15
 8001f36:	f000 f80d 	bl	8001f54 <HAL_InitTick>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d002      	beq.n	8001f46 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	71fb      	strb	r3, [r7, #7]
 8001f44:	e001      	b.n	8001f4a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f46:	f7ff f9b3 	bl	80012b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f60:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <HAL_InitTick+0x6c>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d023      	beq.n	8001fb0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f68:	4b16      	ldr	r3, [pc, #88]	; (8001fc4 <HAL_InitTick+0x70>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <HAL_InitTick+0x6c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f001 fb17 	bl	80035b2 <HAL_SYSTICK_Config>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10f      	bne.n	8001faa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2b0f      	cmp	r3, #15
 8001f8e:	d809      	bhi.n	8001fa4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f90:	2200      	movs	r2, #0
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f98:	f001 fae1 	bl	800355e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f9c:	4a0a      	ldr	r2, [pc, #40]	; (8001fc8 <HAL_InitTick+0x74>)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	e007      	b.n	8001fb4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
 8001fa8:	e004      	b.n	8001fb4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	73fb      	strb	r3, [r7, #15]
 8001fae:	e001      	b.n	8001fb4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000024 	.word	0x20000024
 8001fc4:	20000014 	.word	0x20000014
 8001fc8:	20000020 	.word	0x20000020

08001fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_IncTick+0x20>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_IncTick+0x24>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4413      	add	r3, r2
 8001fdc:	4a04      	ldr	r2, [pc, #16]	; (8001ff0 <HAL_IncTick+0x24>)
 8001fde:	6013      	str	r3, [r2, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	20000024 	.word	0x20000024
 8001ff0:	20002874 	.word	0x20002874

08001ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff8:	4b03      	ldr	r3, [pc, #12]	; (8002008 <HAL_GetTick+0x14>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20002874 	.word	0x20002874

0800200c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002014:	f7ff ffee 	bl	8001ff4 <HAL_GetTick>
 8002018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002024:	d005      	beq.n	8002032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002026:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <HAL_Delay+0x44>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	461a      	mov	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4413      	add	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002032:	bf00      	nop
 8002034:	f7ff ffde 	bl	8001ff4 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	429a      	cmp	r2, r3
 8002042:	d8f7      	bhi.n	8002034 <HAL_Delay+0x28>
  {
  }
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000024 	.word	0x20000024

08002054 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	431a      	orrs	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	609a      	str	r2, [r3, #8]
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
 8002082:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	609a      	str	r2, [r3, #8]
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020bc:	b480      	push	{r7}
 80020be:	b087      	sub	sp, #28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
 80020c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	3360      	adds	r3, #96	; 0x60
 80020ce:	461a      	mov	r2, r3
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <LL_ADC_SetOffset+0x44>)
 80020de:	4013      	ands	r3, r2
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	430a      	orrs	r2, r1
 80020ea:	4313      	orrs	r3, r2
 80020ec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020f4:	bf00      	nop
 80020f6:	371c      	adds	r7, #28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	03fff000 	.word	0x03fff000

08002104 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	3360      	adds	r3, #96	; 0x60
 8002112:	461a      	mov	r2, r3
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002130:	b480      	push	{r7}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	3360      	adds	r3, #96	; 0x60
 8002140:	461a      	mov	r2, r3
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	431a      	orrs	r2, r3
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800215a:	bf00      	nop
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800217a:	2301      	movs	r3, #1
 800217c:	e000      	b.n	8002180 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800218c:	b480      	push	{r7}
 800218e:	b087      	sub	sp, #28
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	3330      	adds	r3, #48	; 0x30
 800219c:	461a      	mov	r2, r3
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	0a1b      	lsrs	r3, r3, #8
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	f003 030c 	and.w	r3, r3, #12
 80021a8:	4413      	add	r3, r2
 80021aa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	211f      	movs	r1, #31
 80021b8:	fa01 f303 	lsl.w	r3, r1, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	401a      	ands	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	0e9b      	lsrs	r3, r3, #26
 80021c4:	f003 011f 	and.w	r1, r3, #31
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f003 031f 	and.w	r3, r3, #31
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	431a      	orrs	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021d8:	bf00      	nop
 80021da:	371c      	adds	r7, #28
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b087      	sub	sp, #28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	3314      	adds	r3, #20
 80021f4:	461a      	mov	r2, r3
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	0e5b      	lsrs	r3, r3, #25
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	4413      	add	r3, r2
 8002202:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	0d1b      	lsrs	r3, r3, #20
 800220c:	f003 031f 	and.w	r3, r3, #31
 8002210:	2107      	movs	r1, #7
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	401a      	ands	r2, r3
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	0d1b      	lsrs	r3, r3, #20
 800221e:	f003 031f 	and.w	r3, r3, #31
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	fa01 f303 	lsl.w	r3, r1, r3
 8002228:	431a      	orrs	r2, r3
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800222e:	bf00      	nop
 8002230:	371c      	adds	r7, #28
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002254:	43db      	mvns	r3, r3
 8002256:	401a      	ands	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f003 0318 	and.w	r3, r3, #24
 800225e:	4908      	ldr	r1, [pc, #32]	; (8002280 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002260:	40d9      	lsrs	r1, r3
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	400b      	ands	r3, r1
 8002266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800226a:	431a      	orrs	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002272:	bf00      	nop
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	0007ffff 	.word	0x0007ffff

08002284 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002294:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6093      	str	r3, [r2, #8]
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022bc:	d101      	bne.n	80022c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80022e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002308:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800230c:	d101      	bne.n	8002312 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002330:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002334:	f043 0201 	orr.w	r2, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002358:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800235c:	f043 0202 	orr.w	r2, r3, #2
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <LL_ADC_IsEnabled+0x18>
 8002384:	2301      	movs	r3, #1
 8002386:	e000      	b.n	800238a <LL_ADC_IsEnabled+0x1a>
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d101      	bne.n	80023ae <LL_ADC_IsDisableOngoing+0x18>
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <LL_ADC_IsDisableOngoing+0x1a>
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80023cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80023d0:	f043 0204 	orr.w	r2, r3, #4
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b04      	cmp	r3, #4
 80023f6:	d101      	bne.n	80023fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80023f8:	2301      	movs	r3, #1
 80023fa:	e000      	b.n	80023fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 0308 	and.w	r3, r3, #8
 800241a:	2b08      	cmp	r3, #8
 800241c:	d101      	bne.n	8002422 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800241e:	2301      	movs	r3, #1
 8002420:	e000      	b.n	8002424 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e12c      	b.n	80026a4 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002454:	2b00      	cmp	r3, #0
 8002456:	d109      	bne.n	800246c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7fe ff4d 	bl	80012f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff19 	bl	80022a8 <LL_ADC_IsDeepPowerDownEnabled>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d004      	beq.n	8002486 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff feff 	bl	8002284 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff ff34 	bl	80022f8 <LL_ADC_IsInternalRegulatorEnabled>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d115      	bne.n	80024c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff ff18 	bl	80022d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024a0:	4b82      	ldr	r3, [pc, #520]	; (80026ac <HAL_ADC_Init+0x27c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	099b      	lsrs	r3, r3, #6
 80024a6:	4a82      	ldr	r2, [pc, #520]	; (80026b0 <HAL_ADC_Init+0x280>)
 80024a8:	fba2 2303 	umull	r2, r3, r2, r3
 80024ac:	099b      	lsrs	r3, r3, #6
 80024ae:	3301      	adds	r3, #1
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024b4:	e002      	b.n	80024bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	3b01      	subs	r3, #1
 80024ba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1f9      	bne.n	80024b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff ff16 	bl	80022f8 <LL_ADC_IsInternalRegulatorEnabled>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10d      	bne.n	80024ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d6:	f043 0210 	orr.w	r2, r3, #16
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e2:	f043 0201 	orr.w	r2, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff ff76 	bl	80023e4 <LL_ADC_REG_IsConversionOngoing>
 80024f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024fe:	f003 0310 	and.w	r3, r3, #16
 8002502:	2b00      	cmp	r3, #0
 8002504:	f040 80c5 	bne.w	8002692 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	2b00      	cmp	r3, #0
 800250c:	f040 80c1 	bne.w	8002692 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002514:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002518:	f043 0202 	orr.w	r2, r3, #2
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff23 	bl	8002370 <LL_ADC_IsEnabled>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10b      	bne.n	8002548 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002530:	4860      	ldr	r0, [pc, #384]	; (80026b4 <HAL_ADC_Init+0x284>)
 8002532:	f7ff ff1d 	bl	8002370 <LL_ADC_IsEnabled>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d105      	bne.n	8002548 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	4619      	mov	r1, r3
 8002542:	485d      	ldr	r0, [pc, #372]	; (80026b8 <HAL_ADC_Init+0x288>)
 8002544:	f7ff fd86 	bl	8002054 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	7e5b      	ldrb	r3, [r3, #25]
 800254c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002552:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002558:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800255e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002566:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002568:	4313      	orrs	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d106      	bne.n	8002584 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257a:	3b01      	subs	r3, #1
 800257c:	045b      	lsls	r3, r3, #17
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4313      	orrs	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002588:	2b00      	cmp	r3, #0
 800258a:	d009      	beq.n	80025a0 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002590:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002598:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	4313      	orrs	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	4b45      	ldr	r3, [pc, #276]	; (80026bc <HAL_ADC_Init+0x28c>)
 80025a8:	4013      	ands	r3, r2
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	69b9      	ldr	r1, [r7, #24]
 80025b0:	430b      	orrs	r3, r1
 80025b2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff ff13 	bl	80023e4 <LL_ADC_REG_IsConversionOngoing>
 80025be:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff ff20 	bl	800240a <LL_ADC_INJ_IsConversionOngoing>
 80025ca:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d13d      	bne.n	800264e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d13a      	bne.n	800264e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80025dc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025e4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80025e6:	4313      	orrs	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025f4:	f023 0302 	bic.w	r3, r3, #2
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	69b9      	ldr	r1, [r7, #24]
 80025fe:	430b      	orrs	r3, r1
 8002600:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002608:	2b01      	cmp	r3, #1
 800260a:	d118      	bne.n	800263e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002616:	f023 0304 	bic.w	r3, r3, #4
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002622:	4311      	orrs	r1, r2
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002628:	4311      	orrs	r1, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800262e:	430a      	orrs	r2, r1
 8002630:	431a      	orrs	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f042 0201 	orr.w	r2, r2, #1
 800263a:	611a      	str	r2, [r3, #16]
 800263c:	e007      	b.n	800264e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0201 	bic.w	r2, r2, #1
 800264c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d10c      	bne.n	8002670 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265c:	f023 010f 	bic.w	r1, r3, #15
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	1e5a      	subs	r2, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	631a      	str	r2, [r3, #48]	; 0x30
 800266e:	e007      	b.n	8002680 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 020f 	bic.w	r2, r2, #15
 800267e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002684:	f023 0303 	bic.w	r3, r3, #3
 8002688:	f043 0201 	orr.w	r2, r3, #1
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	655a      	str	r2, [r3, #84]	; 0x54
 8002690:	e007      	b.n	80026a2 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002696:	f043 0210 	orr.w	r2, r3, #16
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80026a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3720      	adds	r7, #32
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000014 	.word	0x20000014
 80026b0:	053e2d63 	.word	0x053e2d63
 80026b4:	50040000 	.word	0x50040000
 80026b8:	50040300 	.word	0x50040300
 80026bc:	fff0c007 	.word	0xfff0c007

080026c0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fe87 	bl	80023e4 <LL_ADC_REG_IsConversionOngoing>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d167      	bne.n	80027ac <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d101      	bne.n	80026ea <HAL_ADC_Start_DMA+0x2a>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e063      	b.n	80027b2 <HAL_ADC_Start_DMA+0xf2>
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f000 fc52 	bl	8002f9c <ADC_Enable>
 80026f8:	4603      	mov	r3, r0
 80026fa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80026fc:	7dfb      	ldrb	r3, [r7, #23]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d14f      	bne.n	80027a2 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002706:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800270a:	f023 0301 	bic.w	r3, r3, #1
 800270e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d006      	beq.n	8002730 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002726:	f023 0206 	bic.w	r2, r3, #6
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	659a      	str	r2, [r3, #88]	; 0x58
 800272e:	e002      	b.n	8002736 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800273a:	4a20      	ldr	r2, [pc, #128]	; (80027bc <HAL_ADC_Start_DMA+0xfc>)
 800273c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002742:	4a1f      	ldr	r2, [pc, #124]	; (80027c0 <HAL_ADC_Start_DMA+0x100>)
 8002744:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274a:	4a1e      	ldr	r2, [pc, #120]	; (80027c4 <HAL_ADC_Start_DMA+0x104>)
 800274c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	221c      	movs	r2, #28
 8002754:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f042 0210 	orr.w	r2, r2, #16
 800276c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68da      	ldr	r2, [r3, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f042 0201 	orr.w	r2, r2, #1
 800277c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3340      	adds	r3, #64	; 0x40
 8002788:	4619      	mov	r1, r3
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f001 f911 	bl	80039b4 <HAL_DMA_Start_IT>
 8002792:	4603      	mov	r3, r0
 8002794:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff fe0e 	bl	80023bc <LL_ADC_REG_StartConversion>
 80027a0:	e006      	b.n	80027b0 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80027aa:	e001      	b.n	80027b0 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027ac:	2302      	movs	r3, #2
 80027ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	08003167 	.word	0x08003167
 80027c0:	0800323f 	.word	0x0800323f
 80027c4:	0800325b 	.word	0x0800325b

080027c8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b0b6      	sub	sp, #216	; 0xd8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e6:	2300      	movs	r3, #0
 80027e8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x22>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e3b9      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x796>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fdea 	bl	80023e4 <LL_ADC_REG_IsConversionOngoing>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	f040 839e 	bne.w	8002f54 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b05      	cmp	r3, #5
 800281e:	d824      	bhi.n	800286a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	3b02      	subs	r3, #2
 8002826:	2b03      	cmp	r3, #3
 8002828:	d81b      	bhi.n	8002862 <HAL_ADC_ConfigChannel+0x86>
 800282a:	a201      	add	r2, pc, #4	; (adr r2, 8002830 <HAL_ADC_ConfigChannel+0x54>)
 800282c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002830:	08002841 	.word	0x08002841
 8002834:	08002849 	.word	0x08002849
 8002838:	08002851 	.word	0x08002851
 800283c:	08002859 	.word	0x08002859
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	220c      	movs	r2, #12
 8002844:	605a      	str	r2, [r3, #4]
          break;
 8002846:	e011      	b.n	800286c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	2212      	movs	r2, #18
 800284c:	605a      	str	r2, [r3, #4]
          break;
 800284e:	e00d      	b.n	800286c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	2218      	movs	r2, #24
 8002854:	605a      	str	r2, [r3, #4]
          break;
 8002856:	e009      	b.n	800286c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800285e:	605a      	str	r2, [r3, #4]
          break;
 8002860:	e004      	b.n	800286c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	2206      	movs	r2, #6
 8002866:	605a      	str	r2, [r3, #4]
          break;
 8002868:	e000      	b.n	800286c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800286a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6818      	ldr	r0, [r3, #0]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	6859      	ldr	r1, [r3, #4]
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	461a      	mov	r2, r3
 800287a:	f7ff fc87 	bl	800218c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff fdae 	bl	80023e4 <LL_ADC_REG_IsConversionOngoing>
 8002888:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff fdba 	bl	800240a <LL_ADC_INJ_IsConversionOngoing>
 8002896:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800289a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f040 81a6 	bne.w	8002bf0 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f040 81a1 	bne.w	8002bf0 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6819      	ldr	r1, [r3, #0]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	461a      	mov	r2, r3
 80028bc:	f7ff fc92 	bl	80021e4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	695a      	ldr	r2, [r3, #20]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	08db      	lsrs	r3, r3, #3
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d00a      	beq.n	80028f8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6818      	ldr	r0, [r3, #0]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	6919      	ldr	r1, [r3, #16]
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028f2:	f7ff fbe3 	bl	80020bc <LL_ADC_SetOffset>
 80028f6:	e17b      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff fc00 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002904:	4603      	mov	r3, r0
 8002906:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10a      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x148>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2100      	movs	r1, #0
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fbf5 	bl	8002104 <LL_ADC_GetOffsetChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	0e9b      	lsrs	r3, r3, #26
 800291e:	f003 021f 	and.w	r2, r3, #31
 8002922:	e01e      	b.n	8002962 <HAL_ADC_ConfigChannel+0x186>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2100      	movs	r1, #0
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff fbea 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002930:	4603      	mov	r3, r0
 8002932:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002936:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800293a:	fa93 f3a3 	rbit	r3, r3
 800293e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002942:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002946:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800294a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002952:	2320      	movs	r3, #32
 8002954:	e004      	b.n	8002960 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002956:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800296a:	2b00      	cmp	r3, #0
 800296c:	d105      	bne.n	800297a <HAL_ADC_ConfigChannel+0x19e>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	0e9b      	lsrs	r3, r3, #26
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	e018      	b.n	80029ac <HAL_ADC_ConfigChannel+0x1d0>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002982:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002986:	fa93 f3a3 	rbit	r3, r3
 800298a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800298e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002992:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002996:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800299e:	2320      	movs	r3, #32
 80029a0:	e004      	b.n	80029ac <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80029a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029a6:	fab3 f383 	clz	r3, r3
 80029aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d106      	bne.n	80029be <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2200      	movs	r2, #0
 80029b6:	2100      	movs	r1, #0
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff fbb9 	bl	8002130 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2101      	movs	r1, #1
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fb9d 	bl	8002104 <LL_ADC_GetOffsetChannel>
 80029ca:	4603      	mov	r3, r0
 80029cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10a      	bne.n	80029ea <HAL_ADC_ConfigChannel+0x20e>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2101      	movs	r1, #1
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fb92 	bl	8002104 <LL_ADC_GetOffsetChannel>
 80029e0:	4603      	mov	r3, r0
 80029e2:	0e9b      	lsrs	r3, r3, #26
 80029e4:	f003 021f 	and.w	r2, r3, #31
 80029e8:	e01e      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x24c>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2101      	movs	r1, #1
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fb87 	bl	8002104 <LL_ADC_GetOffsetChannel>
 80029f6:	4603      	mov	r3, r0
 80029f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a00:	fa93 f3a3 	rbit	r3, r3
 8002a04:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a08:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002a18:	2320      	movs	r3, #32
 8002a1a:	e004      	b.n	8002a26 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002a1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a20:	fab3 f383 	clz	r3, r3
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d105      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x264>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	0e9b      	lsrs	r3, r3, #26
 8002a3a:	f003 031f 	and.w	r3, r3, #31
 8002a3e:	e018      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x296>
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a4c:	fa93 f3a3 	rbit	r3, r3
 8002a50:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a54:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002a64:	2320      	movs	r3, #32
 8002a66:	e004      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002a68:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a6c:	fab3 f383 	clz	r3, r3
 8002a70:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d106      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff fb56 	bl	8002130 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2102      	movs	r1, #2
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff fb3a 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002a90:	4603      	mov	r3, r0
 8002a92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10a      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x2d4>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2102      	movs	r1, #2
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff fb2f 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	0e9b      	lsrs	r3, r3, #26
 8002aaa:	f003 021f 	and.w	r2, r3, #31
 8002aae:	e01e      	b.n	8002aee <HAL_ADC_ConfigChannel+0x312>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2102      	movs	r1, #2
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff fb24 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002abc:	4603      	mov	r3, r0
 8002abe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ac6:	fa93 f3a3 	rbit	r3, r3
 8002aca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002ace:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ad2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002ad6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002ade:	2320      	movs	r3, #32
 8002ae0:	e004      	b.n	8002aec <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002ae2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d105      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x32a>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	0e9b      	lsrs	r3, r3, #26
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	e016      	b.n	8002b34 <HAL_ADC_ConfigChannel+0x358>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b12:	fa93 f3a3 	rbit	r3, r3
 8002b16:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b18:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002b26:	2320      	movs	r3, #32
 8002b28:	e004      	b.n	8002b34 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002b2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b2e:	fab3 f383 	clz	r3, r3
 8002b32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d106      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2102      	movs	r1, #2
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff faf5 	bl	8002130 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2103      	movs	r1, #3
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fad9 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10a      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x396>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2103      	movs	r1, #3
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff face 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	0e9b      	lsrs	r3, r3, #26
 8002b6c:	f003 021f 	and.w	r2, r3, #31
 8002b70:	e017      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x3c6>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2103      	movs	r1, #3
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff fac3 	bl	8002104 <LL_ADC_GetOffsetChannel>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b8c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002b8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002b94:	2320      	movs	r3, #32
 8002b96:	e003      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002b98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b9a:	fab3 f383 	clz	r3, r3
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d105      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x3de>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	0e9b      	lsrs	r3, r3, #26
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	e011      	b.n	8002bde <HAL_ADC_ConfigChannel+0x402>
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bc2:	fa93 f3a3 	rbit	r3, r3
 8002bc6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002bc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bca:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002bcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002bd2:	2320      	movs	r3, #32
 8002bd4:	e003      	b.n	8002bde <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002bd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bd8:	fab3 f383 	clz	r3, r3
 8002bdc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d106      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2200      	movs	r2, #0
 8002be8:	2103      	movs	r1, #3
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff faa0 	bl	8002130 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff fbbb 	bl	8002370 <LL_ADC_IsEnabled>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f040 813f 	bne.w	8002e80 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6818      	ldr	r0, [r3, #0]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	6819      	ldr	r1, [r3, #0]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	f7ff fb14 	bl	800223c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	4a8e      	ldr	r2, [pc, #568]	; (8002e54 <HAL_ADC_ConfigChannel+0x678>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	f040 8130 	bne.w	8002e80 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10b      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x46c>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	0e9b      	lsrs	r3, r3, #26
 8002c36:	3301      	adds	r3, #1
 8002c38:	f003 031f 	and.w	r3, r3, #31
 8002c3c:	2b09      	cmp	r3, #9
 8002c3e:	bf94      	ite	ls
 8002c40:	2301      	movls	r3, #1
 8002c42:	2300      	movhi	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	e019      	b.n	8002c7c <HAL_ADC_ConfigChannel+0x4a0>
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c50:	fa93 f3a3 	rbit	r3, r3
 8002c54:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c58:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002c60:	2320      	movs	r3, #32
 8002c62:	e003      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002c64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c66:	fab3 f383 	clz	r3, r3
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	f003 031f 	and.w	r3, r3, #31
 8002c72:	2b09      	cmp	r3, #9
 8002c74:	bf94      	ite	ls
 8002c76:	2301      	movls	r3, #1
 8002c78:	2300      	movhi	r3, #0
 8002c7a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d079      	beq.n	8002d74 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d107      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x4c0>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	0e9b      	lsrs	r3, r3, #26
 8002c92:	3301      	adds	r3, #1
 8002c94:	069b      	lsls	r3, r3, #26
 8002c96:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c9a:	e015      	b.n	8002cc8 <HAL_ADC_ConfigChannel+0x4ec>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ca4:	fa93 f3a3 	rbit	r3, r3
 8002ca8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002caa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cac:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002cae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002cb4:	2320      	movs	r3, #32
 8002cb6:	e003      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002cb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cba:	fab3 f383 	clz	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	069b      	lsls	r3, r3, #26
 8002cc4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d109      	bne.n	8002ce8 <HAL_ADC_ConfigChannel+0x50c>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	0e9b      	lsrs	r3, r3, #26
 8002cda:	3301      	adds	r3, #1
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	e017      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x53c>
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cf0:	fa93 f3a3 	rbit	r3, r3
 8002cf4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002cf6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cf8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002d00:	2320      	movs	r3, #32
 8002d02:	e003      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002d04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	f003 031f 	and.w	r3, r3, #31
 8002d12:	2101      	movs	r1, #1
 8002d14:	fa01 f303 	lsl.w	r3, r1, r3
 8002d18:	ea42 0103 	orr.w	r1, r2, r3
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10a      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x562>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	0e9b      	lsrs	r3, r3, #26
 8002d2e:	3301      	adds	r3, #1
 8002d30:	f003 021f 	and.w	r2, r3, #31
 8002d34:	4613      	mov	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4413      	add	r3, r2
 8002d3a:	051b      	lsls	r3, r3, #20
 8002d3c:	e018      	b.n	8002d70 <HAL_ADC_ConfigChannel+0x594>
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002d56:	2320      	movs	r3, #32
 8002d58:	e003      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002d5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d5c:	fab3 f383 	clz	r3, r3
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	3301      	adds	r3, #1
 8002d64:	f003 021f 	and.w	r2, r3, #31
 8002d68:	4613      	mov	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	4413      	add	r3, r2
 8002d6e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d70:	430b      	orrs	r3, r1
 8002d72:	e080      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d107      	bne.n	8002d90 <HAL_ADC_ConfigChannel+0x5b4>
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	0e9b      	lsrs	r3, r3, #26
 8002d86:	3301      	adds	r3, #1
 8002d88:	069b      	lsls	r3, r3, #26
 8002d8a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d8e:	e015      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x5e0>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002da8:	2320      	movs	r3, #32
 8002daa:	e003      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dae:	fab3 f383 	clz	r3, r3
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	3301      	adds	r3, #1
 8002db6:	069b      	lsls	r3, r3, #26
 8002db8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d109      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x600>
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	0e9b      	lsrs	r3, r3, #26
 8002dce:	3301      	adds	r3, #1
 8002dd0:	f003 031f 	and.w	r3, r3, #31
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dda:	e017      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x630>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	fa93 f3a3 	rbit	r3, r3
 8002de8:	61fb      	str	r3, [r7, #28]
  return result;
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002df4:	2320      	movs	r3, #32
 8002df6:	e003      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfa:	fab3 f383 	clz	r3, r3
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	3301      	adds	r3, #1
 8002e02:	f003 031f 	and.w	r3, r3, #31
 8002e06:	2101      	movs	r1, #1
 8002e08:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0c:	ea42 0103 	orr.w	r1, r2, r3
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10d      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x65c>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	0e9b      	lsrs	r3, r3, #26
 8002e22:	3301      	adds	r3, #1
 8002e24:	f003 021f 	and.w	r2, r3, #31
 8002e28:	4613      	mov	r3, r2
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	4413      	add	r3, r2
 8002e2e:	3b1e      	subs	r3, #30
 8002e30:	051b      	lsls	r3, r3, #20
 8002e32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e36:	e01d      	b.n	8002e74 <HAL_ADC_ConfigChannel+0x698>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	fa93 f3a3 	rbit	r3, r3
 8002e44:	613b      	str	r3, [r7, #16]
  return result;
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d103      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002e50:	2320      	movs	r3, #32
 8002e52:	e005      	b.n	8002e60 <HAL_ADC_ConfigChannel+0x684>
 8002e54:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	fab3 f383 	clz	r3, r3
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	3301      	adds	r3, #1
 8002e62:	f003 021f 	and.w	r2, r3, #31
 8002e66:	4613      	mov	r3, r2
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	4413      	add	r3, r2
 8002e6c:	3b1e      	subs	r3, #30
 8002e6e:	051b      	lsls	r3, r3, #20
 8002e70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e74:	430b      	orrs	r3, r1
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	6892      	ldr	r2, [r2, #8]
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	f7ff f9b2 	bl	80021e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b3d      	ldr	r3, [pc, #244]	; (8002f7c <HAL_ADC_ConfigChannel+0x7a0>)
 8002e86:	4013      	ands	r3, r2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d06c      	beq.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e8c:	483c      	ldr	r0, [pc, #240]	; (8002f80 <HAL_ADC_ConfigChannel+0x7a4>)
 8002e8e:	f7ff f907 	bl	80020a0 <LL_ADC_GetCommonPathInternalCh>
 8002e92:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a3a      	ldr	r2, [pc, #232]	; (8002f84 <HAL_ADC_ConfigChannel+0x7a8>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d127      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ea0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ea4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d121      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a35      	ldr	r2, [pc, #212]	; (8002f88 <HAL_ADC_ConfigChannel+0x7ac>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d157      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002eba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	482f      	ldr	r0, [pc, #188]	; (8002f80 <HAL_ADC_ConfigChannel+0x7a4>)
 8002ec2:	f7ff f8da 	bl	800207a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ec6:	4b31      	ldr	r3, [pc, #196]	; (8002f8c <HAL_ADC_ConfigChannel+0x7b0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	099b      	lsrs	r3, r3, #6
 8002ecc:	4a30      	ldr	r2, [pc, #192]	; (8002f90 <HAL_ADC_ConfigChannel+0x7b4>)
 8002ece:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed2:	099b      	lsrs	r3, r3, #6
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	4413      	add	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ee0:	e002      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1f9      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002eee:	e03a      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a27      	ldr	r2, [pc, #156]	; (8002f94 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d113      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x746>
 8002efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002efe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10d      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1f      	ldr	r2, [pc, #124]	; (8002f88 <HAL_ADC_ConfigChannel+0x7ac>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d12a      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4819      	ldr	r0, [pc, #100]	; (8002f80 <HAL_ADC_ConfigChannel+0x7a4>)
 8002f1c:	f7ff f8ad 	bl	800207a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f20:	e021      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a1c      	ldr	r2, [pc, #112]	; (8002f98 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d11c      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d116      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a12      	ldr	r2, [pc, #72]	; (8002f88 <HAL_ADC_ConfigChannel+0x7ac>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d111      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f46:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	480c      	ldr	r0, [pc, #48]	; (8002f80 <HAL_ADC_ConfigChannel+0x7a4>)
 8002f4e:	f7ff f894 	bl	800207a <LL_ADC_SetCommonPathInternalCh>
 8002f52:	e008      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f58:	f043 0220 	orr.w	r2, r3, #32
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f6e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	37d8      	adds	r7, #216	; 0xd8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	80080000 	.word	0x80080000
 8002f80:	50040300 	.word	0x50040300
 8002f84:	c7520000 	.word	0xc7520000
 8002f88:	50040000 	.word	0x50040000
 8002f8c:	20000014 	.word	0x20000014
 8002f90:	053e2d63 	.word	0x053e2d63
 8002f94:	cb840000 	.word	0xcb840000
 8002f98:	80000001 	.word	0x80000001

08002f9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff f9df 	bl	8002370 <LL_ADC_IsEnabled>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d169      	bne.n	800308c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	4b36      	ldr	r3, [pc, #216]	; (8003098 <ADC_Enable+0xfc>)
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00d      	beq.n	8002fe2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fca:	f043 0210 	orr.w	r2, r3, #16
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd6:	f043 0201 	orr.w	r2, r3, #1
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e055      	b.n	800308e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff f99a 	bl	8002320 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002fec:	482b      	ldr	r0, [pc, #172]	; (800309c <ADC_Enable+0x100>)
 8002fee:	f7ff f857 	bl	80020a0 <LL_ADC_GetCommonPathInternalCh>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d013      	beq.n	8003024 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ffc:	4b28      	ldr	r3, [pc, #160]	; (80030a0 <ADC_Enable+0x104>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	099b      	lsrs	r3, r3, #6
 8003002:	4a28      	ldr	r2, [pc, #160]	; (80030a4 <ADC_Enable+0x108>)
 8003004:	fba2 2303 	umull	r2, r3, r2, r3
 8003008:	099b      	lsrs	r3, r3, #6
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	4613      	mov	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003016:	e002      	b.n	800301e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	3b01      	subs	r3, #1
 800301c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f9      	bne.n	8003018 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003024:	f7fe ffe6 	bl	8001ff4 <HAL_GetTick>
 8003028:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800302a:	e028      	b.n	800307e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff f99d 	bl	8002370 <LL_ADC_IsEnabled>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d104      	bne.n	8003046 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff f96d 	bl	8002320 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003046:	f7fe ffd5 	bl	8001ff4 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d914      	bls.n	800307e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b01      	cmp	r3, #1
 8003060:	d00d      	beq.n	800307e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003066:	f043 0210 	orr.w	r2, r3, #16
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003072:	f043 0201 	orr.w	r2, r3, #1
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e007      	b.n	800308e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	2b01      	cmp	r3, #1
 800308a:	d1cf      	bne.n	800302c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	8000003f 	.word	0x8000003f
 800309c:	50040300 	.word	0x50040300
 80030a0:	20000014 	.word	0x20000014
 80030a4:	053e2d63 	.word	0x053e2d63

080030a8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff f96e 	bl	8002396 <LL_ADC_IsDisableOngoing>
 80030ba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff f955 	bl	8002370 <LL_ADC_IsEnabled>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d047      	beq.n	800315c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d144      	bne.n	800315c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 030d 	and.w	r3, r3, #13
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d10c      	bne.n	80030fa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff f92f 	bl	8002348 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2203      	movs	r2, #3
 80030f0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030f2:	f7fe ff7f 	bl	8001ff4 <HAL_GetTick>
 80030f6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80030f8:	e029      	b.n	800314e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030fe:	f043 0210 	orr.w	r2, r3, #16
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310a:	f043 0201 	orr.w	r2, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e023      	b.n	800315e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003116:	f7fe ff6d 	bl	8001ff4 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d914      	bls.n	800314e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00d      	beq.n	800314e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003136:	f043 0210 	orr.w	r2, r3, #16
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003142:	f043 0201 	orr.w	r2, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e007      	b.n	800315e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1dc      	bne.n	8003116 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b084      	sub	sp, #16
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003172:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003178:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800317c:	2b00      	cmp	r3, #0
 800317e:	d14b      	bne.n	8003218 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003184:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b00      	cmp	r3, #0
 8003198:	d021      	beq.n	80031de <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fe ffe1 	bl	8002166 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d032      	beq.n	8003210 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d12b      	bne.n	8003210 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d11f      	bne.n	8003210 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d4:	f043 0201 	orr.w	r2, r3, #1
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	655a      	str	r2, [r3, #84]	; 0x54
 80031dc:	e018      	b.n	8003210 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d111      	bne.n	8003210 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d105      	bne.n	8003210 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003208:	f043 0201 	orr.w	r2, r3, #1
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f7fd fcdf 	bl	8000bd4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003216:	e00e      	b.n	8003236 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	2b00      	cmp	r3, #0
 8003222:	d003      	beq.n	800322c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f7ff facf 	bl	80027c8 <HAL_ADC_ErrorCallback>
}
 800322a:	e004      	b.n	8003236 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	4798      	blx	r3
}
 8003236:	bf00      	nop
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b084      	sub	sp, #16
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800324c:	68f8      	ldr	r0, [r7, #12]
 800324e:	f7fd fcab 	bl	8000ba8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003252:	bf00      	nop
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b084      	sub	sp, #16
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003266:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003278:	f043 0204 	orr.w	r2, r3, #4
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f7ff faa1 	bl	80027c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003286:	bf00      	nop
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <LL_ADC_StartCalibration>:
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
 8003296:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80032a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	609a      	str	r2, [r3, #8]
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <LL_ADC_IsCalibrationOnGoing>:
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80032d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032d4:	d101      	bne.n	80032da <LL_ADC_IsCalibrationOnGoing+0x1a>
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_ADCEx_Calibration_Start+0x1c>
 8003300:	2302      	movs	r3, #2
 8003302:	e04d      	b.n	80033a0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f7ff fecb 	bl	80030a8 <ADC_Disable>
 8003312:	4603      	mov	r3, r0
 8003314:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003316:	7bfb      	ldrb	r3, [r7, #15]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d136      	bne.n	800338a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003320:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003324:	f023 0302 	bic.w	r3, r3, #2
 8003328:	f043 0202 	orr.w	r2, r3, #2
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6839      	ldr	r1, [r7, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7ff ffa9 	bl	800328e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800333c:	e014      	b.n	8003368 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	3301      	adds	r3, #1
 8003342:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800334a:	d30d      	bcc.n	8003368 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003350:	f023 0312 	bic.w	r3, r3, #18
 8003354:	f043 0210 	orr.w	r2, r3, #16
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e01b      	b.n	80033a0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff ffa7 	bl	80032c0 <LL_ADC_IsCalibrationOnGoing>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1e2      	bne.n	800333e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337c:	f023 0303 	bic.w	r3, r3, #3
 8003380:	f043 0201 	orr.w	r2, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	655a      	str	r2, [r3, #84]	; 0x54
 8003388:	e005      	b.n	8003396 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338e:	f043 0210 	orr.w	r2, r3, #16
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800339e:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b8:	4b0c      	ldr	r3, [pc, #48]	; (80033ec <__NVIC_SetPriorityGrouping+0x44>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033c4:	4013      	ands	r3, r2
 80033c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033da:	4a04      	ldr	r2, [pc, #16]	; (80033ec <__NVIC_SetPriorityGrouping+0x44>)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	60d3      	str	r3, [r2, #12]
}
 80033e0:	bf00      	nop
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	e000ed00 	.word	0xe000ed00

080033f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f4:	4b04      	ldr	r3, [pc, #16]	; (8003408 <__NVIC_GetPriorityGrouping+0x18>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	0a1b      	lsrs	r3, r3, #8
 80033fa:	f003 0307 	and.w	r3, r3, #7
}
 80033fe:	4618      	mov	r0, r3
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	e000ed00 	.word	0xe000ed00

0800340c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	2b00      	cmp	r3, #0
 800341c:	db0b      	blt.n	8003436 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	f003 021f 	and.w	r2, r3, #31
 8003424:	4907      	ldr	r1, [pc, #28]	; (8003444 <__NVIC_EnableIRQ+0x38>)
 8003426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	2001      	movs	r0, #1
 800342e:	fa00 f202 	lsl.w	r2, r0, r2
 8003432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	e000e100 	.word	0xe000e100

08003448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	6039      	str	r1, [r7, #0]
 8003452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003458:	2b00      	cmp	r3, #0
 800345a:	db0a      	blt.n	8003472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	490c      	ldr	r1, [pc, #48]	; (8003494 <__NVIC_SetPriority+0x4c>)
 8003462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003466:	0112      	lsls	r2, r2, #4
 8003468:	b2d2      	uxtb	r2, r2
 800346a:	440b      	add	r3, r1
 800346c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003470:	e00a      	b.n	8003488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	b2da      	uxtb	r2, r3
 8003476:	4908      	ldr	r1, [pc, #32]	; (8003498 <__NVIC_SetPriority+0x50>)
 8003478:	79fb      	ldrb	r3, [r7, #7]
 800347a:	f003 030f 	and.w	r3, r3, #15
 800347e:	3b04      	subs	r3, #4
 8003480:	0112      	lsls	r2, r2, #4
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	440b      	add	r3, r1
 8003486:	761a      	strb	r2, [r3, #24]
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000e100 	.word	0xe000e100
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800349c:	b480      	push	{r7}
 800349e:	b089      	sub	sp, #36	; 0x24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f1c3 0307 	rsb	r3, r3, #7
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	bf28      	it	cs
 80034ba:	2304      	movcs	r3, #4
 80034bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3304      	adds	r3, #4
 80034c2:	2b06      	cmp	r3, #6
 80034c4:	d902      	bls.n	80034cc <NVIC_EncodePriority+0x30>
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	3b03      	subs	r3, #3
 80034ca:	e000      	b.n	80034ce <NVIC_EncodePriority+0x32>
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43da      	mvns	r2, r3
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	401a      	ands	r2, r3
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	fa01 f303 	lsl.w	r3, r1, r3
 80034ee:	43d9      	mvns	r1, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f4:	4313      	orrs	r3, r2
         );
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3724      	adds	r7, #36	; 0x24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
	...

08003504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3b01      	subs	r3, #1
 8003510:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003514:	d301      	bcc.n	800351a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003516:	2301      	movs	r3, #1
 8003518:	e00f      	b.n	800353a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351a:	4a0a      	ldr	r2, [pc, #40]	; (8003544 <SysTick_Config+0x40>)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3b01      	subs	r3, #1
 8003520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003522:	210f      	movs	r1, #15
 8003524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003528:	f7ff ff8e 	bl	8003448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800352c:	4b05      	ldr	r3, [pc, #20]	; (8003544 <SysTick_Config+0x40>)
 800352e:	2200      	movs	r2, #0
 8003530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003532:	4b04      	ldr	r3, [pc, #16]	; (8003544 <SysTick_Config+0x40>)
 8003534:	2207      	movs	r2, #7
 8003536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	e000e010 	.word	0xe000e010

08003548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7ff ff29 	bl	80033a8 <__NVIC_SetPriorityGrouping>
}
 8003556:	bf00      	nop
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b086      	sub	sp, #24
 8003562:	af00      	add	r7, sp, #0
 8003564:	4603      	mov	r3, r0
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	607a      	str	r2, [r7, #4]
 800356a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003570:	f7ff ff3e 	bl	80033f0 <__NVIC_GetPriorityGrouping>
 8003574:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68b9      	ldr	r1, [r7, #8]
 800357a:	6978      	ldr	r0, [r7, #20]
 800357c:	f7ff ff8e 	bl	800349c <NVIC_EncodePriority>
 8003580:	4602      	mov	r2, r0
 8003582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003586:	4611      	mov	r1, r2
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff ff5d 	bl	8003448 <__NVIC_SetPriority>
}
 800358e:	bf00      	nop
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b082      	sub	sp, #8
 800359a:	af00      	add	r7, sp, #0
 800359c:	4603      	mov	r3, r0
 800359e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff ff31 	bl	800340c <__NVIC_EnableIRQ>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7ff ffa2 	bl	8003504 <SysTick_Config>
 80035c0:	4603      	mov	r3, r0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b082      	sub	sp, #8
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e014      	b.n	8003606 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	791b      	ldrb	r3, [r3, #4]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d105      	bne.n	80035f2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f7fd fef5 	bl	80013dc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2202      	movs	r2, #2
 80035f6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b088      	sub	sp, #32
 8003612:	af00      	add	r7, sp, #0
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	795b      	ldrb	r3, [r3, #5]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d101      	bne.n	800362a <HAL_DAC_ConfigChannel+0x1c>
 8003626:	2302      	movs	r3, #2
 8003628:	e107      	b.n	800383a <HAL_DAC_ConfigChannel+0x22c>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2202      	movs	r2, #2
 8003634:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2b04      	cmp	r3, #4
 800363c:	d174      	bne.n	8003728 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800363e:	f7fe fcd9 	bl	8001ff4 <HAL_GetTick>
 8003642:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d134      	bne.n	80036b4 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800364a:	e011      	b.n	8003670 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800364c:	f7fe fcd2 	bl	8001ff4 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b01      	cmp	r3, #1
 8003658:	d90a      	bls.n	8003670 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	f043 0208 	orr.w	r2, r3, #8
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2203      	movs	r2, #3
 800366a:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e0e4      	b.n	800383a <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003676:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1e6      	bne.n	800364c <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800367e:	2001      	movs	r0, #1
 8003680:	f7fe fcc4 	bl	800200c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	6992      	ldr	r2, [r2, #24]
 800368c:	641a      	str	r2, [r3, #64]	; 0x40
 800368e:	e01e      	b.n	80036ce <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003690:	f7fe fcb0 	bl	8001ff4 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b01      	cmp	r3, #1
 800369c:	d90a      	bls.n	80036b4 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	f043 0208 	orr.w	r2, r3, #8
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2203      	movs	r2, #3
 80036ae:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e0c2      	b.n	800383a <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	dbe8      	blt.n	8003690 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80036be:	2001      	movs	r0, #1
 80036c0:	f7fe fca4 	bl	800200c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	6992      	ldr	r2, [r2, #24]
 80036cc:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80036de:	fa01 f303 	lsl.w	r3, r1, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	ea02 0103 	and.w	r1, r2, r3
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	69da      	ldr	r2, [r3, #28]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f003 0310 	and.w	r3, r3, #16
 80036f2:	409a      	lsls	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	430a      	orrs	r2, r1
 80036fa:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f003 0310 	and.w	r3, r3, #16
 8003708:	21ff      	movs	r1, #255	; 0xff
 800370a:	fa01 f303 	lsl.w	r3, r1, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	ea02 0103 	and.w	r1, r2, r3
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	6a1a      	ldr	r2, [r3, #32]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f003 0310 	and.w	r3, r3, #16
 800371e:	409a      	lsls	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d11d      	bne.n	800376c <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003736:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f003 0310 	and.w	r3, r3, #16
 800373e:	221f      	movs	r2, #31
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f003 0310 	and.w	r3, r3, #16
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4313      	orrs	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003772:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f003 0310 	and.w	r3, r3, #16
 800377a:	2207      	movs	r2, #7
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	43db      	mvns	r3, r3
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4013      	ands	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	431a      	orrs	r2, r3
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	4313      	orrs	r3, r2
 8003798:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f003 0310 	and.w	r3, r3, #16
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6819      	ldr	r1, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f003 0310 	and.w	r3, r3, #16
 80037c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43da      	mvns	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	400a      	ands	r2, r1
 80037d0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f003 0310 	and.w	r3, r3, #16
 80037e0:	f640 72fc 	movw	r2, #4092	; 0xffc
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4013      	ands	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f003 0310 	and.w	r3, r3, #16
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4313      	orrs	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6819      	ldr	r1, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	22c0      	movs	r2, #192	; 0xc0
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43da      	mvns	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	400a      	ands	r2, r1
 800382a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2201      	movs	r2, #1
 8003830:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3720      	adds	r7, #32
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
	...

08003844 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e098      	b.n	8003988 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	461a      	mov	r2, r3
 800385c:	4b4d      	ldr	r3, [pc, #308]	; (8003994 <HAL_DMA_Init+0x150>)
 800385e:	429a      	cmp	r2, r3
 8003860:	d80f      	bhi.n	8003882 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	4b4b      	ldr	r3, [pc, #300]	; (8003998 <HAL_DMA_Init+0x154>)
 800386a:	4413      	add	r3, r2
 800386c:	4a4b      	ldr	r2, [pc, #300]	; (800399c <HAL_DMA_Init+0x158>)
 800386e:	fba2 2303 	umull	r2, r3, r2, r3
 8003872:	091b      	lsrs	r3, r3, #4
 8003874:	009a      	lsls	r2, r3, #2
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a48      	ldr	r2, [pc, #288]	; (80039a0 <HAL_DMA_Init+0x15c>)
 800387e:	641a      	str	r2, [r3, #64]	; 0x40
 8003880:	e00e      	b.n	80038a0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	461a      	mov	r2, r3
 8003888:	4b46      	ldr	r3, [pc, #280]	; (80039a4 <HAL_DMA_Init+0x160>)
 800388a:	4413      	add	r3, r2
 800388c:	4a43      	ldr	r2, [pc, #268]	; (800399c <HAL_DMA_Init+0x158>)
 800388e:	fba2 2303 	umull	r2, r3, r2, r3
 8003892:	091b      	lsrs	r3, r3, #4
 8003894:	009a      	lsls	r2, r3, #2
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a42      	ldr	r2, [pc, #264]	; (80039a8 <HAL_DMA_Init+0x164>)
 800389e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2202      	movs	r2, #2
 80038a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80038b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80038c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038fa:	d039      	beq.n	8003970 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003900:	4a27      	ldr	r2, [pc, #156]	; (80039a0 <HAL_DMA_Init+0x15c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d11a      	bne.n	800393c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003906:	4b29      	ldr	r3, [pc, #164]	; (80039ac <HAL_DMA_Init+0x168>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390e:	f003 031c 	and.w	r3, r3, #28
 8003912:	210f      	movs	r1, #15
 8003914:	fa01 f303 	lsl.w	r3, r1, r3
 8003918:	43db      	mvns	r3, r3
 800391a:	4924      	ldr	r1, [pc, #144]	; (80039ac <HAL_DMA_Init+0x168>)
 800391c:	4013      	ands	r3, r2
 800391e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003920:	4b22      	ldr	r3, [pc, #136]	; (80039ac <HAL_DMA_Init+0x168>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6859      	ldr	r1, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392c:	f003 031c 	and.w	r3, r3, #28
 8003930:	fa01 f303 	lsl.w	r3, r1, r3
 8003934:	491d      	ldr	r1, [pc, #116]	; (80039ac <HAL_DMA_Init+0x168>)
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]
 800393a:	e019      	b.n	8003970 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800393c:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <HAL_DMA_Init+0x16c>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003944:	f003 031c 	and.w	r3, r3, #28
 8003948:	210f      	movs	r1, #15
 800394a:	fa01 f303 	lsl.w	r3, r1, r3
 800394e:	43db      	mvns	r3, r3
 8003950:	4917      	ldr	r1, [pc, #92]	; (80039b0 <HAL_DMA_Init+0x16c>)
 8003952:	4013      	ands	r3, r2
 8003954:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003956:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <HAL_DMA_Init+0x16c>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6859      	ldr	r1, [r3, #4]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003962:	f003 031c 	and.w	r3, r3, #28
 8003966:	fa01 f303 	lsl.w	r3, r1, r3
 800396a:	4911      	ldr	r1, [pc, #68]	; (80039b0 <HAL_DMA_Init+0x16c>)
 800396c:	4313      	orrs	r3, r2
 800396e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	40020407 	.word	0x40020407
 8003998:	bffdfff8 	.word	0xbffdfff8
 800399c:	cccccccd 	.word	0xcccccccd
 80039a0:	40020000 	.word	0x40020000
 80039a4:	bffdfbf8 	.word	0xbffdfbf8
 80039a8:	40020400 	.word	0x40020400
 80039ac:	400200a8 	.word	0x400200a8
 80039b0:	400204a8 	.word	0x400204a8

080039b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
 80039c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d101      	bne.n	80039d4 <HAL_DMA_Start_IT+0x20>
 80039d0:	2302      	movs	r3, #2
 80039d2:	e04b      	b.n	8003a6c <HAL_DMA_Start_IT+0xb8>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d13a      	bne.n	8003a5e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 0201 	bic.w	r2, r2, #1
 8003a04:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	68b9      	ldr	r1, [r7, #8]
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 f8e0 	bl	8003bd2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d008      	beq.n	8003a2c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f042 020e 	orr.w	r2, r2, #14
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	e00f      	b.n	8003a4c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0204 	bic.w	r2, r2, #4
 8003a3a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 020a 	orr.w	r2, r2, #10
 8003a4a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e005      	b.n	8003a6a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a66:	2302      	movs	r3, #2
 8003a68:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3718      	adds	r7, #24
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a90:	f003 031c 	and.w	r3, r3, #28
 8003a94:	2204      	movs	r2, #4
 8003a96:	409a      	lsls	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d026      	beq.n	8003aee <HAL_DMA_IRQHandler+0x7a>
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d021      	beq.n	8003aee <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0320 	and.w	r3, r3, #32
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d107      	bne.n	8003ac8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 0204 	bic.w	r2, r2, #4
 8003ac6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003acc:	f003 021c 	and.w	r2, r3, #28
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad4:	2104      	movs	r1, #4
 8003ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8003ada:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d071      	beq.n	8003bc8 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003aec:	e06c      	b.n	8003bc8 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af2:	f003 031c 	and.w	r3, r3, #28
 8003af6:	2202      	movs	r2, #2
 8003af8:	409a      	lsls	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d02e      	beq.n	8003b60 <HAL_DMA_IRQHandler+0xec>
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d029      	beq.n	8003b60 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0320 	and.w	r3, r3, #32
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10b      	bne.n	8003b32 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 020a 	bic.w	r2, r2, #10
 8003b28:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b36:	f003 021c 	and.w	r2, r3, #28
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	2102      	movs	r1, #2
 8003b40:	fa01 f202 	lsl.w	r2, r1, r2
 8003b44:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d038      	beq.n	8003bc8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b5e:	e033      	b.n	8003bc8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b64:	f003 031c 	and.w	r3, r3, #28
 8003b68:	2208      	movs	r2, #8
 8003b6a:	409a      	lsls	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4013      	ands	r3, r2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d02a      	beq.n	8003bca <HAL_DMA_IRQHandler+0x156>
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f003 0308 	and.w	r3, r3, #8
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d025      	beq.n	8003bca <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 020e 	bic.w	r2, r2, #14
 8003b8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b92:	f003 021c 	and.w	r2, r3, #28
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d004      	beq.n	8003bca <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003bc8:	bf00      	nop
 8003bca:	bf00      	nop
}
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b085      	sub	sp, #20
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	60f8      	str	r0, [r7, #12]
 8003bda:	60b9      	str	r1, [r7, #8]
 8003bdc:	607a      	str	r2, [r7, #4]
 8003bde:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be4:	f003 021c 	and.w	r2, r3, #28
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bec:	2101      	movs	r1, #1
 8003bee:	fa01 f202 	lsl.w	r2, r1, r2
 8003bf2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	2b10      	cmp	r3, #16
 8003c02:	d108      	bne.n	8003c16 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c14:	e007      	b.n	8003c26 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	60da      	str	r2, [r3, #12]
}
 8003c26:	bf00      	nop
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
	...

08003c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c42:	e154      	b.n	8003eee <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	2101      	movs	r1, #1
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	4013      	ands	r3, r2
 8003c52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f000 8146 	beq.w	8003ee8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f003 0303 	and.w	r3, r3, #3
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d005      	beq.n	8003c74 <HAL_GPIO_Init+0x40>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d130      	bne.n	8003cd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	2203      	movs	r2, #3
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	43db      	mvns	r3, r3
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003caa:	2201      	movs	r2, #1
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	091b      	lsrs	r3, r3, #4
 8003cc0:	f003 0201 	and.w	r2, r3, #1
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d017      	beq.n	8003d12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	2203      	movs	r2, #3
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	43db      	mvns	r3, r3
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d123      	bne.n	8003d66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	08da      	lsrs	r2, r3, #3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	3208      	adds	r2, #8
 8003d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	220f      	movs	r2, #15
 8003d36:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3a:	43db      	mvns	r3, r3
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4013      	ands	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	691a      	ldr	r2, [r3, #16]
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	08da      	lsrs	r2, r3, #3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3208      	adds	r2, #8
 8003d60:	6939      	ldr	r1, [r7, #16]
 8003d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	2203      	movs	r2, #3
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f003 0203 	and.w	r2, r3, #3
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 80a0 	beq.w	8003ee8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003da8:	4b58      	ldr	r3, [pc, #352]	; (8003f0c <HAL_GPIO_Init+0x2d8>)
 8003daa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dac:	4a57      	ldr	r2, [pc, #348]	; (8003f0c <HAL_GPIO_Init+0x2d8>)
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	6613      	str	r3, [r2, #96]	; 0x60
 8003db4:	4b55      	ldr	r3, [pc, #340]	; (8003f0c <HAL_GPIO_Init+0x2d8>)
 8003db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	60bb      	str	r3, [r7, #8]
 8003dbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003dc0:	4a53      	ldr	r2, [pc, #332]	; (8003f10 <HAL_GPIO_Init+0x2dc>)
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	089b      	lsrs	r3, r3, #2
 8003dc6:	3302      	adds	r3, #2
 8003dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f003 0303 	and.w	r3, r3, #3
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	220f      	movs	r2, #15
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4013      	ands	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003dea:	d019      	beq.n	8003e20 <HAL_GPIO_Init+0x1ec>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a49      	ldr	r2, [pc, #292]	; (8003f14 <HAL_GPIO_Init+0x2e0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d013      	beq.n	8003e1c <HAL_GPIO_Init+0x1e8>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a48      	ldr	r2, [pc, #288]	; (8003f18 <HAL_GPIO_Init+0x2e4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00d      	beq.n	8003e18 <HAL_GPIO_Init+0x1e4>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a47      	ldr	r2, [pc, #284]	; (8003f1c <HAL_GPIO_Init+0x2e8>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d007      	beq.n	8003e14 <HAL_GPIO_Init+0x1e0>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a46      	ldr	r2, [pc, #280]	; (8003f20 <HAL_GPIO_Init+0x2ec>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d101      	bne.n	8003e10 <HAL_GPIO_Init+0x1dc>
 8003e0c:	2304      	movs	r3, #4
 8003e0e:	e008      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e10:	2307      	movs	r3, #7
 8003e12:	e006      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e14:	2303      	movs	r3, #3
 8003e16:	e004      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e002      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e20:	2300      	movs	r3, #0
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	f002 0203 	and.w	r2, r2, #3
 8003e28:	0092      	lsls	r2, r2, #2
 8003e2a:	4093      	lsls	r3, r2
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e32:	4937      	ldr	r1, [pc, #220]	; (8003f10 <HAL_GPIO_Init+0x2dc>)
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	089b      	lsrs	r3, r3, #2
 8003e38:	3302      	adds	r3, #2
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e40:	4b38      	ldr	r3, [pc, #224]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e64:	4a2f      	ldr	r2, [pc, #188]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e6a:	4b2e      	ldr	r3, [pc, #184]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	43db      	mvns	r3, r3
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4013      	ands	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e8e:	4a25      	ldr	r2, [pc, #148]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e94:	4b23      	ldr	r3, [pc, #140]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	43db      	mvns	r3, r3
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003eb8:	4a1a      	ldr	r2, [pc, #104]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003ebe:	4b19      	ldr	r3, [pc, #100]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ee2:	4a10      	ldr	r2, [pc, #64]	; (8003f24 <HAL_GPIO_Init+0x2f0>)
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	3301      	adds	r3, #1
 8003eec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f47f aea3 	bne.w	8003c44 <HAL_GPIO_Init+0x10>
  }
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	371c      	adds	r7, #28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40010000 	.word	0x40010000
 8003f14:	48000400 	.word	0x48000400
 8003f18:	48000800 	.word	0x48000800
 8003f1c:	48000c00 	.word	0x48000c00
 8003f20:	48001000 	.word	0x48001000
 8003f24:	40010400 	.word	0x40010400

08003f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	460b      	mov	r3, r1
 8003f32:	807b      	strh	r3, [r7, #2]
 8003f34:	4613      	mov	r3, r2
 8003f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f38:	787b      	ldrb	r3, [r7, #1]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f3e:	887a      	ldrh	r2, [r7, #2]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f44:	e002      	b.n	8003f4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f46:	887a      	ldrh	r2, [r7, #2]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e081      	b.n	800406e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d106      	bne.n	8003f84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7fd fa9a 	bl	80014b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2224      	movs	r2, #36	; 0x24
 8003f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0201 	bic.w	r2, r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685a      	ldr	r2, [r3, #4]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003fa8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689a      	ldr	r2, [r3, #8]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fb8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d107      	bne.n	8003fd2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fce:	609a      	str	r2, [r3, #8]
 8003fd0:	e006      	b.n	8003fe0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689a      	ldr	r2, [r3, #8]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003fde:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d104      	bne.n	8003ff2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ff0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004000:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004004:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004014:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	691a      	ldr	r2, [r3, #16]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	69d9      	ldr	r1, [r3, #28]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a1a      	ldr	r2, [r3, #32]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0201 	orr.w	r2, r2, #1
 800404e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2220      	movs	r2, #32
 800405a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af02      	add	r7, sp, #8
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	4608      	mov	r0, r1
 8004082:	4611      	mov	r1, r2
 8004084:	461a      	mov	r2, r3
 8004086:	4603      	mov	r3, r0
 8004088:	817b      	strh	r3, [r7, #10]
 800408a:	460b      	mov	r3, r1
 800408c:	813b      	strh	r3, [r7, #8]
 800408e:	4613      	mov	r3, r2
 8004090:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b20      	cmp	r3, #32
 800409c:	f040 80f9 	bne.w	8004292 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <HAL_I2C_Mem_Write+0x34>
 80040a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d105      	bne.n	80040b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040b2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0ed      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <HAL_I2C_Mem_Write+0x4e>
 80040c2:	2302      	movs	r3, #2
 80040c4:	e0e6      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040ce:	f7fd ff91 	bl	8001ff4 <HAL_GetTick>
 80040d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	9300      	str	r3, [sp, #0]
 80040d8:	2319      	movs	r3, #25
 80040da:	2201      	movs	r2, #1
 80040dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 f955 	bl	8004390 <I2C_WaitOnFlagUntilTimeout>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0d1      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2221      	movs	r2, #33	; 0x21
 80040f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2240      	movs	r2, #64	; 0x40
 80040fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a3a      	ldr	r2, [r7, #32]
 800410a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004110:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004118:	88f8      	ldrh	r0, [r7, #6]
 800411a:	893a      	ldrh	r2, [r7, #8]
 800411c:	8979      	ldrh	r1, [r7, #10]
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	9301      	str	r3, [sp, #4]
 8004122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	4603      	mov	r3, r0
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f8b9 	bl	80042a0 <I2C_RequestMemoryWrite>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d005      	beq.n	8004140 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e0a9      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004144:	b29b      	uxth	r3, r3
 8004146:	2bff      	cmp	r3, #255	; 0xff
 8004148:	d90e      	bls.n	8004168 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	22ff      	movs	r2, #255	; 0xff
 800414e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004154:	b2da      	uxtb	r2, r3
 8004156:	8979      	ldrh	r1, [r7, #10]
 8004158:	2300      	movs	r3, #0
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004160:	68f8      	ldr	r0, [r7, #12]
 8004162:	f000 fabd 	bl	80046e0 <I2C_TransferConfig>
 8004166:	e00f      	b.n	8004188 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800416c:	b29a      	uxth	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004176:	b2da      	uxtb	r2, r3
 8004178:	8979      	ldrh	r1, [r7, #10]
 800417a:	2300      	movs	r3, #0
 800417c:	9300      	str	r3, [sp, #0]
 800417e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f000 faac 	bl	80046e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 f93f 	bl	8004410 <I2C_WaitOnTXISFlagUntilTimeout>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e07b      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	781a      	ldrb	r2, [r3, #0]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d034      	beq.n	8004240 <HAL_I2C_Mem_Write+0x1c8>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d130      	bne.n	8004240 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041e4:	2200      	movs	r2, #0
 80041e6:	2180      	movs	r1, #128	; 0x80
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 f8d1 	bl	8004390 <I2C_WaitOnFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e04d      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	2bff      	cmp	r3, #255	; 0xff
 8004200:	d90e      	bls.n	8004220 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	22ff      	movs	r2, #255	; 0xff
 8004206:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800420c:	b2da      	uxtb	r2, r3
 800420e:	8979      	ldrh	r1, [r7, #10]
 8004210:	2300      	movs	r3, #0
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f000 fa61 	bl	80046e0 <I2C_TransferConfig>
 800421e:	e00f      	b.n	8004240 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004224:	b29a      	uxth	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800422e:	b2da      	uxtb	r2, r3
 8004230:	8979      	ldrh	r1, [r7, #10]
 8004232:	2300      	movs	r3, #0
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 fa50 	bl	80046e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d19e      	bne.n	8004188 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f91e 	bl	8004490 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e01a      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2220      	movs	r2, #32
 8004264:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6859      	ldr	r1, [r3, #4]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4b0a      	ldr	r3, [pc, #40]	; (800429c <HAL_I2C_Mem_Write+0x224>)
 8004272:	400b      	ands	r3, r1
 8004274:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2220      	movs	r2, #32
 800427a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800428e:	2300      	movs	r3, #0
 8004290:	e000      	b.n	8004294 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004292:	2302      	movs	r3, #2
  }
}
 8004294:	4618      	mov	r0, r3
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	fe00e800 	.word	0xfe00e800

080042a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af02      	add	r7, sp, #8
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	4608      	mov	r0, r1
 80042aa:	4611      	mov	r1, r2
 80042ac:	461a      	mov	r2, r3
 80042ae:	4603      	mov	r3, r0
 80042b0:	817b      	strh	r3, [r7, #10]
 80042b2:	460b      	mov	r3, r1
 80042b4:	813b      	strh	r3, [r7, #8]
 80042b6:	4613      	mov	r3, r2
 80042b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80042ba:	88fb      	ldrh	r3, [r7, #6]
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	8979      	ldrh	r1, [r7, #10]
 80042c0:	4b20      	ldr	r3, [pc, #128]	; (8004344 <I2C_RequestMemoryWrite+0xa4>)
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 fa09 	bl	80046e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ce:	69fa      	ldr	r2, [r7, #28]
 80042d0:	69b9      	ldr	r1, [r7, #24]
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f89c 	bl	8004410 <I2C_WaitOnTXISFlagUntilTimeout>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e02c      	b.n	800433c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042e2:	88fb      	ldrh	r3, [r7, #6]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d105      	bne.n	80042f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042e8:	893b      	ldrh	r3, [r7, #8]
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	629a      	str	r2, [r3, #40]	; 0x28
 80042f2:	e015      	b.n	8004320 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80042f4:	893b      	ldrh	r3, [r7, #8]
 80042f6:	0a1b      	lsrs	r3, r3, #8
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004302:	69fa      	ldr	r2, [r7, #28]
 8004304:	69b9      	ldr	r1, [r7, #24]
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f000 f882 	bl	8004410 <I2C_WaitOnTXISFlagUntilTimeout>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e012      	b.n	800433c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004316:	893b      	ldrh	r3, [r7, #8]
 8004318:	b2da      	uxtb	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	2200      	movs	r2, #0
 8004328:	2180      	movs	r1, #128	; 0x80
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 f830 	bl	8004390 <I2C_WaitOnFlagUntilTimeout>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e000      	b.n	800433c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	80002000 	.word	0x80002000

08004348 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b02      	cmp	r3, #2
 800435c:	d103      	bne.n	8004366 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2200      	movs	r2, #0
 8004364:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b01      	cmp	r3, #1
 8004372:	d007      	beq.n	8004384 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699a      	ldr	r2, [r3, #24]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	619a      	str	r2, [r3, #24]
  }
}
 8004384:	bf00      	nop
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	603b      	str	r3, [r7, #0]
 800439c:	4613      	mov	r3, r2
 800439e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043a0:	e022      	b.n	80043e8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043a8:	d01e      	beq.n	80043e8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043aa:	f7fd fe23 	bl	8001ff4 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	683a      	ldr	r2, [r7, #0]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d302      	bcc.n	80043c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d113      	bne.n	80043e8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c4:	f043 0220 	orr.w	r2, r3, #32
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2220      	movs	r2, #32
 80043d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e00f      	b.n	8004408 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	699a      	ldr	r2, [r3, #24]
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	4013      	ands	r3, r2
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	461a      	mov	r2, r3
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	429a      	cmp	r2, r3
 8004404:	d0cd      	beq.n	80043a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800441c:	e02c      	b.n	8004478 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	68b9      	ldr	r1, [r7, #8]
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 f870 	bl	8004508 <I2C_IsErrorOccurred>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e02a      	b.n	8004488 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004438:	d01e      	beq.n	8004478 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800443a:	f7fd fddb 	bl	8001ff4 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	429a      	cmp	r2, r3
 8004448:	d302      	bcc.n	8004450 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d113      	bne.n	8004478 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004454:	f043 0220 	orr.w	r2, r3, #32
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e007      	b.n	8004488 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b02      	cmp	r3, #2
 8004484:	d1cb      	bne.n	800441e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800449c:	e028      	b.n	80044f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	68b9      	ldr	r1, [r7, #8]
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 f830 	bl	8004508 <I2C_IsErrorOccurred>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e026      	b.n	8004500 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044b2:	f7fd fd9f 	bl	8001ff4 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	68ba      	ldr	r2, [r7, #8]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d302      	bcc.n	80044c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d113      	bne.n	80044f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044cc:	f043 0220 	orr.w	r2, r3, #32
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2220      	movs	r2, #32
 80044d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e007      	b.n	8004500 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	f003 0320 	and.w	r3, r3, #32
 80044fa:	2b20      	cmp	r3, #32
 80044fc:	d1cf      	bne.n	800449e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b08a      	sub	sp, #40	; 0x28
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004514:	2300      	movs	r3, #0
 8004516:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004522:	2300      	movs	r3, #0
 8004524:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	f003 0310 	and.w	r3, r3, #16
 8004530:	2b00      	cmp	r3, #0
 8004532:	d075      	beq.n	8004620 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2210      	movs	r2, #16
 800453a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800453c:	e056      	b.n	80045ec <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004544:	d052      	beq.n	80045ec <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004546:	f7fd fd55 	bl	8001ff4 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	429a      	cmp	r2, r3
 8004554:	d302      	bcc.n	800455c <I2C_IsErrorOccurred+0x54>
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d147      	bne.n	80045ec <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004566:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800456e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800457a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800457e:	d12e      	bne.n	80045de <I2C_IsErrorOccurred+0xd6>
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004586:	d02a      	beq.n	80045de <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004588:	7cfb      	ldrb	r3, [r7, #19]
 800458a:	2b20      	cmp	r3, #32
 800458c:	d027      	beq.n	80045de <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800459c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800459e:	f7fd fd29 	bl	8001ff4 <HAL_GetTick>
 80045a2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045a4:	e01b      	b.n	80045de <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80045a6:	f7fd fd25 	bl	8001ff4 <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	2b19      	cmp	r3, #25
 80045b2:	d914      	bls.n	80045de <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b8:	f043 0220 	orr.w	r2, r3, #32
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2220      	movs	r2, #32
 80045c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	f003 0320 	and.w	r3, r3, #32
 80045e8:	2b20      	cmp	r3, #32
 80045ea:	d1dc      	bne.n	80045a6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	f003 0320 	and.w	r3, r3, #32
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d003      	beq.n	8004602 <I2C_IsErrorOccurred+0xfa>
 80045fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d09d      	beq.n	800453e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004602:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004606:	2b00      	cmp	r3, #0
 8004608:	d103      	bne.n	8004612 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2220      	movs	r2, #32
 8004610:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004612:	6a3b      	ldr	r3, [r7, #32]
 8004614:	f043 0304 	orr.w	r3, r3, #4
 8004618:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004632:	6a3b      	ldr	r3, [r7, #32]
 8004634:	f043 0301 	orr.w	r3, r3, #1
 8004638:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004642:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00b      	beq.n	800466c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	f043 0308 	orr.w	r3, r3, #8
 800465a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004664:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00b      	beq.n	800468e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	f043 0302 	orr.w	r3, r3, #2
 800467c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004686:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800468e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004692:	2b00      	cmp	r3, #0
 8004694:	d01c      	beq.n	80046d0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f7ff fe56 	bl	8004348 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6859      	ldr	r1, [r3, #4]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	4b0d      	ldr	r3, [pc, #52]	; (80046dc <I2C_IsErrorOccurred+0x1d4>)
 80046a8:	400b      	ands	r3, r1
 80046aa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046b0:	6a3b      	ldr	r3, [r7, #32]
 80046b2:	431a      	orrs	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2220      	movs	r2, #32
 80046bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80046d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3728      	adds	r7, #40	; 0x28
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	fe00e800 	.word	0xfe00e800

080046e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	607b      	str	r3, [r7, #4]
 80046ea:	460b      	mov	r3, r1
 80046ec:	817b      	strh	r3, [r7, #10]
 80046ee:	4613      	mov	r3, r2
 80046f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80046f2:	897b      	ldrh	r3, [r7, #10]
 80046f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80046f8:	7a7b      	ldrb	r3, [r7, #9]
 80046fa:	041b      	lsls	r3, r3, #16
 80046fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004700:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004706:	6a3b      	ldr	r3, [r7, #32]
 8004708:	4313      	orrs	r3, r2
 800470a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800470e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	0d5b      	lsrs	r3, r3, #21
 800471a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800471e:	4b08      	ldr	r3, [pc, #32]	; (8004740 <I2C_TransferConfig+0x60>)
 8004720:	430b      	orrs	r3, r1
 8004722:	43db      	mvns	r3, r3
 8004724:	ea02 0103 	and.w	r1, r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	430a      	orrs	r2, r1
 8004730:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	03ff63ff 	.word	0x03ff63ff

08004744 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b20      	cmp	r3, #32
 8004758:	d138      	bne.n	80047cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004760:	2b01      	cmp	r3, #1
 8004762:	d101      	bne.n	8004768 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004764:	2302      	movs	r3, #2
 8004766:	e032      	b.n	80047ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2224      	movs	r2, #36	; 0x24
 8004774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004796:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	6819      	ldr	r1, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0201 	orr.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	e000      	b.n	80047ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80047cc:	2302      	movs	r3, #2
  }
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80047da:	b480      	push	{r7}
 80047dc:	b085      	sub	sp, #20
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b20      	cmp	r3, #32
 80047ee:	d139      	bne.n	8004864 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e033      	b.n	8004866 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2224      	movs	r2, #36	; 0x24
 800480a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 0201 	bic.w	r2, r2, #1
 800481c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800482c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	021b      	lsls	r3, r3, #8
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	4313      	orrs	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004860:	2300      	movs	r3, #0
 8004862:	e000      	b.n	8004866 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004864:	2302      	movs	r3, #2
  }
}
 8004866:	4618      	mov	r0, r3
 8004868:	3714      	adds	r7, #20
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
	...

08004874 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800487c:	2300      	movs	r3, #0
 800487e:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e0c3      	b.n	8004a12 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b05      	cmp	r3, #5
 8004894:	d101      	bne.n	800489a <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e0bb      	b.n	8004a12 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d101      	bne.n	80048aa <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e0b3      	b.n	8004a12 <HAL_OPAMP_Init+0x19e>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d103      	bne.n	80048c6 <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f7fc fe4e 	bl	8001568 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80048da:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	2b08      	cmp	r3, #8
 80048e2:	d11b      	bne.n	800491c <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f423 438e 	bic.w	r3, r3, #18176	; 0x4700
 80048ee:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6891      	ldr	r1, [r2, #8]
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	68d2      	ldr	r2, [r2, #12]
 80048fa:	4311      	orrs	r1, r2
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6992      	ldr	r2, [r2, #24]
 8004900:	4311      	orrs	r1, r2
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6912      	ldr	r2, [r2, #16]
 8004906:	4311      	orrs	r1, r2
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	6952      	ldr	r2, [r2, #20]
 800490c:	4311      	orrs	r1, r2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	69d2      	ldr	r2, [r2, #28]
 8004912:	4311      	orrs	r1, r2
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	6812      	ldr	r2, [r2, #0]
 8004918:	430b      	orrs	r3, r1
 800491a:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	2b0c      	cmp	r3, #12
 8004922:	d115      	bne.n	8004950 <HAL_OPAMP_Init+0xdc>
    {
    /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f423 4388 	bic.w	r3, r3, #17408	; 0x4400
 800492e:	f023 030e 	bic.w	r3, r3, #14
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6891      	ldr	r1, [r2, #8]
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	68d2      	ldr	r2, [r2, #12]
 800493a:	4311      	orrs	r1, r2
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6952      	ldr	r2, [r2, #20]
 8004940:	4311      	orrs	r1, r2
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	69d2      	ldr	r2, [r2, #28]
 8004946:	4311      	orrs	r1, r2
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6812      	ldr	r2, [r2, #0]
 800494c:	430b      	orrs	r3, r1
 800494e:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.Mode | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d118      	bne.n	800498a <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f423 438e 	bic.w	r3, r3, #18176	; 0x4700
 8004962:	f023 030e 	bic.w	r3, r3, #14
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6891      	ldr	r1, [r2, #8]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	68d2      	ldr	r2, [r2, #12]
 800496e:	4311      	orrs	r1, r2
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6912      	ldr	r2, [r2, #16]
 8004974:	4311      	orrs	r1, r2
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6952      	ldr	r2, [r2, #20]
 800497a:	4311      	orrs	r1, r2
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	69d2      	ldr	r2, [r2, #28]
 8004980:	4311      	orrs	r1, r2
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	6812      	ldr	r2, [r2, #0]
 8004986:	430b      	orrs	r3, r1
 8004988:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004992:	d12a      	bne.n	80049ea <HAL_OPAMP_Init+0x176>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	2b02      	cmp	r3, #2
 800499a:	d013      	beq.n	80049c4 <HAL_OPAMP_Init+0x150>
      {
        /* OPAMP_POWERMODE_NORMALPOWER */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 80049a6:	4313      	orrs	r3, r2
 80049a8:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80049b4:	f023 031f 	bic.w	r3, r3, #31
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6812      	ldr	r2, [r2, #0]
 80049bc:	68b9      	ldr	r1, [r7, #8]
 80049be:	430b      	orrs	r3, r1
 80049c0:	6053      	str	r3, [r2, #4]
 80049c2:	e012      	b.n	80049ea <HAL_OPAMP_Init+0x176>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c8:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNLowPower));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80049dc:	f023 031f 	bic.w	r3, r3, #31
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	6812      	ldr	r2, [r2, #0]
 80049e4:	68b9      	ldr	r1, [r7, #8]
 80049e6:	430b      	orrs	r3, r1
 80049e8:	6093      	str	r3, [r2, #8]
    }

    /* Configure the power supply range */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP1_CSR_OPARANGE is used for both OPAMPs */
    MODIFY_REG(OPAMP1->CSR, OPAMP1_CSR_OPARANGE, hopamp->Init.PowerSupplyRange);
 80049ea:	4b0c      	ldr	r3, [pc, #48]	; (8004a1c <HAL_OPAMP_Init+0x1a8>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	4909      	ldr	r1, [pc, #36]	; (8004a1c <HAL_OPAMP_Init+0x1a8>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	600b      	str	r3, [r1, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d103      	bne.n	8004a10 <HAL_OPAMP_Init+0x19c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8004a10:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3710      	adds	r7, #16
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	40007800 	.word	0x40007800

08004a20 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d102      	bne.n	8004a38 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	73fb      	strb	r3, [r7, #15]
 8004a36:	e01d      	b.n	8004a74 <HAL_OPAMP_Start+0x54>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b05      	cmp	r3, #5
 8004a42:	d102      	bne.n	8004a4a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	73fb      	strb	r3, [r7, #15]
 8004a48:	e014      	b.n	8004a74 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if(hopamp->State == HAL_OPAMP_STATE_READY)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d10c      	bne.n	8004a70 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f042 0201 	orr.w	r2, r2, #1
 8004a64:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2204      	movs	r2, #4
 8004a6a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8004a6e:	e001      	b.n	8004a74 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	73fb      	strb	r3, [r7, #15]
    }

   }
  return status;
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3714      	adds	r7, #20
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <HAL_OPAMP_SelfCalibrate>:
  * @retval HAL status

  */

HAL_StatusTypeDef HAL_OPAMP_SelfCalibrate(OPAMP_HandleTypeDef *hopamp)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b088      	sub	sp, #32
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	77fb      	strb	r3, [r7, #31]

  __IO uint32_t* tmp_opamp_reg_trimming;   /* Selection of register of trimming depending on power mode: OTR or LPOTR */

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d102      	bne.n	8004a9a <HAL_OPAMP_SelfCalibrate+0x18>
  {
    status = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	77fb      	strb	r3, [r7, #31]
 8004a98:	e10d      	b.n	8004cb6 <HAL_OPAMP_SelfCalibrate+0x234>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b05      	cmp	r3, #5
 8004aa4:	d102      	bne.n	8004aac <HAL_OPAMP_SelfCalibrate+0x2a>
  {
    status = HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	77fb      	strb	r3, [r7, #31]
 8004aaa:	e104      	b.n	8004cb6 <HAL_OPAMP_SelfCalibrate+0x234>
  }
  else
  {
    /* Check if OPAMP in calibration mode and calibration not yet enable */
    if(hopamp->State ==  HAL_OPAMP_STATE_READY)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	f040 80fc 	bne.w	8004cb2 <HAL_OPAMP_SelfCalibrate+0x230>
      assert_param(IS_OPAMP_POWERMODE(hopamp->Init.PowerMode));

      /* Save OPAMP mode as in                                       */
      /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx */
      /* the calibration is not working in PGA mode                  */
      opampmode = READ_BIT(hopamp->Instance->CSR,OPAMP_CSR_OPAMODE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 030c 	and.w	r3, r3, #12
 8004ac4:	60bb      	str	r3, [r7, #8]

      /* Use of standalone mode */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_OPAMODE, OPAMP_STANDALONE_MODE);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 020c 	bic.w	r2, r2, #12
 8004ad4:	601a      	str	r2, [r3, #0]

      /*  user trimming values are used for offset calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_USERTRIM);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ae4:	601a      	str	r2, [r3, #0]

      /* Select trimming settings depending on power mode */
      if (hopamp->Init.PowerMode == OPAMP_POWERMODE_NORMALPOWER)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d104      	bne.n	8004af8 <HAL_OPAMP_SelfCalibrate+0x76>
      {
        tmp_opamp_reg_trimming = &hopamp->Instance->OTR;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	3304      	adds	r3, #4
 8004af4:	60fb      	str	r3, [r7, #12]
 8004af6:	e003      	b.n	8004b00 <HAL_OPAMP_SelfCalibrate+0x7e>
      }
      else
      {
        tmp_opamp_reg_trimming = &hopamp->Instance->LPOTR;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	3308      	adds	r3, #8
 8004afe:	60fb      	str	r3, [r7, #12]
      }

      /* Enable calibration */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b0e:	601a      	str	r2, [r3, #0]

      /* 1st calibration - N */
      CLEAR_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALSEL);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b1e:	601a      	str	r2, [r3, #0]

      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0201 	orr.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluen = 16U;
 8004b30:	2310      	movs	r3, #16
 8004b32:	61bb      	str	r3, [r7, #24]
      delta = 8U;
 8004b34:	2308      	movs	r3, #8
 8004b36:	613b      	str	r3, [r7, #16]

      while (delta != 0U)
 8004b38:	e01d      	b.n	8004b76 <HAL_OPAMP_SelfCalibrate+0xf4>
      {
        /* Set candidate trimming */
        /* OPAMP_POWERMODE_NORMALPOWER */
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETN, trimmingvaluen);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f023 021f 	bic.w	r2, r3, #31
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	431a      	orrs	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(OPAMP_TRIMMING_DELAY);
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	f7fd fa5e 	bl	800200c <HAL_Delay>

        if (READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT) != 0U)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d004      	beq.n	8004b68 <HAL_OPAMP_SelfCalibrate+0xe6>
        {
          /* OPAMP_CSR_CALOUT is HIGH try higher trimming */
          trimmingvaluen -= delta;
 8004b5e:	69ba      	ldr	r2, [r7, #24]
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	61bb      	str	r3, [r7, #24]
 8004b66:	e003      	b.n	8004b70 <HAL_OPAMP_SelfCalibrate+0xee>
        }
        else
        {
          /* OPAMP_CSR_CALOUT is LOW try lower trimming */
          trimmingvaluen += delta;
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	4413      	add	r3, r2
 8004b6e:	61bb      	str	r3, [r7, #24]
        }
        /* Divide range by 2 to continue dichotomy sweep */
        delta >>= 1U;
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	085b      	lsrs	r3, r3, #1
 8004b74:	613b      	str	r3, [r7, #16]
      while (delta != 0U)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1de      	bne.n	8004b3a <HAL_OPAMP_SelfCalibrate+0xb8>
      }

      /* Still need to check if right calibration is current value or one step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 0 to 1  */
      /* Set candidate trimming */
      MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETN, trimmingvaluen);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f023 021f 	bic.w	r2, r3, #31
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	431a      	orrs	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(OPAMP_TRIMMING_DELAY);
 8004b8c:	2001      	movs	r0, #1
 8004b8e:	f7fd fa3d 	bl	800200c <HAL_Delay>

      if ((READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT)) == 0U)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d10a      	bne.n	8004bb6 <HAL_OPAMP_SelfCalibrate+0x134>
      {
        /* Trimming value is actually one value more */
        trimmingvaluen++;
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	61bb      	str	r3, [r7, #24]
        /* Set right trimming */
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETN, trimmingvaluen);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f023 021f 	bic.w	r2, r3, #31
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	601a      	str	r2, [r3, #0]
      }

      /* 2nd calibration - P */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALSEL);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bc4:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluep = 16U;
 8004bc6:	2310      	movs	r3, #16
 8004bc8:	617b      	str	r3, [r7, #20]
      delta = 8U;
 8004bca:	2308      	movs	r3, #8
 8004bcc:	613b      	str	r3, [r7, #16]

      while (delta != 0U)
 8004bce:	e01e      	b.n	8004c0e <HAL_OPAMP_SelfCalibrate+0x18c>
      {
        /* Set candidate trimming */
        /* OPAMP_POWERMODE_NORMALPOWER */
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETP, (trimmingvaluep<<OPAMP_INPUT_NONINVERTING));
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	021b      	lsls	r3, r3, #8
 8004bdc:	431a      	orrs	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(OPAMP_TRIMMING_DELAY);
 8004be2:	2001      	movs	r0, #1
 8004be4:	f7fd fa12 	bl	800200c <HAL_Delay>

        if (READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT) != 0U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d004      	beq.n	8004c00 <HAL_OPAMP_SelfCalibrate+0x17e>
        {
          /* OPAMP_CSR_CALOUT is HIGH try higher trimming */
          trimmingvaluep += delta;
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]
 8004bfe:	e003      	b.n	8004c08 <HAL_OPAMP_SelfCalibrate+0x186>
        }
        else
        {
          /* OPAMP_CSR_CALOUT  is LOW try lower trimming */
          trimmingvaluep -= delta;
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	617b      	str	r3, [r7, #20]
        }

        /* Divide range by 2 to continue dichotomy sweep */
        delta >>= 1U;
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	085b      	lsrs	r3, r3, #1
 8004c0c:	613b      	str	r3, [r7, #16]
      while (delta != 0U)
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1dd      	bne.n	8004bd0 <HAL_OPAMP_SelfCalibrate+0x14e>
      }

      /* Still need to check if right calibration is current value or one step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0  */
      /* Set candidate trimming */
      MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETP, (trimmingvaluep<<OPAMP_INPUT_NONINVERTING));
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	021b      	lsls	r3, r3, #8
 8004c20:	431a      	orrs	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 1 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(OPAMP_TRIMMING_DELAY);
 8004c26:	2001      	movs	r0, #1
 8004c28:	f7fd f9f0 	bl	800200c <HAL_Delay>

      if (READ_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALOUT) != 0U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00b      	beq.n	8004c52 <HAL_OPAMP_SelfCalibrate+0x1d0>
      {
        /* Trimming value is actually one value more */
        trimmingvaluep++;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	617b      	str	r3, [r7, #20]
        MODIFY_REG(*tmp_opamp_reg_trimming, OPAMP_OTR_TRIMOFFSETP, (trimmingvaluep<<OPAMP_INPUT_NONINVERTING));
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	021b      	lsls	r3, r3, #8
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	601a      	str	r2, [r3, #0]
      }

      /* Disable the OPAMP */
      CLEAR_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 0201 	bic.w	r2, r2, #1
 8004c60:	601a      	str	r2, [r3, #0]

      /* Disable calibration & set normal mode (operating mode) */
      CLEAR_BIT (hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c70:	601a      	str	r2, [r3, #0]

      /* Self calibration is successful  */
      /* Store calibration(user trimming) results in init structure. */

      /* Set user trimming mode */
      hopamp->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004c78:	61da      	str	r2, [r3, #28]

      /* Affect calibration parameters depending on mode normal/low power */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d006      	beq.n	8004c90 <HAL_OPAMP_SelfCalibrate+0x20e>
      {
        /* Write calibration result N */
        hopamp->Init.TrimmingValueN = trimmingvaluen;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	69ba      	ldr	r2, [r7, #24]
 8004c86:	625a      	str	r2, [r3, #36]	; 0x24
        /* Write calibration result P */
        hopamp->Init.TrimmingValueP = trimmingvaluep;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	621a      	str	r2, [r3, #32]
 8004c8e:	e005      	b.n	8004c9c <HAL_OPAMP_SelfCalibrate+0x21a>
      }
      else
      {
        /* Write calibration result N */
        hopamp->Init.TrimmingValueNLowPower = trimmingvaluen;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	62da      	str	r2, [r3, #44]	; 0x2c
        /* Write calibration result P */
        hopamp->Init.TrimmingValuePLowPower = trimmingvaluep;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	629a      	str	r2, [r3, #40]	; 0x28
      }

    /* Restore OPAMP mode after calibration */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_OPAMODE, opampmode);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f023 010c 	bic.w	r1, r3, #12
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68ba      	ldr	r2, [r7, #8]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	e001      	b.n	8004cb6 <HAL_OPAMP_SelfCalibrate+0x234>
    }
    else
    {
      /* OPAMP can not be calibrated from this mode */
      status = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	77fb      	strb	r3, [r7, #31]
    }
  }
  return status;
 8004cb6:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3720      	adds	r7, #32
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004cc4:	4b04      	ldr	r3, [pc, #16]	; (8004cd8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40007000 	.word	0x40007000

08004cdc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cea:	d130      	bne.n	8004d4e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cec:	4b23      	ldr	r3, [pc, #140]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004cf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cf8:	d038      	beq.n	8004d6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004cfa:	4b20      	ldr	r3, [pc, #128]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004d02:	4a1e      	ldr	r2, [pc, #120]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d08:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d0a:	4b1d      	ldr	r3, [pc, #116]	; (8004d80 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2232      	movs	r2, #50	; 0x32
 8004d10:	fb02 f303 	mul.w	r3, r2, r3
 8004d14:	4a1b      	ldr	r2, [pc, #108]	; (8004d84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004d16:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1a:	0c9b      	lsrs	r3, r3, #18
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d20:	e002      	b.n	8004d28 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d28:	4b14      	ldr	r3, [pc, #80]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d34:	d102      	bne.n	8004d3c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1f2      	bne.n	8004d22 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d3c:	4b0f      	ldr	r3, [pc, #60]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d48:	d110      	bne.n	8004d6c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e00f      	b.n	8004d6e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d4e:	4b0b      	ldr	r3, [pc, #44]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d5a:	d007      	beq.n	8004d6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d5c:	4b07      	ldr	r3, [pc, #28]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004d64:	4a05      	ldr	r2, [pc, #20]	; (8004d7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d6a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3714      	adds	r7, #20
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	40007000 	.word	0x40007000
 8004d80:	20000014 	.word	0x20000014
 8004d84:	431bde83 	.word	0x431bde83

08004d88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b088      	sub	sp, #32
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e3fe      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d9a:	4ba1      	ldr	r3, [pc, #644]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004da4:	4b9e      	ldr	r3, [pc, #632]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	f003 0303 	and.w	r3, r3, #3
 8004dac:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0310 	and.w	r3, r3, #16
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 80e4 	beq.w	8004f84 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d007      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x4a>
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	f040 808b 	bne.w	8004ee0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	f040 8087 	bne.w	8004ee0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004dd2:	4b93      	ldr	r3, [pc, #588]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d005      	beq.n	8004dea <HAL_RCC_OscConfig+0x62>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e3d6      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1a      	ldr	r2, [r3, #32]
 8004dee:	4b8c      	ldr	r3, [pc, #560]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d004      	beq.n	8004e04 <HAL_RCC_OscConfig+0x7c>
 8004dfa:	4b89      	ldr	r3, [pc, #548]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e02:	e005      	b.n	8004e10 <HAL_RCC_OscConfig+0x88>
 8004e04:	4b86      	ldr	r3, [pc, #536]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e0a:	091b      	lsrs	r3, r3, #4
 8004e0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d223      	bcs.n	8004e5c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f000 fd53 	bl	80058c4 <RCC_SetFlashLatencyFromMSIRange>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e3b7      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e28:	4b7d      	ldr	r3, [pc, #500]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a7c      	ldr	r2, [pc, #496]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e2e:	f043 0308 	orr.w	r3, r3, #8
 8004e32:	6013      	str	r3, [r2, #0]
 8004e34:	4b7a      	ldr	r3, [pc, #488]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	4977      	ldr	r1, [pc, #476]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e46:	4b76      	ldr	r3, [pc, #472]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	021b      	lsls	r3, r3, #8
 8004e54:	4972      	ldr	r1, [pc, #456]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	604b      	str	r3, [r1, #4]
 8004e5a:	e025      	b.n	8004ea8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e5c:	4b70      	ldr	r3, [pc, #448]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a6f      	ldr	r2, [pc, #444]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e62:	f043 0308 	orr.w	r3, r3, #8
 8004e66:	6013      	str	r3, [r2, #0]
 8004e68:	4b6d      	ldr	r3, [pc, #436]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	496a      	ldr	r1, [pc, #424]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e7a:	4b69      	ldr	r3, [pc, #420]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69db      	ldr	r3, [r3, #28]
 8004e86:	021b      	lsls	r3, r3, #8
 8004e88:	4965      	ldr	r1, [pc, #404]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d109      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 fd13 	bl	80058c4 <RCC_SetFlashLatencyFromMSIRange>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e377      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ea8:	f000 fc80 	bl	80057ac <HAL_RCC_GetSysClockFreq>
 8004eac:	4602      	mov	r2, r0
 8004eae:	4b5c      	ldr	r3, [pc, #368]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	091b      	lsrs	r3, r3, #4
 8004eb4:	f003 030f 	and.w	r3, r3, #15
 8004eb8:	495a      	ldr	r1, [pc, #360]	; (8005024 <HAL_RCC_OscConfig+0x29c>)
 8004eba:	5ccb      	ldrb	r3, [r1, r3]
 8004ebc:	f003 031f 	and.w	r3, r3, #31
 8004ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec4:	4a58      	ldr	r2, [pc, #352]	; (8005028 <HAL_RCC_OscConfig+0x2a0>)
 8004ec6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004ec8:	4b58      	ldr	r3, [pc, #352]	; (800502c <HAL_RCC_OscConfig+0x2a4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7fd f841 	bl	8001f54 <HAL_InitTick>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004ed6:	7bfb      	ldrb	r3, [r7, #15]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d052      	beq.n	8004f82 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
 8004ede:	e35b      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d032      	beq.n	8004f4e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004ee8:	4b4d      	ldr	r3, [pc, #308]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a4c      	ldr	r2, [pc, #304]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004eee:	f043 0301 	orr.w	r3, r3, #1
 8004ef2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ef4:	f7fd f87e 	bl	8001ff4 <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004efc:	f7fd f87a 	bl	8001ff4 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e344      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f0e:	4b44      	ldr	r3, [pc, #272]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0f0      	beq.n	8004efc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f1a:	4b41      	ldr	r3, [pc, #260]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a40      	ldr	r2, [pc, #256]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f20:	f043 0308 	orr.w	r3, r3, #8
 8004f24:	6013      	str	r3, [r2, #0]
 8004f26:	4b3e      	ldr	r3, [pc, #248]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a1b      	ldr	r3, [r3, #32]
 8004f32:	493b      	ldr	r1, [pc, #236]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f38:	4b39      	ldr	r3, [pc, #228]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	69db      	ldr	r3, [r3, #28]
 8004f44:	021b      	lsls	r3, r3, #8
 8004f46:	4936      	ldr	r1, [pc, #216]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	604b      	str	r3, [r1, #4]
 8004f4c:	e01a      	b.n	8004f84 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f4e:	4b34      	ldr	r3, [pc, #208]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a33      	ldr	r2, [pc, #204]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f54:	f023 0301 	bic.w	r3, r3, #1
 8004f58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f5a:	f7fd f84b 	bl	8001ff4 <HAL_GetTick>
 8004f5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004f60:	e008      	b.n	8004f74 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f62:	f7fd f847 	bl	8001ff4 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e311      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004f74:	4b2a      	ldr	r3, [pc, #168]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d1f0      	bne.n	8004f62 <HAL_RCC_OscConfig+0x1da>
 8004f80:	e000      	b.n	8004f84 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f82:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d074      	beq.n	800507a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	2b08      	cmp	r3, #8
 8004f94:	d005      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x21a>
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	2b0c      	cmp	r3, #12
 8004f9a:	d10e      	bne.n	8004fba <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	2b03      	cmp	r3, #3
 8004fa0:	d10b      	bne.n	8004fba <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fa2:	4b1f      	ldr	r3, [pc, #124]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d064      	beq.n	8005078 <HAL_RCC_OscConfig+0x2f0>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d160      	bne.n	8005078 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e2ee      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fc2:	d106      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x24a>
 8004fc4:	4b16      	ldr	r3, [pc, #88]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a15      	ldr	r2, [pc, #84]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004fca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fce:	6013      	str	r3, [r2, #0]
 8004fd0:	e01d      	b.n	800500e <HAL_RCC_OscConfig+0x286>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fda:	d10c      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x26e>
 8004fdc:	4b10      	ldr	r3, [pc, #64]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a0f      	ldr	r2, [pc, #60]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004fe2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fe6:	6013      	str	r3, [r2, #0]
 8004fe8:	4b0d      	ldr	r3, [pc, #52]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a0c      	ldr	r2, [pc, #48]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	e00b      	b.n	800500e <HAL_RCC_OscConfig+0x286>
 8004ff6:	4b0a      	ldr	r3, [pc, #40]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a09      	ldr	r2, [pc, #36]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8004ffc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	4b07      	ldr	r3, [pc, #28]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a06      	ldr	r2, [pc, #24]	; (8005020 <HAL_RCC_OscConfig+0x298>)
 8005008:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800500c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d01c      	beq.n	8005050 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005016:	f7fc ffed 	bl	8001ff4 <HAL_GetTick>
 800501a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800501c:	e011      	b.n	8005042 <HAL_RCC_OscConfig+0x2ba>
 800501e:	bf00      	nop
 8005020:	40021000 	.word	0x40021000
 8005024:	08009ae8 	.word	0x08009ae8
 8005028:	20000014 	.word	0x20000014
 800502c:	20000020 	.word	0x20000020
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005030:	f7fc ffe0 	bl	8001ff4 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	2b64      	cmp	r3, #100	; 0x64
 800503c:	d901      	bls.n	8005042 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e2aa      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005042:	4baf      	ldr	r3, [pc, #700]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d0f0      	beq.n	8005030 <HAL_RCC_OscConfig+0x2a8>
 800504e:	e014      	b.n	800507a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005050:	f7fc ffd0 	bl	8001ff4 <HAL_GetTick>
 8005054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005058:	f7fc ffcc 	bl	8001ff4 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b64      	cmp	r3, #100	; 0x64
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e296      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800506a:	4ba5      	ldr	r3, [pc, #660]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1f0      	bne.n	8005058 <HAL_RCC_OscConfig+0x2d0>
 8005076:	e000      	b.n	800507a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d060      	beq.n	8005148 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	2b04      	cmp	r3, #4
 800508a:	d005      	beq.n	8005098 <HAL_RCC_OscConfig+0x310>
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	2b0c      	cmp	r3, #12
 8005090:	d119      	bne.n	80050c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2b02      	cmp	r3, #2
 8005096:	d116      	bne.n	80050c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005098:	4b99      	ldr	r3, [pc, #612]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d005      	beq.n	80050b0 <HAL_RCC_OscConfig+0x328>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e273      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050b0:	4b93      	ldr	r3, [pc, #588]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	061b      	lsls	r3, r3, #24
 80050be:	4990      	ldr	r1, [pc, #576]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050c4:	e040      	b.n	8005148 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d023      	beq.n	8005116 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050ce:	4b8c      	ldr	r3, [pc, #560]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a8b      	ldr	r2, [pc, #556]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80050d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050da:	f7fc ff8b 	bl	8001ff4 <HAL_GetTick>
 80050de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050e0:	e008      	b.n	80050f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050e2:	f7fc ff87 	bl	8001ff4 <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d901      	bls.n	80050f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e251      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050f4:	4b82      	ldr	r3, [pc, #520]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0f0      	beq.n	80050e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005100:	4b7f      	ldr	r3, [pc, #508]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	061b      	lsls	r3, r3, #24
 800510e:	497c      	ldr	r1, [pc, #496]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005110:	4313      	orrs	r3, r2
 8005112:	604b      	str	r3, [r1, #4]
 8005114:	e018      	b.n	8005148 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005116:	4b7a      	ldr	r3, [pc, #488]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a79      	ldr	r2, [pc, #484]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800511c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005120:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005122:	f7fc ff67 	bl	8001ff4 <HAL_GetTick>
 8005126:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005128:	e008      	b.n	800513c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800512a:	f7fc ff63 	bl	8001ff4 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e22d      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800513c:	4b70      	ldr	r3, [pc, #448]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1f0      	bne.n	800512a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0308 	and.w	r3, r3, #8
 8005150:	2b00      	cmp	r3, #0
 8005152:	d03c      	beq.n	80051ce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d01c      	beq.n	8005196 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800515c:	4b68      	ldr	r3, [pc, #416]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800515e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005162:	4a67      	ldr	r2, [pc, #412]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005164:	f043 0301 	orr.w	r3, r3, #1
 8005168:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800516c:	f7fc ff42 	bl	8001ff4 <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005174:	f7fc ff3e 	bl	8001ff4 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b02      	cmp	r3, #2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e208      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005186:	4b5e      	ldr	r3, [pc, #376]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005188:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0ef      	beq.n	8005174 <HAL_RCC_OscConfig+0x3ec>
 8005194:	e01b      	b.n	80051ce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005196:	4b5a      	ldr	r3, [pc, #360]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005198:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800519c:	4a58      	ldr	r2, [pc, #352]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800519e:	f023 0301 	bic.w	r3, r3, #1
 80051a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051a6:	f7fc ff25 	bl	8001ff4 <HAL_GetTick>
 80051aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051ac:	e008      	b.n	80051c0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051ae:	f7fc ff21 	bl	8001ff4 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d901      	bls.n	80051c0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e1eb      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051c0:	4b4f      	ldr	r3, [pc, #316]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80051c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1ef      	bne.n	80051ae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0304 	and.w	r3, r3, #4
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f000 80a6 	beq.w	8005328 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051dc:	2300      	movs	r3, #0
 80051de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80051e0:	4b47      	ldr	r3, [pc, #284]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80051e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10d      	bne.n	8005208 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ec:	4b44      	ldr	r3, [pc, #272]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80051ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051f0:	4a43      	ldr	r2, [pc, #268]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80051f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051f6:	6593      	str	r3, [r2, #88]	; 0x58
 80051f8:	4b41      	ldr	r3, [pc, #260]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80051fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005200:	60bb      	str	r3, [r7, #8]
 8005202:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005204:	2301      	movs	r3, #1
 8005206:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005208:	4b3e      	ldr	r3, [pc, #248]	; (8005304 <HAL_RCC_OscConfig+0x57c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005210:	2b00      	cmp	r3, #0
 8005212:	d118      	bne.n	8005246 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005214:	4b3b      	ldr	r3, [pc, #236]	; (8005304 <HAL_RCC_OscConfig+0x57c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a3a      	ldr	r2, [pc, #232]	; (8005304 <HAL_RCC_OscConfig+0x57c>)
 800521a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800521e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005220:	f7fc fee8 	bl	8001ff4 <HAL_GetTick>
 8005224:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005226:	e008      	b.n	800523a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005228:	f7fc fee4 	bl	8001ff4 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d901      	bls.n	800523a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e1ae      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800523a:	4b32      	ldr	r3, [pc, #200]	; (8005304 <HAL_RCC_OscConfig+0x57c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005242:	2b00      	cmp	r3, #0
 8005244:	d0f0      	beq.n	8005228 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d108      	bne.n	8005260 <HAL_RCC_OscConfig+0x4d8>
 800524e:	4b2c      	ldr	r3, [pc, #176]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005254:	4a2a      	ldr	r2, [pc, #168]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005256:	f043 0301 	orr.w	r3, r3, #1
 800525a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800525e:	e024      	b.n	80052aa <HAL_RCC_OscConfig+0x522>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b05      	cmp	r3, #5
 8005266:	d110      	bne.n	800528a <HAL_RCC_OscConfig+0x502>
 8005268:	4b25      	ldr	r3, [pc, #148]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800526a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526e:	4a24      	ldr	r2, [pc, #144]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005270:	f043 0304 	orr.w	r3, r3, #4
 8005274:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005278:	4b21      	ldr	r3, [pc, #132]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800527a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800527e:	4a20      	ldr	r2, [pc, #128]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005280:	f043 0301 	orr.w	r3, r3, #1
 8005284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005288:	e00f      	b.n	80052aa <HAL_RCC_OscConfig+0x522>
 800528a:	4b1d      	ldr	r3, [pc, #116]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800528c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005290:	4a1b      	ldr	r2, [pc, #108]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 8005292:	f023 0301 	bic.w	r3, r3, #1
 8005296:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800529a:	4b19      	ldr	r3, [pc, #100]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 800529c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a0:	4a17      	ldr	r2, [pc, #92]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80052a2:	f023 0304 	bic.w	r3, r3, #4
 80052a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d016      	beq.n	80052e0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b2:	f7fc fe9f 	bl	8001ff4 <HAL_GetTick>
 80052b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052b8:	e00a      	b.n	80052d0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ba:	f7fc fe9b 	bl	8001ff4 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d901      	bls.n	80052d0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e163      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052d0:	4b0b      	ldr	r3, [pc, #44]	; (8005300 <HAL_RCC_OscConfig+0x578>)
 80052d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d0ed      	beq.n	80052ba <HAL_RCC_OscConfig+0x532>
 80052de:	e01a      	b.n	8005316 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e0:	f7fc fe88 	bl	8001ff4 <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052e6:	e00f      	b.n	8005308 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052e8:	f7fc fe84 	bl	8001ff4 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d906      	bls.n	8005308 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e14c      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
 80052fe:	bf00      	nop
 8005300:	40021000 	.word	0x40021000
 8005304:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005308:	4ba5      	ldr	r3, [pc, #660]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800530a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e8      	bne.n	80052e8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005316:	7ffb      	ldrb	r3, [r7, #31]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d105      	bne.n	8005328 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800531c:	4ba0      	ldr	r3, [pc, #640]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800531e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005320:	4a9f      	ldr	r2, [pc, #636]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005322:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005326:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0320 	and.w	r3, r3, #32
 8005330:	2b00      	cmp	r3, #0
 8005332:	d03c      	beq.n	80053ae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005338:	2b00      	cmp	r3, #0
 800533a:	d01c      	beq.n	8005376 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800533c:	4b98      	ldr	r3, [pc, #608]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800533e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005342:	4a97      	ldr	r2, [pc, #604]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005344:	f043 0301 	orr.w	r3, r3, #1
 8005348:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800534c:	f7fc fe52 	bl	8001ff4 <HAL_GetTick>
 8005350:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005352:	e008      	b.n	8005366 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005354:	f7fc fe4e 	bl	8001ff4 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	2b02      	cmp	r3, #2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e118      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005366:	4b8e      	ldr	r3, [pc, #568]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005368:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800536c:	f003 0302 	and.w	r3, r3, #2
 8005370:	2b00      	cmp	r3, #0
 8005372:	d0ef      	beq.n	8005354 <HAL_RCC_OscConfig+0x5cc>
 8005374:	e01b      	b.n	80053ae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005376:	4b8a      	ldr	r3, [pc, #552]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005378:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800537c:	4a88      	ldr	r2, [pc, #544]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800537e:	f023 0301 	bic.w	r3, r3, #1
 8005382:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005386:	f7fc fe35 	bl	8001ff4 <HAL_GetTick>
 800538a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800538c:	e008      	b.n	80053a0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800538e:	f7fc fe31 	bl	8001ff4 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b02      	cmp	r3, #2
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e0fb      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053a0:	4b7f      	ldr	r3, [pc, #508]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80053a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1ef      	bne.n	800538e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 80ef 	beq.w	8005596 <HAL_RCC_OscConfig+0x80e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053bc:	2b02      	cmp	r3, #2
 80053be:	f040 80c5 	bne.w	800554c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80053c2:	4b77      	ldr	r3, [pc, #476]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f003 0203 	and.w	r2, r3, #3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d12c      	bne.n	8005430 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e0:	3b01      	subs	r3, #1
 80053e2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d123      	bne.n	8005430 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d11b      	bne.n	8005430 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005402:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005404:	429a      	cmp	r2, r3
 8005406:	d113      	bne.n	8005430 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005412:	085b      	lsrs	r3, r3, #1
 8005414:	3b01      	subs	r3, #1
 8005416:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005418:	429a      	cmp	r2, r3
 800541a:	d109      	bne.n	8005430 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005426:	085b      	lsrs	r3, r3, #1
 8005428:	3b01      	subs	r3, #1
 800542a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800542c:	429a      	cmp	r2, r3
 800542e:	d067      	beq.n	8005500 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	2b0c      	cmp	r3, #12
 8005434:	d062      	beq.n	80054fc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005436:	4b5a      	ldr	r3, [pc, #360]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e0a8      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005446:	4b56      	ldr	r3, [pc, #344]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a55      	ldr	r2, [pc, #340]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800544c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005450:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005452:	f7fc fdcf 	bl	8001ff4 <HAL_GetTick>
 8005456:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005458:	e008      	b.n	800546c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800545a:	f7fc fdcb 	bl	8001ff4 <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	2b02      	cmp	r3, #2
 8005466:	d901      	bls.n	800546c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e095      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800546c:	4b4c      	ldr	r3, [pc, #304]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1f0      	bne.n	800545a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005478:	4b49      	ldr	r3, [pc, #292]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	4b49      	ldr	r3, [pc, #292]	; (80055a4 <HAL_RCC_OscConfig+0x81c>)
 800547e:	4013      	ands	r3, r2
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005488:	3a01      	subs	r2, #1
 800548a:	0112      	lsls	r2, r2, #4
 800548c:	4311      	orrs	r1, r2
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005492:	0212      	lsls	r2, r2, #8
 8005494:	4311      	orrs	r1, r2
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800549a:	0852      	lsrs	r2, r2, #1
 800549c:	3a01      	subs	r2, #1
 800549e:	0552      	lsls	r2, r2, #21
 80054a0:	4311      	orrs	r1, r2
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80054a6:	0852      	lsrs	r2, r2, #1
 80054a8:	3a01      	subs	r2, #1
 80054aa:	0652      	lsls	r2, r2, #25
 80054ac:	4311      	orrs	r1, r2
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054b2:	06d2      	lsls	r2, r2, #27
 80054b4:	430a      	orrs	r2, r1
 80054b6:	493a      	ldr	r1, [pc, #232]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80054bc:	4b38      	ldr	r3, [pc, #224]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a37      	ldr	r2, [pc, #220]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80054c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80054c8:	4b35      	ldr	r3, [pc, #212]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	4a34      	ldr	r2, [pc, #208]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80054ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80054d4:	f7fc fd8e 	bl	8001ff4 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054dc:	f7fc fd8a 	bl	8001ff4 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e054      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ee:	4b2c      	ldr	r3, [pc, #176]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d0f0      	beq.n	80054dc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80054fa:	e04c      	b.n	8005596 <HAL_RCC_OscConfig+0x80e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e04b      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005500:	4b27      	ldr	r3, [pc, #156]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d144      	bne.n	8005596 <HAL_RCC_OscConfig+0x80e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800550c:	4b24      	ldr	r3, [pc, #144]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a23      	ldr	r2, [pc, #140]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005512:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005516:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005518:	4b21      	ldr	r3, [pc, #132]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	4a20      	ldr	r2, [pc, #128]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800551e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005522:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005524:	f7fc fd66 	bl	8001ff4 <HAL_GetTick>
 8005528:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800552a:	e008      	b.n	800553e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800552c:	f7fc fd62 	bl	8001ff4 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b02      	cmp	r3, #2
 8005538:	d901      	bls.n	800553e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e02c      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800553e:	4b18      	ldr	r3, [pc, #96]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0f0      	beq.n	800552c <HAL_RCC_OscConfig+0x7a4>
 800554a:	e024      	b.n	8005596 <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	2b0c      	cmp	r3, #12
 8005550:	d01f      	beq.n	8005592 <HAL_RCC_OscConfig+0x80a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005552:	4b13      	ldr	r3, [pc, #76]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a12      	ldr	r2, [pc, #72]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005558:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800555c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555e:	f7fc fd49 	bl	8001ff4 <HAL_GetTick>
 8005562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005564:	e008      	b.n	8005578 <HAL_RCC_OscConfig+0x7f0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005566:	f7fc fd45 	bl	8001ff4 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d901      	bls.n	8005578 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e00f      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005578:	4b09      	ldr	r3, [pc, #36]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1f0      	bne.n	8005566 <HAL_RCC_OscConfig+0x7de>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005584:	4b06      	ldr	r3, [pc, #24]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 8005586:	68da      	ldr	r2, [r3, #12]
 8005588:	4905      	ldr	r1, [pc, #20]	; (80055a0 <HAL_RCC_OscConfig+0x818>)
 800558a:	4b07      	ldr	r3, [pc, #28]	; (80055a8 <HAL_RCC_OscConfig+0x820>)
 800558c:	4013      	ands	r3, r2
 800558e:	60cb      	str	r3, [r1, #12]
 8005590:	e001      	b.n	8005596 <HAL_RCC_OscConfig+0x80e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e000      	b.n	8005598 <HAL_RCC_OscConfig+0x810>
      }
    }
  }
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3720      	adds	r7, #32
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40021000 	.word	0x40021000
 80055a4:	019d808c 	.word	0x019d808c
 80055a8:	feeefffc 	.word	0xfeeefffc

080055ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e0e7      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055c0:	4b75      	ldr	r3, [pc, #468]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0307 	and.w	r3, r3, #7
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d910      	bls.n	80055f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ce:	4b72      	ldr	r3, [pc, #456]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f023 0207 	bic.w	r2, r3, #7
 80055d6:	4970      	ldr	r1, [pc, #448]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	4313      	orrs	r3, r2
 80055dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055de:	4b6e      	ldr	r3, [pc, #440]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d001      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e0cf      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d010      	beq.n	800561e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	4b66      	ldr	r3, [pc, #408]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005608:	429a      	cmp	r2, r3
 800560a:	d908      	bls.n	800561e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800560c:	4b63      	ldr	r3, [pc, #396]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	4960      	ldr	r1, [pc, #384]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 800561a:	4313      	orrs	r3, r2
 800561c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d04c      	beq.n	80056c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	2b03      	cmp	r3, #3
 8005630:	d107      	bne.n	8005642 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005632:	4b5a      	ldr	r3, [pc, #360]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d121      	bne.n	8005682 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e0a6      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	2b02      	cmp	r3, #2
 8005648:	d107      	bne.n	800565a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800564a:	4b54      	ldr	r3, [pc, #336]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d115      	bne.n	8005682 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e09a      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d107      	bne.n	8005672 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005662:	4b4e      	ldr	r3, [pc, #312]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0302 	and.w	r3, r3, #2
 800566a:	2b00      	cmp	r3, #0
 800566c:	d109      	bne.n	8005682 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e08e      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005672:	4b4a      	ldr	r3, [pc, #296]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e086      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005682:	4b46      	ldr	r3, [pc, #280]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f023 0203 	bic.w	r2, r3, #3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	4943      	ldr	r1, [pc, #268]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005690:	4313      	orrs	r3, r2
 8005692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005694:	f7fc fcae 	bl	8001ff4 <HAL_GetTick>
 8005698:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800569a:	e00a      	b.n	80056b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800569c:	f7fc fcaa 	bl	8001ff4 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e06e      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056b2:	4b3a      	ldr	r3, [pc, #232]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 020c 	and.w	r2, r3, #12
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d1eb      	bne.n	800569c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d010      	beq.n	80056f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	4b31      	ldr	r3, [pc, #196]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056dc:	429a      	cmp	r2, r3
 80056de:	d208      	bcs.n	80056f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056e0:	4b2e      	ldr	r3, [pc, #184]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	492b      	ldr	r1, [pc, #172]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056f2:	4b29      	ldr	r3, [pc, #164]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0307 	and.w	r3, r3, #7
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d210      	bcs.n	8005722 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005700:	4b25      	ldr	r3, [pc, #148]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f023 0207 	bic.w	r2, r3, #7
 8005708:	4923      	ldr	r1, [pc, #140]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	4313      	orrs	r3, r2
 800570e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005710:	4b21      	ldr	r3, [pc, #132]	; (8005798 <HAL_RCC_ClockConfig+0x1ec>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	429a      	cmp	r2, r3
 800571c:	d001      	beq.n	8005722 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e036      	b.n	8005790 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0304 	and.w	r3, r3, #4
 800572a:	2b00      	cmp	r3, #0
 800572c:	d008      	beq.n	8005740 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800572e:	4b1b      	ldr	r3, [pc, #108]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	4918      	ldr	r1, [pc, #96]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 800573c:	4313      	orrs	r3, r2
 800573e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d009      	beq.n	8005760 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800574c:	4b13      	ldr	r3, [pc, #76]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	00db      	lsls	r3, r3, #3
 800575a:	4910      	ldr	r1, [pc, #64]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 800575c:	4313      	orrs	r3, r2
 800575e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005760:	f000 f824 	bl	80057ac <HAL_RCC_GetSysClockFreq>
 8005764:	4602      	mov	r2, r0
 8005766:	4b0d      	ldr	r3, [pc, #52]	; (800579c <HAL_RCC_ClockConfig+0x1f0>)
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	091b      	lsrs	r3, r3, #4
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	490b      	ldr	r1, [pc, #44]	; (80057a0 <HAL_RCC_ClockConfig+0x1f4>)
 8005772:	5ccb      	ldrb	r3, [r1, r3]
 8005774:	f003 031f 	and.w	r3, r3, #31
 8005778:	fa22 f303 	lsr.w	r3, r2, r3
 800577c:	4a09      	ldr	r2, [pc, #36]	; (80057a4 <HAL_RCC_ClockConfig+0x1f8>)
 800577e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005780:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <HAL_RCC_ClockConfig+0x1fc>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4618      	mov	r0, r3
 8005786:	f7fc fbe5 	bl	8001f54 <HAL_InitTick>
 800578a:	4603      	mov	r3, r0
 800578c:	72fb      	strb	r3, [r7, #11]

  return status;
 800578e:	7afb      	ldrb	r3, [r7, #11]
}
 8005790:	4618      	mov	r0, r3
 8005792:	3710      	adds	r7, #16
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	40022000 	.word	0x40022000
 800579c:	40021000 	.word	0x40021000
 80057a0:	08009ae8 	.word	0x08009ae8
 80057a4:	20000014 	.word	0x20000014
 80057a8:	20000020 	.word	0x20000020

080057ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b089      	sub	sp, #36	; 0x24
 80057b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
 80057b6:	2300      	movs	r3, #0
 80057b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057ba:	4b3e      	ldr	r3, [pc, #248]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f003 030c 	and.w	r3, r3, #12
 80057c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057c4:	4b3b      	ldr	r3, [pc, #236]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	f003 0303 	and.w	r3, r3, #3
 80057cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <HAL_RCC_GetSysClockFreq+0x34>
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	2b0c      	cmp	r3, #12
 80057d8:	d121      	bne.n	800581e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d11e      	bne.n	800581e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80057e0:	4b34      	ldr	r3, [pc, #208]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d107      	bne.n	80057fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80057ec:	4b31      	ldr	r3, [pc, #196]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80057ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057f2:	0a1b      	lsrs	r3, r3, #8
 80057f4:	f003 030f 	and.w	r3, r3, #15
 80057f8:	61fb      	str	r3, [r7, #28]
 80057fa:	e005      	b.n	8005808 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80057fc:	4b2d      	ldr	r3, [pc, #180]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	091b      	lsrs	r3, r3, #4
 8005802:	f003 030f 	and.w	r3, r3, #15
 8005806:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005808:	4a2b      	ldr	r2, [pc, #172]	; (80058b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005810:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10d      	bne.n	8005834 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800581c:	e00a      	b.n	8005834 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	2b04      	cmp	r3, #4
 8005822:	d102      	bne.n	800582a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005824:	4b25      	ldr	r3, [pc, #148]	; (80058bc <HAL_RCC_GetSysClockFreq+0x110>)
 8005826:	61bb      	str	r3, [r7, #24]
 8005828:	e004      	b.n	8005834 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	2b08      	cmp	r3, #8
 800582e:	d101      	bne.n	8005834 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005830:	4b23      	ldr	r3, [pc, #140]	; (80058c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005832:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	2b0c      	cmp	r3, #12
 8005838:	d134      	bne.n	80058a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800583a:	4b1e      	ldr	r3, [pc, #120]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	f003 0303 	and.w	r3, r3, #3
 8005842:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	2b02      	cmp	r3, #2
 8005848:	d003      	beq.n	8005852 <HAL_RCC_GetSysClockFreq+0xa6>
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2b03      	cmp	r3, #3
 800584e:	d003      	beq.n	8005858 <HAL_RCC_GetSysClockFreq+0xac>
 8005850:	e005      	b.n	800585e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005852:	4b1a      	ldr	r3, [pc, #104]	; (80058bc <HAL_RCC_GetSysClockFreq+0x110>)
 8005854:	617b      	str	r3, [r7, #20]
      break;
 8005856:	e005      	b.n	8005864 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005858:	4b19      	ldr	r3, [pc, #100]	; (80058c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800585a:	617b      	str	r3, [r7, #20]
      break;
 800585c:	e002      	b.n	8005864 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	617b      	str	r3, [r7, #20]
      break;
 8005862:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005864:	4b13      	ldr	r3, [pc, #76]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	091b      	lsrs	r3, r3, #4
 800586a:	f003 0307 	and.w	r3, r3, #7
 800586e:	3301      	adds	r3, #1
 8005870:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005872:	4b10      	ldr	r3, [pc, #64]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	0a1b      	lsrs	r3, r3, #8
 8005878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	fb02 f203 	mul.w	r2, r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	fbb2 f3f3 	udiv	r3, r2, r3
 8005888:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800588a:	4b0a      	ldr	r3, [pc, #40]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	0e5b      	lsrs	r3, r3, #25
 8005890:	f003 0303 	and.w	r3, r3, #3
 8005894:	3301      	adds	r3, #1
 8005896:	005b      	lsls	r3, r3, #1
 8005898:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800589a:	697a      	ldr	r2, [r7, #20]
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80058a4:	69bb      	ldr	r3, [r7, #24]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3724      	adds	r7, #36	; 0x24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40021000 	.word	0x40021000
 80058b8:	08009af8 	.word	0x08009af8
 80058bc:	00f42400 	.word	0x00f42400
 80058c0:	016e3600 	.word	0x016e3600

080058c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80058cc:	2300      	movs	r3, #0
 80058ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80058d0:	4b2a      	ldr	r3, [pc, #168]	; (800597c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80058d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d003      	beq.n	80058e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80058dc:	f7ff f9f0 	bl	8004cc0 <HAL_PWREx_GetVoltageRange>
 80058e0:	6178      	str	r0, [r7, #20]
 80058e2:	e014      	b.n	800590e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80058e4:	4b25      	ldr	r3, [pc, #148]	; (800597c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80058e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e8:	4a24      	ldr	r2, [pc, #144]	; (800597c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80058ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ee:	6593      	str	r3, [r2, #88]	; 0x58
 80058f0:	4b22      	ldr	r3, [pc, #136]	; (800597c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80058f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f8:	60fb      	str	r3, [r7, #12]
 80058fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80058fc:	f7ff f9e0 	bl	8004cc0 <HAL_PWREx_GetVoltageRange>
 8005900:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005902:	4b1e      	ldr	r3, [pc, #120]	; (800597c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005906:	4a1d      	ldr	r2, [pc, #116]	; (800597c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005908:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800590c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005914:	d10b      	bne.n	800592e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2b80      	cmp	r3, #128	; 0x80
 800591a:	d919      	bls.n	8005950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2ba0      	cmp	r3, #160	; 0xa0
 8005920:	d902      	bls.n	8005928 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005922:	2302      	movs	r3, #2
 8005924:	613b      	str	r3, [r7, #16]
 8005926:	e013      	b.n	8005950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005928:	2301      	movs	r3, #1
 800592a:	613b      	str	r3, [r7, #16]
 800592c:	e010      	b.n	8005950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b80      	cmp	r3, #128	; 0x80
 8005932:	d902      	bls.n	800593a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005934:	2303      	movs	r3, #3
 8005936:	613b      	str	r3, [r7, #16]
 8005938:	e00a      	b.n	8005950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b80      	cmp	r3, #128	; 0x80
 800593e:	d102      	bne.n	8005946 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005940:	2302      	movs	r3, #2
 8005942:	613b      	str	r3, [r7, #16]
 8005944:	e004      	b.n	8005950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b70      	cmp	r3, #112	; 0x70
 800594a:	d101      	bne.n	8005950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800594c:	2301      	movs	r3, #1
 800594e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005950:	4b0b      	ldr	r3, [pc, #44]	; (8005980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f023 0207 	bic.w	r2, r3, #7
 8005958:	4909      	ldr	r1, [pc, #36]	; (8005980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	4313      	orrs	r3, r2
 800595e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005960:	4b07      	ldr	r3, [pc, #28]	; (8005980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	429a      	cmp	r2, r3
 800596c:	d001      	beq.n	8005972 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e000      	b.n	8005974 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3718      	adds	r7, #24
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	40021000 	.word	0x40021000
 8005980:	40022000 	.word	0x40022000

08005984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800598c:	2300      	movs	r3, #0
 800598e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005990:	2300      	movs	r3, #0
 8005992:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800599c:	2b00      	cmp	r3, #0
 800599e:	d031      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80059a8:	d01a      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80059aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80059ae:	d814      	bhi.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x56>
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d009      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80059b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80059b8:	d10f      	bne.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80059ba:	4b5d      	ldr	r3, [pc, #372]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	4a5c      	ldr	r2, [pc, #368]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059c4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80059c6:	e00c      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	3304      	adds	r3, #4
 80059cc:	2100      	movs	r1, #0
 80059ce:	4618      	mov	r0, r3
 80059d0:	f000 f9f0 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 80059d4:	4603      	mov	r3, r0
 80059d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80059d8:	e003      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	74fb      	strb	r3, [r7, #19]
      break;
 80059de:	e000      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80059e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059e2:	7cfb      	ldrb	r3, [r7, #19]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10b      	bne.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059e8:	4b51      	ldr	r3, [pc, #324]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f6:	494e      	ldr	r1, [pc, #312]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80059fe:	e001      	b.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a00:	7cfb      	ldrb	r3, [r7, #19]
 8005a02:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 809e 	beq.w	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a12:	2300      	movs	r3, #0
 8005a14:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a16:	4b46      	ldr	r3, [pc, #280]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005a22:	2301      	movs	r3, #1
 8005a24:	e000      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005a26:	2300      	movs	r3, #0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00d      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a2c:	4b40      	ldr	r3, [pc, #256]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a30:	4a3f      	ldr	r2, [pc, #252]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a36:	6593      	str	r3, [r2, #88]	; 0x58
 8005a38:	4b3d      	ldr	r3, [pc, #244]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a40:	60bb      	str	r3, [r7, #8]
 8005a42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a44:	2301      	movs	r3, #1
 8005a46:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a48:	4b3a      	ldr	r3, [pc, #232]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a39      	ldr	r2, [pc, #228]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005a4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a54:	f7fc face 	bl	8001ff4 <HAL_GetTick>
 8005a58:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a5a:	e009      	b.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a5c:	f7fc faca 	bl	8001ff4 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d902      	bls.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	74fb      	strb	r3, [r7, #19]
        break;
 8005a6e:	e005      	b.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a70:	4b30      	ldr	r3, [pc, #192]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0ef      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005a7c:	7cfb      	ldrb	r3, [r7, #19]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d15a      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a82:	4b2b      	ldr	r3, [pc, #172]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a8c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d01e      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a98:	697a      	ldr	r2, [r7, #20]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d019      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a9e:	4b24      	ldr	r3, [pc, #144]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aa8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005aaa:	4b21      	ldr	r3, [pc, #132]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ab0:	4a1f      	ldr	r2, [pc, #124]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ab2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ab6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aba:	4b1d      	ldr	r3, [pc, #116]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ac0:	4a1b      	ldr	r2, [pc, #108]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ac6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005aca:	4a19      	ldr	r2, [pc, #100]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d016      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005adc:	f7fc fa8a 	bl	8001ff4 <HAL_GetTick>
 8005ae0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ae2:	e00b      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae4:	f7fc fa86 	bl	8001ff4 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d902      	bls.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	74fb      	strb	r3, [r7, #19]
            break;
 8005afa:	e006      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005afc:	4b0c      	ldr	r3, [pc, #48]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d0ec      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005b0a:	7cfb      	ldrb	r3, [r7, #19]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10b      	bne.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b10:	4b07      	ldr	r3, [pc, #28]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b1e:	4904      	ldr	r1, [pc, #16]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005b26:	e009      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b28:	7cfb      	ldrb	r3, [r7, #19]
 8005b2a:	74bb      	strb	r3, [r7, #18]
 8005b2c:	e006      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005b2e:	bf00      	nop
 8005b30:	40021000 	.word	0x40021000
 8005b34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b38:	7cfb      	ldrb	r3, [r7, #19]
 8005b3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b3c:	7c7b      	ldrb	r3, [r7, #17]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d105      	bne.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b42:	4b9b      	ldr	r3, [pc, #620]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b46:	4a9a      	ldr	r2, [pc, #616]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005b48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b4c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00a      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b5a:	4b95      	ldr	r3, [pc, #596]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b60:	f023 0203 	bic.w	r2, r3, #3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	4991      	ldr	r1, [pc, #580]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00a      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b7c:	4b8c      	ldr	r3, [pc, #560]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b82:	f023 020c 	bic.w	r2, r3, #12
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8a:	4989      	ldr	r1, [pc, #548]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0304 	and.w	r3, r3, #4
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d00a      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b9e:	4b84      	ldr	r3, [pc, #528]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bac:	4980      	ldr	r1, [pc, #512]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0320 	and.w	r3, r3, #32
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d00a      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bc0:	4b7b      	ldr	r3, [pc, #492]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bce:	4978      	ldr	r1, [pc, #480]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00a      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005be2:	4b73      	ldr	r3, [pc, #460]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf0:	496f      	ldr	r1, [pc, #444]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00a      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c04:	4b6a      	ldr	r3, [pc, #424]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	4967      	ldr	r1, [pc, #412]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00a      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c26:	4b62      	ldr	r3, [pc, #392]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c2c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c34:	495e      	ldr	r1, [pc, #376]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00a      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c48:	4b59      	ldr	r3, [pc, #356]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c4e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c56:	4956      	ldr	r1, [pc, #344]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c6a:	4b51      	ldr	r3, [pc, #324]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c70:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c78:	494d      	ldr	r1, [pc, #308]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d028      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c8c:	4b48      	ldr	r3, [pc, #288]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c92:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c9a:	4945      	ldr	r1, [pc, #276]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ca6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005caa:	d106      	bne.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cac:	4b40      	ldr	r3, [pc, #256]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	4a3f      	ldr	r2, [pc, #252]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005cb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cb6:	60d3      	str	r3, [r2, #12]
 8005cb8:	e011      	b.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cbe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005cc2:	d10c      	bne.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	3304      	adds	r3, #4
 8005cc8:	2101      	movs	r1, #1
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 f872 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005cd4:	7cfb      	ldrb	r3, [r7, #19]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 8005cda:	7cfb      	ldrb	r3, [r7, #19]
 8005cdc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d028      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cea:	4b31      	ldr	r3, [pc, #196]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cf0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf8:	492d      	ldr	r1, [pc, #180]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d08:	d106      	bne.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d0a:	4b29      	ldr	r3, [pc, #164]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	4a28      	ldr	r2, [pc, #160]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005d10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d14:	60d3      	str	r3, [r2, #12]
 8005d16:	e011      	b.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d20:	d10c      	bne.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	3304      	adds	r3, #4
 8005d26:	2101      	movs	r1, #1
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f000 f843 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d32:	7cfb      	ldrb	r3, [r7, #19]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d001      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005d38:	7cfb      	ldrb	r3, [r7, #19]
 8005d3a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d01c      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d48:	4b19      	ldr	r3, [pc, #100]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d56:	4916      	ldr	r1, [pc, #88]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d66:	d10c      	bne.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	3304      	adds	r3, #4
 8005d6c:	2102      	movs	r1, #2
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 f820 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 8005d74:	4603      	mov	r3, r0
 8005d76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d78:	7cfb      	ldrb	r3, [r7, #19]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 8005d7e:	7cfb      	ldrb	r3, [r7, #19]
 8005d80:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00a      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d8e:	4b08      	ldr	r3, [pc, #32]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d94:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d9c:	4904      	ldr	r1, [pc, #16]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005da4:	7cbb      	ldrb	r3, [r7, #18]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3718      	adds	r7, #24
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40021000 	.word	0x40021000

08005db4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005dc2:	4b74      	ldr	r3, [pc, #464]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	f003 0303 	and.w	r3, r3, #3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d018      	beq.n	8005e00 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005dce:	4b71      	ldr	r3, [pc, #452]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	f003 0203 	and.w	r2, r3, #3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d10d      	bne.n	8005dfa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
       ||
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d009      	beq.n	8005dfa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005de6:	4b6b      	ldr	r3, [pc, #428]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	091b      	lsrs	r3, r3, #4
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	1c5a      	adds	r2, r3, #1
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
       ||
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d047      	beq.n	8005e8a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	73fb      	strb	r3, [r7, #15]
 8005dfe:	e044      	b.n	8005e8a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b03      	cmp	r3, #3
 8005e06:	d018      	beq.n	8005e3a <RCCEx_PLLSAI1_Config+0x86>
 8005e08:	2b03      	cmp	r3, #3
 8005e0a:	d825      	bhi.n	8005e58 <RCCEx_PLLSAI1_Config+0xa4>
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d002      	beq.n	8005e16 <RCCEx_PLLSAI1_Config+0x62>
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d009      	beq.n	8005e28 <RCCEx_PLLSAI1_Config+0x74>
 8005e14:	e020      	b.n	8005e58 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e16:	4b5f      	ldr	r3, [pc, #380]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d11d      	bne.n	8005e5e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e26:	e01a      	b.n	8005e5e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e28:	4b5a      	ldr	r3, [pc, #360]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d116      	bne.n	8005e62 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e38:	e013      	b.n	8005e62 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e3a:	4b56      	ldr	r3, [pc, #344]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10f      	bne.n	8005e66 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e46:	4b53      	ldr	r3, [pc, #332]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d109      	bne.n	8005e66 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e56:	e006      	b.n	8005e66 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e5c:	e004      	b.n	8005e68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005e5e:	bf00      	nop
 8005e60:	e002      	b.n	8005e68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005e62:	bf00      	nop
 8005e64:	e000      	b.n	8005e68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005e66:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e68:	7bfb      	ldrb	r3, [r7, #15]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10d      	bne.n	8005e8a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005e6e:	4b49      	ldr	r3, [pc, #292]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6819      	ldr	r1, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	011b      	lsls	r3, r3, #4
 8005e82:	430b      	orrs	r3, r1
 8005e84:	4943      	ldr	r1, [pc, #268]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e8a:	7bfb      	ldrb	r3, [r7, #15]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d17c      	bne.n	8005f8a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005e90:	4b40      	ldr	r3, [pc, #256]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a3f      	ldr	r2, [pc, #252]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005e9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e9c:	f7fc f8aa 	bl	8001ff4 <HAL_GetTick>
 8005ea0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ea2:	e009      	b.n	8005eb8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ea4:	f7fc f8a6 	bl	8001ff4 <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d902      	bls.n	8005eb8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	73fb      	strb	r3, [r7, #15]
        break;
 8005eb6:	e005      	b.n	8005ec4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005eb8:	4b36      	ldr	r3, [pc, #216]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1ef      	bne.n	8005ea4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ec4:	7bfb      	ldrb	r3, [r7, #15]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d15f      	bne.n	8005f8a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d110      	bne.n	8005ef2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ed0:	4b30      	ldr	r3, [pc, #192]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005ed8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	6892      	ldr	r2, [r2, #8]
 8005ee0:	0211      	lsls	r1, r2, #8
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	68d2      	ldr	r2, [r2, #12]
 8005ee6:	06d2      	lsls	r2, r2, #27
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	492a      	ldr	r1, [pc, #168]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	610b      	str	r3, [r1, #16]
 8005ef0:	e027      	b.n	8005f42 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d112      	bne.n	8005f1e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ef8:	4b26      	ldr	r3, [pc, #152]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005f00:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	6892      	ldr	r2, [r2, #8]
 8005f08:	0211      	lsls	r1, r2, #8
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	6912      	ldr	r2, [r2, #16]
 8005f0e:	0852      	lsrs	r2, r2, #1
 8005f10:	3a01      	subs	r2, #1
 8005f12:	0552      	lsls	r2, r2, #21
 8005f14:	430a      	orrs	r2, r1
 8005f16:	491f      	ldr	r1, [pc, #124]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	610b      	str	r3, [r1, #16]
 8005f1c:	e011      	b.n	8005f42 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f1e:	4b1d      	ldr	r3, [pc, #116]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005f26:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005f2a:	687a      	ldr	r2, [r7, #4]
 8005f2c:	6892      	ldr	r2, [r2, #8]
 8005f2e:	0211      	lsls	r1, r2, #8
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	6952      	ldr	r2, [r2, #20]
 8005f34:	0852      	lsrs	r2, r2, #1
 8005f36:	3a01      	subs	r2, #1
 8005f38:	0652      	lsls	r2, r2, #25
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	4915      	ldr	r1, [pc, #84]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005f42:	4b14      	ldr	r3, [pc, #80]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a13      	ldr	r2, [pc, #76]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f4c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f4e:	f7fc f851 	bl	8001ff4 <HAL_GetTick>
 8005f52:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005f54:	e009      	b.n	8005f6a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f56:	f7fc f84d 	bl	8001ff4 <HAL_GetTick>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d902      	bls.n	8005f6a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	73fb      	strb	r3, [r7, #15]
          break;
 8005f68:	e005      	b.n	8005f76 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005f6a:	4b0a      	ldr	r3, [pc, #40]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d0ef      	beq.n	8005f56 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005f76:	7bfb      	ldrb	r3, [r7, #15]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d106      	bne.n	8005f8a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005f7c:	4b05      	ldr	r3, [pc, #20]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f7e:	691a      	ldr	r2, [r3, #16]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	4903      	ldr	r1, [pc, #12]	; (8005f94 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	40021000 	.word	0x40021000

08005f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e049      	b.n	800603e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7fb fb30 	bl	8001624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	f000 fbaa 	bl	8006730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
	...

08006048 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b01      	cmp	r3, #1
 800605a:	d001      	beq.n	8006060 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e033      	b.n	80060c8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a19      	ldr	r2, [pc, #100]	; (80060d4 <HAL_TIM_Base_Start+0x8c>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d009      	beq.n	8006086 <HAL_TIM_Base_Start+0x3e>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800607a:	d004      	beq.n	8006086 <HAL_TIM_Base_Start+0x3e>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a15      	ldr	r2, [pc, #84]	; (80060d8 <HAL_TIM_Base_Start+0x90>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d115      	bne.n	80060b2 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	689a      	ldr	r2, [r3, #8]
 800608c:	4b13      	ldr	r3, [pc, #76]	; (80060dc <HAL_TIM_Base_Start+0x94>)
 800608e:	4013      	ands	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2b06      	cmp	r3, #6
 8006096:	d015      	beq.n	80060c4 <HAL_TIM_Base_Start+0x7c>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800609e:	d011      	beq.n	80060c4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f042 0201 	orr.w	r2, r2, #1
 80060ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b0:	e008      	b.n	80060c4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f042 0201 	orr.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	e000      	b.n	80060c6 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3714      	adds	r7, #20
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr
 80060d4:	40012c00 	.word	0x40012c00
 80060d8:	40014000 	.word	0x40014000
 80060dc:	00010007 	.word	0x00010007

080060e0 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d109      	bne.n	8006104 <HAL_TIM_OC_Start+0x24>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	bf14      	ite	ne
 80060fc:	2301      	movne	r3, #1
 80060fe:	2300      	moveq	r3, #0
 8006100:	b2db      	uxtb	r3, r3
 8006102:	e03c      	b.n	800617e <HAL_TIM_OC_Start+0x9e>
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	2b04      	cmp	r3, #4
 8006108:	d109      	bne.n	800611e <HAL_TIM_OC_Start+0x3e>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b01      	cmp	r3, #1
 8006114:	bf14      	ite	ne
 8006116:	2301      	movne	r3, #1
 8006118:	2300      	moveq	r3, #0
 800611a:	b2db      	uxtb	r3, r3
 800611c:	e02f      	b.n	800617e <HAL_TIM_OC_Start+0x9e>
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	2b08      	cmp	r3, #8
 8006122:	d109      	bne.n	8006138 <HAL_TIM_OC_Start+0x58>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b01      	cmp	r3, #1
 800612e:	bf14      	ite	ne
 8006130:	2301      	movne	r3, #1
 8006132:	2300      	moveq	r3, #0
 8006134:	b2db      	uxtb	r3, r3
 8006136:	e022      	b.n	800617e <HAL_TIM_OC_Start+0x9e>
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	2b0c      	cmp	r3, #12
 800613c:	d109      	bne.n	8006152 <HAL_TIM_OC_Start+0x72>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b01      	cmp	r3, #1
 8006148:	bf14      	ite	ne
 800614a:	2301      	movne	r3, #1
 800614c:	2300      	moveq	r3, #0
 800614e:	b2db      	uxtb	r3, r3
 8006150:	e015      	b.n	800617e <HAL_TIM_OC_Start+0x9e>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b10      	cmp	r3, #16
 8006156:	d109      	bne.n	800616c <HAL_TIM_OC_Start+0x8c>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b01      	cmp	r3, #1
 8006162:	bf14      	ite	ne
 8006164:	2301      	movne	r3, #1
 8006166:	2300      	moveq	r3, #0
 8006168:	b2db      	uxtb	r3, r3
 800616a:	e008      	b.n	800617e <HAL_TIM_OC_Start+0x9e>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006172:	b2db      	uxtb	r3, r3
 8006174:	2b01      	cmp	r3, #1
 8006176:	bf14      	ite	ne
 8006178:	2301      	movne	r3, #1
 800617a:	2300      	moveq	r3, #0
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e07e      	b.n	8006284 <HAL_TIM_OC_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d104      	bne.n	8006196 <HAL_TIM_OC_Start+0xb6>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006194:	e023      	b.n	80061de <HAL_TIM_OC_Start+0xfe>
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	2b04      	cmp	r3, #4
 800619a:	d104      	bne.n	80061a6 <HAL_TIM_OC_Start+0xc6>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061a4:	e01b      	b.n	80061de <HAL_TIM_OC_Start+0xfe>
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	2b08      	cmp	r3, #8
 80061aa:	d104      	bne.n	80061b6 <HAL_TIM_OC_Start+0xd6>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2202      	movs	r2, #2
 80061b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061b4:	e013      	b.n	80061de <HAL_TIM_OC_Start+0xfe>
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b0c      	cmp	r3, #12
 80061ba:	d104      	bne.n	80061c6 <HAL_TIM_OC_Start+0xe6>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2202      	movs	r2, #2
 80061c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061c4:	e00b      	b.n	80061de <HAL_TIM_OC_Start+0xfe>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	2b10      	cmp	r3, #16
 80061ca:	d104      	bne.n	80061d6 <HAL_TIM_OC_Start+0xf6>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2202      	movs	r2, #2
 80061d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061d4:	e003      	b.n	80061de <HAL_TIM_OC_Start+0xfe>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2202      	movs	r2, #2
 80061da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2201      	movs	r2, #1
 80061e4:	6839      	ldr	r1, [r7, #0]
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 fd84 	bl	8006cf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a26      	ldr	r2, [pc, #152]	; (800628c <HAL_TIM_OC_Start+0x1ac>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d009      	beq.n	800620a <HAL_TIM_OC_Start+0x12a>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a25      	ldr	r2, [pc, #148]	; (8006290 <HAL_TIM_OC_Start+0x1b0>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d004      	beq.n	800620a <HAL_TIM_OC_Start+0x12a>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a23      	ldr	r2, [pc, #140]	; (8006294 <HAL_TIM_OC_Start+0x1b4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d101      	bne.n	800620e <HAL_TIM_OC_Start+0x12e>
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <HAL_TIM_OC_Start+0x130>
 800620e:	2300      	movs	r3, #0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d007      	beq.n	8006224 <HAL_TIM_OC_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006222:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a18      	ldr	r2, [pc, #96]	; (800628c <HAL_TIM_OC_Start+0x1ac>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d009      	beq.n	8006242 <HAL_TIM_OC_Start+0x162>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006236:	d004      	beq.n	8006242 <HAL_TIM_OC_Start+0x162>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a14      	ldr	r2, [pc, #80]	; (8006290 <HAL_TIM_OC_Start+0x1b0>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d115      	bne.n	800626e <HAL_TIM_OC_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689a      	ldr	r2, [r3, #8]
 8006248:	4b13      	ldr	r3, [pc, #76]	; (8006298 <HAL_TIM_OC_Start+0x1b8>)
 800624a:	4013      	ands	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2b06      	cmp	r3, #6
 8006252:	d015      	beq.n	8006280 <HAL_TIM_OC_Start+0x1a0>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800625a:	d011      	beq.n	8006280 <HAL_TIM_OC_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0201 	orr.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800626c:	e008      	b.n	8006280 <HAL_TIM_OC_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f042 0201 	orr.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]
 800627e:	e000      	b.n	8006282 <HAL_TIM_OC_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006280:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	40012c00 	.word	0x40012c00
 8006290:	40014000 	.word	0x40014000
 8006294:	40014400 	.word	0x40014400
 8006298:	00010007 	.word	0x00010007

0800629c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e049      	b.n	8006342 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7fb f98e 	bl	80015e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3304      	adds	r3, #4
 80062d8:	4619      	mov	r1, r3
 80062da:	4610      	mov	r0, r2
 80062dc:	f000 fa28 	bl	8006730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
	...

0800634c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d109      	bne.n	8006370 <HAL_TIM_PWM_Start+0x24>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b01      	cmp	r3, #1
 8006366:	bf14      	ite	ne
 8006368:	2301      	movne	r3, #1
 800636a:	2300      	moveq	r3, #0
 800636c:	b2db      	uxtb	r3, r3
 800636e:	e03c      	b.n	80063ea <HAL_TIM_PWM_Start+0x9e>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	2b04      	cmp	r3, #4
 8006374:	d109      	bne.n	800638a <HAL_TIM_PWM_Start+0x3e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	bf14      	ite	ne
 8006382:	2301      	movne	r3, #1
 8006384:	2300      	moveq	r3, #0
 8006386:	b2db      	uxtb	r3, r3
 8006388:	e02f      	b.n	80063ea <HAL_TIM_PWM_Start+0x9e>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d109      	bne.n	80063a4 <HAL_TIM_PWM_Start+0x58>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b01      	cmp	r3, #1
 800639a:	bf14      	ite	ne
 800639c:	2301      	movne	r3, #1
 800639e:	2300      	moveq	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	e022      	b.n	80063ea <HAL_TIM_PWM_Start+0x9e>
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b0c      	cmp	r3, #12
 80063a8:	d109      	bne.n	80063be <HAL_TIM_PWM_Start+0x72>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	bf14      	ite	ne
 80063b6:	2301      	movne	r3, #1
 80063b8:	2300      	moveq	r3, #0
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	e015      	b.n	80063ea <HAL_TIM_PWM_Start+0x9e>
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b10      	cmp	r3, #16
 80063c2:	d109      	bne.n	80063d8 <HAL_TIM_PWM_Start+0x8c>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	bf14      	ite	ne
 80063d0:	2301      	movne	r3, #1
 80063d2:	2300      	moveq	r3, #0
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	e008      	b.n	80063ea <HAL_TIM_PWM_Start+0x9e>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	bf14      	ite	ne
 80063e4:	2301      	movne	r3, #1
 80063e6:	2300      	moveq	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d001      	beq.n	80063f2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e07e      	b.n	80064f0 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d104      	bne.n	8006402 <HAL_TIM_PWM_Start+0xb6>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2202      	movs	r2, #2
 80063fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006400:	e023      	b.n	800644a <HAL_TIM_PWM_Start+0xfe>
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b04      	cmp	r3, #4
 8006406:	d104      	bne.n	8006412 <HAL_TIM_PWM_Start+0xc6>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2202      	movs	r2, #2
 800640c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006410:	e01b      	b.n	800644a <HAL_TIM_PWM_Start+0xfe>
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	2b08      	cmp	r3, #8
 8006416:	d104      	bne.n	8006422 <HAL_TIM_PWM_Start+0xd6>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2202      	movs	r2, #2
 800641c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006420:	e013      	b.n	800644a <HAL_TIM_PWM_Start+0xfe>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b0c      	cmp	r3, #12
 8006426:	d104      	bne.n	8006432 <HAL_TIM_PWM_Start+0xe6>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006430:	e00b      	b.n	800644a <HAL_TIM_PWM_Start+0xfe>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b10      	cmp	r3, #16
 8006436:	d104      	bne.n	8006442 <HAL_TIM_PWM_Start+0xf6>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2202      	movs	r2, #2
 800643c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006440:	e003      	b.n	800644a <HAL_TIM_PWM_Start+0xfe>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2202      	movs	r2, #2
 8006446:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2201      	movs	r2, #1
 8006450:	6839      	ldr	r1, [r7, #0]
 8006452:	4618      	mov	r0, r3
 8006454:	f000 fc4e 	bl	8006cf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a26      	ldr	r2, [pc, #152]	; (80064f8 <HAL_TIM_PWM_Start+0x1ac>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d009      	beq.n	8006476 <HAL_TIM_PWM_Start+0x12a>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a25      	ldr	r2, [pc, #148]	; (80064fc <HAL_TIM_PWM_Start+0x1b0>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d004      	beq.n	8006476 <HAL_TIM_PWM_Start+0x12a>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a23      	ldr	r2, [pc, #140]	; (8006500 <HAL_TIM_PWM_Start+0x1b4>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d101      	bne.n	800647a <HAL_TIM_PWM_Start+0x12e>
 8006476:	2301      	movs	r3, #1
 8006478:	e000      	b.n	800647c <HAL_TIM_PWM_Start+0x130>
 800647a:	2300      	movs	r3, #0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d007      	beq.n	8006490 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800648e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a18      	ldr	r2, [pc, #96]	; (80064f8 <HAL_TIM_PWM_Start+0x1ac>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d009      	beq.n	80064ae <HAL_TIM_PWM_Start+0x162>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064a2:	d004      	beq.n	80064ae <HAL_TIM_PWM_Start+0x162>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a14      	ldr	r2, [pc, #80]	; (80064fc <HAL_TIM_PWM_Start+0x1b0>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d115      	bne.n	80064da <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	4b13      	ldr	r3, [pc, #76]	; (8006504 <HAL_TIM_PWM_Start+0x1b8>)
 80064b6:	4013      	ands	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2b06      	cmp	r3, #6
 80064be:	d015      	beq.n	80064ec <HAL_TIM_PWM_Start+0x1a0>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064c6:	d011      	beq.n	80064ec <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f042 0201 	orr.w	r2, r2, #1
 80064d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d8:	e008      	b.n	80064ec <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f042 0201 	orr.w	r2, r2, #1
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	e000      	b.n	80064ee <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	40012c00 	.word	0x40012c00
 80064fc:	40014000 	.word	0x40014000
 8006500:	40014400 	.word	0x40014400
 8006504:	00010007 	.word	0x00010007

08006508 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006514:	2300      	movs	r3, #0
 8006516:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800651e:	2b01      	cmp	r3, #1
 8006520:	d101      	bne.n	8006526 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006522:	2302      	movs	r3, #2
 8006524:	e0ff      	b.n	8006726 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b14      	cmp	r3, #20
 8006532:	f200 80f0 	bhi.w	8006716 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006536:	a201      	add	r2, pc, #4	; (adr r2, 800653c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800653c:	08006591 	.word	0x08006591
 8006540:	08006717 	.word	0x08006717
 8006544:	08006717 	.word	0x08006717
 8006548:	08006717 	.word	0x08006717
 800654c:	080065d1 	.word	0x080065d1
 8006550:	08006717 	.word	0x08006717
 8006554:	08006717 	.word	0x08006717
 8006558:	08006717 	.word	0x08006717
 800655c:	08006613 	.word	0x08006613
 8006560:	08006717 	.word	0x08006717
 8006564:	08006717 	.word	0x08006717
 8006568:	08006717 	.word	0x08006717
 800656c:	08006653 	.word	0x08006653
 8006570:	08006717 	.word	0x08006717
 8006574:	08006717 	.word	0x08006717
 8006578:	08006717 	.word	0x08006717
 800657c:	08006695 	.word	0x08006695
 8006580:	08006717 	.word	0x08006717
 8006584:	08006717 	.word	0x08006717
 8006588:	08006717 	.word	0x08006717
 800658c:	080066d5 	.word	0x080066d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68b9      	ldr	r1, [r7, #8]
 8006596:	4618      	mov	r0, r3
 8006598:	f000 f92e 	bl	80067f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	699a      	ldr	r2, [r3, #24]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f042 0208 	orr.w	r2, r2, #8
 80065aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699a      	ldr	r2, [r3, #24]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f022 0204 	bic.w	r2, r2, #4
 80065ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6999      	ldr	r1, [r3, #24]
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	691a      	ldr	r2, [r3, #16]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	619a      	str	r2, [r3, #24]
      break;
 80065ce:	e0a5      	b.n	800671c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68b9      	ldr	r1, [r7, #8]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 f98a 	bl	80068f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	699a      	ldr	r2, [r3, #24]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699a      	ldr	r2, [r3, #24]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	6999      	ldr	r1, [r3, #24]
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	021a      	lsls	r2, r3, #8
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	619a      	str	r2, [r3, #24]
      break;
 8006610:	e084      	b.n	800671c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68b9      	ldr	r1, [r7, #8]
 8006618:	4618      	mov	r0, r3
 800661a:	f000 f9e3 	bl	80069e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	69da      	ldr	r2, [r3, #28]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f042 0208 	orr.w	r2, r2, #8
 800662c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69da      	ldr	r2, [r3, #28]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f022 0204 	bic.w	r2, r2, #4
 800663c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	69d9      	ldr	r1, [r3, #28]
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	691a      	ldr	r2, [r3, #16]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	61da      	str	r2, [r3, #28]
      break;
 8006650:	e064      	b.n	800671c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68b9      	ldr	r1, [r7, #8]
 8006658:	4618      	mov	r0, r3
 800665a:	f000 fa3b 	bl	8006ad4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	69da      	ldr	r2, [r3, #28]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800666c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69da      	ldr	r2, [r3, #28]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800667c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69d9      	ldr	r1, [r3, #28]
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	021a      	lsls	r2, r3, #8
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	61da      	str	r2, [r3, #28]
      break;
 8006692:	e043      	b.n	800671c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68b9      	ldr	r1, [r7, #8]
 800669a:	4618      	mov	r0, r3
 800669c:	f000 fa78 	bl	8006b90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0208 	orr.w	r2, r2, #8
 80066ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 0204 	bic.w	r2, r2, #4
 80066be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	691a      	ldr	r2, [r3, #16]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80066d2:	e023      	b.n	800671c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68b9      	ldr	r1, [r7, #8]
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 fab0 	bl	8006c40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066ee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066fe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	021a      	lsls	r2, r3, #8
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	430a      	orrs	r2, r1
 8006712:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006714:	e002      	b.n	800671c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	75fb      	strb	r3, [r7, #23]
      break;
 800671a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006724:	7dfb      	ldrb	r3, [r7, #23]
}
 8006726:	4618      	mov	r0, r3
 8006728:	3718      	adds	r7, #24
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop

08006730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a2a      	ldr	r2, [pc, #168]	; (80067ec <TIM_Base_SetConfig+0xbc>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d003      	beq.n	8006750 <TIM_Base_SetConfig+0x20>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674e:	d108      	bne.n	8006762 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a21      	ldr	r2, [pc, #132]	; (80067ec <TIM_Base_SetConfig+0xbc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d00b      	beq.n	8006782 <TIM_Base_SetConfig+0x52>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006770:	d007      	beq.n	8006782 <TIM_Base_SetConfig+0x52>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a1e      	ldr	r2, [pc, #120]	; (80067f0 <TIM_Base_SetConfig+0xc0>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d003      	beq.n	8006782 <TIM_Base_SetConfig+0x52>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a1d      	ldr	r2, [pc, #116]	; (80067f4 <TIM_Base_SetConfig+0xc4>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d108      	bne.n	8006794 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006788:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	68fa      	ldr	r2, [r7, #12]
 8006790:	4313      	orrs	r3, r2
 8006792:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	4313      	orrs	r3, r2
 80067a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	689a      	ldr	r2, [r3, #8]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a0c      	ldr	r2, [pc, #48]	; (80067ec <TIM_Base_SetConfig+0xbc>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d007      	beq.n	80067d0 <TIM_Base_SetConfig+0xa0>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a0b      	ldr	r2, [pc, #44]	; (80067f0 <TIM_Base_SetConfig+0xc0>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d003      	beq.n	80067d0 <TIM_Base_SetConfig+0xa0>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a0a      	ldr	r2, [pc, #40]	; (80067f4 <TIM_Base_SetConfig+0xc4>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d103      	bne.n	80067d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	691a      	ldr	r2, [r3, #16]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	615a      	str	r2, [r3, #20]
}
 80067de:	bf00      	nop
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	40012c00 	.word	0x40012c00
 80067f0:	40014000 	.word	0x40014000
 80067f4:	40014400 	.word	0x40014400

080067f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b087      	sub	sp, #28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	f023 0201 	bic.w	r2, r3, #1
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800682a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 0303 	bic.w	r3, r3, #3
 8006832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f023 0302 	bic.w	r3, r3, #2
 8006844:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a24      	ldr	r2, [pc, #144]	; (80068e4 <TIM_OC1_SetConfig+0xec>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d007      	beq.n	8006868 <TIM_OC1_SetConfig+0x70>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a23      	ldr	r2, [pc, #140]	; (80068e8 <TIM_OC1_SetConfig+0xf0>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d003      	beq.n	8006868 <TIM_OC1_SetConfig+0x70>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a22      	ldr	r2, [pc, #136]	; (80068ec <TIM_OC1_SetConfig+0xf4>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d10c      	bne.n	8006882 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	f023 0308 	bic.w	r3, r3, #8
 800686e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f023 0304 	bic.w	r3, r3, #4
 8006880:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a17      	ldr	r2, [pc, #92]	; (80068e4 <TIM_OC1_SetConfig+0xec>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d007      	beq.n	800689a <TIM_OC1_SetConfig+0xa2>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a16      	ldr	r2, [pc, #88]	; (80068e8 <TIM_OC1_SetConfig+0xf0>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d003      	beq.n	800689a <TIM_OC1_SetConfig+0xa2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a15      	ldr	r2, [pc, #84]	; (80068ec <TIM_OC1_SetConfig+0xf4>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d111      	bne.n	80068be <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	693a      	ldr	r2, [r7, #16]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	693a      	ldr	r2, [r7, #16]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	693a      	ldr	r2, [r7, #16]
 80068c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	621a      	str	r2, [r3, #32]
}
 80068d8:	bf00      	nop
 80068da:	371c      	adds	r7, #28
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	40012c00 	.word	0x40012c00
 80068e8:	40014000 	.word	0x40014000
 80068ec:	40014400 	.word	0x40014400

080068f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	f023 0210 	bic.w	r2, r3, #16
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800691e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800692a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	021b      	lsls	r3, r3, #8
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	4313      	orrs	r3, r2
 8006936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f023 0320 	bic.w	r3, r3, #32
 800693e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	011b      	lsls	r3, r3, #4
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	4313      	orrs	r3, r2
 800694a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a22      	ldr	r2, [pc, #136]	; (80069d8 <TIM_OC2_SetConfig+0xe8>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d10d      	bne.n	8006970 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800695a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	011b      	lsls	r3, r3, #4
 8006962:	697a      	ldr	r2, [r7, #20]
 8006964:	4313      	orrs	r3, r2
 8006966:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800696e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	4a19      	ldr	r2, [pc, #100]	; (80069d8 <TIM_OC2_SetConfig+0xe8>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d007      	beq.n	8006988 <TIM_OC2_SetConfig+0x98>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a18      	ldr	r2, [pc, #96]	; (80069dc <TIM_OC2_SetConfig+0xec>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d003      	beq.n	8006988 <TIM_OC2_SetConfig+0x98>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a17      	ldr	r2, [pc, #92]	; (80069e0 <TIM_OC2_SetConfig+0xf0>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d113      	bne.n	80069b0 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800698e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006996:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	699b      	ldr	r3, [r3, #24]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	693a      	ldr	r2, [r7, #16]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	693a      	ldr	r2, [r7, #16]
 80069b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	685a      	ldr	r2, [r3, #4]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	621a      	str	r2, [r3, #32]
}
 80069ca:	bf00      	nop
 80069cc:	371c      	adds	r7, #28
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	40012c00 	.word	0x40012c00
 80069dc:	40014000 	.word	0x40014000
 80069e0:	40014400 	.word	0x40014400

080069e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a1b      	ldr	r3, [r3, #32]
 80069f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	69db      	ldr	r3, [r3, #28]
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f023 0303 	bic.w	r3, r3, #3
 8006a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	021b      	lsls	r3, r3, #8
 8006a38:	697a      	ldr	r2, [r7, #20]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a21      	ldr	r2, [pc, #132]	; (8006ac8 <TIM_OC3_SetConfig+0xe4>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d10d      	bne.n	8006a62 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	021b      	lsls	r3, r3, #8
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a18      	ldr	r2, [pc, #96]	; (8006ac8 <TIM_OC3_SetConfig+0xe4>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d007      	beq.n	8006a7a <TIM_OC3_SetConfig+0x96>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a17      	ldr	r2, [pc, #92]	; (8006acc <TIM_OC3_SetConfig+0xe8>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d003      	beq.n	8006a7a <TIM_OC3_SetConfig+0x96>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a16      	ldr	r2, [pc, #88]	; (8006ad0 <TIM_OC3_SetConfig+0xec>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d113      	bne.n	8006aa2 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	011b      	lsls	r3, r3, #4
 8006a90:	693a      	ldr	r2, [r7, #16]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	011b      	lsls	r3, r3, #4
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	621a      	str	r2, [r3, #32]
}
 8006abc:	bf00      	nop
 8006abe:	371c      	adds	r7, #28
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	40012c00 	.word	0x40012c00
 8006acc:	40014000 	.word	0x40014000
 8006ad0:	40014400 	.word	0x40014400

08006ad4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	69db      	ldr	r3, [r3, #28]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	021b      	lsls	r3, r3, #8
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	031b      	lsls	r3, r3, #12
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a14      	ldr	r2, [pc, #80]	; (8006b84 <TIM_OC4_SetConfig+0xb0>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d007      	beq.n	8006b48 <TIM_OC4_SetConfig+0x74>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a13      	ldr	r2, [pc, #76]	; (8006b88 <TIM_OC4_SetConfig+0xb4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d003      	beq.n	8006b48 <TIM_OC4_SetConfig+0x74>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a12      	ldr	r2, [pc, #72]	; (8006b8c <TIM_OC4_SetConfig+0xb8>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d109      	bne.n	8006b5c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	695b      	ldr	r3, [r3, #20]
 8006b54:	019b      	lsls	r3, r3, #6
 8006b56:	697a      	ldr	r2, [r7, #20]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	697a      	ldr	r2, [r7, #20]
 8006b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	621a      	str	r2, [r3, #32]
}
 8006b76:	bf00      	nop
 8006b78:	371c      	adds	r7, #28
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	40012c00 	.word	0x40012c00
 8006b88:	40014000 	.word	0x40014000
 8006b8c:	40014400 	.word	0x40014400

08006b90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006bd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	041b      	lsls	r3, r3, #16
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a13      	ldr	r2, [pc, #76]	; (8006c34 <TIM_OC5_SetConfig+0xa4>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d007      	beq.n	8006bfa <TIM_OC5_SetConfig+0x6a>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a12      	ldr	r2, [pc, #72]	; (8006c38 <TIM_OC5_SetConfig+0xa8>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d003      	beq.n	8006bfa <TIM_OC5_SetConfig+0x6a>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a11      	ldr	r2, [pc, #68]	; (8006c3c <TIM_OC5_SetConfig+0xac>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d109      	bne.n	8006c0e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	695b      	ldr	r3, [r3, #20]
 8006c06:	021b      	lsls	r3, r3, #8
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	685a      	ldr	r2, [r3, #4]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	621a      	str	r2, [r3, #32]
}
 8006c28:	bf00      	nop
 8006c2a:	371c      	adds	r7, #28
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr
 8006c34:	40012c00 	.word	0x40012c00
 8006c38:	40014000 	.word	0x40014000
 8006c3c:	40014400 	.word	0x40014400

08006c40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	021b      	lsls	r3, r3, #8
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	051b      	lsls	r3, r3, #20
 8006c8e:	693a      	ldr	r2, [r7, #16]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a14      	ldr	r2, [pc, #80]	; (8006ce8 <TIM_OC6_SetConfig+0xa8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d007      	beq.n	8006cac <TIM_OC6_SetConfig+0x6c>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a13      	ldr	r2, [pc, #76]	; (8006cec <TIM_OC6_SetConfig+0xac>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d003      	beq.n	8006cac <TIM_OC6_SetConfig+0x6c>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a12      	ldr	r2, [pc, #72]	; (8006cf0 <TIM_OC6_SetConfig+0xb0>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d109      	bne.n	8006cc0 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	695b      	ldr	r3, [r3, #20]
 8006cb8:	029b      	lsls	r3, r3, #10
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	621a      	str	r2, [r3, #32]
}
 8006cda:	bf00      	nop
 8006cdc:	371c      	adds	r7, #28
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	40012c00 	.word	0x40012c00
 8006cec:	40014000 	.word	0x40014000
 8006cf0:	40014400 	.word	0x40014400

08006cf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f003 031f 	and.w	r3, r3, #31
 8006d06:	2201      	movs	r2, #1
 8006d08:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6a1a      	ldr	r2, [r3, #32]
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	43db      	mvns	r3, r3
 8006d16:	401a      	ands	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a1a      	ldr	r2, [r3, #32]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	f003 031f 	and.w	r3, r3, #31
 8006d26:	6879      	ldr	r1, [r7, #4]
 8006d28:	fa01 f303 	lsl.w	r3, r1, r3
 8006d2c:	431a      	orrs	r2, r3
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	621a      	str	r2, [r3, #32]
}
 8006d32:	bf00      	nop
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
	...

08006d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d101      	bne.n	8006d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d54:	2302      	movs	r3, #2
 8006d56:	e04f      	b.n	8006df8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2202      	movs	r2, #2
 8006d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a21      	ldr	r2, [pc, #132]	; (8006e04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d108      	bne.n	8006d94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006d88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68fa      	ldr	r2, [r7, #12]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a14      	ldr	r2, [pc, #80]	; (8006e04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d009      	beq.n	8006dcc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dc0:	d004      	beq.n	8006dcc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a10      	ldr	r2, [pc, #64]	; (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d10c      	bne.n	8006de6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dd2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	68ba      	ldr	r2, [r7, #8]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2201      	movs	r2, #1
 8006dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3714      	adds	r7, #20
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	40012c00 	.word	0x40012c00
 8006e08:	40014000 	.word	0x40014000

08006e0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d101      	bne.n	8006e28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e24:	2302      	movs	r3, #2
 8006e26:	e060      	b.n	8006eea <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	68db      	ldr	r3, [r3, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	695b      	ldr	r3, [r3, #20]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	041b      	lsls	r3, r3, #16
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a14      	ldr	r2, [pc, #80]	; (8006ef8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d115      	bne.n	8006ed8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb6:	051b      	lsls	r3, r3, #20
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	69db      	ldr	r3, [r3, #28]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3714      	adds	r7, #20
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr
 8006ef6:	bf00      	nop
 8006ef8:	40012c00 	.word	0x40012c00

08006efc <arm_biquad_cascade_df1_init_f32>:
 8006efc:	b538      	push	{r3, r4, r5, lr}
 8006efe:	4604      	mov	r4, r0
 8006f00:	6082      	str	r2, [r0, #8]
 8006f02:	6001      	str	r1, [r0, #0]
 8006f04:	461d      	mov	r5, r3
 8006f06:	010a      	lsls	r2, r1, #4
 8006f08:	4618      	mov	r0, r3
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	f000 f90a 	bl	8007124 <memset>
 8006f10:	6065      	str	r5, [r4, #4]
 8006f12:	bd38      	pop	{r3, r4, r5, pc}

08006f14 <arm_biquad_cascade_df1_f32>:
 8006f14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f18:	ed2d 8b02 	vpush	{d8}
 8006f1c:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8006f20:	6886      	ldr	r6, [r0, #8]
 8006f22:	6845      	ldr	r5, [r0, #4]
 8006f24:	6807      	ldr	r7, [r0, #0]
 8006f26:	4696      	mov	lr, r2
 8006f28:	ea4f 180c 	mov.w	r8, ip, lsl #4
 8006f2c:	f003 0203 	and.w	r2, r3, #3
 8006f30:	eb0e 0908 	add.w	r9, lr, r8
 8006f34:	3614      	adds	r6, #20
 8006f36:	3510      	adds	r5, #16
 8006f38:	ed16 2a05 	vldr	s4, [r6, #-20]	; 0xffffffec
 8006f3c:	ed56 1a04 	vldr	s3, [r6, #-16]
 8006f40:	ed16 1a03 	vldr	s2, [r6, #-12]
 8006f44:	ed56 0a02 	vldr	s1, [r6, #-8]
 8006f48:	ed16 0a01 	vldr	s0, [r6, #-4]
 8006f4c:	ed15 8a04 	vldr	s16, [r5, #-16]
 8006f50:	ed55 8a03 	vldr	s17, [r5, #-12]
 8006f54:	ed15 7a02 	vldr	s14, [r5, #-8]
 8006f58:	ed55 7a01 	vldr	s15, [r5, #-4]
 8006f5c:	f1bc 0f00 	cmp.w	ip, #0
 8006f60:	f000 80a5 	beq.w	80070ae <arm_biquad_cascade_df1_f32+0x19a>
 8006f64:	f101 0010 	add.w	r0, r1, #16
 8006f68:	f10e 0310 	add.w	r3, lr, #16
 8006f6c:	4664      	mov	r4, ip
 8006f6e:	ed50 3a04 	vldr	s7, [r0, #-16]
 8006f72:	ee21 6a88 	vmul.f32	s12, s3, s16
 8006f76:	ee22 5a23 	vmul.f32	s10, s4, s7
 8006f7a:	ee61 8a28 	vmul.f32	s17, s2, s17
 8006f7e:	ee35 6a06 	vadd.f32	s12, s10, s12
 8006f82:	ee60 6a87 	vmul.f32	s13, s1, s14
 8006f86:	ee36 6a28 	vadd.f32	s12, s12, s17
 8006f8a:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006f8e:	ee76 5a26 	vadd.f32	s11, s12, s13
 8006f92:	ee61 6aa3 	vmul.f32	s13, s3, s7
 8006f96:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8006f9a:	ee21 8a08 	vmul.f32	s16, s2, s16
 8006f9e:	ed43 7a04 	vstr	s15, [r3, #-16]
 8006fa2:	ed50 2a03 	vldr	s5, [r0, #-12]
 8006fa6:	ee22 6a22 	vmul.f32	s12, s4, s5
 8006faa:	ee60 5aa7 	vmul.f32	s11, s1, s15
 8006fae:	ee36 6a26 	vadd.f32	s12, s12, s13
 8006fb2:	ee20 7a07 	vmul.f32	s14, s0, s14
 8006fb6:	ee76 6a08 	vadd.f32	s13, s12, s16
 8006fba:	ee21 3aa2 	vmul.f32	s6, s3, s5
 8006fbe:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8006fc2:	ee21 8a23 	vmul.f32	s16, s2, s7
 8006fc6:	ee36 7a87 	vadd.f32	s14, s13, s14
 8006fca:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006fce:	ed03 7a03 	vstr	s14, [r3, #-12]
 8006fd2:	ed50 8a02 	vldr	s17, [r0, #-8]
 8006fd6:	ee62 3a28 	vmul.f32	s7, s4, s17
 8006fda:	ee20 6a87 	vmul.f32	s12, s1, s14
 8006fde:	ee33 3a83 	vadd.f32	s6, s7, s6
 8006fe2:	ee21 4aa8 	vmul.f32	s8, s3, s17
 8006fe6:	ee73 6a08 	vadd.f32	s13, s6, s16
 8006fea:	ee61 2a22 	vmul.f32	s5, s2, s5
 8006fee:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006ff2:	ee20 7a07 	vmul.f32	s14, s0, s14
 8006ff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ffa:	3c01      	subs	r4, #1
 8006ffc:	ed43 7a02 	vstr	s15, [r3, #-8]
 8007000:	ed10 8a01 	vldr	s16, [r0, #-4]
 8007004:	ee62 3a08 	vmul.f32	s7, s4, s16
 8007008:	ee60 6aa7 	vmul.f32	s13, s1, s15
 800700c:	ee73 3a84 	vadd.f32	s7, s7, s8
 8007010:	f100 0010 	add.w	r0, r0, #16
 8007014:	ee33 4aa2 	vadd.f32	s8, s7, s5
 8007018:	f103 0310 	add.w	r3, r3, #16
 800701c:	ee34 4a26 	vadd.f32	s8, s8, s13
 8007020:	ee34 7a07 	vadd.f32	s14, s8, s14
 8007024:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 8007028:	d1a1      	bne.n	8006f6e <arm_biquad_cascade_df1_f32+0x5a>
 800702a:	4441      	add	r1, r8
 800702c:	4648      	mov	r0, r9
 800702e:	b3aa      	cbz	r2, 800709c <arm_biquad_cascade_df1_f32+0x188>
 8007030:	4613      	mov	r3, r2
 8007032:	e003      	b.n	800703c <arm_biquad_cascade_df1_f32+0x128>
 8007034:	eeb0 7a45 	vmov.f32	s14, s10
 8007038:	eeb0 8a43 	vmov.f32	s16, s6
 800703c:	ecb1 3a01 	vldmia	r1!, {s6}
 8007040:	ee21 6a88 	vmul.f32	s12, s3, s16
 8007044:	ee62 3a03 	vmul.f32	s7, s4, s6
 8007048:	ee61 8a28 	vmul.f32	s17, s2, s17
 800704c:	ee33 4a86 	vadd.f32	s8, s7, s12
 8007050:	ee60 4a87 	vmul.f32	s9, s1, s14
 8007054:	ee34 6a28 	vadd.f32	s12, s8, s17
 8007058:	ee60 7a27 	vmul.f32	s15, s0, s15
 800705c:	ee76 4a24 	vadd.f32	s9, s12, s9
 8007060:	3b01      	subs	r3, #1
 8007062:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007066:	eef0 8a48 	vmov.f32	s17, s16
 800706a:	eef0 7a47 	vmov.f32	s15, s14
 800706e:	eca0 5a01 	vstmia	r0!, {s10}
 8007072:	d1df      	bne.n	8007034 <arm_biquad_cascade_df1_f32+0x120>
 8007074:	3f01      	subs	r7, #1
 8007076:	ed05 3a04 	vstr	s6, [r5, #-16]
 800707a:	ed05 8a03 	vstr	s16, [r5, #-12]
 800707e:	ed05 5a02 	vstr	s10, [r5, #-8]
 8007082:	ed05 7a01 	vstr	s14, [r5, #-4]
 8007086:	f106 0614 	add.w	r6, r6, #20
 800708a:	f105 0510 	add.w	r5, r5, #16
 800708e:	4671      	mov	r1, lr
 8007090:	f47f af52 	bne.w	8006f38 <arm_biquad_cascade_df1_f32+0x24>
 8007094:	ecbd 8b02 	vpop	{d8}
 8007098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800709c:	eeb0 5a47 	vmov.f32	s10, s14
 80070a0:	eeb0 3a48 	vmov.f32	s6, s16
 80070a4:	eeb0 7a67 	vmov.f32	s14, s15
 80070a8:	eeb0 8a68 	vmov.f32	s16, s17
 80070ac:	e7e2      	b.n	8007074 <arm_biquad_cascade_df1_f32+0x160>
 80070ae:	4670      	mov	r0, lr
 80070b0:	e7bd      	b.n	800702e <arm_biquad_cascade_df1_f32+0x11a>
 80070b2:	bf00      	nop

080070b4 <__errno>:
 80070b4:	4b01      	ldr	r3, [pc, #4]	; (80070bc <__errno+0x8>)
 80070b6:	6818      	ldr	r0, [r3, #0]
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	20000028 	.word	0x20000028

080070c0 <__libc_init_array>:
 80070c0:	b570      	push	{r4, r5, r6, lr}
 80070c2:	4d0d      	ldr	r5, [pc, #52]	; (80070f8 <__libc_init_array+0x38>)
 80070c4:	4c0d      	ldr	r4, [pc, #52]	; (80070fc <__libc_init_array+0x3c>)
 80070c6:	1b64      	subs	r4, r4, r5
 80070c8:	10a4      	asrs	r4, r4, #2
 80070ca:	2600      	movs	r6, #0
 80070cc:	42a6      	cmp	r6, r4
 80070ce:	d109      	bne.n	80070e4 <__libc_init_array+0x24>
 80070d0:	4d0b      	ldr	r5, [pc, #44]	; (8007100 <__libc_init_array+0x40>)
 80070d2:	4c0c      	ldr	r4, [pc, #48]	; (8007104 <__libc_init_array+0x44>)
 80070d4:	f002 fcf0 	bl	8009ab8 <_init>
 80070d8:	1b64      	subs	r4, r4, r5
 80070da:	10a4      	asrs	r4, r4, #2
 80070dc:	2600      	movs	r6, #0
 80070de:	42a6      	cmp	r6, r4
 80070e0:	d105      	bne.n	80070ee <__libc_init_array+0x2e>
 80070e2:	bd70      	pop	{r4, r5, r6, pc}
 80070e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070e8:	4798      	blx	r3
 80070ea:	3601      	adds	r6, #1
 80070ec:	e7ee      	b.n	80070cc <__libc_init_array+0xc>
 80070ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80070f2:	4798      	blx	r3
 80070f4:	3601      	adds	r6, #1
 80070f6:	e7f2      	b.n	80070de <__libc_init_array+0x1e>
 80070f8:	0800ac64 	.word	0x0800ac64
 80070fc:	0800ac64 	.word	0x0800ac64
 8007100:	0800ac64 	.word	0x0800ac64
 8007104:	0800ac68 	.word	0x0800ac68

08007108 <memcpy>:
 8007108:	440a      	add	r2, r1
 800710a:	4291      	cmp	r1, r2
 800710c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007110:	d100      	bne.n	8007114 <memcpy+0xc>
 8007112:	4770      	bx	lr
 8007114:	b510      	push	{r4, lr}
 8007116:	f811 4b01 	ldrb.w	r4, [r1], #1
 800711a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800711e:	4291      	cmp	r1, r2
 8007120:	d1f9      	bne.n	8007116 <memcpy+0xe>
 8007122:	bd10      	pop	{r4, pc}

08007124 <memset>:
 8007124:	4402      	add	r2, r0
 8007126:	4603      	mov	r3, r0
 8007128:	4293      	cmp	r3, r2
 800712a:	d100      	bne.n	800712e <memset+0xa>
 800712c:	4770      	bx	lr
 800712e:	f803 1b01 	strb.w	r1, [r3], #1
 8007132:	e7f9      	b.n	8007128 <memset+0x4>

08007134 <__cvt>:
 8007134:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007138:	ec55 4b10 	vmov	r4, r5, d0
 800713c:	2d00      	cmp	r5, #0
 800713e:	460e      	mov	r6, r1
 8007140:	4619      	mov	r1, r3
 8007142:	462b      	mov	r3, r5
 8007144:	bfbb      	ittet	lt
 8007146:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800714a:	461d      	movlt	r5, r3
 800714c:	2300      	movge	r3, #0
 800714e:	232d      	movlt	r3, #45	; 0x2d
 8007150:	700b      	strb	r3, [r1, #0]
 8007152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007154:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007158:	4691      	mov	r9, r2
 800715a:	f023 0820 	bic.w	r8, r3, #32
 800715e:	bfbc      	itt	lt
 8007160:	4622      	movlt	r2, r4
 8007162:	4614      	movlt	r4, r2
 8007164:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007168:	d005      	beq.n	8007176 <__cvt+0x42>
 800716a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800716e:	d100      	bne.n	8007172 <__cvt+0x3e>
 8007170:	3601      	adds	r6, #1
 8007172:	2102      	movs	r1, #2
 8007174:	e000      	b.n	8007178 <__cvt+0x44>
 8007176:	2103      	movs	r1, #3
 8007178:	ab03      	add	r3, sp, #12
 800717a:	9301      	str	r3, [sp, #4]
 800717c:	ab02      	add	r3, sp, #8
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	ec45 4b10 	vmov	d0, r4, r5
 8007184:	4653      	mov	r3, sl
 8007186:	4632      	mov	r2, r6
 8007188:	f000 fd8a 	bl	8007ca0 <_dtoa_r>
 800718c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007190:	4607      	mov	r7, r0
 8007192:	d102      	bne.n	800719a <__cvt+0x66>
 8007194:	f019 0f01 	tst.w	r9, #1
 8007198:	d022      	beq.n	80071e0 <__cvt+0xac>
 800719a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800719e:	eb07 0906 	add.w	r9, r7, r6
 80071a2:	d110      	bne.n	80071c6 <__cvt+0x92>
 80071a4:	783b      	ldrb	r3, [r7, #0]
 80071a6:	2b30      	cmp	r3, #48	; 0x30
 80071a8:	d10a      	bne.n	80071c0 <__cvt+0x8c>
 80071aa:	2200      	movs	r2, #0
 80071ac:	2300      	movs	r3, #0
 80071ae:	4620      	mov	r0, r4
 80071b0:	4629      	mov	r1, r5
 80071b2:	f7f9 fc89 	bl	8000ac8 <__aeabi_dcmpeq>
 80071b6:	b918      	cbnz	r0, 80071c0 <__cvt+0x8c>
 80071b8:	f1c6 0601 	rsb	r6, r6, #1
 80071bc:	f8ca 6000 	str.w	r6, [sl]
 80071c0:	f8da 3000 	ldr.w	r3, [sl]
 80071c4:	4499      	add	r9, r3
 80071c6:	2200      	movs	r2, #0
 80071c8:	2300      	movs	r3, #0
 80071ca:	4620      	mov	r0, r4
 80071cc:	4629      	mov	r1, r5
 80071ce:	f7f9 fc7b 	bl	8000ac8 <__aeabi_dcmpeq>
 80071d2:	b108      	cbz	r0, 80071d8 <__cvt+0xa4>
 80071d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80071d8:	2230      	movs	r2, #48	; 0x30
 80071da:	9b03      	ldr	r3, [sp, #12]
 80071dc:	454b      	cmp	r3, r9
 80071de:	d307      	bcc.n	80071f0 <__cvt+0xbc>
 80071e0:	9b03      	ldr	r3, [sp, #12]
 80071e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071e4:	1bdb      	subs	r3, r3, r7
 80071e6:	4638      	mov	r0, r7
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	b004      	add	sp, #16
 80071ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f0:	1c59      	adds	r1, r3, #1
 80071f2:	9103      	str	r1, [sp, #12]
 80071f4:	701a      	strb	r2, [r3, #0]
 80071f6:	e7f0      	b.n	80071da <__cvt+0xa6>

080071f8 <__exponent>:
 80071f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071fa:	4603      	mov	r3, r0
 80071fc:	2900      	cmp	r1, #0
 80071fe:	bfb8      	it	lt
 8007200:	4249      	neglt	r1, r1
 8007202:	f803 2b02 	strb.w	r2, [r3], #2
 8007206:	bfb4      	ite	lt
 8007208:	222d      	movlt	r2, #45	; 0x2d
 800720a:	222b      	movge	r2, #43	; 0x2b
 800720c:	2909      	cmp	r1, #9
 800720e:	7042      	strb	r2, [r0, #1]
 8007210:	dd2a      	ble.n	8007268 <__exponent+0x70>
 8007212:	f10d 0407 	add.w	r4, sp, #7
 8007216:	46a4      	mov	ip, r4
 8007218:	270a      	movs	r7, #10
 800721a:	46a6      	mov	lr, r4
 800721c:	460a      	mov	r2, r1
 800721e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007222:	fb07 1516 	mls	r5, r7, r6, r1
 8007226:	3530      	adds	r5, #48	; 0x30
 8007228:	2a63      	cmp	r2, #99	; 0x63
 800722a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800722e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007232:	4631      	mov	r1, r6
 8007234:	dcf1      	bgt.n	800721a <__exponent+0x22>
 8007236:	3130      	adds	r1, #48	; 0x30
 8007238:	f1ae 0502 	sub.w	r5, lr, #2
 800723c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007240:	1c44      	adds	r4, r0, #1
 8007242:	4629      	mov	r1, r5
 8007244:	4561      	cmp	r1, ip
 8007246:	d30a      	bcc.n	800725e <__exponent+0x66>
 8007248:	f10d 0209 	add.w	r2, sp, #9
 800724c:	eba2 020e 	sub.w	r2, r2, lr
 8007250:	4565      	cmp	r5, ip
 8007252:	bf88      	it	hi
 8007254:	2200      	movhi	r2, #0
 8007256:	4413      	add	r3, r2
 8007258:	1a18      	subs	r0, r3, r0
 800725a:	b003      	add	sp, #12
 800725c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800725e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007262:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007266:	e7ed      	b.n	8007244 <__exponent+0x4c>
 8007268:	2330      	movs	r3, #48	; 0x30
 800726a:	3130      	adds	r1, #48	; 0x30
 800726c:	7083      	strb	r3, [r0, #2]
 800726e:	70c1      	strb	r1, [r0, #3]
 8007270:	1d03      	adds	r3, r0, #4
 8007272:	e7f1      	b.n	8007258 <__exponent+0x60>

08007274 <_printf_float>:
 8007274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007278:	ed2d 8b02 	vpush	{d8}
 800727c:	b08d      	sub	sp, #52	; 0x34
 800727e:	460c      	mov	r4, r1
 8007280:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007284:	4616      	mov	r6, r2
 8007286:	461f      	mov	r7, r3
 8007288:	4605      	mov	r5, r0
 800728a:	f001 fcad 	bl	8008be8 <_localeconv_r>
 800728e:	f8d0 a000 	ldr.w	sl, [r0]
 8007292:	4650      	mov	r0, sl
 8007294:	f7f8 ff9c 	bl	80001d0 <strlen>
 8007298:	2300      	movs	r3, #0
 800729a:	930a      	str	r3, [sp, #40]	; 0x28
 800729c:	6823      	ldr	r3, [r4, #0]
 800729e:	9305      	str	r3, [sp, #20]
 80072a0:	f8d8 3000 	ldr.w	r3, [r8]
 80072a4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80072a8:	3307      	adds	r3, #7
 80072aa:	f023 0307 	bic.w	r3, r3, #7
 80072ae:	f103 0208 	add.w	r2, r3, #8
 80072b2:	f8c8 2000 	str.w	r2, [r8]
 80072b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80072be:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80072c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072c6:	9307      	str	r3, [sp, #28]
 80072c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80072cc:	ee08 0a10 	vmov	s16, r0
 80072d0:	4b9f      	ldr	r3, [pc, #636]	; (8007550 <_printf_float+0x2dc>)
 80072d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072da:	f7f9 fc27 	bl	8000b2c <__aeabi_dcmpun>
 80072de:	bb88      	cbnz	r0, 8007344 <_printf_float+0xd0>
 80072e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072e4:	4b9a      	ldr	r3, [pc, #616]	; (8007550 <_printf_float+0x2dc>)
 80072e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072ea:	f7f9 fc01 	bl	8000af0 <__aeabi_dcmple>
 80072ee:	bb48      	cbnz	r0, 8007344 <_printf_float+0xd0>
 80072f0:	2200      	movs	r2, #0
 80072f2:	2300      	movs	r3, #0
 80072f4:	4640      	mov	r0, r8
 80072f6:	4649      	mov	r1, r9
 80072f8:	f7f9 fbf0 	bl	8000adc <__aeabi_dcmplt>
 80072fc:	b110      	cbz	r0, 8007304 <_printf_float+0x90>
 80072fe:	232d      	movs	r3, #45	; 0x2d
 8007300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007304:	4b93      	ldr	r3, [pc, #588]	; (8007554 <_printf_float+0x2e0>)
 8007306:	4894      	ldr	r0, [pc, #592]	; (8007558 <_printf_float+0x2e4>)
 8007308:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800730c:	bf94      	ite	ls
 800730e:	4698      	movls	r8, r3
 8007310:	4680      	movhi	r8, r0
 8007312:	2303      	movs	r3, #3
 8007314:	6123      	str	r3, [r4, #16]
 8007316:	9b05      	ldr	r3, [sp, #20]
 8007318:	f023 0204 	bic.w	r2, r3, #4
 800731c:	6022      	str	r2, [r4, #0]
 800731e:	f04f 0900 	mov.w	r9, #0
 8007322:	9700      	str	r7, [sp, #0]
 8007324:	4633      	mov	r3, r6
 8007326:	aa0b      	add	r2, sp, #44	; 0x2c
 8007328:	4621      	mov	r1, r4
 800732a:	4628      	mov	r0, r5
 800732c:	f000 f9d8 	bl	80076e0 <_printf_common>
 8007330:	3001      	adds	r0, #1
 8007332:	f040 8090 	bne.w	8007456 <_printf_float+0x1e2>
 8007336:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800733a:	b00d      	add	sp, #52	; 0x34
 800733c:	ecbd 8b02 	vpop	{d8}
 8007340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007344:	4642      	mov	r2, r8
 8007346:	464b      	mov	r3, r9
 8007348:	4640      	mov	r0, r8
 800734a:	4649      	mov	r1, r9
 800734c:	f7f9 fbee 	bl	8000b2c <__aeabi_dcmpun>
 8007350:	b140      	cbz	r0, 8007364 <_printf_float+0xf0>
 8007352:	464b      	mov	r3, r9
 8007354:	2b00      	cmp	r3, #0
 8007356:	bfbc      	itt	lt
 8007358:	232d      	movlt	r3, #45	; 0x2d
 800735a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800735e:	487f      	ldr	r0, [pc, #508]	; (800755c <_printf_float+0x2e8>)
 8007360:	4b7f      	ldr	r3, [pc, #508]	; (8007560 <_printf_float+0x2ec>)
 8007362:	e7d1      	b.n	8007308 <_printf_float+0x94>
 8007364:	6863      	ldr	r3, [r4, #4]
 8007366:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800736a:	9206      	str	r2, [sp, #24]
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	d13f      	bne.n	80073f0 <_printf_float+0x17c>
 8007370:	2306      	movs	r3, #6
 8007372:	6063      	str	r3, [r4, #4]
 8007374:	9b05      	ldr	r3, [sp, #20]
 8007376:	6861      	ldr	r1, [r4, #4]
 8007378:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800737c:	2300      	movs	r3, #0
 800737e:	9303      	str	r3, [sp, #12]
 8007380:	ab0a      	add	r3, sp, #40	; 0x28
 8007382:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007386:	ab09      	add	r3, sp, #36	; 0x24
 8007388:	ec49 8b10 	vmov	d0, r8, r9
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	6022      	str	r2, [r4, #0]
 8007390:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007394:	4628      	mov	r0, r5
 8007396:	f7ff fecd 	bl	8007134 <__cvt>
 800739a:	9b06      	ldr	r3, [sp, #24]
 800739c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800739e:	2b47      	cmp	r3, #71	; 0x47
 80073a0:	4680      	mov	r8, r0
 80073a2:	d108      	bne.n	80073b6 <_printf_float+0x142>
 80073a4:	1cc8      	adds	r0, r1, #3
 80073a6:	db02      	blt.n	80073ae <_printf_float+0x13a>
 80073a8:	6863      	ldr	r3, [r4, #4]
 80073aa:	4299      	cmp	r1, r3
 80073ac:	dd41      	ble.n	8007432 <_printf_float+0x1be>
 80073ae:	f1ab 0b02 	sub.w	fp, fp, #2
 80073b2:	fa5f fb8b 	uxtb.w	fp, fp
 80073b6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073ba:	d820      	bhi.n	80073fe <_printf_float+0x18a>
 80073bc:	3901      	subs	r1, #1
 80073be:	465a      	mov	r2, fp
 80073c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80073c4:	9109      	str	r1, [sp, #36]	; 0x24
 80073c6:	f7ff ff17 	bl	80071f8 <__exponent>
 80073ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073cc:	1813      	adds	r3, r2, r0
 80073ce:	2a01      	cmp	r2, #1
 80073d0:	4681      	mov	r9, r0
 80073d2:	6123      	str	r3, [r4, #16]
 80073d4:	dc02      	bgt.n	80073dc <_printf_float+0x168>
 80073d6:	6822      	ldr	r2, [r4, #0]
 80073d8:	07d2      	lsls	r2, r2, #31
 80073da:	d501      	bpl.n	80073e0 <_printf_float+0x16c>
 80073dc:	3301      	adds	r3, #1
 80073de:	6123      	str	r3, [r4, #16]
 80073e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d09c      	beq.n	8007322 <_printf_float+0xae>
 80073e8:	232d      	movs	r3, #45	; 0x2d
 80073ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073ee:	e798      	b.n	8007322 <_printf_float+0xae>
 80073f0:	9a06      	ldr	r2, [sp, #24]
 80073f2:	2a47      	cmp	r2, #71	; 0x47
 80073f4:	d1be      	bne.n	8007374 <_printf_float+0x100>
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d1bc      	bne.n	8007374 <_printf_float+0x100>
 80073fa:	2301      	movs	r3, #1
 80073fc:	e7b9      	b.n	8007372 <_printf_float+0xfe>
 80073fe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007402:	d118      	bne.n	8007436 <_printf_float+0x1c2>
 8007404:	2900      	cmp	r1, #0
 8007406:	6863      	ldr	r3, [r4, #4]
 8007408:	dd0b      	ble.n	8007422 <_printf_float+0x1ae>
 800740a:	6121      	str	r1, [r4, #16]
 800740c:	b913      	cbnz	r3, 8007414 <_printf_float+0x1a0>
 800740e:	6822      	ldr	r2, [r4, #0]
 8007410:	07d0      	lsls	r0, r2, #31
 8007412:	d502      	bpl.n	800741a <_printf_float+0x1a6>
 8007414:	3301      	adds	r3, #1
 8007416:	440b      	add	r3, r1
 8007418:	6123      	str	r3, [r4, #16]
 800741a:	65a1      	str	r1, [r4, #88]	; 0x58
 800741c:	f04f 0900 	mov.w	r9, #0
 8007420:	e7de      	b.n	80073e0 <_printf_float+0x16c>
 8007422:	b913      	cbnz	r3, 800742a <_printf_float+0x1b6>
 8007424:	6822      	ldr	r2, [r4, #0]
 8007426:	07d2      	lsls	r2, r2, #31
 8007428:	d501      	bpl.n	800742e <_printf_float+0x1ba>
 800742a:	3302      	adds	r3, #2
 800742c:	e7f4      	b.n	8007418 <_printf_float+0x1a4>
 800742e:	2301      	movs	r3, #1
 8007430:	e7f2      	b.n	8007418 <_printf_float+0x1a4>
 8007432:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007438:	4299      	cmp	r1, r3
 800743a:	db05      	blt.n	8007448 <_printf_float+0x1d4>
 800743c:	6823      	ldr	r3, [r4, #0]
 800743e:	6121      	str	r1, [r4, #16]
 8007440:	07d8      	lsls	r0, r3, #31
 8007442:	d5ea      	bpl.n	800741a <_printf_float+0x1a6>
 8007444:	1c4b      	adds	r3, r1, #1
 8007446:	e7e7      	b.n	8007418 <_printf_float+0x1a4>
 8007448:	2900      	cmp	r1, #0
 800744a:	bfd4      	ite	le
 800744c:	f1c1 0202 	rsble	r2, r1, #2
 8007450:	2201      	movgt	r2, #1
 8007452:	4413      	add	r3, r2
 8007454:	e7e0      	b.n	8007418 <_printf_float+0x1a4>
 8007456:	6823      	ldr	r3, [r4, #0]
 8007458:	055a      	lsls	r2, r3, #21
 800745a:	d407      	bmi.n	800746c <_printf_float+0x1f8>
 800745c:	6923      	ldr	r3, [r4, #16]
 800745e:	4642      	mov	r2, r8
 8007460:	4631      	mov	r1, r6
 8007462:	4628      	mov	r0, r5
 8007464:	47b8      	blx	r7
 8007466:	3001      	adds	r0, #1
 8007468:	d12c      	bne.n	80074c4 <_printf_float+0x250>
 800746a:	e764      	b.n	8007336 <_printf_float+0xc2>
 800746c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007470:	f240 80e0 	bls.w	8007634 <_printf_float+0x3c0>
 8007474:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007478:	2200      	movs	r2, #0
 800747a:	2300      	movs	r3, #0
 800747c:	f7f9 fb24 	bl	8000ac8 <__aeabi_dcmpeq>
 8007480:	2800      	cmp	r0, #0
 8007482:	d034      	beq.n	80074ee <_printf_float+0x27a>
 8007484:	4a37      	ldr	r2, [pc, #220]	; (8007564 <_printf_float+0x2f0>)
 8007486:	2301      	movs	r3, #1
 8007488:	4631      	mov	r1, r6
 800748a:	4628      	mov	r0, r5
 800748c:	47b8      	blx	r7
 800748e:	3001      	adds	r0, #1
 8007490:	f43f af51 	beq.w	8007336 <_printf_float+0xc2>
 8007494:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007498:	429a      	cmp	r2, r3
 800749a:	db02      	blt.n	80074a2 <_printf_float+0x22e>
 800749c:	6823      	ldr	r3, [r4, #0]
 800749e:	07d8      	lsls	r0, r3, #31
 80074a0:	d510      	bpl.n	80074c4 <_printf_float+0x250>
 80074a2:	ee18 3a10 	vmov	r3, s16
 80074a6:	4652      	mov	r2, sl
 80074a8:	4631      	mov	r1, r6
 80074aa:	4628      	mov	r0, r5
 80074ac:	47b8      	blx	r7
 80074ae:	3001      	adds	r0, #1
 80074b0:	f43f af41 	beq.w	8007336 <_printf_float+0xc2>
 80074b4:	f04f 0800 	mov.w	r8, #0
 80074b8:	f104 091a 	add.w	r9, r4, #26
 80074bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074be:	3b01      	subs	r3, #1
 80074c0:	4543      	cmp	r3, r8
 80074c2:	dc09      	bgt.n	80074d8 <_printf_float+0x264>
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	079b      	lsls	r3, r3, #30
 80074c8:	f100 8105 	bmi.w	80076d6 <_printf_float+0x462>
 80074cc:	68e0      	ldr	r0, [r4, #12]
 80074ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d0:	4298      	cmp	r0, r3
 80074d2:	bfb8      	it	lt
 80074d4:	4618      	movlt	r0, r3
 80074d6:	e730      	b.n	800733a <_printf_float+0xc6>
 80074d8:	2301      	movs	r3, #1
 80074da:	464a      	mov	r2, r9
 80074dc:	4631      	mov	r1, r6
 80074de:	4628      	mov	r0, r5
 80074e0:	47b8      	blx	r7
 80074e2:	3001      	adds	r0, #1
 80074e4:	f43f af27 	beq.w	8007336 <_printf_float+0xc2>
 80074e8:	f108 0801 	add.w	r8, r8, #1
 80074ec:	e7e6      	b.n	80074bc <_printf_float+0x248>
 80074ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	dc39      	bgt.n	8007568 <_printf_float+0x2f4>
 80074f4:	4a1b      	ldr	r2, [pc, #108]	; (8007564 <_printf_float+0x2f0>)
 80074f6:	2301      	movs	r3, #1
 80074f8:	4631      	mov	r1, r6
 80074fa:	4628      	mov	r0, r5
 80074fc:	47b8      	blx	r7
 80074fe:	3001      	adds	r0, #1
 8007500:	f43f af19 	beq.w	8007336 <_printf_float+0xc2>
 8007504:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007508:	4313      	orrs	r3, r2
 800750a:	d102      	bne.n	8007512 <_printf_float+0x29e>
 800750c:	6823      	ldr	r3, [r4, #0]
 800750e:	07d9      	lsls	r1, r3, #31
 8007510:	d5d8      	bpl.n	80074c4 <_printf_float+0x250>
 8007512:	ee18 3a10 	vmov	r3, s16
 8007516:	4652      	mov	r2, sl
 8007518:	4631      	mov	r1, r6
 800751a:	4628      	mov	r0, r5
 800751c:	47b8      	blx	r7
 800751e:	3001      	adds	r0, #1
 8007520:	f43f af09 	beq.w	8007336 <_printf_float+0xc2>
 8007524:	f04f 0900 	mov.w	r9, #0
 8007528:	f104 0a1a 	add.w	sl, r4, #26
 800752c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800752e:	425b      	negs	r3, r3
 8007530:	454b      	cmp	r3, r9
 8007532:	dc01      	bgt.n	8007538 <_printf_float+0x2c4>
 8007534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007536:	e792      	b.n	800745e <_printf_float+0x1ea>
 8007538:	2301      	movs	r3, #1
 800753a:	4652      	mov	r2, sl
 800753c:	4631      	mov	r1, r6
 800753e:	4628      	mov	r0, r5
 8007540:	47b8      	blx	r7
 8007542:	3001      	adds	r0, #1
 8007544:	f43f aef7 	beq.w	8007336 <_printf_float+0xc2>
 8007548:	f109 0901 	add.w	r9, r9, #1
 800754c:	e7ee      	b.n	800752c <_printf_float+0x2b8>
 800754e:	bf00      	nop
 8007550:	7fefffff 	.word	0x7fefffff
 8007554:	0800a888 	.word	0x0800a888
 8007558:	0800a88c 	.word	0x0800a88c
 800755c:	0800a894 	.word	0x0800a894
 8007560:	0800a890 	.word	0x0800a890
 8007564:	0800a898 	.word	0x0800a898
 8007568:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800756a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800756c:	429a      	cmp	r2, r3
 800756e:	bfa8      	it	ge
 8007570:	461a      	movge	r2, r3
 8007572:	2a00      	cmp	r2, #0
 8007574:	4691      	mov	r9, r2
 8007576:	dc37      	bgt.n	80075e8 <_printf_float+0x374>
 8007578:	f04f 0b00 	mov.w	fp, #0
 800757c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007580:	f104 021a 	add.w	r2, r4, #26
 8007584:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007586:	9305      	str	r3, [sp, #20]
 8007588:	eba3 0309 	sub.w	r3, r3, r9
 800758c:	455b      	cmp	r3, fp
 800758e:	dc33      	bgt.n	80075f8 <_printf_float+0x384>
 8007590:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007594:	429a      	cmp	r2, r3
 8007596:	db3b      	blt.n	8007610 <_printf_float+0x39c>
 8007598:	6823      	ldr	r3, [r4, #0]
 800759a:	07da      	lsls	r2, r3, #31
 800759c:	d438      	bmi.n	8007610 <_printf_float+0x39c>
 800759e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075a0:	9b05      	ldr	r3, [sp, #20]
 80075a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	eba2 0901 	sub.w	r9, r2, r1
 80075aa:	4599      	cmp	r9, r3
 80075ac:	bfa8      	it	ge
 80075ae:	4699      	movge	r9, r3
 80075b0:	f1b9 0f00 	cmp.w	r9, #0
 80075b4:	dc35      	bgt.n	8007622 <_printf_float+0x3ae>
 80075b6:	f04f 0800 	mov.w	r8, #0
 80075ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075be:	f104 0a1a 	add.w	sl, r4, #26
 80075c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075c6:	1a9b      	subs	r3, r3, r2
 80075c8:	eba3 0309 	sub.w	r3, r3, r9
 80075cc:	4543      	cmp	r3, r8
 80075ce:	f77f af79 	ble.w	80074c4 <_printf_float+0x250>
 80075d2:	2301      	movs	r3, #1
 80075d4:	4652      	mov	r2, sl
 80075d6:	4631      	mov	r1, r6
 80075d8:	4628      	mov	r0, r5
 80075da:	47b8      	blx	r7
 80075dc:	3001      	adds	r0, #1
 80075de:	f43f aeaa 	beq.w	8007336 <_printf_float+0xc2>
 80075e2:	f108 0801 	add.w	r8, r8, #1
 80075e6:	e7ec      	b.n	80075c2 <_printf_float+0x34e>
 80075e8:	4613      	mov	r3, r2
 80075ea:	4631      	mov	r1, r6
 80075ec:	4642      	mov	r2, r8
 80075ee:	4628      	mov	r0, r5
 80075f0:	47b8      	blx	r7
 80075f2:	3001      	adds	r0, #1
 80075f4:	d1c0      	bne.n	8007578 <_printf_float+0x304>
 80075f6:	e69e      	b.n	8007336 <_printf_float+0xc2>
 80075f8:	2301      	movs	r3, #1
 80075fa:	4631      	mov	r1, r6
 80075fc:	4628      	mov	r0, r5
 80075fe:	9205      	str	r2, [sp, #20]
 8007600:	47b8      	blx	r7
 8007602:	3001      	adds	r0, #1
 8007604:	f43f ae97 	beq.w	8007336 <_printf_float+0xc2>
 8007608:	9a05      	ldr	r2, [sp, #20]
 800760a:	f10b 0b01 	add.w	fp, fp, #1
 800760e:	e7b9      	b.n	8007584 <_printf_float+0x310>
 8007610:	ee18 3a10 	vmov	r3, s16
 8007614:	4652      	mov	r2, sl
 8007616:	4631      	mov	r1, r6
 8007618:	4628      	mov	r0, r5
 800761a:	47b8      	blx	r7
 800761c:	3001      	adds	r0, #1
 800761e:	d1be      	bne.n	800759e <_printf_float+0x32a>
 8007620:	e689      	b.n	8007336 <_printf_float+0xc2>
 8007622:	9a05      	ldr	r2, [sp, #20]
 8007624:	464b      	mov	r3, r9
 8007626:	4442      	add	r2, r8
 8007628:	4631      	mov	r1, r6
 800762a:	4628      	mov	r0, r5
 800762c:	47b8      	blx	r7
 800762e:	3001      	adds	r0, #1
 8007630:	d1c1      	bne.n	80075b6 <_printf_float+0x342>
 8007632:	e680      	b.n	8007336 <_printf_float+0xc2>
 8007634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007636:	2a01      	cmp	r2, #1
 8007638:	dc01      	bgt.n	800763e <_printf_float+0x3ca>
 800763a:	07db      	lsls	r3, r3, #31
 800763c:	d538      	bpl.n	80076b0 <_printf_float+0x43c>
 800763e:	2301      	movs	r3, #1
 8007640:	4642      	mov	r2, r8
 8007642:	4631      	mov	r1, r6
 8007644:	4628      	mov	r0, r5
 8007646:	47b8      	blx	r7
 8007648:	3001      	adds	r0, #1
 800764a:	f43f ae74 	beq.w	8007336 <_printf_float+0xc2>
 800764e:	ee18 3a10 	vmov	r3, s16
 8007652:	4652      	mov	r2, sl
 8007654:	4631      	mov	r1, r6
 8007656:	4628      	mov	r0, r5
 8007658:	47b8      	blx	r7
 800765a:	3001      	adds	r0, #1
 800765c:	f43f ae6b 	beq.w	8007336 <_printf_float+0xc2>
 8007660:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007664:	2200      	movs	r2, #0
 8007666:	2300      	movs	r3, #0
 8007668:	f7f9 fa2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800766c:	b9d8      	cbnz	r0, 80076a6 <_printf_float+0x432>
 800766e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007670:	f108 0201 	add.w	r2, r8, #1
 8007674:	3b01      	subs	r3, #1
 8007676:	4631      	mov	r1, r6
 8007678:	4628      	mov	r0, r5
 800767a:	47b8      	blx	r7
 800767c:	3001      	adds	r0, #1
 800767e:	d10e      	bne.n	800769e <_printf_float+0x42a>
 8007680:	e659      	b.n	8007336 <_printf_float+0xc2>
 8007682:	2301      	movs	r3, #1
 8007684:	4652      	mov	r2, sl
 8007686:	4631      	mov	r1, r6
 8007688:	4628      	mov	r0, r5
 800768a:	47b8      	blx	r7
 800768c:	3001      	adds	r0, #1
 800768e:	f43f ae52 	beq.w	8007336 <_printf_float+0xc2>
 8007692:	f108 0801 	add.w	r8, r8, #1
 8007696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007698:	3b01      	subs	r3, #1
 800769a:	4543      	cmp	r3, r8
 800769c:	dcf1      	bgt.n	8007682 <_printf_float+0x40e>
 800769e:	464b      	mov	r3, r9
 80076a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80076a4:	e6dc      	b.n	8007460 <_printf_float+0x1ec>
 80076a6:	f04f 0800 	mov.w	r8, #0
 80076aa:	f104 0a1a 	add.w	sl, r4, #26
 80076ae:	e7f2      	b.n	8007696 <_printf_float+0x422>
 80076b0:	2301      	movs	r3, #1
 80076b2:	4642      	mov	r2, r8
 80076b4:	e7df      	b.n	8007676 <_printf_float+0x402>
 80076b6:	2301      	movs	r3, #1
 80076b8:	464a      	mov	r2, r9
 80076ba:	4631      	mov	r1, r6
 80076bc:	4628      	mov	r0, r5
 80076be:	47b8      	blx	r7
 80076c0:	3001      	adds	r0, #1
 80076c2:	f43f ae38 	beq.w	8007336 <_printf_float+0xc2>
 80076c6:	f108 0801 	add.w	r8, r8, #1
 80076ca:	68e3      	ldr	r3, [r4, #12]
 80076cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076ce:	1a5b      	subs	r3, r3, r1
 80076d0:	4543      	cmp	r3, r8
 80076d2:	dcf0      	bgt.n	80076b6 <_printf_float+0x442>
 80076d4:	e6fa      	b.n	80074cc <_printf_float+0x258>
 80076d6:	f04f 0800 	mov.w	r8, #0
 80076da:	f104 0919 	add.w	r9, r4, #25
 80076de:	e7f4      	b.n	80076ca <_printf_float+0x456>

080076e0 <_printf_common>:
 80076e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076e4:	4616      	mov	r6, r2
 80076e6:	4699      	mov	r9, r3
 80076e8:	688a      	ldr	r2, [r1, #8]
 80076ea:	690b      	ldr	r3, [r1, #16]
 80076ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80076f0:	4293      	cmp	r3, r2
 80076f2:	bfb8      	it	lt
 80076f4:	4613      	movlt	r3, r2
 80076f6:	6033      	str	r3, [r6, #0]
 80076f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076fc:	4607      	mov	r7, r0
 80076fe:	460c      	mov	r4, r1
 8007700:	b10a      	cbz	r2, 8007706 <_printf_common+0x26>
 8007702:	3301      	adds	r3, #1
 8007704:	6033      	str	r3, [r6, #0]
 8007706:	6823      	ldr	r3, [r4, #0]
 8007708:	0699      	lsls	r1, r3, #26
 800770a:	bf42      	ittt	mi
 800770c:	6833      	ldrmi	r3, [r6, #0]
 800770e:	3302      	addmi	r3, #2
 8007710:	6033      	strmi	r3, [r6, #0]
 8007712:	6825      	ldr	r5, [r4, #0]
 8007714:	f015 0506 	ands.w	r5, r5, #6
 8007718:	d106      	bne.n	8007728 <_printf_common+0x48>
 800771a:	f104 0a19 	add.w	sl, r4, #25
 800771e:	68e3      	ldr	r3, [r4, #12]
 8007720:	6832      	ldr	r2, [r6, #0]
 8007722:	1a9b      	subs	r3, r3, r2
 8007724:	42ab      	cmp	r3, r5
 8007726:	dc26      	bgt.n	8007776 <_printf_common+0x96>
 8007728:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800772c:	1e13      	subs	r3, r2, #0
 800772e:	6822      	ldr	r2, [r4, #0]
 8007730:	bf18      	it	ne
 8007732:	2301      	movne	r3, #1
 8007734:	0692      	lsls	r2, r2, #26
 8007736:	d42b      	bmi.n	8007790 <_printf_common+0xb0>
 8007738:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800773c:	4649      	mov	r1, r9
 800773e:	4638      	mov	r0, r7
 8007740:	47c0      	blx	r8
 8007742:	3001      	adds	r0, #1
 8007744:	d01e      	beq.n	8007784 <_printf_common+0xa4>
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	68e5      	ldr	r5, [r4, #12]
 800774a:	6832      	ldr	r2, [r6, #0]
 800774c:	f003 0306 	and.w	r3, r3, #6
 8007750:	2b04      	cmp	r3, #4
 8007752:	bf08      	it	eq
 8007754:	1aad      	subeq	r5, r5, r2
 8007756:	68a3      	ldr	r3, [r4, #8]
 8007758:	6922      	ldr	r2, [r4, #16]
 800775a:	bf0c      	ite	eq
 800775c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007760:	2500      	movne	r5, #0
 8007762:	4293      	cmp	r3, r2
 8007764:	bfc4      	itt	gt
 8007766:	1a9b      	subgt	r3, r3, r2
 8007768:	18ed      	addgt	r5, r5, r3
 800776a:	2600      	movs	r6, #0
 800776c:	341a      	adds	r4, #26
 800776e:	42b5      	cmp	r5, r6
 8007770:	d11a      	bne.n	80077a8 <_printf_common+0xc8>
 8007772:	2000      	movs	r0, #0
 8007774:	e008      	b.n	8007788 <_printf_common+0xa8>
 8007776:	2301      	movs	r3, #1
 8007778:	4652      	mov	r2, sl
 800777a:	4649      	mov	r1, r9
 800777c:	4638      	mov	r0, r7
 800777e:	47c0      	blx	r8
 8007780:	3001      	adds	r0, #1
 8007782:	d103      	bne.n	800778c <_printf_common+0xac>
 8007784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800778c:	3501      	adds	r5, #1
 800778e:	e7c6      	b.n	800771e <_printf_common+0x3e>
 8007790:	18e1      	adds	r1, r4, r3
 8007792:	1c5a      	adds	r2, r3, #1
 8007794:	2030      	movs	r0, #48	; 0x30
 8007796:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800779a:	4422      	add	r2, r4
 800779c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80077a4:	3302      	adds	r3, #2
 80077a6:	e7c7      	b.n	8007738 <_printf_common+0x58>
 80077a8:	2301      	movs	r3, #1
 80077aa:	4622      	mov	r2, r4
 80077ac:	4649      	mov	r1, r9
 80077ae:	4638      	mov	r0, r7
 80077b0:	47c0      	blx	r8
 80077b2:	3001      	adds	r0, #1
 80077b4:	d0e6      	beq.n	8007784 <_printf_common+0xa4>
 80077b6:	3601      	adds	r6, #1
 80077b8:	e7d9      	b.n	800776e <_printf_common+0x8e>
	...

080077bc <_printf_i>:
 80077bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077c0:	460c      	mov	r4, r1
 80077c2:	4691      	mov	r9, r2
 80077c4:	7e27      	ldrb	r7, [r4, #24]
 80077c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80077c8:	2f78      	cmp	r7, #120	; 0x78
 80077ca:	4680      	mov	r8, r0
 80077cc:	469a      	mov	sl, r3
 80077ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077d2:	d807      	bhi.n	80077e4 <_printf_i+0x28>
 80077d4:	2f62      	cmp	r7, #98	; 0x62
 80077d6:	d80a      	bhi.n	80077ee <_printf_i+0x32>
 80077d8:	2f00      	cmp	r7, #0
 80077da:	f000 80d8 	beq.w	800798e <_printf_i+0x1d2>
 80077de:	2f58      	cmp	r7, #88	; 0x58
 80077e0:	f000 80a3 	beq.w	800792a <_printf_i+0x16e>
 80077e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80077e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077ec:	e03a      	b.n	8007864 <_printf_i+0xa8>
 80077ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80077f2:	2b15      	cmp	r3, #21
 80077f4:	d8f6      	bhi.n	80077e4 <_printf_i+0x28>
 80077f6:	a001      	add	r0, pc, #4	; (adr r0, 80077fc <_printf_i+0x40>)
 80077f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80077fc:	08007855 	.word	0x08007855
 8007800:	08007869 	.word	0x08007869
 8007804:	080077e5 	.word	0x080077e5
 8007808:	080077e5 	.word	0x080077e5
 800780c:	080077e5 	.word	0x080077e5
 8007810:	080077e5 	.word	0x080077e5
 8007814:	08007869 	.word	0x08007869
 8007818:	080077e5 	.word	0x080077e5
 800781c:	080077e5 	.word	0x080077e5
 8007820:	080077e5 	.word	0x080077e5
 8007824:	080077e5 	.word	0x080077e5
 8007828:	08007975 	.word	0x08007975
 800782c:	08007899 	.word	0x08007899
 8007830:	08007957 	.word	0x08007957
 8007834:	080077e5 	.word	0x080077e5
 8007838:	080077e5 	.word	0x080077e5
 800783c:	08007997 	.word	0x08007997
 8007840:	080077e5 	.word	0x080077e5
 8007844:	08007899 	.word	0x08007899
 8007848:	080077e5 	.word	0x080077e5
 800784c:	080077e5 	.word	0x080077e5
 8007850:	0800795f 	.word	0x0800795f
 8007854:	680b      	ldr	r3, [r1, #0]
 8007856:	1d1a      	adds	r2, r3, #4
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	600a      	str	r2, [r1, #0]
 800785c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007860:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007864:	2301      	movs	r3, #1
 8007866:	e0a3      	b.n	80079b0 <_printf_i+0x1f4>
 8007868:	6825      	ldr	r5, [r4, #0]
 800786a:	6808      	ldr	r0, [r1, #0]
 800786c:	062e      	lsls	r6, r5, #24
 800786e:	f100 0304 	add.w	r3, r0, #4
 8007872:	d50a      	bpl.n	800788a <_printf_i+0xce>
 8007874:	6805      	ldr	r5, [r0, #0]
 8007876:	600b      	str	r3, [r1, #0]
 8007878:	2d00      	cmp	r5, #0
 800787a:	da03      	bge.n	8007884 <_printf_i+0xc8>
 800787c:	232d      	movs	r3, #45	; 0x2d
 800787e:	426d      	negs	r5, r5
 8007880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007884:	485e      	ldr	r0, [pc, #376]	; (8007a00 <_printf_i+0x244>)
 8007886:	230a      	movs	r3, #10
 8007888:	e019      	b.n	80078be <_printf_i+0x102>
 800788a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800788e:	6805      	ldr	r5, [r0, #0]
 8007890:	600b      	str	r3, [r1, #0]
 8007892:	bf18      	it	ne
 8007894:	b22d      	sxthne	r5, r5
 8007896:	e7ef      	b.n	8007878 <_printf_i+0xbc>
 8007898:	680b      	ldr	r3, [r1, #0]
 800789a:	6825      	ldr	r5, [r4, #0]
 800789c:	1d18      	adds	r0, r3, #4
 800789e:	6008      	str	r0, [r1, #0]
 80078a0:	0628      	lsls	r0, r5, #24
 80078a2:	d501      	bpl.n	80078a8 <_printf_i+0xec>
 80078a4:	681d      	ldr	r5, [r3, #0]
 80078a6:	e002      	b.n	80078ae <_printf_i+0xf2>
 80078a8:	0669      	lsls	r1, r5, #25
 80078aa:	d5fb      	bpl.n	80078a4 <_printf_i+0xe8>
 80078ac:	881d      	ldrh	r5, [r3, #0]
 80078ae:	4854      	ldr	r0, [pc, #336]	; (8007a00 <_printf_i+0x244>)
 80078b0:	2f6f      	cmp	r7, #111	; 0x6f
 80078b2:	bf0c      	ite	eq
 80078b4:	2308      	moveq	r3, #8
 80078b6:	230a      	movne	r3, #10
 80078b8:	2100      	movs	r1, #0
 80078ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078be:	6866      	ldr	r6, [r4, #4]
 80078c0:	60a6      	str	r6, [r4, #8]
 80078c2:	2e00      	cmp	r6, #0
 80078c4:	bfa2      	ittt	ge
 80078c6:	6821      	ldrge	r1, [r4, #0]
 80078c8:	f021 0104 	bicge.w	r1, r1, #4
 80078cc:	6021      	strge	r1, [r4, #0]
 80078ce:	b90d      	cbnz	r5, 80078d4 <_printf_i+0x118>
 80078d0:	2e00      	cmp	r6, #0
 80078d2:	d04d      	beq.n	8007970 <_printf_i+0x1b4>
 80078d4:	4616      	mov	r6, r2
 80078d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80078da:	fb03 5711 	mls	r7, r3, r1, r5
 80078de:	5dc7      	ldrb	r7, [r0, r7]
 80078e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078e4:	462f      	mov	r7, r5
 80078e6:	42bb      	cmp	r3, r7
 80078e8:	460d      	mov	r5, r1
 80078ea:	d9f4      	bls.n	80078d6 <_printf_i+0x11a>
 80078ec:	2b08      	cmp	r3, #8
 80078ee:	d10b      	bne.n	8007908 <_printf_i+0x14c>
 80078f0:	6823      	ldr	r3, [r4, #0]
 80078f2:	07df      	lsls	r7, r3, #31
 80078f4:	d508      	bpl.n	8007908 <_printf_i+0x14c>
 80078f6:	6923      	ldr	r3, [r4, #16]
 80078f8:	6861      	ldr	r1, [r4, #4]
 80078fa:	4299      	cmp	r1, r3
 80078fc:	bfde      	ittt	le
 80078fe:	2330      	movle	r3, #48	; 0x30
 8007900:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007904:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007908:	1b92      	subs	r2, r2, r6
 800790a:	6122      	str	r2, [r4, #16]
 800790c:	f8cd a000 	str.w	sl, [sp]
 8007910:	464b      	mov	r3, r9
 8007912:	aa03      	add	r2, sp, #12
 8007914:	4621      	mov	r1, r4
 8007916:	4640      	mov	r0, r8
 8007918:	f7ff fee2 	bl	80076e0 <_printf_common>
 800791c:	3001      	adds	r0, #1
 800791e:	d14c      	bne.n	80079ba <_printf_i+0x1fe>
 8007920:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007924:	b004      	add	sp, #16
 8007926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800792a:	4835      	ldr	r0, [pc, #212]	; (8007a00 <_printf_i+0x244>)
 800792c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	680e      	ldr	r6, [r1, #0]
 8007934:	061f      	lsls	r7, r3, #24
 8007936:	f856 5b04 	ldr.w	r5, [r6], #4
 800793a:	600e      	str	r6, [r1, #0]
 800793c:	d514      	bpl.n	8007968 <_printf_i+0x1ac>
 800793e:	07d9      	lsls	r1, r3, #31
 8007940:	bf44      	itt	mi
 8007942:	f043 0320 	orrmi.w	r3, r3, #32
 8007946:	6023      	strmi	r3, [r4, #0]
 8007948:	b91d      	cbnz	r5, 8007952 <_printf_i+0x196>
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	f023 0320 	bic.w	r3, r3, #32
 8007950:	6023      	str	r3, [r4, #0]
 8007952:	2310      	movs	r3, #16
 8007954:	e7b0      	b.n	80078b8 <_printf_i+0xfc>
 8007956:	6823      	ldr	r3, [r4, #0]
 8007958:	f043 0320 	orr.w	r3, r3, #32
 800795c:	6023      	str	r3, [r4, #0]
 800795e:	2378      	movs	r3, #120	; 0x78
 8007960:	4828      	ldr	r0, [pc, #160]	; (8007a04 <_printf_i+0x248>)
 8007962:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007966:	e7e3      	b.n	8007930 <_printf_i+0x174>
 8007968:	065e      	lsls	r6, r3, #25
 800796a:	bf48      	it	mi
 800796c:	b2ad      	uxthmi	r5, r5
 800796e:	e7e6      	b.n	800793e <_printf_i+0x182>
 8007970:	4616      	mov	r6, r2
 8007972:	e7bb      	b.n	80078ec <_printf_i+0x130>
 8007974:	680b      	ldr	r3, [r1, #0]
 8007976:	6826      	ldr	r6, [r4, #0]
 8007978:	6960      	ldr	r0, [r4, #20]
 800797a:	1d1d      	adds	r5, r3, #4
 800797c:	600d      	str	r5, [r1, #0]
 800797e:	0635      	lsls	r5, r6, #24
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	d501      	bpl.n	8007988 <_printf_i+0x1cc>
 8007984:	6018      	str	r0, [r3, #0]
 8007986:	e002      	b.n	800798e <_printf_i+0x1d2>
 8007988:	0671      	lsls	r1, r6, #25
 800798a:	d5fb      	bpl.n	8007984 <_printf_i+0x1c8>
 800798c:	8018      	strh	r0, [r3, #0]
 800798e:	2300      	movs	r3, #0
 8007990:	6123      	str	r3, [r4, #16]
 8007992:	4616      	mov	r6, r2
 8007994:	e7ba      	b.n	800790c <_printf_i+0x150>
 8007996:	680b      	ldr	r3, [r1, #0]
 8007998:	1d1a      	adds	r2, r3, #4
 800799a:	600a      	str	r2, [r1, #0]
 800799c:	681e      	ldr	r6, [r3, #0]
 800799e:	6862      	ldr	r2, [r4, #4]
 80079a0:	2100      	movs	r1, #0
 80079a2:	4630      	mov	r0, r6
 80079a4:	f7f8 fc1c 	bl	80001e0 <memchr>
 80079a8:	b108      	cbz	r0, 80079ae <_printf_i+0x1f2>
 80079aa:	1b80      	subs	r0, r0, r6
 80079ac:	6060      	str	r0, [r4, #4]
 80079ae:	6863      	ldr	r3, [r4, #4]
 80079b0:	6123      	str	r3, [r4, #16]
 80079b2:	2300      	movs	r3, #0
 80079b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079b8:	e7a8      	b.n	800790c <_printf_i+0x150>
 80079ba:	6923      	ldr	r3, [r4, #16]
 80079bc:	4632      	mov	r2, r6
 80079be:	4649      	mov	r1, r9
 80079c0:	4640      	mov	r0, r8
 80079c2:	47d0      	blx	sl
 80079c4:	3001      	adds	r0, #1
 80079c6:	d0ab      	beq.n	8007920 <_printf_i+0x164>
 80079c8:	6823      	ldr	r3, [r4, #0]
 80079ca:	079b      	lsls	r3, r3, #30
 80079cc:	d413      	bmi.n	80079f6 <_printf_i+0x23a>
 80079ce:	68e0      	ldr	r0, [r4, #12]
 80079d0:	9b03      	ldr	r3, [sp, #12]
 80079d2:	4298      	cmp	r0, r3
 80079d4:	bfb8      	it	lt
 80079d6:	4618      	movlt	r0, r3
 80079d8:	e7a4      	b.n	8007924 <_printf_i+0x168>
 80079da:	2301      	movs	r3, #1
 80079dc:	4632      	mov	r2, r6
 80079de:	4649      	mov	r1, r9
 80079e0:	4640      	mov	r0, r8
 80079e2:	47d0      	blx	sl
 80079e4:	3001      	adds	r0, #1
 80079e6:	d09b      	beq.n	8007920 <_printf_i+0x164>
 80079e8:	3501      	adds	r5, #1
 80079ea:	68e3      	ldr	r3, [r4, #12]
 80079ec:	9903      	ldr	r1, [sp, #12]
 80079ee:	1a5b      	subs	r3, r3, r1
 80079f0:	42ab      	cmp	r3, r5
 80079f2:	dcf2      	bgt.n	80079da <_printf_i+0x21e>
 80079f4:	e7eb      	b.n	80079ce <_printf_i+0x212>
 80079f6:	2500      	movs	r5, #0
 80079f8:	f104 0619 	add.w	r6, r4, #25
 80079fc:	e7f5      	b.n	80079ea <_printf_i+0x22e>
 80079fe:	bf00      	nop
 8007a00:	0800a89a 	.word	0x0800a89a
 8007a04:	0800a8ab 	.word	0x0800a8ab

08007a08 <__swbuf_r>:
 8007a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a0a:	460e      	mov	r6, r1
 8007a0c:	4614      	mov	r4, r2
 8007a0e:	4605      	mov	r5, r0
 8007a10:	b118      	cbz	r0, 8007a1a <__swbuf_r+0x12>
 8007a12:	6983      	ldr	r3, [r0, #24]
 8007a14:	b90b      	cbnz	r3, 8007a1a <__swbuf_r+0x12>
 8007a16:	f001 f849 	bl	8008aac <__sinit>
 8007a1a:	4b21      	ldr	r3, [pc, #132]	; (8007aa0 <__swbuf_r+0x98>)
 8007a1c:	429c      	cmp	r4, r3
 8007a1e:	d12b      	bne.n	8007a78 <__swbuf_r+0x70>
 8007a20:	686c      	ldr	r4, [r5, #4]
 8007a22:	69a3      	ldr	r3, [r4, #24]
 8007a24:	60a3      	str	r3, [r4, #8]
 8007a26:	89a3      	ldrh	r3, [r4, #12]
 8007a28:	071a      	lsls	r2, r3, #28
 8007a2a:	d52f      	bpl.n	8007a8c <__swbuf_r+0x84>
 8007a2c:	6923      	ldr	r3, [r4, #16]
 8007a2e:	b36b      	cbz	r3, 8007a8c <__swbuf_r+0x84>
 8007a30:	6923      	ldr	r3, [r4, #16]
 8007a32:	6820      	ldr	r0, [r4, #0]
 8007a34:	1ac0      	subs	r0, r0, r3
 8007a36:	6963      	ldr	r3, [r4, #20]
 8007a38:	b2f6      	uxtb	r6, r6
 8007a3a:	4283      	cmp	r3, r0
 8007a3c:	4637      	mov	r7, r6
 8007a3e:	dc04      	bgt.n	8007a4a <__swbuf_r+0x42>
 8007a40:	4621      	mov	r1, r4
 8007a42:	4628      	mov	r0, r5
 8007a44:	f000 ff9e 	bl	8008984 <_fflush_r>
 8007a48:	bb30      	cbnz	r0, 8007a98 <__swbuf_r+0x90>
 8007a4a:	68a3      	ldr	r3, [r4, #8]
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	60a3      	str	r3, [r4, #8]
 8007a50:	6823      	ldr	r3, [r4, #0]
 8007a52:	1c5a      	adds	r2, r3, #1
 8007a54:	6022      	str	r2, [r4, #0]
 8007a56:	701e      	strb	r6, [r3, #0]
 8007a58:	6963      	ldr	r3, [r4, #20]
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	4283      	cmp	r3, r0
 8007a5e:	d004      	beq.n	8007a6a <__swbuf_r+0x62>
 8007a60:	89a3      	ldrh	r3, [r4, #12]
 8007a62:	07db      	lsls	r3, r3, #31
 8007a64:	d506      	bpl.n	8007a74 <__swbuf_r+0x6c>
 8007a66:	2e0a      	cmp	r6, #10
 8007a68:	d104      	bne.n	8007a74 <__swbuf_r+0x6c>
 8007a6a:	4621      	mov	r1, r4
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f000 ff89 	bl	8008984 <_fflush_r>
 8007a72:	b988      	cbnz	r0, 8007a98 <__swbuf_r+0x90>
 8007a74:	4638      	mov	r0, r7
 8007a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a78:	4b0a      	ldr	r3, [pc, #40]	; (8007aa4 <__swbuf_r+0x9c>)
 8007a7a:	429c      	cmp	r4, r3
 8007a7c:	d101      	bne.n	8007a82 <__swbuf_r+0x7a>
 8007a7e:	68ac      	ldr	r4, [r5, #8]
 8007a80:	e7cf      	b.n	8007a22 <__swbuf_r+0x1a>
 8007a82:	4b09      	ldr	r3, [pc, #36]	; (8007aa8 <__swbuf_r+0xa0>)
 8007a84:	429c      	cmp	r4, r3
 8007a86:	bf08      	it	eq
 8007a88:	68ec      	ldreq	r4, [r5, #12]
 8007a8a:	e7ca      	b.n	8007a22 <__swbuf_r+0x1a>
 8007a8c:	4621      	mov	r1, r4
 8007a8e:	4628      	mov	r0, r5
 8007a90:	f000 f80c 	bl	8007aac <__swsetup_r>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	d0cb      	beq.n	8007a30 <__swbuf_r+0x28>
 8007a98:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007a9c:	e7ea      	b.n	8007a74 <__swbuf_r+0x6c>
 8007a9e:	bf00      	nop
 8007aa0:	0800a970 	.word	0x0800a970
 8007aa4:	0800a990 	.word	0x0800a990
 8007aa8:	0800a950 	.word	0x0800a950

08007aac <__swsetup_r>:
 8007aac:	4b32      	ldr	r3, [pc, #200]	; (8007b78 <__swsetup_r+0xcc>)
 8007aae:	b570      	push	{r4, r5, r6, lr}
 8007ab0:	681d      	ldr	r5, [r3, #0]
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	460c      	mov	r4, r1
 8007ab6:	b125      	cbz	r5, 8007ac2 <__swsetup_r+0x16>
 8007ab8:	69ab      	ldr	r3, [r5, #24]
 8007aba:	b913      	cbnz	r3, 8007ac2 <__swsetup_r+0x16>
 8007abc:	4628      	mov	r0, r5
 8007abe:	f000 fff5 	bl	8008aac <__sinit>
 8007ac2:	4b2e      	ldr	r3, [pc, #184]	; (8007b7c <__swsetup_r+0xd0>)
 8007ac4:	429c      	cmp	r4, r3
 8007ac6:	d10f      	bne.n	8007ae8 <__swsetup_r+0x3c>
 8007ac8:	686c      	ldr	r4, [r5, #4]
 8007aca:	89a3      	ldrh	r3, [r4, #12]
 8007acc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ad0:	0719      	lsls	r1, r3, #28
 8007ad2:	d42c      	bmi.n	8007b2e <__swsetup_r+0x82>
 8007ad4:	06dd      	lsls	r5, r3, #27
 8007ad6:	d411      	bmi.n	8007afc <__swsetup_r+0x50>
 8007ad8:	2309      	movs	r3, #9
 8007ada:	6033      	str	r3, [r6, #0]
 8007adc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ae0:	81a3      	strh	r3, [r4, #12]
 8007ae2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ae6:	e03e      	b.n	8007b66 <__swsetup_r+0xba>
 8007ae8:	4b25      	ldr	r3, [pc, #148]	; (8007b80 <__swsetup_r+0xd4>)
 8007aea:	429c      	cmp	r4, r3
 8007aec:	d101      	bne.n	8007af2 <__swsetup_r+0x46>
 8007aee:	68ac      	ldr	r4, [r5, #8]
 8007af0:	e7eb      	b.n	8007aca <__swsetup_r+0x1e>
 8007af2:	4b24      	ldr	r3, [pc, #144]	; (8007b84 <__swsetup_r+0xd8>)
 8007af4:	429c      	cmp	r4, r3
 8007af6:	bf08      	it	eq
 8007af8:	68ec      	ldreq	r4, [r5, #12]
 8007afa:	e7e6      	b.n	8007aca <__swsetup_r+0x1e>
 8007afc:	0758      	lsls	r0, r3, #29
 8007afe:	d512      	bpl.n	8007b26 <__swsetup_r+0x7a>
 8007b00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b02:	b141      	cbz	r1, 8007b16 <__swsetup_r+0x6a>
 8007b04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b08:	4299      	cmp	r1, r3
 8007b0a:	d002      	beq.n	8007b12 <__swsetup_r+0x66>
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	f001 fc6d 	bl	80093ec <_free_r>
 8007b12:	2300      	movs	r3, #0
 8007b14:	6363      	str	r3, [r4, #52]	; 0x34
 8007b16:	89a3      	ldrh	r3, [r4, #12]
 8007b18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b1c:	81a3      	strh	r3, [r4, #12]
 8007b1e:	2300      	movs	r3, #0
 8007b20:	6063      	str	r3, [r4, #4]
 8007b22:	6923      	ldr	r3, [r4, #16]
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	89a3      	ldrh	r3, [r4, #12]
 8007b28:	f043 0308 	orr.w	r3, r3, #8
 8007b2c:	81a3      	strh	r3, [r4, #12]
 8007b2e:	6923      	ldr	r3, [r4, #16]
 8007b30:	b94b      	cbnz	r3, 8007b46 <__swsetup_r+0x9a>
 8007b32:	89a3      	ldrh	r3, [r4, #12]
 8007b34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b3c:	d003      	beq.n	8007b46 <__swsetup_r+0x9a>
 8007b3e:	4621      	mov	r1, r4
 8007b40:	4630      	mov	r0, r6
 8007b42:	f001 f87d 	bl	8008c40 <__smakebuf_r>
 8007b46:	89a0      	ldrh	r0, [r4, #12]
 8007b48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b4c:	f010 0301 	ands.w	r3, r0, #1
 8007b50:	d00a      	beq.n	8007b68 <__swsetup_r+0xbc>
 8007b52:	2300      	movs	r3, #0
 8007b54:	60a3      	str	r3, [r4, #8]
 8007b56:	6963      	ldr	r3, [r4, #20]
 8007b58:	425b      	negs	r3, r3
 8007b5a:	61a3      	str	r3, [r4, #24]
 8007b5c:	6923      	ldr	r3, [r4, #16]
 8007b5e:	b943      	cbnz	r3, 8007b72 <__swsetup_r+0xc6>
 8007b60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b64:	d1ba      	bne.n	8007adc <__swsetup_r+0x30>
 8007b66:	bd70      	pop	{r4, r5, r6, pc}
 8007b68:	0781      	lsls	r1, r0, #30
 8007b6a:	bf58      	it	pl
 8007b6c:	6963      	ldrpl	r3, [r4, #20]
 8007b6e:	60a3      	str	r3, [r4, #8]
 8007b70:	e7f4      	b.n	8007b5c <__swsetup_r+0xb0>
 8007b72:	2000      	movs	r0, #0
 8007b74:	e7f7      	b.n	8007b66 <__swsetup_r+0xba>
 8007b76:	bf00      	nop
 8007b78:	20000028 	.word	0x20000028
 8007b7c:	0800a970 	.word	0x0800a970
 8007b80:	0800a990 	.word	0x0800a990
 8007b84:	0800a950 	.word	0x0800a950

08007b88 <quorem>:
 8007b88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b8c:	6903      	ldr	r3, [r0, #16]
 8007b8e:	690c      	ldr	r4, [r1, #16]
 8007b90:	42a3      	cmp	r3, r4
 8007b92:	4607      	mov	r7, r0
 8007b94:	f2c0 8081 	blt.w	8007c9a <quorem+0x112>
 8007b98:	3c01      	subs	r4, #1
 8007b9a:	f101 0814 	add.w	r8, r1, #20
 8007b9e:	f100 0514 	add.w	r5, r0, #20
 8007ba2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ba6:	9301      	str	r3, [sp, #4]
 8007ba8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007bac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007bb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007bbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007bc0:	d331      	bcc.n	8007c26 <quorem+0x9e>
 8007bc2:	f04f 0e00 	mov.w	lr, #0
 8007bc6:	4640      	mov	r0, r8
 8007bc8:	46ac      	mov	ip, r5
 8007bca:	46f2      	mov	sl, lr
 8007bcc:	f850 2b04 	ldr.w	r2, [r0], #4
 8007bd0:	b293      	uxth	r3, r2
 8007bd2:	fb06 e303 	mla	r3, r6, r3, lr
 8007bd6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	ebaa 0303 	sub.w	r3, sl, r3
 8007be0:	0c12      	lsrs	r2, r2, #16
 8007be2:	f8dc a000 	ldr.w	sl, [ip]
 8007be6:	fb06 e202 	mla	r2, r6, r2, lr
 8007bea:	fa13 f38a 	uxtah	r3, r3, sl
 8007bee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007bf2:	fa1f fa82 	uxth.w	sl, r2
 8007bf6:	f8dc 2000 	ldr.w	r2, [ip]
 8007bfa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007bfe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c08:	4581      	cmp	r9, r0
 8007c0a:	f84c 3b04 	str.w	r3, [ip], #4
 8007c0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007c12:	d2db      	bcs.n	8007bcc <quorem+0x44>
 8007c14:	f855 300b 	ldr.w	r3, [r5, fp]
 8007c18:	b92b      	cbnz	r3, 8007c26 <quorem+0x9e>
 8007c1a:	9b01      	ldr	r3, [sp, #4]
 8007c1c:	3b04      	subs	r3, #4
 8007c1e:	429d      	cmp	r5, r3
 8007c20:	461a      	mov	r2, r3
 8007c22:	d32e      	bcc.n	8007c82 <quorem+0xfa>
 8007c24:	613c      	str	r4, [r7, #16]
 8007c26:	4638      	mov	r0, r7
 8007c28:	f001 fad0 	bl	80091cc <__mcmp>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	db24      	blt.n	8007c7a <quorem+0xf2>
 8007c30:	3601      	adds	r6, #1
 8007c32:	4628      	mov	r0, r5
 8007c34:	f04f 0c00 	mov.w	ip, #0
 8007c38:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c3c:	f8d0 e000 	ldr.w	lr, [r0]
 8007c40:	b293      	uxth	r3, r2
 8007c42:	ebac 0303 	sub.w	r3, ip, r3
 8007c46:	0c12      	lsrs	r2, r2, #16
 8007c48:	fa13 f38e 	uxtah	r3, r3, lr
 8007c4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007c50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c5a:	45c1      	cmp	r9, r8
 8007c5c:	f840 3b04 	str.w	r3, [r0], #4
 8007c60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007c64:	d2e8      	bcs.n	8007c38 <quorem+0xb0>
 8007c66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c6e:	b922      	cbnz	r2, 8007c7a <quorem+0xf2>
 8007c70:	3b04      	subs	r3, #4
 8007c72:	429d      	cmp	r5, r3
 8007c74:	461a      	mov	r2, r3
 8007c76:	d30a      	bcc.n	8007c8e <quorem+0x106>
 8007c78:	613c      	str	r4, [r7, #16]
 8007c7a:	4630      	mov	r0, r6
 8007c7c:	b003      	add	sp, #12
 8007c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c82:	6812      	ldr	r2, [r2, #0]
 8007c84:	3b04      	subs	r3, #4
 8007c86:	2a00      	cmp	r2, #0
 8007c88:	d1cc      	bne.n	8007c24 <quorem+0x9c>
 8007c8a:	3c01      	subs	r4, #1
 8007c8c:	e7c7      	b.n	8007c1e <quorem+0x96>
 8007c8e:	6812      	ldr	r2, [r2, #0]
 8007c90:	3b04      	subs	r3, #4
 8007c92:	2a00      	cmp	r2, #0
 8007c94:	d1f0      	bne.n	8007c78 <quorem+0xf0>
 8007c96:	3c01      	subs	r4, #1
 8007c98:	e7eb      	b.n	8007c72 <quorem+0xea>
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	e7ee      	b.n	8007c7c <quorem+0xf4>
	...

08007ca0 <_dtoa_r>:
 8007ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca4:	ed2d 8b02 	vpush	{d8}
 8007ca8:	ec57 6b10 	vmov	r6, r7, d0
 8007cac:	b095      	sub	sp, #84	; 0x54
 8007cae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007cb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007cb4:	9105      	str	r1, [sp, #20]
 8007cb6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007cba:	4604      	mov	r4, r0
 8007cbc:	9209      	str	r2, [sp, #36]	; 0x24
 8007cbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007cc0:	b975      	cbnz	r5, 8007ce0 <_dtoa_r+0x40>
 8007cc2:	2010      	movs	r0, #16
 8007cc4:	f000 fffc 	bl	8008cc0 <malloc>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	6260      	str	r0, [r4, #36]	; 0x24
 8007ccc:	b920      	cbnz	r0, 8007cd8 <_dtoa_r+0x38>
 8007cce:	4bb2      	ldr	r3, [pc, #712]	; (8007f98 <_dtoa_r+0x2f8>)
 8007cd0:	21ea      	movs	r1, #234	; 0xea
 8007cd2:	48b2      	ldr	r0, [pc, #712]	; (8007f9c <_dtoa_r+0x2fc>)
 8007cd4:	f001 fdf4 	bl	80098c0 <__assert_func>
 8007cd8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007cdc:	6005      	str	r5, [r0, #0]
 8007cde:	60c5      	str	r5, [r0, #12]
 8007ce0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ce2:	6819      	ldr	r1, [r3, #0]
 8007ce4:	b151      	cbz	r1, 8007cfc <_dtoa_r+0x5c>
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	604a      	str	r2, [r1, #4]
 8007cea:	2301      	movs	r3, #1
 8007cec:	4093      	lsls	r3, r2
 8007cee:	608b      	str	r3, [r1, #8]
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	f001 f82d 	bl	8008d50 <_Bfree>
 8007cf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	601a      	str	r2, [r3, #0]
 8007cfc:	1e3b      	subs	r3, r7, #0
 8007cfe:	bfb9      	ittee	lt
 8007d00:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007d04:	9303      	strlt	r3, [sp, #12]
 8007d06:	2300      	movge	r3, #0
 8007d08:	f8c8 3000 	strge.w	r3, [r8]
 8007d0c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007d10:	4ba3      	ldr	r3, [pc, #652]	; (8007fa0 <_dtoa_r+0x300>)
 8007d12:	bfbc      	itt	lt
 8007d14:	2201      	movlt	r2, #1
 8007d16:	f8c8 2000 	strlt.w	r2, [r8]
 8007d1a:	ea33 0309 	bics.w	r3, r3, r9
 8007d1e:	d11b      	bne.n	8007d58 <_dtoa_r+0xb8>
 8007d20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d22:	f242 730f 	movw	r3, #9999	; 0x270f
 8007d26:	6013      	str	r3, [r2, #0]
 8007d28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d2c:	4333      	orrs	r3, r6
 8007d2e:	f000 857a 	beq.w	8008826 <_dtoa_r+0xb86>
 8007d32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d34:	b963      	cbnz	r3, 8007d50 <_dtoa_r+0xb0>
 8007d36:	4b9b      	ldr	r3, [pc, #620]	; (8007fa4 <_dtoa_r+0x304>)
 8007d38:	e024      	b.n	8007d84 <_dtoa_r+0xe4>
 8007d3a:	4b9b      	ldr	r3, [pc, #620]	; (8007fa8 <_dtoa_r+0x308>)
 8007d3c:	9300      	str	r3, [sp, #0]
 8007d3e:	3308      	adds	r3, #8
 8007d40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007d42:	6013      	str	r3, [r2, #0]
 8007d44:	9800      	ldr	r0, [sp, #0]
 8007d46:	b015      	add	sp, #84	; 0x54
 8007d48:	ecbd 8b02 	vpop	{d8}
 8007d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d50:	4b94      	ldr	r3, [pc, #592]	; (8007fa4 <_dtoa_r+0x304>)
 8007d52:	9300      	str	r3, [sp, #0]
 8007d54:	3303      	adds	r3, #3
 8007d56:	e7f3      	b.n	8007d40 <_dtoa_r+0xa0>
 8007d58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	ec51 0b17 	vmov	r0, r1, d7
 8007d62:	2300      	movs	r3, #0
 8007d64:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007d68:	f7f8 feae 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d6c:	4680      	mov	r8, r0
 8007d6e:	b158      	cbz	r0, 8007d88 <_dtoa_r+0xe8>
 8007d70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d72:	2301      	movs	r3, #1
 8007d74:	6013      	str	r3, [r2, #0]
 8007d76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 8551 	beq.w	8008820 <_dtoa_r+0xb80>
 8007d7e:	488b      	ldr	r0, [pc, #556]	; (8007fac <_dtoa_r+0x30c>)
 8007d80:	6018      	str	r0, [r3, #0]
 8007d82:	1e43      	subs	r3, r0, #1
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	e7dd      	b.n	8007d44 <_dtoa_r+0xa4>
 8007d88:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007d8c:	aa12      	add	r2, sp, #72	; 0x48
 8007d8e:	a913      	add	r1, sp, #76	; 0x4c
 8007d90:	4620      	mov	r0, r4
 8007d92:	f001 fabf 	bl	8009314 <__d2b>
 8007d96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d9a:	4683      	mov	fp, r0
 8007d9c:	2d00      	cmp	r5, #0
 8007d9e:	d07c      	beq.n	8007e9a <_dtoa_r+0x1fa>
 8007da0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007da2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007da6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007daa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007dae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007db2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007db6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007dba:	4b7d      	ldr	r3, [pc, #500]	; (8007fb0 <_dtoa_r+0x310>)
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	4639      	mov	r1, r7
 8007dc2:	f7f8 fa61 	bl	8000288 <__aeabi_dsub>
 8007dc6:	a36e      	add	r3, pc, #440	; (adr r3, 8007f80 <_dtoa_r+0x2e0>)
 8007dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dcc:	f7f8 fc14 	bl	80005f8 <__aeabi_dmul>
 8007dd0:	a36d      	add	r3, pc, #436	; (adr r3, 8007f88 <_dtoa_r+0x2e8>)
 8007dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd6:	f7f8 fa59 	bl	800028c <__adddf3>
 8007dda:	4606      	mov	r6, r0
 8007ddc:	4628      	mov	r0, r5
 8007dde:	460f      	mov	r7, r1
 8007de0:	f7f8 fba0 	bl	8000524 <__aeabi_i2d>
 8007de4:	a36a      	add	r3, pc, #424	; (adr r3, 8007f90 <_dtoa_r+0x2f0>)
 8007de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dea:	f7f8 fc05 	bl	80005f8 <__aeabi_dmul>
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	4630      	mov	r0, r6
 8007df4:	4639      	mov	r1, r7
 8007df6:	f7f8 fa49 	bl	800028c <__adddf3>
 8007dfa:	4606      	mov	r6, r0
 8007dfc:	460f      	mov	r7, r1
 8007dfe:	f7f8 feab 	bl	8000b58 <__aeabi_d2iz>
 8007e02:	2200      	movs	r2, #0
 8007e04:	4682      	mov	sl, r0
 8007e06:	2300      	movs	r3, #0
 8007e08:	4630      	mov	r0, r6
 8007e0a:	4639      	mov	r1, r7
 8007e0c:	f7f8 fe66 	bl	8000adc <__aeabi_dcmplt>
 8007e10:	b148      	cbz	r0, 8007e26 <_dtoa_r+0x186>
 8007e12:	4650      	mov	r0, sl
 8007e14:	f7f8 fb86 	bl	8000524 <__aeabi_i2d>
 8007e18:	4632      	mov	r2, r6
 8007e1a:	463b      	mov	r3, r7
 8007e1c:	f7f8 fe54 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e20:	b908      	cbnz	r0, 8007e26 <_dtoa_r+0x186>
 8007e22:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007e26:	f1ba 0f16 	cmp.w	sl, #22
 8007e2a:	d854      	bhi.n	8007ed6 <_dtoa_r+0x236>
 8007e2c:	4b61      	ldr	r3, [pc, #388]	; (8007fb4 <_dtoa_r+0x314>)
 8007e2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e3a:	f7f8 fe4f 	bl	8000adc <__aeabi_dcmplt>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	d04b      	beq.n	8007eda <_dtoa_r+0x23a>
 8007e42:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007e46:	2300      	movs	r3, #0
 8007e48:	930e      	str	r3, [sp, #56]	; 0x38
 8007e4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e4c:	1b5d      	subs	r5, r3, r5
 8007e4e:	1e6b      	subs	r3, r5, #1
 8007e50:	9304      	str	r3, [sp, #16]
 8007e52:	bf43      	ittte	mi
 8007e54:	2300      	movmi	r3, #0
 8007e56:	f1c5 0801 	rsbmi	r8, r5, #1
 8007e5a:	9304      	strmi	r3, [sp, #16]
 8007e5c:	f04f 0800 	movpl.w	r8, #0
 8007e60:	f1ba 0f00 	cmp.w	sl, #0
 8007e64:	db3b      	blt.n	8007ede <_dtoa_r+0x23e>
 8007e66:	9b04      	ldr	r3, [sp, #16]
 8007e68:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007e6c:	4453      	add	r3, sl
 8007e6e:	9304      	str	r3, [sp, #16]
 8007e70:	2300      	movs	r3, #0
 8007e72:	9306      	str	r3, [sp, #24]
 8007e74:	9b05      	ldr	r3, [sp, #20]
 8007e76:	2b09      	cmp	r3, #9
 8007e78:	d869      	bhi.n	8007f4e <_dtoa_r+0x2ae>
 8007e7a:	2b05      	cmp	r3, #5
 8007e7c:	bfc4      	itt	gt
 8007e7e:	3b04      	subgt	r3, #4
 8007e80:	9305      	strgt	r3, [sp, #20]
 8007e82:	9b05      	ldr	r3, [sp, #20]
 8007e84:	f1a3 0302 	sub.w	r3, r3, #2
 8007e88:	bfcc      	ite	gt
 8007e8a:	2500      	movgt	r5, #0
 8007e8c:	2501      	movle	r5, #1
 8007e8e:	2b03      	cmp	r3, #3
 8007e90:	d869      	bhi.n	8007f66 <_dtoa_r+0x2c6>
 8007e92:	e8df f003 	tbb	[pc, r3]
 8007e96:	4e2c      	.short	0x4e2c
 8007e98:	5a4c      	.short	0x5a4c
 8007e9a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007e9e:	441d      	add	r5, r3
 8007ea0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007ea4:	2b20      	cmp	r3, #32
 8007ea6:	bfc1      	itttt	gt
 8007ea8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007eac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007eb0:	fa09 f303 	lslgt.w	r3, r9, r3
 8007eb4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007eb8:	bfda      	itte	le
 8007eba:	f1c3 0320 	rsble	r3, r3, #32
 8007ebe:	fa06 f003 	lslle.w	r0, r6, r3
 8007ec2:	4318      	orrgt	r0, r3
 8007ec4:	f7f8 fb1e 	bl	8000504 <__aeabi_ui2d>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	4606      	mov	r6, r0
 8007ecc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007ed0:	3d01      	subs	r5, #1
 8007ed2:	9310      	str	r3, [sp, #64]	; 0x40
 8007ed4:	e771      	b.n	8007dba <_dtoa_r+0x11a>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e7b6      	b.n	8007e48 <_dtoa_r+0x1a8>
 8007eda:	900e      	str	r0, [sp, #56]	; 0x38
 8007edc:	e7b5      	b.n	8007e4a <_dtoa_r+0x1aa>
 8007ede:	f1ca 0300 	rsb	r3, sl, #0
 8007ee2:	9306      	str	r3, [sp, #24]
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	eba8 080a 	sub.w	r8, r8, sl
 8007eea:	930d      	str	r3, [sp, #52]	; 0x34
 8007eec:	e7c2      	b.n	8007e74 <_dtoa_r+0x1d4>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	9308      	str	r3, [sp, #32]
 8007ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	dc39      	bgt.n	8007f6c <_dtoa_r+0x2cc>
 8007ef8:	f04f 0901 	mov.w	r9, #1
 8007efc:	f8cd 9004 	str.w	r9, [sp, #4]
 8007f00:	464b      	mov	r3, r9
 8007f02:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007f06:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007f08:	2200      	movs	r2, #0
 8007f0a:	6042      	str	r2, [r0, #4]
 8007f0c:	2204      	movs	r2, #4
 8007f0e:	f102 0614 	add.w	r6, r2, #20
 8007f12:	429e      	cmp	r6, r3
 8007f14:	6841      	ldr	r1, [r0, #4]
 8007f16:	d92f      	bls.n	8007f78 <_dtoa_r+0x2d8>
 8007f18:	4620      	mov	r0, r4
 8007f1a:	f000 fed9 	bl	8008cd0 <_Balloc>
 8007f1e:	9000      	str	r0, [sp, #0]
 8007f20:	2800      	cmp	r0, #0
 8007f22:	d14b      	bne.n	8007fbc <_dtoa_r+0x31c>
 8007f24:	4b24      	ldr	r3, [pc, #144]	; (8007fb8 <_dtoa_r+0x318>)
 8007f26:	4602      	mov	r2, r0
 8007f28:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007f2c:	e6d1      	b.n	8007cd2 <_dtoa_r+0x32>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e7de      	b.n	8007ef0 <_dtoa_r+0x250>
 8007f32:	2300      	movs	r3, #0
 8007f34:	9308      	str	r3, [sp, #32]
 8007f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f38:	eb0a 0903 	add.w	r9, sl, r3
 8007f3c:	f109 0301 	add.w	r3, r9, #1
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	9301      	str	r3, [sp, #4]
 8007f44:	bfb8      	it	lt
 8007f46:	2301      	movlt	r3, #1
 8007f48:	e7dd      	b.n	8007f06 <_dtoa_r+0x266>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e7f2      	b.n	8007f34 <_dtoa_r+0x294>
 8007f4e:	2501      	movs	r5, #1
 8007f50:	2300      	movs	r3, #0
 8007f52:	9305      	str	r3, [sp, #20]
 8007f54:	9508      	str	r5, [sp, #32]
 8007f56:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007f60:	2312      	movs	r3, #18
 8007f62:	9209      	str	r2, [sp, #36]	; 0x24
 8007f64:	e7cf      	b.n	8007f06 <_dtoa_r+0x266>
 8007f66:	2301      	movs	r3, #1
 8007f68:	9308      	str	r3, [sp, #32]
 8007f6a:	e7f4      	b.n	8007f56 <_dtoa_r+0x2b6>
 8007f6c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007f70:	f8cd 9004 	str.w	r9, [sp, #4]
 8007f74:	464b      	mov	r3, r9
 8007f76:	e7c6      	b.n	8007f06 <_dtoa_r+0x266>
 8007f78:	3101      	adds	r1, #1
 8007f7a:	6041      	str	r1, [r0, #4]
 8007f7c:	0052      	lsls	r2, r2, #1
 8007f7e:	e7c6      	b.n	8007f0e <_dtoa_r+0x26e>
 8007f80:	636f4361 	.word	0x636f4361
 8007f84:	3fd287a7 	.word	0x3fd287a7
 8007f88:	8b60c8b3 	.word	0x8b60c8b3
 8007f8c:	3fc68a28 	.word	0x3fc68a28
 8007f90:	509f79fb 	.word	0x509f79fb
 8007f94:	3fd34413 	.word	0x3fd34413
 8007f98:	0800a8c9 	.word	0x0800a8c9
 8007f9c:	0800a8e0 	.word	0x0800a8e0
 8007fa0:	7ff00000 	.word	0x7ff00000
 8007fa4:	0800a8c5 	.word	0x0800a8c5
 8007fa8:	0800a8bc 	.word	0x0800a8bc
 8007fac:	0800a899 	.word	0x0800a899
 8007fb0:	3ff80000 	.word	0x3ff80000
 8007fb4:	0800aa38 	.word	0x0800aa38
 8007fb8:	0800a93f 	.word	0x0800a93f
 8007fbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fbe:	9a00      	ldr	r2, [sp, #0]
 8007fc0:	601a      	str	r2, [r3, #0]
 8007fc2:	9b01      	ldr	r3, [sp, #4]
 8007fc4:	2b0e      	cmp	r3, #14
 8007fc6:	f200 80ad 	bhi.w	8008124 <_dtoa_r+0x484>
 8007fca:	2d00      	cmp	r5, #0
 8007fcc:	f000 80aa 	beq.w	8008124 <_dtoa_r+0x484>
 8007fd0:	f1ba 0f00 	cmp.w	sl, #0
 8007fd4:	dd36      	ble.n	8008044 <_dtoa_r+0x3a4>
 8007fd6:	4ac3      	ldr	r2, [pc, #780]	; (80082e4 <_dtoa_r+0x644>)
 8007fd8:	f00a 030f 	and.w	r3, sl, #15
 8007fdc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007fe0:	ed93 7b00 	vldr	d7, [r3]
 8007fe4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007fe8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007fec:	eeb0 8a47 	vmov.f32	s16, s14
 8007ff0:	eef0 8a67 	vmov.f32	s17, s15
 8007ff4:	d016      	beq.n	8008024 <_dtoa_r+0x384>
 8007ff6:	4bbc      	ldr	r3, [pc, #752]	; (80082e8 <_dtoa_r+0x648>)
 8007ff8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ffc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008000:	f7f8 fc24 	bl	800084c <__aeabi_ddiv>
 8008004:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008008:	f007 070f 	and.w	r7, r7, #15
 800800c:	2503      	movs	r5, #3
 800800e:	4eb6      	ldr	r6, [pc, #728]	; (80082e8 <_dtoa_r+0x648>)
 8008010:	b957      	cbnz	r7, 8008028 <_dtoa_r+0x388>
 8008012:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008016:	ec53 2b18 	vmov	r2, r3, d8
 800801a:	f7f8 fc17 	bl	800084c <__aeabi_ddiv>
 800801e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008022:	e029      	b.n	8008078 <_dtoa_r+0x3d8>
 8008024:	2502      	movs	r5, #2
 8008026:	e7f2      	b.n	800800e <_dtoa_r+0x36e>
 8008028:	07f9      	lsls	r1, r7, #31
 800802a:	d508      	bpl.n	800803e <_dtoa_r+0x39e>
 800802c:	ec51 0b18 	vmov	r0, r1, d8
 8008030:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008034:	f7f8 fae0 	bl	80005f8 <__aeabi_dmul>
 8008038:	ec41 0b18 	vmov	d8, r0, r1
 800803c:	3501      	adds	r5, #1
 800803e:	107f      	asrs	r7, r7, #1
 8008040:	3608      	adds	r6, #8
 8008042:	e7e5      	b.n	8008010 <_dtoa_r+0x370>
 8008044:	f000 80a6 	beq.w	8008194 <_dtoa_r+0x4f4>
 8008048:	f1ca 0600 	rsb	r6, sl, #0
 800804c:	4ba5      	ldr	r3, [pc, #660]	; (80082e4 <_dtoa_r+0x644>)
 800804e:	4fa6      	ldr	r7, [pc, #664]	; (80082e8 <_dtoa_r+0x648>)
 8008050:	f006 020f 	and.w	r2, r6, #15
 8008054:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008060:	f7f8 faca 	bl	80005f8 <__aeabi_dmul>
 8008064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008068:	1136      	asrs	r6, r6, #4
 800806a:	2300      	movs	r3, #0
 800806c:	2502      	movs	r5, #2
 800806e:	2e00      	cmp	r6, #0
 8008070:	f040 8085 	bne.w	800817e <_dtoa_r+0x4de>
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1d2      	bne.n	800801e <_dtoa_r+0x37e>
 8008078:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 808c 	beq.w	8008198 <_dtoa_r+0x4f8>
 8008080:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008084:	4b99      	ldr	r3, [pc, #612]	; (80082ec <_dtoa_r+0x64c>)
 8008086:	2200      	movs	r2, #0
 8008088:	4630      	mov	r0, r6
 800808a:	4639      	mov	r1, r7
 800808c:	f7f8 fd26 	bl	8000adc <__aeabi_dcmplt>
 8008090:	2800      	cmp	r0, #0
 8008092:	f000 8081 	beq.w	8008198 <_dtoa_r+0x4f8>
 8008096:	9b01      	ldr	r3, [sp, #4]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d07d      	beq.n	8008198 <_dtoa_r+0x4f8>
 800809c:	f1b9 0f00 	cmp.w	r9, #0
 80080a0:	dd3c      	ble.n	800811c <_dtoa_r+0x47c>
 80080a2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80080a6:	9307      	str	r3, [sp, #28]
 80080a8:	2200      	movs	r2, #0
 80080aa:	4b91      	ldr	r3, [pc, #580]	; (80082f0 <_dtoa_r+0x650>)
 80080ac:	4630      	mov	r0, r6
 80080ae:	4639      	mov	r1, r7
 80080b0:	f7f8 faa2 	bl	80005f8 <__aeabi_dmul>
 80080b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080b8:	3501      	adds	r5, #1
 80080ba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80080be:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80080c2:	4628      	mov	r0, r5
 80080c4:	f7f8 fa2e 	bl	8000524 <__aeabi_i2d>
 80080c8:	4632      	mov	r2, r6
 80080ca:	463b      	mov	r3, r7
 80080cc:	f7f8 fa94 	bl	80005f8 <__aeabi_dmul>
 80080d0:	4b88      	ldr	r3, [pc, #544]	; (80082f4 <_dtoa_r+0x654>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	f7f8 f8da 	bl	800028c <__adddf3>
 80080d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80080dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080e0:	9303      	str	r3, [sp, #12]
 80080e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d15c      	bne.n	80081a2 <_dtoa_r+0x502>
 80080e8:	4b83      	ldr	r3, [pc, #524]	; (80082f8 <_dtoa_r+0x658>)
 80080ea:	2200      	movs	r2, #0
 80080ec:	4630      	mov	r0, r6
 80080ee:	4639      	mov	r1, r7
 80080f0:	f7f8 f8ca 	bl	8000288 <__aeabi_dsub>
 80080f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080f8:	4606      	mov	r6, r0
 80080fa:	460f      	mov	r7, r1
 80080fc:	f7f8 fd0c 	bl	8000b18 <__aeabi_dcmpgt>
 8008100:	2800      	cmp	r0, #0
 8008102:	f040 8296 	bne.w	8008632 <_dtoa_r+0x992>
 8008106:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800810a:	4630      	mov	r0, r6
 800810c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008110:	4639      	mov	r1, r7
 8008112:	f7f8 fce3 	bl	8000adc <__aeabi_dcmplt>
 8008116:	2800      	cmp	r0, #0
 8008118:	f040 8288 	bne.w	800862c <_dtoa_r+0x98c>
 800811c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008120:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008124:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008126:	2b00      	cmp	r3, #0
 8008128:	f2c0 8158 	blt.w	80083dc <_dtoa_r+0x73c>
 800812c:	f1ba 0f0e 	cmp.w	sl, #14
 8008130:	f300 8154 	bgt.w	80083dc <_dtoa_r+0x73c>
 8008134:	4b6b      	ldr	r3, [pc, #428]	; (80082e4 <_dtoa_r+0x644>)
 8008136:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800813a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800813e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008140:	2b00      	cmp	r3, #0
 8008142:	f280 80e3 	bge.w	800830c <_dtoa_r+0x66c>
 8008146:	9b01      	ldr	r3, [sp, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	f300 80df 	bgt.w	800830c <_dtoa_r+0x66c>
 800814e:	f040 826d 	bne.w	800862c <_dtoa_r+0x98c>
 8008152:	4b69      	ldr	r3, [pc, #420]	; (80082f8 <_dtoa_r+0x658>)
 8008154:	2200      	movs	r2, #0
 8008156:	4640      	mov	r0, r8
 8008158:	4649      	mov	r1, r9
 800815a:	f7f8 fa4d 	bl	80005f8 <__aeabi_dmul>
 800815e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008162:	f7f8 fccf 	bl	8000b04 <__aeabi_dcmpge>
 8008166:	9e01      	ldr	r6, [sp, #4]
 8008168:	4637      	mov	r7, r6
 800816a:	2800      	cmp	r0, #0
 800816c:	f040 8243 	bne.w	80085f6 <_dtoa_r+0x956>
 8008170:	9d00      	ldr	r5, [sp, #0]
 8008172:	2331      	movs	r3, #49	; 0x31
 8008174:	f805 3b01 	strb.w	r3, [r5], #1
 8008178:	f10a 0a01 	add.w	sl, sl, #1
 800817c:	e23f      	b.n	80085fe <_dtoa_r+0x95e>
 800817e:	07f2      	lsls	r2, r6, #31
 8008180:	d505      	bpl.n	800818e <_dtoa_r+0x4ee>
 8008182:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008186:	f7f8 fa37 	bl	80005f8 <__aeabi_dmul>
 800818a:	3501      	adds	r5, #1
 800818c:	2301      	movs	r3, #1
 800818e:	1076      	asrs	r6, r6, #1
 8008190:	3708      	adds	r7, #8
 8008192:	e76c      	b.n	800806e <_dtoa_r+0x3ce>
 8008194:	2502      	movs	r5, #2
 8008196:	e76f      	b.n	8008078 <_dtoa_r+0x3d8>
 8008198:	9b01      	ldr	r3, [sp, #4]
 800819a:	f8cd a01c 	str.w	sl, [sp, #28]
 800819e:	930c      	str	r3, [sp, #48]	; 0x30
 80081a0:	e78d      	b.n	80080be <_dtoa_r+0x41e>
 80081a2:	9900      	ldr	r1, [sp, #0]
 80081a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80081a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081a8:	4b4e      	ldr	r3, [pc, #312]	; (80082e4 <_dtoa_r+0x644>)
 80081aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80081ae:	4401      	add	r1, r0
 80081b0:	9102      	str	r1, [sp, #8]
 80081b2:	9908      	ldr	r1, [sp, #32]
 80081b4:	eeb0 8a47 	vmov.f32	s16, s14
 80081b8:	eef0 8a67 	vmov.f32	s17, s15
 80081bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081c4:	2900      	cmp	r1, #0
 80081c6:	d045      	beq.n	8008254 <_dtoa_r+0x5b4>
 80081c8:	494c      	ldr	r1, [pc, #304]	; (80082fc <_dtoa_r+0x65c>)
 80081ca:	2000      	movs	r0, #0
 80081cc:	f7f8 fb3e 	bl	800084c <__aeabi_ddiv>
 80081d0:	ec53 2b18 	vmov	r2, r3, d8
 80081d4:	f7f8 f858 	bl	8000288 <__aeabi_dsub>
 80081d8:	9d00      	ldr	r5, [sp, #0]
 80081da:	ec41 0b18 	vmov	d8, r0, r1
 80081de:	4639      	mov	r1, r7
 80081e0:	4630      	mov	r0, r6
 80081e2:	f7f8 fcb9 	bl	8000b58 <__aeabi_d2iz>
 80081e6:	900c      	str	r0, [sp, #48]	; 0x30
 80081e8:	f7f8 f99c 	bl	8000524 <__aeabi_i2d>
 80081ec:	4602      	mov	r2, r0
 80081ee:	460b      	mov	r3, r1
 80081f0:	4630      	mov	r0, r6
 80081f2:	4639      	mov	r1, r7
 80081f4:	f7f8 f848 	bl	8000288 <__aeabi_dsub>
 80081f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081fa:	3330      	adds	r3, #48	; 0x30
 80081fc:	f805 3b01 	strb.w	r3, [r5], #1
 8008200:	ec53 2b18 	vmov	r2, r3, d8
 8008204:	4606      	mov	r6, r0
 8008206:	460f      	mov	r7, r1
 8008208:	f7f8 fc68 	bl	8000adc <__aeabi_dcmplt>
 800820c:	2800      	cmp	r0, #0
 800820e:	d165      	bne.n	80082dc <_dtoa_r+0x63c>
 8008210:	4632      	mov	r2, r6
 8008212:	463b      	mov	r3, r7
 8008214:	4935      	ldr	r1, [pc, #212]	; (80082ec <_dtoa_r+0x64c>)
 8008216:	2000      	movs	r0, #0
 8008218:	f7f8 f836 	bl	8000288 <__aeabi_dsub>
 800821c:	ec53 2b18 	vmov	r2, r3, d8
 8008220:	f7f8 fc5c 	bl	8000adc <__aeabi_dcmplt>
 8008224:	2800      	cmp	r0, #0
 8008226:	f040 80b9 	bne.w	800839c <_dtoa_r+0x6fc>
 800822a:	9b02      	ldr	r3, [sp, #8]
 800822c:	429d      	cmp	r5, r3
 800822e:	f43f af75 	beq.w	800811c <_dtoa_r+0x47c>
 8008232:	4b2f      	ldr	r3, [pc, #188]	; (80082f0 <_dtoa_r+0x650>)
 8008234:	ec51 0b18 	vmov	r0, r1, d8
 8008238:	2200      	movs	r2, #0
 800823a:	f7f8 f9dd 	bl	80005f8 <__aeabi_dmul>
 800823e:	4b2c      	ldr	r3, [pc, #176]	; (80082f0 <_dtoa_r+0x650>)
 8008240:	ec41 0b18 	vmov	d8, r0, r1
 8008244:	2200      	movs	r2, #0
 8008246:	4630      	mov	r0, r6
 8008248:	4639      	mov	r1, r7
 800824a:	f7f8 f9d5 	bl	80005f8 <__aeabi_dmul>
 800824e:	4606      	mov	r6, r0
 8008250:	460f      	mov	r7, r1
 8008252:	e7c4      	b.n	80081de <_dtoa_r+0x53e>
 8008254:	ec51 0b17 	vmov	r0, r1, d7
 8008258:	f7f8 f9ce 	bl	80005f8 <__aeabi_dmul>
 800825c:	9b02      	ldr	r3, [sp, #8]
 800825e:	9d00      	ldr	r5, [sp, #0]
 8008260:	930c      	str	r3, [sp, #48]	; 0x30
 8008262:	ec41 0b18 	vmov	d8, r0, r1
 8008266:	4639      	mov	r1, r7
 8008268:	4630      	mov	r0, r6
 800826a:	f7f8 fc75 	bl	8000b58 <__aeabi_d2iz>
 800826e:	9011      	str	r0, [sp, #68]	; 0x44
 8008270:	f7f8 f958 	bl	8000524 <__aeabi_i2d>
 8008274:	4602      	mov	r2, r0
 8008276:	460b      	mov	r3, r1
 8008278:	4630      	mov	r0, r6
 800827a:	4639      	mov	r1, r7
 800827c:	f7f8 f804 	bl	8000288 <__aeabi_dsub>
 8008280:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008282:	3330      	adds	r3, #48	; 0x30
 8008284:	f805 3b01 	strb.w	r3, [r5], #1
 8008288:	9b02      	ldr	r3, [sp, #8]
 800828a:	429d      	cmp	r5, r3
 800828c:	4606      	mov	r6, r0
 800828e:	460f      	mov	r7, r1
 8008290:	f04f 0200 	mov.w	r2, #0
 8008294:	d134      	bne.n	8008300 <_dtoa_r+0x660>
 8008296:	4b19      	ldr	r3, [pc, #100]	; (80082fc <_dtoa_r+0x65c>)
 8008298:	ec51 0b18 	vmov	r0, r1, d8
 800829c:	f7f7 fff6 	bl	800028c <__adddf3>
 80082a0:	4602      	mov	r2, r0
 80082a2:	460b      	mov	r3, r1
 80082a4:	4630      	mov	r0, r6
 80082a6:	4639      	mov	r1, r7
 80082a8:	f7f8 fc36 	bl	8000b18 <__aeabi_dcmpgt>
 80082ac:	2800      	cmp	r0, #0
 80082ae:	d175      	bne.n	800839c <_dtoa_r+0x6fc>
 80082b0:	ec53 2b18 	vmov	r2, r3, d8
 80082b4:	4911      	ldr	r1, [pc, #68]	; (80082fc <_dtoa_r+0x65c>)
 80082b6:	2000      	movs	r0, #0
 80082b8:	f7f7 ffe6 	bl	8000288 <__aeabi_dsub>
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	4630      	mov	r0, r6
 80082c2:	4639      	mov	r1, r7
 80082c4:	f7f8 fc0a 	bl	8000adc <__aeabi_dcmplt>
 80082c8:	2800      	cmp	r0, #0
 80082ca:	f43f af27 	beq.w	800811c <_dtoa_r+0x47c>
 80082ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80082d0:	1e6b      	subs	r3, r5, #1
 80082d2:	930c      	str	r3, [sp, #48]	; 0x30
 80082d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80082d8:	2b30      	cmp	r3, #48	; 0x30
 80082da:	d0f8      	beq.n	80082ce <_dtoa_r+0x62e>
 80082dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80082e0:	e04a      	b.n	8008378 <_dtoa_r+0x6d8>
 80082e2:	bf00      	nop
 80082e4:	0800aa38 	.word	0x0800aa38
 80082e8:	0800aa10 	.word	0x0800aa10
 80082ec:	3ff00000 	.word	0x3ff00000
 80082f0:	40240000 	.word	0x40240000
 80082f4:	401c0000 	.word	0x401c0000
 80082f8:	40140000 	.word	0x40140000
 80082fc:	3fe00000 	.word	0x3fe00000
 8008300:	4baf      	ldr	r3, [pc, #700]	; (80085c0 <_dtoa_r+0x920>)
 8008302:	f7f8 f979 	bl	80005f8 <__aeabi_dmul>
 8008306:	4606      	mov	r6, r0
 8008308:	460f      	mov	r7, r1
 800830a:	e7ac      	b.n	8008266 <_dtoa_r+0x5c6>
 800830c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008310:	9d00      	ldr	r5, [sp, #0]
 8008312:	4642      	mov	r2, r8
 8008314:	464b      	mov	r3, r9
 8008316:	4630      	mov	r0, r6
 8008318:	4639      	mov	r1, r7
 800831a:	f7f8 fa97 	bl	800084c <__aeabi_ddiv>
 800831e:	f7f8 fc1b 	bl	8000b58 <__aeabi_d2iz>
 8008322:	9002      	str	r0, [sp, #8]
 8008324:	f7f8 f8fe 	bl	8000524 <__aeabi_i2d>
 8008328:	4642      	mov	r2, r8
 800832a:	464b      	mov	r3, r9
 800832c:	f7f8 f964 	bl	80005f8 <__aeabi_dmul>
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	4630      	mov	r0, r6
 8008336:	4639      	mov	r1, r7
 8008338:	f7f7 ffa6 	bl	8000288 <__aeabi_dsub>
 800833c:	9e02      	ldr	r6, [sp, #8]
 800833e:	9f01      	ldr	r7, [sp, #4]
 8008340:	3630      	adds	r6, #48	; 0x30
 8008342:	f805 6b01 	strb.w	r6, [r5], #1
 8008346:	9e00      	ldr	r6, [sp, #0]
 8008348:	1bae      	subs	r6, r5, r6
 800834a:	42b7      	cmp	r7, r6
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	d137      	bne.n	80083c2 <_dtoa_r+0x722>
 8008352:	f7f7 ff9b 	bl	800028c <__adddf3>
 8008356:	4642      	mov	r2, r8
 8008358:	464b      	mov	r3, r9
 800835a:	4606      	mov	r6, r0
 800835c:	460f      	mov	r7, r1
 800835e:	f7f8 fbdb 	bl	8000b18 <__aeabi_dcmpgt>
 8008362:	b9c8      	cbnz	r0, 8008398 <_dtoa_r+0x6f8>
 8008364:	4642      	mov	r2, r8
 8008366:	464b      	mov	r3, r9
 8008368:	4630      	mov	r0, r6
 800836a:	4639      	mov	r1, r7
 800836c:	f7f8 fbac 	bl	8000ac8 <__aeabi_dcmpeq>
 8008370:	b110      	cbz	r0, 8008378 <_dtoa_r+0x6d8>
 8008372:	9b02      	ldr	r3, [sp, #8]
 8008374:	07d9      	lsls	r1, r3, #31
 8008376:	d40f      	bmi.n	8008398 <_dtoa_r+0x6f8>
 8008378:	4620      	mov	r0, r4
 800837a:	4659      	mov	r1, fp
 800837c:	f000 fce8 	bl	8008d50 <_Bfree>
 8008380:	2300      	movs	r3, #0
 8008382:	702b      	strb	r3, [r5, #0]
 8008384:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008386:	f10a 0001 	add.w	r0, sl, #1
 800838a:	6018      	str	r0, [r3, #0]
 800838c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800838e:	2b00      	cmp	r3, #0
 8008390:	f43f acd8 	beq.w	8007d44 <_dtoa_r+0xa4>
 8008394:	601d      	str	r5, [r3, #0]
 8008396:	e4d5      	b.n	8007d44 <_dtoa_r+0xa4>
 8008398:	f8cd a01c 	str.w	sl, [sp, #28]
 800839c:	462b      	mov	r3, r5
 800839e:	461d      	mov	r5, r3
 80083a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083a4:	2a39      	cmp	r2, #57	; 0x39
 80083a6:	d108      	bne.n	80083ba <_dtoa_r+0x71a>
 80083a8:	9a00      	ldr	r2, [sp, #0]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d1f7      	bne.n	800839e <_dtoa_r+0x6fe>
 80083ae:	9a07      	ldr	r2, [sp, #28]
 80083b0:	9900      	ldr	r1, [sp, #0]
 80083b2:	3201      	adds	r2, #1
 80083b4:	9207      	str	r2, [sp, #28]
 80083b6:	2230      	movs	r2, #48	; 0x30
 80083b8:	700a      	strb	r2, [r1, #0]
 80083ba:	781a      	ldrb	r2, [r3, #0]
 80083bc:	3201      	adds	r2, #1
 80083be:	701a      	strb	r2, [r3, #0]
 80083c0:	e78c      	b.n	80082dc <_dtoa_r+0x63c>
 80083c2:	4b7f      	ldr	r3, [pc, #508]	; (80085c0 <_dtoa_r+0x920>)
 80083c4:	2200      	movs	r2, #0
 80083c6:	f7f8 f917 	bl	80005f8 <__aeabi_dmul>
 80083ca:	2200      	movs	r2, #0
 80083cc:	2300      	movs	r3, #0
 80083ce:	4606      	mov	r6, r0
 80083d0:	460f      	mov	r7, r1
 80083d2:	f7f8 fb79 	bl	8000ac8 <__aeabi_dcmpeq>
 80083d6:	2800      	cmp	r0, #0
 80083d8:	d09b      	beq.n	8008312 <_dtoa_r+0x672>
 80083da:	e7cd      	b.n	8008378 <_dtoa_r+0x6d8>
 80083dc:	9a08      	ldr	r2, [sp, #32]
 80083de:	2a00      	cmp	r2, #0
 80083e0:	f000 80c4 	beq.w	800856c <_dtoa_r+0x8cc>
 80083e4:	9a05      	ldr	r2, [sp, #20]
 80083e6:	2a01      	cmp	r2, #1
 80083e8:	f300 80a8 	bgt.w	800853c <_dtoa_r+0x89c>
 80083ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	f000 80a0 	beq.w	8008534 <_dtoa_r+0x894>
 80083f4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80083f8:	9e06      	ldr	r6, [sp, #24]
 80083fa:	4645      	mov	r5, r8
 80083fc:	9a04      	ldr	r2, [sp, #16]
 80083fe:	2101      	movs	r1, #1
 8008400:	441a      	add	r2, r3
 8008402:	4620      	mov	r0, r4
 8008404:	4498      	add	r8, r3
 8008406:	9204      	str	r2, [sp, #16]
 8008408:	f000 fd5e 	bl	8008ec8 <__i2b>
 800840c:	4607      	mov	r7, r0
 800840e:	2d00      	cmp	r5, #0
 8008410:	dd0b      	ble.n	800842a <_dtoa_r+0x78a>
 8008412:	9b04      	ldr	r3, [sp, #16]
 8008414:	2b00      	cmp	r3, #0
 8008416:	dd08      	ble.n	800842a <_dtoa_r+0x78a>
 8008418:	42ab      	cmp	r3, r5
 800841a:	9a04      	ldr	r2, [sp, #16]
 800841c:	bfa8      	it	ge
 800841e:	462b      	movge	r3, r5
 8008420:	eba8 0803 	sub.w	r8, r8, r3
 8008424:	1aed      	subs	r5, r5, r3
 8008426:	1ad3      	subs	r3, r2, r3
 8008428:	9304      	str	r3, [sp, #16]
 800842a:	9b06      	ldr	r3, [sp, #24]
 800842c:	b1fb      	cbz	r3, 800846e <_dtoa_r+0x7ce>
 800842e:	9b08      	ldr	r3, [sp, #32]
 8008430:	2b00      	cmp	r3, #0
 8008432:	f000 809f 	beq.w	8008574 <_dtoa_r+0x8d4>
 8008436:	2e00      	cmp	r6, #0
 8008438:	dd11      	ble.n	800845e <_dtoa_r+0x7be>
 800843a:	4639      	mov	r1, r7
 800843c:	4632      	mov	r2, r6
 800843e:	4620      	mov	r0, r4
 8008440:	f000 fdfe 	bl	8009040 <__pow5mult>
 8008444:	465a      	mov	r2, fp
 8008446:	4601      	mov	r1, r0
 8008448:	4607      	mov	r7, r0
 800844a:	4620      	mov	r0, r4
 800844c:	f000 fd52 	bl	8008ef4 <__multiply>
 8008450:	4659      	mov	r1, fp
 8008452:	9007      	str	r0, [sp, #28]
 8008454:	4620      	mov	r0, r4
 8008456:	f000 fc7b 	bl	8008d50 <_Bfree>
 800845a:	9b07      	ldr	r3, [sp, #28]
 800845c:	469b      	mov	fp, r3
 800845e:	9b06      	ldr	r3, [sp, #24]
 8008460:	1b9a      	subs	r2, r3, r6
 8008462:	d004      	beq.n	800846e <_dtoa_r+0x7ce>
 8008464:	4659      	mov	r1, fp
 8008466:	4620      	mov	r0, r4
 8008468:	f000 fdea 	bl	8009040 <__pow5mult>
 800846c:	4683      	mov	fp, r0
 800846e:	2101      	movs	r1, #1
 8008470:	4620      	mov	r0, r4
 8008472:	f000 fd29 	bl	8008ec8 <__i2b>
 8008476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008478:	2b00      	cmp	r3, #0
 800847a:	4606      	mov	r6, r0
 800847c:	dd7c      	ble.n	8008578 <_dtoa_r+0x8d8>
 800847e:	461a      	mov	r2, r3
 8008480:	4601      	mov	r1, r0
 8008482:	4620      	mov	r0, r4
 8008484:	f000 fddc 	bl	8009040 <__pow5mult>
 8008488:	9b05      	ldr	r3, [sp, #20]
 800848a:	2b01      	cmp	r3, #1
 800848c:	4606      	mov	r6, r0
 800848e:	dd76      	ble.n	800857e <_dtoa_r+0x8de>
 8008490:	2300      	movs	r3, #0
 8008492:	9306      	str	r3, [sp, #24]
 8008494:	6933      	ldr	r3, [r6, #16]
 8008496:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800849a:	6918      	ldr	r0, [r3, #16]
 800849c:	f000 fcc4 	bl	8008e28 <__hi0bits>
 80084a0:	f1c0 0020 	rsb	r0, r0, #32
 80084a4:	9b04      	ldr	r3, [sp, #16]
 80084a6:	4418      	add	r0, r3
 80084a8:	f010 001f 	ands.w	r0, r0, #31
 80084ac:	f000 8086 	beq.w	80085bc <_dtoa_r+0x91c>
 80084b0:	f1c0 0320 	rsb	r3, r0, #32
 80084b4:	2b04      	cmp	r3, #4
 80084b6:	dd7f      	ble.n	80085b8 <_dtoa_r+0x918>
 80084b8:	f1c0 001c 	rsb	r0, r0, #28
 80084bc:	9b04      	ldr	r3, [sp, #16]
 80084be:	4403      	add	r3, r0
 80084c0:	4480      	add	r8, r0
 80084c2:	4405      	add	r5, r0
 80084c4:	9304      	str	r3, [sp, #16]
 80084c6:	f1b8 0f00 	cmp.w	r8, #0
 80084ca:	dd05      	ble.n	80084d8 <_dtoa_r+0x838>
 80084cc:	4659      	mov	r1, fp
 80084ce:	4642      	mov	r2, r8
 80084d0:	4620      	mov	r0, r4
 80084d2:	f000 fe0f 	bl	80090f4 <__lshift>
 80084d6:	4683      	mov	fp, r0
 80084d8:	9b04      	ldr	r3, [sp, #16]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	dd05      	ble.n	80084ea <_dtoa_r+0x84a>
 80084de:	4631      	mov	r1, r6
 80084e0:	461a      	mov	r2, r3
 80084e2:	4620      	mov	r0, r4
 80084e4:	f000 fe06 	bl	80090f4 <__lshift>
 80084e8:	4606      	mov	r6, r0
 80084ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d069      	beq.n	80085c4 <_dtoa_r+0x924>
 80084f0:	4631      	mov	r1, r6
 80084f2:	4658      	mov	r0, fp
 80084f4:	f000 fe6a 	bl	80091cc <__mcmp>
 80084f8:	2800      	cmp	r0, #0
 80084fa:	da63      	bge.n	80085c4 <_dtoa_r+0x924>
 80084fc:	2300      	movs	r3, #0
 80084fe:	4659      	mov	r1, fp
 8008500:	220a      	movs	r2, #10
 8008502:	4620      	mov	r0, r4
 8008504:	f000 fc46 	bl	8008d94 <__multadd>
 8008508:	9b08      	ldr	r3, [sp, #32]
 800850a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800850e:	4683      	mov	fp, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	f000 818f 	beq.w	8008834 <_dtoa_r+0xb94>
 8008516:	4639      	mov	r1, r7
 8008518:	2300      	movs	r3, #0
 800851a:	220a      	movs	r2, #10
 800851c:	4620      	mov	r0, r4
 800851e:	f000 fc39 	bl	8008d94 <__multadd>
 8008522:	f1b9 0f00 	cmp.w	r9, #0
 8008526:	4607      	mov	r7, r0
 8008528:	f300 808e 	bgt.w	8008648 <_dtoa_r+0x9a8>
 800852c:	9b05      	ldr	r3, [sp, #20]
 800852e:	2b02      	cmp	r3, #2
 8008530:	dc50      	bgt.n	80085d4 <_dtoa_r+0x934>
 8008532:	e089      	b.n	8008648 <_dtoa_r+0x9a8>
 8008534:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008536:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800853a:	e75d      	b.n	80083f8 <_dtoa_r+0x758>
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	1e5e      	subs	r6, r3, #1
 8008540:	9b06      	ldr	r3, [sp, #24]
 8008542:	42b3      	cmp	r3, r6
 8008544:	bfbf      	itttt	lt
 8008546:	9b06      	ldrlt	r3, [sp, #24]
 8008548:	9606      	strlt	r6, [sp, #24]
 800854a:	1af2      	sublt	r2, r6, r3
 800854c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800854e:	bfb6      	itet	lt
 8008550:	189b      	addlt	r3, r3, r2
 8008552:	1b9e      	subge	r6, r3, r6
 8008554:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008556:	9b01      	ldr	r3, [sp, #4]
 8008558:	bfb8      	it	lt
 800855a:	2600      	movlt	r6, #0
 800855c:	2b00      	cmp	r3, #0
 800855e:	bfb5      	itete	lt
 8008560:	eba8 0503 	sublt.w	r5, r8, r3
 8008564:	9b01      	ldrge	r3, [sp, #4]
 8008566:	2300      	movlt	r3, #0
 8008568:	4645      	movge	r5, r8
 800856a:	e747      	b.n	80083fc <_dtoa_r+0x75c>
 800856c:	9e06      	ldr	r6, [sp, #24]
 800856e:	9f08      	ldr	r7, [sp, #32]
 8008570:	4645      	mov	r5, r8
 8008572:	e74c      	b.n	800840e <_dtoa_r+0x76e>
 8008574:	9a06      	ldr	r2, [sp, #24]
 8008576:	e775      	b.n	8008464 <_dtoa_r+0x7c4>
 8008578:	9b05      	ldr	r3, [sp, #20]
 800857a:	2b01      	cmp	r3, #1
 800857c:	dc18      	bgt.n	80085b0 <_dtoa_r+0x910>
 800857e:	9b02      	ldr	r3, [sp, #8]
 8008580:	b9b3      	cbnz	r3, 80085b0 <_dtoa_r+0x910>
 8008582:	9b03      	ldr	r3, [sp, #12]
 8008584:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008588:	b9a3      	cbnz	r3, 80085b4 <_dtoa_r+0x914>
 800858a:	9b03      	ldr	r3, [sp, #12]
 800858c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008590:	0d1b      	lsrs	r3, r3, #20
 8008592:	051b      	lsls	r3, r3, #20
 8008594:	b12b      	cbz	r3, 80085a2 <_dtoa_r+0x902>
 8008596:	9b04      	ldr	r3, [sp, #16]
 8008598:	3301      	adds	r3, #1
 800859a:	9304      	str	r3, [sp, #16]
 800859c:	f108 0801 	add.w	r8, r8, #1
 80085a0:	2301      	movs	r3, #1
 80085a2:	9306      	str	r3, [sp, #24]
 80085a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f47f af74 	bne.w	8008494 <_dtoa_r+0x7f4>
 80085ac:	2001      	movs	r0, #1
 80085ae:	e779      	b.n	80084a4 <_dtoa_r+0x804>
 80085b0:	2300      	movs	r3, #0
 80085b2:	e7f6      	b.n	80085a2 <_dtoa_r+0x902>
 80085b4:	9b02      	ldr	r3, [sp, #8]
 80085b6:	e7f4      	b.n	80085a2 <_dtoa_r+0x902>
 80085b8:	d085      	beq.n	80084c6 <_dtoa_r+0x826>
 80085ba:	4618      	mov	r0, r3
 80085bc:	301c      	adds	r0, #28
 80085be:	e77d      	b.n	80084bc <_dtoa_r+0x81c>
 80085c0:	40240000 	.word	0x40240000
 80085c4:	9b01      	ldr	r3, [sp, #4]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	dc38      	bgt.n	800863c <_dtoa_r+0x99c>
 80085ca:	9b05      	ldr	r3, [sp, #20]
 80085cc:	2b02      	cmp	r3, #2
 80085ce:	dd35      	ble.n	800863c <_dtoa_r+0x99c>
 80085d0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80085d4:	f1b9 0f00 	cmp.w	r9, #0
 80085d8:	d10d      	bne.n	80085f6 <_dtoa_r+0x956>
 80085da:	4631      	mov	r1, r6
 80085dc:	464b      	mov	r3, r9
 80085de:	2205      	movs	r2, #5
 80085e0:	4620      	mov	r0, r4
 80085e2:	f000 fbd7 	bl	8008d94 <__multadd>
 80085e6:	4601      	mov	r1, r0
 80085e8:	4606      	mov	r6, r0
 80085ea:	4658      	mov	r0, fp
 80085ec:	f000 fdee 	bl	80091cc <__mcmp>
 80085f0:	2800      	cmp	r0, #0
 80085f2:	f73f adbd 	bgt.w	8008170 <_dtoa_r+0x4d0>
 80085f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f8:	9d00      	ldr	r5, [sp, #0]
 80085fa:	ea6f 0a03 	mvn.w	sl, r3
 80085fe:	f04f 0800 	mov.w	r8, #0
 8008602:	4631      	mov	r1, r6
 8008604:	4620      	mov	r0, r4
 8008606:	f000 fba3 	bl	8008d50 <_Bfree>
 800860a:	2f00      	cmp	r7, #0
 800860c:	f43f aeb4 	beq.w	8008378 <_dtoa_r+0x6d8>
 8008610:	f1b8 0f00 	cmp.w	r8, #0
 8008614:	d005      	beq.n	8008622 <_dtoa_r+0x982>
 8008616:	45b8      	cmp	r8, r7
 8008618:	d003      	beq.n	8008622 <_dtoa_r+0x982>
 800861a:	4641      	mov	r1, r8
 800861c:	4620      	mov	r0, r4
 800861e:	f000 fb97 	bl	8008d50 <_Bfree>
 8008622:	4639      	mov	r1, r7
 8008624:	4620      	mov	r0, r4
 8008626:	f000 fb93 	bl	8008d50 <_Bfree>
 800862a:	e6a5      	b.n	8008378 <_dtoa_r+0x6d8>
 800862c:	2600      	movs	r6, #0
 800862e:	4637      	mov	r7, r6
 8008630:	e7e1      	b.n	80085f6 <_dtoa_r+0x956>
 8008632:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008634:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008638:	4637      	mov	r7, r6
 800863a:	e599      	b.n	8008170 <_dtoa_r+0x4d0>
 800863c:	9b08      	ldr	r3, [sp, #32]
 800863e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008642:	2b00      	cmp	r3, #0
 8008644:	f000 80fd 	beq.w	8008842 <_dtoa_r+0xba2>
 8008648:	2d00      	cmp	r5, #0
 800864a:	dd05      	ble.n	8008658 <_dtoa_r+0x9b8>
 800864c:	4639      	mov	r1, r7
 800864e:	462a      	mov	r2, r5
 8008650:	4620      	mov	r0, r4
 8008652:	f000 fd4f 	bl	80090f4 <__lshift>
 8008656:	4607      	mov	r7, r0
 8008658:	9b06      	ldr	r3, [sp, #24]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d05c      	beq.n	8008718 <_dtoa_r+0xa78>
 800865e:	6879      	ldr	r1, [r7, #4]
 8008660:	4620      	mov	r0, r4
 8008662:	f000 fb35 	bl	8008cd0 <_Balloc>
 8008666:	4605      	mov	r5, r0
 8008668:	b928      	cbnz	r0, 8008676 <_dtoa_r+0x9d6>
 800866a:	4b80      	ldr	r3, [pc, #512]	; (800886c <_dtoa_r+0xbcc>)
 800866c:	4602      	mov	r2, r0
 800866e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008672:	f7ff bb2e 	b.w	8007cd2 <_dtoa_r+0x32>
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	3202      	adds	r2, #2
 800867a:	0092      	lsls	r2, r2, #2
 800867c:	f107 010c 	add.w	r1, r7, #12
 8008680:	300c      	adds	r0, #12
 8008682:	f7fe fd41 	bl	8007108 <memcpy>
 8008686:	2201      	movs	r2, #1
 8008688:	4629      	mov	r1, r5
 800868a:	4620      	mov	r0, r4
 800868c:	f000 fd32 	bl	80090f4 <__lshift>
 8008690:	9b00      	ldr	r3, [sp, #0]
 8008692:	3301      	adds	r3, #1
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	9b00      	ldr	r3, [sp, #0]
 8008698:	444b      	add	r3, r9
 800869a:	9307      	str	r3, [sp, #28]
 800869c:	9b02      	ldr	r3, [sp, #8]
 800869e:	f003 0301 	and.w	r3, r3, #1
 80086a2:	46b8      	mov	r8, r7
 80086a4:	9306      	str	r3, [sp, #24]
 80086a6:	4607      	mov	r7, r0
 80086a8:	9b01      	ldr	r3, [sp, #4]
 80086aa:	4631      	mov	r1, r6
 80086ac:	3b01      	subs	r3, #1
 80086ae:	4658      	mov	r0, fp
 80086b0:	9302      	str	r3, [sp, #8]
 80086b2:	f7ff fa69 	bl	8007b88 <quorem>
 80086b6:	4603      	mov	r3, r0
 80086b8:	3330      	adds	r3, #48	; 0x30
 80086ba:	9004      	str	r0, [sp, #16]
 80086bc:	4641      	mov	r1, r8
 80086be:	4658      	mov	r0, fp
 80086c0:	9308      	str	r3, [sp, #32]
 80086c2:	f000 fd83 	bl	80091cc <__mcmp>
 80086c6:	463a      	mov	r2, r7
 80086c8:	4681      	mov	r9, r0
 80086ca:	4631      	mov	r1, r6
 80086cc:	4620      	mov	r0, r4
 80086ce:	f000 fd99 	bl	8009204 <__mdiff>
 80086d2:	68c2      	ldr	r2, [r0, #12]
 80086d4:	9b08      	ldr	r3, [sp, #32]
 80086d6:	4605      	mov	r5, r0
 80086d8:	bb02      	cbnz	r2, 800871c <_dtoa_r+0xa7c>
 80086da:	4601      	mov	r1, r0
 80086dc:	4658      	mov	r0, fp
 80086de:	f000 fd75 	bl	80091cc <__mcmp>
 80086e2:	9b08      	ldr	r3, [sp, #32]
 80086e4:	4602      	mov	r2, r0
 80086e6:	4629      	mov	r1, r5
 80086e8:	4620      	mov	r0, r4
 80086ea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80086ee:	f000 fb2f 	bl	8008d50 <_Bfree>
 80086f2:	9b05      	ldr	r3, [sp, #20]
 80086f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086f6:	9d01      	ldr	r5, [sp, #4]
 80086f8:	ea43 0102 	orr.w	r1, r3, r2
 80086fc:	9b06      	ldr	r3, [sp, #24]
 80086fe:	430b      	orrs	r3, r1
 8008700:	9b08      	ldr	r3, [sp, #32]
 8008702:	d10d      	bne.n	8008720 <_dtoa_r+0xa80>
 8008704:	2b39      	cmp	r3, #57	; 0x39
 8008706:	d029      	beq.n	800875c <_dtoa_r+0xabc>
 8008708:	f1b9 0f00 	cmp.w	r9, #0
 800870c:	dd01      	ble.n	8008712 <_dtoa_r+0xa72>
 800870e:	9b04      	ldr	r3, [sp, #16]
 8008710:	3331      	adds	r3, #49	; 0x31
 8008712:	9a02      	ldr	r2, [sp, #8]
 8008714:	7013      	strb	r3, [r2, #0]
 8008716:	e774      	b.n	8008602 <_dtoa_r+0x962>
 8008718:	4638      	mov	r0, r7
 800871a:	e7b9      	b.n	8008690 <_dtoa_r+0x9f0>
 800871c:	2201      	movs	r2, #1
 800871e:	e7e2      	b.n	80086e6 <_dtoa_r+0xa46>
 8008720:	f1b9 0f00 	cmp.w	r9, #0
 8008724:	db06      	blt.n	8008734 <_dtoa_r+0xa94>
 8008726:	9905      	ldr	r1, [sp, #20]
 8008728:	ea41 0909 	orr.w	r9, r1, r9
 800872c:	9906      	ldr	r1, [sp, #24]
 800872e:	ea59 0101 	orrs.w	r1, r9, r1
 8008732:	d120      	bne.n	8008776 <_dtoa_r+0xad6>
 8008734:	2a00      	cmp	r2, #0
 8008736:	ddec      	ble.n	8008712 <_dtoa_r+0xa72>
 8008738:	4659      	mov	r1, fp
 800873a:	2201      	movs	r2, #1
 800873c:	4620      	mov	r0, r4
 800873e:	9301      	str	r3, [sp, #4]
 8008740:	f000 fcd8 	bl	80090f4 <__lshift>
 8008744:	4631      	mov	r1, r6
 8008746:	4683      	mov	fp, r0
 8008748:	f000 fd40 	bl	80091cc <__mcmp>
 800874c:	2800      	cmp	r0, #0
 800874e:	9b01      	ldr	r3, [sp, #4]
 8008750:	dc02      	bgt.n	8008758 <_dtoa_r+0xab8>
 8008752:	d1de      	bne.n	8008712 <_dtoa_r+0xa72>
 8008754:	07da      	lsls	r2, r3, #31
 8008756:	d5dc      	bpl.n	8008712 <_dtoa_r+0xa72>
 8008758:	2b39      	cmp	r3, #57	; 0x39
 800875a:	d1d8      	bne.n	800870e <_dtoa_r+0xa6e>
 800875c:	9a02      	ldr	r2, [sp, #8]
 800875e:	2339      	movs	r3, #57	; 0x39
 8008760:	7013      	strb	r3, [r2, #0]
 8008762:	462b      	mov	r3, r5
 8008764:	461d      	mov	r5, r3
 8008766:	3b01      	subs	r3, #1
 8008768:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800876c:	2a39      	cmp	r2, #57	; 0x39
 800876e:	d050      	beq.n	8008812 <_dtoa_r+0xb72>
 8008770:	3201      	adds	r2, #1
 8008772:	701a      	strb	r2, [r3, #0]
 8008774:	e745      	b.n	8008602 <_dtoa_r+0x962>
 8008776:	2a00      	cmp	r2, #0
 8008778:	dd03      	ble.n	8008782 <_dtoa_r+0xae2>
 800877a:	2b39      	cmp	r3, #57	; 0x39
 800877c:	d0ee      	beq.n	800875c <_dtoa_r+0xabc>
 800877e:	3301      	adds	r3, #1
 8008780:	e7c7      	b.n	8008712 <_dtoa_r+0xa72>
 8008782:	9a01      	ldr	r2, [sp, #4]
 8008784:	9907      	ldr	r1, [sp, #28]
 8008786:	f802 3c01 	strb.w	r3, [r2, #-1]
 800878a:	428a      	cmp	r2, r1
 800878c:	d02a      	beq.n	80087e4 <_dtoa_r+0xb44>
 800878e:	4659      	mov	r1, fp
 8008790:	2300      	movs	r3, #0
 8008792:	220a      	movs	r2, #10
 8008794:	4620      	mov	r0, r4
 8008796:	f000 fafd 	bl	8008d94 <__multadd>
 800879a:	45b8      	cmp	r8, r7
 800879c:	4683      	mov	fp, r0
 800879e:	f04f 0300 	mov.w	r3, #0
 80087a2:	f04f 020a 	mov.w	r2, #10
 80087a6:	4641      	mov	r1, r8
 80087a8:	4620      	mov	r0, r4
 80087aa:	d107      	bne.n	80087bc <_dtoa_r+0xb1c>
 80087ac:	f000 faf2 	bl	8008d94 <__multadd>
 80087b0:	4680      	mov	r8, r0
 80087b2:	4607      	mov	r7, r0
 80087b4:	9b01      	ldr	r3, [sp, #4]
 80087b6:	3301      	adds	r3, #1
 80087b8:	9301      	str	r3, [sp, #4]
 80087ba:	e775      	b.n	80086a8 <_dtoa_r+0xa08>
 80087bc:	f000 faea 	bl	8008d94 <__multadd>
 80087c0:	4639      	mov	r1, r7
 80087c2:	4680      	mov	r8, r0
 80087c4:	2300      	movs	r3, #0
 80087c6:	220a      	movs	r2, #10
 80087c8:	4620      	mov	r0, r4
 80087ca:	f000 fae3 	bl	8008d94 <__multadd>
 80087ce:	4607      	mov	r7, r0
 80087d0:	e7f0      	b.n	80087b4 <_dtoa_r+0xb14>
 80087d2:	f1b9 0f00 	cmp.w	r9, #0
 80087d6:	9a00      	ldr	r2, [sp, #0]
 80087d8:	bfcc      	ite	gt
 80087da:	464d      	movgt	r5, r9
 80087dc:	2501      	movle	r5, #1
 80087de:	4415      	add	r5, r2
 80087e0:	f04f 0800 	mov.w	r8, #0
 80087e4:	4659      	mov	r1, fp
 80087e6:	2201      	movs	r2, #1
 80087e8:	4620      	mov	r0, r4
 80087ea:	9301      	str	r3, [sp, #4]
 80087ec:	f000 fc82 	bl	80090f4 <__lshift>
 80087f0:	4631      	mov	r1, r6
 80087f2:	4683      	mov	fp, r0
 80087f4:	f000 fcea 	bl	80091cc <__mcmp>
 80087f8:	2800      	cmp	r0, #0
 80087fa:	dcb2      	bgt.n	8008762 <_dtoa_r+0xac2>
 80087fc:	d102      	bne.n	8008804 <_dtoa_r+0xb64>
 80087fe:	9b01      	ldr	r3, [sp, #4]
 8008800:	07db      	lsls	r3, r3, #31
 8008802:	d4ae      	bmi.n	8008762 <_dtoa_r+0xac2>
 8008804:	462b      	mov	r3, r5
 8008806:	461d      	mov	r5, r3
 8008808:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800880c:	2a30      	cmp	r2, #48	; 0x30
 800880e:	d0fa      	beq.n	8008806 <_dtoa_r+0xb66>
 8008810:	e6f7      	b.n	8008602 <_dtoa_r+0x962>
 8008812:	9a00      	ldr	r2, [sp, #0]
 8008814:	429a      	cmp	r2, r3
 8008816:	d1a5      	bne.n	8008764 <_dtoa_r+0xac4>
 8008818:	f10a 0a01 	add.w	sl, sl, #1
 800881c:	2331      	movs	r3, #49	; 0x31
 800881e:	e779      	b.n	8008714 <_dtoa_r+0xa74>
 8008820:	4b13      	ldr	r3, [pc, #76]	; (8008870 <_dtoa_r+0xbd0>)
 8008822:	f7ff baaf 	b.w	8007d84 <_dtoa_r+0xe4>
 8008826:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008828:	2b00      	cmp	r3, #0
 800882a:	f47f aa86 	bne.w	8007d3a <_dtoa_r+0x9a>
 800882e:	4b11      	ldr	r3, [pc, #68]	; (8008874 <_dtoa_r+0xbd4>)
 8008830:	f7ff baa8 	b.w	8007d84 <_dtoa_r+0xe4>
 8008834:	f1b9 0f00 	cmp.w	r9, #0
 8008838:	dc03      	bgt.n	8008842 <_dtoa_r+0xba2>
 800883a:	9b05      	ldr	r3, [sp, #20]
 800883c:	2b02      	cmp	r3, #2
 800883e:	f73f aec9 	bgt.w	80085d4 <_dtoa_r+0x934>
 8008842:	9d00      	ldr	r5, [sp, #0]
 8008844:	4631      	mov	r1, r6
 8008846:	4658      	mov	r0, fp
 8008848:	f7ff f99e 	bl	8007b88 <quorem>
 800884c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008850:	f805 3b01 	strb.w	r3, [r5], #1
 8008854:	9a00      	ldr	r2, [sp, #0]
 8008856:	1aaa      	subs	r2, r5, r2
 8008858:	4591      	cmp	r9, r2
 800885a:	ddba      	ble.n	80087d2 <_dtoa_r+0xb32>
 800885c:	4659      	mov	r1, fp
 800885e:	2300      	movs	r3, #0
 8008860:	220a      	movs	r2, #10
 8008862:	4620      	mov	r0, r4
 8008864:	f000 fa96 	bl	8008d94 <__multadd>
 8008868:	4683      	mov	fp, r0
 800886a:	e7eb      	b.n	8008844 <_dtoa_r+0xba4>
 800886c:	0800a93f 	.word	0x0800a93f
 8008870:	0800a898 	.word	0x0800a898
 8008874:	0800a8bc 	.word	0x0800a8bc

08008878 <__sflush_r>:
 8008878:	898a      	ldrh	r2, [r1, #12]
 800887a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800887e:	4605      	mov	r5, r0
 8008880:	0710      	lsls	r0, r2, #28
 8008882:	460c      	mov	r4, r1
 8008884:	d458      	bmi.n	8008938 <__sflush_r+0xc0>
 8008886:	684b      	ldr	r3, [r1, #4]
 8008888:	2b00      	cmp	r3, #0
 800888a:	dc05      	bgt.n	8008898 <__sflush_r+0x20>
 800888c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800888e:	2b00      	cmp	r3, #0
 8008890:	dc02      	bgt.n	8008898 <__sflush_r+0x20>
 8008892:	2000      	movs	r0, #0
 8008894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008898:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800889a:	2e00      	cmp	r6, #0
 800889c:	d0f9      	beq.n	8008892 <__sflush_r+0x1a>
 800889e:	2300      	movs	r3, #0
 80088a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088a4:	682f      	ldr	r7, [r5, #0]
 80088a6:	602b      	str	r3, [r5, #0]
 80088a8:	d032      	beq.n	8008910 <__sflush_r+0x98>
 80088aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088ac:	89a3      	ldrh	r3, [r4, #12]
 80088ae:	075a      	lsls	r2, r3, #29
 80088b0:	d505      	bpl.n	80088be <__sflush_r+0x46>
 80088b2:	6863      	ldr	r3, [r4, #4]
 80088b4:	1ac0      	subs	r0, r0, r3
 80088b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088b8:	b10b      	cbz	r3, 80088be <__sflush_r+0x46>
 80088ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088bc:	1ac0      	subs	r0, r0, r3
 80088be:	2300      	movs	r3, #0
 80088c0:	4602      	mov	r2, r0
 80088c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088c4:	6a21      	ldr	r1, [r4, #32]
 80088c6:	4628      	mov	r0, r5
 80088c8:	47b0      	blx	r6
 80088ca:	1c43      	adds	r3, r0, #1
 80088cc:	89a3      	ldrh	r3, [r4, #12]
 80088ce:	d106      	bne.n	80088de <__sflush_r+0x66>
 80088d0:	6829      	ldr	r1, [r5, #0]
 80088d2:	291d      	cmp	r1, #29
 80088d4:	d82c      	bhi.n	8008930 <__sflush_r+0xb8>
 80088d6:	4a2a      	ldr	r2, [pc, #168]	; (8008980 <__sflush_r+0x108>)
 80088d8:	40ca      	lsrs	r2, r1
 80088da:	07d6      	lsls	r6, r2, #31
 80088dc:	d528      	bpl.n	8008930 <__sflush_r+0xb8>
 80088de:	2200      	movs	r2, #0
 80088e0:	6062      	str	r2, [r4, #4]
 80088e2:	04d9      	lsls	r1, r3, #19
 80088e4:	6922      	ldr	r2, [r4, #16]
 80088e6:	6022      	str	r2, [r4, #0]
 80088e8:	d504      	bpl.n	80088f4 <__sflush_r+0x7c>
 80088ea:	1c42      	adds	r2, r0, #1
 80088ec:	d101      	bne.n	80088f2 <__sflush_r+0x7a>
 80088ee:	682b      	ldr	r3, [r5, #0]
 80088f0:	b903      	cbnz	r3, 80088f4 <__sflush_r+0x7c>
 80088f2:	6560      	str	r0, [r4, #84]	; 0x54
 80088f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088f6:	602f      	str	r7, [r5, #0]
 80088f8:	2900      	cmp	r1, #0
 80088fa:	d0ca      	beq.n	8008892 <__sflush_r+0x1a>
 80088fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008900:	4299      	cmp	r1, r3
 8008902:	d002      	beq.n	800890a <__sflush_r+0x92>
 8008904:	4628      	mov	r0, r5
 8008906:	f000 fd71 	bl	80093ec <_free_r>
 800890a:	2000      	movs	r0, #0
 800890c:	6360      	str	r0, [r4, #52]	; 0x34
 800890e:	e7c1      	b.n	8008894 <__sflush_r+0x1c>
 8008910:	6a21      	ldr	r1, [r4, #32]
 8008912:	2301      	movs	r3, #1
 8008914:	4628      	mov	r0, r5
 8008916:	47b0      	blx	r6
 8008918:	1c41      	adds	r1, r0, #1
 800891a:	d1c7      	bne.n	80088ac <__sflush_r+0x34>
 800891c:	682b      	ldr	r3, [r5, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d0c4      	beq.n	80088ac <__sflush_r+0x34>
 8008922:	2b1d      	cmp	r3, #29
 8008924:	d001      	beq.n	800892a <__sflush_r+0xb2>
 8008926:	2b16      	cmp	r3, #22
 8008928:	d101      	bne.n	800892e <__sflush_r+0xb6>
 800892a:	602f      	str	r7, [r5, #0]
 800892c:	e7b1      	b.n	8008892 <__sflush_r+0x1a>
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008934:	81a3      	strh	r3, [r4, #12]
 8008936:	e7ad      	b.n	8008894 <__sflush_r+0x1c>
 8008938:	690f      	ldr	r7, [r1, #16]
 800893a:	2f00      	cmp	r7, #0
 800893c:	d0a9      	beq.n	8008892 <__sflush_r+0x1a>
 800893e:	0793      	lsls	r3, r2, #30
 8008940:	680e      	ldr	r6, [r1, #0]
 8008942:	bf08      	it	eq
 8008944:	694b      	ldreq	r3, [r1, #20]
 8008946:	600f      	str	r7, [r1, #0]
 8008948:	bf18      	it	ne
 800894a:	2300      	movne	r3, #0
 800894c:	eba6 0807 	sub.w	r8, r6, r7
 8008950:	608b      	str	r3, [r1, #8]
 8008952:	f1b8 0f00 	cmp.w	r8, #0
 8008956:	dd9c      	ble.n	8008892 <__sflush_r+0x1a>
 8008958:	6a21      	ldr	r1, [r4, #32]
 800895a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800895c:	4643      	mov	r3, r8
 800895e:	463a      	mov	r2, r7
 8008960:	4628      	mov	r0, r5
 8008962:	47b0      	blx	r6
 8008964:	2800      	cmp	r0, #0
 8008966:	dc06      	bgt.n	8008976 <__sflush_r+0xfe>
 8008968:	89a3      	ldrh	r3, [r4, #12]
 800896a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800896e:	81a3      	strh	r3, [r4, #12]
 8008970:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008974:	e78e      	b.n	8008894 <__sflush_r+0x1c>
 8008976:	4407      	add	r7, r0
 8008978:	eba8 0800 	sub.w	r8, r8, r0
 800897c:	e7e9      	b.n	8008952 <__sflush_r+0xda>
 800897e:	bf00      	nop
 8008980:	20400001 	.word	0x20400001

08008984 <_fflush_r>:
 8008984:	b538      	push	{r3, r4, r5, lr}
 8008986:	690b      	ldr	r3, [r1, #16]
 8008988:	4605      	mov	r5, r0
 800898a:	460c      	mov	r4, r1
 800898c:	b913      	cbnz	r3, 8008994 <_fflush_r+0x10>
 800898e:	2500      	movs	r5, #0
 8008990:	4628      	mov	r0, r5
 8008992:	bd38      	pop	{r3, r4, r5, pc}
 8008994:	b118      	cbz	r0, 800899e <_fflush_r+0x1a>
 8008996:	6983      	ldr	r3, [r0, #24]
 8008998:	b90b      	cbnz	r3, 800899e <_fflush_r+0x1a>
 800899a:	f000 f887 	bl	8008aac <__sinit>
 800899e:	4b14      	ldr	r3, [pc, #80]	; (80089f0 <_fflush_r+0x6c>)
 80089a0:	429c      	cmp	r4, r3
 80089a2:	d11b      	bne.n	80089dc <_fflush_r+0x58>
 80089a4:	686c      	ldr	r4, [r5, #4]
 80089a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d0ef      	beq.n	800898e <_fflush_r+0xa>
 80089ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089b0:	07d0      	lsls	r0, r2, #31
 80089b2:	d404      	bmi.n	80089be <_fflush_r+0x3a>
 80089b4:	0599      	lsls	r1, r3, #22
 80089b6:	d402      	bmi.n	80089be <_fflush_r+0x3a>
 80089b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089ba:	f000 f91a 	bl	8008bf2 <__retarget_lock_acquire_recursive>
 80089be:	4628      	mov	r0, r5
 80089c0:	4621      	mov	r1, r4
 80089c2:	f7ff ff59 	bl	8008878 <__sflush_r>
 80089c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089c8:	07da      	lsls	r2, r3, #31
 80089ca:	4605      	mov	r5, r0
 80089cc:	d4e0      	bmi.n	8008990 <_fflush_r+0xc>
 80089ce:	89a3      	ldrh	r3, [r4, #12]
 80089d0:	059b      	lsls	r3, r3, #22
 80089d2:	d4dd      	bmi.n	8008990 <_fflush_r+0xc>
 80089d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089d6:	f000 f90d 	bl	8008bf4 <__retarget_lock_release_recursive>
 80089da:	e7d9      	b.n	8008990 <_fflush_r+0xc>
 80089dc:	4b05      	ldr	r3, [pc, #20]	; (80089f4 <_fflush_r+0x70>)
 80089de:	429c      	cmp	r4, r3
 80089e0:	d101      	bne.n	80089e6 <_fflush_r+0x62>
 80089e2:	68ac      	ldr	r4, [r5, #8]
 80089e4:	e7df      	b.n	80089a6 <_fflush_r+0x22>
 80089e6:	4b04      	ldr	r3, [pc, #16]	; (80089f8 <_fflush_r+0x74>)
 80089e8:	429c      	cmp	r4, r3
 80089ea:	bf08      	it	eq
 80089ec:	68ec      	ldreq	r4, [r5, #12]
 80089ee:	e7da      	b.n	80089a6 <_fflush_r+0x22>
 80089f0:	0800a970 	.word	0x0800a970
 80089f4:	0800a990 	.word	0x0800a990
 80089f8:	0800a950 	.word	0x0800a950

080089fc <std>:
 80089fc:	2300      	movs	r3, #0
 80089fe:	b510      	push	{r4, lr}
 8008a00:	4604      	mov	r4, r0
 8008a02:	e9c0 3300 	strd	r3, r3, [r0]
 8008a06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a0a:	6083      	str	r3, [r0, #8]
 8008a0c:	8181      	strh	r1, [r0, #12]
 8008a0e:	6643      	str	r3, [r0, #100]	; 0x64
 8008a10:	81c2      	strh	r2, [r0, #14]
 8008a12:	6183      	str	r3, [r0, #24]
 8008a14:	4619      	mov	r1, r3
 8008a16:	2208      	movs	r2, #8
 8008a18:	305c      	adds	r0, #92	; 0x5c
 8008a1a:	f7fe fb83 	bl	8007124 <memset>
 8008a1e:	4b05      	ldr	r3, [pc, #20]	; (8008a34 <std+0x38>)
 8008a20:	6263      	str	r3, [r4, #36]	; 0x24
 8008a22:	4b05      	ldr	r3, [pc, #20]	; (8008a38 <std+0x3c>)
 8008a24:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a26:	4b05      	ldr	r3, [pc, #20]	; (8008a3c <std+0x40>)
 8008a28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a2a:	4b05      	ldr	r3, [pc, #20]	; (8008a40 <std+0x44>)
 8008a2c:	6224      	str	r4, [r4, #32]
 8008a2e:	6323      	str	r3, [r4, #48]	; 0x30
 8008a30:	bd10      	pop	{r4, pc}
 8008a32:	bf00      	nop
 8008a34:	08009815 	.word	0x08009815
 8008a38:	08009837 	.word	0x08009837
 8008a3c:	0800986f 	.word	0x0800986f
 8008a40:	08009893 	.word	0x08009893

08008a44 <_cleanup_r>:
 8008a44:	4901      	ldr	r1, [pc, #4]	; (8008a4c <_cleanup_r+0x8>)
 8008a46:	f000 b8af 	b.w	8008ba8 <_fwalk_reent>
 8008a4a:	bf00      	nop
 8008a4c:	08008985 	.word	0x08008985

08008a50 <__sfmoreglue>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	1e4a      	subs	r2, r1, #1
 8008a54:	2568      	movs	r5, #104	; 0x68
 8008a56:	4355      	muls	r5, r2
 8008a58:	460e      	mov	r6, r1
 8008a5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a5e:	f000 fd15 	bl	800948c <_malloc_r>
 8008a62:	4604      	mov	r4, r0
 8008a64:	b140      	cbz	r0, 8008a78 <__sfmoreglue+0x28>
 8008a66:	2100      	movs	r1, #0
 8008a68:	e9c0 1600 	strd	r1, r6, [r0]
 8008a6c:	300c      	adds	r0, #12
 8008a6e:	60a0      	str	r0, [r4, #8]
 8008a70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008a74:	f7fe fb56 	bl	8007124 <memset>
 8008a78:	4620      	mov	r0, r4
 8008a7a:	bd70      	pop	{r4, r5, r6, pc}

08008a7c <__sfp_lock_acquire>:
 8008a7c:	4801      	ldr	r0, [pc, #4]	; (8008a84 <__sfp_lock_acquire+0x8>)
 8008a7e:	f000 b8b8 	b.w	8008bf2 <__retarget_lock_acquire_recursive>
 8008a82:	bf00      	nop
 8008a84:	20002880 	.word	0x20002880

08008a88 <__sfp_lock_release>:
 8008a88:	4801      	ldr	r0, [pc, #4]	; (8008a90 <__sfp_lock_release+0x8>)
 8008a8a:	f000 b8b3 	b.w	8008bf4 <__retarget_lock_release_recursive>
 8008a8e:	bf00      	nop
 8008a90:	20002880 	.word	0x20002880

08008a94 <__sinit_lock_acquire>:
 8008a94:	4801      	ldr	r0, [pc, #4]	; (8008a9c <__sinit_lock_acquire+0x8>)
 8008a96:	f000 b8ac 	b.w	8008bf2 <__retarget_lock_acquire_recursive>
 8008a9a:	bf00      	nop
 8008a9c:	2000287b 	.word	0x2000287b

08008aa0 <__sinit_lock_release>:
 8008aa0:	4801      	ldr	r0, [pc, #4]	; (8008aa8 <__sinit_lock_release+0x8>)
 8008aa2:	f000 b8a7 	b.w	8008bf4 <__retarget_lock_release_recursive>
 8008aa6:	bf00      	nop
 8008aa8:	2000287b 	.word	0x2000287b

08008aac <__sinit>:
 8008aac:	b510      	push	{r4, lr}
 8008aae:	4604      	mov	r4, r0
 8008ab0:	f7ff fff0 	bl	8008a94 <__sinit_lock_acquire>
 8008ab4:	69a3      	ldr	r3, [r4, #24]
 8008ab6:	b11b      	cbz	r3, 8008ac0 <__sinit+0x14>
 8008ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008abc:	f7ff bff0 	b.w	8008aa0 <__sinit_lock_release>
 8008ac0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ac4:	6523      	str	r3, [r4, #80]	; 0x50
 8008ac6:	4b13      	ldr	r3, [pc, #76]	; (8008b14 <__sinit+0x68>)
 8008ac8:	4a13      	ldr	r2, [pc, #76]	; (8008b18 <__sinit+0x6c>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	62a2      	str	r2, [r4, #40]	; 0x28
 8008ace:	42a3      	cmp	r3, r4
 8008ad0:	bf04      	itt	eq
 8008ad2:	2301      	moveq	r3, #1
 8008ad4:	61a3      	streq	r3, [r4, #24]
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	f000 f820 	bl	8008b1c <__sfp>
 8008adc:	6060      	str	r0, [r4, #4]
 8008ade:	4620      	mov	r0, r4
 8008ae0:	f000 f81c 	bl	8008b1c <__sfp>
 8008ae4:	60a0      	str	r0, [r4, #8]
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	f000 f818 	bl	8008b1c <__sfp>
 8008aec:	2200      	movs	r2, #0
 8008aee:	60e0      	str	r0, [r4, #12]
 8008af0:	2104      	movs	r1, #4
 8008af2:	6860      	ldr	r0, [r4, #4]
 8008af4:	f7ff ff82 	bl	80089fc <std>
 8008af8:	68a0      	ldr	r0, [r4, #8]
 8008afa:	2201      	movs	r2, #1
 8008afc:	2109      	movs	r1, #9
 8008afe:	f7ff ff7d 	bl	80089fc <std>
 8008b02:	68e0      	ldr	r0, [r4, #12]
 8008b04:	2202      	movs	r2, #2
 8008b06:	2112      	movs	r1, #18
 8008b08:	f7ff ff78 	bl	80089fc <std>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	61a3      	str	r3, [r4, #24]
 8008b10:	e7d2      	b.n	8008ab8 <__sinit+0xc>
 8008b12:	bf00      	nop
 8008b14:	0800a884 	.word	0x0800a884
 8008b18:	08008a45 	.word	0x08008a45

08008b1c <__sfp>:
 8008b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1e:	4607      	mov	r7, r0
 8008b20:	f7ff ffac 	bl	8008a7c <__sfp_lock_acquire>
 8008b24:	4b1e      	ldr	r3, [pc, #120]	; (8008ba0 <__sfp+0x84>)
 8008b26:	681e      	ldr	r6, [r3, #0]
 8008b28:	69b3      	ldr	r3, [r6, #24]
 8008b2a:	b913      	cbnz	r3, 8008b32 <__sfp+0x16>
 8008b2c:	4630      	mov	r0, r6
 8008b2e:	f7ff ffbd 	bl	8008aac <__sinit>
 8008b32:	3648      	adds	r6, #72	; 0x48
 8008b34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	d503      	bpl.n	8008b44 <__sfp+0x28>
 8008b3c:	6833      	ldr	r3, [r6, #0]
 8008b3e:	b30b      	cbz	r3, 8008b84 <__sfp+0x68>
 8008b40:	6836      	ldr	r6, [r6, #0]
 8008b42:	e7f7      	b.n	8008b34 <__sfp+0x18>
 8008b44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b48:	b9d5      	cbnz	r5, 8008b80 <__sfp+0x64>
 8008b4a:	4b16      	ldr	r3, [pc, #88]	; (8008ba4 <__sfp+0x88>)
 8008b4c:	60e3      	str	r3, [r4, #12]
 8008b4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b52:	6665      	str	r5, [r4, #100]	; 0x64
 8008b54:	f000 f84c 	bl	8008bf0 <__retarget_lock_init_recursive>
 8008b58:	f7ff ff96 	bl	8008a88 <__sfp_lock_release>
 8008b5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b64:	6025      	str	r5, [r4, #0]
 8008b66:	61a5      	str	r5, [r4, #24]
 8008b68:	2208      	movs	r2, #8
 8008b6a:	4629      	mov	r1, r5
 8008b6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008b70:	f7fe fad8 	bl	8007124 <memset>
 8008b74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008b78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b80:	3468      	adds	r4, #104	; 0x68
 8008b82:	e7d9      	b.n	8008b38 <__sfp+0x1c>
 8008b84:	2104      	movs	r1, #4
 8008b86:	4638      	mov	r0, r7
 8008b88:	f7ff ff62 	bl	8008a50 <__sfmoreglue>
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	6030      	str	r0, [r6, #0]
 8008b90:	2800      	cmp	r0, #0
 8008b92:	d1d5      	bne.n	8008b40 <__sfp+0x24>
 8008b94:	f7ff ff78 	bl	8008a88 <__sfp_lock_release>
 8008b98:	230c      	movs	r3, #12
 8008b9a:	603b      	str	r3, [r7, #0]
 8008b9c:	e7ee      	b.n	8008b7c <__sfp+0x60>
 8008b9e:	bf00      	nop
 8008ba0:	0800a884 	.word	0x0800a884
 8008ba4:	ffff0001 	.word	0xffff0001

08008ba8 <_fwalk_reent>:
 8008ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bac:	4606      	mov	r6, r0
 8008bae:	4688      	mov	r8, r1
 8008bb0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008bb4:	2700      	movs	r7, #0
 8008bb6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008bba:	f1b9 0901 	subs.w	r9, r9, #1
 8008bbe:	d505      	bpl.n	8008bcc <_fwalk_reent+0x24>
 8008bc0:	6824      	ldr	r4, [r4, #0]
 8008bc2:	2c00      	cmp	r4, #0
 8008bc4:	d1f7      	bne.n	8008bb6 <_fwalk_reent+0xe>
 8008bc6:	4638      	mov	r0, r7
 8008bc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bcc:	89ab      	ldrh	r3, [r5, #12]
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d907      	bls.n	8008be2 <_fwalk_reent+0x3a>
 8008bd2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	d003      	beq.n	8008be2 <_fwalk_reent+0x3a>
 8008bda:	4629      	mov	r1, r5
 8008bdc:	4630      	mov	r0, r6
 8008bde:	47c0      	blx	r8
 8008be0:	4307      	orrs	r7, r0
 8008be2:	3568      	adds	r5, #104	; 0x68
 8008be4:	e7e9      	b.n	8008bba <_fwalk_reent+0x12>
	...

08008be8 <_localeconv_r>:
 8008be8:	4800      	ldr	r0, [pc, #0]	; (8008bec <_localeconv_r+0x4>)
 8008bea:	4770      	bx	lr
 8008bec:	2000017c 	.word	0x2000017c

08008bf0 <__retarget_lock_init_recursive>:
 8008bf0:	4770      	bx	lr

08008bf2 <__retarget_lock_acquire_recursive>:
 8008bf2:	4770      	bx	lr

08008bf4 <__retarget_lock_release_recursive>:
 8008bf4:	4770      	bx	lr

08008bf6 <__swhatbuf_r>:
 8008bf6:	b570      	push	{r4, r5, r6, lr}
 8008bf8:	460e      	mov	r6, r1
 8008bfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bfe:	2900      	cmp	r1, #0
 8008c00:	b096      	sub	sp, #88	; 0x58
 8008c02:	4614      	mov	r4, r2
 8008c04:	461d      	mov	r5, r3
 8008c06:	da07      	bge.n	8008c18 <__swhatbuf_r+0x22>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	602b      	str	r3, [r5, #0]
 8008c0c:	89b3      	ldrh	r3, [r6, #12]
 8008c0e:	061a      	lsls	r2, r3, #24
 8008c10:	d410      	bmi.n	8008c34 <__swhatbuf_r+0x3e>
 8008c12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c16:	e00e      	b.n	8008c36 <__swhatbuf_r+0x40>
 8008c18:	466a      	mov	r2, sp
 8008c1a:	f000 fe91 	bl	8009940 <_fstat_r>
 8008c1e:	2800      	cmp	r0, #0
 8008c20:	dbf2      	blt.n	8008c08 <__swhatbuf_r+0x12>
 8008c22:	9a01      	ldr	r2, [sp, #4]
 8008c24:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c28:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c2c:	425a      	negs	r2, r3
 8008c2e:	415a      	adcs	r2, r3
 8008c30:	602a      	str	r2, [r5, #0]
 8008c32:	e7ee      	b.n	8008c12 <__swhatbuf_r+0x1c>
 8008c34:	2340      	movs	r3, #64	; 0x40
 8008c36:	2000      	movs	r0, #0
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	b016      	add	sp, #88	; 0x58
 8008c3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c40 <__smakebuf_r>:
 8008c40:	898b      	ldrh	r3, [r1, #12]
 8008c42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c44:	079d      	lsls	r5, r3, #30
 8008c46:	4606      	mov	r6, r0
 8008c48:	460c      	mov	r4, r1
 8008c4a:	d507      	bpl.n	8008c5c <__smakebuf_r+0x1c>
 8008c4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	6123      	str	r3, [r4, #16]
 8008c54:	2301      	movs	r3, #1
 8008c56:	6163      	str	r3, [r4, #20]
 8008c58:	b002      	add	sp, #8
 8008c5a:	bd70      	pop	{r4, r5, r6, pc}
 8008c5c:	ab01      	add	r3, sp, #4
 8008c5e:	466a      	mov	r2, sp
 8008c60:	f7ff ffc9 	bl	8008bf6 <__swhatbuf_r>
 8008c64:	9900      	ldr	r1, [sp, #0]
 8008c66:	4605      	mov	r5, r0
 8008c68:	4630      	mov	r0, r6
 8008c6a:	f000 fc0f 	bl	800948c <_malloc_r>
 8008c6e:	b948      	cbnz	r0, 8008c84 <__smakebuf_r+0x44>
 8008c70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c74:	059a      	lsls	r2, r3, #22
 8008c76:	d4ef      	bmi.n	8008c58 <__smakebuf_r+0x18>
 8008c78:	f023 0303 	bic.w	r3, r3, #3
 8008c7c:	f043 0302 	orr.w	r3, r3, #2
 8008c80:	81a3      	strh	r3, [r4, #12]
 8008c82:	e7e3      	b.n	8008c4c <__smakebuf_r+0xc>
 8008c84:	4b0d      	ldr	r3, [pc, #52]	; (8008cbc <__smakebuf_r+0x7c>)
 8008c86:	62b3      	str	r3, [r6, #40]	; 0x28
 8008c88:	89a3      	ldrh	r3, [r4, #12]
 8008c8a:	6020      	str	r0, [r4, #0]
 8008c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c90:	81a3      	strh	r3, [r4, #12]
 8008c92:	9b00      	ldr	r3, [sp, #0]
 8008c94:	6163      	str	r3, [r4, #20]
 8008c96:	9b01      	ldr	r3, [sp, #4]
 8008c98:	6120      	str	r0, [r4, #16]
 8008c9a:	b15b      	cbz	r3, 8008cb4 <__smakebuf_r+0x74>
 8008c9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	f000 fe5f 	bl	8009964 <_isatty_r>
 8008ca6:	b128      	cbz	r0, 8008cb4 <__smakebuf_r+0x74>
 8008ca8:	89a3      	ldrh	r3, [r4, #12]
 8008caa:	f023 0303 	bic.w	r3, r3, #3
 8008cae:	f043 0301 	orr.w	r3, r3, #1
 8008cb2:	81a3      	strh	r3, [r4, #12]
 8008cb4:	89a0      	ldrh	r0, [r4, #12]
 8008cb6:	4305      	orrs	r5, r0
 8008cb8:	81a5      	strh	r5, [r4, #12]
 8008cba:	e7cd      	b.n	8008c58 <__smakebuf_r+0x18>
 8008cbc:	08008a45 	.word	0x08008a45

08008cc0 <malloc>:
 8008cc0:	4b02      	ldr	r3, [pc, #8]	; (8008ccc <malloc+0xc>)
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	6818      	ldr	r0, [r3, #0]
 8008cc6:	f000 bbe1 	b.w	800948c <_malloc_r>
 8008cca:	bf00      	nop
 8008ccc:	20000028 	.word	0x20000028

08008cd0 <_Balloc>:
 8008cd0:	b570      	push	{r4, r5, r6, lr}
 8008cd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008cd4:	4604      	mov	r4, r0
 8008cd6:	460d      	mov	r5, r1
 8008cd8:	b976      	cbnz	r6, 8008cf8 <_Balloc+0x28>
 8008cda:	2010      	movs	r0, #16
 8008cdc:	f7ff fff0 	bl	8008cc0 <malloc>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	6260      	str	r0, [r4, #36]	; 0x24
 8008ce4:	b920      	cbnz	r0, 8008cf0 <_Balloc+0x20>
 8008ce6:	4b18      	ldr	r3, [pc, #96]	; (8008d48 <_Balloc+0x78>)
 8008ce8:	4818      	ldr	r0, [pc, #96]	; (8008d4c <_Balloc+0x7c>)
 8008cea:	2166      	movs	r1, #102	; 0x66
 8008cec:	f000 fde8 	bl	80098c0 <__assert_func>
 8008cf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cf4:	6006      	str	r6, [r0, #0]
 8008cf6:	60c6      	str	r6, [r0, #12]
 8008cf8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008cfa:	68f3      	ldr	r3, [r6, #12]
 8008cfc:	b183      	cbz	r3, 8008d20 <_Balloc+0x50>
 8008cfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d06:	b9b8      	cbnz	r0, 8008d38 <_Balloc+0x68>
 8008d08:	2101      	movs	r1, #1
 8008d0a:	fa01 f605 	lsl.w	r6, r1, r5
 8008d0e:	1d72      	adds	r2, r6, #5
 8008d10:	0092      	lsls	r2, r2, #2
 8008d12:	4620      	mov	r0, r4
 8008d14:	f000 fb5a 	bl	80093cc <_calloc_r>
 8008d18:	b160      	cbz	r0, 8008d34 <_Balloc+0x64>
 8008d1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d1e:	e00e      	b.n	8008d3e <_Balloc+0x6e>
 8008d20:	2221      	movs	r2, #33	; 0x21
 8008d22:	2104      	movs	r1, #4
 8008d24:	4620      	mov	r0, r4
 8008d26:	f000 fb51 	bl	80093cc <_calloc_r>
 8008d2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d2c:	60f0      	str	r0, [r6, #12]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1e4      	bne.n	8008cfe <_Balloc+0x2e>
 8008d34:	2000      	movs	r0, #0
 8008d36:	bd70      	pop	{r4, r5, r6, pc}
 8008d38:	6802      	ldr	r2, [r0, #0]
 8008d3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d3e:	2300      	movs	r3, #0
 8008d40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d44:	e7f7      	b.n	8008d36 <_Balloc+0x66>
 8008d46:	bf00      	nop
 8008d48:	0800a8c9 	.word	0x0800a8c9
 8008d4c:	0800a9b0 	.word	0x0800a9b0

08008d50 <_Bfree>:
 8008d50:	b570      	push	{r4, r5, r6, lr}
 8008d52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d54:	4605      	mov	r5, r0
 8008d56:	460c      	mov	r4, r1
 8008d58:	b976      	cbnz	r6, 8008d78 <_Bfree+0x28>
 8008d5a:	2010      	movs	r0, #16
 8008d5c:	f7ff ffb0 	bl	8008cc0 <malloc>
 8008d60:	4602      	mov	r2, r0
 8008d62:	6268      	str	r0, [r5, #36]	; 0x24
 8008d64:	b920      	cbnz	r0, 8008d70 <_Bfree+0x20>
 8008d66:	4b09      	ldr	r3, [pc, #36]	; (8008d8c <_Bfree+0x3c>)
 8008d68:	4809      	ldr	r0, [pc, #36]	; (8008d90 <_Bfree+0x40>)
 8008d6a:	218a      	movs	r1, #138	; 0x8a
 8008d6c:	f000 fda8 	bl	80098c0 <__assert_func>
 8008d70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d74:	6006      	str	r6, [r0, #0]
 8008d76:	60c6      	str	r6, [r0, #12]
 8008d78:	b13c      	cbz	r4, 8008d8a <_Bfree+0x3a>
 8008d7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008d7c:	6862      	ldr	r2, [r4, #4]
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d84:	6021      	str	r1, [r4, #0]
 8008d86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d8a:	bd70      	pop	{r4, r5, r6, pc}
 8008d8c:	0800a8c9 	.word	0x0800a8c9
 8008d90:	0800a9b0 	.word	0x0800a9b0

08008d94 <__multadd>:
 8008d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d98:	690e      	ldr	r6, [r1, #16]
 8008d9a:	4607      	mov	r7, r0
 8008d9c:	4698      	mov	r8, r3
 8008d9e:	460c      	mov	r4, r1
 8008da0:	f101 0014 	add.w	r0, r1, #20
 8008da4:	2300      	movs	r3, #0
 8008da6:	6805      	ldr	r5, [r0, #0]
 8008da8:	b2a9      	uxth	r1, r5
 8008daa:	fb02 8101 	mla	r1, r2, r1, r8
 8008dae:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008db2:	0c2d      	lsrs	r5, r5, #16
 8008db4:	fb02 c505 	mla	r5, r2, r5, ip
 8008db8:	b289      	uxth	r1, r1
 8008dba:	3301      	adds	r3, #1
 8008dbc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008dc0:	429e      	cmp	r6, r3
 8008dc2:	f840 1b04 	str.w	r1, [r0], #4
 8008dc6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008dca:	dcec      	bgt.n	8008da6 <__multadd+0x12>
 8008dcc:	f1b8 0f00 	cmp.w	r8, #0
 8008dd0:	d022      	beq.n	8008e18 <__multadd+0x84>
 8008dd2:	68a3      	ldr	r3, [r4, #8]
 8008dd4:	42b3      	cmp	r3, r6
 8008dd6:	dc19      	bgt.n	8008e0c <__multadd+0x78>
 8008dd8:	6861      	ldr	r1, [r4, #4]
 8008dda:	4638      	mov	r0, r7
 8008ddc:	3101      	adds	r1, #1
 8008dde:	f7ff ff77 	bl	8008cd0 <_Balloc>
 8008de2:	4605      	mov	r5, r0
 8008de4:	b928      	cbnz	r0, 8008df2 <__multadd+0x5e>
 8008de6:	4602      	mov	r2, r0
 8008de8:	4b0d      	ldr	r3, [pc, #52]	; (8008e20 <__multadd+0x8c>)
 8008dea:	480e      	ldr	r0, [pc, #56]	; (8008e24 <__multadd+0x90>)
 8008dec:	21b5      	movs	r1, #181	; 0xb5
 8008dee:	f000 fd67 	bl	80098c0 <__assert_func>
 8008df2:	6922      	ldr	r2, [r4, #16]
 8008df4:	3202      	adds	r2, #2
 8008df6:	f104 010c 	add.w	r1, r4, #12
 8008dfa:	0092      	lsls	r2, r2, #2
 8008dfc:	300c      	adds	r0, #12
 8008dfe:	f7fe f983 	bl	8007108 <memcpy>
 8008e02:	4621      	mov	r1, r4
 8008e04:	4638      	mov	r0, r7
 8008e06:	f7ff ffa3 	bl	8008d50 <_Bfree>
 8008e0a:	462c      	mov	r4, r5
 8008e0c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008e10:	3601      	adds	r6, #1
 8008e12:	f8c3 8014 	str.w	r8, [r3, #20]
 8008e16:	6126      	str	r6, [r4, #16]
 8008e18:	4620      	mov	r0, r4
 8008e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e1e:	bf00      	nop
 8008e20:	0800a93f 	.word	0x0800a93f
 8008e24:	0800a9b0 	.word	0x0800a9b0

08008e28 <__hi0bits>:
 8008e28:	0c03      	lsrs	r3, r0, #16
 8008e2a:	041b      	lsls	r3, r3, #16
 8008e2c:	b9d3      	cbnz	r3, 8008e64 <__hi0bits+0x3c>
 8008e2e:	0400      	lsls	r0, r0, #16
 8008e30:	2310      	movs	r3, #16
 8008e32:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008e36:	bf04      	itt	eq
 8008e38:	0200      	lsleq	r0, r0, #8
 8008e3a:	3308      	addeq	r3, #8
 8008e3c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008e40:	bf04      	itt	eq
 8008e42:	0100      	lsleq	r0, r0, #4
 8008e44:	3304      	addeq	r3, #4
 8008e46:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008e4a:	bf04      	itt	eq
 8008e4c:	0080      	lsleq	r0, r0, #2
 8008e4e:	3302      	addeq	r3, #2
 8008e50:	2800      	cmp	r0, #0
 8008e52:	db05      	blt.n	8008e60 <__hi0bits+0x38>
 8008e54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008e58:	f103 0301 	add.w	r3, r3, #1
 8008e5c:	bf08      	it	eq
 8008e5e:	2320      	moveq	r3, #32
 8008e60:	4618      	mov	r0, r3
 8008e62:	4770      	bx	lr
 8008e64:	2300      	movs	r3, #0
 8008e66:	e7e4      	b.n	8008e32 <__hi0bits+0xa>

08008e68 <__lo0bits>:
 8008e68:	6803      	ldr	r3, [r0, #0]
 8008e6a:	f013 0207 	ands.w	r2, r3, #7
 8008e6e:	4601      	mov	r1, r0
 8008e70:	d00b      	beq.n	8008e8a <__lo0bits+0x22>
 8008e72:	07da      	lsls	r2, r3, #31
 8008e74:	d424      	bmi.n	8008ec0 <__lo0bits+0x58>
 8008e76:	0798      	lsls	r0, r3, #30
 8008e78:	bf49      	itett	mi
 8008e7a:	085b      	lsrmi	r3, r3, #1
 8008e7c:	089b      	lsrpl	r3, r3, #2
 8008e7e:	2001      	movmi	r0, #1
 8008e80:	600b      	strmi	r3, [r1, #0]
 8008e82:	bf5c      	itt	pl
 8008e84:	600b      	strpl	r3, [r1, #0]
 8008e86:	2002      	movpl	r0, #2
 8008e88:	4770      	bx	lr
 8008e8a:	b298      	uxth	r0, r3
 8008e8c:	b9b0      	cbnz	r0, 8008ebc <__lo0bits+0x54>
 8008e8e:	0c1b      	lsrs	r3, r3, #16
 8008e90:	2010      	movs	r0, #16
 8008e92:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008e96:	bf04      	itt	eq
 8008e98:	0a1b      	lsreq	r3, r3, #8
 8008e9a:	3008      	addeq	r0, #8
 8008e9c:	071a      	lsls	r2, r3, #28
 8008e9e:	bf04      	itt	eq
 8008ea0:	091b      	lsreq	r3, r3, #4
 8008ea2:	3004      	addeq	r0, #4
 8008ea4:	079a      	lsls	r2, r3, #30
 8008ea6:	bf04      	itt	eq
 8008ea8:	089b      	lsreq	r3, r3, #2
 8008eaa:	3002      	addeq	r0, #2
 8008eac:	07da      	lsls	r2, r3, #31
 8008eae:	d403      	bmi.n	8008eb8 <__lo0bits+0x50>
 8008eb0:	085b      	lsrs	r3, r3, #1
 8008eb2:	f100 0001 	add.w	r0, r0, #1
 8008eb6:	d005      	beq.n	8008ec4 <__lo0bits+0x5c>
 8008eb8:	600b      	str	r3, [r1, #0]
 8008eba:	4770      	bx	lr
 8008ebc:	4610      	mov	r0, r2
 8008ebe:	e7e8      	b.n	8008e92 <__lo0bits+0x2a>
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	4770      	bx	lr
 8008ec4:	2020      	movs	r0, #32
 8008ec6:	4770      	bx	lr

08008ec8 <__i2b>:
 8008ec8:	b510      	push	{r4, lr}
 8008eca:	460c      	mov	r4, r1
 8008ecc:	2101      	movs	r1, #1
 8008ece:	f7ff feff 	bl	8008cd0 <_Balloc>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	b928      	cbnz	r0, 8008ee2 <__i2b+0x1a>
 8008ed6:	4b05      	ldr	r3, [pc, #20]	; (8008eec <__i2b+0x24>)
 8008ed8:	4805      	ldr	r0, [pc, #20]	; (8008ef0 <__i2b+0x28>)
 8008eda:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008ede:	f000 fcef 	bl	80098c0 <__assert_func>
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	6144      	str	r4, [r0, #20]
 8008ee6:	6103      	str	r3, [r0, #16]
 8008ee8:	bd10      	pop	{r4, pc}
 8008eea:	bf00      	nop
 8008eec:	0800a93f 	.word	0x0800a93f
 8008ef0:	0800a9b0 	.word	0x0800a9b0

08008ef4 <__multiply>:
 8008ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef8:	4614      	mov	r4, r2
 8008efa:	690a      	ldr	r2, [r1, #16]
 8008efc:	6923      	ldr	r3, [r4, #16]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	bfb8      	it	lt
 8008f02:	460b      	movlt	r3, r1
 8008f04:	460d      	mov	r5, r1
 8008f06:	bfbc      	itt	lt
 8008f08:	4625      	movlt	r5, r4
 8008f0a:	461c      	movlt	r4, r3
 8008f0c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008f10:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008f14:	68ab      	ldr	r3, [r5, #8]
 8008f16:	6869      	ldr	r1, [r5, #4]
 8008f18:	eb0a 0709 	add.w	r7, sl, r9
 8008f1c:	42bb      	cmp	r3, r7
 8008f1e:	b085      	sub	sp, #20
 8008f20:	bfb8      	it	lt
 8008f22:	3101      	addlt	r1, #1
 8008f24:	f7ff fed4 	bl	8008cd0 <_Balloc>
 8008f28:	b930      	cbnz	r0, 8008f38 <__multiply+0x44>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	4b42      	ldr	r3, [pc, #264]	; (8009038 <__multiply+0x144>)
 8008f2e:	4843      	ldr	r0, [pc, #268]	; (800903c <__multiply+0x148>)
 8008f30:	f240 115d 	movw	r1, #349	; 0x15d
 8008f34:	f000 fcc4 	bl	80098c0 <__assert_func>
 8008f38:	f100 0614 	add.w	r6, r0, #20
 8008f3c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008f40:	4633      	mov	r3, r6
 8008f42:	2200      	movs	r2, #0
 8008f44:	4543      	cmp	r3, r8
 8008f46:	d31e      	bcc.n	8008f86 <__multiply+0x92>
 8008f48:	f105 0c14 	add.w	ip, r5, #20
 8008f4c:	f104 0314 	add.w	r3, r4, #20
 8008f50:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008f54:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008f58:	9202      	str	r2, [sp, #8]
 8008f5a:	ebac 0205 	sub.w	r2, ip, r5
 8008f5e:	3a15      	subs	r2, #21
 8008f60:	f022 0203 	bic.w	r2, r2, #3
 8008f64:	3204      	adds	r2, #4
 8008f66:	f105 0115 	add.w	r1, r5, #21
 8008f6a:	458c      	cmp	ip, r1
 8008f6c:	bf38      	it	cc
 8008f6e:	2204      	movcc	r2, #4
 8008f70:	9201      	str	r2, [sp, #4]
 8008f72:	9a02      	ldr	r2, [sp, #8]
 8008f74:	9303      	str	r3, [sp, #12]
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d808      	bhi.n	8008f8c <__multiply+0x98>
 8008f7a:	2f00      	cmp	r7, #0
 8008f7c:	dc55      	bgt.n	800902a <__multiply+0x136>
 8008f7e:	6107      	str	r7, [r0, #16]
 8008f80:	b005      	add	sp, #20
 8008f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f86:	f843 2b04 	str.w	r2, [r3], #4
 8008f8a:	e7db      	b.n	8008f44 <__multiply+0x50>
 8008f8c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008f90:	f1ba 0f00 	cmp.w	sl, #0
 8008f94:	d020      	beq.n	8008fd8 <__multiply+0xe4>
 8008f96:	f105 0e14 	add.w	lr, r5, #20
 8008f9a:	46b1      	mov	r9, r6
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008fa2:	f8d9 b000 	ldr.w	fp, [r9]
 8008fa6:	b2a1      	uxth	r1, r4
 8008fa8:	fa1f fb8b 	uxth.w	fp, fp
 8008fac:	fb0a b101 	mla	r1, sl, r1, fp
 8008fb0:	4411      	add	r1, r2
 8008fb2:	f8d9 2000 	ldr.w	r2, [r9]
 8008fb6:	0c24      	lsrs	r4, r4, #16
 8008fb8:	0c12      	lsrs	r2, r2, #16
 8008fba:	fb0a 2404 	mla	r4, sl, r4, r2
 8008fbe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008fc2:	b289      	uxth	r1, r1
 8008fc4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008fc8:	45f4      	cmp	ip, lr
 8008fca:	f849 1b04 	str.w	r1, [r9], #4
 8008fce:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008fd2:	d8e4      	bhi.n	8008f9e <__multiply+0xaa>
 8008fd4:	9901      	ldr	r1, [sp, #4]
 8008fd6:	5072      	str	r2, [r6, r1]
 8008fd8:	9a03      	ldr	r2, [sp, #12]
 8008fda:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008fde:	3304      	adds	r3, #4
 8008fe0:	f1b9 0f00 	cmp.w	r9, #0
 8008fe4:	d01f      	beq.n	8009026 <__multiply+0x132>
 8008fe6:	6834      	ldr	r4, [r6, #0]
 8008fe8:	f105 0114 	add.w	r1, r5, #20
 8008fec:	46b6      	mov	lr, r6
 8008fee:	f04f 0a00 	mov.w	sl, #0
 8008ff2:	880a      	ldrh	r2, [r1, #0]
 8008ff4:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008ff8:	fb09 b202 	mla	r2, r9, r2, fp
 8008ffc:	4492      	add	sl, r2
 8008ffe:	b2a4      	uxth	r4, r4
 8009000:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009004:	f84e 4b04 	str.w	r4, [lr], #4
 8009008:	f851 4b04 	ldr.w	r4, [r1], #4
 800900c:	f8be 2000 	ldrh.w	r2, [lr]
 8009010:	0c24      	lsrs	r4, r4, #16
 8009012:	fb09 2404 	mla	r4, r9, r4, r2
 8009016:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800901a:	458c      	cmp	ip, r1
 800901c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009020:	d8e7      	bhi.n	8008ff2 <__multiply+0xfe>
 8009022:	9a01      	ldr	r2, [sp, #4]
 8009024:	50b4      	str	r4, [r6, r2]
 8009026:	3604      	adds	r6, #4
 8009028:	e7a3      	b.n	8008f72 <__multiply+0x7e>
 800902a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1a5      	bne.n	8008f7e <__multiply+0x8a>
 8009032:	3f01      	subs	r7, #1
 8009034:	e7a1      	b.n	8008f7a <__multiply+0x86>
 8009036:	bf00      	nop
 8009038:	0800a93f 	.word	0x0800a93f
 800903c:	0800a9b0 	.word	0x0800a9b0

08009040 <__pow5mult>:
 8009040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009044:	4615      	mov	r5, r2
 8009046:	f012 0203 	ands.w	r2, r2, #3
 800904a:	4606      	mov	r6, r0
 800904c:	460f      	mov	r7, r1
 800904e:	d007      	beq.n	8009060 <__pow5mult+0x20>
 8009050:	4c25      	ldr	r4, [pc, #148]	; (80090e8 <__pow5mult+0xa8>)
 8009052:	3a01      	subs	r2, #1
 8009054:	2300      	movs	r3, #0
 8009056:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800905a:	f7ff fe9b 	bl	8008d94 <__multadd>
 800905e:	4607      	mov	r7, r0
 8009060:	10ad      	asrs	r5, r5, #2
 8009062:	d03d      	beq.n	80090e0 <__pow5mult+0xa0>
 8009064:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009066:	b97c      	cbnz	r4, 8009088 <__pow5mult+0x48>
 8009068:	2010      	movs	r0, #16
 800906a:	f7ff fe29 	bl	8008cc0 <malloc>
 800906e:	4602      	mov	r2, r0
 8009070:	6270      	str	r0, [r6, #36]	; 0x24
 8009072:	b928      	cbnz	r0, 8009080 <__pow5mult+0x40>
 8009074:	4b1d      	ldr	r3, [pc, #116]	; (80090ec <__pow5mult+0xac>)
 8009076:	481e      	ldr	r0, [pc, #120]	; (80090f0 <__pow5mult+0xb0>)
 8009078:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800907c:	f000 fc20 	bl	80098c0 <__assert_func>
 8009080:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009084:	6004      	str	r4, [r0, #0]
 8009086:	60c4      	str	r4, [r0, #12]
 8009088:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800908c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009090:	b94c      	cbnz	r4, 80090a6 <__pow5mult+0x66>
 8009092:	f240 2171 	movw	r1, #625	; 0x271
 8009096:	4630      	mov	r0, r6
 8009098:	f7ff ff16 	bl	8008ec8 <__i2b>
 800909c:	2300      	movs	r3, #0
 800909e:	f8c8 0008 	str.w	r0, [r8, #8]
 80090a2:	4604      	mov	r4, r0
 80090a4:	6003      	str	r3, [r0, #0]
 80090a6:	f04f 0900 	mov.w	r9, #0
 80090aa:	07eb      	lsls	r3, r5, #31
 80090ac:	d50a      	bpl.n	80090c4 <__pow5mult+0x84>
 80090ae:	4639      	mov	r1, r7
 80090b0:	4622      	mov	r2, r4
 80090b2:	4630      	mov	r0, r6
 80090b4:	f7ff ff1e 	bl	8008ef4 <__multiply>
 80090b8:	4639      	mov	r1, r7
 80090ba:	4680      	mov	r8, r0
 80090bc:	4630      	mov	r0, r6
 80090be:	f7ff fe47 	bl	8008d50 <_Bfree>
 80090c2:	4647      	mov	r7, r8
 80090c4:	106d      	asrs	r5, r5, #1
 80090c6:	d00b      	beq.n	80090e0 <__pow5mult+0xa0>
 80090c8:	6820      	ldr	r0, [r4, #0]
 80090ca:	b938      	cbnz	r0, 80090dc <__pow5mult+0x9c>
 80090cc:	4622      	mov	r2, r4
 80090ce:	4621      	mov	r1, r4
 80090d0:	4630      	mov	r0, r6
 80090d2:	f7ff ff0f 	bl	8008ef4 <__multiply>
 80090d6:	6020      	str	r0, [r4, #0]
 80090d8:	f8c0 9000 	str.w	r9, [r0]
 80090dc:	4604      	mov	r4, r0
 80090de:	e7e4      	b.n	80090aa <__pow5mult+0x6a>
 80090e0:	4638      	mov	r0, r7
 80090e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090e6:	bf00      	nop
 80090e8:	0800ab00 	.word	0x0800ab00
 80090ec:	0800a8c9 	.word	0x0800a8c9
 80090f0:	0800a9b0 	.word	0x0800a9b0

080090f4 <__lshift>:
 80090f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090f8:	460c      	mov	r4, r1
 80090fa:	6849      	ldr	r1, [r1, #4]
 80090fc:	6923      	ldr	r3, [r4, #16]
 80090fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009102:	68a3      	ldr	r3, [r4, #8]
 8009104:	4607      	mov	r7, r0
 8009106:	4691      	mov	r9, r2
 8009108:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800910c:	f108 0601 	add.w	r6, r8, #1
 8009110:	42b3      	cmp	r3, r6
 8009112:	db0b      	blt.n	800912c <__lshift+0x38>
 8009114:	4638      	mov	r0, r7
 8009116:	f7ff fddb 	bl	8008cd0 <_Balloc>
 800911a:	4605      	mov	r5, r0
 800911c:	b948      	cbnz	r0, 8009132 <__lshift+0x3e>
 800911e:	4602      	mov	r2, r0
 8009120:	4b28      	ldr	r3, [pc, #160]	; (80091c4 <__lshift+0xd0>)
 8009122:	4829      	ldr	r0, [pc, #164]	; (80091c8 <__lshift+0xd4>)
 8009124:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009128:	f000 fbca 	bl	80098c0 <__assert_func>
 800912c:	3101      	adds	r1, #1
 800912e:	005b      	lsls	r3, r3, #1
 8009130:	e7ee      	b.n	8009110 <__lshift+0x1c>
 8009132:	2300      	movs	r3, #0
 8009134:	f100 0114 	add.w	r1, r0, #20
 8009138:	f100 0210 	add.w	r2, r0, #16
 800913c:	4618      	mov	r0, r3
 800913e:	4553      	cmp	r3, sl
 8009140:	db33      	blt.n	80091aa <__lshift+0xb6>
 8009142:	6920      	ldr	r0, [r4, #16]
 8009144:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009148:	f104 0314 	add.w	r3, r4, #20
 800914c:	f019 091f 	ands.w	r9, r9, #31
 8009150:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009154:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009158:	d02b      	beq.n	80091b2 <__lshift+0xbe>
 800915a:	f1c9 0e20 	rsb	lr, r9, #32
 800915e:	468a      	mov	sl, r1
 8009160:	2200      	movs	r2, #0
 8009162:	6818      	ldr	r0, [r3, #0]
 8009164:	fa00 f009 	lsl.w	r0, r0, r9
 8009168:	4302      	orrs	r2, r0
 800916a:	f84a 2b04 	str.w	r2, [sl], #4
 800916e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009172:	459c      	cmp	ip, r3
 8009174:	fa22 f20e 	lsr.w	r2, r2, lr
 8009178:	d8f3      	bhi.n	8009162 <__lshift+0x6e>
 800917a:	ebac 0304 	sub.w	r3, ip, r4
 800917e:	3b15      	subs	r3, #21
 8009180:	f023 0303 	bic.w	r3, r3, #3
 8009184:	3304      	adds	r3, #4
 8009186:	f104 0015 	add.w	r0, r4, #21
 800918a:	4584      	cmp	ip, r0
 800918c:	bf38      	it	cc
 800918e:	2304      	movcc	r3, #4
 8009190:	50ca      	str	r2, [r1, r3]
 8009192:	b10a      	cbz	r2, 8009198 <__lshift+0xa4>
 8009194:	f108 0602 	add.w	r6, r8, #2
 8009198:	3e01      	subs	r6, #1
 800919a:	4638      	mov	r0, r7
 800919c:	612e      	str	r6, [r5, #16]
 800919e:	4621      	mov	r1, r4
 80091a0:	f7ff fdd6 	bl	8008d50 <_Bfree>
 80091a4:	4628      	mov	r0, r5
 80091a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80091ae:	3301      	adds	r3, #1
 80091b0:	e7c5      	b.n	800913e <__lshift+0x4a>
 80091b2:	3904      	subs	r1, #4
 80091b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80091b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80091bc:	459c      	cmp	ip, r3
 80091be:	d8f9      	bhi.n	80091b4 <__lshift+0xc0>
 80091c0:	e7ea      	b.n	8009198 <__lshift+0xa4>
 80091c2:	bf00      	nop
 80091c4:	0800a93f 	.word	0x0800a93f
 80091c8:	0800a9b0 	.word	0x0800a9b0

080091cc <__mcmp>:
 80091cc:	b530      	push	{r4, r5, lr}
 80091ce:	6902      	ldr	r2, [r0, #16]
 80091d0:	690c      	ldr	r4, [r1, #16]
 80091d2:	1b12      	subs	r2, r2, r4
 80091d4:	d10e      	bne.n	80091f4 <__mcmp+0x28>
 80091d6:	f100 0314 	add.w	r3, r0, #20
 80091da:	3114      	adds	r1, #20
 80091dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80091e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80091e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80091e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80091ec:	42a5      	cmp	r5, r4
 80091ee:	d003      	beq.n	80091f8 <__mcmp+0x2c>
 80091f0:	d305      	bcc.n	80091fe <__mcmp+0x32>
 80091f2:	2201      	movs	r2, #1
 80091f4:	4610      	mov	r0, r2
 80091f6:	bd30      	pop	{r4, r5, pc}
 80091f8:	4283      	cmp	r3, r0
 80091fa:	d3f3      	bcc.n	80091e4 <__mcmp+0x18>
 80091fc:	e7fa      	b.n	80091f4 <__mcmp+0x28>
 80091fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009202:	e7f7      	b.n	80091f4 <__mcmp+0x28>

08009204 <__mdiff>:
 8009204:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009208:	460c      	mov	r4, r1
 800920a:	4606      	mov	r6, r0
 800920c:	4611      	mov	r1, r2
 800920e:	4620      	mov	r0, r4
 8009210:	4617      	mov	r7, r2
 8009212:	f7ff ffdb 	bl	80091cc <__mcmp>
 8009216:	1e05      	subs	r5, r0, #0
 8009218:	d110      	bne.n	800923c <__mdiff+0x38>
 800921a:	4629      	mov	r1, r5
 800921c:	4630      	mov	r0, r6
 800921e:	f7ff fd57 	bl	8008cd0 <_Balloc>
 8009222:	b930      	cbnz	r0, 8009232 <__mdiff+0x2e>
 8009224:	4b39      	ldr	r3, [pc, #228]	; (800930c <__mdiff+0x108>)
 8009226:	4602      	mov	r2, r0
 8009228:	f240 2132 	movw	r1, #562	; 0x232
 800922c:	4838      	ldr	r0, [pc, #224]	; (8009310 <__mdiff+0x10c>)
 800922e:	f000 fb47 	bl	80098c0 <__assert_func>
 8009232:	2301      	movs	r3, #1
 8009234:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009238:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800923c:	bfa4      	itt	ge
 800923e:	463b      	movge	r3, r7
 8009240:	4627      	movge	r7, r4
 8009242:	4630      	mov	r0, r6
 8009244:	6879      	ldr	r1, [r7, #4]
 8009246:	bfa6      	itte	ge
 8009248:	461c      	movge	r4, r3
 800924a:	2500      	movge	r5, #0
 800924c:	2501      	movlt	r5, #1
 800924e:	f7ff fd3f 	bl	8008cd0 <_Balloc>
 8009252:	b920      	cbnz	r0, 800925e <__mdiff+0x5a>
 8009254:	4b2d      	ldr	r3, [pc, #180]	; (800930c <__mdiff+0x108>)
 8009256:	4602      	mov	r2, r0
 8009258:	f44f 7110 	mov.w	r1, #576	; 0x240
 800925c:	e7e6      	b.n	800922c <__mdiff+0x28>
 800925e:	693e      	ldr	r6, [r7, #16]
 8009260:	60c5      	str	r5, [r0, #12]
 8009262:	6925      	ldr	r5, [r4, #16]
 8009264:	f107 0114 	add.w	r1, r7, #20
 8009268:	f104 0914 	add.w	r9, r4, #20
 800926c:	f100 0e14 	add.w	lr, r0, #20
 8009270:	f107 0210 	add.w	r2, r7, #16
 8009274:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009278:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800927c:	46f2      	mov	sl, lr
 800927e:	2700      	movs	r7, #0
 8009280:	f859 3b04 	ldr.w	r3, [r9], #4
 8009284:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009288:	fa1f f883 	uxth.w	r8, r3
 800928c:	fa17 f78b 	uxtah	r7, r7, fp
 8009290:	0c1b      	lsrs	r3, r3, #16
 8009292:	eba7 0808 	sub.w	r8, r7, r8
 8009296:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800929a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800929e:	fa1f f888 	uxth.w	r8, r8
 80092a2:	141f      	asrs	r7, r3, #16
 80092a4:	454d      	cmp	r5, r9
 80092a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80092aa:	f84a 3b04 	str.w	r3, [sl], #4
 80092ae:	d8e7      	bhi.n	8009280 <__mdiff+0x7c>
 80092b0:	1b2b      	subs	r3, r5, r4
 80092b2:	3b15      	subs	r3, #21
 80092b4:	f023 0303 	bic.w	r3, r3, #3
 80092b8:	3304      	adds	r3, #4
 80092ba:	3415      	adds	r4, #21
 80092bc:	42a5      	cmp	r5, r4
 80092be:	bf38      	it	cc
 80092c0:	2304      	movcc	r3, #4
 80092c2:	4419      	add	r1, r3
 80092c4:	4473      	add	r3, lr
 80092c6:	469e      	mov	lr, r3
 80092c8:	460d      	mov	r5, r1
 80092ca:	4565      	cmp	r5, ip
 80092cc:	d30e      	bcc.n	80092ec <__mdiff+0xe8>
 80092ce:	f10c 0203 	add.w	r2, ip, #3
 80092d2:	1a52      	subs	r2, r2, r1
 80092d4:	f022 0203 	bic.w	r2, r2, #3
 80092d8:	3903      	subs	r1, #3
 80092da:	458c      	cmp	ip, r1
 80092dc:	bf38      	it	cc
 80092de:	2200      	movcc	r2, #0
 80092e0:	441a      	add	r2, r3
 80092e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80092e6:	b17b      	cbz	r3, 8009308 <__mdiff+0x104>
 80092e8:	6106      	str	r6, [r0, #16]
 80092ea:	e7a5      	b.n	8009238 <__mdiff+0x34>
 80092ec:	f855 8b04 	ldr.w	r8, [r5], #4
 80092f0:	fa17 f488 	uxtah	r4, r7, r8
 80092f4:	1422      	asrs	r2, r4, #16
 80092f6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80092fa:	b2a4      	uxth	r4, r4
 80092fc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009300:	f84e 4b04 	str.w	r4, [lr], #4
 8009304:	1417      	asrs	r7, r2, #16
 8009306:	e7e0      	b.n	80092ca <__mdiff+0xc6>
 8009308:	3e01      	subs	r6, #1
 800930a:	e7ea      	b.n	80092e2 <__mdiff+0xde>
 800930c:	0800a93f 	.word	0x0800a93f
 8009310:	0800a9b0 	.word	0x0800a9b0

08009314 <__d2b>:
 8009314:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009318:	4689      	mov	r9, r1
 800931a:	2101      	movs	r1, #1
 800931c:	ec57 6b10 	vmov	r6, r7, d0
 8009320:	4690      	mov	r8, r2
 8009322:	f7ff fcd5 	bl	8008cd0 <_Balloc>
 8009326:	4604      	mov	r4, r0
 8009328:	b930      	cbnz	r0, 8009338 <__d2b+0x24>
 800932a:	4602      	mov	r2, r0
 800932c:	4b25      	ldr	r3, [pc, #148]	; (80093c4 <__d2b+0xb0>)
 800932e:	4826      	ldr	r0, [pc, #152]	; (80093c8 <__d2b+0xb4>)
 8009330:	f240 310a 	movw	r1, #778	; 0x30a
 8009334:	f000 fac4 	bl	80098c0 <__assert_func>
 8009338:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800933c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009340:	bb35      	cbnz	r5, 8009390 <__d2b+0x7c>
 8009342:	2e00      	cmp	r6, #0
 8009344:	9301      	str	r3, [sp, #4]
 8009346:	d028      	beq.n	800939a <__d2b+0x86>
 8009348:	4668      	mov	r0, sp
 800934a:	9600      	str	r6, [sp, #0]
 800934c:	f7ff fd8c 	bl	8008e68 <__lo0bits>
 8009350:	9900      	ldr	r1, [sp, #0]
 8009352:	b300      	cbz	r0, 8009396 <__d2b+0x82>
 8009354:	9a01      	ldr	r2, [sp, #4]
 8009356:	f1c0 0320 	rsb	r3, r0, #32
 800935a:	fa02 f303 	lsl.w	r3, r2, r3
 800935e:	430b      	orrs	r3, r1
 8009360:	40c2      	lsrs	r2, r0
 8009362:	6163      	str	r3, [r4, #20]
 8009364:	9201      	str	r2, [sp, #4]
 8009366:	9b01      	ldr	r3, [sp, #4]
 8009368:	61a3      	str	r3, [r4, #24]
 800936a:	2b00      	cmp	r3, #0
 800936c:	bf14      	ite	ne
 800936e:	2202      	movne	r2, #2
 8009370:	2201      	moveq	r2, #1
 8009372:	6122      	str	r2, [r4, #16]
 8009374:	b1d5      	cbz	r5, 80093ac <__d2b+0x98>
 8009376:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800937a:	4405      	add	r5, r0
 800937c:	f8c9 5000 	str.w	r5, [r9]
 8009380:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009384:	f8c8 0000 	str.w	r0, [r8]
 8009388:	4620      	mov	r0, r4
 800938a:	b003      	add	sp, #12
 800938c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009390:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009394:	e7d5      	b.n	8009342 <__d2b+0x2e>
 8009396:	6161      	str	r1, [r4, #20]
 8009398:	e7e5      	b.n	8009366 <__d2b+0x52>
 800939a:	a801      	add	r0, sp, #4
 800939c:	f7ff fd64 	bl	8008e68 <__lo0bits>
 80093a0:	9b01      	ldr	r3, [sp, #4]
 80093a2:	6163      	str	r3, [r4, #20]
 80093a4:	2201      	movs	r2, #1
 80093a6:	6122      	str	r2, [r4, #16]
 80093a8:	3020      	adds	r0, #32
 80093aa:	e7e3      	b.n	8009374 <__d2b+0x60>
 80093ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80093b4:	f8c9 0000 	str.w	r0, [r9]
 80093b8:	6918      	ldr	r0, [r3, #16]
 80093ba:	f7ff fd35 	bl	8008e28 <__hi0bits>
 80093be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80093c2:	e7df      	b.n	8009384 <__d2b+0x70>
 80093c4:	0800a93f 	.word	0x0800a93f
 80093c8:	0800a9b0 	.word	0x0800a9b0

080093cc <_calloc_r>:
 80093cc:	b513      	push	{r0, r1, r4, lr}
 80093ce:	434a      	muls	r2, r1
 80093d0:	4611      	mov	r1, r2
 80093d2:	9201      	str	r2, [sp, #4]
 80093d4:	f000 f85a 	bl	800948c <_malloc_r>
 80093d8:	4604      	mov	r4, r0
 80093da:	b118      	cbz	r0, 80093e4 <_calloc_r+0x18>
 80093dc:	9a01      	ldr	r2, [sp, #4]
 80093de:	2100      	movs	r1, #0
 80093e0:	f7fd fea0 	bl	8007124 <memset>
 80093e4:	4620      	mov	r0, r4
 80093e6:	b002      	add	sp, #8
 80093e8:	bd10      	pop	{r4, pc}
	...

080093ec <_free_r>:
 80093ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093ee:	2900      	cmp	r1, #0
 80093f0:	d048      	beq.n	8009484 <_free_r+0x98>
 80093f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093f6:	9001      	str	r0, [sp, #4]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f1a1 0404 	sub.w	r4, r1, #4
 80093fe:	bfb8      	it	lt
 8009400:	18e4      	addlt	r4, r4, r3
 8009402:	f000 fae3 	bl	80099cc <__malloc_lock>
 8009406:	4a20      	ldr	r2, [pc, #128]	; (8009488 <_free_r+0x9c>)
 8009408:	9801      	ldr	r0, [sp, #4]
 800940a:	6813      	ldr	r3, [r2, #0]
 800940c:	4615      	mov	r5, r2
 800940e:	b933      	cbnz	r3, 800941e <_free_r+0x32>
 8009410:	6063      	str	r3, [r4, #4]
 8009412:	6014      	str	r4, [r2, #0]
 8009414:	b003      	add	sp, #12
 8009416:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800941a:	f000 badd 	b.w	80099d8 <__malloc_unlock>
 800941e:	42a3      	cmp	r3, r4
 8009420:	d90b      	bls.n	800943a <_free_r+0x4e>
 8009422:	6821      	ldr	r1, [r4, #0]
 8009424:	1862      	adds	r2, r4, r1
 8009426:	4293      	cmp	r3, r2
 8009428:	bf04      	itt	eq
 800942a:	681a      	ldreq	r2, [r3, #0]
 800942c:	685b      	ldreq	r3, [r3, #4]
 800942e:	6063      	str	r3, [r4, #4]
 8009430:	bf04      	itt	eq
 8009432:	1852      	addeq	r2, r2, r1
 8009434:	6022      	streq	r2, [r4, #0]
 8009436:	602c      	str	r4, [r5, #0]
 8009438:	e7ec      	b.n	8009414 <_free_r+0x28>
 800943a:	461a      	mov	r2, r3
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	b10b      	cbz	r3, 8009444 <_free_r+0x58>
 8009440:	42a3      	cmp	r3, r4
 8009442:	d9fa      	bls.n	800943a <_free_r+0x4e>
 8009444:	6811      	ldr	r1, [r2, #0]
 8009446:	1855      	adds	r5, r2, r1
 8009448:	42a5      	cmp	r5, r4
 800944a:	d10b      	bne.n	8009464 <_free_r+0x78>
 800944c:	6824      	ldr	r4, [r4, #0]
 800944e:	4421      	add	r1, r4
 8009450:	1854      	adds	r4, r2, r1
 8009452:	42a3      	cmp	r3, r4
 8009454:	6011      	str	r1, [r2, #0]
 8009456:	d1dd      	bne.n	8009414 <_free_r+0x28>
 8009458:	681c      	ldr	r4, [r3, #0]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	6053      	str	r3, [r2, #4]
 800945e:	4421      	add	r1, r4
 8009460:	6011      	str	r1, [r2, #0]
 8009462:	e7d7      	b.n	8009414 <_free_r+0x28>
 8009464:	d902      	bls.n	800946c <_free_r+0x80>
 8009466:	230c      	movs	r3, #12
 8009468:	6003      	str	r3, [r0, #0]
 800946a:	e7d3      	b.n	8009414 <_free_r+0x28>
 800946c:	6825      	ldr	r5, [r4, #0]
 800946e:	1961      	adds	r1, r4, r5
 8009470:	428b      	cmp	r3, r1
 8009472:	bf04      	itt	eq
 8009474:	6819      	ldreq	r1, [r3, #0]
 8009476:	685b      	ldreq	r3, [r3, #4]
 8009478:	6063      	str	r3, [r4, #4]
 800947a:	bf04      	itt	eq
 800947c:	1949      	addeq	r1, r1, r5
 800947e:	6021      	streq	r1, [r4, #0]
 8009480:	6054      	str	r4, [r2, #4]
 8009482:	e7c7      	b.n	8009414 <_free_r+0x28>
 8009484:	b003      	add	sp, #12
 8009486:	bd30      	pop	{r4, r5, pc}
 8009488:	20000624 	.word	0x20000624

0800948c <_malloc_r>:
 800948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948e:	1ccd      	adds	r5, r1, #3
 8009490:	f025 0503 	bic.w	r5, r5, #3
 8009494:	3508      	adds	r5, #8
 8009496:	2d0c      	cmp	r5, #12
 8009498:	bf38      	it	cc
 800949a:	250c      	movcc	r5, #12
 800949c:	2d00      	cmp	r5, #0
 800949e:	4606      	mov	r6, r0
 80094a0:	db01      	blt.n	80094a6 <_malloc_r+0x1a>
 80094a2:	42a9      	cmp	r1, r5
 80094a4:	d903      	bls.n	80094ae <_malloc_r+0x22>
 80094a6:	230c      	movs	r3, #12
 80094a8:	6033      	str	r3, [r6, #0]
 80094aa:	2000      	movs	r0, #0
 80094ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094ae:	f000 fa8d 	bl	80099cc <__malloc_lock>
 80094b2:	4921      	ldr	r1, [pc, #132]	; (8009538 <_malloc_r+0xac>)
 80094b4:	680a      	ldr	r2, [r1, #0]
 80094b6:	4614      	mov	r4, r2
 80094b8:	b99c      	cbnz	r4, 80094e2 <_malloc_r+0x56>
 80094ba:	4f20      	ldr	r7, [pc, #128]	; (800953c <_malloc_r+0xb0>)
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	b923      	cbnz	r3, 80094ca <_malloc_r+0x3e>
 80094c0:	4621      	mov	r1, r4
 80094c2:	4630      	mov	r0, r6
 80094c4:	f000 f996 	bl	80097f4 <_sbrk_r>
 80094c8:	6038      	str	r0, [r7, #0]
 80094ca:	4629      	mov	r1, r5
 80094cc:	4630      	mov	r0, r6
 80094ce:	f000 f991 	bl	80097f4 <_sbrk_r>
 80094d2:	1c43      	adds	r3, r0, #1
 80094d4:	d123      	bne.n	800951e <_malloc_r+0x92>
 80094d6:	230c      	movs	r3, #12
 80094d8:	6033      	str	r3, [r6, #0]
 80094da:	4630      	mov	r0, r6
 80094dc:	f000 fa7c 	bl	80099d8 <__malloc_unlock>
 80094e0:	e7e3      	b.n	80094aa <_malloc_r+0x1e>
 80094e2:	6823      	ldr	r3, [r4, #0]
 80094e4:	1b5b      	subs	r3, r3, r5
 80094e6:	d417      	bmi.n	8009518 <_malloc_r+0x8c>
 80094e8:	2b0b      	cmp	r3, #11
 80094ea:	d903      	bls.n	80094f4 <_malloc_r+0x68>
 80094ec:	6023      	str	r3, [r4, #0]
 80094ee:	441c      	add	r4, r3
 80094f0:	6025      	str	r5, [r4, #0]
 80094f2:	e004      	b.n	80094fe <_malloc_r+0x72>
 80094f4:	6863      	ldr	r3, [r4, #4]
 80094f6:	42a2      	cmp	r2, r4
 80094f8:	bf0c      	ite	eq
 80094fa:	600b      	streq	r3, [r1, #0]
 80094fc:	6053      	strne	r3, [r2, #4]
 80094fe:	4630      	mov	r0, r6
 8009500:	f000 fa6a 	bl	80099d8 <__malloc_unlock>
 8009504:	f104 000b 	add.w	r0, r4, #11
 8009508:	1d23      	adds	r3, r4, #4
 800950a:	f020 0007 	bic.w	r0, r0, #7
 800950e:	1ac2      	subs	r2, r0, r3
 8009510:	d0cc      	beq.n	80094ac <_malloc_r+0x20>
 8009512:	1a1b      	subs	r3, r3, r0
 8009514:	50a3      	str	r3, [r4, r2]
 8009516:	e7c9      	b.n	80094ac <_malloc_r+0x20>
 8009518:	4622      	mov	r2, r4
 800951a:	6864      	ldr	r4, [r4, #4]
 800951c:	e7cc      	b.n	80094b8 <_malloc_r+0x2c>
 800951e:	1cc4      	adds	r4, r0, #3
 8009520:	f024 0403 	bic.w	r4, r4, #3
 8009524:	42a0      	cmp	r0, r4
 8009526:	d0e3      	beq.n	80094f0 <_malloc_r+0x64>
 8009528:	1a21      	subs	r1, r4, r0
 800952a:	4630      	mov	r0, r6
 800952c:	f000 f962 	bl	80097f4 <_sbrk_r>
 8009530:	3001      	adds	r0, #1
 8009532:	d1dd      	bne.n	80094f0 <_malloc_r+0x64>
 8009534:	e7cf      	b.n	80094d6 <_malloc_r+0x4a>
 8009536:	bf00      	nop
 8009538:	20000624 	.word	0x20000624
 800953c:	20000628 	.word	0x20000628

08009540 <__sfputc_r>:
 8009540:	6893      	ldr	r3, [r2, #8]
 8009542:	3b01      	subs	r3, #1
 8009544:	2b00      	cmp	r3, #0
 8009546:	b410      	push	{r4}
 8009548:	6093      	str	r3, [r2, #8]
 800954a:	da08      	bge.n	800955e <__sfputc_r+0x1e>
 800954c:	6994      	ldr	r4, [r2, #24]
 800954e:	42a3      	cmp	r3, r4
 8009550:	db01      	blt.n	8009556 <__sfputc_r+0x16>
 8009552:	290a      	cmp	r1, #10
 8009554:	d103      	bne.n	800955e <__sfputc_r+0x1e>
 8009556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800955a:	f7fe ba55 	b.w	8007a08 <__swbuf_r>
 800955e:	6813      	ldr	r3, [r2, #0]
 8009560:	1c58      	adds	r0, r3, #1
 8009562:	6010      	str	r0, [r2, #0]
 8009564:	7019      	strb	r1, [r3, #0]
 8009566:	4608      	mov	r0, r1
 8009568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800956c:	4770      	bx	lr

0800956e <__sfputs_r>:
 800956e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009570:	4606      	mov	r6, r0
 8009572:	460f      	mov	r7, r1
 8009574:	4614      	mov	r4, r2
 8009576:	18d5      	adds	r5, r2, r3
 8009578:	42ac      	cmp	r4, r5
 800957a:	d101      	bne.n	8009580 <__sfputs_r+0x12>
 800957c:	2000      	movs	r0, #0
 800957e:	e007      	b.n	8009590 <__sfputs_r+0x22>
 8009580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009584:	463a      	mov	r2, r7
 8009586:	4630      	mov	r0, r6
 8009588:	f7ff ffda 	bl	8009540 <__sfputc_r>
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d1f3      	bne.n	8009578 <__sfputs_r+0xa>
 8009590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009594 <_vfiprintf_r>:
 8009594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009598:	460d      	mov	r5, r1
 800959a:	b09d      	sub	sp, #116	; 0x74
 800959c:	4614      	mov	r4, r2
 800959e:	4698      	mov	r8, r3
 80095a0:	4606      	mov	r6, r0
 80095a2:	b118      	cbz	r0, 80095ac <_vfiprintf_r+0x18>
 80095a4:	6983      	ldr	r3, [r0, #24]
 80095a6:	b90b      	cbnz	r3, 80095ac <_vfiprintf_r+0x18>
 80095a8:	f7ff fa80 	bl	8008aac <__sinit>
 80095ac:	4b89      	ldr	r3, [pc, #548]	; (80097d4 <_vfiprintf_r+0x240>)
 80095ae:	429d      	cmp	r5, r3
 80095b0:	d11b      	bne.n	80095ea <_vfiprintf_r+0x56>
 80095b2:	6875      	ldr	r5, [r6, #4]
 80095b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095b6:	07d9      	lsls	r1, r3, #31
 80095b8:	d405      	bmi.n	80095c6 <_vfiprintf_r+0x32>
 80095ba:	89ab      	ldrh	r3, [r5, #12]
 80095bc:	059a      	lsls	r2, r3, #22
 80095be:	d402      	bmi.n	80095c6 <_vfiprintf_r+0x32>
 80095c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095c2:	f7ff fb16 	bl	8008bf2 <__retarget_lock_acquire_recursive>
 80095c6:	89ab      	ldrh	r3, [r5, #12]
 80095c8:	071b      	lsls	r3, r3, #28
 80095ca:	d501      	bpl.n	80095d0 <_vfiprintf_r+0x3c>
 80095cc:	692b      	ldr	r3, [r5, #16]
 80095ce:	b9eb      	cbnz	r3, 800960c <_vfiprintf_r+0x78>
 80095d0:	4629      	mov	r1, r5
 80095d2:	4630      	mov	r0, r6
 80095d4:	f7fe fa6a 	bl	8007aac <__swsetup_r>
 80095d8:	b1c0      	cbz	r0, 800960c <_vfiprintf_r+0x78>
 80095da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095dc:	07dc      	lsls	r4, r3, #31
 80095de:	d50e      	bpl.n	80095fe <_vfiprintf_r+0x6a>
 80095e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095e4:	b01d      	add	sp, #116	; 0x74
 80095e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ea:	4b7b      	ldr	r3, [pc, #492]	; (80097d8 <_vfiprintf_r+0x244>)
 80095ec:	429d      	cmp	r5, r3
 80095ee:	d101      	bne.n	80095f4 <_vfiprintf_r+0x60>
 80095f0:	68b5      	ldr	r5, [r6, #8]
 80095f2:	e7df      	b.n	80095b4 <_vfiprintf_r+0x20>
 80095f4:	4b79      	ldr	r3, [pc, #484]	; (80097dc <_vfiprintf_r+0x248>)
 80095f6:	429d      	cmp	r5, r3
 80095f8:	bf08      	it	eq
 80095fa:	68f5      	ldreq	r5, [r6, #12]
 80095fc:	e7da      	b.n	80095b4 <_vfiprintf_r+0x20>
 80095fe:	89ab      	ldrh	r3, [r5, #12]
 8009600:	0598      	lsls	r0, r3, #22
 8009602:	d4ed      	bmi.n	80095e0 <_vfiprintf_r+0x4c>
 8009604:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009606:	f7ff faf5 	bl	8008bf4 <__retarget_lock_release_recursive>
 800960a:	e7e9      	b.n	80095e0 <_vfiprintf_r+0x4c>
 800960c:	2300      	movs	r3, #0
 800960e:	9309      	str	r3, [sp, #36]	; 0x24
 8009610:	2320      	movs	r3, #32
 8009612:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009616:	f8cd 800c 	str.w	r8, [sp, #12]
 800961a:	2330      	movs	r3, #48	; 0x30
 800961c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80097e0 <_vfiprintf_r+0x24c>
 8009620:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009624:	f04f 0901 	mov.w	r9, #1
 8009628:	4623      	mov	r3, r4
 800962a:	469a      	mov	sl, r3
 800962c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009630:	b10a      	cbz	r2, 8009636 <_vfiprintf_r+0xa2>
 8009632:	2a25      	cmp	r2, #37	; 0x25
 8009634:	d1f9      	bne.n	800962a <_vfiprintf_r+0x96>
 8009636:	ebba 0b04 	subs.w	fp, sl, r4
 800963a:	d00b      	beq.n	8009654 <_vfiprintf_r+0xc0>
 800963c:	465b      	mov	r3, fp
 800963e:	4622      	mov	r2, r4
 8009640:	4629      	mov	r1, r5
 8009642:	4630      	mov	r0, r6
 8009644:	f7ff ff93 	bl	800956e <__sfputs_r>
 8009648:	3001      	adds	r0, #1
 800964a:	f000 80aa 	beq.w	80097a2 <_vfiprintf_r+0x20e>
 800964e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009650:	445a      	add	r2, fp
 8009652:	9209      	str	r2, [sp, #36]	; 0x24
 8009654:	f89a 3000 	ldrb.w	r3, [sl]
 8009658:	2b00      	cmp	r3, #0
 800965a:	f000 80a2 	beq.w	80097a2 <_vfiprintf_r+0x20e>
 800965e:	2300      	movs	r3, #0
 8009660:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009664:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009668:	f10a 0a01 	add.w	sl, sl, #1
 800966c:	9304      	str	r3, [sp, #16]
 800966e:	9307      	str	r3, [sp, #28]
 8009670:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009674:	931a      	str	r3, [sp, #104]	; 0x68
 8009676:	4654      	mov	r4, sl
 8009678:	2205      	movs	r2, #5
 800967a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800967e:	4858      	ldr	r0, [pc, #352]	; (80097e0 <_vfiprintf_r+0x24c>)
 8009680:	f7f6 fdae 	bl	80001e0 <memchr>
 8009684:	9a04      	ldr	r2, [sp, #16]
 8009686:	b9d8      	cbnz	r0, 80096c0 <_vfiprintf_r+0x12c>
 8009688:	06d1      	lsls	r1, r2, #27
 800968a:	bf44      	itt	mi
 800968c:	2320      	movmi	r3, #32
 800968e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009692:	0713      	lsls	r3, r2, #28
 8009694:	bf44      	itt	mi
 8009696:	232b      	movmi	r3, #43	; 0x2b
 8009698:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800969c:	f89a 3000 	ldrb.w	r3, [sl]
 80096a0:	2b2a      	cmp	r3, #42	; 0x2a
 80096a2:	d015      	beq.n	80096d0 <_vfiprintf_r+0x13c>
 80096a4:	9a07      	ldr	r2, [sp, #28]
 80096a6:	4654      	mov	r4, sl
 80096a8:	2000      	movs	r0, #0
 80096aa:	f04f 0c0a 	mov.w	ip, #10
 80096ae:	4621      	mov	r1, r4
 80096b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096b4:	3b30      	subs	r3, #48	; 0x30
 80096b6:	2b09      	cmp	r3, #9
 80096b8:	d94e      	bls.n	8009758 <_vfiprintf_r+0x1c4>
 80096ba:	b1b0      	cbz	r0, 80096ea <_vfiprintf_r+0x156>
 80096bc:	9207      	str	r2, [sp, #28]
 80096be:	e014      	b.n	80096ea <_vfiprintf_r+0x156>
 80096c0:	eba0 0308 	sub.w	r3, r0, r8
 80096c4:	fa09 f303 	lsl.w	r3, r9, r3
 80096c8:	4313      	orrs	r3, r2
 80096ca:	9304      	str	r3, [sp, #16]
 80096cc:	46a2      	mov	sl, r4
 80096ce:	e7d2      	b.n	8009676 <_vfiprintf_r+0xe2>
 80096d0:	9b03      	ldr	r3, [sp, #12]
 80096d2:	1d19      	adds	r1, r3, #4
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	9103      	str	r1, [sp, #12]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	bfbb      	ittet	lt
 80096dc:	425b      	neglt	r3, r3
 80096de:	f042 0202 	orrlt.w	r2, r2, #2
 80096e2:	9307      	strge	r3, [sp, #28]
 80096e4:	9307      	strlt	r3, [sp, #28]
 80096e6:	bfb8      	it	lt
 80096e8:	9204      	strlt	r2, [sp, #16]
 80096ea:	7823      	ldrb	r3, [r4, #0]
 80096ec:	2b2e      	cmp	r3, #46	; 0x2e
 80096ee:	d10c      	bne.n	800970a <_vfiprintf_r+0x176>
 80096f0:	7863      	ldrb	r3, [r4, #1]
 80096f2:	2b2a      	cmp	r3, #42	; 0x2a
 80096f4:	d135      	bne.n	8009762 <_vfiprintf_r+0x1ce>
 80096f6:	9b03      	ldr	r3, [sp, #12]
 80096f8:	1d1a      	adds	r2, r3, #4
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	9203      	str	r2, [sp, #12]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	bfb8      	it	lt
 8009702:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009706:	3402      	adds	r4, #2
 8009708:	9305      	str	r3, [sp, #20]
 800970a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80097f0 <_vfiprintf_r+0x25c>
 800970e:	7821      	ldrb	r1, [r4, #0]
 8009710:	2203      	movs	r2, #3
 8009712:	4650      	mov	r0, sl
 8009714:	f7f6 fd64 	bl	80001e0 <memchr>
 8009718:	b140      	cbz	r0, 800972c <_vfiprintf_r+0x198>
 800971a:	2340      	movs	r3, #64	; 0x40
 800971c:	eba0 000a 	sub.w	r0, r0, sl
 8009720:	fa03 f000 	lsl.w	r0, r3, r0
 8009724:	9b04      	ldr	r3, [sp, #16]
 8009726:	4303      	orrs	r3, r0
 8009728:	3401      	adds	r4, #1
 800972a:	9304      	str	r3, [sp, #16]
 800972c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009730:	482c      	ldr	r0, [pc, #176]	; (80097e4 <_vfiprintf_r+0x250>)
 8009732:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009736:	2206      	movs	r2, #6
 8009738:	f7f6 fd52 	bl	80001e0 <memchr>
 800973c:	2800      	cmp	r0, #0
 800973e:	d03f      	beq.n	80097c0 <_vfiprintf_r+0x22c>
 8009740:	4b29      	ldr	r3, [pc, #164]	; (80097e8 <_vfiprintf_r+0x254>)
 8009742:	bb1b      	cbnz	r3, 800978c <_vfiprintf_r+0x1f8>
 8009744:	9b03      	ldr	r3, [sp, #12]
 8009746:	3307      	adds	r3, #7
 8009748:	f023 0307 	bic.w	r3, r3, #7
 800974c:	3308      	adds	r3, #8
 800974e:	9303      	str	r3, [sp, #12]
 8009750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009752:	443b      	add	r3, r7
 8009754:	9309      	str	r3, [sp, #36]	; 0x24
 8009756:	e767      	b.n	8009628 <_vfiprintf_r+0x94>
 8009758:	fb0c 3202 	mla	r2, ip, r2, r3
 800975c:	460c      	mov	r4, r1
 800975e:	2001      	movs	r0, #1
 8009760:	e7a5      	b.n	80096ae <_vfiprintf_r+0x11a>
 8009762:	2300      	movs	r3, #0
 8009764:	3401      	adds	r4, #1
 8009766:	9305      	str	r3, [sp, #20]
 8009768:	4619      	mov	r1, r3
 800976a:	f04f 0c0a 	mov.w	ip, #10
 800976e:	4620      	mov	r0, r4
 8009770:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009774:	3a30      	subs	r2, #48	; 0x30
 8009776:	2a09      	cmp	r2, #9
 8009778:	d903      	bls.n	8009782 <_vfiprintf_r+0x1ee>
 800977a:	2b00      	cmp	r3, #0
 800977c:	d0c5      	beq.n	800970a <_vfiprintf_r+0x176>
 800977e:	9105      	str	r1, [sp, #20]
 8009780:	e7c3      	b.n	800970a <_vfiprintf_r+0x176>
 8009782:	fb0c 2101 	mla	r1, ip, r1, r2
 8009786:	4604      	mov	r4, r0
 8009788:	2301      	movs	r3, #1
 800978a:	e7f0      	b.n	800976e <_vfiprintf_r+0x1da>
 800978c:	ab03      	add	r3, sp, #12
 800978e:	9300      	str	r3, [sp, #0]
 8009790:	462a      	mov	r2, r5
 8009792:	4b16      	ldr	r3, [pc, #88]	; (80097ec <_vfiprintf_r+0x258>)
 8009794:	a904      	add	r1, sp, #16
 8009796:	4630      	mov	r0, r6
 8009798:	f7fd fd6c 	bl	8007274 <_printf_float>
 800979c:	4607      	mov	r7, r0
 800979e:	1c78      	adds	r0, r7, #1
 80097a0:	d1d6      	bne.n	8009750 <_vfiprintf_r+0x1bc>
 80097a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097a4:	07d9      	lsls	r1, r3, #31
 80097a6:	d405      	bmi.n	80097b4 <_vfiprintf_r+0x220>
 80097a8:	89ab      	ldrh	r3, [r5, #12]
 80097aa:	059a      	lsls	r2, r3, #22
 80097ac:	d402      	bmi.n	80097b4 <_vfiprintf_r+0x220>
 80097ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097b0:	f7ff fa20 	bl	8008bf4 <__retarget_lock_release_recursive>
 80097b4:	89ab      	ldrh	r3, [r5, #12]
 80097b6:	065b      	lsls	r3, r3, #25
 80097b8:	f53f af12 	bmi.w	80095e0 <_vfiprintf_r+0x4c>
 80097bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097be:	e711      	b.n	80095e4 <_vfiprintf_r+0x50>
 80097c0:	ab03      	add	r3, sp, #12
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	462a      	mov	r2, r5
 80097c6:	4b09      	ldr	r3, [pc, #36]	; (80097ec <_vfiprintf_r+0x258>)
 80097c8:	a904      	add	r1, sp, #16
 80097ca:	4630      	mov	r0, r6
 80097cc:	f7fd fff6 	bl	80077bc <_printf_i>
 80097d0:	e7e4      	b.n	800979c <_vfiprintf_r+0x208>
 80097d2:	bf00      	nop
 80097d4:	0800a970 	.word	0x0800a970
 80097d8:	0800a990 	.word	0x0800a990
 80097dc:	0800a950 	.word	0x0800a950
 80097e0:	0800ab0c 	.word	0x0800ab0c
 80097e4:	0800ab16 	.word	0x0800ab16
 80097e8:	08007275 	.word	0x08007275
 80097ec:	0800956f 	.word	0x0800956f
 80097f0:	0800ab12 	.word	0x0800ab12

080097f4 <_sbrk_r>:
 80097f4:	b538      	push	{r3, r4, r5, lr}
 80097f6:	4d06      	ldr	r5, [pc, #24]	; (8009810 <_sbrk_r+0x1c>)
 80097f8:	2300      	movs	r3, #0
 80097fa:	4604      	mov	r4, r0
 80097fc:	4608      	mov	r0, r1
 80097fe:	602b      	str	r3, [r5, #0]
 8009800:	f7f8 f85e 	bl	80018c0 <_sbrk>
 8009804:	1c43      	adds	r3, r0, #1
 8009806:	d102      	bne.n	800980e <_sbrk_r+0x1a>
 8009808:	682b      	ldr	r3, [r5, #0]
 800980a:	b103      	cbz	r3, 800980e <_sbrk_r+0x1a>
 800980c:	6023      	str	r3, [r4, #0]
 800980e:	bd38      	pop	{r3, r4, r5, pc}
 8009810:	20002884 	.word	0x20002884

08009814 <__sread>:
 8009814:	b510      	push	{r4, lr}
 8009816:	460c      	mov	r4, r1
 8009818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800981c:	f000 f8e2 	bl	80099e4 <_read_r>
 8009820:	2800      	cmp	r0, #0
 8009822:	bfab      	itete	ge
 8009824:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009826:	89a3      	ldrhlt	r3, [r4, #12]
 8009828:	181b      	addge	r3, r3, r0
 800982a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800982e:	bfac      	ite	ge
 8009830:	6563      	strge	r3, [r4, #84]	; 0x54
 8009832:	81a3      	strhlt	r3, [r4, #12]
 8009834:	bd10      	pop	{r4, pc}

08009836 <__swrite>:
 8009836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800983a:	461f      	mov	r7, r3
 800983c:	898b      	ldrh	r3, [r1, #12]
 800983e:	05db      	lsls	r3, r3, #23
 8009840:	4605      	mov	r5, r0
 8009842:	460c      	mov	r4, r1
 8009844:	4616      	mov	r6, r2
 8009846:	d505      	bpl.n	8009854 <__swrite+0x1e>
 8009848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800984c:	2302      	movs	r3, #2
 800984e:	2200      	movs	r2, #0
 8009850:	f000 f898 	bl	8009984 <_lseek_r>
 8009854:	89a3      	ldrh	r3, [r4, #12]
 8009856:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800985a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800985e:	81a3      	strh	r3, [r4, #12]
 8009860:	4632      	mov	r2, r6
 8009862:	463b      	mov	r3, r7
 8009864:	4628      	mov	r0, r5
 8009866:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800986a:	f000 b817 	b.w	800989c <_write_r>

0800986e <__sseek>:
 800986e:	b510      	push	{r4, lr}
 8009870:	460c      	mov	r4, r1
 8009872:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009876:	f000 f885 	bl	8009984 <_lseek_r>
 800987a:	1c43      	adds	r3, r0, #1
 800987c:	89a3      	ldrh	r3, [r4, #12]
 800987e:	bf15      	itete	ne
 8009880:	6560      	strne	r0, [r4, #84]	; 0x54
 8009882:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009886:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800988a:	81a3      	strheq	r3, [r4, #12]
 800988c:	bf18      	it	ne
 800988e:	81a3      	strhne	r3, [r4, #12]
 8009890:	bd10      	pop	{r4, pc}

08009892 <__sclose>:
 8009892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009896:	f000 b831 	b.w	80098fc <_close_r>
	...

0800989c <_write_r>:
 800989c:	b538      	push	{r3, r4, r5, lr}
 800989e:	4d07      	ldr	r5, [pc, #28]	; (80098bc <_write_r+0x20>)
 80098a0:	4604      	mov	r4, r0
 80098a2:	4608      	mov	r0, r1
 80098a4:	4611      	mov	r1, r2
 80098a6:	2200      	movs	r2, #0
 80098a8:	602a      	str	r2, [r5, #0]
 80098aa:	461a      	mov	r2, r3
 80098ac:	f7f7 ffb7 	bl	800181e <_write>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_write_r+0x1e>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_write_r+0x1e>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	20002884 	.word	0x20002884

080098c0 <__assert_func>:
 80098c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098c2:	4614      	mov	r4, r2
 80098c4:	461a      	mov	r2, r3
 80098c6:	4b09      	ldr	r3, [pc, #36]	; (80098ec <__assert_func+0x2c>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4605      	mov	r5, r0
 80098cc:	68d8      	ldr	r0, [r3, #12]
 80098ce:	b14c      	cbz	r4, 80098e4 <__assert_func+0x24>
 80098d0:	4b07      	ldr	r3, [pc, #28]	; (80098f0 <__assert_func+0x30>)
 80098d2:	9100      	str	r1, [sp, #0]
 80098d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098d8:	4906      	ldr	r1, [pc, #24]	; (80098f4 <__assert_func+0x34>)
 80098da:	462b      	mov	r3, r5
 80098dc:	f000 f81e 	bl	800991c <fiprintf>
 80098e0:	f000 f89f 	bl	8009a22 <abort>
 80098e4:	4b04      	ldr	r3, [pc, #16]	; (80098f8 <__assert_func+0x38>)
 80098e6:	461c      	mov	r4, r3
 80098e8:	e7f3      	b.n	80098d2 <__assert_func+0x12>
 80098ea:	bf00      	nop
 80098ec:	20000028 	.word	0x20000028
 80098f0:	0800ab1d 	.word	0x0800ab1d
 80098f4:	0800ab2a 	.word	0x0800ab2a
 80098f8:	0800ab58 	.word	0x0800ab58

080098fc <_close_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4d06      	ldr	r5, [pc, #24]	; (8009918 <_close_r+0x1c>)
 8009900:	2300      	movs	r3, #0
 8009902:	4604      	mov	r4, r0
 8009904:	4608      	mov	r0, r1
 8009906:	602b      	str	r3, [r5, #0]
 8009908:	f7f7 ffa5 	bl	8001856 <_close>
 800990c:	1c43      	adds	r3, r0, #1
 800990e:	d102      	bne.n	8009916 <_close_r+0x1a>
 8009910:	682b      	ldr	r3, [r5, #0]
 8009912:	b103      	cbz	r3, 8009916 <_close_r+0x1a>
 8009914:	6023      	str	r3, [r4, #0]
 8009916:	bd38      	pop	{r3, r4, r5, pc}
 8009918:	20002884 	.word	0x20002884

0800991c <fiprintf>:
 800991c:	b40e      	push	{r1, r2, r3}
 800991e:	b503      	push	{r0, r1, lr}
 8009920:	4601      	mov	r1, r0
 8009922:	ab03      	add	r3, sp, #12
 8009924:	4805      	ldr	r0, [pc, #20]	; (800993c <fiprintf+0x20>)
 8009926:	f853 2b04 	ldr.w	r2, [r3], #4
 800992a:	6800      	ldr	r0, [r0, #0]
 800992c:	9301      	str	r3, [sp, #4]
 800992e:	f7ff fe31 	bl	8009594 <_vfiprintf_r>
 8009932:	b002      	add	sp, #8
 8009934:	f85d eb04 	ldr.w	lr, [sp], #4
 8009938:	b003      	add	sp, #12
 800993a:	4770      	bx	lr
 800993c:	20000028 	.word	0x20000028

08009940 <_fstat_r>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	4d07      	ldr	r5, [pc, #28]	; (8009960 <_fstat_r+0x20>)
 8009944:	2300      	movs	r3, #0
 8009946:	4604      	mov	r4, r0
 8009948:	4608      	mov	r0, r1
 800994a:	4611      	mov	r1, r2
 800994c:	602b      	str	r3, [r5, #0]
 800994e:	f7f7 ff8e 	bl	800186e <_fstat>
 8009952:	1c43      	adds	r3, r0, #1
 8009954:	d102      	bne.n	800995c <_fstat_r+0x1c>
 8009956:	682b      	ldr	r3, [r5, #0]
 8009958:	b103      	cbz	r3, 800995c <_fstat_r+0x1c>
 800995a:	6023      	str	r3, [r4, #0]
 800995c:	bd38      	pop	{r3, r4, r5, pc}
 800995e:	bf00      	nop
 8009960:	20002884 	.word	0x20002884

08009964 <_isatty_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4d06      	ldr	r5, [pc, #24]	; (8009980 <_isatty_r+0x1c>)
 8009968:	2300      	movs	r3, #0
 800996a:	4604      	mov	r4, r0
 800996c:	4608      	mov	r0, r1
 800996e:	602b      	str	r3, [r5, #0]
 8009970:	f7f7 ff8d 	bl	800188e <_isatty>
 8009974:	1c43      	adds	r3, r0, #1
 8009976:	d102      	bne.n	800997e <_isatty_r+0x1a>
 8009978:	682b      	ldr	r3, [r5, #0]
 800997a:	b103      	cbz	r3, 800997e <_isatty_r+0x1a>
 800997c:	6023      	str	r3, [r4, #0]
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	20002884 	.word	0x20002884

08009984 <_lseek_r>:
 8009984:	b538      	push	{r3, r4, r5, lr}
 8009986:	4d07      	ldr	r5, [pc, #28]	; (80099a4 <_lseek_r+0x20>)
 8009988:	4604      	mov	r4, r0
 800998a:	4608      	mov	r0, r1
 800998c:	4611      	mov	r1, r2
 800998e:	2200      	movs	r2, #0
 8009990:	602a      	str	r2, [r5, #0]
 8009992:	461a      	mov	r2, r3
 8009994:	f7f7 ff86 	bl	80018a4 <_lseek>
 8009998:	1c43      	adds	r3, r0, #1
 800999a:	d102      	bne.n	80099a2 <_lseek_r+0x1e>
 800999c:	682b      	ldr	r3, [r5, #0]
 800999e:	b103      	cbz	r3, 80099a2 <_lseek_r+0x1e>
 80099a0:	6023      	str	r3, [r4, #0]
 80099a2:	bd38      	pop	{r3, r4, r5, pc}
 80099a4:	20002884 	.word	0x20002884

080099a8 <__ascii_mbtowc>:
 80099a8:	b082      	sub	sp, #8
 80099aa:	b901      	cbnz	r1, 80099ae <__ascii_mbtowc+0x6>
 80099ac:	a901      	add	r1, sp, #4
 80099ae:	b142      	cbz	r2, 80099c2 <__ascii_mbtowc+0x1a>
 80099b0:	b14b      	cbz	r3, 80099c6 <__ascii_mbtowc+0x1e>
 80099b2:	7813      	ldrb	r3, [r2, #0]
 80099b4:	600b      	str	r3, [r1, #0]
 80099b6:	7812      	ldrb	r2, [r2, #0]
 80099b8:	1e10      	subs	r0, r2, #0
 80099ba:	bf18      	it	ne
 80099bc:	2001      	movne	r0, #1
 80099be:	b002      	add	sp, #8
 80099c0:	4770      	bx	lr
 80099c2:	4610      	mov	r0, r2
 80099c4:	e7fb      	b.n	80099be <__ascii_mbtowc+0x16>
 80099c6:	f06f 0001 	mvn.w	r0, #1
 80099ca:	e7f8      	b.n	80099be <__ascii_mbtowc+0x16>

080099cc <__malloc_lock>:
 80099cc:	4801      	ldr	r0, [pc, #4]	; (80099d4 <__malloc_lock+0x8>)
 80099ce:	f7ff b910 	b.w	8008bf2 <__retarget_lock_acquire_recursive>
 80099d2:	bf00      	nop
 80099d4:	2000287c 	.word	0x2000287c

080099d8 <__malloc_unlock>:
 80099d8:	4801      	ldr	r0, [pc, #4]	; (80099e0 <__malloc_unlock+0x8>)
 80099da:	f7ff b90b 	b.w	8008bf4 <__retarget_lock_release_recursive>
 80099de:	bf00      	nop
 80099e0:	2000287c 	.word	0x2000287c

080099e4 <_read_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	4d07      	ldr	r5, [pc, #28]	; (8009a04 <_read_r+0x20>)
 80099e8:	4604      	mov	r4, r0
 80099ea:	4608      	mov	r0, r1
 80099ec:	4611      	mov	r1, r2
 80099ee:	2200      	movs	r2, #0
 80099f0:	602a      	str	r2, [r5, #0]
 80099f2:	461a      	mov	r2, r3
 80099f4:	f7f7 fef6 	bl	80017e4 <_read>
 80099f8:	1c43      	adds	r3, r0, #1
 80099fa:	d102      	bne.n	8009a02 <_read_r+0x1e>
 80099fc:	682b      	ldr	r3, [r5, #0]
 80099fe:	b103      	cbz	r3, 8009a02 <_read_r+0x1e>
 8009a00:	6023      	str	r3, [r4, #0]
 8009a02:	bd38      	pop	{r3, r4, r5, pc}
 8009a04:	20002884 	.word	0x20002884

08009a08 <__ascii_wctomb>:
 8009a08:	b149      	cbz	r1, 8009a1e <__ascii_wctomb+0x16>
 8009a0a:	2aff      	cmp	r2, #255	; 0xff
 8009a0c:	bf85      	ittet	hi
 8009a0e:	238a      	movhi	r3, #138	; 0x8a
 8009a10:	6003      	strhi	r3, [r0, #0]
 8009a12:	700a      	strbls	r2, [r1, #0]
 8009a14:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009a18:	bf98      	it	ls
 8009a1a:	2001      	movls	r0, #1
 8009a1c:	4770      	bx	lr
 8009a1e:	4608      	mov	r0, r1
 8009a20:	4770      	bx	lr

08009a22 <abort>:
 8009a22:	b508      	push	{r3, lr}
 8009a24:	2006      	movs	r0, #6
 8009a26:	f000 f82b 	bl	8009a80 <raise>
 8009a2a:	2001      	movs	r0, #1
 8009a2c:	f7f7 fed0 	bl	80017d0 <_exit>

08009a30 <_raise_r>:
 8009a30:	291f      	cmp	r1, #31
 8009a32:	b538      	push	{r3, r4, r5, lr}
 8009a34:	4604      	mov	r4, r0
 8009a36:	460d      	mov	r5, r1
 8009a38:	d904      	bls.n	8009a44 <_raise_r+0x14>
 8009a3a:	2316      	movs	r3, #22
 8009a3c:	6003      	str	r3, [r0, #0]
 8009a3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a42:	bd38      	pop	{r3, r4, r5, pc}
 8009a44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009a46:	b112      	cbz	r2, 8009a4e <_raise_r+0x1e>
 8009a48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a4c:	b94b      	cbnz	r3, 8009a62 <_raise_r+0x32>
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f000 f830 	bl	8009ab4 <_getpid_r>
 8009a54:	462a      	mov	r2, r5
 8009a56:	4601      	mov	r1, r0
 8009a58:	4620      	mov	r0, r4
 8009a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a5e:	f000 b817 	b.w	8009a90 <_kill_r>
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d00a      	beq.n	8009a7c <_raise_r+0x4c>
 8009a66:	1c59      	adds	r1, r3, #1
 8009a68:	d103      	bne.n	8009a72 <_raise_r+0x42>
 8009a6a:	2316      	movs	r3, #22
 8009a6c:	6003      	str	r3, [r0, #0]
 8009a6e:	2001      	movs	r0, #1
 8009a70:	e7e7      	b.n	8009a42 <_raise_r+0x12>
 8009a72:	2400      	movs	r4, #0
 8009a74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a78:	4628      	mov	r0, r5
 8009a7a:	4798      	blx	r3
 8009a7c:	2000      	movs	r0, #0
 8009a7e:	e7e0      	b.n	8009a42 <_raise_r+0x12>

08009a80 <raise>:
 8009a80:	4b02      	ldr	r3, [pc, #8]	; (8009a8c <raise+0xc>)
 8009a82:	4601      	mov	r1, r0
 8009a84:	6818      	ldr	r0, [r3, #0]
 8009a86:	f7ff bfd3 	b.w	8009a30 <_raise_r>
 8009a8a:	bf00      	nop
 8009a8c:	20000028 	.word	0x20000028

08009a90 <_kill_r>:
 8009a90:	b538      	push	{r3, r4, r5, lr}
 8009a92:	4d07      	ldr	r5, [pc, #28]	; (8009ab0 <_kill_r+0x20>)
 8009a94:	2300      	movs	r3, #0
 8009a96:	4604      	mov	r4, r0
 8009a98:	4608      	mov	r0, r1
 8009a9a:	4611      	mov	r1, r2
 8009a9c:	602b      	str	r3, [r5, #0]
 8009a9e:	f7f7 fe87 	bl	80017b0 <_kill>
 8009aa2:	1c43      	adds	r3, r0, #1
 8009aa4:	d102      	bne.n	8009aac <_kill_r+0x1c>
 8009aa6:	682b      	ldr	r3, [r5, #0]
 8009aa8:	b103      	cbz	r3, 8009aac <_kill_r+0x1c>
 8009aaa:	6023      	str	r3, [r4, #0]
 8009aac:	bd38      	pop	{r3, r4, r5, pc}
 8009aae:	bf00      	nop
 8009ab0:	20002884 	.word	0x20002884

08009ab4 <_getpid_r>:
 8009ab4:	f7f7 be74 	b.w	80017a0 <_getpid>

08009ab8 <_init>:
 8009ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aba:	bf00      	nop
 8009abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009abe:	bc08      	pop	{r3}
 8009ac0:	469e      	mov	lr, r3
 8009ac2:	4770      	bx	lr

08009ac4 <_fini>:
 8009ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ac6:	bf00      	nop
 8009ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aca:	bc08      	pop	{r3}
 8009acc:	469e      	mov	lr, r3
 8009ace:	4770      	bx	lr
