version 3
c:\documents and settings\ogrenci\desktop\yasin\sema01.vf
sema01
VERILOG
VERILOG
test01.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
mclk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
F
mclk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
F_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
mclk
F
SIGNAL_ORDER_END
-X-X-X-

