OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/metin/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/mcu/spm.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mcu
Die area:                 ( 0 0 ) ( 69470 80190 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     491
Number of terminals:      46
Number of snets:          2
Number of nets:           190

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 96.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7281.
[INFO DRT-0033] mcon shape region query size = 1272.
[INFO DRT-0033] met1 shape region query size = 1280.
[INFO DRT-0033] via shape region query size = 264.
[INFO DRT-0033] met2 shape region query size = 124.
[INFO DRT-0033] via2 shape region query size = 220.
[INFO DRT-0033] met3 shape region query size = 140.
[INFO DRT-0033] via3 shape region query size = 220.
[INFO DRT-0033] met4 shape region query size = 60.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 272 pins.
[INFO DRT-0081]   Complete 78 unique inst patterns.
[INFO DRT-0084]   Complete 99 groups.
#scanned instances     = 491
#unique  instances     = 96
#stdCellGenAp          = 2187
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1697
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 513
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 114.16 (MB), peak = 114.16 (MB)

Number of guides:     938

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 360.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 235.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 130.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 494 vertical wires in 1 frboxes and 248 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 30 vertical wires in 1 frboxes and 54 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.04 (MB), peak = 118.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.04 (MB), peak = 118.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 126.57 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:01, memory = 132.07 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:01, memory = 132.07 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:01, memory = 132.07 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer         li1   met1   met2
Metal Spacing        1     10      0
Recheck              0     19      2
Short                0     15      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 494.19 (MB), peak = 494.19 (MB)
Total wire length = 2307 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1087 um.
Total wire length on LAYER met2 = 1092 um.
Total wire length on LAYER met3 = 66 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 995.
Up-via summary (total 995):.

----------------------
 FR_MASTERSLICE      0
            li1    513
           met1    462
           met2     11
           met3      9
           met4      0
----------------------
                   995


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:01, memory = 494.19 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Metal Spacing        3
Short               14
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 494.19 (MB), peak = 494.19 (MB)
Total wire length = 2265 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1079 um.
Total wire length on LAYER met2 = 1065 um.
Total wire length on LAYER met3 = 64 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 982.
Up-via summary (total 982):.

----------------------
 FR_MASTERSLICE      0
            li1    513
           met1    450
           met2     11
           met3      8
           met4      0
----------------------
                   982


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:00, memory = 494.19 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:01, memory = 494.19 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 494.19 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        2
Short                4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 494.32 (MB), peak = 494.32 (MB)
Total wire length = 2262 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1086 um.
Total wire length on LAYER met2 = 1071 um.
Total wire length on LAYER met3 = 61 um.
Total wire length on LAYER met4 = 42 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 975.
Up-via summary (total 975):.

----------------------
 FR_MASTERSLICE      0
            li1    513
           met1    447
           met2      9
           met3      6
           met4      0
----------------------
                   975


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 494.47 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 494.47 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.47 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 494.47 (MB), peak = 506.57 (MB)
Total wire length = 2265 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1090 um.
Total wire length on LAYER met2 = 1068 um.
Total wire length on LAYER met3 = 63 um.
Total wire length on LAYER met4 = 42 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 977.
Up-via summary (total 977):.

----------------------
 FR_MASTERSLICE      0
            li1    513
           met1    447
           met2     11
           met3      6
           met4      0
----------------------
                   977


[INFO DRT-0198] Complete detail routing.
Total wire length = 2265 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1090 um.
Total wire length on LAYER met2 = 1068 um.
Total wire length on LAYER met3 = 63 um.
Total wire length on LAYER met4 = 42 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 977.
Up-via summary (total 977):.

----------------------
 FR_MASTERSLICE      0
            li1    513
           met1    447
           met2     11
           met3      6
           met4      0
----------------------
                   977


[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 494.47 (MB), peak = 506.57 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/results/routing/mcu.odb'…
Writing netlist to '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/results/routing/mcu.nl.v'…
Writing powered netlist to '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/results/routing/mcu.pnl.v'…
Writing layout to '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/results/routing/mcu.def'…
