<ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/626982924/Ncore+3.7_Micro-Architecture+Specifications" data-linked-resource-id="626982924" data-linked-resource-version="14" data-linked-resource-type="page">Ncore 3.7_Micro-Architecture Specifications</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/793575425/Ncore+3.7_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="793575425" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.7_CHI-AIU Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/800358401/Ncore+3.7_DCE+Micro-Architecture+Specification" data-linked-resource-id="800358401" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.7_DCE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/799965186/Ncore+3.7_FSC+Micro-Architecture+Specification" data-linked-resource-id="799965186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.7_FSC Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/793378817/Ncore+3.7_IO-AIU+Micro-Architecture+Specification" data-linked-resource-id="793378817" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.7_IO-AIU Micro-Architecture Specification</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/761167885/Ncore+3.7+PCIe+IOAIU+Micro-Architecture+Do+Not+Update" data-linked-resource-id="761167885" data-linked-resource-version="15" data-linked-resource-type="page">Ncore 3.7 PCIe IOAIU Micro-Architecture (Do Not Update)</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/637042742/5-15-2024+-+IOAIUp+uArch+Meeting" data-linked-resource-id="637042742" data-linked-resource-version="13" data-linked-resource-type="page">5-15-2024 - IOAIUp uArch Meeting</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/691666945/6-11-2024+-+IOAIUp+Performance+Meeting" data-linked-resource-id="691666945" data-linked-resource-version="13" data-linked-resource-type="page">6-11-2024 - IOAIUp Performance Meeting</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/709722113/6-19-2024+-+IOAIUp+Performance+Meeting" data-linked-resource-id="709722113" data-linked-resource-version="2" data-linked-resource-type="page">6-19-2024 - IOAIUp Performance Meeting</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/713129985/6-20-2024+-+IOAIUp+uArch+Meeting" data-linked-resource-id="713129985" data-linked-resource-version="8" data-linked-resource-type="page">6-20-2024 - IOAIUp uArch Meeting</a></li></ul></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/797147137/Ncore+3.7+AXI+Gasket+Micro-Architecture" data-linked-resource-id="797147137" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.7 AXI Gasket Micro-Architecture</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/800096257/Ncore+3.7_CSTI+Micro-Architecture+Specification" data-linked-resource-id="800096257" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.7_CSTI Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/890175514/Ncore+3.7_DMI+Micro-Architecture+Specification" data-linked-resource-id="890175514" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.7_DMI Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/893943813/Ncore+3.7_DII+Micro-Architecture+Specification" data-linked-resource-id="893943813" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.7_DII Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1180991489/Ncore+3.7_LEGATO+Micro-Architecture+Specification" data-linked-resource-id="1180991489" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.7_LEGATO Micro-Architecture Specification</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565334/Ncore+3.7_Features+List" data-linked-resource-id="247565334" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.7_Features List</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/793346049/delete" data-linked-resource-id="793346049" data-linked-resource-version="2" data-linked-resource-type="page">delete</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/626982914/delete+WIP" data-linked-resource-id="626982914" data-linked-resource-version="2" data-linked-resource-type="page">delete (WIP)</a></li></ul>