{
 "Files" : [
  {
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/gowin/clk_100.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/gowin/clk_125.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/gowin/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/top.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_color.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_core.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_counters.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_cpu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_div32x16.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_gpu.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_single_port_ram.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_sprites.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_tile_linebuf.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_tiles.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_top.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_version.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_vga_cont_640_60.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/src/f18a_vram.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/src/tn9k_f18a/fpga/tn9k_f18A/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}