<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/code/FPGA/ballplayer/ballplayer_impl/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_init.v'
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_init.v(31,1-44,31) (VERI-1199) parameter declaration becomes local in 'lcd_init' with formal parameter declaration list
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_init.v(48,1-53,48) (VERI-1199) parameter declaration becomes local in 'lcd_init' with formal parameter declaration list
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_show_pic.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_write.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/pic_ram.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/PLL/pll.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/adc081s101_driver.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/adjuster.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/debounce.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/divide.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/segment.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/template.v'
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/template.v(93,5-93,8) (VERI-1372) redeclaration of ansi port 'led' is not allowed
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/PLL24M/PLL24M.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/segment/segment_led.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/control.v'
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/control.v(106,20-112,12) (VERI-1988) empty statement in sequential block
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/beep.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/fre_div.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/jumping.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/hand_control.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_draw_line.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/line_ram.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/draw_line.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/pos_edge_detect.v'
(VERI-1482) Analyzing Verilog file 'E:/code/FPGA/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/template.v(1,9-1,17) (VERI-1018) compiling module 'template'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/template.v(1,1-142,10) (VERI-9000) elaborating module 'template'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/PLL24M/PLL24M.v(8,1-93,10) (VERI-9000) elaborating module 'PLL24M_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/adc081s101_driver.v(18,1-69,10) (VERI-9000) elaborating module 'adc081s101_driver_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/adjuster.v(1,1-29,10) (VERI-9000) elaborating module 'adjuster_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/rpr0521rs_driver.v(18,1-222,10) (VERI-9000) elaborating module 'rpr0521rs_driver_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/hand_control.v(1,1-44,10) (VERI-9000) elaborating module 'hand_control_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/jumping.v(1,1-168,10) (VERI-9000) elaborating module 'jumping_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd.v(1,1-146,10) (VERI-9000) elaborating module 'lcd_uniq_1'
INFO - E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/debounce.v(18,1-81,10) (VERI-9000) elaborating module 'debounce_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/segment.v(18,1-45,10) (VERI-9000) elaborating module 'segment_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/fre_div.v(1,1-35,10) (VERI-9000) elaborating module 'fre_div_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/PLL/pll.v(8,1-93,10) (VERI-9000) elaborating module 'pll_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_write.v(1,1-165,10) (VERI-9000) elaborating module 'lcd_write_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/control.v(1,1-132,10) (VERI-9000) elaborating module 'control_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_init.v(3,1-337,10) (VERI-9000) elaborating module 'lcd_init_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_show_pic.v(2,1-241,10) (VERI-9000) elaborating module 'lcd_show_pic_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/draw_line.v(1,1-132,10) (VERI-9000) elaborating module 'draw_line_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/pic_ram.v(2,1-23,10) (VERI-9000) elaborating module 'pic_ram_uniq_1'
INFO - E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - E:/software/Diamond/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_2'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/pos_edge_detect.v(1,1-21,10) (VERI-9000) elaborating module 'edge_detect_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/pos_edge_detect.v(1,1-21,10) (VERI-9000) elaborating module 'edge_detect_uniq_2'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_draw_line.v(1,1-203,10) (VERI-9000) elaborating module 'lcd_draw_line_uniq_1'
INFO - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd_draw_line.v(1,1-203,10) (VERI-9000) elaborating module 'lcd_draw_line_uniq_2'
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/adjuster.v(28,13-28,14) (VERI-1330) actual bit length 32 differs from formal bit length 4 for port 'seg_data_1'
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/adjuster.v(28,15-28,18) (VERI-1330) actual bit length 32 differs from formal bit length 4 for port 'seg_data_2'
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/template.v(127,1-140,3) (VERI-1927) port 'led1' remains unconnected for this instance
WARNING - E:/code/FPGA/ballplayer/ballplayer_impl/source/LCD/lcd.v(67,1-86,3) (VERI-1927) port 'led' remains unconnected for this instance
Done: design load finished with (0) errors, and (8) warnings

</PRE></BODY></HTML>