# Projects-ECT

![](https://i.imgur.com/tNCsdRg.png)

### Projects developed for the Computers and Telematics Engineering MSc at the University of Aveiro

You should not attempt to copy this

#### Project List:
- [[LABI] AP1 - LaTeX Report about LaTeX Functionalities](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/%5BLABI%5D%20AP1%20-%20LaTeX%20Report%20about%20LaTeX%20Functionalities)

     Grade: 18.9/20
     
     A +5,000 word report on LaTeX Functionalities developed in LaTeX with Jorge C. Silva in 2017  
     The project objective was to demonstrate ability in LaTeX and Git
     
     
- [[LABI] Proj1 - Static Website about LaTeX](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/%5BLABI%5D%20Proj1%20-%20Static%20Website%20about%20LaTeX)

     Grade: 16/20

     A multi-page static website on LaTeX Functionalities developed with Jorge C. Silva in 2018  
     The project objective was to demonstrate ability in HTML, CSS, JS and Git

- [[LABI] AP2 - TCP Client for connecting to a remote weather sensor](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/%5BLABI%5D%20AP2%20-%20TCP%20Client%20for%20connecting%20to%20a%20%remote%20weather%20sensor)

     Grade: 18.5/20
    
     A python TCP client featuring Diffie-Hellman key exchange and AES encription for connecting with and saving data from a remote weather sensor.
     Developed with [Eurico Dias](https://github.com/eurico-dias) in 2018
     The project objective was to demonstrate ability in Python, Encription and hashing, CSV, JSON, and TCP sockets

- [[LSDig] MP1 - FPGA Timer in VHDL](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/%5BLSDig%5D%20MP1%20-%20FPGA%20Timer%20in%20VHDL)

     Grade: 20/20

     A simple timer for use in FPGAs developed in VHDL with Rita Amante in 2018
     The project objective was to demonstrate ability in VHDL

#### Subjects:
- LABI - Informatics Laboratories (1st and 2nd Semesters, 1st Year)
- LSDig - Digital Systems Laboratories (2nd Semester 1st Year)
