

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Fri Jan 24 21:27:30 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16LF877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16LF877A Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     0091                     SSPCON2         equ	145	;# 
    98     0092                     PR2             equ	146	;# 
    99     0093                     SSPADD          equ	147	;# 
   100     0094                     SSPSTAT         equ	148	;# 
   101     0098                     TXSTA           equ	152	;# 
   102     0099                     SPBRG           equ	153	;# 
   103     009C                     CMCON           equ	156	;# 
   104     009D                     CVRCON          equ	157	;# 
   105     009E                     ADRESL          equ	158	;# 
   106     009F                     ADCON1          equ	159	;# 
   107     010C                     EEDATA          equ	268	;# 
   108     010D                     EEADR           equ	269	;# 
   109     010E                     EEDATH          equ	270	;# 
   110     010F                     EEADRH          equ	271	;# 
   111     018C                     EECON1          equ	396	;# 
   112     018D                     EECON2          equ	397	;# 
   113     0000                     INDF            equ	0	;# 
   114     0001                     TMR0            equ	1	;# 
   115     0002                     PCL             equ	2	;# 
   116     0003                     STATUS          equ	3	;# 
   117     0004                     FSR             equ	4	;# 
   118     0005                     PORTA           equ	5	;# 
   119     0006                     PORTB           equ	6	;# 
   120     0007                     PORTC           equ	7	;# 
   121     0008                     PORTD           equ	8	;# 
   122     0009                     PORTE           equ	9	;# 
   123     000A                     PCLATH          equ	10	;# 
   124     000B                     INTCON          equ	11	;# 
   125     000C                     PIR1            equ	12	;# 
   126     000D                     PIR2            equ	13	;# 
   127     000E                     TMR1            equ	14	;# 
   128     000E                     TMR1L           equ	14	;# 
   129     000F                     TMR1H           equ	15	;# 
   130     0010                     T1CON           equ	16	;# 
   131     0011                     TMR2            equ	17	;# 
   132     0012                     T2CON           equ	18	;# 
   133     0013                     SSPBUF          equ	19	;# 
   134     0014                     SSPCON          equ	20	;# 
   135     0015                     CCPR1           equ	21	;# 
   136     0015                     CCPR1L          equ	21	;# 
   137     0016                     CCPR1H          equ	22	;# 
   138     0017                     CCP1CON         equ	23	;# 
   139     0018                     RCSTA           equ	24	;# 
   140     0019                     TXREG           equ	25	;# 
   141     001A                     RCREG           equ	26	;# 
   142     001B                     CCPR2           equ	27	;# 
   143     001B                     CCPR2L          equ	27	;# 
   144     001C                     CCPR2H          equ	28	;# 
   145     001D                     CCP2CON         equ	29	;# 
   146     001E                     ADRESH          equ	30	;# 
   147     001F                     ADCON0          equ	31	;# 
   148     0081                     OPTION_REG      equ	129	;# 
   149     0085                     TRISA           equ	133	;# 
   150     0086                     TRISB           equ	134	;# 
   151     0087                     TRISC           equ	135	;# 
   152     0088                     TRISD           equ	136	;# 
   153     0089                     TRISE           equ	137	;# 
   154     008C                     PIE1            equ	140	;# 
   155     008D                     PIE2            equ	141	;# 
   156     008E                     PCON            equ	142	;# 
   157     0091                     SSPCON2         equ	145	;# 
   158     0092                     PR2             equ	146	;# 
   159     0093                     SSPADD          equ	147	;# 
   160     0094                     SSPSTAT         equ	148	;# 
   161     0098                     TXSTA           equ	152	;# 
   162     0099                     SPBRG           equ	153	;# 
   163     009C                     CMCON           equ	156	;# 
   164     009D                     CVRCON          equ	157	;# 
   165     009E                     ADRESL          equ	158	;# 
   166     009F                     ADCON1          equ	159	;# 
   167     010C                     EEDATA          equ	268	;# 
   168     010D                     EEADR           equ	269	;# 
   169     010E                     EEDATH          equ	270	;# 
   170     010F                     EEADRH          equ	271	;# 
   171     018C                     EECON1          equ	396	;# 
   172     018D                     EECON2          equ	397	;# 
   173     0040                     _RD0            set	64
   174     0033                     _RB3            set	51
   175     0440                     _TRISD0         set	1088
   176     0433                     _TRISB3         set	1075
   177                           
   178                           	psect	cinit
   179     07FC                     start_initialization:	
   180                           ; #config settings
   181                           
   182     07FC                     __initialization:
   183     07FC                     end_of_initialization:	
   184                           ;End of C runtime variable initialization code
   185                           
   186     07FC                     __end_of__initialization:
   187     07FC  0183               	clrf	3
   188     07FD  120A  118A  2FDA   	ljmp	_main	;jump to C main() function
   189                           
   190                           	psect	cstackCOMMON
   191     0070                     __pcstackCOMMON:
   192     0070                     ?_init_config:
   193     0070                     ?_main:	
   194                           ; 1 bytes @ 0x0
   195                           
   196     0070                     main@i:	
   197                           ; 1 bytes @ 0x0
   198                           
   199     0070                     ??_init_config:	
   200                           ; 2 bytes @ 0x0
   201                           
   202     0070                     ??_main:	
   203                           ; 1 bytes @ 0x0
   204                           
   205                           
   206                           ; 1 bytes @ 0x0
   207     0070                     	ds	2
   208                           
   209                           	psect	maintext
   210     07DA                     __pmaintext:	
   211 ;;
   212 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   213 ;;
   214 ;; *************** function _main *****************
   215 ;; Defined at:
   216 ;;		line 15 in file "switch_control.c"
   217 ;; Parameters:    Size  Location     Type
   218 ;;		None
   219 ;; Auto vars:     Size  Location     Type
   220 ;;  i               2    0[COMMON] unsigned int 
   221 ;; Return value:  Size  Location     Type
   222 ;;                  1    wreg      void 
   223 ;; Registers used:
   224 ;;		wreg, status,2, status,0, pclath, cstack
   225 ;; Tracked objects:
   226 ;;		On entry : B00/0
   227 ;;		On exit  : 0/0
   228 ;;		Unchanged: 0/0
   229 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   230 ;;      Params:         0       0       0       0       0
   231 ;;      Locals:         2       0       0       0       0
   232 ;;      Temps:          0       0       0       0       0
   233 ;;      Totals:         2       0       0       0       0
   234 ;;Total ram usage:        2 bytes
   235 ;; Hardware stack levels required when called: 1
   236 ;; This function calls:
   237 ;;		_init_config
   238 ;; This function is called by:
   239 ;;		Startup code after reset
   240 ;; This function uses a non-reentrant model
   241 ;;
   242                           
   243     07DA                     _main:	
   244                           ;psect for function _main
   245                           
   246     07DA                     l568:	
   247                           ;incstack = 0
   248                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   249                           
   250                           
   251                           ;switch_control.c: 17:     init_config();
   252     07DA  120A  118A  27D5  120A  118A  	fcall	_init_config
   253     07DF                     l570:
   254                           
   255                           ;switch_control.c: 19:     {;switch_control.c: 22:         if (RB3 == 0)
   256     07DF  1283               	bcf	3,5	;RP0=0, select bank0
   257     07E0  1303               	bcf	3,6	;RP1=0, select bank0
   258     07E1  1986               	btfsc	6,3	;volatile
   259     07E2  2FE4               	goto	u11
   260     07E3  2FE5               	goto	u10
   261     07E4                     u11:
   262     07E4  2FDF               	goto	l570
   263     07E5                     u10:
   264     07E5                     l572:
   265                           
   266                           ;switch_control.c: 23:         {;switch_control.c: 24:             RD0 = !RD0;
   267     07E5  3001               	movlw	1
   268     07E6  0688               	xorwf	8,f
   269     07E7                     l574:
   270                           
   271                           ;switch_control.c: 25:             for(unsigned int i=0;i<50000;i++){
   272     07E7  01F0               	clrf	main@i
   273     07E8  01F1               	clrf	main@i+1
   274     07E9                     l580:
   275                           
   276                           ;switch_control.c: 27:             }
   277     07E9  3001               	movlw	1
   278     07EA  07F0               	addwf	main@i,f
   279     07EB  1803               	skipnc
   280     07EC  0AF1               	incf	main@i+1,f
   281     07ED  3000               	movlw	0
   282     07EE  07F1               	addwf	main@i+1,f
   283     07EF  30C3               	movlw	195
   284     07F0  0271               	subwf	main@i+1,w
   285     07F1  3050               	movlw	80
   286     07F2  1903               	skipnz
   287     07F3  0270               	subwf	main@i,w
   288     07F4  1C03               	skipc
   289     07F5  2FF7               	goto	u21
   290     07F6  2FF8               	goto	u20
   291     07F7                     u21:
   292     07F7  2FE9               	goto	l580
   293     07F8                     u20:
   294     07F8  2FDF               	goto	l570
   295     07F9  120A  118A  2800   	ljmp	start
   296     07FC                     __end_of_main:
   297                           
   298                           	psect	text1
   299     07D5                     __ptext1:	
   300 ;; *************** function _init_config *****************
   301 ;; Defined at:
   302 ;;		line 5 in file "switch_control.c"
   303 ;; Parameters:    Size  Location     Type
   304 ;;		None
   305 ;; Auto vars:     Size  Location     Type
   306 ;;		None
   307 ;; Return value:  Size  Location     Type
   308 ;;                  1    wreg      void 
   309 ;; Registers used:
   310 ;;		None
   311 ;; Tracked objects:
   312 ;;		On entry : 0/0
   313 ;;		On exit  : 0/0
   314 ;;		Unchanged: 0/0
   315 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   316 ;;      Params:         0       0       0       0       0
   317 ;;      Locals:         0       0       0       0       0
   318 ;;      Temps:          0       0       0       0       0
   319 ;;      Totals:         0       0       0       0       0
   320 ;;Total ram usage:        0 bytes
   321 ;; Hardware stack levels used: 1
   322 ;; This function calls:
   323 ;;		Nothing
   324 ;; This function is called by:
   325 ;;		_main
   326 ;; This function uses a non-reentrant model
   327 ;;
   328                           
   329     07D5                     _init_config:	
   330                           ;psect for function _init_config
   331                           
   332     07D5                     l566:	
   333                           ;incstack = 0
   334                           ; Regs used in _init_config: []
   335                           
   336                           
   337                           ;switch_control.c: 8:     TRISB3 = 0xFF;
   338     07D5  1683               	bsf	3,5	;RP0=1, select bank1
   339     07D6  1303               	bcf	3,6	;RP1=0, select bank1
   340     07D7  1586               	bsf	6,3	;volatile
   341                           
   342                           ;switch_control.c: 11:     TRISD0 = 0x00;
   343     07D8  1008               	bcf	8,0	;volatile
   344     07D9                     l11:
   345     07D9  0008               	return
   346     07DA                     __end_of_init_config:
   347     0002                     ___latbits      equ	2
   348     007E                     btemp           set	126	;btemp
   349     007E                     wtemp0          set	126
   350                           
   351                           	psect	config
   352                           
   353                           ;Config register CONFIG @ 0x2007
   354                           ;	Oscillator Selection bits
   355                           ;	FOSC = 0x3, unprogrammed default
   356                           ;	Watchdog Timer Enable bit
   357                           ;	WDTE = OFF, WDT disabled
   358                           ;	Power-up Timer Enable bit
   359                           ;	PWRTE = 0x1, unprogrammed default
   360                           ;	Brown-out Reset Enable bit
   361                           ;	BOREN = 0x1, unprogrammed default
   362                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   363                           ;	LVP = 0x1, unprogrammed default
   364                           ;	Data EEPROM Memory Code Protection bit
   365                           ;	CPD = 0x1, unprogrammed default
   366                           ;	Flash Program Memory Write Enable bits
   367                           ;	WRT = 0x3, unprogrammed default
   368                           ;	In-Circuit Debugger Mode bit
   369                           ;	DEBUG = 0x1, unprogrammed default
   370                           ;	Flash Program Memory Code Protection bit
   371                           ;	CP = 0x1, unprogrammed default
   372     2007                     	org	8199
   373     2007  3FFB               	dw	16379

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMMON     2     2      0
                        _init_config
 ---------------------------------------------------------------------------------
 (1) _init_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_config

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      2       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Fri Jan 24 21:27:30 2025

                     l11 07D9                       u10 07E5                       u11 07E4  
                     u20 07F8                       u21 07F7                      l570 07DF  
                    l580 07E9                      l572 07E5                      l566 07D5  
                    l574 07E7                      l568 07DA                      _RB3 0033  
                    _RD0 0040                     _main 07DA                     btemp 007E  
                   start 0000                    ?_main 0070             ?_init_config 0070  
                  main@i 0070                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07FC                   ??_main 0070  
                 _TRISB3 0433                   _TRISD0 0440  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 07DA                  __ptext1 07D5  
   end_of_initialization 07FC      start_initialization 07FC            ??_init_config 0070  
              ___latbits 0002      __end_of_init_config 07DA              _init_config 07D5  
