$date
	Fri Oct 08 13:42:09 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testclock03extras $end
$var wire 1 ! clock $end
$upscope $end
$scope module testclock03extras $end
$var wire 1 " p3 $end
$upscope $end
$scope module testclock03extras $end
$var wire 1 # p4 $end
$upscope $end
$scope module testclock03extras $end
$var wire 1 $ p5 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
0!
$end
#18
1"
1$
1!
#22
0"
#24
0$
#36
1"
1#
0!
#40
0"
#54
1"
1$
1!
#58
0"
#60
0$
#72
1"
0!
#76
0"
#90
1"
1$
1!
#94
0"
#96
0$
#108
1"
0!
#112
0"
#126
1"
1$
1!
0#
#130
0"
#132
0$
#144
1"
1#
0!
#148
0"
#162
1"
1$
1!
#166
0"
#168
0$
#180
1"
0!
#184
0"
#198
1"
1$
1!
#202
0"
#204
0$
#216
1"
0!
#220
0"
#234
1"
1$
1!
0#
#238
0"
#240
0$
#252
1"
1#
0!
#256
0"
#270
1"
1$
1!
#274
0"
#276
0$
#288
1"
0!
#292
0"
#300
