###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-02.ucsd.edu)
#  Generated on:      Tue Mar 15 14:03:44 2022
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[63]                                             (^) checked 
with  leading edge of 'clk'
Beginpoint: ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (v) triggered 
by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.960
= Slack Time                   -1.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.234
     = Beginpoint Arrival Time       1.234
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_  | CP ^         |          |       |   1.234 |    0.073 | 
     | ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_  | CP ^ -> Q v  | DFQD4    | 0.147 |   1.380 |    0.220 | 
     | ofifo_inst/col_idx_3__fifo_instance/FE_OFC1771_rd_ | I v -> Z v   | BUFFD16  | 0.064 |   1.444 |    0.283 | 
     | ptr_0                                              |              |          |       |         |          | 
     | ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a | I v -> Z v   | BUFFD4   | 0.097 |   1.541 |    0.381 | 
     | /FE_OFC519_rd_ptr_0                                |              |          |       |         |          | 
     | ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a | S v -> Z ^   | MUX2D1   | 0.102 |   1.644 |    0.483 | 
     | /mux_8_1b/fifo_mux_2_1a/U6                         |              |          |       |         |          | 
     | ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a | I0 ^ -> Z ^  | MUX2D1   | 0.072 |   1.716 |    0.555 | 
     | /mux_8_1b/fifo_mux_2_1e/U4                         |              |          |       |         |          | 
     | ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a | I ^ -> ZN v  | CKND1    | 0.031 |   1.747 |    0.586 | 
     | /mux_8_1b/fifo_mux_2_1g/FE_RC_16651_0              |              |          |       |         |          | 
     | ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a | A1 v -> ZN ^ | MOAI22D1 | 0.073 |   1.820 |    0.659 | 
     | /mux_8_1b/fifo_mux_2_1g/FE_RC_16650_0              |              |          |       |         |          | 
     | ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a | A1 ^ -> ZN v | CKND2D1  | 0.063 |   1.883 |    0.722 | 
     | /mux_2_1a/FE_RC_22993_0                            |              |          |       |         |          | 
     | ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a | A2 v -> ZN ^ | CKND2D4  | 0.076 |   1.958 |    0.798 | 
     | /mux_2_1a/FE_RC_22991_0                            |              |          |       |         |          | 
     |                                                    | out[63] ^    |          | 0.002 |   1.960 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[105]                                         (v) checked with  
leading edge of 'clk'
Beginpoint: ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.960
= Slack Time                   -1.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.497
     = Beginpoint Arrival Time       1.497
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_     | CP ^         |          |       |   1.497 |    0.337 | 
     | ofifo_inst/col_idx_5__fifo_instance/q10_reg_5_     | CP ^ -> Q v  | DFQD4    | 0.146 |   1.644 |    0.483 | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I0 v -> Z v  | CKMUX2D1 | 0.075 |   1.719 |    0.559 | 
     | /mux_8_1b/fifo_mux_2_1b/U8                         |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I1 v -> Z v  | CKMUX2D1 | 0.074 |   1.793 |    0.633 | 
     | /mux_8_1b/fifo_mux_2_1e/U6                         |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I v -> ZN ^  | CKND2    | 0.021 |   1.814 |    0.654 | 
     | /mux_8_1b/fifo_mux_2_1g/FE_RC_24657_0              |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | A1 ^ -> ZN v | MOAI22D1 | 0.028 |   1.842 |    0.682 | 
     | /mux_8_1b/fifo_mux_2_1g/FE_RC_24656_0              |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I1 v -> Z v  | MUX2D2   | 0.117 |   1.959 |    0.799 | 
     | /mux_2_1a/U4                                       |              |          |       |         |          | 
     |                                                    | out[105] v   |          | 0.001 |   1.960 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[114]                                         (v) checked with  
leading edge of 'clk'
Beginpoint: ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.954
= Slack Time                   -1.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.497
     = Beginpoint Arrival Time       1.497
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_     | CP ^         |          |       |   1.497 |    0.343 | 
     | ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_     | CP ^ -> Q v  | DFQD1    | 0.159 |   1.656 |    0.502 | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | B1 v -> ZN v | MOAI22D1 | 0.056 |   1.713 |    0.558 | 
     | /mux_8_1b/fifo_mux_2_1a/FE_RC_24755_0              |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I0 v -> Z v  | CKMUX2D1 | 0.086 |   1.798 |    0.644 | 
     | /mux_8_1b/fifo_mux_2_1e/U15                        |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I0 v -> Z v  | CKMUX2D1 | 0.087 |   1.885 |    0.731 | 
     | /mux_8_1b/fifo_mux_2_1g/U15                        |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | B1 v -> ZN ^ | IND2D2   | 0.031 |   1.917 |    0.762 | 
     | /mux_2_1a/FE_RC_23882_0                            |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | A1 ^ -> ZN v | CKND2D4  | 0.037 |   1.953 |    0.799 | 
     | /mux_2_1a/FE_RC_23881_0                            |              |          |       |         |          | 
     |                                                    | out[114] v   |          | 0.001 |   1.954 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[100]                                        (v) checked with  
leading edge of 'clk'
Beginpoint: ofifo_inst/col_idx_5__fifo_instance/q8_reg_0_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.954
= Slack Time                   -1.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.497
     = Beginpoint Arrival Time       1.497
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | ofifo_inst/col_idx_5__fifo_instance/q8_reg_0_      | CP ^         |          |       |   1.497 |    0.344 | 
     | ofifo_inst/col_idx_5__fifo_instance/q8_reg_0_      | CP ^ -> Q v  | DFQD4    | 0.146 |   1.643 |    0.490 | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I0 v -> Z v  | CKMUX2D1 | 0.073 |   1.716 |    0.562 | 
     | /mux_8_1b/fifo_mux_2_1a/U3                         |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I0 v -> Z v  | CKMUX2D1 | 0.083 |   1.799 |    0.645 | 
     | /mux_8_1b/fifo_mux_2_1e/U1                         |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I0 v -> Z v  | CKMUX2D1 | 0.085 |   1.884 |    0.731 | 
     | /mux_8_1b/fifo_mux_2_1g/U1                         |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | B1 v -> ZN ^ | IND2D2   | 0.031 |   1.915 |    0.762 | 
     | /mux_2_1a/FE_RC_23926_0                            |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | A1 ^ -> ZN v | CKND2D4  | 0.037 |   1.953 |    0.799 | 
     | /mux_2_1a/FE_RC_23925_0                            |              |          |       |         |          | 
     |                                                    | out[100] v   |          | 0.001 |   1.954 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[113]                                         (v) checked with  
leading edge of 'clk'
Beginpoint: ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.954
= Slack Time                   -1.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.497
     = Beginpoint Arrival Time       1.497
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_     | CP ^         |          |       |   1.497 |    0.343 | 
     | ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_     | CP ^ -> Q v  | EDFQD1   | 0.159 |   1.656 |    0.502 | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I0 v -> Z v  | CKMUX2D1 | 0.074 |   1.730 |    0.577 | 
     | /mux_8_1a/fifo_mux_2_1d/U16                        |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I1 v -> Z v  | CKMUX2D1 | 0.070 |   1.800 |    0.647 | 
     | /mux_8_1a/fifo_mux_2_1f/U14                        |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | I1 v -> Z v  | CKMUX2D1 | 0.077 |   1.877 |    0.724 | 
     | /mux_8_1a/fifo_mux_2_1g/U14                        |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | B1 v -> ZN ^ | IND2D2   | 0.032 |   1.910 |    0.756 | 
     | /mux_2_1a/FE_RC_23582_0                            |              |          |       |         |          | 
     | ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a | A1 ^ -> ZN v | ND2D3    | 0.044 |   1.954 |    0.800 | 
     | /mux_2_1a/FE_RC_24724_0                            |              |          |       |         |          | 
     |                                                    | out[113] v   |          | 0.000 |   1.954 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 

