// Seed: 3750708655
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  module_2 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3
  );
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  assign id_6[-1] = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
