This example illustrates how an input argument of top level function can be mapped to AXI4-lite

Note the following interface #prgama used:

#pragma HLS INTERFACE s_axilite port=a bundle=BUS_A

