<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf609 › include › mach › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BF60x_IRQ_H_</span>
<span class="cp">#define _BF60x_IRQ_H_</span>

<span class="cp">#include &lt;mach-common/irq.h&gt;</span>

<span class="cp">#undef BFIN_IRQ</span>
<span class="cp">#define BFIN_IRQ(x) ((x) + IVG15)</span>

<span class="cp">#define NR_PERI_INTS		(5 * 32)</span>

<span class="cp">#define IRQ_SEC_ERR		BFIN_IRQ(0)	</span><span class="cm">/* SEC Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_CGU_EVT		BFIN_IRQ(1)	</span><span class="cm">/* CGU Event */</span><span class="cp"></span>
<span class="cp">#define IRQ_WATCH0		BFIN_IRQ(2)	</span><span class="cm">/* Watchdog0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_WATCH1		BFIN_IRQ(3)	</span><span class="cm">/* Watchdog1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_L2CTL0_ECC_ERR	BFIN_IRQ(4)	</span><span class="cm">/* L2 ECC Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_L2CTL0_ECC_WARN	BFIN_IRQ(5)	</span><span class="cm">/* L2 ECC Waring */</span><span class="cp"></span>
<span class="cp">#define IRQ_C0_DBL_FAULT	BFIN_IRQ(6)	</span><span class="cm">/* Core 0 Double Fault */</span><span class="cp"></span>
<span class="cp">#define IRQ_C1_DBL_FAULT	BFIN_IRQ(7)	</span><span class="cm">/* Core 1 Double Fault */</span><span class="cp"></span>
<span class="cp">#define IRQ_C0_HW_ERR		BFIN_IRQ(8)	</span><span class="cm">/* Core 0 Hardware Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_C1_HW_ERR		BFIN_IRQ(9)	</span><span class="cm">/* Core 1 Hardware Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_C0_NMI_L1_PARITY_ERR	BFIN_IRQ(10)	</span><span class="cm">/* Core 0 Unhandled NMI or L1 Memory Parity Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_C1_NMI_L1_PARITY_ERR	BFIN_IRQ(11)	</span><span class="cm">/* Core 1 Unhandled NMI or L1 Memory Parity Error */</span><span class="cp"></span>
<span class="cp">#define CORE_IRQS		(IRQ_C1_NMI_L1_PARITY_ERR + 1)</span>

<span class="cp">#define IRQ_TIMER0		BFIN_IRQ(12)	</span><span class="cm">/* Timer 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1		BFIN_IRQ(13)	</span><span class="cm">/* Timer 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2		BFIN_IRQ(14)	</span><span class="cm">/* Timer 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER3		BFIN_IRQ(15)	</span><span class="cm">/* Timer 3 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER4		BFIN_IRQ(16)	</span><span class="cm">/* Timer 4 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER5		BFIN_IRQ(17)	</span><span class="cm">/* Timer 5 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER6		BFIN_IRQ(18)	</span><span class="cm">/* Timer 6 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER7		BFIN_IRQ(19)	</span><span class="cm">/* Timer 7 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER_STAT		BFIN_IRQ(20)	</span><span class="cm">/* Timer Block Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT0		BFIN_IRQ(21)	</span><span class="cm">/* PINT0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT1		BFIN_IRQ(22)	</span><span class="cm">/* PINT1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT2		BFIN_IRQ(23)	</span><span class="cm">/* PINT2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT3		BFIN_IRQ(24)	</span><span class="cm">/* PINT3 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT4		BFIN_IRQ(25)	</span><span class="cm">/* PINT4 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT5		BFIN_IRQ(26)	</span><span class="cm">/* PINT5 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CNT			BFIN_IRQ(27)	</span><span class="cm">/* CNT Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PWM0_TRIP		BFIN_IRQ(28)	</span><span class="cm">/* PWM0 Trip Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PWM0_SYNC		BFIN_IRQ(29)	</span><span class="cm">/* PWM0 Sync Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PWM1_TRIP		BFIN_IRQ(30)	</span><span class="cm">/* PWM1 Trip Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PWM1_SYNC		BFIN_IRQ(31)	</span><span class="cm">/* PWM1 Sync Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI0		BFIN_IRQ(32)	</span><span class="cm">/* TWI0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI1		BFIN_IRQ(33)	</span><span class="cm">/* TWI1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SOFT0		BFIN_IRQ(34)	</span><span class="cm">/* Software-Driven Interrupt 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SOFT1		BFIN_IRQ(35)	</span><span class="cm">/* Software-Driven Interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SOFT2		BFIN_IRQ(36)	</span><span class="cm">/* Software-Driven Interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SOFT3		BFIN_IRQ(37)	</span><span class="cm">/* Software-Driven Interrupt 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_ACM_EVT_MISS	BFIN_IRQ(38)	</span><span class="cm">/* ACM Event Miss */</span><span class="cp"></span>
<span class="cp">#define IRQ_ACM_EVT_COMPLETE 	BFIN_IRQ(39)	</span><span class="cm">/* ACM Event Complete */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN0_RX		BFIN_IRQ(40)	</span><span class="cm">/* CAN0 Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN0_TX		BFIN_IRQ(41)	</span><span class="cm">/* CAN0 Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN0_STAT		BFIN_IRQ(42)	</span><span class="cm">/* CAN0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX		BFIN_IRQ(43)	</span><span class="cm">/* SPORT0 TX Interrupt (DMA0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX_STAT	BFIN_IRQ(44)	</span><span class="cm">/* SPORT0 TX Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX		BFIN_IRQ(45)	</span><span class="cm">/* SPORT0 RX Interrupt (DMA1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX_STAT	BFIN_IRQ(46)	</span><span class="cm">/* SPORT0 RX Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX		BFIN_IRQ(47)	</span><span class="cm">/* SPORT1 TX Interrupt (DMA2) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX_STAT	BFIN_IRQ(48)	</span><span class="cm">/* SPORT1 TX Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX		BFIN_IRQ(49)	</span><span class="cm">/* SPORT1 RX Interrupt (DMA3) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX_STAT	BFIN_IRQ(50)	</span><span class="cm">/* SPORT1 RX Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_TX		BFIN_IRQ(51)	</span><span class="cm">/* SPORT2 TX Interrupt (DMA4) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_TX_STAT	BFIN_IRQ(52)	</span><span class="cm">/* SPORT2 TX Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_RX		BFIN_IRQ(53)	</span><span class="cm">/* SPORT2 RX Interrupt (DMA5) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_RX_STAT	BFIN_IRQ(54)	</span><span class="cm">/* SPORT2 RX Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0_TX		BFIN_IRQ(55)	</span><span class="cm">/* SPI0 TX Interrupt (DMA6) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0_RX		BFIN_IRQ(56)	</span><span class="cm">/* SPI0 RX Interrupt (DMA7) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0_STAT		BFIN_IRQ(57)	</span><span class="cm">/* SPI0 Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1_TX		BFIN_IRQ(58)	</span><span class="cm">/* SPI1 TX Interrupt (DMA8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1_RX		BFIN_IRQ(59)	</span><span class="cm">/* SPI1 RX Interrupt (DMA9) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1_STAT		BFIN_IRQ(60)	</span><span class="cm">/* SPI1 Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RSI			BFIN_IRQ(61)	</span><span class="cm">/* RSI (DMA10) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RSI_INT0		BFIN_IRQ(62)	</span><span class="cm">/* RSI Interrupt0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_RSI_INT1		BFIN_IRQ(63)	</span><span class="cm">/* RSI Interrupt1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDU			BFIN_IRQ(64)	</span><span class="cm">/* DMA11 Data (SDU) */</span><span class="cp"></span>
<span class="cm">/*       -- RESERVED --             65		   DMA12 Data (Reserved) */</span>
<span class="cm">/*       -- RESERVED --             66		   Reserved */</span>
<span class="cm">/*       -- RESERVED --             67		   Reserved */</span>
<span class="cp">#define IRQ_EMAC0_STAT		BFIN_IRQ(68)	</span><span class="cm">/* EMAC0 Status */</span><span class="cp"></span>
<span class="cm">/*       -- RESERVED --             69		   EMAC0 Power (Reserved) */</span>
<span class="cp">#define IRQ_EMAC1_STAT		BFIN_IRQ(70)	</span><span class="cm">/* EMAC1 Status */</span><span class="cp"></span>
<span class="cm">/*       -- RESERVED --             71		   EMAC1 Power (Reserved) */</span>
<span class="cp">#define IRQ_LP0			BFIN_IRQ(72)	</span><span class="cm">/* DMA13 Data (Link Port 0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_LP0_STAT		BFIN_IRQ(73)	</span><span class="cm">/* Link Port 0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_LP1			BFIN_IRQ(74)	</span><span class="cm">/* DMA14 Data (Link Port 1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_LP1_STAT		BFIN_IRQ(75)	</span><span class="cm">/* Link Port 1 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_LP2			BFIN_IRQ(76)	</span><span class="cm">/* DMA15 Data (Link Port 2) */</span><span class="cp"></span>
<span class="cp">#define IRQ_LP2_STAT		BFIN_IRQ(77)	</span><span class="cm">/* Link Port 2 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_LP3			BFIN_IRQ(78)	</span><span class="cm">/* DMA16 Data(Link Port 3) */</span><span class="cp"></span>
<span class="cp">#define IRQ_LP3_STAT		BFIN_IRQ(79)	</span><span class="cm">/* Link Port 3 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_TX		BFIN_IRQ(80)	</span><span class="cm">/* UART0 TX Interrupt (DMA17) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_RX		BFIN_IRQ(81)	</span><span class="cm">/* UART0 RX Interrupt (DMA18) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_STAT		BFIN_IRQ(82)	</span><span class="cm">/* UART0 Status(Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_TX		BFIN_IRQ(83)	</span><span class="cm">/* UART1 TX Interrupt (DMA19) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_RX		BFIN_IRQ(84)	</span><span class="cm">/* UART1 RX Interrupt (DMA20) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_STAT		BFIN_IRQ(85)	</span><span class="cm">/* UART1 Status(Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMA0_SRC_CRC0	BFIN_IRQ(86)	</span><span class="cm">/* DMA21 Data (MDMA Stream 0 Source/CRC0 Input Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMA0_DEST_CRC0	BFIN_IRQ(87)	</span><span class="cm">/* DMA22 Data (MDMA Stream 0 Destination/CRC0 Output Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS0		IRQ_MDMA0_DEST_CRC0</span>
<span class="cp">#define IRQ_CRC0_DCNTEXP	BFIN_IRQ(88)	</span><span class="cm">/* CRC0 DATACOUNT Expiration */</span><span class="cp"></span>
<span class="cp">#define IRQ_CRC0_ERR		BFIN_IRQ(89)	</span><span class="cm">/* CRC0 Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMA1_SRC_CRC1	BFIN_IRQ(90)	</span><span class="cm">/* DMA23 Data (MDMA Stream 1 Source/CRC1 Input Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMA1_DEST_CRC1	BFIN_IRQ(91)	</span><span class="cm">/* DMA24 Data (MDMA Stream 1 Destination/CRC1 Output Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS1		IRQ_MDMA1_DEST_CRC1</span>
<span class="cp">#define IRQ_CRC1_DCNTEXP	BFIN_IRQ(92)	</span><span class="cm">/* CRC1 DATACOUNT Expiration */</span><span class="cp"></span>
<span class="cp">#define IRQ_CRC1_ERR		BFIN_IRQ(93)	</span><span class="cm">/* CRC1 Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMA2_SRC		BFIN_IRQ(94)	</span><span class="cm">/* DMA25 Data (MDMA Stream 2 Source Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMA2_DEST		BFIN_IRQ(95)	</span><span class="cm">/* DMA26 Data (MDMA Stream 2 Destination Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS2		IRQ_MDMA2_DEST</span>
<span class="cp">#define IRQ_MDMA3_SRC		BFIN_IRQ(96)	</span><span class="cm">/* DMA27 Data (MDMA Stream 3 Source Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMA3_DEST 		BFIN_IRQ(97)	</span><span class="cm">/* DMA28 Data (MDMA Stream 3 Destination Channel) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS3		IRQ_MDMA3_DEST</span>
<span class="cp">#define IRQ_EPPI0_CH0 		BFIN_IRQ(98)	</span><span class="cm">/* DMA29 Data (EPPI0 Channel 0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI0_CH1 		BFIN_IRQ(99)	</span><span class="cm">/* DMA30 Data (EPPI0 Channel 1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI0_STAT		BFIN_IRQ(100)	</span><span class="cm">/* EPPI0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI2_CH0		BFIN_IRQ(101)	</span><span class="cm">/* DMA31 Data (EPPI2 Channel 0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI2_CH1		BFIN_IRQ(102)	</span><span class="cm">/* DMA32 Data (EPPI2 Channel 1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI2_STAT		BFIN_IRQ(103)	</span><span class="cm">/* EPPI2 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI1_CH0		BFIN_IRQ(104)	</span><span class="cm">/* DMA33 Data (EPPI1 Channel 0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI1_CH1		BFIN_IRQ(105)	</span><span class="cm">/* DMA34 Data (EPPI1 Channel 1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI1_STAT		BFIN_IRQ(106)	</span><span class="cm">/* EPPI1 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_CH0		BFIN_IRQ(107)	</span><span class="cm">/* DMA35 Data (PIXC Channel 0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_CH1		BFIN_IRQ(108)	</span><span class="cm">/* DMA36 Data (PIXC Channel 1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_CH2		BFIN_IRQ(109)	</span><span class="cm">/* DMA37 Data (PIXC Channel 2) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_STAT		BFIN_IRQ(110)	</span><span class="cm">/* PIXC Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_CPDOB		BFIN_IRQ(111)	</span><span class="cm">/* DMA38 Data (PVP0 Camera Pipe Data Out B) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_CPDOC		BFIN_IRQ(112)	</span><span class="cm">/* DMA39 Data (PVP0 Camera Pipe Data Out C) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_CPSTAT		BFIN_IRQ(113)	</span><span class="cm">/* DMA40 Data (PVP0 Camera Pipe Status Out) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_CPCI		BFIN_IRQ(114)	</span><span class="cm">/* DMA41 Data (PVP0 Camera Pipe Control In) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_STAT0		BFIN_IRQ(115)	</span><span class="cm">/* PVP0 Status 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_MPDO		BFIN_IRQ(116)	</span><span class="cm">/* DMA42 Data (PVP0 Memory Pipe Data Out) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_MPDI		BFIN_IRQ(117)	</span><span class="cm">/* DMA43 Data (PVP0 Memory Pipe Data In) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_MPSTAT		BFIN_IRQ(118)	</span><span class="cm">/* DMA44 Data (PVP0 Memory Pipe Status Out) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_MPCI		BFIN_IRQ(119)	</span><span class="cm">/* DMA45 Data (PVP0 Memory Pipe Control In) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_CPDOA		BFIN_IRQ(120)	</span><span class="cm">/* DMA46 Data (PVP0 Camera Pipe Data Out A) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PVP_STAT1		BFIN_IRQ(121)	</span><span class="cm">/* PVP0 Status 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_STAT		BFIN_IRQ(122)	</span><span class="cm">/* USB Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_DMA		BFIN_IRQ(123)	</span><span class="cm">/* USB DMA Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TRU_INT0		BFIN_IRQ(124)	</span><span class="cm">/* TRU0 Interrupt 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TRU_INT1		BFIN_IRQ(125)	</span><span class="cm">/* TRU0 Interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TRU_INT2		BFIN_IRQ(126)	</span><span class="cm">/* TRU0 Interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TRU_INT3		BFIN_IRQ(127)	</span><span class="cm">/* TRU0 Interrupt 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMAC0_ERROR		BFIN_IRQ(128)	</span><span class="cm">/* DMAC0 Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CGU0_ERROR		BFIN_IRQ(129)	</span><span class="cm">/* CGU0 Error */</span><span class="cp"></span>
<span class="cm">/*       -- RESERVED --             130		   Reserved */</span>
<span class="cp">#define IRQ_DPM			BFIN_IRQ(131)	</span><span class="cm">/* DPM0 Event */</span><span class="cp"></span>
<span class="cm">/*       -- RESERVED --             132		   Reserved */</span>
<span class="cp">#define IRQ_SWU0		BFIN_IRQ(133)	</span><span class="cm">/* SWU0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SWU1		BFIN_IRQ(134)	</span><span class="cm">/* SWU1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SWU2		BFIN_IRQ(135)	</span><span class="cm">/* SWU2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SWU3		BFIN_IRQ(136)	</span><span class="cm">/* SWU3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SWU4		BFIN_IRQ(137)	</span><span class="cm">/* SWU4 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SWU5		BFIN_IRQ(138)	</span><span class="cm">/* SWU5 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SWU6		BFIN_IRQ(139)	</span><span class="cm">/* SWU6 */</span><span class="cp"></span>

<span class="cp">#define SYS_IRQS		IRQ_SWU6</span>

<span class="cp">#define BFIN_PA_IRQ(x)		((x) + SYS_IRQS + 1)</span>
<span class="cp">#define IRQ_PA0			BFIN_PA_IRQ(0)</span>
<span class="cp">#define IRQ_PA1			BFIN_PA_IRQ(1)</span>
<span class="cp">#define IRQ_PA2			BFIN_PA_IRQ(2)</span>
<span class="cp">#define IRQ_PA3			BFIN_PA_IRQ(3)</span>
<span class="cp">#define IRQ_PA4			BFIN_PA_IRQ(4)</span>
<span class="cp">#define IRQ_PA5			BFIN_PA_IRQ(5)</span>
<span class="cp">#define IRQ_PA6			BFIN_PA_IRQ(6)</span>
<span class="cp">#define IRQ_PA7			BFIN_PA_IRQ(7)</span>
<span class="cp">#define IRQ_PA8			BFIN_PA_IRQ(8)</span>
<span class="cp">#define IRQ_PA9			BFIN_PA_IRQ(9)</span>
<span class="cp">#define IRQ_PA10		BFIN_PA_IRQ(10)</span>
<span class="cp">#define IRQ_PA11		BFIN_PA_IRQ(11)</span>
<span class="cp">#define IRQ_PA12		BFIN_PA_IRQ(12)</span>
<span class="cp">#define IRQ_PA13		BFIN_PA_IRQ(13)</span>
<span class="cp">#define IRQ_PA14		BFIN_PA_IRQ(14)</span>
<span class="cp">#define IRQ_PA15		BFIN_PA_IRQ(15)</span>

<span class="cp">#define BFIN_PB_IRQ(x)		((x) + IRQ_PA15 + 1)</span>
<span class="cp">#define IRQ_PB0			BFIN_PB_IRQ(0)</span>
<span class="cp">#define IRQ_PB1			BFIN_PB_IRQ(1)</span>
<span class="cp">#define IRQ_PB2			BFIN_PB_IRQ(2)</span>
<span class="cp">#define IRQ_PB3			BFIN_PB_IRQ(3)</span>
<span class="cp">#define IRQ_PB4			BFIN_PB_IRQ(4)</span>
<span class="cp">#define IRQ_PB5			BFIN_PB_IRQ(5)</span>
<span class="cp">#define IRQ_PB6			BFIN_PB_IRQ(6)</span>
<span class="cp">#define IRQ_PB7			BFIN_PB_IRQ(7)</span>
<span class="cp">#define IRQ_PB8			BFIN_PB_IRQ(8)</span>
<span class="cp">#define IRQ_PB9			BFIN_PB_IRQ(9)</span>
<span class="cp">#define IRQ_PB10		BFIN_PB_IRQ(10)</span>
<span class="cp">#define IRQ_PB11		BFIN_PB_IRQ(11)</span>
<span class="cp">#define IRQ_PB12		BFIN_PB_IRQ(12)</span>
<span class="cp">#define IRQ_PB13		BFIN_PB_IRQ(13)</span>
<span class="cp">#define IRQ_PB14		BFIN_PB_IRQ(14)</span>
<span class="cp">#define IRQ_PB15		BFIN_PB_IRQ(15)		</span><span class="cm">/* N/A */</span><span class="cp"></span>

<span class="cp">#define BFIN_PC_IRQ(x)		((x) + IRQ_PB15 + 1)</span>
<span class="cp">#define IRQ_PC0			BFIN_PC_IRQ(0)</span>
<span class="cp">#define IRQ_PC1			BFIN_PC_IRQ(1)</span>
<span class="cp">#define IRQ_PC2			BFIN_PC_IRQ(2)</span>
<span class="cp">#define IRQ_PC3			BFIN_PC_IRQ(3)</span>
<span class="cp">#define IRQ_PC4			BFIN_PC_IRQ(4)</span>
<span class="cp">#define IRQ_PC5			BFIN_PC_IRQ(5)</span>
<span class="cp">#define IRQ_PC6			BFIN_PC_IRQ(6)</span>
<span class="cp">#define IRQ_PC7			BFIN_PC_IRQ(7)</span>
<span class="cp">#define IRQ_PC8			BFIN_PC_IRQ(8)</span>
<span class="cp">#define IRQ_PC9			BFIN_PC_IRQ(9)</span>
<span class="cp">#define IRQ_PC10		BFIN_PC_IRQ(10)</span>
<span class="cp">#define IRQ_PC11		BFIN_PC_IRQ(11)</span>
<span class="cp">#define IRQ_PC12		BFIN_PC_IRQ(12)</span>
<span class="cp">#define IRQ_PC13		BFIN_PC_IRQ(13)</span>
<span class="cp">#define IRQ_PC14		BFIN_PC_IRQ(14)		</span><span class="cm">/* N/A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PC15		BFIN_PC_IRQ(15)		</span><span class="cm">/* N/A */</span><span class="cp"></span>

<span class="cp">#define BFIN_PD_IRQ(x)		((x) + IRQ_PC15 + 1)</span>
<span class="cp">#define IRQ_PD0			BFIN_PD_IRQ(0)</span>
<span class="cp">#define IRQ_PD1			BFIN_PD_IRQ(1)</span>
<span class="cp">#define IRQ_PD2			BFIN_PD_IRQ(2)</span>
<span class="cp">#define IRQ_PD3			BFIN_PD_IRQ(3)</span>
<span class="cp">#define IRQ_PD4			BFIN_PD_IRQ(4)</span>
<span class="cp">#define IRQ_PD5			BFIN_PD_IRQ(5)</span>
<span class="cp">#define IRQ_PD6			BFIN_PD_IRQ(6)</span>
<span class="cp">#define IRQ_PD7			BFIN_PD_IRQ(7)</span>
<span class="cp">#define IRQ_PD8			BFIN_PD_IRQ(8)</span>
<span class="cp">#define IRQ_PD9			BFIN_PD_IRQ(9)</span>
<span class="cp">#define IRQ_PD10		BFIN_PD_IRQ(10)</span>
<span class="cp">#define IRQ_PD11		BFIN_PD_IRQ(11)</span>
<span class="cp">#define IRQ_PD12		BFIN_PD_IRQ(12)</span>
<span class="cp">#define IRQ_PD13		BFIN_PD_IRQ(13)</span>
<span class="cp">#define IRQ_PD14		BFIN_PD_IRQ(14)</span>
<span class="cp">#define IRQ_PD15		BFIN_PD_IRQ(15)</span>

<span class="cp">#define BFIN_PE_IRQ(x)		((x) + IRQ_PD15 + 1)</span>
<span class="cp">#define IRQ_PE0			BFIN_PE_IRQ(0)</span>
<span class="cp">#define IRQ_PE1			BFIN_PE_IRQ(1)</span>
<span class="cp">#define IRQ_PE2			BFIN_PE_IRQ(2)</span>
<span class="cp">#define IRQ_PE3			BFIN_PE_IRQ(3)</span>
<span class="cp">#define IRQ_PE4			BFIN_PE_IRQ(4)</span>
<span class="cp">#define IRQ_PE5			BFIN_PE_IRQ(5)</span>
<span class="cp">#define IRQ_PE6			BFIN_PE_IRQ(6)</span>
<span class="cp">#define IRQ_PE7			BFIN_PE_IRQ(7)</span>
<span class="cp">#define IRQ_PE8			BFIN_PE_IRQ(8)</span>
<span class="cp">#define IRQ_PE9			BFIN_PE_IRQ(9)</span>
<span class="cp">#define IRQ_PE10		BFIN_PE_IRQ(10)</span>
<span class="cp">#define IRQ_PE11		BFIN_PE_IRQ(11)</span>
<span class="cp">#define IRQ_PE12		BFIN_PE_IRQ(12)</span>
<span class="cp">#define IRQ_PE13		BFIN_PE_IRQ(13)</span>
<span class="cp">#define IRQ_PE14		BFIN_PE_IRQ(14)</span>
<span class="cp">#define IRQ_PE15		BFIN_PE_IRQ(15)</span>

<span class="cp">#define BFIN_PF_IRQ(x)		((x) + IRQ_PE15 + 1)</span>
<span class="cp">#define IRQ_PF0			BFIN_PF_IRQ(0)</span>
<span class="cp">#define IRQ_PF1			BFIN_PF_IRQ(1)</span>
<span class="cp">#define IRQ_PF2			BFIN_PF_IRQ(2)</span>
<span class="cp">#define IRQ_PF3			BFIN_PF_IRQ(3)</span>
<span class="cp">#define IRQ_PF4			BFIN_PF_IRQ(4)</span>
<span class="cp">#define IRQ_PF5			BFIN_PF_IRQ(5)</span>
<span class="cp">#define IRQ_PF6			BFIN_PF_IRQ(6)</span>
<span class="cp">#define IRQ_PF7			BFIN_PF_IRQ(7)</span>
<span class="cp">#define IRQ_PF8			BFIN_PF_IRQ(8)</span>
<span class="cp">#define IRQ_PF9			BFIN_PF_IRQ(9)</span>
<span class="cp">#define IRQ_PF10		BFIN_PF_IRQ(10)</span>
<span class="cp">#define IRQ_PF11		BFIN_PF_IRQ(11)</span>
<span class="cp">#define IRQ_PF12		BFIN_PF_IRQ(12)</span>
<span class="cp">#define IRQ_PF13		BFIN_PF_IRQ(13)</span>
<span class="cp">#define IRQ_PF14		BFIN_PF_IRQ(14)</span>
<span class="cp">#define IRQ_PF15		BFIN_PF_IRQ(15)</span>

<span class="cp">#define BFIN_PG_IRQ(x)		((x) + IRQ_PF15 + 1)</span>
<span class="cp">#define IRQ_PG0			BFIN_PG_IRQ(0)</span>
<span class="cp">#define IRQ_PG1			BFIN_PG_IRQ(1)</span>
<span class="cp">#define IRQ_PG2			BFIN_PG_IRQ(2)</span>
<span class="cp">#define IRQ_PG3			BFIN_PG_IRQ(3)</span>
<span class="cp">#define IRQ_PG4			BFIN_PG_IRQ(4)</span>
<span class="cp">#define IRQ_PG5			BFIN_PG_IRQ(5)</span>
<span class="cp">#define IRQ_PG6			BFIN_PG_IRQ(6)</span>
<span class="cp">#define IRQ_PG7			BFIN_PG_IRQ(7)</span>
<span class="cp">#define IRQ_PG8			BFIN_PG_IRQ(8)</span>
<span class="cp">#define IRQ_PG9			BFIN_PG_IRQ(9)</span>
<span class="cp">#define IRQ_PG10		BFIN_PG_IRQ(10)</span>
<span class="cp">#define IRQ_PG11		BFIN_PG_IRQ(11)</span>
<span class="cp">#define IRQ_PG12		BFIN_PG_IRQ(12)</span>
<span class="cp">#define IRQ_PG13		BFIN_PG_IRQ(13)</span>
<span class="cp">#define IRQ_PG14		BFIN_PG_IRQ(14)</span>
<span class="cp">#define IRQ_PG15		BFIN_PG_IRQ(15)</span>

<span class="cp">#define GPIO_IRQ_BASE		IRQ_PA0</span>

<span class="cp">#define NR_MACH_IRQS		(IRQ_PG15 + 1)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * bfin pint registers layout</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bfin_pint_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask_set</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask_clear</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">request</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">assign</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">edge_set</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">edge_clear</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">invert_set</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">invert_clear</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pinstate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latch</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__pad0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
