<profile>

<section name = "Vivado HLS Report for 'Loop_1_proc'" level="0">
<item name = "Date">Sun Mar 15 19:01:27 2020
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">conv2d_b2b</item>
<item name = "Solution">hls_target</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.60, 4.78, 0.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 9, 9, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">7, 7, 5, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 221, 136</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 84</column>
<column name="Register">-, -, 229, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_120_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_252_fu_194_p2">+, 0, 32, 14, 9, 9</column>
<column name="p_268_fu_282_p2">+, 0, 35, 15, 10, 10</column>
<column name="p_300_fu_331_p2">+, 0, 0, 11, 11, 11</column>
<column name="p_308_fu_343_p2">+, 0, 41, 17, 12, 12</column>
<column name="tmp1_fu_222_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp2_fu_322_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp3_fu_302_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp4_fu_270_p2">+, 0, 32, 14, 9, 9</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="start_write">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_114_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="ap_block_pp0_stage0_flag00001001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_103">9, 2, 3, 6</column>
<column name="p_hw_input_stencil_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="p_mul_stencil_update_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_3_reg_378">6, 0, 6, 0</column>
<column name="exitcond_flatten_reg_354">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_103">3, 0, 3, 0</column>
<column name="p_252_reg_368">9, 0, 9, 0</column>
<column name="p_268_reg_393">10, 0, 10, 0</column>
<column name="p_300_reg_403">11, 0, 11, 0</column>
<column name="p_302_reg_363">8, 0, 8, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp1_reg_373">9, 0, 9, 0</column>
<column name="tmp3_reg_398">10, 0, 10, 0</column>
<column name="tmp4_reg_388">9, 0, 9, 0</column>
<column name="tmp_3_reg_378">6, 0, 6, 0</column>
<column name="tmp_4_reg_383">7, 0, 7, 0</column>
<column name="exitcond_flatten_reg_354">64, 32, 1, 0</column>
<column name="p_302_reg_363">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="p_hw_input_stencil_stream_V_value_V_dout">in, 72, ap_fifo, p_hw_input_stencil_stream_V_value_V, pointer</column>
<column name="p_hw_input_stencil_stream_V_value_V_empty_n">in, 1, ap_fifo, p_hw_input_stencil_stream_V_value_V, pointer</column>
<column name="p_hw_input_stencil_stream_V_value_V_read">out, 1, ap_fifo, p_hw_input_stencil_stream_V_value_V, pointer</column>
<column name="p_mul_stencil_update_stream_V_value_V_din">out, 32, ap_fifo, p_mul_stencil_update_stream_V_value_V, pointer</column>
<column name="p_mul_stencil_update_stream_V_value_V_full_n">in, 1, ap_fifo, p_mul_stencil_update_stream_V_value_V, pointer</column>
<column name="p_mul_stencil_update_stream_V_value_V_write">out, 1, ap_fifo, p_mul_stencil_update_stream_V_value_V, pointer</column>
</table>
</item>
</section>
</profile>
