Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'main_schema'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off
-c 100 -o main_schema_map.ncd main_schema.ngd main_schema.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Tue May 21 11:09:51 2024

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         1,036 out of   9,312   11%
  Number of 4 input LUTs:             2,966 out of   9,312   31%
Logic Distribution:
  Number of occupied Slices:          1,877 out of   4,656   40%
    Number of Slices containing only related logic:   1,877 out of   1,877 100%
    Number of Slices containing unrelated logic:          0 out of   1,877   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,204 out of   9,312   34%
    Number used as logic:             2,961
    Number used as a route-thru:        238
    Number used as Shift registers:       5

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 37 out of     232   15%
  Number of RAMB16s:                      3 out of      20   15%
  Number of BUFGMUXs:                     1 out of      24    4%

Average Fanout of Non-Clock Nets:                3.57

Peak Memory Usage:  587 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   2 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network N80 has no load.
INFO:LIT:395 - The above info message is repeated 15 more times for the
   following (max. 5 shown):
   N81,
   N82,
   N83,
   XLXI_2/Busy,
   XLXI_2/XLXI_3/DO_L<3>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal CLK are pushed forward
   through input buffer.

Section 4 - Removed Logic Summary
---------------------------------
  27 block(s) removed
  76 block(s) optimized away
  27 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "XLXI_2/Busy" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_L<3>" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_L<2>" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_L<1>" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_L<0>" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_R<3>" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_R<2>" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_R<1>" is sourceless and has been removed.
The signal "XLXI_2/XLXI_3/DO_R<0>" is sourceless and has been removed.
The signal "XLXI_16/I_CursorCnt/Result<4>1" is sourceless and has been removed.
The signal "XLXI_16/I_CursorCnt/Result<3>1" is sourceless and has been removed.
The signal "XLXI_16/I_CursorCnt/Result<2>1" is sourceless and has been removed.
The signal "XLXI_16/I_CursorCnt/Result<1>1" is sourceless and has been removed.
The signal "XLXI_16/I_CursorCnt/Result<0>1" is sourceless and has been removed.
The signal "XLXI_16/N38" is sourceless and has been removed.
 Sourceless block "XLXI_16/I_CursorCnt/LastLine52" (ROM) removed.
  The signal "XLXI_16/I_CursorCnt/N5" is sourceless and has been removed.
The signal "XLXI_16/N46" is sourceless and has been removed.
The signal "XLXI_16/I_CursorCnt/Result<4>11" is sourceless and has been removed.
 Sourceless block "XLXI_16/I_CursorCnt/Result<4>1_f5" (MUX) removed.
The signal "XLXI_16/I_CursorCnt/Result<4>12" is sourceless and has been removed.
The signal "XLXI_16/I_CursorCnt/LineCnt_not00011" is sourceless and has been
removed.
The signal "XLXI_16/I_CursorCnt/LineCnt_mux0001<2>123/O" is sourceless and has
been removed.
The signal "XLXI_16/I_CursorCnt/LastLine52_SW0/O" is sourceless and has been
removed.
The signal "XLXI_28/cntDigit_0_2" is sourceless and has been removed.
The signal "XLXI_28/cntDigit_01" is sourceless and has been removed.
The signal "XLXI_28/genIOBUF[0].instIOBUF/O" is sourceless and has been removed.
The signal "XLXI_28/genIOBUF[1].instIOBUF/O" is sourceless and has been removed.
The signal "XLXI_28/genIOBUF[2].instIOBUF/O" is sourceless and has been removed.
Unused block "XLXI_16/I_CursorCnt/LastLine52_SW0" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/LastLine52_SW1" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/LineCnt_mux0001<2>123" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/LineCnt_mux0001<2>150_SW0" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/LineCnt_not000111" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/Mcount_ScrollBase_xor<0>11_INV_0" (BUF)
removed.
Unused block "XLXI_16/I_CursorCnt/Mcount_ScrollBase_xor<1>11" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/Mcount_ScrollBase_xor<2>11" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/Result<3>11" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/Result<4>11" (ROM) removed.
Unused block "XLXI_16/I_CursorCnt/Result<4>12" (ROM) removed.
Unused block "XLXI_2/XLXI_3/Busy1_INV_0" (BUF) removed.
Unused block "XLXI_2/XLXI_3/DO_L_0" (SFF) removed.
Unused block "XLXI_2/XLXI_3/DO_L_1" (SFF) removed.
Unused block "XLXI_2/XLXI_3/DO_L_2" (SFF) removed.
Unused block "XLXI_2/XLXI_3/DO_L_3" (SFF) removed.
Unused block "XLXI_2/XLXI_3/DO_R_0" (SFF) removed.
Unused block "XLXI_2/XLXI_3/DO_R_1" (SFF) removed.
Unused block "XLXI_2/XLXI_3/DO_R_2" (SFF) removed.
Unused block "XLXI_2/XLXI_3/DO_R_3" (SFF) removed.
Unused block "XLXI_28/cntDigit_0_1" (FF) removed.
Unused block "XLXI_28/cntDigit_0_2" (FF) removed.
Unused block "XLXI_28/genIOBUF[0].instIOBUF/IBUF" (BUF) removed.
Unused block "XLXI_28/genIOBUF[1].instIOBUF/IBUF" (BUF) removed.
Unused block "XLXI_28/genIOBUF[2].instIOBUF/IBUF" (BUF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XLXI_1/XST_GND
VCC 		XLXI_1/XST_VCC
LUT2 		XLXI_16/I_CursorCnt/LastLine5111
   optimized to 0
LUT4_D 		XLXI_16/I_CursorCnt/LastLine524
   optimized to 0
LOCALBUF 		XLXI_16/I_CursorCnt/LastLine524/LUT4_D_BUF
LUT3_L 		XLXI_16/I_CursorCnt/LastLine580_SW0
   optimized to 0
LOCALBUF 		XLXI_16/I_CursorCnt/LastLine580_SW0/LUT3_L_BUF
LUT4 		XLXI_16/I_CursorCnt/LineCnt_mux0001<2>150
   optimized to 1
LUT4 		XLXI_16/I_CursorCnt/NextState_0_mux000031
   optimized to 0
LUT4 		XLXI_16/I_CursorCnt/NextState_0_mux000031_SW0
   optimized to 1
LUT2 		XLXI_16/I_CursorCnt/RAM_DI_Out<7>1
   optimized to 0
FDE 		XLXI_16/I_CursorCnt/ScrollBase_0
   optimized to 0
FDE 		XLXI_16/I_CursorCnt/ScrollBase_1
   optimized to 0
FDE 		XLXI_16/I_CursorCnt/ScrollBase_2
   optimized to 0
FDE 		XLXI_16/I_CursorCnt/ScrollBase_3
   optimized to 0
FDE 		XLXI_16/I_CursorCnt/ScrollBase_4
   optimized to 0
GND 		XLXI_16/XLXI_141
VCC 		XLXI_16/XLXI_93
GND 		XLXI_2/XST_GND
VCC 		XLXI_2/XST_VCC
LUT3 		XLXI_28/Mmux_Blank_mux0000_5
   optimized to 0
LUT3 		XLXI_28/Mmux_Blank_mux0000_6
   optimized to 0
LUT3 		XLXI_28/Mmux_Blank_mux0000_61
   optimized to 0
LUT3 		XLXI_28/Mmux_Blank_mux0000_62
   optimized to 0
LUT3 		XLXI_28/Mmux_Blank_mux0000_7
   optimized to 0
LUT3 		XLXI_28/Mmux_Blank_mux0000_71
   optimized to 0
LUT3 		XLXI_28/Mmux_Blank_mux0000_72
   optimized to 0
LUT3 		XLXI_28/Mmux_Blank_mux0000_8
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_5
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_51
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_52
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_53
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_6
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_61
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_610
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_611
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_62
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_63
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_64
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_65
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_66
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_67
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_68
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_69
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_7
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_71
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_710
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_711
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_72
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_73
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_74
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_75
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_76
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_77
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_78
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_79
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_82
   optimized to 0
LUT3 		XLXI_28/Mmux_Digit_83
   optimized to 0
GND 		XLXI_28/XST_GND
VCC 		XLXI_28/XST_VCC
FDE 		XLXI_3/AddrSys_2
   optimized to 0
FDE 		XLXI_3/AddrSys_3
   optimized to 0
FDE 		XLXI_3/CmdSys_0
   optimized to 0
FDE 		XLXI_3/CmdSys_2
   optimized to 0
FDE 		XLXI_3/CmdSys_3
   optimized to 0
GND 		XLXI_3/XST_GND
VCC 		XLXI_3/XST_VCC
GND 		XLXI_30/XST_GND
VCC 		XLXI_30/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AD_CONV                            | IOB              | OUTPUT    | LVCMOS33             |       | 6        | SLOW |              |          | 0 / 0    |
| AMP_CS                             | IOB              | OUTPUT    | LVCMOS33             |       | 6        | SLOW |              |          | 0 / 0    |
| CLK                                | IBUF             | INPUT     | LVTTL                |       |          |      |              |          | 0 / 0    |
| DAC_CLR                            | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
| DAC_DS                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
| FPGA_INIT_B                        | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LCD_D<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LCD_D<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LCD_D<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LCD_D<3>                           | IOB              | BIDIR     | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LCD_E                              | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LCD_RS                             | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LCD_RW                             | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| LED<0>                             | IOB              | OUTPUT    | LVTTL                |       | 4        | SLOW |              |          | 0 / 0    |
| LED<1>                             | IOB              | OUTPUT    | LVTTL                |       | 4        | SLOW |              |          | 0 / 0    |
| LED<2>                             | IOB              | OUTPUT    | LVTTL                |       | 4        | SLOW |              |          | 0 / 0    |
| PS2_CLK                            | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| PS2_DATA                           | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| ROT_A                              | IBUF             | INPUT     | LVTTL                |       |          |      |              | PULLUP   | 0 / 0    |
| ROT_B                              | IBUF             | INPUT     | LVTTL                |       |          |      |              | PULLUP   | 0 / 0    |
| ROT_CENTER                         | IBUF             | INPUT     | LVTTL                |       |          |      |              | PULLDOWN | 0 / 0    |
| Reset                              | IBUF             | INPUT     | LVTTL                |       |          |      |              | PULLDOWN | 0 / 0    |
| Rst_iter                           | IBUF             | INPUT     | LVTTL                |       |          |      |              | PULLDOWN | 0 / 0    |
| SDC_MISO                           | IBUF             | INPUT     | LVTTL                |       |          |      |              |          | 0 / 0    |
| SDC_MOSI                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          | 0 / 0    |
| SDC_SCK                            | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          | 0 / 0    |
| SDC_SS                             | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          | 0 / 0    |
| SF_CE                              | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          | 0 / 0    |
| SPI_MISO                           | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| SPI_MOSI                           | IOB              | OUTPUT    | LVCMOS33             |       | 6        | SLOW |              |          | 0 / 0    |
| SPI_SKC                            | IOB              | OUTPUT    | LVCMOS33             |       | 6        | SLOW |              |          | 0 / 0    |
| SPI_SS_B                           | IOB              | OUTPUT    | LVCMOS33             |       | 6        | SLOW |              |          | 0 / 0    |
| VGA_B                              | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          | 0 / 0    |
| VGA_G                              | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          | 0 / 0    |
| VGA_HS                             | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          | 0 / 0    |
| VGA_R                              | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          | 0 / 0    |
| VGA_VS                             | IOB              | OUTPUT    | LVTTL                |       | 8        | FAST |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
