[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TaggedParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 125
LIB: work
FILE: ${SURELOG_DIR}/tests/TaggedParam/dut.sv
n<> u<124> t<Top_level_rule> c<1> l<1:1> el<28:1>
  n<> u<1> t<Null_rule> p<124> s<123> l<1:1>
  n<> u<123> t<Source_text> p<124> c<30> l<1:1> el<27:10>
    n<> u<30> t<Description> p<123> c<29> s<59> l<1:1> el<8:11>
      n<> u<29> t<Package_declaration> p<30> c<2> l<1:1> el<8:11>
        n<> u<2> t<PACKAGE> p<29> s<3> l<1:1> el<1:8>
        n<fpnew_pkg> u<3> t<STRING_CONST> p<29> s<27> l<1:9> el<1:18>
        n<> u<27> t<Package_item> p<29> c<26> s<28> l<3:1> el<6:20>
          n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<3:1> el<6:20>
            n<> u<25> t<Data_declaration> p<26> c<24> l<3:1> el<6:20>
              n<> u<24> t<Type_declaration> p<25> c<22> l<3:1> el<6:20>
                n<> u<22> t<Data_type> p<24> c<5> s<23> l<3:9> el<6:4>
                  n<> u<5> t<Struct_union> p<22> c<4> s<6> l<3:9> el<3:15>
                    n<> u<4> t<Struct_keyword> p<5> l<3:9> el<3:15>
                  n<> u<6> t<Packed_keyword> p<22> s<14> l<3:16> el<3:22>
                  n<> u<14> t<Struct_union_member> p<22> c<10> s<21> l<4:5> el<4:24>
                    n<> u<10> t<Data_type_or_void> p<14> c<9> s<13> l<4:5> el<4:17>
                      n<> u<9> t<Data_type> p<10> c<7> l<4:5> el<4:17>
                        n<> u<7> t<IntegerAtomType_Int> p<9> s<8> l<4:5> el<4:8>
                        n<> u<8> t<Signing_Unsigned> p<9> l<4:9> el<4:17>
                    n<> u<13> t<Variable_decl_assignment_list> p<14> c<12> l<4:18> el<4:23>
                      n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<4:18> el<4:23>
                        n<Width> u<11> t<STRING_CONST> p<12> l<4:18> el<4:23>
                  n<> u<21> t<Struct_union_member> p<22> c<17> l<5:5> el<5:31>
                    n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<5:5> el<5:10>
                      n<> u<16> t<Data_type> p<17> c<15> l<5:5> el<5:10>
                        n<> u<15> t<IntVec_TypeLogic> p<16> l<5:5> el<5:10>
                    n<> u<20> t<Variable_decl_assignment_list> p<21> c<19> l<5:18> el<5:30>
                      n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<5:18> el<5:30>
                        n<EnableNanBox> u<18> t<STRING_CONST> p<19> l<5:18> el<5:30>
                n<fpu_features_t> u<23> t<STRING_CONST> p<24> l<6:5> el<6:19>
        n<> u<28> t<ENDPACKAGE> p<29> l<8:1> el<8:11>
    n<> u<59> t<Description> p<123> c<58> s<122> l<10:2> el<14:11>
      n<> u<58> t<Module_declaration> p<59> c<56> l<10:2> el<14:11>
        n<> u<56> t<Module_nonansi_header> p<58> c<31> s<57> l<10:2> el<13:11>
          n<module> u<31> t<Module_keyword> p<56> s<32> l<10:2> el<10:8>
          n<fpnew_top> u<32> t<STRING_CONST> p<56> s<33> l<10:9> el<10:18>
          n<> u<33> t<Package_import_declaration_list> p<56> s<54> l<10:19> el<10:19>
          n<> u<54> t<Parameter_port_list> p<56> c<53> s<55> l<10:19> el<13:7>
            n<> u<53> t<Parameter_port_declaration> p<54> c<52> l<12:3> el<12:84>
              n<> u<52> t<Parameter_declaration> p<53> c<39> l<12:3> el<12:84>
                n<> u<39> t<Data_type_or_implicit> p<52> c<38> s<51> l<12:13> el<12:38>
                  n<fpnew_pkg::fpu_features_t> u<38> t<Data_type> p<39> c<36> l<12:13> el<12:38>
                    n<> u<36> t<Class_scope> p<38> c<35> s<37> l<12:13> el<12:24>
                      n<> u<35> t<Class_type> p<36> c<34> l<12:13> el<12:22>
                        n<fpnew_pkg> u<34> t<STRING_CONST> p<35> l<12:13> el<12:22>
                    n<fpu_features_t> u<37> t<STRING_CONST> p<38> l<12:24> el<12:38>
                n<> u<51> t<Param_assignment_list> p<52> c<50> l<12:45> el<12:84>
                  n<> u<50> t<Param_assignment> p<51> c<40> l<12:45> el<12:84>
                    n<Features> u<40> t<STRING_CONST> p<50> s<49> l<12:45> el<12:53>
                    n<> u<49> t<Constant_param_expression> p<50> c<48> l<12:62> el<12:84>
                      n<> u<48> t<Constant_mintypmax_expression> p<49> c<47> l<12:62> el<12:84>
                        n<> u<47> t<Constant_expression> p<48> c<46> l<12:62> el<12:84>
                          n<> u<46> t<Constant_primary> p<47> c<42> l<12:62> el<12:84>
                            n<> u<42> t<Package_scope> p<46> c<41> s<43> l<12:62> el<12:73>
                              n<fpnew_pkg> u<41> t<STRING_CONST> p<42> l<12:62> el<12:71>
                            n<RV64D_Xsflt> u<43> t<STRING_CONST> p<46> s<45> l<12:73> el<12:84>
                            n<> u<45> t<Constant_select> p<46> c<44> l<13:6> el<13:6>
                              n<> u<44> t<Constant_bit_select> p<45> l<13:6> el<13:6>
          n<> u<55> t<Port_list> p<56> l<13:8> el<13:10>
        n<> u<57> t<ENDMODULE> p<58> l<14:2> el<14:11>
    n<> u<122> t<Description> p<123> c<121> l<16:1> el<27:10>
      n<> u<121> t<Module_declaration> p<122> c<64> l<16:1> el<27:10>
        n<> u<64> t<Module_nonansi_header> p<121> c<60> s<99> l<16:1> el<16:20>
          n<module> u<60> t<Module_keyword> p<64> s<61> l<16:1> el<16:7>
          n<fpu_wrap> u<61> t<STRING_CONST> p<64> s<62> l<16:8> el<16:16>
          n<> u<62> t<Package_import_declaration_list> p<64> s<63> l<16:17> el<16:17>
          n<> u<63> t<Port_list> p<64> l<16:17> el<16:19>
        n<> u<99> t<Module_item> p<121> c<98> s<119> l<18:1> el<21:7>
          n<> u<98> t<Non_port_module_item> p<99> c<97> l<18:1> el<21:7>
            n<> u<97> t<Module_or_generate_item> p<98> c<96> l<18:1> el<21:7>
              n<> u<96> t<Module_common_item> p<97> c<95> l<18:1> el<21:7>
                n<> u<95> t<Module_or_generate_item_declaration> p<96> c<94> l<18:1> el<21:7>
                  n<> u<94> t<Package_or_generate_item_declaration> p<95> c<93> l<18:1> el<21:7>
                    n<> u<93> t<Local_parameter_declaration> p<94> c<70> l<18:1> el<21:6>
                      n<> u<70> t<Data_type_or_implicit> p<93> c<69> s<92> l<18:12> el<18:37>
                        n<fpnew_pkg::fpu_features_t> u<69> t<Data_type> p<70> c<67> l<18:12> el<18:37>
                          n<> u<67> t<Class_scope> p<69> c<66> s<68> l<18:12> el<18:23>
                            n<> u<66> t<Class_type> p<67> c<65> l<18:12> el<18:21>
                              n<fpnew_pkg> u<65> t<STRING_CONST> p<66> l<18:12> el<18:21>
                          n<fpu_features_t> u<68> t<STRING_CONST> p<69> l<18:23> el<18:37>
                      n<> u<92> t<Param_assignment_list> p<93> c<91> l<18:38> el<21:6>
                        n<> u<91> t<Param_assignment> p<92> c<71> l<18:38> el<21:6>
                          n<FPU_FEATURES> u<71> t<STRING_CONST> p<91> s<90> l<18:38> el<18:50>
                          n<> u<90> t<Constant_param_expression> p<91> c<89> l<18:53> el<21:6>
                            n<> u<89> t<Constant_mintypmax_expression> p<90> c<88> l<18:53> el<21:6>
                              n<> u<88> t<Constant_expression> p<89> c<87> l<18:53> el<21:6>
                                n<> u<87> t<Constant_primary> p<88> c<86> l<18:53> el<21:6>
                                  n<> u<86> t<Constant_assignment_pattern_expression> p<87> c<85> l<18:53> el<21:6>
                                    n<> u<85> t<Assignment_pattern_expression> p<86> c<84> l<18:53> el<21:6>
                                      n<> u<84> t<Assignment_pattern> p<85> c<73> l<18:53> el<21:6>
                                        n<> u<73> t<Structure_pattern_key> p<84> c<72> s<77> l<19:7> el<19:12>
                                          n<Width> u<72> t<STRING_CONST> p<73> l<19:7> el<19:12>
                                        n<> u<77> t<Expression> p<84> c<76> s<79> l<19:22> el<19:24>
                                          n<> u<76> t<Primary> p<77> c<75> l<19:22> el<19:24>
                                            n<> u<75> t<Primary_literal> p<76> c<74> l<19:22> el<19:24>
                                              n<64> u<74> t<INT_CONST> p<75> l<19:22> el<19:24>
                                        n<> u<79> t<Structure_pattern_key> p<84> c<78> s<83> l<20:7> el<20:19>
                                          n<EnableNanBox> u<78> t<STRING_CONST> p<79> l<20:7> el<20:19>
                                        n<> u<83> t<Expression> p<84> c<82> l<20:22> el<20:26>
                                          n<> u<82> t<Primary> p<83> c<81> l<20:22> el<20:26>
                                            n<> u<81> t<Primary_literal> p<82> c<80> l<20:22> el<20:26>
                                              n<> u<80> t<Number_1Tickb1> p<81> l<20:22> el<20:26>
        n<> u<119> t<Module_item> p<121> c<118> s<120> l<23:8> el<25:24>
          n<> u<118> t<Non_port_module_item> p<119> c<117> l<23:8> el<25:24>
            n<> u<117> t<Module_or_generate_item> p<118> c<116> l<23:8> el<25:24>
              n<> u<116> t<Module_instantiation> p<117> c<100> l<23:8> el<25:24>
                n<fpnew_top> u<100> t<STRING_CONST> p<116> s<110> l<23:8> el<23:17>
                n<> u<110> t<Parameter_value_assignment> p<116> c<109> s<115> l<23:18> el<25:7>
                  n<> u<109> t<Parameter_assignment_list> p<110> c<108> l<24:7> el<24:52>
                    n<> u<108> t<Named_parameter_assignment> p<109> c<101> l<24:7> el<24:52>
                      n<Features> u<101> t<STRING_CONST> p<108> s<107> l<24:8> el<24:16>
                      n<> u<107> t<Param_expression> p<108> c<106> l<24:25> el<24:37>
                        n<> u<106> t<Mintypmax_expression> p<107> c<105> l<24:25> el<24:37>
                          n<> u<105> t<Expression> p<106> c<104> l<24:25> el<24:37>
                            n<> u<104> t<Primary> p<105> c<103> l<24:25> el<24:37>
                              n<> u<103> t<Primary_literal> p<104> c<102> l<24:25> el<24:37>
                                n<FPU_FEATURES> u<102> t<STRING_CONST> p<103> l<24:25> el<24:37>
                n<> u<115> t<Hierarchical_instance> p<116> c<112> l<25:8> el<25:23>
                  n<> u<112> t<Name_of_instance> p<115> c<111> s<114> l<25:8> el<25:20>
                    n<i_fpnew_bulk> u<111> t<STRING_CONST> p<112> l<25:8> el<25:20>
                  n<> u<114> t<Port_connection_list> p<115> c<113> l<25:22> el<25:22>
                    n<> u<113> t<Ordered_port_connection> p<114> l<25:22> el<25:22>
        n<> u<120> t<ENDMODULE> p<121> l<27:1> el<27:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaggedParam/dut.sv:1:1: No timescale set for "fpnew_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/TaggedParam/dut.sv:10:2: No timescale set for "fpnew_top".
[WRN:PA0205] ${SURELOG_DIR}/tests/TaggedParam/dut.sv:16:1: No timescale set for "fpu_wrap".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TaggedParam/dut.sv:10:2: Compile module "work@fpnew_top".
[INF:CP0303] ${SURELOG_DIR}/tests/TaggedParam/dut.sv:16:1: Compile module "work@fpu_wrap".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
Identifier                                             4
IntTypespec                                            1
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
Package                                                1
ParamAssign                                            2
Parameter                                              2
RefModule                                              1
RefObj                                                 1
RefTypespec                                            7
SourceFile                                             1
StringTypespec                                         2
StructTypespec                                         1
TaggedPattern                                          2
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[ERR:UH0734] ${SURELOG_DIR}/tests/TaggedParam/dut.sv:12:62: Failed to bind object: "id: 22, name: fpnew_pkg::RV64D_Xsflt".
[ERR:EL0535] ${SURELOG_DIR}/tests/TaggedParam/dut.sv:12:62: Illegal implicit net "id:22, name: fpnew_pkg::RV64D_Xsflt".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaggedParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TaggedParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: fpnew_pkg (fpnew_pkg), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (fpnew_pkg)
    |vpiName:fpnew_pkg
  |vpiTypedef:
  \_TypedefTypespec: (fpnew_pkg::fpu_features_t), line:6:5, endln:6:19
    |vpiParent:
    \_Package: fpnew_pkg (fpnew_pkg), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:1:1, endln:8:11
    |vpiName:
    \_Identifier: (fpnew_pkg::fpu_features_t)
      |vpiName:fpnew_pkg::fpu_features_t
    |vpiTypedefAlias:
    \_RefTypespec: (fpnew_pkg::fpu_features_t), line:3:9, endln:6:4
      |vpiParent:
      \_TypedefTypespec: (fpnew_pkg::fpu_features_t), line:6:5, endln:6:19
      |vpiFullName:fpnew_pkg::fpu_features_t
      |vpiActual:
      \_StructTypespec: , line:3:9, endln:6:4
  |vpiTypedef:
  \_StructTypespec: , line:3:9, endln:6:4
    |vpiParent:
    \_Package: fpnew_pkg (fpnew_pkg), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (Width), line:4:18, endln:4:23
      |vpiParent:
      \_StructTypespec: , line:3:9, endln:6:4
      |vpiName:Width
      |vpiTypespec:
      \_RefTypespec: (fpnew_pkg::Width), line:4:5, endln:4:17
        |vpiParent:
        \_TypespecMember: (Width), line:4:18, endln:4:23
        |vpiFullName:fpnew_pkg::Width
        |vpiActual:
        \_IntTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (EnableNanBox), line:5:18, endln:5:30
      |vpiParent:
      \_StructTypespec: , line:3:9, endln:6:4
      |vpiName:EnableNanBox
      |vpiTypespec:
      \_RefTypespec: (fpnew_pkg::EnableNanBox), line:5:5, endln:5:10
        |vpiParent:
        \_TypespecMember: (EnableNanBox), line:5:18, endln:5:30
        |vpiFullName:fpnew_pkg::EnableNanBox
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Package: fpnew_pkg (fpnew_pkg), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:1:1, endln:8:11
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: fpnew_pkg (fpnew_pkg), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:1:1, endln:8:11
  |vpiImportTypespec:
  \_TypedefTypespec: (fpnew_pkg::fpu_features_t), line:6:5, endln:6:19
  |vpiImportTypespec:
  \_StructTypespec: , line:3:9, endln:6:4
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:fpnew_pkg
|vpiAllModules:
\_Module: work@fpnew_top (work@fpnew_top), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:10:2, endln:14:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@fpnew_top)
    |vpiName:work@fpnew_top
  |vpiParameter:
  \_Parameter: (work@fpnew_top.Features), line:12:45, endln:12:84
    |vpiParent:
    \_Module: work@fpnew_top (work@fpnew_top), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:10:2, endln:14:11
    |vpiTypespec:
    \_RefTypespec: (work@fpnew_top.Features.fpnew_pkg::fpu_features_t), line:12:13, endln:12:38
      |vpiParent:
      \_Parameter: (work@fpnew_top.Features), line:12:45, endln:12:84
      |vpiName:fpnew_pkg::fpu_features_t
      |vpiFullName:work@fpnew_top.Features.fpnew_pkg::fpu_features_t
      |vpiActual:
      \_TypedefTypespec: (fpnew_pkg::fpu_features_t), line:6:5, endln:6:19
    |vpiName:Features
    |vpiFullName:work@fpnew_top.Features
  |vpiParamAssign:
  \_ParamAssign: , line:12:45, endln:12:84
    |vpiParent:
    \_Module: work@fpnew_top (work@fpnew_top), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:10:2, endln:14:11
    |vpiRhs:
    \_RefObj: (work@fpnew_top.fpnew_pkg::RV64D_Xsflt), line:12:62, endln:12:84
      |vpiParent:
      \_ParamAssign: , line:12:45, endln:12:84
      |vpiName:fpnew_pkg::RV64D_Xsflt
      |vpiFullName:work@fpnew_top.fpnew_pkg::RV64D_Xsflt
    |vpiLhs:
    \_Parameter: (work@fpnew_top.Features), line:12:45, endln:12:84
  |vpiDefName:work@fpnew_top
|vpiAllModules:
\_Module: work@fpu_wrap (work@fpu_wrap), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:16:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@fpu_wrap)
    |vpiName:work@fpu_wrap
  |vpiParameter:
  \_Parameter: (work@fpu_wrap.FPU_FEATURES), line:18:38, endln:21:6
    |vpiParent:
    \_Module: work@fpu_wrap (work@fpu_wrap), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:16:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@fpu_wrap.FPU_FEATURES.fpnew_pkg::fpu_features_t), line:18:12, endln:18:37
      |vpiParent:
      \_Parameter: (work@fpu_wrap.FPU_FEATURES), line:18:38, endln:21:6
      |vpiName:fpnew_pkg::fpu_features_t
      |vpiFullName:work@fpu_wrap.FPU_FEATURES.fpnew_pkg::fpu_features_t
      |vpiActual:
      \_TypedefTypespec: (fpnew_pkg::fpu_features_t), line:6:5, endln:6:19
    |vpiLocalParam:1
    |vpiName:FPU_FEATURES
    |vpiFullName:work@fpu_wrap.FPU_FEATURES
  |vpiParamAssign:
  \_ParamAssign: , line:18:38, endln:21:6
    |vpiParent:
    \_Module: work@fpu_wrap (work@fpu_wrap), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:16:1, endln:27:10
    |vpiRhs:
    \_Operation: , line:18:53, endln:21:6
      |vpiParent:
      \_ParamAssign: , line:18:38, endln:21:6
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:19:7, endln:19:24
        |vpiParent:
        \_Operation: , line:18:53, endln:21:6
        |vpiPattern:
        \_Constant: , line:19:22, endln:19:24
          |vpiParent:
          \_TaggedPattern: , line:19:7, endln:19:24
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@fpu_wrap.Width), line:19:7, endln:19:12
          |vpiParent:
          \_TaggedPattern: , line:19:7, endln:19:24
          |vpiName:Width
          |vpiFullName:work@fpu_wrap.Width
          |vpiActual:
          \_StringTypespec: 
      |vpiOperand:
      \_TaggedPattern: , line:20:7, endln:20:26
        |vpiParent:
        \_Operation: , line:18:53, endln:21:6
        |vpiPattern:
        \_Constant: , line:20:22, endln:20:26
          |vpiParent:
          \_TaggedPattern: , line:20:7, endln:20:26
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (work@fpu_wrap.EnableNanBox), line:20:7, endln:20:19
          |vpiParent:
          \_TaggedPattern: , line:20:7, endln:20:26
          |vpiName:EnableNanBox
          |vpiFullName:work@fpu_wrap.EnableNanBox
          |vpiActual:
          \_StringTypespec: 
    |vpiLhs:
    \_Parameter: (work@fpu_wrap.FPU_FEATURES), line:18:38, endln:21:6
  |vpiTypedef:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@fpu_wrap (work@fpu_wrap), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:16:1, endln:27:10
  |vpiTypedef:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@fpu_wrap (work@fpu_wrap), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:16:1, endln:27:10
  |vpiTypedef:
  \_ModuleTypespec: (fpnew_top)
    |vpiParent:
    \_Module: work@fpu_wrap (work@fpu_wrap), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:16:1, endln:27:10
    |vpiName:fpnew_top
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_ModuleTypespec: (fpnew_top)
  |vpiDefName:work@fpu_wrap
  |vpiRefModule:
  \_RefModule: work@fpnew_top (i_fpnew_bulk), line:23:8, endln:23:17
    |vpiParent:
    \_Module: work@fpu_wrap (work@fpu_wrap), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:16:1, endln:27:10
    |vpiName:i_fpnew_bulk
    |vpiDefName:work@fpnew_top
    |vpiActual:
    \_Module: work@fpnew_top (work@fpnew_top), file:${SURELOG_DIR}/tests/TaggedParam/dut.sv, line:10:2, endln:14:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 3
[   NOTE] : 0
