% This file was created with JabRef 2.5.
% Encoding: ISO8859_1




% BOOKS -----------------------------------------------------------------------------------------------
@book{Rabaey08,
  author = {Rabaey, Jan M. and Chandrakasan, Anantha and Nikolic, Borivoje},
  title = {Digital Integrated Circuits},
  year = {2008},
  isbn = {0132219107, 9780132219105},
  edition = {3rd},
  publisher = {Prentice Hall Press},
  address = {Upper Saddle River, NJ, USA},
};



@book{BhaskerChadha09,
  author = "J. Bhasker and Rakesh Chadha",
  title = "Static Timing Analysis for Nanometer Designs: A Pratical Approach",
  publisher = "Springer",
  edition = "1",
  year = 2009
};



@book{Rabaey09,
  title = {Low Power Design Essentials},
  publisher = {Springer},
  year = {2009},
  author = {Jan Rabaey},
  pages = {300}
};

@book{Sapatnekar04,
  title={Timing},
  author={Sapatnekar, Sachin},
  year={2004},
  publisher={Kluwer Academic Pub}
}


% THESIS---------------------------------------
@PHDTHESIS{Guntzel00,
  author = "Jose Luis Almada Guntzel",
  title = "Functional Timing Analysis of VLSI Circuits Containing Complex Gates",
  school = "Universidade Federal do Rio Grande do Sul",
  year = "2000",
  address = "RS-Brazil"
}


% PROCEEDINGS ------------------------
@article{Brien03,
  title={Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation},
  author={O Brien, Peter R and Savarino, Thomas L},
  year={2003},
}

@inproceedings{Wang2000,
  title={Dragon2000: standard-cell placement tool for large industry circuits},
  author={Wang, Maogang and Yang, Xiaojian and Sarrafzadeh, Majid},
  booktitle={Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design},
  pages={260--263},
  year={2000},
  organization={IEEE Press}
}

@inproceedings{Ryzhenko2012,
 author = {Ryzhenko, Nikolai and Burns, Steven},
 title = {Standard cell routing via boolean satisfiability},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
 isbn = {978-1-4503-1199-1},
 location = {San Francisco, California},
 pages = {603--612},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2228360.2228470},
 doi = {10.1145/2228360.2228470},
 acmid = {2228470},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Boolean satisfiability, layout automation, standard cells},
} 


@incollection{Friedman1997,
  title={Ramp input response of RC tree networks},
  author={Friedman, Eby G and Mulligan Jr, JH},
  booktitle={Analog Design Issues in Digital VLSI Circuits and Systems},
  pages={53--58},
  year={1997},
  publisher={Springer}
}

@article{Qian1994,
  title={Modeling the ``effective capacitance'' for the RC interconnect of CMOS gates},
  author={Qian, Jessica and Pullela, Satyamurthy and Pillage, Lawrence},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={13},
  number={12},
  pages={1526--1535},
  year={1994},
  publisher={IEEE}
}

@inproceedings{Zhou2007,
  title={A more effective Ceff for slew estimation},
  author={Zhou, Ying and Li, Zhuo and Kanj, RN and Papa, DA and Nassif, S and Shi, Weiping},
  booktitle={Integrated Circuit Design and Technology, 2007. ICICDT'07. IEEE International Conference on},
  pages={1--4},
  year={2007},
  organization={IEEE}
}

@inproceedings{Sheehan2002,
  title={Osculating Thevenin model for predicting delay and slew of capacitively characterized cells},
  author={Sheehan, Bernard N},
  booktitle={Proceedings of the 39th annual Design Automation Conference},
  pages={866--869},
  year={2002},
  organization={ACM}
}

@inproceedings{Odabasioglu1997,
  title={PRIMA: passive reduced-order interconnect macromodeling algorithm},
  author={Odabasioglu, Altan and Celik, Mustafa and Pileggi, Lawrence T},
  booktitle={Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design},
  pages={58--65},
  year={1997},
  organization={IEEE Computer Society}
}

@article{Silveira1999,
  title={A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits},
  author={Silveira, L Miguel and Kamon, Mattan and Elfadel, Ibrahim and White, Jacob},
  journal={Computer Methods in Applied Mechanics and Engineering},
  volume={169},
  number={3},
  pages={377--389},
  year={1999},
  publisher={Elsevier}
}

@inproceedings{Tang00,
  title={Lumped versus distributed RC and RLC interconnect impedances},
  author={Tang, K and Friedman, Eby G},
  booktitle={Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on},
  volume={1},
  pages={136--139},
  year={2000},
  organization={IEEE}
}

@article{Kallmann1945,
  title={Transient response},
  author={Kallmann, HE and Spencer, RE and Singer, CP},
  journal={Proceedings of the IRE},
  volume={33},
  number={3},
  pages={169--195},
  year={1945},
  publisher={IEEE}
}

@article{Elmore48,
author = {W. C. Elmore},
collaboration = {},
title = {The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers},
publisher = {AIP},
year = {1948},
journal = {Journal of Applied Physics},
volume = {19},
number = {1},
pages = {55-63},
url = {http://link.aip.org/link/?JAP/19/55/1},
doi = {10.1063/1.1697872}
}

@inproceedings{Kashyap00,
  title={An effective capacitance based delay metric for RC interconnect},
  author={Kashyap, Chandramouli V and Alpert, Charles J and Devgan, Anirudh},
  booktitle={Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design},
  pages={229--235},
  year={2000},
  organization={IEEE Press}
}



@inproceedings{Livramento13,
  author        = "Vinicius dos S. Livramento and Chrystian Guth and José Luís Güntzel and Marcelo O. Johann",
  title         = "Fast and Efficient Lagrangian Relaxation-Based Discrete Gate Sizing",
  booktitle     = "Proceedings of Design, Automation and Test in Europe",
  year          = "2013"
};

@inproceedings{Wang08,
  title={Meeting green computing challenges},
  author={Wang, David},
  booktitle={Electronics Packaging Technology Conference, 2008. EPTC 2008. 10th},
  pages={121--126},
  year={2008},
  organization={IEEE}
};


@inproceedings{Contest2013,
  author        = "M. M. Ozdal and C. Amin and A. Ayupov and S. Burns and G. Wilke and C. Zhuo",
  title         = "An Improved Benchmark Suite for the ISPD-2013 Discrete Cell Sizing Contest",
  booktitle     = "Proceedings of ACM International Symposium on Physical Design",
  year          = "2013",
  pages         = "168-170"
};

@inproceedings{Fishburn85,
  author        = "J. P. Fishburn and A. E. Dunlop",
  title         = "TILOS: A Posynomial Programming Approach to Transistor Sizing",
  booktitle     = "Proceedings of International Conference on Computer-Aided Design",
  year          = "1985",
  pages         = "326-328"
};

@article{Neuvo04,
author = {Neuvo, Yrj\"{o}},
isbn = {0780382676},
journal = {Solid-State Circuits Conference, 2004. Digest of \ldots},
title = {{Cellular phones as embedded systems}},
url = {http://ieeexplore.ieee.org/xpls/abs\_all.jsp?arnumber=1332581},
year = {2004}
}

@article{Gupta97,
author = {Gupta, Rohini and Tutuianu, Bogdan and Pileggi, Lawrence T and Member, Senior},
number = {1},
pages = {95--104},
title = {{The Elmore Delay as a Bound for RC Trees with Generalized Input Signals}},
volume = {16},
year = {1997}
}


@inproceedings{PURI02,
   author = {Puri, Ruchir and Kung, David S. and Drumm, Anthony D.},
   title = {Fast and accurate wire delay estimation for physical synthesis of large ASICs},
   booktitle = {Proceedings of the 12th ACM Great Lakes symposium on VLSI},
   series = {GLSVLSI '02},
   year = {2002},
   isbn = {1-58113-462-2},
   location = {New York, New York, USA},
   pages = {30--36},
   numpages = {7},
   url = {http://doi.acm.org/10.1145/505306.505314},
   doi = {10.1145/505306.505314},
   acmid = {505314},
   publisher = {ACM},
   address = {New York, NY, USA},
   keywords = {estimation, integrated circuit design, placement driven synthesis, wire delay},
};

@article{Cong96,
   author = {Cong, Jason and He, Lei and Koh, Cheng-Kok and Madden, Patrick H.},
   title = {Performance optimization of VLSI interconnect layout},
   journal = {Integr. VLSI J.},
   issue_date = {Nov. 1996},
   volume = {21},
   number = {1-2},
   month = nov,
   year = {1996},
   issn = {0167-9260},
   pages = {1--94},
   numpages = {94},
   url = {http://dx.doi.org/10.1016/S0167-9260(96)00008-9},
   doi = {10.1016/S0167-9260(96)00008-9},
   acmid = {245742},
   publisher = {Elsevier Science Publishers B. V.},
   address = {Amsterdam, The Netherlands, The Netherlands},
};




@INPROCEEDINGS{Li93,
  author = "Li, Wing Ning",
  title = "Strongly np-hard discrete gate sizing problems",
  booktitle = "IEEE International Conference on Computer Design",
  year = "1993",
  pages = "468-471",
};

@inproceedings{Chinnery05,
 author       = "Chinnery, D. G. and Keutzer, K.",
 title        = "Linear programming for sizing, Vth and Vdd assignment",
 booktitle    = "Proceedings of International Symposium on Low Power Electronics and Design",
 year         = "2005",
 pages       = "149-154"
};


@inproceedings{Mustafa11,
  author        = "Muhammet Mustafa Ozdal and Steven Burns and Jiang Hu",
  title         = "Gate Sizing and Device Technology Selection Algorithms for High-Performance Industrial Designs",
  booktitle     = "Proceedings of International Conference on Computer-Aided Design",
  year          = "2011",
  pages         = "724-731"
};


@inproceedings{Mohammad12,
  author        = "Mohammad Rahman and Hiran Tennakoon and Carl Sechen",
  title         = "Post-Synthesis Leakage Power Minimization",
  booktitle     = "Proceeding of the Design, Automation and Test in Europe",
  year          = "2012",
  pages         = "99-104"
};

@inproceedings{Hu12,
  author        = "Jin Hu and Andrew B. Kahng and SeokHyeong Kan and Myung-Chul Kim and Igor L. Markov",
  title         = "Sensitivity-Guided Metaheuristics for Accurate Discrete Gate Sizing",
  booktitle     = "Proceedings of International Conference on Computer-Aided Design",
  year          = "2012",
  pages         = "107-111"
};



%---- PLACEMENT

@article{Shahookar91,
 author = {Shahookar, K. and Mazumder, P.},
 title = {VLSI cell placement techniques},
 journal = {ACM Comput. Surv.},
 issue_date = {June 1991},
 volume = {23},
 number = {2},
 month = jun,
 year = {1991},
 issn = {0360-0300},
 pages = {143--220},
 numpages = {78},
 url = {http://doi.acm.org/10.1145/103724.103725},
 doi = {10.1145/103724.103725},
 acmid = {103725},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {VLSI, floor planning, force-directed placement, gate array, genetic algorithm, integrated circuits, layout, min-cut, physical design, placement, simulated annealing, standard cell},
} 



%--------------------------

@ELECTRONIC{PrimeTime12,
  author        = "Synopsys",
  title         = "Synopsys PrimeTime User's Manual",
  url           = "http://www.synopsys.com",
  urlaccessdate = "01/12/2012",
  year          = "2012"
}

@ELECTRONIC{Ptug13,
  author        = "Synopsys",
  title         = "Synopsys PrimeTime SI Version H-2013.06 User Guide",
  url           = "http://www.synopsys.com",
  urlaccessdate = "31/10/2013",
  year          = "2013"
}

@ELECTRONIC{Sematech03,
  author        = "SEMATECH",
  title         = "International technology roadmap for semiconductors (ITRS)",
  url           = "http://public.itrs.net",
  urlaccessdate = "05/07/2013",
  year          = "2003"
}

@electronic{Intel08,
	author = "Intel",
	title = "Intel(R) Core(TM) i7-920 Processor Specifications",
	url = "http://ark.intel.com/products/37147/Intel-Core-i7-920-Processor-8M-Cache-2\_66-GHz-4\_80-GTs-Intel-QPI",
	urlaccessdate = "26/10/2013",
	year = "2008"
}


%----- STANDARDS
@ARTICLE{IEEE99,
journal={IEEE Std 1481-1999},
title={IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System},
year={1999},
pages={i-390},
keywords={chip delay, electronic design automation (EDA), integrated circuit design, power calculation},
doi={10.1109/IEEESTD.1999.91518},}
