
namespace eval ed_synth_tg0_0 {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries altera_common_sv_packages 1
    dict set libraries altera_hbm_tg_avl_2240    1
    dict set libraries ed_synth_tg0_0            1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    dict set design_files "altera_common_sv_packages::avalon_vip_verbosity_pkg" "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/verbosity_pkg.sv"]\"  -work altera_common_sv_packages"
    dict set design_files "altera_common_sv_packages::avalon_vip_avalon_mm_pkg" "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/avalon_mm_pkg.sv"]\"  -work altera_common_sv_packages"
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_defs.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_addr_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_avl_mm_if.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_amm_1x_bridge.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_block_rw_stage.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_burst_boundary_addr_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_byteenable_stage.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_driver_fsm.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_driver.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_lfsr.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_driver_simple.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_lfsr_wrapper.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_rand_addr_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_mmr_test_stage.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_rand_burstcount_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_rand_num_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_read_compare.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_rand_seq_addr_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_reset_sync.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_seq_addr_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_scfifo_wrapper.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_template_addr_gen.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_template_stage.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_single_rw_stage.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_hbm_tg_avl_2240/sim/altera_hbm_tg_avl_top.sv"]\" -l altera_common_sv_packages -work altera_hbm_tg_avl_2240"                    
    lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/ed_synth_tg0_0.v"]\"  -work ed_synth_tg0_0"                                                                                         
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
  proc normalize_path {FILEPATH} {
      if {[catch { package require fileutil } err]} { 
          return $FILEPATH 
      } 
      set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
      if {[file pathtype $FILEPATH] eq "relative"} { 
          set path [fileutil::relative [pwd] $path] 
      } 
      return $path 
  } 
}
