ila_hdmi_buffer.v,verilog,xil_defaultlib,../../../../ddr3_hdmi.srcs/sources_1/ip/ila_hdmi_buffer/sim/ila_hdmi_buffer.v,incdir="../../../../ddr3_hdmi.srcs/sources_1/ip/ila_hdmi_buffer/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
