

================================================================
== Vivado HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Tue Dec 18 12:03:37 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        houghTransfrom.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.98|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   36|   36|   36|   36|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|   2979|   4077|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     86|   3790|   1419|
|Memory           |        8|      -|    213|    852|
|Multiplexer      |        -|      -|      -|    169|
|Register         |        -|      -|   2513|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        8|     86|   9495|   6517|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        6|    107|     26|     37|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |houghTransform_muGfk_U39    |houghTransform_muGfk  |        0|      9|  345|  218|
    |houghTransform_muHfu_U40    |houghTransform_muHfu  |        0|      9|  334|   84|
    |houghTransform_muIfE_U41    |houghTransform_muIfE  |        0|      5|  205|   88|
    |houghTransform_muJfO_U42    |houghTransform_muJfO  |        0|      4|  188|   70|
    |houghTransform_muKfY_U43    |houghTransform_muKfY  |        0|     16|  441|  256|
    |houghTransform_muncg_x_U32  |houghTransform_muncg  |        0|     16|  441|  256|
    |houghTransform_muocq_x_U34  |houghTransform_muocq  |        0|      0|  278|   65|
    |houghTransform_muocq_x_U35  |houghTransform_muocq  |        0|      0|  278|   65|
    |houghTransform_mupcA_x_U33  |houghTransform_mupcA  |        0|      0|  278|   65|
    |houghTransform_muqcK_x_U36  |houghTransform_muqcK  |        0|      9|  334|   84|
    |houghTransform_muqcK_x_U37  |houghTransform_muqcK  |        0|      9|  334|   84|
    |houghTransform_muqcK_x_U38  |houghTransform_muqcK  |        0|      9|  334|   84|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|     86| 3790| 1419|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+-----+------+-----+------+-------------+
    |hls_ref_4oPi_table_s_U   |generic_sincos_hlcud  |        8|   0|    0|    10|  256|     1|         2560|
    |hls_hotbm_fourth_o_19_U  |sin_or_cos_doubleBew  |        0|  59|  236|   256|   59|     1|        15104|
    |hls_hotbm_fourth_o_20_U  |sin_or_cos_doubleCeG  |        0|  52|  208|   256|   52|     1|        13312|
    |hls_hotbm_fourth_o_21_U  |sin_or_cos_doubleDeQ  |        0|  44|  176|   256|   44|     1|        11264|
    |hls_hotbm_fourth_o_27_U  |sin_or_cos_doubleEe0  |        0|  33|  132|   256|   33|     1|         8448|
    |hls_hotbm_fourth_o_U     |sin_or_cos_doubleFfa  |        0|  25|  100|   256|   25|     1|         6400|
    +-------------------------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total                    |                      |        8| 213|  852|  1290|  469|     6|        57088|
    +-------------------------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |expv_op_fu_322_p2                |     +    |      0|   38|   16|          11|          11|
    |p_Val2_21_fu_885_p2              |     +    |      0|    0|   64|          64|          64|
    |p_Val2_22_fu_894_p2              |     +    |      0|    0|   64|          64|          64|
    |p_Val2_23_fu_929_p2              |     +    |      0|    0|   64|          64|          64|
    |r_V_fu_937_p2                    |     +    |      0|    0|   64|          64|          64|
    |shift_2_1_i_fu_1171_p2           |     +    |      0|  101|   37|           5|          32|
    |shift_2_2_i_fu_1189_p2           |     +    |      0|  101|   37|          32|          32|
    |shift_2_3_i_fu_1229_p2           |     +    |      0|  101|   37|          32|          32|
    |tmp_44_i_fu_1267_p2              |     +    |      0|   41|   17|          10|          12|
    |tmp_i_fu_431_p2                  |     +    |      0|   38|   16|          11|          11|
    |Ex_V_fu_526_p2                   |     -    |      0|   38|   16|          11|          11|
    |newexp_fu_1277_p2                |     -    |      0|  101|   37|          32|          32|
    |p_Val2_i_fu_426_p2               |     -    |      0|  377|  129|           1|         124|
    |tmp_57_i_fu_544_p2               |     -    |      0|   41|   17|           1|          12|
    |not_or_cond_demorgan_fu_1394_p2  |    and   |      0|    0|    2|           1|           1|
    |or_cond_58_fu_669_p2             |    and   |      0|    0|    2|           1|           1|
    |p_Result_s_fu_684_p2             |    and   |      0|    0|    2|           1|           1|
    |sel_tmp3_i_fu_1238_p2            |    and   |      0|    0|    2|           1|           1|
    |sel_tmp6_i_fu_1205_p2            |    and   |      0|    0|    2|           1|           1|
    |tmp_fu_1199_p2                   |    and   |      0|    0|    2|           1|           1|
    |tmp_i1_i_fu_1090_p3              |   cttz   |      0|   40|   36|          32|           0|
    |tmp_i2_i_57_fu_1108_p3           |   cttz   |      0|   40|   36|          32|           0|
    |tmp_i3_i_fu_1158_p3              |   cttz   |      0|   40|   36|          32|           0|
    |tmp_i4_i_fu_477_p3               |   cttz   |      0|   40|   36|          64|           0|
    |tmp_i_i2_fu_1034_p3              |   cttz   |      0|   40|   36|          32|           0|
    |closepath_fu_316_p2              |   icmp   |      0|    0|    6|          11|          10|
    |tmp_3_fu_494_p2                  |   icmp   |      0|    0|    6|          11|           2|
    |tmp_43_i_fu_1166_p2              |   icmp   |      0|    0|   16|          32|           5|
    |tmp_46_i_fu_1124_p2              |   icmp   |      0|    0|   32|          63|           1|
    |tmp_66_1_i_fu_1184_p2            |   icmp   |      0|    0|   16|          32|           5|
    |tmp_66_2_i_fu_1194_p2            |   icmp   |      0|    0|   16|          32|           5|
    |tmp_8_fu_489_p2                  |   icmp   |      0|    0|    6|          11|           1|
    |tmp_9_fu_391_p2                  |   icmp   |      0|    0|   29|          52|           1|
    |tmp_59_i_fu_697_p2               |   lshr   |      0|  161|  180|          63|          63|
    |or_cond_fu_1243_p2               |    or    |      0|    0|    2|           1|           1|
    |or_cond_i_fu_1299_p2             |    or    |      0|    0|    2|           1|           1|
    |tmp4_demorgan_fu_673_p2          |    or    |      0|    0|    2|           1|           1|
    |Mx_V_read_assign_fu_920_p3       |  select  |      0|    0|   63|           1|          63|
    |addr_V_fu_328_p3                 |  select  |      0|    0|   11|           1|           7|
    |newSel1_fu_1254_p3               |  select  |      0|    0|   32|           1|          32|
    |newSel2_fu_1259_p3               |  select  |      0|    0|   32|           1|          32|
    |newSel9_fu_1248_p3               |  select  |      0|    0|   32|           1|          32|
    |out_exp_V_fu_1372_p3             |  select  |      0|    0|   11|           1|           1|
    |p_Ex_V_ret_fu_1211_p3            |  select  |      0|    0|   11|           1|          11|
    |p_Result_1_fu_1380_p3            |  select  |      0|    0|   10|           1|          10|
    |p_Result_2_cast_fu_1404_p3       |  select  |      0|    0|    2|           1|           2|
    |p_Val2_11_fu_436_p3              |  select  |      0|    0|  124|           1|         124|
    |p_Val2_14_fu_707_p3              |  select  |      0|    0|   63|           1|          63|
    |p_Val2_36_fu_416_p3              |  select  |      0|    0|    3|           1|           1|
    |p_Val2_37_fu_1364_p3             |  select  |      0|    0|   52|           1|           1|
    |ret_V_10_fu_1412_p3              |  select  |      0|    0|   52|           1|          52|
    |ret_V_9_fu_1387_p3               |  select  |      0|    0|   11|           1|          11|
    |sh_assign_fu_550_p3              |  select  |      0|    0|   12|           1|          12|
    |storemerge_i_fu_499_p3           |  select  |      0|    0|   11|           1|          11|
    |tmp_20_fu_1325_p3                |  select  |      0|    0|   52|           1|          52|
    |tmp_23_fu_1350_p3                |  select  |      0|    0|   52|           1|          52|
    |tmp_5_fu_1357_p3                 |  select  |      0|    0|   52|           1|          52|
    |tmp_s_fu_661_p3                  |  select  |      0|    0|    2|           1|           1|
    |p_Val2_13_fu_508_p2              |    shl   |      0|  283|  411|         124|         124|
    |r_V_3_fu_356_p2                  |    shl   |      0|  553|  950|         256|         256|
    |tmp_42_i_fu_1119_p2              |    shl   |      0|  161|  180|          63|          63|
    |tmp_60_i_fu_702_p2               |    shl   |      0|  161|  180|          63|          63|
    |tmp_65_1_i_fu_1179_p2            |    shl   |      0|  161|  180|          63|          63|
    |tmp_65_2_i_fu_1224_p2            |    shl   |      0|  161|  180|          63|          63|
    |tmp_65_3_i_fu_1294_p2            |    shl   |      0|  161|  180|          63|          63|
    |not_or_cond_fu_1398_p2           |    xor   |      0|    0|    2|           1|           2|
    |sel_tmp2_i_fu_1233_p2            |    xor   |      0|    0|    2|           1|           2|
    |tmp4_fu_678_p2                   |    xor   |      0|    0|    2|           1|           2|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                            |          |      0| 2979| 4077|        1629|        1990|
    +---------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |Ex_V_reg_1557                   |   11|   0|   11|          0|
    |Mx_V_read_assign_reg_1762       |   63|   0|   63|          0|
    |Mx_V_reg_1550                   |   63|   0|   63|          0|
    |Mx_zeros_V_reg_1533             |    6|   0|    6|          0|
    |OP1_V_reg_1610                  |   49|   0|   98|         49|
    |ap_CS_fsm                       |   37|   0|   37|          0|
    |closepath_reg_1448              |    1|   0|    1|          0|
    |expv_op_reg_1455                |   11|   0|   11|          0|
    |hls_hotbm_fourth_o_29_reg_1640  |   52|   0|   52|          0|
    |hls_hotbm_fourth_o_31_reg_1645  |   44|   0|   44|          0|
    |hls_hotbm_fourth_o_33_reg_1717  |   33|   0|   33|          0|
    |hls_hotbm_fourth_o_35_reg_1722  |   25|   0|   25|          0|
    |isNeg_reg_1562                  |    1|   0|    1|          0|
    |loc_V_1_reg_1442                |   52|   0|   52|          0|
    |loc_V_reg_1435                  |   11|   0|   11|          0|
    |newexp_reg_1893                 |   32|   0|   32|          0|
    |or_cond_58_reg_1579             |    1|   0|    1|          0|
    |or_cond_reg_1888                |    1|   0|    1|          0|
    |p_Result_16_1_i_reg_1793        |   16|   0|   16|          0|
    |p_Result_16_2_i_reg_1798        |   16|   0|   16|          0|
    |p_Result_1_i_reg_1788           |   16|   0|   16|          0|
    |p_Result_i1_56_reg_1803         |   15|   0|   15|          0|
    |p_Result_i1_reg_1595            |    7|   0|    7|          0|
    |p_Result_s_reg_1590             |    1|   0|    1|          0|
    |p_Val2_11_reg_1528              |  124|   0|  124|          0|
    |p_Val2_15_reg_1600              |   56|   0|   56|          0|
    |p_Val2_19_reg_1702              |   59|   0|   59|          0|
    |p_Val2_22_reg_1747              |   64|   0|   64|          0|
    |p_Val2_36_reg_1507              |    3|   0|    3|          0|
    |p_Val2_37_reg_1903              |   52|   0|   52|          0|
    |p_Val2_9_reg_1496               |  124|   0|  124|          0|
    |p_Val2_i_reg_1518               |  124|   0|  124|          0|
    |r_V_reg_1767                    |   64|   0|   64|          0|
    |result_V_reg_1782               |   63|   0|   63|          0|
    |results_sign_V_reg_1430         |    1|   0|    1|          0|
    |ret_V_9_reg_1908                |   11|   0|   11|          0|
    |ret_V_reg_1475                  |  170|   0|  170|          0|
    |sel_tmp6_i_reg_1875             |    1|   0|    1|          0|
    |sh_assign_reg_1567              |   12|   0|   12|          0|
    |shift_2_1_i_reg_1853            |   32|   0|   32|          0|
    |shift_2_2_i_reg_1869            |   32|   0|   32|          0|
    |sin_basis_reg_1572              |    1|   0|    1|          0|
    |table_256_V_reg_1470            |  256|   0|  256|          0|
    |tmp4_demorgan_reg_1584          |    1|   0|    1|          0|
    |tmp_11_reg_1465                 |    7|   0|    7|          0|
    |tmp_12_reg_1513                 |    1|   0|    1|          0|
    |tmp_16_reg_1898                 |    1|   0|    1|          0|
    |tmp_1_reg_1752                  |   37|   0|   37|          0|
    |tmp_22_i_reg_1707               |   56|   0|   56|          0|
    |tmp_24_i_reg_1712               |   48|   0|   48|          0|
    |tmp_2_reg_1757                  |   29|   0|   29|          0|
    |tmp_3_reg_1545                  |    1|   0|    1|          0|
    |tmp_42_i_reg_1829               |   63|   0|   63|          0|
    |tmp_43_i_reg_1846               |    1|   0|    1|          0|
    |tmp_46_i_reg_1835               |    1|   0|    1|          0|
    |tmp_51_i_reg_1502               |    3|   0|    3|          0|
    |tmp_65_1_i_reg_1858             |   63|   0|   63|          0|
    |tmp_65_2_i_reg_1882             |   63|   0|   63|          0|
    |tmp_66_1_i_reg_1864             |    1|   0|    1|          0|
    |tmp_81_i_reg_1634               |   49|   0|   49|          0|
    |tmp_83_i_reg_1692               |   42|   0|   42|          0|
    |tmp_85_i_reg_1697               |   35|   0|   35|          0|
    |tmp_86_i_reg_1617               |    8|   0|   32|         24|
    |tmp_8_reg_1539                  |    1|   0|    1|          0|
    |tmp_9_reg_1490                  |    1|   0|    1|          0|
    |tmp_i1_i_reg_1815               |   32|   0|   32|          0|
    |tmp_i2_i_57_reg_1822            |   32|   0|   32|          0|
    |tmp_i3_i_reg_1840               |   32|   0|   32|          0|
    |tmp_i4_reg_1605                 |   49|   0|   49|          0|
    |tmp_i_i2_reg_1808               |   32|   0|   32|          0|
    |tmp_i_reg_1523                  |   11|   0|   11|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 2513|   0| 2586|         73|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | sin_or_cos<double> | return value |
|t_in       |  in |   64|   ap_none  |        t_in        |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

