Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan  5 20:32:21 2024
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_RXD_Ctrl_Led_control_sets_placed.rpt
| Design       : UART_RXD_Ctrl_Led
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           18 |
| No           | No                    | Yes                    |              66 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------+------------------+------------------+----------------+--------------+
|            Clock Signal            |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+--------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                     | u1/bps_clk_reg_n_0 | u1/rst           |                2 |              8 |         4.00 |
|  u2/command_data__1_n_0            |                    |                  |                3 |              8 |         2.67 |
|  u2/command_data__4_n_0            |                    |                  |                2 |              8 |         4.00 |
|  u2/command_data__0_n_0            |                    |                  |                2 |              8 |         4.00 |
|  u2/command_data__2_n_0            |                    |                  |                2 |              8 |         4.00 |
|  u2/command_data_n_0               |                    |                  |                2 |              8 |         4.00 |
|  u2/command_data__5_n_0            |                    |                  |                2 |              8 |         4.00 |
|  u2/command_data_reg[2][7]_i_1_n_0 |                    |                  |                3 |              8 |         2.67 |
|  u2/command_data__3_n_0            |                    |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     | u1/E[0]            | u1/rst           |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                     | u2/ctrl[7]_i_1_n_0 | u1/rst           |                8 |             40 |         5.00 |
|  clk_IBUF_BUFG                     |                    | u1/rst           |               18 |             66 |         3.67 |
+------------------------------------+--------------------+------------------+------------------+----------------+--------------+


