{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 08:18:25 2011 " "Info: Processing started: Fri Oct 14 08:18:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off muj_pokus -c muj_pokus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off muj_pokus -c muj_pokus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDR\[16\] 9.765 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDR\[16\]\" is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'SW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "muj_pokus.bdf" "" { Schematic "F:/SPS/muj_pokus/muj_pokus.bdf" { { -16 104 272 0 "SW\[0\]" "" } { 0 104 272 16 "SW\[1\]" "" } { 16 104 272 32 "SW\[2\]" "" } { 32 104 272 48 "SW\[3\]" "" } { 48 104 272 64 "SW\[4\]" "" } { 64 104 272 80 "SW\[5\]" "" } { 80 104 272 96 "SW\[6\]" "" } { 96 104 272 112 "SW\[7\]" "" } { 112 104 272 128 "SW\[8\]" "" } { 128 104 272 144 "SW\[9\]" "" } { 144 104 272 160 "SW\[10\]" "" } { 160 104 272 176 "SW\[11\]" "" } { 176 104 272 192 "SW\[12\]" "" } { 192 104 272 208 "SW\[13\]" "" } { 208 104 272 224 "SW\[14\]" "" } { 224 104 272 240 "SW\[15\]" "" } { 240 104 272 256 "SW\[16\]" "" } { 256 104 272 272 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(2.798 ns) 9.765 ns LEDR\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.913 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "muj_pokus.bdf" "" { Schematic "F:/SPS/muj_pokus/muj_pokus.bdf" { { -16 288 464 0 "LEDR\[0\]" "" } { 0 288 464 16 "LEDR\[1\]" "" } { 16 288 464 32 "LEDR\[2\]" "" } { 32 288 464 48 "LEDR\[3\]" "" } { 48 288 464 64 "LEDR\[4\]" "" } { 64 288 464 80 "LEDR\[5\]" "" } { 80 288 464 96 "LEDR\[6\]" "" } { 96 288 464 112 "LEDR\[7\]" "" } { 112 288 464 128 "LEDR\[8\]" "" } { 128 288 464 144 "LEDR\[9\]" "" } { 144 288 464 160 "LEDR\[10\]" "" } { 160 288 464 176 "LEDR\[11\]" "" } { 176 288 464 192 "LEDR\[12\]" "" } { 192 288 464 208 "LEDR\[13\]" "" } { 208 288 464 224 "LEDR\[14\]" "" } { 224 288 464 240 "LEDR\[15\]" "" } { 240 288 464 256 "LEDR\[16\]" "" } { 256 288 464 272 "LEDR\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.38 % ) " "Info: Total cell delay = 3.650 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 62.62 % ) " "Info: Total interconnect delay = 6.115 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { SW[16] {} SW[16]~combout {} LEDR[16] {} } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 08:18:28 2011 " "Info: Processing ended: Fri Oct 14 08:18:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
