	component waves is
		port (
			clk_clk         : in  std_logic := 'X'; -- clk
			reset_reset_n   : in  std_logic := 'X'; -- reset_n
			sdram_clock_clk : out std_logic         -- clk
		);
	end component waves;

