INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FaradAndish/Sequence_Detector/Sequence_Detector_with_shift_register/Sequence_Detector_with_shift_register.srcs/sources_1/new/Seq_Det_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Seq_Det_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FaradAndish/Sequence_Detector/Sequence_Detector_with_shift_register/Sequence_Detector_with_shift_register.srcs/sim_1/new/Seq_Det_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Seq_Det_tb'
