Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 13 18:51:05 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7a75tlftg256-2L
| Speed File   : -2L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 46
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 46         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_ctrl_start relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_r_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_done relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_idle relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_ready relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on h_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on h_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on h_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on h_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on h_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on h_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on h_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on h_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on h_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on h_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on h_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on h_ce1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on h_d0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on h_d0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on h_d0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on h_d0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on h_d0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on h_d0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on h_d0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on h_d0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on h_d1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on h_d1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on h_d1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on h_d1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on h_d1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on h_d1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on h_d1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on h_d1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on h_we0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on h_we1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on in_r_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on in_r_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on in_r_ce0 relative to clock(s) ap_clk
Related violations: <none>


