// Seed: 3610078834
macromodule module_0 (
    input supply0 id_0
    , id_15,
    input supply0 id_1#(
        .id_16(-1),
        .id_17(-1),
        .id_18(-1)
    ),
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    output tri id_6,
    inout tri id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12,
    input wand id_13
);
  assign id_17 = id_7;
endmodule
module module_1 (
    inout uwire id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    output tri1 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri id_11,
    output wor id_12,
    input tri id_13,
    output tri id_14,
    output tri1 id_15
);
  assign id_15 = 1 != id_0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_5,
      id_1,
      id_3,
      id_14,
      id_0,
      id_0,
      id_11,
      id_3,
      id_8,
      id_6,
      id_10
  );
  id_17 :
  assert property (@(posedge 1) 1)
  else;
endmodule
