{
  "module_name": "reg.h",
  "hash_id": "76b72c9b10685c3ac65eb50726ee91c5ab0e6538d965fd7ce7002a21656d8614",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wl1251/reg.h",
  "human_readable_source": " \n \n\n#ifndef __REG_H__\n#define __REG_H__\n\n#include <linux/bitops.h>\n\n#define REGISTERS_BASE 0x00300000\n#define DRPW_BASE      0x00310000\n\n#define REGISTERS_DOWN_SIZE 0x00008800\n#define REGISTERS_WORK_SIZE 0x0000b000\n\n#define HW_ACCESS_ELP_CTRL_REG_ADDR         0x1FFFC\n\n \n#define ELPCTRL_WAKE_UP             0x1\n#define ELPCTRL_WAKE_UP_WLAN_READY  0x5\n#define ELPCTRL_SLEEP               0x0\n \n#define ELPCTRL_WLAN_READY          0x2\n\n \n#define SOR_CFG                        (REGISTERS_BASE + 0x0800)\n#define ECPU_CTRL                      (REGISTERS_BASE + 0x0804)\n#define HI_CFG                         (REGISTERS_BASE + 0x0808)\n\n \n#define EE_START                       (REGISTERS_BASE + 0x080C)\n#define EE_CTL                         (REGISTERS_BASE + 0x2000)\n#define EE_DATA                        (REGISTERS_BASE + 0x2004)\n#define EE_ADDR                        (REGISTERS_BASE + 0x2008)\n\n#define EE_CTL_READ                   2\n\n#define CHIP_ID_B                      (REGISTERS_BASE + 0x5674)\n\n#define CHIP_ID_1251_PG10\t           (0x7010101)\n#define CHIP_ID_1251_PG11\t           (0x7020101)\n#define CHIP_ID_1251_PG12\t           (0x7030101)\n\n#define ENABLE                         (REGISTERS_BASE + 0x5450)\n\n \n#define ELP_CFG_MODE                   (REGISTERS_BASE + 0x5804)\n#define ELP_CMD                        (REGISTERS_BASE + 0x5808)\n#define PLL_CAL_TIME                   (REGISTERS_BASE + 0x5810)\n#define CLK_REQ_TIME                   (REGISTERS_BASE + 0x5814)\n#define CLK_BUF_TIME                   (REGISTERS_BASE + 0x5818)\n\n#define CFG_PLL_SYNC_CNT               (REGISTERS_BASE + 0x5820)\n\n \n#define SCR_PAD0                       (REGISTERS_BASE + 0x5608)\n#define SCR_PAD1                       (REGISTERS_BASE + 0x560C)\n#define SCR_PAD2                       (REGISTERS_BASE + 0x5610)\n#define SCR_PAD3                       (REGISTERS_BASE + 0x5614)\n#define SCR_PAD4                       (REGISTERS_BASE + 0x5618)\n#define SCR_PAD4_SET                   (REGISTERS_BASE + 0x561C)\n#define SCR_PAD4_CLR                   (REGISTERS_BASE + 0x5620)\n#define SCR_PAD5                       (REGISTERS_BASE + 0x5624)\n#define SCR_PAD5_SET                   (REGISTERS_BASE + 0x5628)\n#define SCR_PAD5_CLR                   (REGISTERS_BASE + 0x562C)\n#define SCR_PAD6                       (REGISTERS_BASE + 0x5630)\n#define SCR_PAD7                       (REGISTERS_BASE + 0x5634)\n#define SCR_PAD8                       (REGISTERS_BASE + 0x5638)\n#define SCR_PAD9                       (REGISTERS_BASE + 0x563C)\n\n \n#define SPARE_A1                       (REGISTERS_BASE + 0x0994)\n#define SPARE_A2                       (REGISTERS_BASE + 0x0998)\n#define SPARE_A3                       (REGISTERS_BASE + 0x099C)\n#define SPARE_A4                       (REGISTERS_BASE + 0x09A0)\n#define SPARE_A5                       (REGISTERS_BASE + 0x09A4)\n#define SPARE_A6                       (REGISTERS_BASE + 0x09A8)\n#define SPARE_A7                       (REGISTERS_BASE + 0x09AC)\n#define SPARE_A8                       (REGISTERS_BASE + 0x09B0)\n#define SPARE_B1                       (REGISTERS_BASE + 0x5420)\n#define SPARE_B2                       (REGISTERS_BASE + 0x5424)\n#define SPARE_B3                       (REGISTERS_BASE + 0x5428)\n#define SPARE_B4                       (REGISTERS_BASE + 0x542C)\n#define SPARE_B5                       (REGISTERS_BASE + 0x5430)\n#define SPARE_B6                       (REGISTERS_BASE + 0x5434)\n#define SPARE_B7                       (REGISTERS_BASE + 0x5438)\n#define SPARE_B8                       (REGISTERS_BASE + 0x543C)\n\nenum wl12xx_acx_int_reg {\n\tACX_REG_INTERRUPT_TRIG,\n\tACX_REG_INTERRUPT_TRIG_H,\n\n \n\tACX_REG_INTERRUPT_MASK,\n\n \n\tACX_REG_HINT_MASK_SET,\n\n \n\tACX_REG_HINT_MASK_CLR,\n\n \n\tACX_REG_INTERRUPT_NO_CLEAR,\n\n \n\tACX_REG_INTERRUPT_CLEAR,\n\n \n\tACX_REG_INTERRUPT_ACK,\n\n \n\tACX_REG_SLV_SOFT_RESET,\n\n \n\tACX_REG_EE_START,\n\n \n\n \n\tACX_REG_ECPU_CONTROL,\n\n\tACX_REG_TABLE_LEN\n};\n\n#define ACX_SLV_SOFT_RESET_BIT   BIT(0)\n#define ACX_REG_EEPROM_START_BIT BIT(0)\n\n \n\n \n#define REG_COMMAND_MAILBOX_PTR\t\t\t\t(SCR_PAD0)\n\n \n#define REG_EVENT_MAILBOX_PTR\t\t\t\t(SCR_PAD1)\n\n\n \n\n#define REG_ENABLE_TX_RX\t\t\t\t(ENABLE)\n \n#define REG_RX_CONFIG\t\t\t\t(RX_CFG)\n#define REG_RX_FILTER\t\t\t\t(RX_FILTER_CFG)\n\n\n#define RX_CFG_ENABLE_PHY_HEADER_PLCP\t 0x0002\n\n \n#define RX_CFG_PROMISCUOUS\t\t 0x0008\n\n \n#define RX_CFG_BSSID\t\t\t 0x0020\n\n \n#define RX_CFG_MAC\t\t\t 0x0010\n\n#define RX_CFG_ENABLE_ONLY_MY_DEST_MAC\t 0x0010\n#define RX_CFG_ENABLE_ANY_DEST_MAC\t 0x0000\n#define RX_CFG_ENABLE_ONLY_MY_BSSID\t 0x0020\n#define RX_CFG_ENABLE_ANY_BSSID\t\t 0x0000\n\n \n#define RX_CFG_DISABLE_BCAST\t\t 0x0200\n\n#define RX_CFG_ENABLE_ONLY_MY_SSID\t 0x0400\n#define RX_CFG_ENABLE_RX_CMPLT_FCS_ERROR 0x0800\n#define RX_CFG_COPY_RX_STATUS\t\t 0x2000\n#define RX_CFG_TSF\t\t\t 0x10000\n\n#define RX_CONFIG_OPTION_ANY_DST_MY_BSS\t (RX_CFG_ENABLE_ANY_DEST_MAC | \\\n\t\t\t\t\t  RX_CFG_ENABLE_ONLY_MY_BSSID)\n\n#define RX_CONFIG_OPTION_MY_DST_ANY_BSS\t (RX_CFG_ENABLE_ONLY_MY_DEST_MAC\\\n\t\t\t\t\t  | RX_CFG_ENABLE_ANY_BSSID)\n\n#define RX_CONFIG_OPTION_ANY_DST_ANY_BSS (RX_CFG_ENABLE_ANY_DEST_MAC | \\\n\t\t\t\t\t  RX_CFG_ENABLE_ANY_BSSID)\n\n#define RX_CONFIG_OPTION_MY_DST_MY_BSS\t (RX_CFG_ENABLE_ONLY_MY_DEST_MAC\\\n\t\t\t\t\t  | RX_CFG_ENABLE_ONLY_MY_BSSID)\n\n#define RX_CONFIG_OPTION_FOR_SCAN  (RX_CFG_ENABLE_PHY_HEADER_PLCP \\\n\t\t\t\t    | RX_CFG_ENABLE_RX_CMPLT_FCS_ERROR \\\n\t\t\t\t    | RX_CFG_COPY_RX_STATUS | RX_CFG_TSF)\n\n#define RX_CONFIG_OPTION_FOR_MEASUREMENT (RX_CFG_ENABLE_ANY_DEST_MAC)\n\n#define RX_CONFIG_OPTION_FOR_JOIN\t (RX_CFG_ENABLE_ONLY_MY_BSSID | \\\n\t\t\t\t\t  RX_CFG_ENABLE_ONLY_MY_DEST_MAC)\n\n#define RX_CONFIG_OPTION_FOR_IBSS_JOIN   (RX_CFG_ENABLE_ONLY_MY_SSID | \\\n\t\t\t\t\t  RX_CFG_ENABLE_ONLY_MY_DEST_MAC)\n\n#define RX_FILTER_OPTION_DEF\t      (CFG_RX_MGMT_EN | CFG_RX_DATA_EN\\\n\t\t\t\t       | CFG_RX_CTL_EN | CFG_RX_BCN_EN\\\n\t\t\t\t       | CFG_RX_AUTH_EN | CFG_RX_ASSOC_EN)\n\n#define RX_FILTER_OPTION_FILTER_ALL\t 0\n\n#define RX_FILTER_OPTION_DEF_PRSP_BCN  (CFG_RX_PRSP_EN | CFG_RX_MGMT_EN\\\n\t\t\t\t\t| CFG_RX_RCTS_ACK | CFG_RX_BCN_EN)\n\n#define RX_FILTER_OPTION_JOIN\t     (CFG_RX_MGMT_EN | CFG_RX_DATA_EN\\\n\t\t\t\t      | CFG_RX_BCN_EN | CFG_RX_AUTH_EN\\\n\t\t\t\t      | CFG_RX_ASSOC_EN | CFG_RX_RCTS_ACK\\\n\t\t\t\t      | CFG_RX_PRSP_EN)\n\n\n \n#define EE_CTL                              (REGISTERS_BASE + 0x2000)\n#define ACX_EE_CTL_REG                      EE_CTL\n#define EE_WRITE                            0x00000001ul\n#define EE_READ                             0x00000002ul\n\n \n#define EE_ADDR                             (REGISTERS_BASE + 0x2008)\n#define ACX_EE_ADDR_REG                     EE_ADDR\n\n \n#define EE_DATA                             (REGISTERS_BASE + 0x2004)\n#define ACX_EE_DATA_REG                     EE_DATA\n\n#define EEPROM_ACCESS_TO                    10000    \n#define START_EEPROM_MGR                    0x00000001\n\n \n#define ACX_EE_CFG                          EE_CFG\n\n \n#define ACX_GPIO_OUT_REG            GPIO_OUT\n#define ACX_MAX_GPIO_LINES          15\n\n \n#define ACX_CONT_WIND_CFG_REG    CONT_WIND_CFG\n#define ACX_CONT_WIND_MIN_MASK   0x0000007f\n#define ACX_CONT_WIND_MAX        0x03ff0000\n\n \n#define HI_CFG_UART_ENABLE          0x00000004\n#define HI_CFG_RST232_ENABLE        0x00000008\n#define HI_CFG_CLOCK_REQ_SELECT     0x00000010\n#define HI_CFG_HOST_INT_ENABLE      0x00000020\n#define HI_CFG_VLYNQ_OUTPUT_ENABLE  0x00000040\n#define HI_CFG_HOST_INT_ACTIVE_LOW  0x00000080\n#define HI_CFG_UART_TX_OUT_GPIO_15  0x00000100\n#define HI_CFG_UART_TX_OUT_GPIO_14  0x00000200\n#define HI_CFG_UART_TX_OUT_GPIO_7   0x00000400\n\n \n#ifdef USE_ACTIVE_HIGH\n#define HI_CFG_DEF_VAL              \\\n\t(HI_CFG_UART_ENABLE |        \\\n\tHI_CFG_RST232_ENABLE |      \\\n\tHI_CFG_CLOCK_REQ_SELECT |   \\\n\tHI_CFG_HOST_INT_ENABLE)\n#else\n#define HI_CFG_DEF_VAL              \\\n\t(HI_CFG_UART_ENABLE |        \\\n\tHI_CFG_RST232_ENABLE |      \\\n\tHI_CFG_CLOCK_REQ_SELECT |   \\\n\tHI_CFG_HOST_INT_ENABLE)\n\n#endif\n\n#define REF_FREQ_19_2                       0\n#define REF_FREQ_26_0                       1\n#define REF_FREQ_38_4                       2\n#define REF_FREQ_40_0                       3\n#define REF_FREQ_33_6                       4\n#define REF_FREQ_NUM                        5\n\n#define LUT_PARAM_INTEGER_DIVIDER           0\n#define LUT_PARAM_FRACTIONAL_DIVIDER        1\n#define LUT_PARAM_ATTN_BB                   2\n#define LUT_PARAM_ALPHA_BB                  3\n#define LUT_PARAM_STOP_TIME_BB              4\n#define LUT_PARAM_BB_PLL_LOOP_FILTER        5\n#define LUT_PARAM_NUM                       6\n\n#define ACX_EEPROMLESS_IND_REG              (SCR_PAD4)\n#define USE_EEPROM                          0\n#define SOFT_RESET_MAX_TIME                 1000000\n#define SOFT_RESET_STALL_TIME               1000\n#define NVS_DATA_BUNDARY_ALIGNMENT          4\n\n\n \n#define CHUNK_SIZE          512\n\n \n#define FW_HDR_SIZE 8\n\n#define ECPU_CONTROL_HALT\t\t\t\t\t0x00000101\n\n\n \n\n\nenum {\n\tRADIO_BAND_2_4GHZ = 0,   \n\tRADIO_BAND_5GHZ = 1,     \n\tRADIO_BAND_JAPAN_4_9_GHZ = 2,\n\tDEFAULT_BAND = RADIO_BAND_2_4GHZ,\n\tINVALID_BAND = 0xFE,\n\tMAX_RADIO_BANDS = 0xFF\n};\n\nenum {\n\tNO_RATE      = 0,\n\tRATE_1MBPS   = 0x0A,\n\tRATE_2MBPS   = 0x14,\n\tRATE_5_5MBPS = 0x37,\n\tRATE_6MBPS   = 0x0B,\n\tRATE_9MBPS   = 0x0F,\n\tRATE_11MBPS  = 0x6E,\n\tRATE_12MBPS  = 0x0A,\n\tRATE_18MBPS  = 0x0E,\n\tRATE_22MBPS  = 0xDC,\n\tRATE_24MBPS  = 0x09,\n\tRATE_36MBPS  = 0x0D,\n\tRATE_48MBPS  = 0x08,\n\tRATE_54MBPS  = 0x0C\n};\n\nenum {\n\tRATE_INDEX_1MBPS   =  0,\n\tRATE_INDEX_2MBPS   =  1,\n\tRATE_INDEX_5_5MBPS =  2,\n\tRATE_INDEX_6MBPS   =  3,\n\tRATE_INDEX_9MBPS   =  4,\n\tRATE_INDEX_11MBPS  =  5,\n\tRATE_INDEX_12MBPS  =  6,\n\tRATE_INDEX_18MBPS  =  7,\n\tRATE_INDEX_22MBPS  =  8,\n\tRATE_INDEX_24MBPS  =  9,\n\tRATE_INDEX_36MBPS  =  10,\n\tRATE_INDEX_48MBPS  =  11,\n\tRATE_INDEX_54MBPS  =  12,\n\tRATE_INDEX_MAX     =  RATE_INDEX_54MBPS,\n\tMAX_RATE_INDEX,\n\tINVALID_RATE_INDEX = MAX_RATE_INDEX,\n\tRATE_INDEX_ENUM_MAX_SIZE = 0x7FFFFFFF\n};\n\nenum {\n\tRATE_MASK_1MBPS = 0x1,\n\tRATE_MASK_2MBPS = 0x2,\n\tRATE_MASK_5_5MBPS = 0x4,\n\tRATE_MASK_11MBPS = 0x20,\n};\n\n#define SHORT_PREAMBLE_BIT   BIT(0)  \n#define OFDM_RATE_BIT        BIT(6)\n#define PBCC_RATE_BIT        BIT(7)\n\nenum {\n\tCCK_LONG = 0,\n\tCCK_SHORT = SHORT_PREAMBLE_BIT,\n\tPBCC_LONG = PBCC_RATE_BIT,\n\tPBCC_SHORT = PBCC_RATE_BIT | SHORT_PREAMBLE_BIT,\n\tOFDM = OFDM_RATE_BIT\n};\n\n \n\n\n \n\n \n\n \n#define INTR_TRIG_CMD       BIT(0)\n\n \n#define INTR_TRIG_EVENT_ACK BIT(1)\n\n \n#define INTR_TRIG_TX_PROC0 BIT(2)\n\n \n#define INTR_TRIG_RX_PROC0 BIT(3)\n\n#define INTR_TRIG_DEBUG_ACK BIT(4)\n\n#define INTR_TRIG_STATE_CHANGED BIT(5)\n\n\n \n\n \n#define INTR_TRIG_RX_PROC1 BIT(17)\n\n \n#define INTR_TRIG_TX_PROC1 BIT(18)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}