Warning (10268): Verilog HDL information at alu_4bit.sv(27): always construct contains both blocking and non-blocking assignments File: C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv Line: 27
