
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003653                       # Number of seconds simulated
sim_ticks                                  3652597500                       # Number of ticks simulated
final_tick                                 3652597500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291125                       # Simulator instruction rate (inst/s)
host_op_rate                                   291124                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              212671828                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637020                       # Number of bytes of host memory used
host_seconds                                    17.17                       # Real time elapsed on the host
sim_insts                                     5000002                       # Number of instructions simulated
sim_ops                                       5000002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          102144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          249792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             351936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        96192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           96192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27964757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           68387497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96352253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27964757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27964757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26335231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26335231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26335231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27964757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          68387497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122687485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1503                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1503                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 351808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  351936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                96192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               66                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3651441000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.076133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.559025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.762791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          401     24.23%     24.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          550     33.23%     57.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          399     24.11%     81.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           76      4.59%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      3.26%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      1.69%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.33%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.79%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112      6.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1655                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.329545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.725108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    215.118664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             78     88.64%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7      7.95%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      2.27%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.897727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.863502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.093763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               51     57.95%     57.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33     37.50%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      3.41%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     58883250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161952000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10711.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29461.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4269                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1060                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     521485.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5450760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2974125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18891600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4536000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            238514640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            950950665                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1357039500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2578357290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.010227                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2252246250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1277838750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7061040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3852750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23985000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5099760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            238514640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1551129030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            830559000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2660201220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.423615                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1372913500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2157157750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  264415                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48049                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2653                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               151916                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  144696                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.247374                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106657                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473405                       # DTB read hits
system.cpu.dtb.read_misses                        196                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   473601                       # DTB read accesses
system.cpu.dtb.write_hits                       58030                       # DTB write hits
system.cpu.dtb.write_misses                       234                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58264                       # DTB write accesses
system.cpu.dtb.data_hits                       531435                       # DTB hits
system.cpu.dtb.data_misses                        430                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   531865                       # DTB accesses
system.cpu.itb.fetch_hits                      618749                       # ITB hits
system.cpu.itb.fetch_misses                       136                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  618885                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7305196                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             673131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5076245                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      264415                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             251353                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6476426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5892                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5232                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    618749                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1970                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7157864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.709184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6087803     85.05%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4451      0.06%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291056      4.07%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3460      0.05%     89.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363420      5.08%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2973      0.04%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112220      1.57%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2411      0.03%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   290070      4.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7157864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036195                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.694881                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   261746                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6249806                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     36566                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607666                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2080                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108341                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   891                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5060470                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3542                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2080                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   365915                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3097178                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19722                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419080                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3253889                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5055826                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   483                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067043                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    217                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  64760                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4822736                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7293981                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1056077                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237823                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794249                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    28386                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                534                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            413                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4150731                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               470505                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               59948                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2727                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              968                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5032169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 731                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5029373                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           32804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        15447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             90                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7157864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.702636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.809747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3326278     46.47%     46.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2925231     40.87%     87.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675473      9.44%     96.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202126      2.82%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8813      0.12%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12418      0.17%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4351      0.06%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2022      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1152      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7157864                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     711      2.79%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19103     75.08%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3370     13.24%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2261      8.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                525020     10.44%     10.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  143      0.00%     10.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.64%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.32%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               474496      9.43%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               58746      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5029373                       # Type of FU issued
system.cpu.iq.rate                           0.688465                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       25445                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005059                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8363875                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            633928                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       590425                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878502                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431949                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429639                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 605982                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448836                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2231                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5889                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4425                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2080                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  752462                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                235782                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5048534                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               916                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                470505                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                59948                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                393                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95463                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19361                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            186                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            536                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1577                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2113                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5026704                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                473602                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2668                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15634                       # number of nop insts executed
system.cpu.iew.exec_refs                       531867                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258478                       # Number of branches executed
system.cpu.iew.exec_stores                      58265                       # Number of stores executed
system.cpu.iew.exec_rate                     0.688100                       # Inst execution rate
system.cpu.iew.wb_sent                        5020966                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5020064                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4241026                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5241295                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.687191                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809156                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           33831                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1787                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7152427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.700951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.322329                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4358729     60.94%     60.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1717213     24.01%     84.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       721225     10.08%     95.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157318      2.20%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3163      0.04%     97.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52960      0.74%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1709      0.02%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26702      0.37%     98.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113408      1.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7152427                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013501                       # Number of instructions committed
system.cpu.commit.committedOps                5013501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520131                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254984                       # Number of branches committed
system.cpu.commit.fp_insts                    4428921                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105675                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647019     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55523      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013501                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113408                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12084622                       # The number of ROB reads
system.cpu.rob.rob_writes                    10100245                       # The number of ROB writes
system.cpu.timesIdled                            2041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          147332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000002                       # Number of Instructions Simulated
system.cpu.committedOps                       5000002                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.461039                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.461039                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.684445                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.684445                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1037808                       # number of integer regfile reads
system.cpu.int_regfile_writes                  406069                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236450                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403524                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    582                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3569                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.808759                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.808625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         120582750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.808759                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2092613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2092613                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465125                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47721                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          289                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          290                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          290                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512846                       # number of overall hits
system.cpu.dcache.overall_hits::total          512846                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1183                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7512                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8695                       # number of overall misses
system.cpu.dcache.overall_misses::total          8695                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     77083750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     77083750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    536585063                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    536585063                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       553250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       553250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    613668813                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    613668813                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    613668813                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    613668813                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521541                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521541                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521541                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521541                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002537                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.136006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.136006                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.043046                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043046                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016672                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65159.551986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65159.551986                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71430.386448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71430.386448                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 42557.692308                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 42557.692308                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70577.206786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70577.206786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70577.206786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70577.206786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               718                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.142061                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3251                       # number of writebacks
system.cpu.dcache.writebacks::total              3251                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          398                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4224                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4224                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4622                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          785                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          785                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3288                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     53225250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53225250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    244430408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    244430408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       270250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       270250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    297655658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297655658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    297655658                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297655658                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026490                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026490                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007810                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67802.866242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67802.866242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74340.148418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74340.148418                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 33781.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33781.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73080.200835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73080.200835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73080.200835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73080.200835                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              2574                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.161615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              615181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2830                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            217.378445                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          42278750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.161615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2477822                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2477822                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       615181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          615181                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        615181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           615181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       615181                       # number of overall hits
system.cpu.icache.overall_hits::total          615181                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3567                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3567                       # number of overall misses
system.cpu.icache.overall_misses::total          3567                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    180077249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180077249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    180077249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180077249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    180077249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180077249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       618748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       618748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       618748                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       618748                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       618748                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       618748                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005765                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005765                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005765                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005765                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005765                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005765                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50484.230165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50484.230165                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50484.230165                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50484.230165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50484.230165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50484.230165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          308                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          737                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          737                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          737                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          737                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          737                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          737                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2830                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2830                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2830                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2830                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2830                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    135752751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135752751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    135752751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135752751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    135752751                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    135752751                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004574                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004574                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004574                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004574                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47969.169965                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47969.169965                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47969.169965                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47969.169965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47969.169965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47969.169965                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2997                       # number of replacements
system.l2.tags.tagsinuse                  1847.318595                       # Cycle average of tags in use
system.l2.tags.total_refs                        1839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5035                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.365243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      969.116226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        687.156816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        191.045553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.473201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.335526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.093284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.902011                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     48971                       # Number of tag accesses
system.l2.tags.data_accesses                    48971                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 1234                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  135                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1369                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3251                       # number of Writeback hits
system.l2.Writeback_hits::total                  3251                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    43                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  1234                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   178                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1412                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1234                       # number of overall hits
system.l2.overall_hits::cpu.data                  178                       # number of overall hits
system.l2.overall_hits::total                    1412                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1596                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                658                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2254                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3245                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1596                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3903                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5499                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1596                       # number of overall misses
system.l2.overall_misses::cpu.data               3903                       # number of overall misses
system.l2.overall_misses::total                  5499                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    119937250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51219000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       171156250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    240554250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     240554250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     119937250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     291773250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        411710500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    119937250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    291773250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       411710500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             2830                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              793                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3623                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3251                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3251                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3288                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2830                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6911                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2830                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6911                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.563958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.829760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.622136                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.986922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986922                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.563958                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.956383                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795688                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.563958                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.956383                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795688                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75148.652882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 77840.425532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75934.449867                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74130.739599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74130.739599                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75148.652882                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74756.149116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74870.067285                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75148.652882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74756.149116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74870.067285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1503                       # number of writebacks
system.l2.writebacks::total                      1503                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1596                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2254                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3245                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5499                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    101673750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     43707000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    145380750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    203556750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203556750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    101673750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    247263750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    348937500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    101673750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    247263750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    348937500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.563958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.829760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.622136                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.986922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986922                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.563958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.956383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.795688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.563958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.956383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.795688                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 63705.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 66424.012158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64499.001775                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62729.352851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62729.352851                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63705.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63352.229055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63454.719040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63705.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63352.229055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63454.719040                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2254                       # Transaction distribution
system.membus.trans_dist::ReadResp               2254                       # Transaction distribution
system.membus.trans_dist::Writeback              1503                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3245                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       448128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  448128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7002                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6507000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14889500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               3623                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              3623                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3288                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 17073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       181120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 650368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            10162                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10162    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10162                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8332000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4598749                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6909750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
