;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 921, 1
	SPL -9, @-12
	SPL 0, <-54
	MOV -7, <-20
	SUB @124, -103
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-26
	DJN 100, 70
	MOV -7, <-20
	JMZ 0, <-742
	JMZ 0, <-742
	SUB @129, 106
	MOV 240, @35
	ADD -130, 9
	SUB @129, 106
	SLT #1, <0
	SLT #1, <0
	SLT #1, <0
	SUB #4, -41
	CMP 300, 90
	MOV -9, <-20
	MOV -9, <-20
	SUB <10, 7
	ADD #129, 109
	SPL 0, <-742
	SUB #12, @200
	ADD #129, 109
	SUB 42, @0
	ADD #129, 109
	SUB 12, @10
	SUB 12, @10
	SUB #12, @200
	SPL -9, @-12
	CMP 12, @0
	CMP 12, @0
	ADD 3, @421
	CMP -900, -901
	MOV -1, <-26
	SPL -9, @-12
	SPL -9, @-12
	SUB 421, 1
	MOV -1, <-26
	SUB 921, 1
	SUB 421, 1
	SUB 921, 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 921, 1
