// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="beamformer_top_beamformer_top,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.380000,HLS_SYN_LAT=1030,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=2225,HLS_SYN_LUT=2296,HLS_VERSION=2024_1}" *)

module beamformer_top (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_0_TVALID,
        in_stream_1_TVALID,
        out_stream_0_TREADY,
        out_stream_1_TREADY,
        in_stream_0_TDATA,
        in_stream_0_TREADY,
        in_stream_0_TKEEP,
        in_stream_0_TSTRB,
        in_stream_0_TLAST,
        in_stream_1_TDATA,
        in_stream_1_TREADY,
        in_stream_1_TKEEP,
        in_stream_1_TSTRB,
        in_stream_1_TLAST,
        out_stream_0_TDATA,
        out_stream_0_TVALID,
        out_stream_0_TKEEP,
        out_stream_0_TSTRB,
        out_stream_0_TLAST,
        out_stream_1_TDATA,
        out_stream_1_TVALID,
        out_stream_1_TKEEP,
        out_stream_1_TSTRB,
        out_stream_1_TLAST,
        s_axi_WEIGHTS_AWVALID,
        s_axi_WEIGHTS_AWREADY,
        s_axi_WEIGHTS_AWADDR,
        s_axi_WEIGHTS_WVALID,
        s_axi_WEIGHTS_WREADY,
        s_axi_WEIGHTS_WDATA,
        s_axi_WEIGHTS_WSTRB,
        s_axi_WEIGHTS_ARVALID,
        s_axi_WEIGHTS_ARREADY,
        s_axi_WEIGHTS_ARADDR,
        s_axi_WEIGHTS_RVALID,
        s_axi_WEIGHTS_RREADY,
        s_axi_WEIGHTS_RDATA,
        s_axi_WEIGHTS_RRESP,
        s_axi_WEIGHTS_BVALID,
        s_axi_WEIGHTS_BREADY,
        s_axi_WEIGHTS_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_WEIGHTS_DATA_WIDTH = 32;
parameter    C_S_AXI_WEIGHTS_ADDR_WIDTH = 15;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_WEIGHTS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_stream_0_TVALID;
input   in_stream_1_TVALID;
input   out_stream_0_TREADY;
input   out_stream_1_TREADY;
input  [31:0] in_stream_0_TDATA;
output   in_stream_0_TREADY;
input  [3:0] in_stream_0_TKEEP;
input  [3:0] in_stream_0_TSTRB;
input  [0:0] in_stream_0_TLAST;
input  [31:0] in_stream_1_TDATA;
output   in_stream_1_TREADY;
input  [3:0] in_stream_1_TKEEP;
input  [3:0] in_stream_1_TSTRB;
input  [0:0] in_stream_1_TLAST;
output  [31:0] out_stream_0_TDATA;
output   out_stream_0_TVALID;
output  [3:0] out_stream_0_TKEEP;
output  [3:0] out_stream_0_TSTRB;
output  [0:0] out_stream_0_TLAST;
output  [31:0] out_stream_1_TDATA;
output   out_stream_1_TVALID;
output  [3:0] out_stream_1_TKEEP;
output  [3:0] out_stream_1_TSTRB;
output  [0:0] out_stream_1_TLAST;
input   s_axi_WEIGHTS_AWVALID;
output   s_axi_WEIGHTS_AWREADY;
input  [C_S_AXI_WEIGHTS_ADDR_WIDTH - 1:0] s_axi_WEIGHTS_AWADDR;
input   s_axi_WEIGHTS_WVALID;
output   s_axi_WEIGHTS_WREADY;
input  [C_S_AXI_WEIGHTS_DATA_WIDTH - 1:0] s_axi_WEIGHTS_WDATA;
input  [C_S_AXI_WEIGHTS_WSTRB_WIDTH - 1:0] s_axi_WEIGHTS_WSTRB;
input   s_axi_WEIGHTS_ARVALID;
output   s_axi_WEIGHTS_ARREADY;
input  [C_S_AXI_WEIGHTS_ADDR_WIDTH - 1:0] s_axi_WEIGHTS_ARADDR;
output   s_axi_WEIGHTS_RVALID;
input   s_axi_WEIGHTS_RREADY;
output  [C_S_AXI_WEIGHTS_DATA_WIDTH - 1:0] s_axi_WEIGHTS_RDATA;
output  [1:0] s_axi_WEIGHTS_RRESP;
output   s_axi_WEIGHTS_BVALID;
input   s_axi_WEIGHTS_BREADY;
output  [1:0] s_axi_WEIGHTS_BRESP;

reg ap_idle;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    regslice_both_out_stream_0_V_data_V_U_apdone_blk;
wire    regslice_both_out_stream_1_V_data_V_U_apdone_blk;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
wire    ap_loop_exit_ready;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln143_fu_394_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
reg    ap_ready_int;
wire   [9:0] weights_re_0_0_address0;
wire   [15:0] weights_re_0_0_q0;
wire   [9:0] weights_re_0_1_address0;
wire   [15:0] weights_re_0_1_q0;
wire   [9:0] weights_re_1_0_address0;
wire   [15:0] weights_re_1_0_q0;
wire   [9:0] weights_re_1_1_address0;
wire   [15:0] weights_re_1_1_q0;
wire   [9:0] weights_im_0_0_address0;
wire   [15:0] weights_im_0_0_q0;
wire   [9:0] weights_im_0_1_address0;
wire   [15:0] weights_im_0_1_q0;
wire   [9:0] weights_im_1_0_address0;
wire   [15:0] weights_im_1_0_q0;
wire   [9:0] weights_im_1_1_address0;
wire   [15:0] weights_im_1_1_q0;
reg    in_stream_0_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    in_stream_1_TDATA_blk_n;
reg    out_stream_0_TDATA_blk_n;
reg    out_stream_1_TDATA_blk_n;
wire   [15:0] x_re_fu_352_p1;
reg   [15:0] x_re_reg_1382;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] x_re_reg_1382_pp0_iter1_reg;
reg   [15:0] x_im_reg_1387;
reg   [15:0] x_im_reg_1387_pp0_iter1_reg;
reg   [0:0] s_last_reg_1392;
reg   [0:0] s_last_reg_1392_pp0_iter1_reg;
reg   [0:0] s_last_reg_1392_pp0_iter2_reg;
reg   [0:0] s_last_reg_1392_pp0_iter3_reg;
wire   [15:0] x_re_1_fu_374_p1;
reg   [15:0] x_re_1_reg_1398;
reg   [15:0] x_re_1_reg_1398_pp0_iter1_reg;
reg   [15:0] x_im_1_reg_1403;
reg   [15:0] x_im_1_reg_1403_pp0_iter1_reg;
reg   [15:0] w_re_reg_1452;
reg   [15:0] w_im_reg_1457;
reg   [15:0] w_re_1_reg_1462;
reg   [15:0] w_im_1_reg_1467;
reg   [15:0] w_re_2_reg_1472;
reg   [15:0] w_im_2_reg_1477;
reg   [15:0] w_re_3_reg_1482;
reg   [15:0] w_im_3_reg_1487;
wire   [31:0] mul_ln74_fu_411_p2;
reg   [31:0] mul_ln74_reg_1492;
reg   [16:0] tmp_cast_reg_1497;
wire   [13:0] trunc_ln74_fu_427_p1;
reg   [13:0] trunc_ln74_reg_1504;
wire   [31:0] mul_ln74_1_fu_437_p2;
reg   [31:0] mul_ln74_1_reg_1509;
reg   [16:0] tmp_6_cast_reg_1514;
wire   [13:0] trunc_ln74_1_fu_453_p1;
reg   [13:0] trunc_ln74_1_reg_1521;
wire   [31:0] mul_ln75_fu_457_p2;
reg   [31:0] mul_ln75_reg_1526;
reg   [16:0] tmp_9_cast_reg_1531;
wire   [13:0] trunc_ln75_fu_473_p1;
reg   [13:0] trunc_ln75_reg_1538;
wire   [31:0] mul_ln75_1_fu_477_p2;
reg   [31:0] mul_ln75_1_reg_1543;
reg   [16:0] tmp_2_cast_reg_1548;
wire   [13:0] trunc_ln75_1_fu_493_p1;
reg   [13:0] trunc_ln75_1_reg_1555;
wire   [31:0] mul_ln74_2_fu_503_p2;
reg   [31:0] mul_ln74_2_reg_1560;
reg   [16:0] tmp_11_cast_reg_1565;
wire   [13:0] trunc_ln74_2_fu_519_p1;
reg   [13:0] trunc_ln74_2_reg_1572;
wire   [31:0] mul_ln74_3_fu_529_p2;
reg   [31:0] mul_ln74_3_reg_1577;
reg   [16:0] tmp_14_cast_reg_1582;
wire   [13:0] trunc_ln74_3_fu_545_p1;
reg   [13:0] trunc_ln74_3_reg_1589;
wire   [31:0] mul_ln75_2_fu_549_p2;
reg   [31:0] mul_ln75_2_reg_1594;
reg   [16:0] tmp_17_cast_reg_1599;
wire   [13:0] trunc_ln75_2_fu_565_p1;
reg   [13:0] trunc_ln75_2_reg_1606;
wire   [31:0] mul_ln75_3_fu_569_p2;
reg   [31:0] mul_ln75_3_reg_1611;
reg   [16:0] tmp_20_cast_reg_1616;
wire   [13:0] trunc_ln75_3_fu_585_p1;
reg   [13:0] trunc_ln75_3_reg_1623;
wire   [31:0] mul_ln74_4_fu_592_p2;
reg   [31:0] mul_ln74_4_reg_1628;
reg   [16:0] tmp_23_cast_reg_1633;
wire   [13:0] trunc_ln74_4_fu_608_p1;
reg   [13:0] trunc_ln74_4_reg_1640;
wire   [31:0] mul_ln74_5_fu_615_p2;
reg   [31:0] mul_ln74_5_reg_1645;
reg   [16:0] tmp_26_cast_reg_1650;
wire   [13:0] trunc_ln74_5_fu_631_p1;
reg   [13:0] trunc_ln74_5_reg_1657;
wire   [31:0] mul_ln75_4_fu_635_p2;
reg   [31:0] mul_ln75_4_reg_1662;
reg   [16:0] tmp_29_cast_reg_1667;
wire   [13:0] trunc_ln75_4_fu_651_p1;
reg   [13:0] trunc_ln75_4_reg_1674;
wire   [31:0] mul_ln75_5_fu_655_p2;
reg   [31:0] mul_ln75_5_reg_1679;
reg   [16:0] tmp_32_cast_reg_1684;
wire   [13:0] trunc_ln75_5_fu_671_p1;
reg   [13:0] trunc_ln75_5_reg_1691;
wire   [31:0] mul_ln74_6_fu_678_p2;
reg   [31:0] mul_ln74_6_reg_1696;
reg   [16:0] tmp_35_cast_reg_1701;
wire   [13:0] trunc_ln74_6_fu_694_p1;
reg   [13:0] trunc_ln74_6_reg_1708;
wire   [31:0] mul_ln74_7_fu_701_p2;
reg   [31:0] mul_ln74_7_reg_1713;
reg   [16:0] tmp_38_cast_reg_1718;
wire   [13:0] trunc_ln74_7_fu_717_p1;
reg   [13:0] trunc_ln74_7_reg_1725;
wire   [31:0] mul_ln75_6_fu_721_p2;
reg   [31:0] mul_ln75_6_reg_1730;
reg   [16:0] tmp_41_cast_reg_1735;
wire   [13:0] trunc_ln75_6_fu_737_p1;
reg   [13:0] trunc_ln75_6_reg_1742;
wire   [31:0] mul_ln75_7_fu_741_p2;
reg   [31:0] mul_ln75_7_reg_1747;
reg   [16:0] tmp_44_cast_reg_1752;
wire   [13:0] trunc_ln75_7_fu_757_p1;
reg   [13:0] trunc_ln75_7_reg_1759;
wire   [16:0] ref_tmp_i_i321_i_0_fu_785_p3;
reg   [16:0] ref_tmp_i_i321_i_0_reg_1764;
wire   [16:0] ref_tmp_i_i214_i_0_fu_816_p3;
reg   [16:0] ref_tmp_i_i214_i_0_reg_1769;
wire   [16:0] add_ln74_5_fu_947_p2;
reg   [16:0] add_ln74_5_reg_1774;
wire   [16:0] ref_tmp_i_i84_i_0_1506_fu_977_p3;
reg   [16:0] ref_tmp_i_i84_i_0_1506_reg_1779;
wire   [16:0] ref_tmp_i_i_i_0_1527_fu_1008_p3;
reg   [16:0] ref_tmp_i_i_i_0_1527_reg_1784;
wire   [16:0] sub_ln75_fu_1015_p2;
reg   [16:0] sub_ln75_reg_1789;
wire   [16:0] ref_tmp_i_i321_i_0_1_fu_1045_p3;
reg   [16:0] ref_tmp_i_i321_i_0_1_reg_1794;
wire   [16:0] ref_tmp_i_i214_i_0_1_fu_1076_p3;
reg   [16:0] ref_tmp_i_i214_i_0_1_reg_1799;
wire   [16:0] add_ln74_12_fu_1207_p2;
reg   [16:0] add_ln74_12_reg_1804;
wire   [16:0] ref_tmp_i_i84_i_0_1_1_fu_1237_p3;
reg   [16:0] ref_tmp_i_i84_i_0_1_1_reg_1809;
wire   [16:0] ref_tmp_i_i_i_0_1_1_fu_1268_p3;
reg   [16:0] ref_tmp_i_i_i_0_1_1_reg_1814;
wire   [16:0] sub_ln75_2_fu_1275_p2;
reg   [16:0] sub_ln75_2_reg_1819;
wire   [63:0] zext_ln143_fu_336_p1;
reg   [9:0] k1_fu_160;
wire   [9:0] k_fu_388_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_k1_load;
reg    ap_block_pp0_stage0_01001;
reg    weights_re_0_0_ce0_local;
reg    weights_im_0_0_ce0_local;
reg    weights_re_0_1_ce0_local;
reg    weights_im_0_1_ce0_local;
reg    weights_re_1_0_ce0_local;
reg    weights_im_1_0_ce0_local;
reg    weights_re_1_1_ce0_local;
reg    weights_im_1_1_ce0_local;
wire  signed [15:0] mul_ln74_fu_411_p0;
wire  signed [31:0] sext_ln74_1_fu_408_p1;
wire  signed [15:0] mul_ln74_fu_411_p1;
wire  signed [31:0] sext_ln74_fu_405_p1;
wire  signed [15:0] mul_ln74_1_fu_437_p0;
wire  signed [31:0] sext_ln74_3_fu_434_p1;
wire  signed [15:0] mul_ln74_1_fu_437_p1;
wire  signed [31:0] sext_ln74_2_fu_431_p1;
wire  signed [15:0] mul_ln75_fu_457_p0;
wire  signed [15:0] mul_ln75_fu_457_p1;
wire  signed [15:0] mul_ln75_1_fu_477_p0;
wire  signed [15:0] mul_ln75_1_fu_477_p1;
wire  signed [15:0] mul_ln74_2_fu_503_p0;
wire  signed [31:0] sext_ln74_5_fu_500_p1;
wire  signed [15:0] mul_ln74_2_fu_503_p1;
wire  signed [31:0] sext_ln74_4_fu_497_p1;
wire  signed [15:0] mul_ln74_3_fu_529_p0;
wire  signed [31:0] sext_ln74_7_fu_526_p1;
wire  signed [15:0] mul_ln74_3_fu_529_p1;
wire  signed [31:0] sext_ln74_6_fu_523_p1;
wire  signed [15:0] mul_ln75_2_fu_549_p0;
wire  signed [15:0] mul_ln75_2_fu_549_p1;
wire  signed [15:0] mul_ln75_3_fu_569_p0;
wire  signed [15:0] mul_ln75_3_fu_569_p1;
wire  signed [15:0] mul_ln74_4_fu_592_p0;
wire  signed [31:0] sext_ln74_8_fu_589_p1;
wire  signed [15:0] mul_ln74_4_fu_592_p1;
wire  signed [15:0] mul_ln74_5_fu_615_p0;
wire  signed [31:0] sext_ln74_9_fu_612_p1;
wire  signed [15:0] mul_ln74_5_fu_615_p1;
wire  signed [15:0] mul_ln75_4_fu_635_p0;
wire  signed [15:0] mul_ln75_4_fu_635_p1;
wire  signed [15:0] mul_ln75_5_fu_655_p0;
wire  signed [15:0] mul_ln75_5_fu_655_p1;
wire  signed [15:0] mul_ln74_6_fu_678_p0;
wire  signed [31:0] sext_ln74_10_fu_675_p1;
wire  signed [15:0] mul_ln74_6_fu_678_p1;
wire  signed [15:0] mul_ln74_7_fu_701_p0;
wire  signed [31:0] sext_ln74_11_fu_698_p1;
wire  signed [15:0] mul_ln74_7_fu_701_p1;
wire  signed [15:0] mul_ln75_6_fu_721_p0;
wire  signed [15:0] mul_ln75_6_fu_721_p1;
wire  signed [15:0] mul_ln75_7_fu_741_p0;
wire  signed [15:0] mul_ln75_7_fu_741_p1;
wire   [0:0] icmp_ln74_fu_768_p2;
wire   [16:0] add_ln74_fu_773_p2;
wire   [0:0] tmp_fu_761_p3;
wire   [16:0] select_ln74_fu_778_p3;
wire   [0:0] icmp_ln74_1_fu_799_p2;
wire   [16:0] add_ln74_1_fu_804_p2;
wire   [0:0] tmp_1_fu_792_p3;
wire   [16:0] select_ln74_1_fu_809_p3;
wire   [0:0] icmp_ln75_fu_830_p2;
wire   [16:0] add_ln75_fu_835_p2;
wire   [0:0] tmp_2_fu_823_p3;
wire   [16:0] select_ln75_fu_840_p3;
wire   [0:0] icmp_ln75_1_fu_861_p2;
wire   [16:0] add_ln75_1_fu_866_p2;
wire   [0:0] tmp_3_fu_854_p3;
wire   [16:0] select_ln75_1_fu_871_p3;
wire   [0:0] icmp_ln74_2_fu_892_p2;
wire   [16:0] add_ln74_2_fu_897_p2;
wire   [0:0] tmp_4_fu_885_p3;
wire   [16:0] select_ln74_2_fu_902_p3;
wire   [0:0] icmp_ln74_3_fu_923_p2;
wire   [16:0] add_ln74_3_fu_928_p2;
wire   [0:0] tmp_5_fu_916_p3;
wire   [16:0] select_ln74_3_fu_933_p3;
wire   [16:0] ref_tmp_i_i321_i_0_1463_fu_909_p3;
wire   [16:0] ref_tmp_i_i214_i_0_1484_fu_940_p3;
wire   [0:0] icmp_ln75_2_fu_960_p2;
wire   [16:0] add_ln75_2_fu_965_p2;
wire   [0:0] tmp_6_fu_953_p3;
wire   [16:0] select_ln75_2_fu_970_p3;
wire   [0:0] icmp_ln75_3_fu_991_p2;
wire   [16:0] add_ln75_3_fu_996_p2;
wire   [0:0] tmp_7_fu_984_p3;
wire   [16:0] select_ln75_3_fu_1001_p3;
wire   [16:0] ref_tmp_i_i84_i_0_fu_847_p3;
wire   [16:0] ref_tmp_i_i_i_0_fu_878_p3;
wire   [0:0] icmp_ln74_4_fu_1028_p2;
wire   [16:0] add_ln74_7_fu_1033_p2;
wire   [0:0] tmp_8_fu_1021_p3;
wire   [16:0] select_ln74_4_fu_1038_p3;
wire   [0:0] icmp_ln74_5_fu_1059_p2;
wire   [16:0] add_ln74_8_fu_1064_p2;
wire   [0:0] tmp_9_fu_1052_p3;
wire   [16:0] select_ln74_5_fu_1069_p3;
wire   [0:0] icmp_ln75_4_fu_1090_p2;
wire   [16:0] add_ln75_5_fu_1095_p2;
wire   [0:0] tmp_10_fu_1083_p3;
wire   [16:0] select_ln75_4_fu_1100_p3;
wire   [0:0] icmp_ln75_5_fu_1121_p2;
wire   [16:0] add_ln75_6_fu_1126_p2;
wire   [0:0] tmp_11_fu_1114_p3;
wire   [16:0] select_ln75_5_fu_1131_p3;
wire   [0:0] icmp_ln74_6_fu_1152_p2;
wire   [16:0] add_ln74_9_fu_1157_p2;
wire   [0:0] tmp_12_fu_1145_p3;
wire   [16:0] select_ln74_6_fu_1162_p3;
wire   [0:0] icmp_ln74_7_fu_1183_p2;
wire   [16:0] add_ln74_10_fu_1188_p2;
wire   [0:0] tmp_13_fu_1176_p3;
wire   [16:0] select_ln74_7_fu_1193_p3;
wire   [16:0] ref_tmp_i_i321_i_0_1_1_fu_1169_p3;
wire   [16:0] ref_tmp_i_i214_i_0_1_1_fu_1200_p3;
wire   [0:0] icmp_ln75_6_fu_1220_p2;
wire   [16:0] add_ln75_7_fu_1225_p2;
wire   [0:0] tmp_14_fu_1213_p3;
wire   [16:0] select_ln75_6_fu_1230_p3;
wire   [0:0] icmp_ln75_7_fu_1251_p2;
wire   [16:0] add_ln75_8_fu_1256_p2;
wire   [0:0] tmp_15_fu_1244_p3;
wire   [16:0] select_ln75_7_fu_1261_p3;
wire   [16:0] ref_tmp_i_i84_i_0_1_fu_1107_p3;
wire   [16:0] ref_tmp_i_i_i_0_1_fu_1138_p3;
wire   [16:0] add_ln74_4_fu_1281_p2;
wire   [16:0] acc_im_4_fu_1290_p2;
wire   [16:0] acc_re_fu_1285_p2;
wire   [16:0] acc_im_fu_1294_p2;
wire   [15:0] out_im_fu_1309_p4;
wire   [15:0] out_re_fu_1299_p4;
wire   [16:0] add_ln74_11_fu_1328_p2;
wire   [16:0] acc_im_5_fu_1337_p2;
wire   [16:0] acc_re_1_fu_1332_p2;
wire   [16:0] acc_im_3_fu_1341_p2;
wire   [15:0] out_im_1_fu_1356_p4;
wire   [15:0] out_re_1_fu_1346_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    regslice_both_in_stream_0_V_data_V_U_apdone_blk;
wire   [31:0] in_stream_0_TDATA_int_regslice;
wire    in_stream_0_TVALID_int_regslice;
reg    in_stream_0_TREADY_int_regslice;
wire    regslice_both_in_stream_0_V_data_V_U_ack_in;
wire    regslice_both_in_stream_0_V_keep_V_U_apdone_blk;
wire   [3:0] in_stream_0_TKEEP_int_regslice;
wire    regslice_both_in_stream_0_V_keep_V_U_vld_out;
wire    regslice_both_in_stream_0_V_keep_V_U_ack_in;
wire    regslice_both_in_stream_0_V_strb_V_U_apdone_blk;
wire   [3:0] in_stream_0_TSTRB_int_regslice;
wire    regslice_both_in_stream_0_V_strb_V_U_vld_out;
wire    regslice_both_in_stream_0_V_strb_V_U_ack_in;
wire    regslice_both_in_stream_0_V_last_V_U_apdone_blk;
wire   [0:0] in_stream_0_TLAST_int_regslice;
wire    regslice_both_in_stream_0_V_last_V_U_vld_out;
wire    regslice_both_in_stream_0_V_last_V_U_ack_in;
wire    regslice_both_in_stream_1_V_data_V_U_apdone_blk;
wire   [31:0] in_stream_1_TDATA_int_regslice;
wire    in_stream_1_TVALID_int_regslice;
reg    in_stream_1_TREADY_int_regslice;
wire    regslice_both_in_stream_1_V_data_V_U_ack_in;
wire    regslice_both_in_stream_1_V_keep_V_U_apdone_blk;
wire   [3:0] in_stream_1_TKEEP_int_regslice;
wire    regslice_both_in_stream_1_V_keep_V_U_vld_out;
wire    regslice_both_in_stream_1_V_keep_V_U_ack_in;
wire    regslice_both_in_stream_1_V_strb_V_U_apdone_blk;
wire   [3:0] in_stream_1_TSTRB_int_regslice;
wire    regslice_both_in_stream_1_V_strb_V_U_vld_out;
wire    regslice_both_in_stream_1_V_strb_V_U_ack_in;
wire    regslice_both_in_stream_1_V_last_V_U_apdone_blk;
wire   [0:0] in_stream_1_TLAST_int_regslice;
wire    regslice_both_in_stream_1_V_last_V_U_vld_out;
wire    regslice_both_in_stream_1_V_last_V_U_ack_in;
wire   [31:0] out_stream_0_TDATA_int_regslice;
reg    out_stream_0_TVALID_int_regslice;
wire    out_stream_0_TREADY_int_regslice;
wire    regslice_both_out_stream_0_V_data_V_U_vld_out;
wire    regslice_both_out_stream_0_V_keep_V_U_apdone_blk;
wire    regslice_both_out_stream_0_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_stream_0_V_keep_V_U_vld_out;
wire    regslice_both_out_stream_0_V_strb_V_U_apdone_blk;
wire   [3:0] out_stream_0_TSTRB_int_regslice;
wire    regslice_both_out_stream_0_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_stream_0_V_strb_V_U_vld_out;
wire    regslice_both_out_stream_0_V_last_V_U_apdone_blk;
wire    regslice_both_out_stream_0_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_stream_0_V_last_V_U_vld_out;
wire   [31:0] out_stream_1_TDATA_int_regslice;
reg    out_stream_1_TVALID_int_regslice;
wire    out_stream_1_TREADY_int_regslice;
wire    regslice_both_out_stream_1_V_data_V_U_vld_out;
wire    regslice_both_out_stream_1_V_keep_V_U_apdone_blk;
wire    regslice_both_out_stream_1_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_stream_1_V_keep_V_U_vld_out;
wire    regslice_both_out_stream_1_V_strb_V_U_apdone_blk;
wire   [3:0] out_stream_1_TSTRB_int_regslice;
wire    regslice_both_out_stream_1_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_stream_1_V_strb_V_U_vld_out;
wire    regslice_both_out_stream_1_V_last_V_U_apdone_blk;
wire    regslice_both_out_stream_1_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_stream_1_V_last_V_U_vld_out;
reg    ap_condition_400;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 k1_fu_160 = 10'd0;
#0 ap_done_reg = 1'b0;
end

beamformer_top_WEIGHTS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_WEIGHTS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_WEIGHTS_DATA_WIDTH ))
WEIGHTS_s_axi_U(
    .AWVALID(s_axi_WEIGHTS_AWVALID),
    .AWREADY(s_axi_WEIGHTS_AWREADY),
    .AWADDR(s_axi_WEIGHTS_AWADDR),
    .WVALID(s_axi_WEIGHTS_WVALID),
    .WREADY(s_axi_WEIGHTS_WREADY),
    .WDATA(s_axi_WEIGHTS_WDATA),
    .WSTRB(s_axi_WEIGHTS_WSTRB),
    .ARVALID(s_axi_WEIGHTS_ARVALID),
    .ARREADY(s_axi_WEIGHTS_ARREADY),
    .ARADDR(s_axi_WEIGHTS_ARADDR),
    .RVALID(s_axi_WEIGHTS_RVALID),
    .RREADY(s_axi_WEIGHTS_RREADY),
    .RDATA(s_axi_WEIGHTS_RDATA),
    .RRESP(s_axi_WEIGHTS_RRESP),
    .BVALID(s_axi_WEIGHTS_BVALID),
    .BREADY(s_axi_WEIGHTS_BREADY),
    .BRESP(s_axi_WEIGHTS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .weights_re_0_0_address0(weights_re_0_0_address0),
    .weights_re_0_0_ce0(weights_re_0_0_ce0_local),
    .weights_re_0_0_q0(weights_re_0_0_q0),
    .weights_re_0_1_address0(weights_re_0_1_address0),
    .weights_re_0_1_ce0(weights_re_0_1_ce0_local),
    .weights_re_0_1_q0(weights_re_0_1_q0),
    .weights_re_1_0_address0(weights_re_1_0_address0),
    .weights_re_1_0_ce0(weights_re_1_0_ce0_local),
    .weights_re_1_0_q0(weights_re_1_0_q0),
    .weights_re_1_1_address0(weights_re_1_1_address0),
    .weights_re_1_1_ce0(weights_re_1_1_ce0_local),
    .weights_re_1_1_q0(weights_re_1_1_q0),
    .weights_im_0_0_address0(weights_im_0_0_address0),
    .weights_im_0_0_ce0(weights_im_0_0_ce0_local),
    .weights_im_0_0_q0(weights_im_0_0_q0),
    .weights_im_0_1_address0(weights_im_0_1_address0),
    .weights_im_0_1_ce0(weights_im_0_1_ce0_local),
    .weights_im_0_1_q0(weights_im_0_1_q0),
    .weights_im_1_0_address0(weights_im_1_0_address0),
    .weights_im_1_0_ce0(weights_im_1_0_ce0_local),
    .weights_im_1_0_q0(weights_im_1_0_q0),
    .weights_im_1_1_address0(weights_im_1_1_address0),
    .weights_im_1_1_ce0(weights_im_1_1_ce0_local),
    .weights_im_1_1_q0(weights_im_1_1_q0)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1(
    .din0(mul_ln74_fu_411_p0),
    .din1(mul_ln74_fu_411_p1),
    .dout(mul_ln74_fu_411_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U2(
    .din0(mul_ln74_1_fu_437_p0),
    .din1(mul_ln74_1_fu_437_p1),
    .dout(mul_ln74_1_fu_437_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U3(
    .din0(mul_ln75_fu_457_p0),
    .din1(mul_ln75_fu_457_p1),
    .dout(mul_ln75_fu_457_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U4(
    .din0(mul_ln75_1_fu_477_p0),
    .din1(mul_ln75_1_fu_477_p1),
    .dout(mul_ln75_1_fu_477_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U5(
    .din0(mul_ln74_2_fu_503_p0),
    .din1(mul_ln74_2_fu_503_p1),
    .dout(mul_ln74_2_fu_503_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U6(
    .din0(mul_ln74_3_fu_529_p0),
    .din1(mul_ln74_3_fu_529_p1),
    .dout(mul_ln74_3_fu_529_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U7(
    .din0(mul_ln75_2_fu_549_p0),
    .din1(mul_ln75_2_fu_549_p1),
    .dout(mul_ln75_2_fu_549_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U8(
    .din0(mul_ln75_3_fu_569_p0),
    .din1(mul_ln75_3_fu_569_p1),
    .dout(mul_ln75_3_fu_569_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U9(
    .din0(mul_ln74_4_fu_592_p0),
    .din1(mul_ln74_4_fu_592_p1),
    .dout(mul_ln74_4_fu_592_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U10(
    .din0(mul_ln74_5_fu_615_p0),
    .din1(mul_ln74_5_fu_615_p1),
    .dout(mul_ln74_5_fu_615_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U11(
    .din0(mul_ln75_4_fu_635_p0),
    .din1(mul_ln75_4_fu_635_p1),
    .dout(mul_ln75_4_fu_635_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U12(
    .din0(mul_ln75_5_fu_655_p0),
    .din1(mul_ln75_5_fu_655_p1),
    .dout(mul_ln75_5_fu_655_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U13(
    .din0(mul_ln74_6_fu_678_p0),
    .din1(mul_ln74_6_fu_678_p1),
    .dout(mul_ln74_6_fu_678_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U14(
    .din0(mul_ln74_7_fu_701_p0),
    .din1(mul_ln74_7_fu_701_p1),
    .dout(mul_ln74_7_fu_701_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U15(
    .din0(mul_ln75_6_fu_721_p0),
    .din1(mul_ln75_6_fu_721_p1),
    .dout(mul_ln75_6_fu_721_p2)
);

beamformer_top_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U16(
    .din0(mul_ln75_7_fu_741_p0),
    .din1(mul_ln75_7_fu_741_p1),
    .dout(mul_ln75_7_fu_741_p2)
);

beamformer_top_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

beamformer_top_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_stream_0_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_0_TDATA),
    .vld_in(in_stream_0_TVALID),
    .ack_in(regslice_both_in_stream_0_V_data_V_U_ack_in),
    .data_out(in_stream_0_TDATA_int_regslice),
    .vld_out(in_stream_0_TVALID_int_regslice),
    .ack_out(in_stream_0_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_0_V_data_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_0_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_0_TKEEP),
    .vld_in(in_stream_0_TVALID),
    .ack_in(regslice_both_in_stream_0_V_keep_V_U_ack_in),
    .data_out(in_stream_0_TKEEP_int_regslice),
    .vld_out(regslice_both_in_stream_0_V_keep_V_U_vld_out),
    .ack_out(in_stream_0_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_0_V_keep_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_0_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_0_TSTRB),
    .vld_in(in_stream_0_TVALID),
    .ack_in(regslice_both_in_stream_0_V_strb_V_U_ack_in),
    .data_out(in_stream_0_TSTRB_int_regslice),
    .vld_out(regslice_both_in_stream_0_V_strb_V_U_vld_out),
    .ack_out(in_stream_0_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_0_V_strb_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_0_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_0_TLAST),
    .vld_in(in_stream_0_TVALID),
    .ack_in(regslice_both_in_stream_0_V_last_V_U_ack_in),
    .data_out(in_stream_0_TLAST_int_regslice),
    .vld_out(regslice_both_in_stream_0_V_last_V_U_vld_out),
    .ack_out(in_stream_0_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_0_V_last_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_stream_1_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_1_TDATA),
    .vld_in(in_stream_1_TVALID),
    .ack_in(regslice_both_in_stream_1_V_data_V_U_ack_in),
    .data_out(in_stream_1_TDATA_int_regslice),
    .vld_out(in_stream_1_TVALID_int_regslice),
    .ack_out(in_stream_1_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_1_V_data_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_1_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_1_TKEEP),
    .vld_in(in_stream_1_TVALID),
    .ack_in(regslice_both_in_stream_1_V_keep_V_U_ack_in),
    .data_out(in_stream_1_TKEEP_int_regslice),
    .vld_out(regslice_both_in_stream_1_V_keep_V_U_vld_out),
    .ack_out(in_stream_1_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_1_V_keep_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_1_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_1_TSTRB),
    .vld_in(in_stream_1_TVALID),
    .ack_in(regslice_both_in_stream_1_V_strb_V_U_ack_in),
    .data_out(in_stream_1_TSTRB_int_regslice),
    .vld_out(regslice_both_in_stream_1_V_strb_V_U_vld_out),
    .ack_out(in_stream_1_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_1_V_strb_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_1_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_1_TLAST),
    .vld_in(in_stream_1_TVALID),
    .ack_in(regslice_both_in_stream_1_V_last_V_U_ack_in),
    .data_out(in_stream_1_TLAST_int_regslice),
    .vld_out(regslice_both_in_stream_1_V_last_V_U_vld_out),
    .ack_out(in_stream_1_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_1_V_last_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_stream_0_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_0_TDATA_int_regslice),
    .vld_in(out_stream_0_TVALID_int_regslice),
    .ack_in(out_stream_0_TREADY_int_regslice),
    .data_out(out_stream_0_TDATA),
    .vld_out(regslice_both_out_stream_0_V_data_V_U_vld_out),
    .ack_out(out_stream_0_TREADY),
    .apdone_blk(regslice_both_out_stream_0_V_data_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_0_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(out_stream_0_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_0_V_keep_V_U_ack_in_dummy),
    .data_out(out_stream_0_TKEEP),
    .vld_out(regslice_both_out_stream_0_V_keep_V_U_vld_out),
    .ack_out(out_stream_0_TREADY),
    .apdone_blk(regslice_both_out_stream_0_V_keep_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_0_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_0_TSTRB_int_regslice),
    .vld_in(out_stream_0_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_0_V_strb_V_U_ack_in_dummy),
    .data_out(out_stream_0_TSTRB),
    .vld_out(regslice_both_out_stream_0_V_strb_V_U_vld_out),
    .ack_out(out_stream_0_TREADY),
    .apdone_blk(regslice_both_out_stream_0_V_strb_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_stream_0_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(s_last_reg_1392_pp0_iter3_reg),
    .vld_in(out_stream_0_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_0_V_last_V_U_ack_in_dummy),
    .data_out(out_stream_0_TLAST),
    .vld_out(regslice_both_out_stream_0_V_last_V_U_vld_out),
    .ack_out(out_stream_0_TREADY),
    .apdone_blk(regslice_both_out_stream_0_V_last_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_stream_1_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_1_TDATA_int_regslice),
    .vld_in(out_stream_1_TVALID_int_regslice),
    .ack_in(out_stream_1_TREADY_int_regslice),
    .data_out(out_stream_1_TDATA),
    .vld_out(regslice_both_out_stream_1_V_data_V_U_vld_out),
    .ack_out(out_stream_1_TREADY),
    .apdone_blk(regslice_both_out_stream_1_V_data_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_1_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(out_stream_1_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_1_V_keep_V_U_ack_in_dummy),
    .data_out(out_stream_1_TKEEP),
    .vld_out(regslice_both_out_stream_1_V_keep_V_U_vld_out),
    .ack_out(out_stream_1_TREADY),
    .apdone_blk(regslice_both_out_stream_1_V_keep_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_1_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_1_TSTRB_int_regslice),
    .vld_in(out_stream_1_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_1_V_strb_V_U_ack_in_dummy),
    .data_out(out_stream_1_TSTRB),
    .vld_out(regslice_both_out_stream_1_V_strb_V_U_vld_out),
    .ack_out(out_stream_1_TREADY),
    .apdone_blk(regslice_both_out_stream_1_V_strb_V_U_apdone_blk)
);

beamformer_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_stream_1_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(s_last_reg_1392_pp0_iter3_reg),
    .vld_in(out_stream_1_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_1_V_last_V_U_ack_in_dummy),
    .data_out(out_stream_1_TLAST),
    .vld_out(regslice_both_out_stream_1_V_last_V_U_vld_out),
    .ack_out(out_stream_1_TREADY),
    .apdone_blk(regslice_both_out_stream_1_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_400)) begin
        k1_fu_160 <= k_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln74_12_reg_1804 <= add_ln74_12_fu_1207_p2;
        add_ln74_5_reg_1774 <= add_ln74_5_fu_947_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        mul_ln74_1_reg_1509 <= mul_ln74_1_fu_437_p2;
        mul_ln74_2_reg_1560 <= mul_ln74_2_fu_503_p2;
        mul_ln74_3_reg_1577 <= mul_ln74_3_fu_529_p2;
        mul_ln74_4_reg_1628 <= mul_ln74_4_fu_592_p2;
        mul_ln74_5_reg_1645 <= mul_ln74_5_fu_615_p2;
        mul_ln74_6_reg_1696 <= mul_ln74_6_fu_678_p2;
        mul_ln74_7_reg_1713 <= mul_ln74_7_fu_701_p2;
        mul_ln74_reg_1492 <= mul_ln74_fu_411_p2;
        mul_ln75_1_reg_1543 <= mul_ln75_1_fu_477_p2;
        mul_ln75_2_reg_1594 <= mul_ln75_2_fu_549_p2;
        mul_ln75_3_reg_1611 <= mul_ln75_3_fu_569_p2;
        mul_ln75_4_reg_1662 <= mul_ln75_4_fu_635_p2;
        mul_ln75_5_reg_1679 <= mul_ln75_5_fu_655_p2;
        mul_ln75_6_reg_1730 <= mul_ln75_6_fu_721_p2;
        mul_ln75_7_reg_1747 <= mul_ln75_7_fu_741_p2;
        mul_ln75_reg_1526 <= mul_ln75_fu_457_p2;
        ref_tmp_i_i214_i_0_1_reg_1799 <= ref_tmp_i_i214_i_0_1_fu_1076_p3;
        ref_tmp_i_i214_i_0_reg_1769 <= ref_tmp_i_i214_i_0_fu_816_p3;
        ref_tmp_i_i321_i_0_1_reg_1794 <= ref_tmp_i_i321_i_0_1_fu_1045_p3;
        ref_tmp_i_i321_i_0_reg_1764 <= ref_tmp_i_i321_i_0_fu_785_p3;
        ref_tmp_i_i84_i_0_1506_reg_1779 <= ref_tmp_i_i84_i_0_1506_fu_977_p3;
        ref_tmp_i_i84_i_0_1_1_reg_1809 <= ref_tmp_i_i84_i_0_1_1_fu_1237_p3;
        ref_tmp_i_i_i_0_1527_reg_1784 <= ref_tmp_i_i_i_0_1527_fu_1008_p3;
        ref_tmp_i_i_i_0_1_1_reg_1814 <= ref_tmp_i_i_i_0_1_1_fu_1268_p3;
        s_last_reg_1392_pp0_iter2_reg <= s_last_reg_1392_pp0_iter1_reg;
        s_last_reg_1392_pp0_iter3_reg <= s_last_reg_1392_pp0_iter2_reg;
        sub_ln75_2_reg_1819 <= sub_ln75_2_fu_1275_p2;
        sub_ln75_reg_1789 <= sub_ln75_fu_1015_p2;
        tmp_11_cast_reg_1565 <= {{mul_ln74_2_fu_503_p2[30:14]}};
        tmp_14_cast_reg_1582 <= {{mul_ln74_3_fu_529_p2[30:14]}};
        tmp_17_cast_reg_1599 <= {{mul_ln75_2_fu_549_p2[30:14]}};
        tmp_20_cast_reg_1616 <= {{mul_ln75_3_fu_569_p2[30:14]}};
        tmp_23_cast_reg_1633 <= {{mul_ln74_4_fu_592_p2[30:14]}};
        tmp_26_cast_reg_1650 <= {{mul_ln74_5_fu_615_p2[30:14]}};
        tmp_29_cast_reg_1667 <= {{mul_ln75_4_fu_635_p2[30:14]}};
        tmp_2_cast_reg_1548 <= {{mul_ln75_1_fu_477_p2[30:14]}};
        tmp_32_cast_reg_1684 <= {{mul_ln75_5_fu_655_p2[30:14]}};
        tmp_35_cast_reg_1701 <= {{mul_ln74_6_fu_678_p2[30:14]}};
        tmp_38_cast_reg_1718 <= {{mul_ln74_7_fu_701_p2[30:14]}};
        tmp_41_cast_reg_1735 <= {{mul_ln75_6_fu_721_p2[30:14]}};
        tmp_44_cast_reg_1752 <= {{mul_ln75_7_fu_741_p2[30:14]}};
        tmp_6_cast_reg_1514 <= {{mul_ln74_1_fu_437_p2[30:14]}};
        tmp_9_cast_reg_1531 <= {{mul_ln75_fu_457_p2[30:14]}};
        tmp_cast_reg_1497 <= {{mul_ln74_fu_411_p2[30:14]}};
        trunc_ln74_1_reg_1521 <= trunc_ln74_1_fu_453_p1;
        trunc_ln74_2_reg_1572 <= trunc_ln74_2_fu_519_p1;
        trunc_ln74_3_reg_1589 <= trunc_ln74_3_fu_545_p1;
        trunc_ln74_4_reg_1640 <= trunc_ln74_4_fu_608_p1;
        trunc_ln74_5_reg_1657 <= trunc_ln74_5_fu_631_p1;
        trunc_ln74_6_reg_1708 <= trunc_ln74_6_fu_694_p1;
        trunc_ln74_7_reg_1725 <= trunc_ln74_7_fu_717_p1;
        trunc_ln74_reg_1504 <= trunc_ln74_fu_427_p1;
        trunc_ln75_1_reg_1555 <= trunc_ln75_1_fu_493_p1;
        trunc_ln75_2_reg_1606 <= trunc_ln75_2_fu_565_p1;
        trunc_ln75_3_reg_1623 <= trunc_ln75_3_fu_585_p1;
        trunc_ln75_4_reg_1674 <= trunc_ln75_4_fu_651_p1;
        trunc_ln75_5_reg_1691 <= trunc_ln75_5_fu_671_p1;
        trunc_ln75_6_reg_1742 <= trunc_ln75_6_fu_737_p1;
        trunc_ln75_7_reg_1759 <= trunc_ln75_7_fu_757_p1;
        trunc_ln75_reg_1538 <= trunc_ln75_fu_473_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        s_last_reg_1392 <= in_stream_1_TLAST_int_regslice;
        s_last_reg_1392_pp0_iter1_reg <= s_last_reg_1392;
        w_im_1_reg_1467 <= weights_im_0_1_q0;
        w_im_2_reg_1477 <= weights_im_1_0_q0;
        w_im_3_reg_1487 <= weights_im_1_1_q0;
        w_im_reg_1457 <= weights_im_0_0_q0;
        w_re_1_reg_1462 <= weights_re_0_1_q0;
        w_re_2_reg_1472 <= weights_re_1_0_q0;
        w_re_3_reg_1482 <= weights_re_1_1_q0;
        w_re_reg_1452 <= weights_re_0_0_q0;
        x_im_1_reg_1403 <= {{in_stream_1_TDATA_int_regslice[31:16]}};
        x_im_1_reg_1403_pp0_iter1_reg <= x_im_1_reg_1403;
        x_im_reg_1387 <= {{in_stream_0_TDATA_int_regslice[31:16]}};
        x_im_reg_1387_pp0_iter1_reg <= x_im_reg_1387;
        x_re_1_reg_1398 <= x_re_1_fu_374_p1;
        x_re_1_reg_1398_pp0_iter1_reg <= x_re_1_reg_1398;
        x_re_reg_1382 <= x_re_fu_352_p1;
        x_re_reg_1382_pp0_iter1_reg <= x_re_reg_1382;
    end
end

always @ (*) begin
    if (((icmp_ln143_fu_394_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k1_load = 10'd0;
    end else begin
        ap_sig_allocacmp_k1_load = k1_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_0_TDATA_blk_n = in_stream_0_TVALID_int_regslice;
    end else begin
        in_stream_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_0_TREADY_int_regslice = 1'b1;
    end else begin
        in_stream_0_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_1_TDATA_blk_n = in_stream_1_TVALID_int_regslice;
    end else begin
        in_stream_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_1_TREADY_int_regslice = 1'b1;
    end else begin
        in_stream_1_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        out_stream_0_TDATA_blk_n = out_stream_0_TREADY_int_regslice;
    end else begin
        out_stream_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_stream_0_TVALID_int_regslice = 1'b1;
    end else begin
        out_stream_0_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        out_stream_1_TDATA_blk_n = out_stream_1_TREADY_int_regslice;
    end else begin
        out_stream_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_stream_1_TVALID_int_regslice = 1'b1;
    end else begin
        out_stream_1_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_0_0_ce0_local = 1'b1;
    end else begin
        weights_im_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_0_1_ce0_local = 1'b1;
    end else begin
        weights_im_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_1_0_ce0_local = 1'b1;
    end else begin
        weights_im_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_im_1_1_ce0_local = 1'b1;
    end else begin
        weights_im_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_0_0_ce0_local = 1'b1;
    end else begin
        weights_re_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_0_1_ce0_local = 1'b1;
    end else begin
        weights_re_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_1_0_ce0_local = 1'b1;
    end else begin
        weights_re_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_re_1_1_ce0_local = 1'b1;
    end else begin
        weights_re_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_im_3_fu_1341_p2 = (acc_im_5_fu_1337_p2 - ref_tmp_i_i_i_0_1_1_reg_1814);

assign acc_im_4_fu_1290_p2 = (sub_ln75_reg_1789 + ref_tmp_i_i84_i_0_1506_reg_1779);

assign acc_im_5_fu_1337_p2 = (sub_ln75_2_reg_1819 + ref_tmp_i_i84_i_0_1_1_reg_1809);

assign acc_im_fu_1294_p2 = (acc_im_4_fu_1290_p2 - ref_tmp_i_i_i_0_1527_reg_1784);

assign acc_re_1_fu_1332_p2 = (add_ln74_12_reg_1804 + add_ln74_11_fu_1328_p2);

assign acc_re_fu_1285_p2 = (add_ln74_5_reg_1774 + add_ln74_4_fu_1281_p2);

assign add_ln74_10_fu_1188_p2 = (tmp_38_cast_reg_1718 + 17'd1);

assign add_ln74_11_fu_1328_p2 = (ref_tmp_i_i214_i_0_1_reg_1799 + ref_tmp_i_i321_i_0_1_reg_1794);

assign add_ln74_12_fu_1207_p2 = (ref_tmp_i_i321_i_0_1_1_fu_1169_p3 + ref_tmp_i_i214_i_0_1_1_fu_1200_p3);

assign add_ln74_1_fu_804_p2 = (tmp_6_cast_reg_1514 + 17'd1);

assign add_ln74_2_fu_897_p2 = (tmp_11_cast_reg_1565 + 17'd1);

assign add_ln74_3_fu_928_p2 = (tmp_14_cast_reg_1582 + 17'd1);

assign add_ln74_4_fu_1281_p2 = (ref_tmp_i_i214_i_0_reg_1769 + ref_tmp_i_i321_i_0_reg_1764);

assign add_ln74_5_fu_947_p2 = (ref_tmp_i_i321_i_0_1463_fu_909_p3 + ref_tmp_i_i214_i_0_1484_fu_940_p3);

assign add_ln74_7_fu_1033_p2 = (tmp_23_cast_reg_1633 + 17'd1);

assign add_ln74_8_fu_1064_p2 = (tmp_26_cast_reg_1650 + 17'd1);

assign add_ln74_9_fu_1157_p2 = (tmp_35_cast_reg_1701 + 17'd1);

assign add_ln74_fu_773_p2 = (tmp_cast_reg_1497 + 17'd1);

assign add_ln75_1_fu_866_p2 = (tmp_2_cast_reg_1548 + 17'd1);

assign add_ln75_2_fu_965_p2 = (tmp_17_cast_reg_1599 + 17'd1);

assign add_ln75_3_fu_996_p2 = (tmp_20_cast_reg_1616 + 17'd1);

assign add_ln75_5_fu_1095_p2 = (tmp_29_cast_reg_1667 + 17'd1);

assign add_ln75_6_fu_1126_p2 = (tmp_32_cast_reg_1684 + 17'd1);

assign add_ln75_7_fu_1225_p2 = (tmp_41_cast_reg_1735 + 17'd1);

assign add_ln75_8_fu_1256_p2 = (tmp_44_cast_reg_1752 + 17'd1);

assign add_ln75_fu_835_p2 = (tmp_9_cast_reg_1531 + 17'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & ((regslice_both_out_stream_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_stream_0_V_data_V_U_apdone_blk == 1'b1))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & ((regslice_both_out_stream_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_stream_0_V_data_V_U_apdone_blk == 1'b1))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (1'b1 == ap_block_state5_pp0_stage0_iter4))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & ((regslice_both_out_stream_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_stream_0_V_data_V_U_apdone_blk == 1'b1))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (1'b1 == ap_block_state5_pp0_stage0_iter4))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((in_stream_1_TVALID_int_regslice == 1'b0) | (in_stream_0_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((out_stream_1_TREADY_int_regslice == 1'b0) | (out_stream_0_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_stream_1_TREADY_int_regslice == 1'b0) | (out_stream_0_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6_io = ((out_stream_1_TREADY_int_regslice == 1'b0) | (out_stream_0_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((regslice_both_out_stream_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_stream_0_V_data_V_U_apdone_blk == 1'b1) | (out_stream_1_TREADY_int_regslice == 1'b0) | (out_stream_0_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_condition_400 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign icmp_ln143_fu_394_p2 = ((ap_sig_allocacmp_k1_load == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_799_p2 = ((trunc_ln74_1_reg_1521 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_2_fu_892_p2 = ((trunc_ln74_2_reg_1572 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_3_fu_923_p2 = ((trunc_ln74_3_reg_1589 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_4_fu_1028_p2 = ((trunc_ln74_4_reg_1640 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_5_fu_1059_p2 = ((trunc_ln74_5_reg_1657 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_6_fu_1152_p2 = ((trunc_ln74_6_reg_1708 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_7_fu_1183_p2 = ((trunc_ln74_7_reg_1725 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_768_p2 = ((trunc_ln74_reg_1504 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_861_p2 = ((trunc_ln75_1_reg_1555 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_2_fu_960_p2 = ((trunc_ln75_2_reg_1606 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_3_fu_991_p2 = ((trunc_ln75_3_reg_1623 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_4_fu_1090_p2 = ((trunc_ln75_4_reg_1674 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_5_fu_1121_p2 = ((trunc_ln75_5_reg_1691 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_6_fu_1220_p2 = ((trunc_ln75_6_reg_1742 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_7_fu_1251_p2 = ((trunc_ln75_7_reg_1759 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_830_p2 = ((trunc_ln75_reg_1538 != 14'd0) ? 1'b1 : 1'b0);

assign in_stream_0_TREADY = regslice_both_in_stream_0_V_data_V_U_ack_in;

assign in_stream_1_TREADY = regslice_both_in_stream_1_V_data_V_U_ack_in;

assign k_fu_388_p2 = (ap_sig_allocacmp_k1_load + 10'd1);

assign mul_ln74_1_fu_437_p0 = sext_ln74_3_fu_434_p1;

assign mul_ln74_1_fu_437_p1 = sext_ln74_2_fu_431_p1;

assign mul_ln74_2_fu_503_p0 = sext_ln74_5_fu_500_p1;

assign mul_ln74_2_fu_503_p1 = sext_ln74_4_fu_497_p1;

assign mul_ln74_3_fu_529_p0 = sext_ln74_7_fu_526_p1;

assign mul_ln74_3_fu_529_p1 = sext_ln74_6_fu_523_p1;

assign mul_ln74_4_fu_592_p0 = sext_ln74_8_fu_589_p1;

assign mul_ln74_4_fu_592_p1 = sext_ln74_fu_405_p1;

assign mul_ln74_5_fu_615_p0 = sext_ln74_9_fu_612_p1;

assign mul_ln74_5_fu_615_p1 = sext_ln74_2_fu_431_p1;

assign mul_ln74_6_fu_678_p0 = sext_ln74_10_fu_675_p1;

assign mul_ln74_6_fu_678_p1 = sext_ln74_4_fu_497_p1;

assign mul_ln74_7_fu_701_p0 = sext_ln74_11_fu_698_p1;

assign mul_ln74_7_fu_701_p1 = sext_ln74_6_fu_523_p1;

assign mul_ln74_fu_411_p0 = sext_ln74_1_fu_408_p1;

assign mul_ln74_fu_411_p1 = sext_ln74_fu_405_p1;

assign mul_ln75_1_fu_477_p0 = sext_ln74_3_fu_434_p1;

assign mul_ln75_1_fu_477_p1 = sext_ln74_fu_405_p1;

assign mul_ln75_2_fu_549_p0 = sext_ln74_5_fu_500_p1;

assign mul_ln75_2_fu_549_p1 = sext_ln74_6_fu_523_p1;

assign mul_ln75_3_fu_569_p0 = sext_ln74_7_fu_526_p1;

assign mul_ln75_3_fu_569_p1 = sext_ln74_4_fu_497_p1;

assign mul_ln75_4_fu_635_p0 = sext_ln74_8_fu_589_p1;

assign mul_ln75_4_fu_635_p1 = sext_ln74_2_fu_431_p1;

assign mul_ln75_5_fu_655_p0 = sext_ln74_9_fu_612_p1;

assign mul_ln75_5_fu_655_p1 = sext_ln74_fu_405_p1;

assign mul_ln75_6_fu_721_p0 = sext_ln74_10_fu_675_p1;

assign mul_ln75_6_fu_721_p1 = sext_ln74_6_fu_523_p1;

assign mul_ln75_7_fu_741_p0 = sext_ln74_11_fu_698_p1;

assign mul_ln75_7_fu_741_p1 = sext_ln74_4_fu_497_p1;

assign mul_ln75_fu_457_p0 = sext_ln74_1_fu_408_p1;

assign mul_ln75_fu_457_p1 = sext_ln74_2_fu_431_p1;

assign out_im_1_fu_1356_p4 = {{acc_im_3_fu_1341_p2[16:1]}};

assign out_im_fu_1309_p4 = {{acc_im_fu_1294_p2[16:1]}};

assign out_re_1_fu_1346_p4 = {{acc_re_1_fu_1332_p2[16:1]}};

assign out_re_fu_1299_p4 = {{acc_re_fu_1285_p2[16:1]}};

assign out_stream_0_TDATA_int_regslice = {{out_im_fu_1309_p4}, {out_re_fu_1299_p4}};

assign out_stream_0_TSTRB_int_regslice = 'bx;

assign out_stream_0_TVALID = regslice_both_out_stream_0_V_data_V_U_vld_out;

assign out_stream_1_TDATA_int_regslice = {{out_im_1_fu_1356_p4}, {out_re_1_fu_1346_p4}};

assign out_stream_1_TSTRB_int_regslice = 'bx;

assign out_stream_1_TVALID = regslice_both_out_stream_1_V_data_V_U_vld_out;

assign ref_tmp_i_i214_i_0_1484_fu_940_p3 = ((tmp_5_fu_916_p3[0:0] == 1'b1) ? select_ln74_3_fu_933_p3 : tmp_14_cast_reg_1582);

assign ref_tmp_i_i214_i_0_1_1_fu_1200_p3 = ((tmp_13_fu_1176_p3[0:0] == 1'b1) ? select_ln74_7_fu_1193_p3 : tmp_38_cast_reg_1718);

assign ref_tmp_i_i214_i_0_1_fu_1076_p3 = ((tmp_9_fu_1052_p3[0:0] == 1'b1) ? select_ln74_5_fu_1069_p3 : tmp_26_cast_reg_1650);

assign ref_tmp_i_i214_i_0_fu_816_p3 = ((tmp_1_fu_792_p3[0:0] == 1'b1) ? select_ln74_1_fu_809_p3 : tmp_6_cast_reg_1514);

assign ref_tmp_i_i321_i_0_1463_fu_909_p3 = ((tmp_4_fu_885_p3[0:0] == 1'b1) ? select_ln74_2_fu_902_p3 : tmp_11_cast_reg_1565);

assign ref_tmp_i_i321_i_0_1_1_fu_1169_p3 = ((tmp_12_fu_1145_p3[0:0] == 1'b1) ? select_ln74_6_fu_1162_p3 : tmp_35_cast_reg_1701);

assign ref_tmp_i_i321_i_0_1_fu_1045_p3 = ((tmp_8_fu_1021_p3[0:0] == 1'b1) ? select_ln74_4_fu_1038_p3 : tmp_23_cast_reg_1633);

assign ref_tmp_i_i321_i_0_fu_785_p3 = ((tmp_fu_761_p3[0:0] == 1'b1) ? select_ln74_fu_778_p3 : tmp_cast_reg_1497);

assign ref_tmp_i_i84_i_0_1506_fu_977_p3 = ((tmp_6_fu_953_p3[0:0] == 1'b1) ? select_ln75_2_fu_970_p3 : tmp_17_cast_reg_1599);

assign ref_tmp_i_i84_i_0_1_1_fu_1237_p3 = ((tmp_14_fu_1213_p3[0:0] == 1'b1) ? select_ln75_6_fu_1230_p3 : tmp_41_cast_reg_1735);

assign ref_tmp_i_i84_i_0_1_fu_1107_p3 = ((tmp_10_fu_1083_p3[0:0] == 1'b1) ? select_ln75_4_fu_1100_p3 : tmp_29_cast_reg_1667);

assign ref_tmp_i_i84_i_0_fu_847_p3 = ((tmp_2_fu_823_p3[0:0] == 1'b1) ? select_ln75_fu_840_p3 : tmp_9_cast_reg_1531);

assign ref_tmp_i_i_i_0_1527_fu_1008_p3 = ((tmp_7_fu_984_p3[0:0] == 1'b1) ? select_ln75_3_fu_1001_p3 : tmp_20_cast_reg_1616);

assign ref_tmp_i_i_i_0_1_1_fu_1268_p3 = ((tmp_15_fu_1244_p3[0:0] == 1'b1) ? select_ln75_7_fu_1261_p3 : tmp_44_cast_reg_1752);

assign ref_tmp_i_i_i_0_1_fu_1138_p3 = ((tmp_11_fu_1114_p3[0:0] == 1'b1) ? select_ln75_5_fu_1131_p3 : tmp_32_cast_reg_1684);

assign ref_tmp_i_i_i_0_fu_878_p3 = ((tmp_3_fu_854_p3[0:0] == 1'b1) ? select_ln75_1_fu_871_p3 : tmp_2_cast_reg_1548);

assign select_ln74_1_fu_809_p3 = ((icmp_ln74_1_fu_799_p2[0:0] == 1'b1) ? add_ln74_1_fu_804_p2 : tmp_6_cast_reg_1514);

assign select_ln74_2_fu_902_p3 = ((icmp_ln74_2_fu_892_p2[0:0] == 1'b1) ? add_ln74_2_fu_897_p2 : tmp_11_cast_reg_1565);

assign select_ln74_3_fu_933_p3 = ((icmp_ln74_3_fu_923_p2[0:0] == 1'b1) ? add_ln74_3_fu_928_p2 : tmp_14_cast_reg_1582);

assign select_ln74_4_fu_1038_p3 = ((icmp_ln74_4_fu_1028_p2[0:0] == 1'b1) ? add_ln74_7_fu_1033_p2 : tmp_23_cast_reg_1633);

assign select_ln74_5_fu_1069_p3 = ((icmp_ln74_5_fu_1059_p2[0:0] == 1'b1) ? add_ln74_8_fu_1064_p2 : tmp_26_cast_reg_1650);

assign select_ln74_6_fu_1162_p3 = ((icmp_ln74_6_fu_1152_p2[0:0] == 1'b1) ? add_ln74_9_fu_1157_p2 : tmp_35_cast_reg_1701);

assign select_ln74_7_fu_1193_p3 = ((icmp_ln74_7_fu_1183_p2[0:0] == 1'b1) ? add_ln74_10_fu_1188_p2 : tmp_38_cast_reg_1718);

assign select_ln74_fu_778_p3 = ((icmp_ln74_fu_768_p2[0:0] == 1'b1) ? add_ln74_fu_773_p2 : tmp_cast_reg_1497);

assign select_ln75_1_fu_871_p3 = ((icmp_ln75_1_fu_861_p2[0:0] == 1'b1) ? add_ln75_1_fu_866_p2 : tmp_2_cast_reg_1548);

assign select_ln75_2_fu_970_p3 = ((icmp_ln75_2_fu_960_p2[0:0] == 1'b1) ? add_ln75_2_fu_965_p2 : tmp_17_cast_reg_1599);

assign select_ln75_3_fu_1001_p3 = ((icmp_ln75_3_fu_991_p2[0:0] == 1'b1) ? add_ln75_3_fu_996_p2 : tmp_20_cast_reg_1616);

assign select_ln75_4_fu_1100_p3 = ((icmp_ln75_4_fu_1090_p2[0:0] == 1'b1) ? add_ln75_5_fu_1095_p2 : tmp_29_cast_reg_1667);

assign select_ln75_5_fu_1131_p3 = ((icmp_ln75_5_fu_1121_p2[0:0] == 1'b1) ? add_ln75_6_fu_1126_p2 : tmp_32_cast_reg_1684);

assign select_ln75_6_fu_1230_p3 = ((icmp_ln75_6_fu_1220_p2[0:0] == 1'b1) ? add_ln75_7_fu_1225_p2 : tmp_41_cast_reg_1735);

assign select_ln75_7_fu_1261_p3 = ((icmp_ln75_7_fu_1251_p2[0:0] == 1'b1) ? add_ln75_8_fu_1256_p2 : tmp_44_cast_reg_1752);

assign select_ln75_fu_840_p3 = ((icmp_ln75_fu_830_p2[0:0] == 1'b1) ? add_ln75_fu_835_p2 : tmp_9_cast_reg_1531);

assign sext_ln74_10_fu_675_p1 = $signed(w_re_3_reg_1482);

assign sext_ln74_11_fu_698_p1 = $signed(w_im_3_reg_1487);

assign sext_ln74_1_fu_408_p1 = $signed(w_re_reg_1452);

assign sext_ln74_2_fu_431_p1 = $signed(x_im_reg_1387_pp0_iter1_reg);

assign sext_ln74_3_fu_434_p1 = $signed(w_im_reg_1457);

assign sext_ln74_4_fu_497_p1 = $signed(x_re_1_reg_1398_pp0_iter1_reg);

assign sext_ln74_5_fu_500_p1 = $signed(w_re_1_reg_1462);

assign sext_ln74_6_fu_523_p1 = $signed(x_im_1_reg_1403_pp0_iter1_reg);

assign sext_ln74_7_fu_526_p1 = $signed(w_im_1_reg_1467);

assign sext_ln74_8_fu_589_p1 = $signed(w_re_2_reg_1472);

assign sext_ln74_9_fu_612_p1 = $signed(w_im_2_reg_1477);

assign sext_ln74_fu_405_p1 = $signed(x_re_reg_1382_pp0_iter1_reg);

assign sub_ln75_2_fu_1275_p2 = (ref_tmp_i_i84_i_0_1_fu_1107_p3 - ref_tmp_i_i_i_0_1_fu_1138_p3);

assign sub_ln75_fu_1015_p2 = (ref_tmp_i_i84_i_0_fu_847_p3 - ref_tmp_i_i_i_0_fu_878_p3);

assign tmp_10_fu_1083_p3 = mul_ln75_4_reg_1662[32'd31];

assign tmp_11_fu_1114_p3 = mul_ln75_5_reg_1679[32'd31];

assign tmp_12_fu_1145_p3 = mul_ln74_6_reg_1696[32'd31];

assign tmp_13_fu_1176_p3 = mul_ln74_7_reg_1713[32'd31];

assign tmp_14_fu_1213_p3 = mul_ln75_6_reg_1730[32'd31];

assign tmp_15_fu_1244_p3 = mul_ln75_7_reg_1747[32'd31];

assign tmp_1_fu_792_p3 = mul_ln74_1_reg_1509[32'd31];

assign tmp_2_fu_823_p3 = mul_ln75_reg_1526[32'd31];

assign tmp_3_fu_854_p3 = mul_ln75_1_reg_1543[32'd31];

assign tmp_4_fu_885_p3 = mul_ln74_2_reg_1560[32'd31];

assign tmp_5_fu_916_p3 = mul_ln74_3_reg_1577[32'd31];

assign tmp_6_fu_953_p3 = mul_ln75_2_reg_1594[32'd31];

assign tmp_7_fu_984_p3 = mul_ln75_3_reg_1611[32'd31];

assign tmp_8_fu_1021_p3 = mul_ln74_4_reg_1628[32'd31];

assign tmp_9_fu_1052_p3 = mul_ln74_5_reg_1645[32'd31];

assign tmp_fu_761_p3 = mul_ln74_reg_1492[32'd31];

assign trunc_ln74_1_fu_453_p1 = mul_ln74_1_fu_437_p2[13:0];

assign trunc_ln74_2_fu_519_p1 = mul_ln74_2_fu_503_p2[13:0];

assign trunc_ln74_3_fu_545_p1 = mul_ln74_3_fu_529_p2[13:0];

assign trunc_ln74_4_fu_608_p1 = mul_ln74_4_fu_592_p2[13:0];

assign trunc_ln74_5_fu_631_p1 = mul_ln74_5_fu_615_p2[13:0];

assign trunc_ln74_6_fu_694_p1 = mul_ln74_6_fu_678_p2[13:0];

assign trunc_ln74_7_fu_717_p1 = mul_ln74_7_fu_701_p2[13:0];

assign trunc_ln74_fu_427_p1 = mul_ln74_fu_411_p2[13:0];

assign trunc_ln75_1_fu_493_p1 = mul_ln75_1_fu_477_p2[13:0];

assign trunc_ln75_2_fu_565_p1 = mul_ln75_2_fu_549_p2[13:0];

assign trunc_ln75_3_fu_585_p1 = mul_ln75_3_fu_569_p2[13:0];

assign trunc_ln75_4_fu_651_p1 = mul_ln75_4_fu_635_p2[13:0];

assign trunc_ln75_5_fu_671_p1 = mul_ln75_5_fu_655_p2[13:0];

assign trunc_ln75_6_fu_737_p1 = mul_ln75_6_fu_721_p2[13:0];

assign trunc_ln75_7_fu_757_p1 = mul_ln75_7_fu_741_p2[13:0];

assign trunc_ln75_fu_473_p1 = mul_ln75_fu_457_p2[13:0];

assign weights_im_0_0_address0 = zext_ln143_fu_336_p1;

assign weights_im_0_1_address0 = zext_ln143_fu_336_p1;

assign weights_im_1_0_address0 = zext_ln143_fu_336_p1;

assign weights_im_1_1_address0 = zext_ln143_fu_336_p1;

assign weights_re_0_0_address0 = zext_ln143_fu_336_p1;

assign weights_re_0_1_address0 = zext_ln143_fu_336_p1;

assign weights_re_1_0_address0 = zext_ln143_fu_336_p1;

assign weights_re_1_1_address0 = zext_ln143_fu_336_p1;

assign x_re_1_fu_374_p1 = in_stream_1_TDATA_int_regslice[15:0];

assign x_re_fu_352_p1 = in_stream_0_TDATA_int_regslice[15:0];

assign zext_ln143_fu_336_p1 = ap_sig_allocacmp_k1_load;


reg find_kernel_block = 0;
// synthesis translate_off
`include "beamformer_top_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //beamformer_top

