

================================================================
== Vivado HLS Report for 'array_mem_perform'
================================================================
* Date:           Wed Jul 24 20:41:28 2019

* Version:        2019.2.0 (Build 2598131 on Mon Jul 22 21:19:42 MDT 2019)
* Project:        proj_array_mem_perform
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.586|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SUM_LOOP  |  127|  127|         2|          1|          1|   126|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       50|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       87|    -|
|Register             |        -|      -|       39|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       39|      137|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln102_fu_143_p2     |     +    |      0|  0|   8|           1|           8|
    |add_ln1307_1_fu_175_p2  |     +    |      0|  0|   9|           9|           9|
    |add_ln1307_fu_161_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln654_fu_185_p2     |     +    |      0|  0|  10|          10|          10|
    |icmp_ln102_fu_132_p2    |   icmp   |      0|  0|  13|           8|           9|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  50|          37|          46|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_7_reg_113          |   9|          2|    7|         14|
    |empty_reg_104            |   9|          2|    7|         14|
    |i_reg_81                 |   9|          2|    8|         16|
    |mem_Addr_A_orig          |  15|          3|   32|         96|
    |sum_reg_92               |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   66|        167|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_7_reg_113          |   7|   0|    7|          0|
    |empty_reg_104            |   7|   0|    7|          0|
    |i_reg_81                 |   8|   0|    8|          0|
    |icmp_ln102_reg_211       |   1|   0|    1|          0|
    |sum_reg_92               |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_start    |  in |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_done     | out |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_idle     | out |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_ready    | out |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_return   | out |   10| ap_ctrl_hs | array_mem_perform | return value |
|mem_Addr_A  | out |   32|    bram    |        mem        |     array    |
|mem_EN_A    | out |    1|    bram    |        mem        |     array    |
|mem_WEN_A   | out |    1|    bram    |        mem        |     array    |
|mem_Din_A   | out |    8|    bram    |        mem        |     array    |
|mem_Dout_A  |  in |    8|    bram    |        mem        |     array    |
|mem_Clk_A   | out |    1|    bram    |        mem        |     array    |
|mem_Rst_A   | out |    1|    bram    |        mem        |     array    |
|mem_Addr_B  | out |   32|    bram    |        mem        |     array    |
|mem_EN_B    | out |    1|    bram    |        mem        |     array    |
|mem_WEN_B   | out |    1|    bram    |        mem        |     array    |
|mem_Din_B   | out |    8|    bram    |        mem        |     array    |
|mem_Dout_B  |  in |    8|    bram    |        mem        |     array    |
|mem_Clk_B   | out |    1|    bram    |        mem        |     array    |
|mem_Rst_B   | out |    1|    bram    |        mem        |     array    |
+------------+-----+-----+------------+-------------------+--------------+

