- tb_REG_FILE.sv:55: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 55ns; walltime 0.003 s; speed 15.055 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 121 MB
