

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
================================================================
* Date:           Wed Mar 29 20:48:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7189|     7189|  71.890 us|  71.890 us|  7189|  7189|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |     7187|     7187|        13|          1|          1|  7176|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 19 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln46_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln46"   --->   Operation 21 'read' 'zext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_mid127_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_mid127"   --->   Operation 22 'read' 'p_mid127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 23 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln39_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln39"   --->   Operation 24 'read' 'add_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46_cast = zext i11 %zext_ln46_read"   --->   Operation 25 'zext' 'zext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_13, void @empty, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten39"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i13 %indvar_flatten39" [utils.cpp:34]   --->   Operation 33 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten39_load, i13 7176" [utils.cpp:34]   --->   Operation 34 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten39_load, i13 1" [utils.cpp:34]   --->   Operation 35 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc37.i, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit.exitStub" [utils.cpp:34]   --->   Operation 36 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 37 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten_load_1, i12 2392" [utils.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten_load, i12 1" [utils.cpp:37]   --->   Operation 40 'add' 'add_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 41 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln42 = store i13 %add_ln34_2, i13 %indvar_flatten39" [utils.cpp:42]   --->   Operation 42 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln42 = store i12 %select_ln37_4, i12 %indvar_flatten" [utils.cpp:42]   --->   Operation 43 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [utils.cpp:37]   --->   Operation 44 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [utils.cpp:42]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:34]   --->   Operation 46 'load' 'c_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c_load, i2 1" [utils.cpp:34]   --->   Operation 47 'add' 'add_ln34' <Predicate = (!icmp_ln34 & icmp_ln37)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i_2" [utils.cpp:34]   --->   Operation 48 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c_load" [utils.cpp:34]   --->   Operation 49 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 50 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j_load, i6 46" [utils.cpp:42]   --->   Operation 51 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 52 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 53 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 54 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j_load" [utils.cpp:37]   --->   Operation 55 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 56 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 57 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln46_1 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 58 'add' 'add_ln46_1' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln42 = store i2 %select_ln34_1, i2 %c" [utils.cpp:42]   --->   Operation 60 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %select_ln37_1, i6 %i" [utils.cpp:42]   --->   Operation 61 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %add_ln42, i6 %j" [utils.cpp:42]   --->   Operation 62 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body9.i" [utils.cpp:42]   --->   Operation 63 'br' 'br_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i_2" [utils.cpp:37]   --->   Operation 65 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln39_read, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 66 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 67 'icmp' 'empty' <Predicate = (!icmp_ln37 & !and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 69 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 70 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid127_read, i1 %empty" [utils.cpp:34]   --->   Operation 71 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln39_read, i11 %add_ln39_1" [utils.cpp:34]   --->   Operation 72 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 73 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %add_ln39_read, i11 %zext_ln37_1" [utils.cpp:39]   --->   Operation 74 'add' 'add_ln39_2' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.88ns)   --->   "%p_mid14 = icmp_ugt  i11 %add_ln39_2, i11 735" [utils.cpp:39]   --->   Operation 75 'icmp' 'p_mid14' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid14, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 76 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_2, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 77 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 78 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 79 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 80 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 81 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_1" [utils.cpp:46]   --->   Operation 82 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %zext_ln46_cast" [utils.cpp:46]   --->   Operation 83 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 84 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 85 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [10/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 86 'urem' 'urem_ln47' <Predicate = (!icmp_ln34)> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i6 %select_ln37" [utils.cpp:47]   --->   Operation 87 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (4.17ns)   --->   "%mul_ln47_1 = mul i13 %zext_ln47_3, i13 74" [utils.cpp:47]   --->   Operation 88 'mul' 'mul_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln47_1, i32 9, i32 12" [utils.cpp:47]   --->   Operation 89 'partselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void %if.else.i, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 90 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 91 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_8" [utils.cpp:49]   --->   Operation 92 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 93 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 94 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc.i" [utils.cpp:48]   --->   Operation 96 'br' 'br_ln48' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln34_1" [utils.cpp:47]   --->   Operation 97 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i8 %zext_ln47, i8 52" [utils.cpp:47]   --->   Operation 98 'mul' 'mul_ln47' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 99 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 100 'add' 'add_ln34_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln37_1" [utils.cpp:47]   --->   Operation 101 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln47 = add i8 %mul_ln47, i8 %zext_ln47_1" [utils.cpp:47]   --->   Operation 102 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %add_ln47" [utils.cpp:47]   --->   Operation 103 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln47, i3 0" [utils.cpp:47]   --->   Operation 104 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47 = sub i11 %p_shl, i11 %zext_ln47_2" [utils.cpp:47]   --->   Operation 105 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [9/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 106 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i4 %tmp" [utils.cpp:47]   --->   Operation 107 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i11 %sub_ln47, i11 %zext_ln47_4" [utils.cpp:47]   --->   Operation 108 'add' 'add_ln47_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 109 'sext' 'sext_ln49_1' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 110 'add' 'add_ln49_2' <Predicate = (!or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 111 'partselect' 'trunc_ln1' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 112 'sext' 'sext_ln49' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 113 'getelementptr' 'fm_addr' <Predicate = (!or_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [8/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 114 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 115 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 116 [7/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 116 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 117 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 118 [6/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 118 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 119 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [5/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 120 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 121 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [4/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 122 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 123 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 124 [3/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 124 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 125 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 126 [2/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 126 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 127 'readreq' 'fm_load_req' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 128 [1/10] (4.04ns)   --->   "%urem_ln47 = urem i6 %select_ln37, i6 7" [utils.cpp:47]   --->   Operation 128 'urem' 'urem_ln47' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i3 %urem_ln47" [utils.cpp:47]   --->   Operation 129 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:49]   --->   Operation 130 'read' 'fm_addr_read' <Predicate = (!or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 131 [1/1] (0.95ns)   --->   "%switch_ln49 = switch i3 %trunc_ln47, void %arrayidx216.0.0.05.i70.case.6162, i3 0, void %arrayidx216.0.0.05.i70.case.0156, i3 1, void %arrayidx216.0.0.05.i70.case.1157, i3 2, void %arrayidx216.0.0.05.i70.case.2158, i3 3, void %arrayidx216.0.0.05.i70.case.3159, i3 4, void %arrayidx216.0.0.05.i70.case.4160, i3 5, void %arrayidx216.0.0.05.i70.case.5161" [utils.cpp:49]   --->   Operation 131 'switch' 'switch_ln49' <Predicate = (!or_ln46)> <Delay = 0.95>
ST_12 : Operation 132 [1/1] (0.95ns)   --->   "%switch_ln47 = switch i3 %trunc_ln47, void %arrayidx216.0.0.05.i70.case.6, i3 0, void %arrayidx216.0.0.05.i70.case.0, i3 1, void %arrayidx216.0.0.05.i70.case.1, i3 2, void %arrayidx216.0.0.05.i70.case.2, i3 3, void %arrayidx216.0.0.05.i70.case.3, i3 4, void %arrayidx216.0.0.05.i70.case.4, i3 5, void %arrayidx216.0.0.05.i70.case.5" [utils.cpp:47]   --->   Operation 132 'switch' 'switch_ln47' <Predicate = (or_ln46)> <Delay = 0.95>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 133 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 134 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 137 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [utils.cpp:42]   --->   Operation 138 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i11 %add_ln47_1" [utils.cpp:47]   --->   Operation 139 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 140 'getelementptr' 'conv_in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1_addr = getelementptr i16 %conv_in_buf_V_1, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 141 'getelementptr' 'conv_in_buf_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2_addr = getelementptr i16 %conv_in_buf_V_2, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 142 'getelementptr' 'conv_in_buf_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%conv_in_buf_V_3_addr = getelementptr i16 %conv_in_buf_V_3, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 143 'getelementptr' 'conv_in_buf_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%conv_in_buf_V_4_addr = getelementptr i16 %conv_in_buf_V_4, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 144 'getelementptr' 'conv_in_buf_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%conv_in_buf_V_5_addr = getelementptr i16 %conv_in_buf_V_5, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 145 'getelementptr' 'conv_in_buf_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%conv_in_buf_V_6_addr = getelementptr i16 %conv_in_buf_V_6, i64 0, i64 %zext_ln47_5" [utils.cpp:47]   --->   Operation 146 'getelementptr' 'conv_in_buf_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_5_addr" [utils.cpp:49]   --->   Operation 147 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 148 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 5)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_4_addr" [utils.cpp:49]   --->   Operation 149 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 150 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 4)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_3_addr" [utils.cpp:49]   --->   Operation 151 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 152 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 3)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_2_addr" [utils.cpp:49]   --->   Operation 153 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 154 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 2)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_1_addr" [utils.cpp:49]   --->   Operation 155 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 156 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_addr" [utils.cpp:49]   --->   Operation 157 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 158 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 0)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %fm_addr_read, i11 %conv_in_buf_V_6_addr" [utils.cpp:49]   --->   Operation 159 'store' 'store_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 7) | (!or_ln46 & trunc_ln47 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx216.0.0.05.i70.exit155" [utils.cpp:49]   --->   Operation 160 'br' 'br_ln49' <Predicate = (!or_ln46 & trunc_ln47 == 7) | (!or_ln46 & trunc_ln47 == 6)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_5_addr" [utils.cpp:47]   --->   Operation 161 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 162 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 5)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_4_addr" [utils.cpp:47]   --->   Operation 163 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 164 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 4)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_3_addr" [utils.cpp:47]   --->   Operation 165 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 166 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 3)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_2_addr" [utils.cpp:47]   --->   Operation 167 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 168 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 2)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_1_addr" [utils.cpp:47]   --->   Operation 169 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 170 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 1)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 171 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 172 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 0)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 0, i11 %conv_in_buf_V_6_addr" [utils.cpp:47]   --->   Operation 173 'store' 'store_ln47' <Predicate = (or_ln46 & trunc_ln47 == 7) | (or_ln46 & trunc_ln47 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1092> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx216.0.0.05.i70.exit" [utils.cpp:47]   --->   Operation 174 'br' 'br_ln47' <Predicate = (or_ln46 & trunc_ln47 == 7) | (or_ln46 & trunc_ln47 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.28ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [15]  (0 ns)
	'load' operation ('indvar_flatten_load_1', utils.cpp:37) on local variable 'indvar_flatten' [43]  (0 ns)
	'icmp' operation ('icmp_ln37', utils.cpp:37) [48]  (1.99 ns)
	'select' operation ('select_ln37_4', utils.cpp:37) [171]  (0.697 ns)
	'store' operation ('store_ln42', utils.cpp:42) of variable 'select_ln37_4', utils.cpp:37 on local variable 'indvar_flatten' [174]  (1.59 ns)

 <State 2>: 7.01ns
The critical path consists of the following:
	'load' operation ('j_load', utils.cpp:42) on local variable 'j' [42]  (0 ns)
	'icmp' operation ('icmp_ln42', utils.cpp:42) [61]  (1.43 ns)
	'and' operation ('and_ln34', utils.cpp:34) [62]  (0.978 ns)
	'or' operation ('or_ln37', utils.cpp:37) [65]  (0 ns)
	'select' operation ('select_ln37', utils.cpp:37) [66]  (1.19 ns)
	'add' operation ('add_ln42', utils.cpp:42) [169]  (1.83 ns)
	'store' operation ('store_ln42', utils.cpp:42) of variable 'add_ln42', utils.cpp:42 on local variable 'j' [176]  (1.59 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'add' operation ('add_ln39_1', utils.cpp:39) [35]  (1.64 ns)
	'select' operation ('select_ln34_3', utils.cpp:34) [58]  (0 ns)
	'select' operation ('select_ln37_3', utils.cpp:37) [77]  (0.692 ns)
	'add' operation ('add_ln49_1', utils.cpp:49) [110]  (4.11 ns)

 <State 4>: 7.12ns
The critical path consists of the following:
	'mul' operation of DSP[69] ('mul_ln47', utils.cpp:47) [52]  (3.36 ns)
	'add' operation of DSP[69] ('add_ln47', utils.cpp:47) [69]  (0 ns)
	'sub' operation ('sub_ln47', utils.cpp:47) [72]  (0 ns)
	'add' operation ('add_ln47_1', utils.cpp:47) [95]  (3.76 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [116]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [116]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [116]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [116]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [116]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [116]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [116]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('fm_addr_read', utils.cpp:49) on port 'fm' (utils.cpp:49) [117]  (7.3 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_in_buf_V_4_addr', utils.cpp:47) [101]  (0 ns)
	'store' operation ('store_ln49', utils.cpp:49) of variable 'fm_addr_read', utils.cpp:49 on array 'conv_in_buf_V_4' [123]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
