vendor_name = ModelSim
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Waveform.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/lucas/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/db/Processador.cbx.xml
design_name = processador
instance = comp, \outPC[0]~output\, outPC[0]~output, processador, 1
instance = comp, \outPC[1]~output\, outPC[1]~output, processador, 1
instance = comp, \outPC[2]~output\, outPC[2]~output, processador, 1
instance = comp, \outPC[3]~output\, outPC[3]~output, processador, 1
instance = comp, \outPC[4]~output\, outPC[4]~output, processador, 1
instance = comp, \outPC[5]~output\, outPC[5]~output, processador, 1
instance = comp, \outPC[6]~output\, outPC[6]~output, processador, 1
instance = comp, \outPC[7]~output\, outPC[7]~output, processador, 1
instance = comp, \outROM[0]~output\, outROM[0]~output, processador, 1
instance = comp, \outROM[1]~output\, outROM[1]~output, processador, 1
instance = comp, \outROM[2]~output\, outROM[2]~output, processador, 1
instance = comp, \outROM[3]~output\, outROM[3]~output, processador, 1
instance = comp, \outROM[4]~output\, outROM[4]~output, processador, 1
instance = comp, \outROM[5]~output\, outROM[5]~output, processador, 1
instance = comp, \outROM[6]~output\, outROM[6]~output, processador, 1
instance = comp, \outROM[7]~output\, outROM[7]~output, processador, 1
instance = comp, \Opcode[0]~output\, Opcode[0]~output, processador, 1
instance = comp, \Opcode[1]~output\, Opcode[1]~output, processador, 1
instance = comp, \Opcode[2]~output\, Opcode[2]~output, processador, 1
instance = comp, \Opcode[3]~output\, Opcode[3]~output, processador, 1
instance = comp, \JumpAddress[0]~output\, JumpAddress[0]~output, processador, 1
instance = comp, \JumpAddress[1]~output\, JumpAddress[1]~output, processador, 1
instance = comp, \JumpAddress[2]~output\, JumpAddress[2]~output, processador, 1
instance = comp, \JumpAddress[3]~output\, JumpAddress[3]~output, processador, 1
instance = comp, \Reg1Address[0]~output\, Reg1Address[0]~output, processador, 1
instance = comp, \Reg1Address[1]~output\, Reg1Address[1]~output, processador, 1
instance = comp, \Reg2Address[0]~output\, Reg2Address[0]~output, processador, 1
instance = comp, \Reg2Address[1]~output\, Reg2Address[1]~output, processador, 1
instance = comp, \Reg1[0]~output\, Reg1[0]~output, processador, 1
instance = comp, \Reg1[1]~output\, Reg1[1]~output, processador, 1
instance = comp, \Reg1[2]~output\, Reg1[2]~output, processador, 1
instance = comp, \Reg1[3]~output\, Reg1[3]~output, processador, 1
instance = comp, \Reg1[4]~output\, Reg1[4]~output, processador, 1
instance = comp, \Reg1[5]~output\, Reg1[5]~output, processador, 1
instance = comp, \Reg1[6]~output\, Reg1[6]~output, processador, 1
instance = comp, \Reg1[7]~output\, Reg1[7]~output, processador, 1
instance = comp, \Reg2[0]~output\, Reg2[0]~output, processador, 1
instance = comp, \Reg2[1]~output\, Reg2[1]~output, processador, 1
instance = comp, \Reg2[2]~output\, Reg2[2]~output, processador, 1
instance = comp, \Reg2[3]~output\, Reg2[3]~output, processador, 1
instance = comp, \Reg2[4]~output\, Reg2[4]~output, processador, 1
instance = comp, \Reg2[5]~output\, Reg2[5]~output, processador, 1
instance = comp, \Reg2[6]~output\, Reg2[6]~output, processador, 1
instance = comp, \Reg2[7]~output\, Reg2[7]~output, processador, 1
instance = comp, \outULA[0]~output\, outULA[0]~output, processador, 1
instance = comp, \outULA[1]~output\, outULA[1]~output, processador, 1
instance = comp, \outULA[2]~output\, outULA[2]~output, processador, 1
instance = comp, \outULA[3]~output\, outULA[3]~output, processador, 1
instance = comp, \outULA[4]~output\, outULA[4]~output, processador, 1
instance = comp, \outULA[5]~output\, outULA[5]~output, processador, 1
instance = comp, \outULA[6]~output\, outULA[6]~output, processador, 1
instance = comp, \outULA[7]~output\, outULA[7]~output, processador, 1
instance = comp, \overflow~output\, overflow~output, processador, 1
instance = comp, \outRAM[0]~output\, outRAM[0]~output, processador, 1
instance = comp, \outRAM[1]~output\, outRAM[1]~output, processador, 1
instance = comp, \outRAM[2]~output\, outRAM[2]~output, processador, 1
instance = comp, \outRAM[3]~output\, outRAM[3]~output, processador, 1
instance = comp, \outRAM[4]~output\, outRAM[4]~output, processador, 1
instance = comp, \outRAM[5]~output\, outRAM[5]~output, processador, 1
instance = comp, \outRAM[6]~output\, outRAM[6]~output, processador, 1
instance = comp, \outRAM[7]~output\, outRAM[7]~output, processador, 1
instance = comp, \outSomaPC[0]~output\, outSomaPC[0]~output, processador, 1
instance = comp, \outSomaPC[1]~output\, outSomaPC[1]~output, processador, 1
instance = comp, \outSomaPC[2]~output\, outSomaPC[2]~output, processador, 1
instance = comp, \outSomaPC[3]~output\, outSomaPC[3]~output, processador, 1
instance = comp, \outSomaPC[4]~output\, outSomaPC[4]~output, processador, 1
instance = comp, \outSomaPC[5]~output\, outSomaPC[5]~output, processador, 1
instance = comp, \outSomaPC[6]~output\, outSomaPC[6]~output, processador, 1
instance = comp, \outSomaPC[7]~output\, outSomaPC[7]~output, processador, 1
instance = comp, \outAndPort~output\, outAndPort~output, processador, 1
instance = comp, \Zero~output\, Zero~output, processador, 1
instance = comp, \clock~input\, clock~input, processador, 1
instance = comp, \SomaPC|Add0~1\, SomaPC|Add0~1, processador, 1
instance = comp, \SomaPC|Add0~5\, SomaPC|Add0~5, processador, 1
instance = comp, \ROM|memoriaROM~1\, ROM|memoriaROM~1, processador, 1
instance = comp, \ROM|memoriaROM~3\, ROM|memoriaROM~3, processador, 1
instance = comp, \ROM|memoriaROM~4\, ROM|memoriaROM~4, processador, 1
instance = comp, \ROM|memoriaROM~5\, ROM|memoriaROM~5, processador, 1
instance = comp, \ROM|memoriaROM~12\, ROM|memoriaROM~12, processador, 1
instance = comp, \ROM|memoriaROM~13\, ROM|memoriaROM~13, processador, 1
instance = comp, \ROM|memoriaROM~14\, ROM|memoriaROM~14, processador, 1
instance = comp, \ROM|memoriaROM~15\, ROM|memoriaROM~15, processador, 1
instance = comp, \ROM|memoriaROM~8\, ROM|memoriaROM~8, processador, 1
instance = comp, \ROM|memoriaROM~10\, ROM|memoriaROM~10, processador, 1
instance = comp, \Controle|Mux6~0\, Controle|Mux6~0, processador, 1
instance = comp, \ROM|memoriaROM~9\, ROM|memoriaROM~9, processador, 1
instance = comp, \ROM|memoriaROM~6\, ROM|memoriaROM~6, processador, 1
instance = comp, \ROM|memoriaROM~7\, ROM|memoriaROM~7, processador, 1
instance = comp, \ROM|memoriaROM~11\, ROM|memoriaROM~11, processador, 1
instance = comp, \Controle|Mux1~0\, Controle|Mux1~0, processador, 1
instance = comp, \Registradores|registradores~61\, Registradores|registradores~61, processador, 1
instance = comp, \Registradores|registradores~36\, Registradores|registradores~36, processador, 1
instance = comp, \Registradores|registradores~62\, Registradores|registradores~62, processador, 1
instance = comp, \Registradores|registradores~28\, Registradores|registradores~28, processador, 1
instance = comp, \Registradores|registradores~60\, Registradores|registradores~60, processador, 1
instance = comp, \Registradores|registradores~12\, Registradores|registradores~12, processador, 1
instance = comp, \Registradores|registradores~52\, Registradores|registradores~52, processador, 1
instance = comp, \Controle|Mux0~0\, Controle|Mux0~0, processador, 1
instance = comp, \Mult1|out_data[1]~1\, Mult1|out_data[1]~1, processador, 1
instance = comp, \Registradores|registradores~35\, Registradores|registradores~35, processador, 1
instance = comp, \Registradores|registradores~27\, Registradores|registradores~27, processador, 1
instance = comp, \Registradores|registradores~11\, Registradores|registradores~11, processador, 1
instance = comp, \Registradores|registradores~51\, Registradores|registradores~51, processador, 1
instance = comp, \ALU|outULA~0\, ALU|outULA~0, processador, 1
instance = comp, \Registradores|registradores~37\, Registradores|registradores~37, processador, 1
instance = comp, \Registradores|registradores~29\, Registradores|registradores~29, processador, 1
instance = comp, \Registradores|registradores~13\, Registradores|registradores~13, processador, 1
instance = comp, \Registradores|registradores~53\, Registradores|registradores~53, processador, 1
instance = comp, \Mult1|out_data[2]~2\, Mult1|out_data[2]~2, processador, 1
instance = comp, \ALU|soma|sum2|sum1|p_o|out_port~0\, ALU|soma|sum2|sum1|p_o|out_port~0, processador, 1
instance = comp, \ROM|memoriaROM~0\, ROM|memoriaROM~0, processador, 1
instance = comp, \ROM|memoriaROM~18\, ROM|memoriaROM~18, processador, 1
instance = comp, \ALU|sub|Add0~1\, ALU|sub|Add0~1, processador, 1
instance = comp, \ROM|memoriaROM~19\, ROM|memoriaROM~19, processador, 1
instance = comp, \ALU|sub|Add0~5\, ALU|sub|Add0~5, processador, 1
instance = comp, \ALU|sub|saia|sum1|saida|out_port\, ALU|sub|saia|sum1|saida|out_port, processador, 1
instance = comp, \ALU|sub|Add0~9\, ALU|sub|Add0~9, processador, 1
instance = comp, \ALU|Mux8~2\, ALU|Mux8~2, processador, 1
instance = comp, \Registradores|registradores~41\, Registradores|registradores~41, processador, 1
instance = comp, \Registradores|registradores~33\, Registradores|registradores~33, processador, 1
instance = comp, \Registradores|registradores~17\, Registradores|registradores~17, processador, 1
instance = comp, \Registradores|registradores~57\, Registradores|registradores~57, processador, 1
instance = comp, \Registradores|registradores~40\, Registradores|registradores~40, processador, 1
instance = comp, \Registradores|registradores~32\, Registradores|registradores~32, processador, 1
instance = comp, \Registradores|registradores~16\, Registradores|registradores~16, processador, 1
instance = comp, \Registradores|registradores~56\, Registradores|registradores~56, processador, 1
instance = comp, \Registradores|registradores~39\, Registradores|registradores~39, processador, 1
instance = comp, \Registradores|registradores~31\, Registradores|registradores~31, processador, 1
instance = comp, \Registradores|registradores~15\, Registradores|registradores~15, processador, 1
instance = comp, \Registradores|registradores~55\, Registradores|registradores~55, processador, 1
instance = comp, \Registradores|registradores~38\, Registradores|registradores~38, processador, 1
instance = comp, \Registradores|registradores~30\, Registradores|registradores~30, processador, 1
instance = comp, \Registradores|registradores~14\, Registradores|registradores~14, processador, 1
instance = comp, \Registradores|registradores~54\, Registradores|registradores~54, processador, 1
instance = comp, \ALU|sub|Add0~13\, ALU|sub|Add0~13, processador, 1
instance = comp, \ALU|sub|Add0~17\, ALU|sub|Add0~17, processador, 1
instance = comp, \ALU|sub|Add0~21\, ALU|sub|Add0~21, processador, 1
instance = comp, \ALU|sub|Add0~25\, ALU|sub|Add0~25, processador, 1
instance = comp, \ALU|sub|saia|sum5|carryout|out_port\, ALU|sub|saia|sum5|carryout|out_port, processador, 1
instance = comp, \Mult1|out_data[6]~6\, Mult1|out_data[6]~6, processador, 1
instance = comp, \ALU|Mux4~7\, ALU|Mux4~7, processador, 1
instance = comp, \ALU|sub|saia|sum2|saida|out_port\, ALU|sub|saia|sum2|saida|out_port, processador, 1
instance = comp, \ALU|sub|saia|sum5|sum|p_o|out_port~0\, ALU|sub|saia|sum5|sum|p_o|out_port~0, processador, 1
instance = comp, \ALU|sub|saia|sum5|sum1|p_an|out_port~0\, ALU|sub|saia|sum5|sum1|p_an|out_port~0, processador, 1
instance = comp, \ALU|sub|saia|sum6|sum|p_o|out_port~0\, ALU|sub|saia|sum6|sum|p_o|out_port~0, processador, 1
instance = comp, \ALU|soma|sum3|sum|p_o|out_port~0\, ALU|soma|sum3|sum|p_o|out_port~0, processador, 1
instance = comp, \Mult1|out_data[4]~4\, Mult1|out_data[4]~4, processador, 1
instance = comp, \ALU|soma|sum3|sum|p_o|out_port~1\, ALU|soma|sum3|sum|p_o|out_port~1, processador, 1
instance = comp, \ALU|soma|sum3|sum1|p_an|out_port~0\, ALU|soma|sum3|sum1|p_an|out_port~0, processador, 1
instance = comp, \Mult1|out_data[5]~5\, Mult1|out_data[5]~5, processador, 1
instance = comp, \ALU|soma|sum5|saida|out_port\, ALU|soma|sum5|saida|out_port, processador, 1
instance = comp, \ALU|soma|sum6|sum|p_o|out_port~0\, ALU|soma|sum6|sum|p_o|out_port~0, processador, 1
instance = comp, \ALU|Mux4~2\, ALU|Mux4~2, processador, 1
instance = comp, \Controle|Mux3~0\, Controle|Mux3~0, processador, 1
instance = comp, \ROM|memoriaROM~16\, ROM|memoriaROM~16, processador, 1
instance = comp, \ROM|memoriaROM~17\, ROM|memoriaROM~17, processador, 1
instance = comp, \Registradores|registradores~42\, Registradores|registradores~42, processador, 1
instance = comp, \Registradores|registradores~34\, Registradores|registradores~34, processador, 1
instance = comp, \Registradores|registradores~18\, Registradores|registradores~18, processador, 1
instance = comp, \Registradores|registradores~58\, Registradores|registradores~58, processador, 1
instance = comp, \Mult1|out_data[7]~7\, Mult1|out_data[7]~7, processador, 1
instance = comp, \Mult1|out_data[0]~0\, Mult1|out_data[0]~0, processador, 1
instance = comp, \Mult1|out_data[3]~3\, Mult1|out_data[3]~3, processador, 1
instance = comp, \ALU|multi|Mult0~mac\, ALU|multi|Mult0~mac, processador, 1
instance = comp, \ALU|Mux3~2\, ALU|Mux3~2, processador, 1
instance = comp, \ALU|sub|saia|sum3|saida|out_port\, ALU|sub|saia|sum3|saida|out_port, processador, 1
instance = comp, \ALU|sub|saia|sum5|saida|out_port\, ALU|sub|saia|sum5|saida|out_port, processador, 1
instance = comp, \ALU|soma|sum7|sum|p_o|out_port~0\, ALU|soma|sum7|sum|p_o|out_port~0, processador, 1
instance = comp, \ALU|Mux3~3\, ALU|Mux3~3, processador, 1
instance = comp, \ALU|Mux3~4\, ALU|Mux3~4, processador, 1
instance = comp, \ALU|sub|Add0~29\, ALU|sub|Add0~29, processador, 1
instance = comp, \ALU|Mux3~5\, ALU|Mux3~5, processador, 1
instance = comp, \ALU|Mux3~6\, ALU|Mux3~6, processador, 1
instance = comp, \ALU|Mux3~7\, ALU|Mux3~7, processador, 1
instance = comp, \ALU|Mux3~0\, ALU|Mux3~0, processador, 1
instance = comp, \ALU|Mux3~1\, ALU|Mux3~1, processador, 1
instance = comp, \Mult4|out_data[7]~8\, Mult4|out_data[7]~8, processador, 1
instance = comp, \Mult4|out_data[7]~7\, Mult4|out_data[7]~7, processador, 1
instance = comp, \Registradores|registradores~59\, Registradores|registradores~59, processador, 1
instance = comp, \Registradores|registradores~26\, Registradores|registradores~26, processador, 1
instance = comp, \Registradores|registradores~50\, Registradores|registradores~50, processador, 1
instance = comp, \ALU|Mux4~3\, ALU|Mux4~3, processador, 1
instance = comp, \ALU|Mux4~0\, ALU|Mux4~0, processador, 1
instance = comp, \Mult4|out_data[6]~6\, Mult4|out_data[6]~6, processador, 1
instance = comp, \Registradores|registradores~25\, Registradores|registradores~25, processador, 1
instance = comp, \Registradores|registradores~49\, Registradores|registradores~49, processador, 1
instance = comp, \ALU|Mux5~3\, ALU|Mux5~3, processador, 1
instance = comp, \ALU|Mux5~4\, ALU|Mux5~4, processador, 1
instance = comp, \ALU|soma|sum5|sum1|p_o|out_port~0\, ALU|soma|sum5|sum1|p_o|out_port~0, processador, 1
instance = comp, \ALU|Mux5~5\, ALU|Mux5~5, processador, 1
instance = comp, \ALU|Mux5~0\, ALU|Mux5~0, processador, 1
instance = comp, \ALU|Mux5~1\, ALU|Mux5~1, processador, 1
instance = comp, \Mult4|out_data[5]~5\, Mult4|out_data[5]~5, processador, 1
instance = comp, \Registradores|registradores~24\, Registradores|registradores~24, processador, 1
instance = comp, \Registradores|registradores~48\, Registradores|registradores~48, processador, 1
instance = comp, \ALU|Mux6~4\, ALU|Mux6~4, processador, 1
instance = comp, \ALU|Mux6~5\, ALU|Mux6~5, processador, 1
instance = comp, \ALU|Mux6~6\, ALU|Mux6~6, processador, 1
instance = comp, \ALU|Mux6~0\, ALU|Mux6~0, processador, 1
instance = comp, \ALU|Mux6~1\, ALU|Mux6~1, processador, 1
instance = comp, \Controle|Mux2~0\, Controle|Mux2~0, processador, 1
instance = comp, \ALU|Mux6~2\, ALU|Mux6~2, processador, 1
instance = comp, \Mult4|out_data[4]~4\, Mult4|out_data[4]~4, processador, 1
instance = comp, \Registradores|registradores~23\, Registradores|registradores~23, processador, 1
instance = comp, \Registradores|registradores~47\, Registradores|registradores~47, processador, 1
instance = comp, \ALU|soma|sum2|saida|out_port\, ALU|soma|sum2|saida|out_port, processador, 1
instance = comp, \ALU|Mux7~3\, ALU|Mux7~3, processador, 1
instance = comp, \ALU|Mux7~4\, ALU|Mux7~4, processador, 1
instance = comp, \ALU|Mux7~0\, ALU|Mux7~0, processador, 1
instance = comp, \ALU|Mux7~1\, ALU|Mux7~1, processador, 1
instance = comp, \Mult4|out_data[3]~3\, Mult4|out_data[3]~3, processador, 1
instance = comp, \Registradores|registradores~22\, Registradores|registradores~22, processador, 1
instance = comp, \Registradores|registradores~46\, Registradores|registradores~46, processador, 1
instance = comp, \ALU|Mux8~3\, ALU|Mux8~3, processador, 1
instance = comp, \ALU|Mux8~0\, ALU|Mux8~0, processador, 1
instance = comp, \Mult4|out_data[2]~2\, Mult4|out_data[2]~2, processador, 1
instance = comp, \Registradores|registradores~21\, Registradores|registradores~21, processador, 1
instance = comp, \Registradores|registradores~45\, Registradores|registradores~45, processador, 1
instance = comp, \ALU|Mux10~1\, ALU|Mux10~1, processador, 1
instance = comp, \ALU|Mux10~0\, ALU|Mux10~0, processador, 1
instance = comp, \ALU|Mux10~2\, ALU|Mux10~2, processador, 1
instance = comp, \Mult4|out_data[0]~0\, Mult4|out_data[0]~0, processador, 1
instance = comp, \Registradores|registradores~19\, Registradores|registradores~19, processador, 1
instance = comp, \Registradores|registradores~43\, Registradores|registradores~43, processador, 1
instance = comp, \ALU|soma|sum1|sum1|p_o|out_port~0\, ALU|soma|sum1|sum1|p_o|out_port~0, processador, 1
instance = comp, \ALU|Mux9~2\, ALU|Mux9~2, processador, 1
instance = comp, \ALU|Mux9~3\, ALU|Mux9~3, processador, 1
instance = comp, \ALU|Mux9~0\, ALU|Mux9~0, processador, 1
instance = comp, \Mult4|out_data[1]~1\, Mult4|out_data[1]~1, processador, 1
instance = comp, \Registradores|registradores~20\, Registradores|registradores~20, processador, 1
instance = comp, \Registradores|registradores~44\, Registradores|registradores~44, processador, 1
instance = comp, \ALU|Equal1~0\, ALU|Equal1~0, processador, 1
instance = comp, \ALU|Equal1~1\, ALU|Equal1~1, processador, 1
instance = comp, \ALU|Equal1~2\, ALU|Equal1~2, processador, 1
instance = comp, \ALU|Equal1~3\, ALU|Equal1~3, processador, 1
instance = comp, \ALU|Mux1~0\, ALU|Mux1~0, processador, 1
instance = comp, \ALU|condition\, ALU|condition, processador, 1
instance = comp, \ALU|Mux0~0\, ALU|Mux0~0, processador, 1
instance = comp, \Controle|Mux5~0\, Controle|Mux5~0, processador, 1
instance = comp, \ALU|zero\, ALU|zero, processador, 1
instance = comp, \Mult3|out_data[3]~0\, Mult3|out_data[3]~0, processador, 1
instance = comp, \ProgramCounter|out_port[1]\, ProgramCounter|out_port[1], processador, 1
instance = comp, \SomaPC|Add0~9\, SomaPC|Add0~9, processador, 1
instance = comp, \ProgramCounter|out_port[2]\, ProgramCounter|out_port[2], processador, 1
instance = comp, \SomaPC|Add0~13\, SomaPC|Add0~13, processador, 1
instance = comp, \ProgramCounter|out_port[3]\, ProgramCounter|out_port[3], processador, 1
instance = comp, \SomaPC|Add0~17\, SomaPC|Add0~17, processador, 1
instance = comp, \~GND\, ~GND, processador, 1
instance = comp, \ProgramCounter|out_port[4]\, ProgramCounter|out_port[4], processador, 1
instance = comp, \SomaPC|Add0~21\, SomaPC|Add0~21, processador, 1
instance = comp, \ProgramCounter|out_port[5]\, ProgramCounter|out_port[5], processador, 1
instance = comp, \SomaPC|Add0~25\, SomaPC|Add0~25, processador, 1
instance = comp, \ProgramCounter|out_port[6]\, ProgramCounter|out_port[6], processador, 1
instance = comp, \SomaPC|Add0~29\, SomaPC|Add0~29, processador, 1
instance = comp, \ProgramCounter|out_port[7]\, ProgramCounter|out_port[7], processador, 1
instance = comp, \ROM|memoriaROM~2\, ROM|memoriaROM~2, processador, 1
instance = comp, \ProgramCounter|out_port[0]\, ProgramCounter|out_port[0], processador, 1
instance = comp, \ALU|Mux9~1\, ALU|Mux9~1, processador, 1
instance = comp, \ALU|Mux8~1\, ALU|Mux8~1, processador, 1
instance = comp, \ALU|Mux7~2\, ALU|Mux7~2, processador, 1
instance = comp, \ALU|Mux6~3\, ALU|Mux6~3, processador, 1
instance = comp, \ALU|Mux5~2\, ALU|Mux5~2, processador, 1
instance = comp, \ALU|Mux4~1\, ALU|Mux4~1, processador, 1
instance = comp, \ALU|Mux3~8\, ALU|Mux3~8, processador, 1
instance = comp, \ALU|Equal0~0\, ALU|Equal0~0, processador, 1
instance = comp, \ALU|Mux12~0\, ALU|Mux12~0, processador, 1
instance = comp, \ALU|Mux12~1\, ALU|Mux12~1, processador, 1
instance = comp, \ALU|Mux13~0\, ALU|Mux13~0, processador, 1
instance = comp, \ALU|overflow\, ALU|overflow, processador, 1
instance = comp, \AndPorta|out_port\, AndPorta|out_port, processador, 1
