Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 5a30a572e93e474e85e142f8d38013c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sumPF_testbench_behav xil_defaultlib.sumPF_testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture sum_pf_arq of entity xil_defaultlib.sum_pf [\sum_pf(n_tot=30,n_exp=8)\]
Compiling architecture del of entity xil_defaultlib.delay_gen [\delay_gen(n=30)\]
Compiling architecture pf_testbench_arq of entity xil_defaultlib.sumpf_testbench
Built simulation snapshot sumPF_testbench_behav
