// Seed: 1694877944
macromodule module_0;
  final begin
    id_1 = 1'b0;
  end
endmodule
module module_1 (
    output wand id_0
);
  assign id_0 = id_2;
  module_0();
endmodule
module module_2 (
    input  wire id_0,
    output wire id_1,
    input  wand id_2
);
  wire id_4;
  wire id_5;
  module_0();
  wire id_6;
  wire id_7;
endmodule
module module_3 (
    input supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input wand id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    output tri id_7,
    input tri0 id_8,
    input uwire id_9,
    output wand id_10,
    output wand id_11,
    input wire id_12,
    output tri id_13,
    input uwire id_14,
    input uwire id_15,
    output wire id_16,
    input uwire id_17,
    output wor id_18,
    output wor id_19,
    output supply0 id_20,
    input tri id_21,
    input tri id_22,
    output wand id_23
);
  wire id_25;
  module_0();
endmodule
