# UART_FPGA
UART implementation using Verilog in Vivado, based on ARTY-7 35T FPGA.
![image](https://user-images.githubusercontent.com/96307958/233260290-48cb8957-e2e9-4c5b-b283-705041b81a43.png)
