// Seed: 4271976611
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri id_8,
    input wire id_9,
    output tri0 id_10,
    input supply0 id_11
);
  wire id_13;
  always #1;
  module_0(
      id_8, id_11, id_8, id_3, id_8, id_9, id_7, id_9, id_6
  );
endmodule
