Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 17:41:31 2020
| Host         : SBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.550        0.000                      0                  112        0.096        0.000                      0                  112        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.550        0.000                      0                  112        0.096        0.000                      0                  112        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.882ns (22.415%)  route 3.053ns (77.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.665     9.077    btn_cond_1/sel
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y49         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.882ns (22.415%)  route 3.053ns (77.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.665     9.077    btn_cond_1/sel
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[11]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y49         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.882ns (22.415%)  route 3.053ns (77.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.665     9.077    btn_cond_1/sel
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[8]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y49         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.882ns (22.415%)  route 3.053ns (77.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.665     9.077    btn_cond_1/sel
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[9]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y49         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.882ns (22.463%)  route 3.044ns (77.537%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.657     9.068    btn_cond_1/sel
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[4]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.882ns (22.463%)  route 3.044ns (77.537%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.657     9.068    btn_cond_1/sel
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[5]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.882ns (22.463%)  route 3.044ns (77.537%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.657     9.068    btn_cond_1/sel
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[6]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.882ns (22.463%)  route 3.044ns (77.537%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.657     9.068    btn_cond_1/sel
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y48         FDRE                                         r  btn_cond_1/M_ctr_q_reg[7]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.882ns (22.539%)  route 3.031ns (77.461%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.644     9.055    btn_cond_1/sel
    SLICE_X14Y47         FDRE                                         r  btn_cond_1/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y47         FDRE                                         r  btn_cond_1/M_ctr_q_reg[0]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.882ns (22.539%)  route 3.031ns (77.461%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.558     5.142    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.678     6.338    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.462 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           1.141     7.603    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.727 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.568     8.296    btn_cond_1/M_edge_detector_button1_in
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.116     8.412 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.644     9.055    btn_cond_1/sel
    SLICE_X14Y47         FDRE                                         r  btn_cond_1/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.451    14.856    btn_cond_1/CLK
    SLICE_X14Y47         FDRE                                         r  btn_cond_1/M_ctr_q_reg[1]/C
                         clock pessimism              0.179    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.373    14.627    btn_cond_1/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X13Y49         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.281     1.933    reset_cond/M_stage_d[3]
    SLICE_X13Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    reset_cond/CLK
    SLICE_X13Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X13Y50         FDSE (Hold_fdse_C_D)         0.059     1.838    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  btn_cond_1/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    btn_cond_1/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  btn_cond_1/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    btn_cond_1/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.046 r  btn_cond_1/M_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    btn_cond_1/M_ctr_q_reg[12]_i_1_n_6
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.048 r  btn_cond_1/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    btn_cond_1/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y50         FDRE                                         r  btn_cond_1/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  btn_cond_1/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    btn_cond_1/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.050 r  btn_cond_1/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.050    btn_cond_1/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  btn_cond_1/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    btn_cond_1/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.063 r  btn_cond_1/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.063    btn_cond_1/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  btn_cond_1/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    btn_cond_1/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.086 r  btn_cond_1/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.086    btn_cond_1/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 btn_cond_1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.511    btn_cond_1/CLK
    SLICE_X14Y49         FDRE                                         r  btn_cond_1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    btn_cond_1/M_ctr_q_reg[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  btn_cond_1/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    btn_cond_1/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  btn_cond_1/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    btn_cond_1/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.088 r  btn_cond_1/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.088    btn_cond_1/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     2.024    btn_cond_1/CLK
    SLICE_X14Y51         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_1/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.798%)  route 0.326ns (56.202%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.509    seg/ctr/CLK
    SLICE_X12Y51         FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  seg/ctr/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.124     1.796    seg/ctr/M_ctr_q_reg_n_0_[11]
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  seg/ctr/M_ctr_q[17]_i_4/O
                         net (fo=17, routed)          0.202     2.044    seg/ctr/M_ctr_q[17]_i_4_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.089 r  seg/ctr/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.089    seg/ctr/M_ctr_d[4]
    SLICE_X12Y49         FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.837     2.027    seg/ctr/CLK
    SLICE_X12Y49         FDRE                                         r  seg/ctr/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121     1.902    seg/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47   btn_cond_1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49   btn_cond_1/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49   btn_cond_1/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y51   btn_cond_1/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y51   btn_cond_1/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   btn_cond_1/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   btn_cond_1/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47   btn_cond_1/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49   btn_cond_1/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49   btn_cond_1/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51   btn_cond_1/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   btn_cond_1/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   btn_cond_1/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   edge_detector_button1/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47   btn_cond_1/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49   btn_cond_1/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49   btn_cond_1/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50   btn_cond_1/M_ctr_q_reg[15]/C



