<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.6.0.83.4.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Nov 09 18:04:10 2015

C:/lscc/diamond/3.6_x64/ispfpga\bin\nt64\par -f AtlysAFE_impl.p2t
AtlysAFE_impl_map.ncd AtlysAFE_impl.dir AtlysAFE_impl.prf -gui -msgset
D:/FPGA/AtlysAFE/promote.xml


Preference file: AtlysAFE_impl.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/      Number      Worst       Timing      Worst       Timing      Run         NCD
Cost [ncd]  Unrouted    Slack       Score       Slack(hold) Score(hold) Time        Status
----------  --------    -----       ------      ----------- ----------- -----       ------
5_1   *     0           -4.630      36538       -1.937      30079       05          Complete        


* : Design saved.

Total (real) run time for 1-seed: 5 secs 

par done!

Lattice Place and Route Report for Design &quot;AtlysAFE_impl_map.ncd&quot;
Mon Nov 09 18:04:10 2015


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.6.0.83.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/FPGA/AtlysAFE/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF AtlysAFE_impl_map.ncd AtlysAFE_impl.dir/5_1.ncd AtlysAFE_impl.prf
Preference file: AtlysAFE_impl.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file AtlysAFE_impl_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application par from file &apos;xo2c2000.nph&apos; in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 31.4.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)   59+4(JTAG)/216     29% used
                  59+4(JTAG)/80      79% bonded
   IOLOGIC            2/216          &lt;1% used

   SLICE             29/1056          2% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   CLKDIV             2/4            50% used
   PLL                1/1           100% used
   ECLKSYNC           2/4            50% used


Based on the preference: FREQUENCY NET &quot;tx_mux_clkop&quot; 160.000000 MHz ;
A new generated preference: FREQUENCY NET &quot;tx_mux_sclk&quot; 40.000000 MHz ;
Number of Signals: 118
Number of Connections: 287

Pin Constraint Summary:
   54 out of 54 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    tx_mux_clkop (driver: pll_mux_inst/PLLInst_0, clk load #: 0)
    rx_mux_sclk (driver: rx_mux_inst/Inst4_CLKDIVC, clk load #: 7)
    tx_mux_sclk (driver: tx_mux_inst/Inst3_CLKDIVC, clk load #: 5)


The following 2 signals are selected to use the secondary clock routing resources:
    rx_mux_out_i_0[4] (driver: SLICE_29, clk load #: 5, sr load #: 0, ce load #: 9)
    N_23_i (driver: SLICE_38, clk load #: 9, sr load #: 0, ce load #: 0)

Signal reset is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 48589.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  48535
Finished Placer Phase 2.  REAL time: 4 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 1 (100%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY &quot;tx_mux_clkop&quot; from CLKOP on comp &quot;pll_mux_inst/PLLInst_0&quot; on PLL site &quot;LPLL&quot;, clk load = 0
  PRIMARY &quot;rx_mux_sclk&quot; from CDIVX on comp &quot;rx_mux_inst/Inst4_CLKDIVC&quot; on CLKDIV site &quot;BCLKDIV0&quot;, clk load = 7
  PRIMARY &quot;tx_mux_sclk&quot; from CDIVX on comp &quot;tx_mux_inst/Inst3_CLKDIVC&quot; on CLKDIV site &quot;TCLKDIV0&quot;, clk load = 5
  SECONDARY &quot;rx_mux_out_i_0[4]&quot; from F1 on comp &quot;SLICE_29&quot; on site &quot;R9C15D&quot;, clk load = 5, ce load = 9, sr load = 0
  SECONDARY &quot;N_23_i&quot; from F0 on comp &quot;SLICE_38&quot; on site &quot;R9C15A&quot;, clk load = 9, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  ECLK &quot;tx_mux_inst/eclkd&quot;: TECLK0
    - From GPLL_CLKOP &quot;LPLL&quot;.CLKOP, driver &quot;pll_mux_inst/PLLInst_0&quot;.
  ECLK &quot;rx_mux_inst/eclko&quot;: BECLK0
    - From GPLL_CLKOP &quot;LPLL&quot;.CLKOP, driver &quot;pll_mux_inst/PLLInst_0&quot;.




I/O Usage Summary (final):
   59 + 4(JTAG) out of 216 (29.2%) PIO sites used.
   59 + 4(JTAG) out of 80 (78.8%) bonded PIO sites used.
   Number of PIO comps: 54; differential: 5.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 6 / 19 ( 31%)  | 2.5V       | -         |
| 1        | 21 / 21 (100%) | 3.3V       | -         |
| 2        | 17 / 20 ( 85%) | 3.3V       | -         |
| 3        | 6 / 6 (100%)   | 3.3V       | -         |
| 4        | 5 / 6 ( 83%)   | 3.3V       | -         |
| 5        | 4 / 8 ( 50%)   | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file AtlysAFE_impl.dir/5_1.ncd.

0 connections routed; 287 unrouted.
Starting router resource preassignment

WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=osc_int loads=4 clock_loads=4
   Signal=DAC_SPI_CS_i_0 loads=1 clock_loads=1

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 18:04:14 11/09/15

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 18:04:14 11/09/15

Start NBR section for initial routing at 18:04:15 11/09/15
Level 1, iteration 1
0(0.00%) conflict; 216(75.26%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.608ns/0.000ns; real time: 5 secs 
Level 2, iteration 1
0(0.00%) conflict; 216(75.26%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.608ns/0.000ns; real time: 5 secs 
Level 3, iteration 1
0(0.00%) conflict; 196(68.29%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.982ns/0.000ns; real time: 5 secs 
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.982ns/0.000ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 18:04:15 11/09/15
Level 1, iteration 1
0(0.00%) conflict; 3(1.05%) untouched conns; 18412 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -2.698ns/-18.412ns; real time: 5 secs 
Level 1, iteration 2
0(0.00%) conflict; 3(1.05%) untouched conns; 18412 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -2.698ns/-18.412ns; real time: 5 secs 
Level 2, iteration 1
0(0.00%) conflict; 3(1.05%) untouched conns; 18412 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -2.698ns/-18.412ns; real time: 5 secs 
Level 3, iteration 1
0(0.00%) conflict; 2(0.70%) untouched conns; 18412 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -2.698ns/-18.412ns; real time: 5 secs 
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 18412 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -2.698ns/-18.412ns; real time: 5 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 37732 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -4.630ns/-37.732ns; real time: 5 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 37732 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -4.630ns/-37.732ns; real time: 5 secs 

Start NBR section for performance tuning (iteration 1) at 18:04:15 11/09/15
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 37732 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -4.630ns/-37.732ns; real time: 5 secs 

Start NBR section for re-routing at 18:04:15 11/09/15
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 37732 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -4.630ns/-37.732ns; real time: 5 secs 

Start NBR section for post-routing at 18:04:15 11/09/15

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 10 (3.48%)
  Estimated worst slack&lt;setup&gt; : -4.630ns
  Timing score&lt;setup&gt; : 36538
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=osc_int loads=4 clock_loads=4
   Signal=DAC_SPI_CS_i_0 loads=1 clock_loads=1

Total CPU time 4 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  287 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 30, hold timing errors: 20

Timing score: 36538 

Dumping design to file AtlysAFE_impl.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = -4.630
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 36.538
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = -1.937
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 30.079
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 5 secs 
Total REAL time to completion: 5 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
