Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 15:14:28 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.243        0.000                      0                33227        0.013        0.000                      0                33227        3.652        0.000                       0                 11636  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 4.902}        9.804           102.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          17.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.243        0.000                      0                33227        0.013        0.000                      0                33227        3.652        0.000                       0                 11631  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 3.782ns (42.477%)  route 5.122ns (57.523%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.327 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.980 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.516     6.495    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.174 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513_n_5
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.497 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[1]
                         net (fo=1, routed)           0.486     7.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_11
    SLICE_X28Y15         LUT6 (Prop_lut6_I1_O)        0.306     8.289 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350/O
                         net (fo=1, routed)           0.317     8.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350_n_5
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_189/O
                         net (fo=1, routed)           0.306     9.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[9]
    SLICE_X28Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_53__0/O
                         net (fo=1, routed)           0.294     9.454    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_31
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.578 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_7/O
                         net (fo=8, routed)           0.987    10.566    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.523    11.327    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.139    11.465    
                         clock uncertainty           -0.090    11.375    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.809    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 3.782ns (42.522%)  route 5.112ns (57.478%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.341 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.980 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.516     6.495    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.174 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513_n_5
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.497 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[1]
                         net (fo=1, routed)           0.486     7.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_11
    SLICE_X28Y15         LUT6 (Prop_lut6_I1_O)        0.306     8.289 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350/O
                         net (fo=1, routed)           0.317     8.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350_n_5
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_189/O
                         net (fo=1, routed)           0.306     9.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[9]
    SLICE_X28Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_53__0/O
                         net (fo=1, routed)           0.294     9.454    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_31
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.578 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_7/O
                         net (fo=8, routed)           0.978    10.556    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.537    11.341    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.139    11.479    
                         clock uncertainty           -0.090    11.389    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.823    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.320ns (26.029%)  route 6.593ns (73.971%))
  Logic Levels:           8  (CARRY4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.459 - 9.804 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.726     1.726    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/ap_clk
    SLICE_X54Y9          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     2.244 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328_reg[1]/Q
                         net (fo=5, routed)           1.166     3.410    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328[1]
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_11/O
                         net (fo=1, routed)           0.635     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_11_n_5
    SLICE_X53Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_5/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_5_n_5
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252_reg[0]_i_1/CO[3]
                         net (fo=44, routed)          1.337     6.162    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/p_0_in
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124     6.286 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/select_ln24_1_reg_1270[7]_i_4/O
                         net (fo=1, routed)           0.606     6.892    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/select_ln24_1_reg_1270[7]_i_4_n_5
    SLICE_X63Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.418 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/select_ln24_1_reg_1270_reg[7]_i_1/CO[3]
                         net (fo=2, routed)           0.945     8.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/data4_1[7]
    SLICE_X77Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.487 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_35/O
                         net (fo=1, routed)           0.433     8.920    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_35_n_5
    SLICE_X77Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.044 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_20/O
                         net (fo=1, routed)           0.407     9.451    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_20_n_5
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.575 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_3/O
                         net (fo=2, routed)           1.064    10.639    design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/ADDRARDADDR[7]
    RAMB18_X4Y6          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.655    11.459    design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/ap_clk
    RAMB18_X4Y6          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.105    11.563    
                         clock uncertainty           -0.090    11.473    
    RAMB18_X4Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.907    design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.320ns (26.029%)  route 6.593ns (73.971%))
  Logic Levels:           8  (CARRY4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.459 - 9.804 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.726     1.726    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/ap_clk
    SLICE_X54Y9          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     2.244 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328_reg[1]/Q
                         net (fo=5, routed)           1.166     3.410    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/indvar_flatten_reg_328[1]
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_11/O
                         net (fo=1, routed)           0.635     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_11_n_5
    SLICE_X53Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_5/O
                         net (fo=1, routed)           0.000     4.293    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252[0]_i_5_n_5
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/icmp_ln32_reg_1252_reg[0]_i_1/CO[3]
                         net (fo=44, routed)          1.337     6.162    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/p_0_in
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124     6.286 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/select_ln24_1_reg_1270[7]_i_4/O
                         net (fo=1, routed)           0.606     6.892    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/select_ln24_1_reg_1270[7]_i_4_n_5
    SLICE_X63Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.418 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/select_ln24_1_reg_1270_reg[7]_i_1/CO[3]
                         net (fo=2, routed)           0.945     8.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/data4_1[7]
    SLICE_X77Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.487 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_35/O
                         net (fo=1, routed)           0.433     8.920    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_35_n_5
    SLICE_X77Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.044 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_20/O
                         net (fo=1, routed)           0.407     9.451    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_20_n_5
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.575 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/q0_reg_i_3/O
                         net (fo=2, routed)           1.064    10.639    design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/ADDRARDADDR[7]
    RAMB18_X4Y7          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.655    11.459    design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/ap_clk
    RAMB18_X4Y7          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.105    11.563    
                         clock uncertainty           -0.090    11.473    
    RAMB18_X4Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.907    design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 4.072ns (45.862%)  route 4.807ns (54.138%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.327 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.393 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.520     6.913    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.797 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[2]
                         net (fo=1, routed)           0.452     8.249    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_10
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.301     8.550 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_343/O
                         net (fo=1, routed)           0.171     8.721    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_343_n_5
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_182/O
                         net (fo=1, routed)           0.285     9.130    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[10]
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.254 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_49__0/O
                         net (fo=1, routed)           0.154     9.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_34
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.532 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.009    10.541    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.523    11.327    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.139    11.465    
                         clock uncertainty           -0.090    11.375    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.809    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 3.782ns (42.320%)  route 5.155ns (57.680%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.424 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.980 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.516     6.495    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.174 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513_n_5
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.497 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[1]
                         net (fo=1, routed)           0.486     7.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_11
    SLICE_X28Y15         LUT6 (Prop_lut6_I1_O)        0.306     8.289 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350/O
                         net (fo=1, routed)           0.317     8.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350_n_5
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_189/O
                         net (fo=1, routed)           0.306     9.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[9]
    SLICE_X28Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_53__0/O
                         net (fo=1, routed)           0.294     9.454    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_31
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.578 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.020    10.599    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.620    11.424    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.105    11.528    
                         clock uncertainty           -0.090    11.438    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.872    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 3.782ns (42.449%)  route 5.127ns (57.551%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.410 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.980 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.516     6.495    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.174 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513_n_5
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.497 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[1]
                         net (fo=1, routed)           0.486     7.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_11
    SLICE_X28Y15         LUT6 (Prop_lut6_I1_O)        0.306     8.289 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350/O
                         net (fo=1, routed)           0.317     8.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350_n_5
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_189/O
                         net (fo=1, routed)           0.306     9.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[9]
    SLICE_X28Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_53__0/O
                         net (fo=1, routed)           0.294     9.454    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_31
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.578 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_7/O
                         net (fo=8, routed)           0.993    10.571    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.606    11.410    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.105    11.514    
                         clock uncertainty           -0.090    11.424    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.858    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.072ns (45.843%)  route 4.811ns (54.157%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.410 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.393 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.520     6.913    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     7.797 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[2]
                         net (fo=1, routed)           0.452     8.249    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_10
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.301     8.550 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_343/O
                         net (fo=1, routed)           0.171     8.721    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_343_n_5
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_182/O
                         net (fo=1, routed)           0.285     9.130    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[10]
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.254 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_49__0/O
                         net (fo=1, routed)           0.154     9.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_34
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.532 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.013    10.545    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.606    11.410    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.105    11.514    
                         clock uncertainty           -0.090    11.424    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.858    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 3.339ns (37.725%)  route 5.512ns (62.275%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.410 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.980 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.516     6.495    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.558     7.053 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513/O[3]
                         net (fo=1, routed)           0.446     7.499    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513_n_9
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.307     7.806 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_371/O
                         net (fo=1, routed)           0.433     8.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_371_n_5
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_202/O
                         net (fo=1, routed)           0.475     8.837    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[7]
    SLICE_X30Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_61__0/O
                         net (fo=1, routed)           0.302     9.263    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_25
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_9/O
                         net (fo=8, routed)           1.125    10.513    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[7]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.606    11.410    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.105    11.514    
                         clock uncertainty           -0.090    11.424    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.858    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.804ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.804ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 3.782ns (42.723%)  route 5.070ns (57.277%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 11.420 - 9.804 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.662     1.662    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ap_clk
    SLICE_X33Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.615     2.733    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.857    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.390 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.390    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.609 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.590     4.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.295     4.494 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.487     4.981    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.105 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4/O
                         net (fo=2, routed)           0.524     5.629    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_4_n_5
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.753 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320[9]_i_8_n_5
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.980 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.516     6.495    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679     7.174 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513/CO[3]
                         net (fo=1, routed)           0.000     7.174    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_513_n_5
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.497 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500/O[1]
                         net (fo=1, routed)           0.486     7.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_500_n_11
    SLICE_X28Y15         LUT6 (Prop_lut6_I1_O)        0.306     8.289 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350/O
                         net (fo=1, routed)           0.317     8.606    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_350_n_5
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.730 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/ram_reg_0_i_189/O
                         net (fo=1, routed)           0.306     9.036    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/grp_depthwise_conv2d_fix_1_fu_447_input_r_address0[9]
    SLICE_X28Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.160 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_471/ram_reg_0_i_53__0/O
                         net (fo=1, routed)           0.294     9.454    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_31
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.578 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_491/ram_reg_0_i_7/O
                         net (fo=8, routed)           0.936    10.514    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.804     9.804 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.804 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.701 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.804 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       1.616    11.420    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.105    11.524    
                         clock uncertainty           -0.090    11.434    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.868    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.368%)  route 0.226ns (61.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.595     0.595    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1106]/Q
                         net (fo=1, routed)           0.226     0.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[47]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.905     0.905    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.653    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296     0.949    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.552     0.552    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y54         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[40]/Q
                         net (fo=1, routed)           0.159     0.859    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[39]
    SLICE_X49Y54         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.824     0.824    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y54         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y54         FDRE (Hold_fdre_C_D)         0.023     0.842    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.488%)  route 0.157ns (51.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.550     0.550    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y60         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148     0.698 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[84]/Q
                         net (fo=1, routed)           0.157     0.855    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[83]
    SLICE_X48Y59         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.823     0.823    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y59         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.017     0.835    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.551     0.551    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.148     0.699 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/Q
                         net (fo=1, routed)           0.159     0.858    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[77]
    SLICE_X49Y58         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.823     0.823    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y58         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.019     0.837    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.551     0.551    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y59         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     0.699 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[52]/Q
                         net (fo=1, routed)           0.157     0.856    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[51]
    SLICE_X49Y58         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.823     0.823    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y58         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.017     0.835    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.552     0.552    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y53         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[66]/Q
                         net (fo=1, routed)           0.158     0.858    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[65]
    SLICE_X49Y53         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.824     0.824    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y53         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.013     0.832    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.330%)  route 0.270ns (65.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.547     0.547    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y69         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][91]/Q
                         net (fo=1, routed)           0.270     0.957    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA1
    SLICE_X50Y66         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.813     0.813    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X50Y66         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
                         clock pessimism             -0.005     0.808    
    SLICE_X50Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.928    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.150%)  route 0.207ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.550     0.550    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y61         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/Q
                         net (fo=1, routed)           0.207     0.921    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[14]
    SLICE_X49Y59         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.823     0.823    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y59         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.072     0.890    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.067%)  route 0.208ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.542     0.542    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y71         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     0.706 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/Q
                         net (fo=1, routed)           0.208     0.914    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[96]
    SLICE_X48Y68         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.815     0.815    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y68         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.071     0.881    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.902ns period=9.804ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.834%)  route 0.239ns (65.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.553     0.553    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]/Q
                         net (fo=1, routed)           0.239     0.920    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA1
    SLICE_X42Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11643, routed)       0.825     0.825    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X42Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
                         clock pessimism             -0.005     0.820    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     0.887    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.902 }
Period(ns):         9.804
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X3Y4       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/network_mul_mul_16s_16s_29_1_1_U39/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X2Y15      design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_479/mul_ln39_reg_1652_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X3Y12      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_447/network_mul_mul_16s_16s_29_1_1_U65/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X3Y2       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/network_mul_mul_16s_16s_29_1_1_U35/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X1Y6       design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_521/add_ln36_reg_882_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X4Y5       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/network_mul_mul_16s_16s_29_1_1_U40/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X1Y12      design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_542/mul_ln39_fu_493_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X3Y6       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/network_mul_mul_16s_16s_29_1_1_U36/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X3Y7       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/network_mul_mul_16s_16s_29_1_1_U41/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.804       5.920      DSP48_X3Y5       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_423/network_mul_mul_16s_16s_29_1_1_U37/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.804       203.556    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.902       3.652      SLICE_X36Y61     design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.902       3.652      SLICE_X36Y61     design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.902       3.652      SLICE_X22Y37     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y40     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y39     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.902       3.652      SLICE_X22Y38     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



