KEY LIBERO "11.6"
KEY CAPTURE "11.6.0.34"
KEY DEFAULT_IMPORT_LOC "D:\Actelprj\M1AGL_CD_v1.5\Sample Design\LiberoProject\Example_M1AGL_UJTAG\constraint"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VendorTechnology_Family "ProASIC3L"
KEY VendorTechnology_Die "M1IS8X8M2LDP"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "spi_test::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1454471541"
SIZE="437"
ENDFILE
VALUE "<project>\component\work\DESIGN_IO\DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1454471542"
SIZE="413"
ENDFILE
VALUE "<project>\component\work\spi_test\spi_test.cxf,actgen_cxf"
STATE="utd"
TIME="1454549463"
SIZE="2144"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.adb,adb"
STATE="utd"
TIME="1454474828"
SIZE="142336"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.ide_des,ide_des"
STATE="utd"
TIME="1454474828"
SIZE="1048"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.pdb,pdb"
STATE="utd"
TIME="1454547337"
SIZE="327726"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_compile_log.rpt,log"
STATE="utd"
TIME="1454473979"
SIZE="9436"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_fp\projectData\spi_test.pdb,pdb"
STATE="utd"
TIME="1454548182"
SIZE="1506554"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_fp\spi_test.pro,pro"
STATE="utd"
TIME="1454547400"
SIZE="2291"
ENDFILE
VALUE "<project>\designer\impl1\write_address_traversal.adb,adb"
STATE="utd"
TIME="1454469669"
SIZE="65536"
ENDFILE
VALUE "<project>\designer\impl1\write_address_traversal.ide_des,ide_des"
STATE="utd"
TIME="1454469669"
SIZE="1097"
ENDFILE
VALUE "<project>\designer\impl1\write_address_traversal_compile_log.rpt,log"
STATE="utd"
TIME="1454469670"
SIZE="8715"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_100KHZ.v,hdl"
STATE="utd"
TIME="1452792829"
SIZE="939"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_10HZ.v,hdl"
STATE="utd"
TIME="1452749669"
SIZE="856"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_1KHZ.v,hdl"
STATE="utd"
TIME="1452749856"
SIZE="854"
ENDFILE
VALUE "<project>\hdl\clock_div_26MHZ_1MHZ.v,hdl"
STATE="utd"
TIME="1454473393"
SIZE="858"
ENDFILE
VALUE "<project>\hdl\geig_data_handling.v,hdl"
STATE="utd"
TIME="1452802250"
SIZE="1948"
ENDFILE
VALUE "<project>\hdl\mag_data_handling.v,hdl"
STATE="utd"
TIME="1450492154"
SIZE="669"
ENDFILE
VALUE "<project>\hdl\mag_i2c_interface.v,hdl"
STATE="utd"
TIME="1450492233"
SIZE="758"
ENDFILE
VALUE "<project>\hdl\memory_controller.v,hdl"
STATE="utd"
TIME="1454466642"
SIZE="1413"
ENDFILE
VALUE "<project>\hdl\mem_traverse.v,hdl"
STATE="utd"
TIME="1450492718"
SIZE="827"
ENDFILE
VALUE "<project>\hdl\mode_control.v,hdl"
STATE="utd"
TIME="1450492606"
SIZE="771"
ENDFILE
VALUE "<project>\hdl\read_address_traversal.v,hdl"
STATE="utd"
TIME="1454465569"
SIZE="1850"
ENDFILE
VALUE "<project>\hdl\sdram_interface.v,hdl"
STATE="utd"
TIME="1454052497"
SIZE="15269"
ENDFILE
VALUE "<project>\hdl\SPI_Master.v,hdl"
STATE="utd"
TIME="1453768991"
SIZE="3194"
ENDFILE
VALUE "<project>\hdl\test_constants_spi.v,hdl"
STATE="utd"
TIME="1454469007"
SIZE="1100"
ENDFILE
VALUE "<project>\hdl\test_harness.v,hdl"
STATE="utd"
TIME="1452802820"
SIZE="1144"
ENDFILE
VALUE "<project>\hdl\test_harness_geiger_stack.v,hdl"
STATE="utd"
TIME="1452831723"
SIZE="1744"
ENDFILE
VALUE "<project>\hdl\timestamp.v,hdl"
STATE="utd"
TIME="1452572745"
SIZE="576"
ENDFILE
VALUE "<project>\hdl\write_address_traversal.v,hdl"
STATE="utd"
TIME="1454401642"
SIZE="1264"
ENDFILE
VALUE "<project>\simulation\CLK_div_test_presynth_simulation.log,log"
STATE="utd"
TIME="1452569812"
SIZE="2433"
ENDFILE
VALUE "<project>\simulation\clk_test_presynth_simulation.log,log"
STATE="utd"
TIME="1452574461"
SIZE="2044"
ENDFILE
VALUE "<project>\simulation\dummy_test_presynth_simulation.log,log"
STATE="utd"
TIME="1452569779"
SIZE="2012"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1454473858"
SIZE="1009"
ENDFILE
VALUE "<project>\simulation\spi_master_tb3_presynth_simulation.log,log"
STATE="utd"
TIME="1454468296"
SIZE="2028"
ENDFILE
VALUE "<project>\simulation\tb_geig_data_handling_presynth_simulation.log,log"
STATE="utd"
TIME="1452749278"
SIZE="2526"
ENDFILE
VALUE "<project>\simulation\tb_read_address_traversal_presynth_simulation.log,log"
STATE="utd"
TIME="1454401584"
SIZE="15931"
ENDFILE
VALUE "<project>\simulation\tb_sdram_interface_presynth_simulation.log,log"
STATE="utd"
TIME="1454054299"
SIZE="8206"
ENDFILE
VALUE "<project>\simulation\tb_test_harness_geig_presynth_simulation.log,log"
STATE="utd"
TIME="1452833315"
SIZE="20014"
ENDFILE
VALUE "<project>\simulation\testbench_timestamp_presynth_simulation.log,log"
STATE="utd"
TIME="1452733615"
SIZE="2059"
ENDFILE
VALUE "<project>\simulation\timestamp_testbench_presynth_simulation.log,log"
STATE="utd"
TIME="1452625627"
SIZE="2059"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1454471978"
SIZE="1480"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.gen,gen"
STATE="utd"
TIME="1454471977"
SIZE="587"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.log,log"
STATE="utd"
TIME="1454471978"
SIZE="2848"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.v,hdl"
STATE="utd"
TIME="1454471978"
SIZE="2760"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.cxf,actgen_cxf"
STATE="utd"
TIME="1454472489"
SIZE="2387"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.gen,gen"
STATE="utd"
TIME="1454472485"
SIZE="586"
PARENT="<project>\smartgen\CLK_1M\CLK_1M.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.log,log"
STATE="utd"
TIME="1454472487"
SIZE="4660"
PARENT="<project>\smartgen\CLK_1M\CLK_1M.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.v,hdl"
STATE="utd"
TIME="1454472487"
SIZE="3074"
PARENT="<project>\smartgen\CLK_1M\CLK_1M.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1454471971"
SIZE="1484"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.gen,gen"
STATE="utd"
TIME="1454471967"
SIZE="589"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.log,log"
STATE="utd"
TIME="1454471969"
SIZE="2853"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.v,hdl"
STATE="utd"
TIME="1454471969"
SIZE="2764"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1452624578"
SIZE="1488"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.gen,gen"
STATE="utd"
TIME="1452624574"
SIZE="589"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.log,log"
STATE="utd"
TIME="1452624578"
SIZE="2782"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v,hdl"
STATE="utd"
TIME="1452624578"
SIZE="2714"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\stimulus\dummy_test.v,tb_hdl"
STATE="utd"
TIME="1452567873"
SIZE="2025"
ENDFILE
VALUE "<project>\stimulus\spi_master_tb3.v,tb_hdl"
STATE="utd"
TIME="1454387990"
SIZE="2587"
ENDFILE
VALUE "<project>\stimulus\tb_geiger_stack.v,tb_hdl"
STATE="utd"
TIME="1452828367"
SIZE="2187"
ENDFILE
VALUE "<project>\stimulus\tb_geig_data_handling.v,tb_hdl"
STATE="utd"
TIME="1452748886"
SIZE="2568"
ENDFILE
VALUE "<project>\stimulus\tb_read_address_traversal.v,tb_hdl"
STATE="utd"
TIME="1454396714"
SIZE="2283"
ENDFILE
VALUE "<project>\stimulus\tb_sdram_interface.v,tb_hdl"
STATE="utd"
TIME="1454048942"
SIZE="3685"
ENDFILE
VALUE "<project>\stimulus\tb_spi_test.v,tb_hdl"
STATE="utd"
TIME="1454473848"
SIZE="1627"
ENDFILE
VALUE "<project>\stimulus\tb_test_harness_geig.v,tb_hdl"
STATE="utd"
TIME="1452832103"
SIZE="2358"
ENDFILE
VALUE "<project>\stimulus\testbench_timestamp.v,tb_hdl"
STATE="utd"
TIME="1452733424"
SIZE="2074"
ENDFILE
VALUE "<project>\stimulus\timestamp_testbench.v,tb_hdl"
STATE="utd"
TIME="1452625277"
SIZE="2063"
ENDFILE
VALUE "<project>\synthesis\spi_test.edn,syn_edn"
STATE="utd"
TIME="1454473964"
SIZE="123665"
ENDFILE
VALUE "<project>\synthesis\spi_test.so,so"
STATE="utd"
TIME="1454473964"
SIZE="259"
ENDFILE
VALUE "<project>\synthesis\spi_test_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1454473964"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\spi_test_syn.prj,prj"
STATE="utd"
TIME="1454473965"
SIZE="2220"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal.edn,syn_edn"
STATE="utd"
TIME="1454469637"
SIZE="41988"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal.so,so"
STATE="utd"
TIME="1454469637"
SIZE="289"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1454469637"
SIZE="414"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal_syn.prj,prj"
STATE="utd"
TIME="1454469637"
SIZE="1659"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "spi_test::work"
FILE "<project>\component\work\spi_test\spi_test.cxf,actgen_cxf"
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Layout
ideDESIGNER(<project>\designer\impl1\spi_test.adb,adb)=StateSuccess
ideSYNTHESIS(<project>\synthesis\spi_test.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "write_address_traversal::work"
FILE "<project>\hdl\write_address_traversal.v,hdl"
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\write_address_traversal.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST PinReports
VALUE "<project>\designer\impl1\write_address_traversal_report_pin_byname.txt,log"
VALUE "<project>\designer\impl1\write_address_traversal_report_pin_bynumber.txt,log"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="C:\Microsemi\Libero_v11.6\SoftConsole\Eclipse\eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_v11.6\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_v11.6\Designer\bin\FlashPro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_v11.6\Synopsys\Identify_ME_J201503M1\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "spi_test::work"
LIST Impl1
LiberoState=Post_Layout
ideDESIGNER(<project>\designer\impl1\spi_test.adb,adb)=StateSuccess
ideSYNTHESIS(<project>\synthesis\spi_test.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "write_address_traversal::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\write_address_traversal.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;spi_test;0
HDL;hdl\timestamp.v;0
ACTIVEVIEW;spi_test
ENDLIST
LIST ModuleSubBlockList
LIST "CLK_1M::work","smartgen\CLK_1M\CLK_1M.v","TRUE","FALSE"
ENDLIST
LIST "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
ENDLIST
LIST "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
ENDLIST
LIST "CLK_6_5MHZ::work","smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v","TRUE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
ENDLIST
LIST "DESIGN_IO::work","component\work\DESIGN_IO\DESIGN_IO.cxf","TRUE","FALSE"
ENDLIST
LIST "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "mag_data_handling::work","hdl\mag_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "mag_i2c_interface::work","hdl\mag_i2c_interface.v","FALSE","FALSE"
ENDLIST
LIST "mem_traverse::work","hdl\mem_traverse.v","FALSE","FALSE"
ENDLIST
LIST "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
ENDLIST
LIST "mode_control::work","hdl\mode_control.v","FALSE","FALSE"
ENDLIST
LIST "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
ENDLIST
LIST "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
ENDLIST
LIST "spi_test::work","component\work\spi_test\spi_test.cxf","TRUE","FALSE"
SUBBLOCK "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "test_constants_spi::work","hdl\test_constants_spi.v","FALSE","FALSE"
ENDLIST
LIST "test_constants_spi::work","hdl\test_constants_spi.v","FALSE","FALSE"
ENDLIST
LIST "test_harness::work","hdl\test_harness.v","FALSE","FALSE"
ENDLIST
LIST "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "write_address_traversal::work","hdl\write_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "dummy_state::work","","FALSE","FALSE"
ENDLIST
LIST "dummy_test::work","stimulus\dummy_test.v","FALSE","TRUE"
SUBBLOCK "dummy_state::work","","FALSE","FALSE"
ENDLIST
LIST "spi_master_tb3::work","stimulus\spi_master_tb3.v","FALSE","TRUE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
ENDLIST
LIST "tb_geig_data_handling::work","stimulus\tb_geig_data_handling.v","FALSE","TRUE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "tb_geiger_stack::work","stimulus\tb_geiger_stack.v","FALSE","TRUE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "tb_read_address_traversal::work","stimulus\tb_read_address_traversal.v","FALSE","TRUE"
SUBBLOCK "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "tb_sdram_interface::work","stimulus\tb_sdram_interface.v","FALSE","TRUE"
SUBBLOCK "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
ENDLIST
LIST "tb_spi_test::work","stimulus\tb_spi_test.v","FALSE","TRUE"
SUBBLOCK "spi_test::work","component\work\spi_test\spi_test.cxf","TRUE","FALSE"
ENDLIST
LIST "tb_test_harness_geig::work","stimulus\tb_test_harness_geig.v","FALSE","TRUE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "testbench_timestamp::work","stimulus\testbench_timestamp.v","FALSE","TRUE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "timestamp_testbench::work","stimulus\timestamp_testbench.v","FALSE","TRUE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
