module top_module(
	output out
	);
    
    // Assign the output to logic low
    assign out = 0;
    
endmodule
