\doxysection{DCB\+\_\+\+Type Struct Reference}
\hypertarget{struct_d_c_b___type}{}\label{struct_d_c_b___type}\index{DCB\_Type@{DCB\_Type}}


Structure type to access the Debug Control Block Registers (DCB).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}



Collaboration diagram for DCB\+\_\+\+Type\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=160pt]{struct_d_c_b___type__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909}{DHCSR}}
\item 
\mbox{\hyperlink{_include_2core__starmc1_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a}{DCRSR}}
\item 
\mbox{\hyperlink{_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}{DCRDR}}
\item 
\mbox{\hyperlink{_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74}{DEMCR}}
\item 
\mbox{\hyperlink{_include_2core__starmc1_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25fb33822fac1fb5979f8c0d4a52e3c1}{DSCEMCR}}
\item 
\mbox{\hyperlink{_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65047e5b8051fa0c84200f8229a155b3}{DAUTHCTRL}}
\item 
\mbox{\hyperlink{_include_2core__starmc1_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2916e1173ded6e0fc26e8445e72a6087}{DSCSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaffae06cd6df5e9fe9a92994052fd3bec}{RESERVED0}} \mbox{[}1U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Debug Control Block Registers (DCB). 

Definition at line \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_source_l02794}{2794}} of file \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__starmc1_8h}{core\+\_\+starmc1.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__starmc1_8h}{core\+\_\+starmc1.\+h}}\end{DoxyCompactItemize}
