Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jan 14 14:48:28 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328720871.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.382        0.000                      0                12314        0.025        0.000                      0                12314        0.264        0.000                       0                  3928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    0.578        0.000                      0                  399        0.025        0.000                      0                  399        2.000        0.000                       0                   160  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.382        0.000                      0                  227        0.122        0.000                      0                  227        3.500        0.000                       0                   102  
sys_clk                       0.432        0.000                      0                11674        0.035        0.000                      0                11674        3.750        0.000                       0                  3561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.456     6.897 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.087    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X151Y176       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611     8.088    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.352     8.441    
                         clock uncertainty           -0.053     8.388    
    SLICE_X151Y176       FDPE (Setup_fdpe_C_D)       -0.047     8.341    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.419     6.860 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.761    netsoc_reset_counter[1]
    SLICE_X149Y176       LUT4 (Prop_lut4_I0_O)        0.299     8.060 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.439    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.352    11.441    
                         clock uncertainty           -0.053    11.388    
    SLICE_X149Y176       FDSE (Setup_fdse_C_CE)      -0.205    11.183    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.419     6.860 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.761    netsoc_reset_counter[1]
    SLICE_X149Y176       LUT4 (Prop_lut4_I0_O)        0.299     8.060 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.439    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.352    11.441    
                         clock uncertainty           -0.053    11.388    
    SLICE_X149Y176       FDSE (Setup_fdse_C_CE)      -0.205    11.183    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.419     6.860 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.761    netsoc_reset_counter[1]
    SLICE_X149Y176       LUT4 (Prop_lut4_I0_O)        0.299     8.060 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.439    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.352    11.441    
                         clock uncertainty           -0.053    11.388    
    SLICE_X149Y176       FDSE (Setup_fdse_C_CE)      -0.205    11.183    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.419     6.860 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.761    netsoc_reset_counter[1]
    SLICE_X149Y176       LUT4 (Prop_lut4_I0_O)        0.299     8.060 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.439    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.352    11.441    
                         clock uncertainty           -0.053    11.388    
    SLICE_X149Y176       FDSE (Setup_fdse_C_CE)      -0.205    11.183    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.219%)  route 1.278ns (68.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.456     6.897 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.880     7.777    netsoc_reset_counter[0]
    SLICE_X149Y176       LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.298    netsoc_ic_reset_i_1_n_0
    SLICE_X148Y176       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X148Y176       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.330    11.419    
                         clock uncertainty           -0.053    11.366    
    SLICE_X148Y176       FDRE (Setup_fdre_C_D)       -0.031    11.335    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.009%)  route 0.533ns (55.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.419     6.860 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.393    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.330    11.419    
                         clock uncertainty           -0.053    11.366    
    SLICE_X149Y176       FDSE (Setup_fdse_C_S)       -0.604    10.762    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.009%)  route 0.533ns (55.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.419     6.860 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.393    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.330    11.419    
                         clock uncertainty           -0.053    11.366    
    SLICE_X149Y176       FDSE (Setup_fdse_C_S)       -0.604    10.762    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.009%)  route 0.533ns (55.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.419     6.860 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.393    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.330    11.419    
                         clock uncertainty           -0.053    11.366    
    SLICE_X149Y176       FDSE (Setup_fdse_C_S)       -0.604    10.762    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.009%)  route 0.533ns (55.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 11.088 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.726     6.441    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.419     6.860 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.393    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.611    11.088    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.330    11.419    
                         clock uncertainty           -0.053    11.366    
    SLICE_X149Y176       FDSE (Setup_fdse_C_S)       -0.604    10.762    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.141     2.052 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.108    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X151Y176       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.552     1.911    
    SLICE_X151Y176       FDPE (Hold_fdpe_C_D)         0.075     1.986    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.141     2.052 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.233    netsoc_reset_counter[0]
    SLICE_X149Y176       LUT4 (Prop_lut4_I1_O)        0.043     2.276 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.276    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X149Y176       FDSE (Hold_fdse_C_D)         0.107     2.018    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.141     2.052 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.233    netsoc_reset_counter[0]
    SLICE_X149Y176       LUT3 (Prop_lut3_I1_O)        0.045     2.278 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.278    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X149Y176       FDSE (Hold_fdse_C_D)         0.092     2.003    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.096%)  route 0.176ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.215    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X149Y176       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.096%)  route 0.176ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.215    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X149Y176       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.096%)  route 0.176ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.215    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X149Y176       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.096%)  route 0.176ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.215    clk200_rst
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.539     1.924    
    SLICE_X149Y176       FDSE (Hold_fdse_C_S)        -0.072     1.852    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.183ns (37.017%)  route 0.311ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.141     2.052 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.311     2.363    netsoc_reset_counter[0]
    SLICE_X149Y176       LUT2 (Prop_lut2_I0_O)        0.042     2.405 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.405    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X149Y176       FDSE (Hold_fdse_C_D)         0.107     2.018    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.227ns (49.284%)  route 0.234ns (50.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X151Y176       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y176       FDPE (Prop_fdpe_C_Q)         0.128     2.039 r  FDPE_3/Q
                         net (fo=5, routed)           0.106     2.144    clk200_rst
    SLICE_X149Y176       LUT6 (Prop_lut6_I5_O)        0.099     2.243 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.371    netsoc_ic_reset_i_1_n_0
    SLICE_X148Y176       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X148Y176       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.539     1.924    
    SLICE_X148Y176       FDRE (Hold_fdre_C_D)         0.059     1.983    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.397%)  route 0.311ns (62.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.606     1.911    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDSE (Prop_fdse_C_Q)         0.141     2.052 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.311     2.363    netsoc_reset_counter[0]
    SLICE_X149Y176       LUT1 (Prop_lut1_I0_O)        0.045     2.408 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.408    netsoc_reset_counter0[0]
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.874     2.463    clk200_clk
    SLICE_X149Y176       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.552     1.911    
    SLICE_X149Y176       FDSE (Hold_fdse_C_D)         0.091     2.002    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X151Y176   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X151Y176   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X148Y176   netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X149Y176   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X149Y176   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X149Y176   netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X148Y176   netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X148Y176   netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X148Y176   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X149Y176   netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X151Y176   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X148Y176   netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.459ns (20.410%)  route 5.690ns (79.590%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.802     8.786    ethmac_crc32_checker_crc_ce
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.524     9.524    eth_rx_clk
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.080     9.604    
                         clock uncertainty           -0.035     9.569    
    SLICE_X69Y125        FDSE (Setup_fdse_C_CE)      -0.205     9.364    ethmac_crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.459ns (20.410%)  route 5.690ns (79.590%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.802     8.786    ethmac_crc32_checker_crc_ce
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.524     9.524    eth_rx_clk
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.080     9.604    
                         clock uncertainty           -0.035     9.569    
    SLICE_X69Y125        FDSE (Setup_fdse_C_CE)      -0.205     9.364    ethmac_crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.459ns (20.410%)  route 5.690ns (79.590%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.802     8.786    ethmac_crc32_checker_crc_ce
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.524     9.524    eth_rx_clk
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[4]/C
                         clock pessimism              0.080     9.604    
                         clock uncertainty           -0.035     9.569    
    SLICE_X69Y125        FDSE (Setup_fdse_C_CE)      -0.205     9.364    ethmac_crc32_checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.459ns (20.410%)  route 5.690ns (79.590%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.802     8.786    ethmac_crc32_checker_crc_ce
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.524     9.524    eth_rx_clk
    SLICE_X69Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[9]/C
                         clock pessimism              0.080     9.604    
                         clock uncertainty           -0.035     9.569    
    SLICE_X69Y125        FDSE (Setup_fdse_C_CE)      -0.205     9.364    ethmac_crc32_checker_crc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 1.459ns (20.399%)  route 5.693ns (79.601%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.806     8.790    ethmac_crc32_checker_crc_ce
    SLICE_X70Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.521     9.521    eth_rx_clk
    SLICE_X70Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[10]/C
                         clock pessimism              0.080     9.601    
                         clock uncertainty           -0.035     9.566    
    SLICE_X70Y125        FDSE (Setup_fdse_C_CE)      -0.169     9.397    ethmac_crc32_checker_crc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 1.459ns (20.399%)  route 5.693ns (79.601%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.806     8.790    ethmac_crc32_checker_crc_ce
    SLICE_X70Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.521     9.521    eth_rx_clk
    SLICE_X70Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.080     9.601    
                         clock uncertainty           -0.035     9.566    
    SLICE_X70Y125        FDSE (Setup_fdse_C_CE)      -0.169     9.397    ethmac_crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 1.459ns (20.399%)  route 5.693ns (79.601%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.806     8.790    ethmac_crc32_checker_crc_ce
    SLICE_X70Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.521     9.521    eth_rx_clk
    SLICE_X70Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[6]/C
                         clock pessimism              0.080     9.601    
                         clock uncertainty           -0.035     9.566    
    SLICE_X70Y125        FDSE (Setup_fdse_C_CE)      -0.169     9.397    ethmac_crc32_checker_crc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.459ns (20.506%)  route 5.656ns (79.494%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.768     8.752    ethmac_crc32_checker_crc_ce
    SLICE_X71Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.521     9.521    eth_rx_clk
    SLICE_X71Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
                         clock pessimism              0.080     9.601    
                         clock uncertainty           -0.035     9.566    
    SLICE_X71Y125        FDSE (Setup_fdse_C_CE)      -0.205     9.361    ethmac_crc32_checker_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.459ns (20.506%)  route 5.656ns (79.494%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.768     8.752    ethmac_crc32_checker_crc_ce
    SLICE_X71Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.521     9.521    eth_rx_clk
    SLICE_X71Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
                         clock pessimism              0.080     9.601    
                         clock uncertainty           -0.035     9.566    
    SLICE_X71Y125        FDSE (Setup_fdse_C_CE)      -0.205     9.361    ethmac_crc32_checker_crc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.459ns (20.506%)  route 5.656ns (79.494%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.637     1.637    eth_rx_clk
    SLICE_X79Y134        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.419     2.056 r  ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.152     3.208    ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X79Y131        LUT6 (Prop_lut6_I0_O)        0.296     3.504 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.937    storage_12_reg_i_11_n_0
    SLICE_X79Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.061 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.661     4.723    ethmac_rx_cdc_asyncfifo_writable0
    SLICE_X75Y130        LUT5 (Prop_lut5_I4_O)        0.124     4.847 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.471     5.317    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X75Y129        LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  ethmac_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=13, routed)          0.378     5.819    p_255_in
    SLICE_X74Y129        LUT5 (Prop_lut5_I1_O)        0.124     5.943 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=4, routed)           0.959     6.902    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124     7.026 r  clockdomainsrenamer5_state[1]_i_2/O
                         net (fo=4, routed)           0.834     7.860    ethmac_crc32_checker_crc_ce0
    SLICE_X74Y128        LUT3 (Prop_lut3_I0_O)        0.124     7.984 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.768     8.752    ethmac_crc32_checker_crc_ce
    SLICE_X71Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.521     9.521    eth_rx_clk
    SLICE_X71Y125        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[2]/C
                         clock pessimism              0.080     9.601    
                         clock uncertainty           -0.035     9.566    
    SLICE_X71Y125        FDSE (Setup_fdse_C_CE)      -0.205     9.361    ethmac_crc32_checker_crc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_last_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.262%)  route 0.237ns (62.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.569     0.569    eth_rx_clk
    SLICE_X77Y134        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y134        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_rx_converter_converter_source_last_reg/Q
                         net (fo=2, routed)           0.237     0.947    ethmac_rx_cdc_wrport_dat_w[41]
    RAMB36_X4Y27         RAMB36E1                                     r  storage_12_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X4Y27         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X4Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.922    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.996%)  route 0.228ns (64.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.569     0.569    eth_rx_clk
    SLICE_X77Y135        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.128     0.697 r  ethmac_rx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.228     0.924    ethmac_rx_converter_converter_source_payload_data[7]
    RAMB36_X4Y27         RAMB36E1                                     r  storage_12_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X4Y27         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.626    
    RAMB36_X4Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     0.869    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.565     0.565    eth_rx_clk
    SLICE_X75Y128        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.991    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X76Y129        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y129        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X76Y129        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y27    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X72Y113   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X72Y113   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X72Y122   clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y129   storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 3.029ns (45.320%)  route 3.655ns (54.680%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.437 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.106     5.543    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X24Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.667 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.847     6.514    ODDR_4_i_7_n_0
    SLICE_X13Y86         LUT4 (Prop_lut4_I3_O)        0.119     6.633 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.521     7.154    ODDR_4_i_4_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I3_O)        0.332     7.486 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.181     8.666    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 3.054ns (46.296%)  route 3.543ns (53.704%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.437 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.092     5.529    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.653 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.950     6.602    ODDR_2_i_8_n_0
    SLICE_X16Y85         LUT4 (Prop_lut4_I3_O)        0.148     6.750 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.447     7.197    ODDR_2_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I3_O)        0.328     7.525 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.054     8.580    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 2.826ns (43.502%)  route 3.670ns (56.498%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.437 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.264     5.701    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X24Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.825 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.721     6.545    ODDR_4_i_8_n_0
    SLICE_X17Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.501     7.171    ODDR_4_i_6_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I3_O)        0.124     7.295 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.184     8.479    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 3.025ns (47.044%)  route 3.405ns (52.956%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.437 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.032     5.469    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.593 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.846     6.439    ODDR_2_i_9_n_0
    SLICE_X13Y85         LUT4 (Prop_lut4_I3_O)        0.120     6.559 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.353     6.912    ODDR_2_i_7_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I3_O)        0.327     7.239 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.174     8.413    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.702ns (43.937%)  route 3.448ns (56.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.437 r  storage_11_reg/DOADO[17]
                         net (fo=1, routed)           1.267     5.704    ethmac_tx_converter_converter_sink_payload_data_reg[21]
    SLICE_X24Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.828 r  ODDR_3_i_5/O
                         net (fo=2, routed)           0.973     6.801    ODDR_3_i_5_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.925 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.208     8.133    ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.710ns (26.601%)  route 4.718ns (73.399%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X27Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  xilinxmultiregimpl2_regs1_reg[2]/Q
                         net (fo=1, routed)           0.802     3.154    xilinxmultiregimpl2_regs1[2]
    SLICE_X25Y86         LUT4 (Prop_lut4_I1_O)        0.299     3.453 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.264     3.717    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X25Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.841 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.529     4.370    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X23Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.494 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.450     4.944    ethmac_padding_inserter_source_valid
    SLICE_X21Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.068 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.484     5.552    ethmac_crc32_inserter_source_valid
    SLICE_X23Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.676 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.188     5.865    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.989 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.444     6.432    ethmac_tx_converter_converter_mux0
    SLICE_X22Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.556 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.357     6.913    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y84         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.591     7.628    storage_11_reg_i_46_n_0
    SLICE_X23Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.752 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.610     8.362    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.826ns (46.361%)  route 3.270ns (53.639%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.437 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.154     5.591    ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X23Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.715 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.654     6.369    ODDR_5_i_7_n_0
    SLICE_X16Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.496     6.988    ODDR_5_i_5_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.112 r  ODDR_5_i_2/O
                         net (fo=1, routed)           0.966     8.079    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 2.702ns (44.797%)  route 3.330ns (55.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.437 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.264     5.700    ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X24Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.824 r  ODDR_5_i_4/O
                         net (fo=2, routed)           0.875     6.699    ODDR_5_i_4_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.823 r  ODDR_5_i_1/O
                         net (fo=1, routed)           1.191     8.015    ethmac_tx_gap_inserter_source_payload_data[3]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 3.414ns (50.703%)  route 3.319ns (49.297%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 9.814 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.437 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.154     5.591    ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X23Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.715 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.872     6.587    ODDR_5_i_7_n_0
    SLICE_X16Y86         LUT5 (Prop_lut5_I0_O)        0.148     6.735 r  ethmac_crc32_inserter_reg[26]_i_2/O
                         net (fo=14, routed)          1.027     7.762    ethmac_crc32_inserter_reg[26]_i_2_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I1_O)        0.356     8.118 r  ethmac_crc32_inserter_reg[5]_i_2/O
                         net (fo=1, routed)           0.267     8.384    ethmac_crc32_inserter_reg[5]_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I2_O)        0.332     8.716 r  ethmac_crc32_inserter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.716    ethmac_crc32_inserter_next_reg[5]
    SLICE_X13Y87         FDSE                                         r  ethmac_crc32_inserter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.814     9.814    eth_tx_clk
    SLICE_X13Y87         FDSE                                         r  ethmac_crc32_inserter_reg_reg[5]/C
                         clock pessimism              0.088     9.902    
                         clock uncertainty           -0.069     9.833    
    SLICE_X13Y87         FDSE (Setup_fdse_C_D)        0.031     9.864    ethmac_crc32_inserter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.669     1.669    eth_tx_clk
    SLICE_X59Y107        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDPE (Prop_fdpe_C_Q)         0.456     2.125 r  FDPE_6/Q
                         net (fo=1, routed)           0.190     2.315    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X59Y107        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         1.548     3.548    eth_tx_clk
    SLICE_X59Y107        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.121     3.669    
                         clock uncertainty           -0.069     3.600    
    SLICE_X59Y107        FDPE (Setup_fdpe_C_D)       -0.047     3.553    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.553    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  1.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.582     0.582    eth_tx_clk
    SLICE_X59Y107        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.723 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.778    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X59Y107        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.853     0.853    eth_tx_clk
    SLICE_X59Y107        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.271     0.582    
    SLICE_X59Y107        FDPE (Hold_fdpe_C_D)         0.075     0.657    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl2_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.882    xilinxmultiregimpl2_regs0[0]
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
                         clock pessimism             -0.274     0.685    
    SLICE_X25Y87         FDRE (Hold_fdre_C_D)         0.075     0.760    xilinxmultiregimpl2_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X27Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[2]
    SLICE_X27Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X27Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X27Y86         FDRE (Hold_fdre_C_D)         0.075     0.759    xilinxmultiregimpl2_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[3]
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X25Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X25Y86         FDRE (Hold_fdre_C_D)         0.075     0.759    xilinxmultiregimpl2_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X27Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[4]
    SLICE_X27Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X27Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X27Y86         FDRE (Hold_fdre_C_D)         0.071     0.755    xilinxmultiregimpl2_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl2_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.882    xilinxmultiregimpl2_regs0[5]
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X25Y87         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/C
                         clock pessimism             -0.274     0.685    
    SLICE_X25Y87         FDRE (Hold_fdre_C_D)         0.071     0.756    xilinxmultiregimpl2_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y86         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.891    xilinxmultiregimpl2_regs0[1]
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X24Y86         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X24Y86         FDRE (Hold_fdre_C_D)         0.075     0.759    xilinxmultiregimpl2_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clockdomainsrenamer4_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clockdomainsrenamer4_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  clockdomainsrenamer4_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  clockdomainsrenamer4_state_reg[0]/Q
                         net (fo=27, routed)          0.123     0.951    clockdomainsrenamer4_state[0]
    SLICE_X20Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.996 r  clockdomainsrenamer4_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.996    clockdomainsrenamer4_state[1]_i_1_n_0
    SLICE_X20Y85         FDRE                                         r  clockdomainsrenamer4_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X20Y85         FDRE                                         r  clockdomainsrenamer4_state_reg[1]/C
                         clock pessimism             -0.262     0.700    
    SLICE_X20Y85         FDRE (Hold_fdre_C_D)         0.120     0.820    clockdomainsrenamer4_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  ethmac_preamble_inserter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.133     0.963    ethmac_preamble_inserter_cnt[2]
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.008 r  ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.008    ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X8Y85          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.262     0.702    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120     0.822    ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  ethmac_preamble_inserter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.137     0.967    ethmac_preamble_inserter_cnt[2]
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.012 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.012    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X8Y85          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.262     0.702    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.121     0.823    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y17   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X59Y107  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X59Y107  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y84   clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y85   clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X59Y107  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X59Y107  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X59Y107  FDPE_7/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X59Y107  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89   clockdomainsrenamer6_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87   xilinxmultiregimpl2_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87   xilinxmultiregimpl2_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87   xilinxmultiregimpl2_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y87   xilinxmultiregimpl2_regs1_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89   ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y86   xilinxmultiregimpl2_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y86   xilinxmultiregimpl2_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86   xilinxmultiregimpl2_regs0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y86   xilinxmultiregimpl2_regs0_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86   xilinxmultiregimpl2_regs0_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y86   xilinxmultiregimpl2_regs1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y86   xilinxmultiregimpl2_regs1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86   xilinxmultiregimpl2_regs1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y86   xilinxmultiregimpl2_regs1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y86   xilinxmultiregimpl2_regs1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.832ns (30.032%)  route 6.598ns (69.968%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  netsoc_sdram_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.389    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X140Y154       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.539 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.771     4.310    p_0_in5_in[4]
    SLICE_X140Y156       LUT6 (Prop_lut6_I1_O)        0.328     4.638 r  netsoc_sdram_bankmachine7_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.638    netsoc_sdram_bankmachine7_count[2]_i_12_n_0
    SLICE_X140Y156       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  netsoc_sdram_bankmachine7_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.171    netsoc_sdram_bankmachine7_count_reg[2]_i_8_n_0
    SLICE_X140Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.425 f  netsoc_sdram_bankmachine7_count_reg[2]_i_7/CO[0]
                         net (fo=3, routed)           0.369     5.794    netsoc_sdram_bankmachine7_hit
    SLICE_X141Y157       LUT6 (Prop_lut6_I3_O)        0.367     6.161 r  netsoc_sdram_bankmachine7_count[2]_i_4/O
                         net (fo=4, routed)           0.605     6.766    netsoc_sdram_bankmachine7_count[2]_i_4_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=8, routed)           0.901     7.791    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X151Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.915 f  netsoc_sdram_dfi_p0_rddata_en_i_3/O
                         net (fo=2, routed)           0.628     8.543    netsoc_sdram_dfi_p0_rddata_en_i_3_n_0
    SLICE_X148Y153       LUT6 (Prop_lut6_I5_O)        0.124     8.667 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.495     9.162    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X150Y153       LUT6 (Prop_lut6_I5_O)        0.124     9.286 f  netsoc_sdram_bankmachine4_count[2]_i_4/O
                         net (fo=3, routed)           0.576     9.862    netsoc_sdram_bankmachine4_count[2]_i_4_n_0
    SLICE_X149Y153       LUT4 (Prop_lut4_I0_O)        0.124     9.986 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_2/O
                         net (fo=1, routed)           0.722    10.708    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_2_n_0
    SLICE_X150Y152       LUT6 (Prop_lut6_I0_O)        0.124    10.832 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_1/O
                         net (fo=1, routed)           0.340    11.172    new_master_rdata_valid00
    SLICE_X150Y152       SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.627    11.627    sys_clk
    SLICE_X150Y152       SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/CLK
                         clock pessimism              0.078    11.705    
                         clock uncertainty           -0.057    11.648    
    SLICE_X150Y152       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.604    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 2.972ns (31.329%)  route 6.514ns (68.671%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  netsoc_sdram_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.389    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X140Y154       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.539 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.771     4.310    p_0_in5_in[4]
    SLICE_X140Y156       LUT6 (Prop_lut6_I1_O)        0.328     4.638 r  netsoc_sdram_bankmachine7_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.638    netsoc_sdram_bankmachine7_count[2]_i_12_n_0
    SLICE_X140Y156       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  netsoc_sdram_bankmachine7_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.171    netsoc_sdram_bankmachine7_count_reg[2]_i_8_n_0
    SLICE_X140Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.425 f  netsoc_sdram_bankmachine7_count_reg[2]_i_7/CO[0]
                         net (fo=3, routed)           0.369     5.794    netsoc_sdram_bankmachine7_hit
    SLICE_X141Y157       LUT6 (Prop_lut6_I3_O)        0.367     6.161 r  netsoc_sdram_bankmachine7_count[2]_i_4/O
                         net (fo=4, routed)           0.605     6.766    netsoc_sdram_bankmachine7_count[2]_i_4_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=8, routed)           1.201     8.090    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X154Y153       LUT2 (Prop_lut2_I0_O)        0.157     8.247 r  netsoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=7, routed)           1.061     9.308    netsoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X154Y154       LUT6 (Prop_lut6_I4_O)        0.355     9.663 r  netsoc_sdram_choose_req_grant[1]_i_10/O
                         net (fo=1, routed)           0.466    10.129    netsoc_sdram_choose_req_grant[1]_i_10_n_0
    SLICE_X154Y154       LUT6 (Prop_lut6_I5_O)        0.124    10.253 r  netsoc_sdram_choose_req_grant[1]_i_3/O
                         net (fo=1, routed)           0.852    11.104    netsoc_sdram_choose_req_grant[1]_i_3_n_0
    SLICE_X154Y153       LUT6 (Prop_lut6_I2_O)        0.124    11.228 r  netsoc_sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    11.228    netsoc_sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X154Y153       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.627    11.627    sys_clk
    SLICE_X154Y153       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.078    11.705    
                         clock uncertainty           -0.057    11.648    
    SLICE_X154Y153       FDRE (Setup_fdre_C_D)        0.077    11.725    netsoc_sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 2.832ns (30.293%)  route 6.517ns (69.707%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 11.628 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  netsoc_sdram_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.389    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X140Y154       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.539 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.771     4.310    p_0_in5_in[4]
    SLICE_X140Y156       LUT6 (Prop_lut6_I1_O)        0.328     4.638 r  netsoc_sdram_bankmachine7_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.638    netsoc_sdram_bankmachine7_count[2]_i_12_n_0
    SLICE_X140Y156       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  netsoc_sdram_bankmachine7_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.171    netsoc_sdram_bankmachine7_count_reg[2]_i_8_n_0
    SLICE_X140Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.425 f  netsoc_sdram_bankmachine7_count_reg[2]_i_7/CO[0]
                         net (fo=3, routed)           0.369     5.794    netsoc_sdram_bankmachine7_hit
    SLICE_X141Y157       LUT6 (Prop_lut6_I3_O)        0.367     6.161 r  netsoc_sdram_bankmachine7_count[2]_i_4/O
                         net (fo=4, routed)           0.605     6.766    netsoc_sdram_bankmachine7_count[2]_i_4_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=8, routed)           0.901     7.791    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X151Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.915 f  netsoc_sdram_dfi_p0_rddata_en_i_3/O
                         net (fo=2, routed)           0.628     8.543    netsoc_sdram_dfi_p0_rddata_en_i_3_n_0
    SLICE_X148Y153       LUT6 (Prop_lut6_I5_O)        0.124     8.667 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.421     9.088    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X149Y153       LUT6 (Prop_lut6_I2_O)        0.124     9.212 f  netsoc_sdram_bankmachine0_count[2]_i_3/O
                         net (fo=10, routed)          0.768     9.980    netsoc_sdram_bankmachine0_count[2]_i_3_n_0
    SLICE_X154Y151       LUT6 (Prop_lut6_I3_O)        0.124    10.104 f  bankmachine0_state[2]_i_2/O
                         net (fo=2, routed)           0.294    10.398    bankmachine0_state[2]_i_2_n_0
    SLICE_X154Y151       LUT5 (Prop_lut5_I0_O)        0.124    10.522 r  bankmachine0_state[2]_i_1/O
                         net (fo=1, routed)           0.568    11.091    bankmachine0_state[2]_i_1_n_0
    SLICE_X154Y151       FDRE                                         r  bankmachine0_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.628    11.628    sys_clk
    SLICE_X154Y151       FDRE                                         r  bankmachine0_state_reg[2]/C
                         clock pessimism              0.078    11.706    
                         clock uncertainty           -0.057    11.649    
    SLICE_X154Y151       FDRE (Setup_fdre_C_D)       -0.031    11.618    bankmachine0_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 3.135ns (34.227%)  route 6.024ns (65.773%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.419     2.161 r  netsoc_sdram_bankmachine2_consume_reg[2]/Q
                         net (fo=25, routed)          1.064     3.225    storage_4_reg_0_7_6_11/ADDRB2
    SLICE_X142Y152       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.547 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.364    p_0_in0_in[0]
    SLICE_X143Y153       LUT6 (Prop_lut6_I3_O)        0.348     4.712 r  netsoc_sdram_bankmachine2_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.712    netsoc_sdram_bankmachine2_count[2]_i_11_n_0
    SLICE_X143Y153       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.244    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X143Y154       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.614     6.129    netsoc_sdram_bankmachine2_hit
    SLICE_X146Y153       LUT5 (Prop_lut5_I2_O)        0.373     6.502 r  netsoc_sdram_bankmachine2_count[2]_i_3/O
                         net (fo=8, routed)           0.658     7.160    netsoc_sdram_bankmachine2_count[2]_i_3_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I3_O)        0.150     7.310 f  multiplexer_state[3]_i_24/O
                         net (fo=2, routed)           0.878     8.188    multiplexer_state[3]_i_24_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I0_O)        0.348     8.536 f  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.407     8.943    multiplexer_state[3]_i_17_n_0
    SLICE_X149Y154       LUT5 (Prop_lut5_I4_O)        0.124     9.067 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.572     9.639    multiplexer_state[3]_i_9_n_0
    SLICE_X150Y156       LUT6 (Prop_lut6_I1_O)        0.124     9.763 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.635    10.398    multiplexer_state[3]_i_3_n_0
    SLICE_X151Y156       LUT6 (Prop_lut6_I0_O)        0.124    10.522 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.901    multiplexer_next_state
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.626    11.626    sys_clk
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.078    11.704    
                         clock uncertainty           -0.057    11.647    
    SLICE_X151Y156       FDRE (Setup_fdre_C_CE)      -0.205    11.442    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 3.135ns (34.227%)  route 6.024ns (65.773%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.419     2.161 r  netsoc_sdram_bankmachine2_consume_reg[2]/Q
                         net (fo=25, routed)          1.064     3.225    storage_4_reg_0_7_6_11/ADDRB2
    SLICE_X142Y152       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.547 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.364    p_0_in0_in[0]
    SLICE_X143Y153       LUT6 (Prop_lut6_I3_O)        0.348     4.712 r  netsoc_sdram_bankmachine2_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.712    netsoc_sdram_bankmachine2_count[2]_i_11_n_0
    SLICE_X143Y153       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.244    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X143Y154       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.614     6.129    netsoc_sdram_bankmachine2_hit
    SLICE_X146Y153       LUT5 (Prop_lut5_I2_O)        0.373     6.502 r  netsoc_sdram_bankmachine2_count[2]_i_3/O
                         net (fo=8, routed)           0.658     7.160    netsoc_sdram_bankmachine2_count[2]_i_3_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I3_O)        0.150     7.310 f  multiplexer_state[3]_i_24/O
                         net (fo=2, routed)           0.878     8.188    multiplexer_state[3]_i_24_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I0_O)        0.348     8.536 f  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.407     8.943    multiplexer_state[3]_i_17_n_0
    SLICE_X149Y154       LUT5 (Prop_lut5_I4_O)        0.124     9.067 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.572     9.639    multiplexer_state[3]_i_9_n_0
    SLICE_X150Y156       LUT6 (Prop_lut6_I1_O)        0.124     9.763 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.635    10.398    multiplexer_state[3]_i_3_n_0
    SLICE_X151Y156       LUT6 (Prop_lut6_I0_O)        0.124    10.522 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.901    multiplexer_next_state
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.626    11.626    sys_clk
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.078    11.704    
                         clock uncertainty           -0.057    11.647    
    SLICE_X151Y156       FDRE (Setup_fdre_C_CE)      -0.205    11.442    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 3.135ns (34.227%)  route 6.024ns (65.773%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.419     2.161 r  netsoc_sdram_bankmachine2_consume_reg[2]/Q
                         net (fo=25, routed)          1.064     3.225    storage_4_reg_0_7_6_11/ADDRB2
    SLICE_X142Y152       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.547 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.364    p_0_in0_in[0]
    SLICE_X143Y153       LUT6 (Prop_lut6_I3_O)        0.348     4.712 r  netsoc_sdram_bankmachine2_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.712    netsoc_sdram_bankmachine2_count[2]_i_11_n_0
    SLICE_X143Y153       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.244    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X143Y154       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.614     6.129    netsoc_sdram_bankmachine2_hit
    SLICE_X146Y153       LUT5 (Prop_lut5_I2_O)        0.373     6.502 r  netsoc_sdram_bankmachine2_count[2]_i_3/O
                         net (fo=8, routed)           0.658     7.160    netsoc_sdram_bankmachine2_count[2]_i_3_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I3_O)        0.150     7.310 f  multiplexer_state[3]_i_24/O
                         net (fo=2, routed)           0.878     8.188    multiplexer_state[3]_i_24_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I0_O)        0.348     8.536 f  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.407     8.943    multiplexer_state[3]_i_17_n_0
    SLICE_X149Y154       LUT5 (Prop_lut5_I4_O)        0.124     9.067 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.572     9.639    multiplexer_state[3]_i_9_n_0
    SLICE_X150Y156       LUT6 (Prop_lut6_I1_O)        0.124     9.763 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.635    10.398    multiplexer_state[3]_i_3_n_0
    SLICE_X151Y156       LUT6 (Prop_lut6_I0_O)        0.124    10.522 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.901    multiplexer_next_state
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.626    11.626    sys_clk
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.078    11.704    
                         clock uncertainty           -0.057    11.647    
    SLICE_X151Y156       FDRE (Setup_fdre_C_CE)      -0.205    11.442    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 3.135ns (34.227%)  route 6.024ns (65.773%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.419     2.161 r  netsoc_sdram_bankmachine2_consume_reg[2]/Q
                         net (fo=25, routed)          1.064     3.225    storage_4_reg_0_7_6_11/ADDRB2
    SLICE_X142Y152       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.547 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.364    p_0_in0_in[0]
    SLICE_X143Y153       LUT6 (Prop_lut6_I3_O)        0.348     4.712 r  netsoc_sdram_bankmachine2_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.712    netsoc_sdram_bankmachine2_count[2]_i_11_n_0
    SLICE_X143Y153       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.244    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X143Y154       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=2, routed)           0.614     6.129    netsoc_sdram_bankmachine2_hit
    SLICE_X146Y153       LUT5 (Prop_lut5_I2_O)        0.373     6.502 r  netsoc_sdram_bankmachine2_count[2]_i_3/O
                         net (fo=8, routed)           0.658     7.160    netsoc_sdram_bankmachine2_count[2]_i_3_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I3_O)        0.150     7.310 f  multiplexer_state[3]_i_24/O
                         net (fo=2, routed)           0.878     8.188    multiplexer_state[3]_i_24_n_0
    SLICE_X148Y154       LUT4 (Prop_lut4_I0_O)        0.348     8.536 f  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.407     8.943    multiplexer_state[3]_i_17_n_0
    SLICE_X149Y154       LUT5 (Prop_lut5_I4_O)        0.124     9.067 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.572     9.639    multiplexer_state[3]_i_9_n_0
    SLICE_X150Y156       LUT6 (Prop_lut6_I1_O)        0.124     9.763 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.635    10.398    multiplexer_state[3]_i_3_n_0
    SLICE_X151Y156       LUT6 (Prop_lut6_I0_O)        0.124    10.522 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.901    multiplexer_next_state
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.626    11.626    sys_clk
    SLICE_X151Y156       FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.078    11.704    
                         clock uncertainty           -0.057    11.647    
    SLICE_X151Y156       FDRE (Setup_fdre_C_CE)      -0.205    11.442    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 3.062ns (32.419%)  route 6.383ns (67.581%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  netsoc_sdram_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.389    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X140Y154       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.539 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.771     4.310    p_0_in5_in[4]
    SLICE_X140Y156       LUT6 (Prop_lut6_I1_O)        0.328     4.638 r  netsoc_sdram_bankmachine7_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.638    netsoc_sdram_bankmachine7_count[2]_i_12_n_0
    SLICE_X140Y156       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  netsoc_sdram_bankmachine7_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.171    netsoc_sdram_bankmachine7_count_reg[2]_i_8_n_0
    SLICE_X140Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.425 f  netsoc_sdram_bankmachine7_count_reg[2]_i_7/CO[0]
                         net (fo=3, routed)           0.369     5.794    netsoc_sdram_bankmachine7_hit
    SLICE_X141Y157       LUT6 (Prop_lut6_I3_O)        0.367     6.161 r  netsoc_sdram_bankmachine7_count[2]_i_4/O
                         net (fo=4, routed)           0.605     6.766    netsoc_sdram_bankmachine7_count[2]_i_4_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I2_O)        0.124     6.890 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=8, routed)           0.901     7.791    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X151Y155       LUT4 (Prop_lut4_I3_O)        0.124     7.915 f  netsoc_sdram_dfi_p0_rddata_en_i_3/O
                         net (fo=2, routed)           0.628     8.543    netsoc_sdram_dfi_p0_rddata_en_i_3_n_0
    SLICE_X148Y153       LUT6 (Prop_lut6_I5_O)        0.124     8.667 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.552     9.219    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X150Y153       LUT6 (Prop_lut6_I3_O)        0.124     9.343 f  netsoc_sdram_bankmachine3_count[2]_i_4/O
                         net (fo=3, routed)           0.464     9.807    netsoc_sdram_bankmachine3_count[2]_i_4_n_0
    SLICE_X150Y153       LUT2 (Prop_lut2_I1_O)        0.150     9.957 r  netsoc_sdram_bankmachine3_count[2]_i_2/O
                         net (fo=4, routed)           0.902    10.859    netsoc_sdram_bankmachine3_count[2]_i_2_n_0
    SLICE_X156Y153       LUT5 (Prop_lut5_I3_O)        0.328    11.187 r  netsoc_sdram_bankmachine3_count[0]_i_1/O
                         net (fo=1, routed)           0.000    11.187    netsoc_sdram_bankmachine3_count[0]_i_1_n_0
    SLICE_X156Y153       FDRE                                         r  netsoc_sdram_bankmachine3_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.701    11.701    sys_clk
    SLICE_X156Y153       FDRE                                         r  netsoc_sdram_bankmachine3_count_reg[0]/C
                         clock pessimism              0.078    11.779    
                         clock uncertainty           -0.057    11.722    
    SLICE_X156Y153       FDRE (Setup_fdre_C_D)        0.029    11.751    netsoc_sdram_bankmachine3_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 3.096ns (32.879%)  route 6.320ns (67.121%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  netsoc_sdram_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.389    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X140Y154       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.539 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.771     4.310    p_0_in5_in[4]
    SLICE_X140Y156       LUT6 (Prop_lut6_I1_O)        0.328     4.638 r  netsoc_sdram_bankmachine7_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.638    netsoc_sdram_bankmachine7_count[2]_i_12_n_0
    SLICE_X140Y156       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  netsoc_sdram_bankmachine7_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.171    netsoc_sdram_bankmachine7_count_reg[2]_i_8_n_0
    SLICE_X140Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.425 f  netsoc_sdram_bankmachine7_count_reg[2]_i_7/CO[0]
                         net (fo=3, routed)           0.369     5.794    netsoc_sdram_bankmachine7_hit
    SLICE_X141Y157       LUT6 (Prop_lut6_I3_O)        0.367     6.161 r  netsoc_sdram_bankmachine7_count[2]_i_4/O
                         net (fo=4, routed)           0.605     6.766    netsoc_sdram_bankmachine7_count[2]_i_4_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I2_O)        0.124     6.890 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=8, routed)           1.201     8.090    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X154Y153       LUT2 (Prop_lut2_I0_O)        0.157     8.247 f  netsoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=7, routed)           0.641     8.888    netsoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X155Y154       LUT2 (Prop_lut2_I1_O)        0.355     9.243 f  netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=5, routed)           0.438     9.681    netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X155Y153       LUT6 (Prop_lut6_I1_O)        0.124     9.805 f  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=2, routed)           0.463    10.268    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X155Y153       LUT6 (Prop_lut6_I4_O)        0.124    10.392 r  netsoc_sdram_choose_req_grant[2]_i_5/O
                         net (fo=2, routed)           0.642    11.034    netsoc_sdram_choose_req_grant[2]_i_5_n_0
    SLICE_X157Y152       LUT6 (Prop_lut6_I3_O)        0.124    11.158 r  netsoc_sdram_choose_req_grant[0]_i_1/O
                         net (fo=1, routed)           0.000    11.158    netsoc_sdram_choose_req_grant[0]_i_1_n_0
    SLICE_X157Y152       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.702    11.702    sys_clk
    SLICE_X157Y152       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/C
                         clock pessimism              0.078    11.780    
                         clock uncertainty           -0.057    11.723    
    SLICE_X157Y152       FDRE (Setup_fdre_C_D)        0.032    11.755    netsoc_sdram_choose_req_grant_reg[0]
  -------------------------------------------------------------------
                         required time                         11.755    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 3.096ns (33.157%)  route 6.241ns (66.843%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 11.628 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        1.742     1.742    sys_clk
    SLICE_X141Y154       FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y154       FDRE (Prop_fdre_C_Q)         0.456     2.198 r  netsoc_sdram_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.389    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X140Y154       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.539 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.771     4.310    p_0_in5_in[4]
    SLICE_X140Y156       LUT6 (Prop_lut6_I1_O)        0.328     4.638 r  netsoc_sdram_bankmachine7_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.638    netsoc_sdram_bankmachine7_count[2]_i_12_n_0
    SLICE_X140Y156       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.171 r  netsoc_sdram_bankmachine7_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.171    netsoc_sdram_bankmachine7_count_reg[2]_i_8_n_0
    SLICE_X140Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.425 f  netsoc_sdram_bankmachine7_count_reg[2]_i_7/CO[0]
                         net (fo=3, routed)           0.369     5.794    netsoc_sdram_bankmachine7_hit
    SLICE_X141Y157       LUT6 (Prop_lut6_I3_O)        0.367     6.161 r  netsoc_sdram_bankmachine7_count[2]_i_4/O
                         net (fo=4, routed)           0.605     6.766    netsoc_sdram_bankmachine7_count[2]_i_4_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I2_O)        0.124     6.890 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=8, routed)           1.201     8.090    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X154Y153       LUT2 (Prop_lut2_I0_O)        0.157     8.247 f  netsoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=7, routed)           0.641     8.888    netsoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X155Y154       LUT2 (Prop_lut2_I1_O)        0.355     9.243 f  netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=5, routed)           0.438     9.681    netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X155Y153       LUT6 (Prop_lut6_I1_O)        0.124     9.805 f  netsoc_sdram_choose_req_grant[2]_i_19/O
                         net (fo=2, routed)           0.463    10.268    netsoc_sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X155Y153       LUT6 (Prop_lut6_I4_O)        0.124    10.392 r  netsoc_sdram_choose_req_grant[2]_i_5/O
                         net (fo=2, routed)           0.563    10.955    netsoc_sdram_choose_req_grant[2]_i_5_n_0
    SLICE_X155Y151       LUT6 (Prop_lut6_I3_O)        0.124    11.079 r  netsoc_sdram_choose_req_grant[2]_i_1/O
                         net (fo=1, routed)           0.000    11.079    netsoc_sdram_choose_req_grant[2]_i_1_n_0
    SLICE_X155Y151       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3562, routed)        1.628    11.628    sys_clk
    SLICE_X155Y151       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[2]/C
                         clock pessimism              0.078    11.706    
                         clock uncertainty           -0.057    11.649    
    SLICE_X155Y151       FDRE (Setup_fdre_C_D)        0.031    11.680    netsoc_sdram_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    sys_clk
    SLICE_X117Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X116Y151       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X116Y151       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y151       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r2_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.141%)  route 0.260ns (64.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    lm32_cpu/out
    SLICE_X127Y139       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y139       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.260     0.993    lm32_cpu/registers_reg_r2_0_31_30_31/ADDRD0
    SLICE_X124Y139       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    lm32_cpu/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X124Y139       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.255     0.608    
    SLICE_X124Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    lm32_cpu/registers_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.141%)  route 0.260ns (64.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.592     0.592    lm32_cpu/out
    SLICE_X127Y139       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y139       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.260     0.993    lm32_cpu/registers_reg_r2_0_31_30_31/ADDRD0
    SLICE_X124Y139       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3562, routed)        0.863     0.863    lm32_cpu/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X124Y139       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.255     0.608    
    SLICE_X124Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.918    lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y54     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y55     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y52    mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y52    mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y52    mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y52    mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y29    memdat_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y27    storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y53    mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y137   storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y139   storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y139   storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y139  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y139  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.405 (r) | FAST    |     3.495 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.792 (r) | SLOW    |    -0.138 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     5.823 (r) | SLOW    |    -2.299 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     5.504 (r) | SLOW    |    -1.967 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     4.636 (r) | SLOW    |    -1.350 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    10.467 (r) | SLOW    |    -2.568 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.834 (r) | SLOW    |      1.655 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.671 (r) | SLOW    |      1.566 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.381 (r) | SLOW    |      1.440 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.986 (r) | SLOW    |      1.740 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.298 (r) | SLOW    |      1.877 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.531 (r) | SLOW    |      1.510 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.974 (r) | SLOW    |      1.711 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.531 (r) | SLOW    |      1.503 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.149 (r) | SLOW    |      1.809 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.917 (r) | SLOW    |      2.171 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.451 (r) | SLOW    |      1.923 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.454 (r) | SLOW    |      1.956 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.919 (r) | SLOW    |      2.167 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      8.059 (r) | SLOW    |      2.238 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.756 (r) | SLOW    |      2.076 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.062 (r) | SLOW    |      2.232 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.830 (r) | SLOW    |      1.629 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.766 (r) | SLOW    |      2.070 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.831 (r) | SLOW    |      1.632 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.767 (r) | SLOW    |      2.067 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     12.654 (r) | SLOW    |      4.817 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |     14.199 (r) | SLOW    |      5.429 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     14.062 (r) | SLOW    |      4.000 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     11.565 (r) | SLOW    |      4.328 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     11.410 (r) | SLOW    |      4.259 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     11.424 (r) | SLOW    |      4.260 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     11.836 (r) | SLOW    |      4.437 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     11.547 (r) | SLOW    |      4.297 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |     10.031 (r) | SLOW    |      3.518 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     12.037 (r) | SLOW    |      4.541 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     12.594 (r) | SLOW    |      4.520 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     11.076 (r) | SLOW    |      3.728 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.422 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.716 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.618 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         5.401 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.140 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.884 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.568 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.681 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.834 (r) | SLOW    |   1.655 (r) | FAST    |    0.453 |
ddram_dq[1]        |   6.671 (r) | SLOW    |   1.566 (r) | FAST    |    0.290 |
ddram_dq[2]        |   6.381 (r) | SLOW    |   1.440 (r) | FAST    |    0.000 |
ddram_dq[3]        |   6.986 (r) | SLOW    |   1.740 (r) | FAST    |    0.605 |
ddram_dq[4]        |   7.298 (r) | SLOW    |   1.877 (r) | FAST    |    0.917 |
ddram_dq[5]        |   6.531 (r) | SLOW    |   1.510 (r) | FAST    |    0.150 |
ddram_dq[6]        |   6.974 (r) | SLOW    |   1.711 (r) | FAST    |    0.593 |
ddram_dq[7]        |   6.531 (r) | SLOW    |   1.503 (r) | FAST    |    0.150 |
ddram_dq[8]        |   7.149 (r) | SLOW    |   1.809 (r) | FAST    |    0.768 |
ddram_dq[9]        |   7.917 (r) | SLOW    |   2.171 (r) | FAST    |    1.536 |
ddram_dq[10]       |   7.451 (r) | SLOW    |   1.923 (r) | FAST    |    1.070 |
ddram_dq[11]       |   7.454 (r) | SLOW    |   1.956 (r) | FAST    |    1.073 |
ddram_dq[12]       |   7.919 (r) | SLOW    |   2.167 (r) | FAST    |    1.539 |
ddram_dq[13]       |   8.059 (r) | SLOW    |   2.238 (r) | FAST    |    1.679 |
ddram_dq[14]       |   7.756 (r) | SLOW    |   2.076 (r) | FAST    |    1.376 |
ddram_dq[15]       |   8.062 (r) | SLOW    |   2.232 (r) | FAST    |    1.681 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.062 (r) | SLOW    |   1.440 (r) | FAST    |    1.681 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.937 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.830 (r) | SLOW    |   1.629 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.766 (r) | SLOW    |   2.070 (r) | FAST    |    0.936 |
ddram_dqs_p[0]     |   6.831 (r) | SLOW    |   1.632 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.767 (r) | SLOW    |   2.067 (r) | FAST    |    0.937 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.767 (r) | SLOW    |   1.629 (r) | FAST    |    0.937 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




