Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan  2 17:29:44 2021
| Host         : PC-LORENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SortingCell_timing_summary_routed.rpt -pb SortingCell_timing_summary_routed.pb -rpx SortingCell_timing_summary_routed.rpx -warn_on_violation
| Design       : SortingCell
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.289        0.000                      0                  653        0.121        0.000                      0                  653        3.500        0.000                       0                   246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
PL_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PL_clock            3.289        0.000                      0                  653        0.121        0.000                      0                  653        3.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PL_clock
  To Clock:  PL_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.952ns (22.521%)  route 3.275ns (77.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 13.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.762     9.708    counter[0]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.570    13.031    clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.430    13.461    
                         clock uncertainty           -0.035    13.426    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    12.997    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.952ns (22.521%)  route 3.275ns (77.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 13.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.762     9.708    counter[0]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.570    13.031    clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.430    13.461    
                         clock uncertainty           -0.035    13.426    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    12.997    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.952ns (22.521%)  route 3.275ns (77.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 13.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.762     9.708    counter[0]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.570    13.031    clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.430    13.461    
                         clock uncertainty           -0.035    13.426    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    12.997    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.952ns (22.521%)  route 3.275ns (77.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 13.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.762     9.708    counter[0]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.570    13.031    clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.430    13.461    
                         clock uncertainty           -0.035    13.426    
    SLICE_X40Y15         FDRE (Setup_fdre_C_R)       -0.429    12.997    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.952ns (22.569%)  route 3.266ns (77.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 13.029 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753     9.699    counter[0]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.568    13.029    clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.430    13.459    
                         clock uncertainty           -0.035    13.424    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    12.995    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.952ns (22.569%)  route 3.266ns (77.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 13.029 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753     9.699    counter[0]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.568    13.029    clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.430    13.459    
                         clock uncertainty           -0.035    13.424    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    12.995    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.952ns (22.569%)  route 3.266ns (77.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 13.029 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753     9.699    counter[0]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.568    13.029    clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.430    13.459    
                         clock uncertainty           -0.035    13.424    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    12.995    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.952ns (22.569%)  route 3.266ns (77.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 13.029 - 8.000 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.743     5.481    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.937 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.941     6.878    sorting_pipeline[0].first_stage.frist_stage/counter_reg[30]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.002 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19/O
                         net (fo=1, routed)           0.263     7.265    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_19_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.389 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15/O
                         net (fo=1, routed)           0.643     8.032    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_15_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.156 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_7/O
                         net (fo=47, routed)          0.666     8.822    reading_data
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.753     9.699    counter[0]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.568    13.029    clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.430    13.459    
                         clock uncertainty           -0.035    13.424    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    12.995    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 actual_output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.828ns (20.804%)  route 3.152ns (79.196%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  actual_output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[31]/Q
                         net (fo=3, routed)           0.829     6.770    sorting_pipeline[0].first_stage.frist_stage/out[7]
    SLICE_X37Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.894 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_9/O
                         net (fo=1, routed)           0.780     7.673    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_9_n_0
    SLICE_X37Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.797 r  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_5/O
                         net (fo=8, routed)           0.572     8.370    sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[0]_1
    SLICE_X36Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.494 r  sorting_pipeline[6].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=18, routed)          0.971     9.465    sorting_pipeline[6].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X34Y1          FDRE                                         r  sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.501    12.962    sorting_pipeline[6].normal_stage.regular_cells/CLK
    SLICE_X34Y1          FDRE                                         r  sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[0]/C
                         clock pessimism              0.392    13.354    
                         clock uncertainty           -0.035    13.319    
    SLICE_X34Y1          FDRE (Setup_fdre_C_R)       -0.524    12.795    sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 actual_output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.828ns (20.804%)  route 3.152ns (79.196%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  actual_output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[31]/Q
                         net (fo=3, routed)           0.829     6.770    sorting_pipeline[0].first_stage.frist_stage/out[7]
    SLICE_X37Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.894 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_9/O
                         net (fo=1, routed)           0.780     7.673    sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_9_n_0
    SLICE_X37Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.797 r  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_5/O
                         net (fo=8, routed)           0.572     8.370    sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[0]_1
    SLICE_X36Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.494 r  sorting_pipeline[6].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=18, routed)          0.971     9.465    sorting_pipeline[6].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X34Y1          FDRE                                         r  sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.501    12.962    sorting_pipeline[6].normal_stage.regular_cells/CLK
    SLICE_X34Y1          FDRE                                         r  sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[1]/C
                         clock pessimism              0.392    13.354    
                         clock uncertainty           -0.035    13.319    
    SLICE_X34Y1          FDRE (Setup_fdre_C_R)       -0.524    12.795    sorting_pipeline[6].normal_stage.regular_cells/forwarded_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  3.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sorting_pipeline[4].normal_stage.regular_cells/current_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.591     1.572    sorting_pipeline[4].normal_stage.regular_cells/CLK
    SLICE_X39Y2          FDRE                                         r  sorting_pipeline[4].normal_stage.regular_cells/current_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.713 r  sorting_pipeline[4].normal_stage.regular_cells/current_data_reg[2]/Q
                         net (fo=3, routed)           0.068     1.781    sorting_pipeline[4].normal_stage.regular_cells/current_data_reg_n_0_[2]
    SLICE_X38Y2          LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  sorting_pipeline[4].normal_stage.regular_cells/forwarded_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.826    sorting_pipeline[4].normal_stage.regular_cells/forwarded_data[2]_i_1__3_n_0
    SLICE_X38Y2          FDRE                                         r  sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     2.089    sorting_pipeline[4].normal_stage.regular_cells/CLK
    SLICE_X38Y2          FDRE                                         r  sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[2]/C
                         clock pessimism             -0.504     1.585    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.120     1.705    sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.571    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X39Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     1.712 r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[7]/Q
                         net (fo=3, routed)           0.091     1.803    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg_n_0_[7]
    SLICE_X38Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[7]_i_2__2/O
                         net (fo=1, routed)           0.000     1.848    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[7]_i_2__2_n_0
    SLICE_X38Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.859     2.088    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X38Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.121     1.705    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sorting_pipeline[8].normal_stage.regular_cells/current_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.563     1.544    sorting_pipeline[8].normal_stage.regular_cells/CLK
    SLICE_X33Y5          FDRE                                         r  sorting_pipeline[8].normal_stage.regular_cells/current_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sorting_pipeline[8].normal_stage.regular_cells/current_data_reg[6]/Q
                         net (fo=3, routed)           0.091     1.776    sorting_pipeline[8].normal_stage.regular_cells/current_data_reg_n_0_[6]
    SLICE_X32Y5          LUT4 (Prop_lut4_I0_O)        0.045     1.821 r  sorting_pipeline[8].normal_stage.regular_cells/forwarded_data[6]_i_1__7/O
                         net (fo=1, routed)           0.000     1.821    sorting_pipeline[8].normal_stage.regular_cells/forwarded_data[6]_i_1__7_n_0
    SLICE_X32Y5          FDRE                                         r  sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.831     2.060    sorting_pipeline[8].normal_stage.regular_cells/CLK
    SLICE_X32Y5          FDRE                                         r  sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism             -0.503     1.557    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.121     1.678    sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.573    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X40Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[4]/Q
                         net (fo=3, routed)           0.066     1.780    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg_n_0_[4]
    SLICE_X41Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.825    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[4]_i_1__2_n_0
    SLICE_X41Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     2.090    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X41Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[4]/C
                         clock pessimism             -0.504     1.586    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.091     1.677    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sorting_pipeline[5].normal_stage.regular_cells/current_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.571    sorting_pipeline[5].normal_stage.regular_cells/CLK
    SLICE_X37Y3          FDRE                                         r  sorting_pipeline[5].normal_stage.regular_cells/current_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.712 r  sorting_pipeline[5].normal_stage.regular_cells/current_data_reg[2]/Q
                         net (fo=3, routed)           0.070     1.781    sorting_pipeline[5].normal_stage.regular_cells/current_data_reg_n_0_[2]
    SLICE_X36Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  sorting_pipeline[5].normal_stage.regular_cells/forwarded_data[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.826    sorting_pipeline[5].normal_stage.regular_cells/forwarded_data[2]_i_1__4_n_0
    SLICE_X36Y3          FDRE                                         r  sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.859     2.088    sorting_pipeline[5].normal_stage.regular_cells/CLK
    SLICE_X36Y3          FDRE                                         r  sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[2]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.092     1.676    sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sorting_pipeline[5].normal_stage.regular_cells/current_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.591     1.572    sorting_pipeline[5].normal_stage.regular_cells/CLK
    SLICE_X37Y2          FDRE                                         r  sorting_pipeline[5].normal_stage.regular_cells/current_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.713 r  sorting_pipeline[5].normal_stage.regular_cells/current_data_reg[6]/Q
                         net (fo=3, routed)           0.070     1.782    sorting_pipeline[5].normal_stage.regular_cells/current_data_reg_n_0_[6]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.045     1.827 r  sorting_pipeline[5].normal_stage.regular_cells/forwarded_data[6]_i_1__4/O
                         net (fo=1, routed)           0.000     1.827    sorting_pipeline[5].normal_stage.regular_cells/forwarded_data[6]_i_1__4_n_0
    SLICE_X36Y2          FDRE                                         r  sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     2.089    sorting_pipeline[5].normal_stage.regular_cells/CLK
    SLICE_X36Y2          FDRE                                         r  sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism             -0.504     1.585    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.092     1.677    sorting_pipeline[5].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.571    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X39Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     1.712 r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[3]/Q
                         net (fo=3, routed)           0.098     1.810    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg_n_0_[3]
    SLICE_X38Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.855    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[3]_i_1__2_n_0
    SLICE_X38Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.859     2.088    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X38Y3          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.120     1.704    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sorting_pipeline[8].normal_stage.regular_cells/current_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.563     1.544    sorting_pipeline[8].normal_stage.regular_cells/CLK
    SLICE_X33Y5          FDRE                                         r  sorting_pipeline[8].normal_stage.regular_cells/current_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sorting_pipeline[8].normal_stage.regular_cells/current_data_reg[1]/Q
                         net (fo=3, routed)           0.098     1.783    sorting_pipeline[8].normal_stage.regular_cells/current_data_reg_n_0_[1]
    SLICE_X32Y5          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  sorting_pipeline[8].normal_stage.regular_cells/forwarded_data[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.828    sorting_pipeline[8].normal_stage.regular_cells/forwarded_data[1]_i_1__7_n_0
    SLICE_X32Y5          FDRE                                         r  sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.831     2.060    sorting_pipeline[8].normal_stage.regular_cells/CLK
    SLICE_X32Y5          FDRE                                         r  sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[1]/C
                         clock pessimism             -0.503     1.557    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.120     1.677    sorting_pipeline[8].normal_stage.regular_cells/forwarded_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sorting_pipeline[4].normal_stage.regular_cells/current_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.591     1.572    sorting_pipeline[4].normal_stage.regular_cells/CLK
    SLICE_X39Y2          FDRE                                         r  sorting_pipeline[4].normal_stage.regular_cells/current_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.713 r  sorting_pipeline[4].normal_stage.regular_cells/current_data_reg[6]/Q
                         net (fo=3, routed)           0.100     1.813    sorting_pipeline[4].normal_stage.regular_cells/current_data_reg_n_0_[6]
    SLICE_X38Y2          LUT4 (Prop_lut4_I0_O)        0.045     1.858 r  sorting_pipeline[4].normal_stage.regular_cells/forwarded_data[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.858    sorting_pipeline[4].normal_stage.regular_cells/forwarded_data[6]_i_1__3_n_0
    SLICE_X38Y2          FDRE                                         r  sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     2.089    sorting_pipeline[4].normal_stage.regular_cells/CLK
    SLICE_X38Y2          FDRE                                         r  sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism             -0.504     1.585    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.121     1.706    sorting_pipeline[4].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.571    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X39Y4          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.141     1.712 r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[2]/Q
                         net (fo=3, routed)           0.099     1.811    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg_n_0_[2]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.856    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data[2]_i_1__2_n_0
    SLICE_X38Y4          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.859     2.088    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X38Y4          FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.120     1.704    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y7    actual_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y9    actual_output_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y9    actual_output_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10   actual_output_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10   actual_output_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10   actual_output_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10   actual_output_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y11   actual_output_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y12   actual_output_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11   actual_output_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y11   data_requested_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11   actual_output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11   actual_output_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11   actual_output_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y11   serving_data_request_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10   actual_output_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10   actual_output_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10   actual_output_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10   actual_output_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11   actual_output_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y15   counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y15   counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y15   counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y16   counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y16   counter_reg[21]/C



