-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111101111001101001111101011010", 1 => "00111101100011101011111111011000", 2 => "10111011101011001101101110010010", 3 => "00111101100000001111111000000111", 
    4 => "00111011000001011011101100101100", 5 => "00111101100000110100001110101111", 6 => "00111101100101011011110110011100", 7 => "00111101001111001111101010100101", 
    8 => "10111100111111000101011011101011", 9 => "00111100101011000111011000100101", 10 => "00111011110111011110011100101111", 11 => "10111100010100101110100000001111", 
    12 => "10111101000001111001001110001010", 13 => "10111011011010010101100010010110", 14 => "00111100110011111011000100100111", 15 => "10111101011100011010011110011011", 
    16 => "10111101101101010000101110011100", 17 => "10111101000010110011101010110111", 18 => "10111101110000110011000011011101", 19 => "10111101010011100100111010000000", 
    20 => "00111100110111101110110111101000", 21 => "10111101101110101001011101010100", 22 => "10111100100100100101000110000010", 23 => "10111011010011001010101001100110", 
    24 => "00111101010110100111101011111110", 25 => "10111101000000110101110100101110", 26 => "00111100101010001001100111000111", 27 => "10111101010011000111100110011111", 
    28 => "00111101010101010011001000000000", 29 => "10111100110010100011010110110001", 30 => "00111101100111000101010101110001", 31 => "00111101111001001010010000001101", 
    32 => "00111101101000001010101001111001", 33 => "10111101110001011001110100000101", 34 => "10111001000101110001010010101111", 35 => "10111100101110001011110011000110", 
    36 => "00111101011010101110000100111011", 37 => "10111101000100101101010001110010", 38 => "10111101100001001101110101011011", 39 => "10111101101011111111101001010001", 
    40 => "00111100100111110101011010001011", 41 => "10111101011000000000001110001010", 42 => "00111101000101100000110101011001", 43 => "10111011100110001011010011001101", 
    44 => "10111101101010001111000010101110", 45 => "00111101000001001100000110101001", 46 => "00111010110011011110101001010110", 47 => "00111100101100000101110011000010", 
    48 => "00111100111110101000001010100111", 49 => "00111100100010000011000100010011", 50 => "00111101101010011101010110010001", 51 => "00111101011001001001100101101000", 
    52 => "10111101101011010000010111101110", 53 => "10111101111011010011101100010010", 54 => "00111101001100111100010000011011", 55 => "10111101100111010010010010101011", 
    56 => "00111100001001100101001000110001", 57 => "00111101111111000111001110000001", 58 => "10111100100110001010000010011101", 59 => "00111101000010010100100110011110", 
    60 => "00111011010011101001011011111111", 61 => "10111101000110101010110001110100", 62 => "00111101000000000011001010001110", 63 => "00111101000101000011111110101011", 
    64 => "10111100111011001000011110100010", 65 => "00111010000101101001000010111000", 66 => "10111110001011100100110100001010", 67 => "10111011101110001011001101001010", 
    68 => "10111101100001111000011100100010", 69 => "10111101011110001100011000110101", 70 => "10111101101000111100101101011001", 71 => "00111011110010001110001110101100", 
    72 => "10111100101001101011001010000100", 73 => "10111100001011011110010111001010", 74 => "10111100111001110001011010000100", 75 => "10111101001100001000101100011111", 
    76 => "10111101001000100101100000111110", 77 => "10111100011110000100110000000010", 78 => "00111100111010001010001011101110", 79 => "00111100010100101001100100111011", 
    80 => "10111100001100110000110001000110", 81 => "10111101101000010011110001011011", 82 => "10111101010011001010110111101110", 83 => "10111101000110001010101000000011", 
    84 => "00111100100001010000110100100101", 85 => "00111110000000100001101000100101", 86 => "00111101101000001010100100000001", 87 => "00111100101001011010010000000000", 
    88 => "10111100101111110000101100101101", 89 => "10111101110011101001111011100111", 90 => "00111011001011011010000100101111", 91 => "00111101101110100001011011110000", 
    92 => "10111101110110100001100111011110", 93 => "10111101000010111110011010110111", 94 => "00111011110001011101101001110111", 95 => "00111101101100001110010001000001", 
    96 => "10111001100010011011010001000001", 97 => "00111100010010011001111101000100", 98 => "00111010110000011011111001110001", 99 => "00111101001000110110000001111011");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

