vhdl work "C:\XilinxPrj\~~projekt-master\projekt-master\sparta lab3 15_01_2015\ucisw\VGA.vhd"
vhdl work "C:\XilinxPrj\~~projekt-master\projekt-master\sparta lab3 15_01_2015\ucisw\testBench.vhd"
