$date
	Tue Oct 08 09:13:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module IM_tb $end
$var wire 32 ! inst [31:0] $end
$var reg 5 " addressIM [4:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 5 $ addressIM [4:0] $end
$var wire 32 % inst [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
0#
b0 "
bx !
$end
#50000
1#
#100000
0#
#150000
1#
#200000
0#
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
b1 "
b1 $
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
#1850000
1#
#1900000
0#
#1950000
1#
#2000000
0#
b10 "
b10 $
#2050000
1#
#2100000
0#
#2150000
1#
#2200000
0#
#2250000
1#
#2300000
0#
#2350000
1#
#2400000
0#
#2450000
1#
#2500000
0#
#2550000
1#
#2600000
0#
#2650000
1#
#2700000
0#
#2750000
1#
#2800000
0#
#2850000
1#
#2900000
0#
#2950000
1#
#3000000
0#
