Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 4226c0e2577e4090896c2d41180c5140 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PmodCLK_tb_behav xil_defaultlib.PmodCLK_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PmodCLK [pmodclk_default]
Compiling architecture behavioral of entity xil_defaultlib.pmodclk_tb
Built simulation snapshot PmodCLK_tb_behav
