============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 10:51:51 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.300116s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (51.7%)

RUN-1004 : used memory is 267 MB, reserved memory is 244 MB, peak memory is 272 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95429878349824"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95429878349824"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84812719194112"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9963 instances
RUN-0007 : 6182 luts, 2937 seqs, 467 mslices, 247 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11125 nets
RUN-1001 : 6602 nets have 2 pins
RUN-1001 : 3238 nets have [3 - 5] pins
RUN-1001 : 764 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 206 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1328     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     579     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  58   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 77
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9961 instances, 6182 luts, 2937 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47127, tnet num: 11123, tinst num: 9961, tnode num: 56819, tedge num: 77046.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.943872s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (53.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.63446e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9961.
PHY-3001 : Level 1 #clusters 1464.
PHY-3001 : End clustering;  0.076936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 775226, overlap = 289.5
PHY-3002 : Step(2): len = 667448, overlap = 333.406
PHY-3002 : Step(3): len = 468745, overlap = 457.062
PHY-3002 : Step(4): len = 418335, overlap = 498.219
PHY-3002 : Step(5): len = 341103, overlap = 566.281
PHY-3002 : Step(6): len = 302709, overlap = 609.594
PHY-3002 : Step(7): len = 239508, overlap = 699.938
PHY-3002 : Step(8): len = 207568, overlap = 744.281
PHY-3002 : Step(9): len = 176543, overlap = 802.812
PHY-3002 : Step(10): len = 159230, overlap = 852.031
PHY-3002 : Step(11): len = 143570, overlap = 863.562
PHY-3002 : Step(12): len = 135154, overlap = 879.844
PHY-3002 : Step(13): len = 120705, overlap = 882.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23037e-06
PHY-3002 : Step(14): len = 138313, overlap = 857.031
PHY-3002 : Step(15): len = 180734, overlap = 697.344
PHY-3002 : Step(16): len = 194008, overlap = 669.344
PHY-3002 : Step(17): len = 198516, overlap = 626.094
PHY-3002 : Step(18): len = 194763, overlap = 599.844
PHY-3002 : Step(19): len = 189721, overlap = 610.5
PHY-3002 : Step(20): len = 183881, overlap = 611.438
PHY-3002 : Step(21): len = 181194, overlap = 613.594
PHY-3002 : Step(22): len = 177843, overlap = 623.312
PHY-3002 : Step(23): len = 176682, overlap = 606.312
PHY-3002 : Step(24): len = 173782, overlap = 586.156
PHY-3002 : Step(25): len = 171826, overlap = 594.969
PHY-3002 : Step(26): len = 169490, overlap = 586.906
PHY-3002 : Step(27): len = 167253, overlap = 556.281
PHY-3002 : Step(28): len = 164507, overlap = 576.594
PHY-3002 : Step(29): len = 162589, overlap = 600.875
PHY-3002 : Step(30): len = 160253, overlap = 608.312
PHY-3002 : Step(31): len = 158916, overlap = 616.656
PHY-3002 : Step(32): len = 158015, overlap = 613.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46073e-06
PHY-3002 : Step(33): len = 163976, overlap = 600.156
PHY-3002 : Step(34): len = 174537, overlap = 556.531
PHY-3002 : Step(35): len = 181941, overlap = 524.781
PHY-3002 : Step(36): len = 186860, overlap = 522.438
PHY-3002 : Step(37): len = 187908, overlap = 515.344
PHY-3002 : Step(38): len = 188537, overlap = 511.156
PHY-3002 : Step(39): len = 188345, overlap = 509.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92146e-06
PHY-3002 : Step(40): len = 199928, overlap = 482.875
PHY-3002 : Step(41): len = 217657, overlap = 412.688
PHY-3002 : Step(42): len = 227353, overlap = 359.062
PHY-3002 : Step(43): len = 231499, overlap = 341.844
PHY-3002 : Step(44): len = 231876, overlap = 353.062
PHY-3002 : Step(45): len = 231660, overlap = 375.125
PHY-3002 : Step(46): len = 230691, overlap = 380.812
PHY-3002 : Step(47): len = 230592, overlap = 361.188
PHY-3002 : Step(48): len = 229471, overlap = 379.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.78429e-05
PHY-3002 : Step(49): len = 243961, overlap = 352.781
PHY-3002 : Step(50): len = 262447, overlap = 292.125
PHY-3002 : Step(51): len = 271372, overlap = 292.844
PHY-3002 : Step(52): len = 274231, overlap = 307.062
PHY-3002 : Step(53): len = 273665, overlap = 314.875
PHY-3002 : Step(54): len = 272783, overlap = 336.125
PHY-3002 : Step(55): len = 271244, overlap = 338.125
PHY-3002 : Step(56): len = 270223, overlap = 340.25
PHY-3002 : Step(57): len = 268722, overlap = 338.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.56858e-05
PHY-3002 : Step(58): len = 285209, overlap = 315.25
PHY-3002 : Step(59): len = 300204, overlap = 259.469
PHY-3002 : Step(60): len = 307150, overlap = 258.188
PHY-3002 : Step(61): len = 311141, overlap = 224.438
PHY-3002 : Step(62): len = 314614, overlap = 215.844
PHY-3002 : Step(63): len = 316294, overlap = 215.125
PHY-3002 : Step(64): len = 314428, overlap = 218.75
PHY-3002 : Step(65): len = 313927, overlap = 221.75
PHY-3002 : Step(66): len = 314089, overlap = 217.438
PHY-3002 : Step(67): len = 315166, overlap = 212.906
PHY-3002 : Step(68): len = 315813, overlap = 204.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.13717e-05
PHY-3002 : Step(69): len = 330486, overlap = 188.688
PHY-3002 : Step(70): len = 341879, overlap = 175.75
PHY-3002 : Step(71): len = 345686, overlap = 165.156
PHY-3002 : Step(72): len = 350124, overlap = 168.656
PHY-3002 : Step(73): len = 354612, overlap = 157.688
PHY-3002 : Step(74): len = 357204, overlap = 147.75
PHY-3002 : Step(75): len = 354787, overlap = 156.938
PHY-3002 : Step(76): len = 354113, overlap = 159.594
PHY-3002 : Step(77): len = 354410, overlap = 160
PHY-3002 : Step(78): len = 354932, overlap = 160.938
PHY-3002 : Step(79): len = 353254, overlap = 155.812
PHY-3002 : Step(80): len = 353101, overlap = 152.188
PHY-3002 : Step(81): len = 353820, overlap = 161.312
PHY-3002 : Step(82): len = 353782, overlap = 143.688
PHY-3002 : Step(83): len = 351919, overlap = 142.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000142743
PHY-3002 : Step(84): len = 362151, overlap = 130.625
PHY-3002 : Step(85): len = 368886, overlap = 131.75
PHY-3002 : Step(86): len = 369892, overlap = 120.688
PHY-3002 : Step(87): len = 371241, overlap = 115.375
PHY-3002 : Step(88): len = 374208, overlap = 108.781
PHY-3002 : Step(89): len = 375872, overlap = 112.969
PHY-3002 : Step(90): len = 374853, overlap = 109.875
PHY-3002 : Step(91): len = 375046, overlap = 116.75
PHY-3002 : Step(92): len = 375681, overlap = 113.938
PHY-3002 : Step(93): len = 376065, overlap = 113.719
PHY-3002 : Step(94): len = 374298, overlap = 115.438
PHY-3002 : Step(95): len = 374558, overlap = 111.406
PHY-3002 : Step(96): len = 375577, overlap = 111.438
PHY-3002 : Step(97): len = 376535, overlap = 119.438
PHY-3002 : Step(98): len = 375040, overlap = 115.75
PHY-3002 : Step(99): len = 375109, overlap = 117.719
PHY-3002 : Step(100): len = 376144, overlap = 119.031
PHY-3002 : Step(101): len = 376511, overlap = 119.781
PHY-3002 : Step(102): len = 374940, overlap = 119.938
PHY-3002 : Step(103): len = 374829, overlap = 123.781
PHY-3002 : Step(104): len = 375125, overlap = 121.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000285487
PHY-3002 : Step(105): len = 382856, overlap = 103.375
PHY-3002 : Step(106): len = 386777, overlap = 95.625
PHY-3002 : Step(107): len = 386619, overlap = 98.3438
PHY-3002 : Step(108): len = 387653, overlap = 87.1875
PHY-3002 : Step(109): len = 391390, overlap = 90.5938
PHY-3002 : Step(110): len = 393345, overlap = 81.5938
PHY-3002 : Step(111): len = 392777, overlap = 82.2812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000547527
PHY-3002 : Step(112): len = 397704, overlap = 77.4062
PHY-3002 : Step(113): len = 402032, overlap = 74.5
PHY-3002 : Step(114): len = 402435, overlap = 76.4062
PHY-3002 : Step(115): len = 403514, overlap = 76.0312
PHY-3002 : Step(116): len = 406055, overlap = 76.0938
PHY-3002 : Step(117): len = 407557, overlap = 76.1562
PHY-3002 : Step(118): len = 406600, overlap = 72.8438
PHY-3002 : Step(119): len = 407000, overlap = 76.4688
PHY-3002 : Step(120): len = 409123, overlap = 77.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00109505
PHY-3002 : Step(121): len = 411445, overlap = 72.5625
PHY-3002 : Step(122): len = 414486, overlap = 69.8125
PHY-3002 : Step(123): len = 415944, overlap = 72.0625
PHY-3002 : Step(124): len = 417387, overlap = 69.75
PHY-3002 : Step(125): len = 419094, overlap = 64.5312
PHY-3002 : Step(126): len = 420830, overlap = 64.6562
PHY-3002 : Step(127): len = 420888, overlap = 70.0312
PHY-3002 : Step(128): len = 421101, overlap = 70.4688
PHY-3002 : Step(129): len = 422195, overlap = 65.7188
PHY-3002 : Step(130): len = 423356, overlap = 59.9688
PHY-3002 : Step(131): len = 423368, overlap = 63.0938
PHY-3002 : Step(132): len = 423760, overlap = 63.6562
PHY-3002 : Step(133): len = 424934, overlap = 48.375
PHY-3002 : Step(134): len = 425643, overlap = 48.7812
PHY-3002 : Step(135): len = 425881, overlap = 50.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00177723
PHY-3002 : Step(136): len = 427352, overlap = 49.4688
PHY-3002 : Step(137): len = 428761, overlap = 49.4688
PHY-3002 : Step(138): len = 428823, overlap = 49.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11125.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 569856, over cnt = 1233(3%), over = 7213, worst = 44
PHY-1001 : End global iterations;  0.316145s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.8%)

PHY-1001 : Congestion index: top1 = 81.14, top5 = 60.68, top10 = 50.68, top15 = 44.70.
PHY-3001 : End congestion estimation;  0.439413s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390450s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161291
PHY-3002 : Step(139): len = 469350, overlap = 17.1875
PHY-3002 : Step(140): len = 473755, overlap = 14.2188
PHY-3002 : Step(141): len = 471908, overlap = 15.6875
PHY-3002 : Step(142): len = 469702, overlap = 14.5
PHY-3002 : Step(143): len = 470383, overlap = 11.4688
PHY-3002 : Step(144): len = 473090, overlap = 7.8125
PHY-3002 : Step(145): len = 472058, overlap = 6.3125
PHY-3002 : Step(146): len = 471338, overlap = 6.75
PHY-3002 : Step(147): len = 470558, overlap = 6.375
PHY-3002 : Step(148): len = 470087, overlap = 8.0625
PHY-3002 : Step(149): len = 468437, overlap = 7.8125
PHY-3002 : Step(150): len = 466435, overlap = 6.71875
PHY-3002 : Step(151): len = 464815, overlap = 6.625
PHY-3002 : Step(152): len = 463791, overlap = 7.0625
PHY-3002 : Step(153): len = 462005, overlap = 6.65625
PHY-3002 : Step(154): len = 461254, overlap = 6
PHY-3002 : Step(155): len = 460050, overlap = 6.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000322582
PHY-3002 : Step(156): len = 462856, overlap = 5.65625
PHY-3002 : Step(157): len = 467312, overlap = 4.6875
PHY-3002 : Step(158): len = 468886, overlap = 4.40625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000645163
PHY-3002 : Step(159): len = 472872, overlap = 2.9375
PHY-3002 : Step(160): len = 480942, overlap = 1.6875
PHY-3002 : Step(161): len = 489575, overlap = 1.0625
PHY-3002 : Step(162): len = 489731, overlap = 1.375
PHY-3002 : Step(163): len = 488878, overlap = 1.625
PHY-3002 : Step(164): len = 487624, overlap = 1.625
PHY-3002 : Step(165): len = 487280, overlap = 2
PHY-3002 : Step(166): len = 487927, overlap = 2.5625
PHY-3002 : Step(167): len = 486986, overlap = 2.5625
PHY-3002 : Step(168): len = 486085, overlap = 3.375
PHY-3002 : Step(169): len = 486253, overlap = 2.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 82/11125.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586344, over cnt = 1725(4%), over = 7106, worst = 52
PHY-1001 : End global iterations;  0.379719s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (20.6%)

PHY-1001 : Congestion index: top1 = 73.90, top5 = 56.95, top10 = 49.30, top15 = 44.69.
PHY-3001 : End congestion estimation;  0.503325s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388648s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016877
PHY-3002 : Step(170): len = 485542, overlap = 105.5
PHY-3002 : Step(171): len = 485649, overlap = 85.7812
PHY-3002 : Step(172): len = 480506, overlap = 70.5938
PHY-3002 : Step(173): len = 476656, overlap = 62.6562
PHY-3002 : Step(174): len = 470928, overlap = 55.4062
PHY-3002 : Step(175): len = 466166, overlap = 55.0625
PHY-3002 : Step(176): len = 462671, overlap = 52.0938
PHY-3002 : Step(177): len = 458654, overlap = 50.5
PHY-3002 : Step(178): len = 454515, overlap = 48.9062
PHY-3002 : Step(179): len = 451590, overlap = 52.1875
PHY-3002 : Step(180): len = 448046, overlap = 54
PHY-3002 : Step(181): len = 445366, overlap = 51.4375
PHY-3002 : Step(182): len = 443180, overlap = 50.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000337539
PHY-3002 : Step(183): len = 445236, overlap = 44.9375
PHY-3002 : Step(184): len = 448766, overlap = 41.375
PHY-3002 : Step(185): len = 450202, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000675078
PHY-3002 : Step(186): len = 454084, overlap = 30.4375
PHY-3002 : Step(187): len = 457902, overlap = 27.3125
PHY-3002 : Step(188): len = 458246, overlap = 28.2812
PHY-3002 : Step(189): len = 459164, overlap = 28.25
PHY-3002 : Step(190): len = 461432, overlap = 29.7188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47127, tnet num: 11123, tinst num: 9961, tnode num: 56819, tedge num: 77046.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 222.75 peak overflow 2.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 348/11125.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 567120, over cnt = 1772(5%), over = 6294, worst = 29
PHY-1001 : End global iterations;  0.442549s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.8%)

PHY-1001 : Congestion index: top1 = 65.65, top5 = 50.86, top10 = 44.43, top15 = 40.90.
PHY-1001 : End incremental global routing;  0.569810s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (43.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.398231s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (31.4%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9850 has valid locations, 77 needs to be replaced
PHY-3001 : design contains 10029 instances, 6222 luts, 2965 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 467694
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9381/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572840, over cnt = 1778(5%), over = 6324, worst = 29
PHY-1001 : End global iterations;  0.075795s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.8%)

PHY-1001 : Congestion index: top1 = 65.58, top5 = 50.88, top10 = 44.49, top15 = 41.01.
PHY-3001 : End congestion estimation;  0.223301s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (49.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47365, tnet num: 11191, tinst num: 10029, tnode num: 57141, tedge num: 77386.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.146089s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (64.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(191): len = 467341, overlap = 0
PHY-3002 : Step(192): len = 467205, overlap = 0
PHY-3002 : Step(193): len = 467220, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9396/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572064, over cnt = 1781(5%), over = 6326, worst = 29
PHY-1001 : End global iterations;  0.071051s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 65.80, top5 = 51.01, top10 = 44.59, top15 = 41.06.
PHY-3001 : End congestion estimation;  0.221046s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (77.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415651s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000800172
PHY-3002 : Step(194): len = 467219, overlap = 30.0938
PHY-3002 : Step(195): len = 467361, overlap = 29.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160034
PHY-3002 : Step(196): len = 467438, overlap = 29.9062
PHY-3002 : Step(197): len = 467518, overlap = 29.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00320069
PHY-3002 : Step(198): len = 467594, overlap = 29.7812
PHY-3002 : Step(199): len = 467670, overlap = 29.8438
PHY-3001 : Final: Len = 467670, Over = 29.8438
PHY-3001 : End incremental placement;  2.385988s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (57.0%)

OPT-1001 : Total overflow 224.28 peak overflow 2.50
OPT-1001 : End high-fanout net optimization;  3.593609s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (53.0%)

OPT-1001 : Current memory(MB): used = 503, reserve = 489, peak = 513.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9395/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572480, over cnt = 1760(5%), over = 6187, worst = 29
PHY-1002 : len = 602752, over cnt = 1118(3%), over = 2664, worst = 23
PHY-1002 : len = 619512, over cnt = 416(1%), over = 902, worst = 12
PHY-1002 : len = 626016, over cnt = 133(0%), over = 236, worst = 10
PHY-1002 : len = 628176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.641822s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (75.5%)

PHY-1001 : Congestion index: top1 = 51.08, top5 = 43.93, top10 = 40.27, top15 = 37.87.
OPT-1001 : End congestion update;  0.777568s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (78.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354373s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (57.3%)

OPT-0007 : Start: WNS -3818 TNS -756961 NUM_FEPS 378
OPT-0007 : Iter 1: improved WNS -3161 TNS -454311 NUM_FEPS 378 with 48 cells processed and 4227 slack improved
OPT-0007 : Iter 2: improved WNS -3161 TNS -454311 NUM_FEPS 378 with 15 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.150487s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (73.3%)

OPT-1001 : Current memory(MB): used = 501, reserve = 487, peak = 513.
OPT-1001 : End physical optimization;  5.724620s wall, 3.218750s user + 0.046875s system = 3.265625s CPU (57.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6222 LUT to BLE ...
SYN-4008 : Packed 6222 LUT and 1203 SEQ to BLE.
SYN-4003 : Packing 1762 remaining SEQ's ...
SYN-4005 : Packed 1292 SEQ with LUT/SLICE
SYN-4006 : 3842 single LUT's are left
SYN-4006 : 470 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6692/7850 primitive instances ...
PHY-3001 : End packing;  0.426644s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4528 instances
RUN-1001 : 2199 mslices, 2199 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10201 nets
RUN-1001 : 5376 nets have 2 pins
RUN-1001 : 3384 nets have [3 - 5] pins
RUN-1001 : 850 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4526 instances, 4398 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 478406, Over = 102
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5234/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617080, over cnt = 1068(3%), over = 1615, worst = 7
PHY-1002 : len = 621168, over cnt = 614(1%), over = 783, worst = 5
PHY-1002 : len = 627992, over cnt = 133(0%), over = 167, worst = 5
PHY-1002 : len = 630200, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 630392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.697279s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (47.1%)

PHY-1001 : Congestion index: top1 = 52.74, top5 = 44.98, top10 = 41.07, top15 = 38.47.
PHY-3001 : End congestion estimation;  0.897924s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (52.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44623, tnet num: 10199, tinst num: 4526, tnode num: 52324, tedge num: 75465.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.257243s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (62.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.0338e-05
PHY-3002 : Step(200): len = 470801, overlap = 105.75
PHY-3002 : Step(201): len = 465044, overlap = 106
PHY-3002 : Step(202): len = 462098, overlap = 109
PHY-3002 : Step(203): len = 460362, overlap = 123.25
PHY-3002 : Step(204): len = 459581, overlap = 131.75
PHY-3002 : Step(205): len = 459092, overlap = 133
PHY-3002 : Step(206): len = 459311, overlap = 131.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140676
PHY-3002 : Step(207): len = 464771, overlap = 119.25
PHY-3002 : Step(208): len = 470943, overlap = 108
PHY-3002 : Step(209): len = 473655, overlap = 105.75
PHY-3002 : Step(210): len = 474533, overlap = 104.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000281352
PHY-3002 : Step(211): len = 482384, overlap = 93.5
PHY-3002 : Step(212): len = 490844, overlap = 77.5
PHY-3002 : Step(213): len = 493729, overlap = 76.75
PHY-3002 : Step(214): len = 494034, overlap = 73.5
PHY-3002 : Step(215): len = 494640, overlap = 75.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.898584s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (7.0%)

PHY-3001 : Trial Legalized: Len = 533228
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 554/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 651872, over cnt = 1420(4%), over = 2382, worst = 8
PHY-1002 : len = 661560, over cnt = 689(1%), over = 989, worst = 6
PHY-1002 : len = 670280, over cnt = 165(0%), over = 243, worst = 4
PHY-1002 : len = 671928, over cnt = 75(0%), over = 114, worst = 4
PHY-1002 : len = 673192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.937121s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (50.0%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 44.89, top10 = 41.44, top15 = 39.05.
PHY-3001 : End congestion estimation;  1.152716s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (51.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.420210s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (81.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180212
PHY-3002 : Step(216): len = 517691, overlap = 15.5
PHY-3002 : Step(217): len = 509595, overlap = 23
PHY-3002 : Step(218): len = 503556, overlap = 29
PHY-3002 : Step(219): len = 498470, overlap = 36
PHY-3002 : Step(220): len = 494775, overlap = 44.75
PHY-3002 : Step(221): len = 492529, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000360424
PHY-3002 : Step(222): len = 499671, overlap = 49.25
PHY-3002 : Step(223): len = 502397, overlap = 45.75
PHY-3002 : Step(224): len = 503573, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00069523
PHY-3002 : Step(225): len = 508577, overlap = 43
PHY-3002 : Step(226): len = 514759, overlap = 42.25
PHY-3002 : Step(227): len = 518939, overlap = 39
PHY-3002 : Step(228): len = 518773, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011132s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 532845, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 42 instances has been re-located, deltaX = 9, deltaY = 24, maxDist = 1.
PHY-3001 : Final: Len = 533581, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44623, tnet num: 10199, tinst num: 4526, tnode num: 52324, tedge num: 75465.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2992/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 667192, over cnt = 1328(3%), over = 2104, worst = 8
PHY-1002 : len = 674088, over cnt = 713(2%), over = 1043, worst = 8
PHY-1002 : len = 681760, over cnt = 253(0%), over = 361, worst = 5
PHY-1002 : len = 684560, over cnt = 82(0%), over = 116, worst = 5
PHY-1002 : len = 685696, over cnt = 6(0%), over = 12, worst = 3
PHY-1001 : End global iterations;  0.865915s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (55.9%)

PHY-1001 : Congestion index: top1 = 49.09, top5 = 42.96, top10 = 39.65, top15 = 37.49.
PHY-1001 : End incremental global routing;  1.064205s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (60.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399074s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (82.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.709423s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (70.4%)

OPT-1001 : Current memory(MB): used = 513, reserve = 504, peak = 525.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9367/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 685696, over cnt = 6(0%), over = 12, worst = 3
PHY-1002 : len = 685696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 685696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.243944s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (89.7%)

PHY-1001 : Congestion index: top1 = 49.09, top5 = 42.89, top10 = 39.62, top15 = 37.48.
OPT-1001 : End congestion update;  0.440595s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (78.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355056s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (48.4%)

OPT-0007 : Start: WNS -3011 TNS -273079 NUM_FEPS 279
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4424 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4526 instances, 4398 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 545153, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024840s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.9%)

PHY-3001 : 13 instances has been re-located, deltaX = 5, deltaY = 9, maxDist = 2.
PHY-3001 : Final: Len = 545395, Over = 0
PHY-3001 : End incremental legalization;  0.200545s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.3%)

OPT-0007 : Iter 1: improved WNS -2961 TNS -212849 NUM_FEPS 282 with 170 cells processed and 30872 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4424 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4526 instances, 4398 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 550137, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 1, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 550311, Over = 0
PHY-3001 : End incremental legalization;  0.205685s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.0%)

OPT-0007 : Iter 2: improved WNS -2861 TNS -199384 NUM_FEPS 281 with 84 cells processed and 10703 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4424 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4526 instances, 4398 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 552625, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024341s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 552751, Over = 0
PHY-3001 : End incremental legalization;  0.192308s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (40.6%)

OPT-0007 : Iter 3: improved WNS -2755 TNS -194352 NUM_FEPS 283 with 59 cells processed and 4578 slack improved
OPT-0007 : Iter 4: improved WNS -2755 TNS -194352 NUM_FEPS 283 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.792593s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (63.6%)

OPT-1001 : Current memory(MB): used = 530, reserve = 521, peak = 532.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342153s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8722/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 704056, over cnt = 146(0%), over = 241, worst = 7
PHY-1002 : len = 705040, over cnt = 69(0%), over = 103, worst = 5
PHY-1002 : len = 706160, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 706232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.419873s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.7%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.44, top10 = 40.03, top15 = 37.94.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339613s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (78.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2755 TNS -195306 NUM_FEPS 283
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2755ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2711ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10201 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10201 nets
OPT-1001 : End physical optimization;  5.950970s wall, 4.062500s user + 0.046875s system = 4.109375s CPU (69.1%)

RUN-1003 : finish command "place" in  25.157310s wall, 11.375000s user + 0.234375s system = 11.609375s CPU (46.1%)

RUN-1004 : used memory is 452 MB, reserved memory is 444 MB, peak memory is 532 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.080317s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (99.8%)

RUN-1004 : used memory is 452 MB, reserved memory is 446 MB, peak memory is 532 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4528 instances
RUN-1001 : 2199 mslices, 2199 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10201 nets
RUN-1001 : 5376 nets have 2 pins
RUN-1001 : 3384 nets have [3 - 5] pins
RUN-1001 : 850 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44623, tnet num: 10199, tinst num: 4526, tnode num: 52324, tedge num: 75465.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2199 mslices, 2199 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 668856, over cnt = 1408(4%), over = 2351, worst = 8
PHY-1002 : len = 678504, over cnt = 708(2%), over = 1061, worst = 7
PHY-1002 : len = 688280, over cnt = 163(0%), over = 224, worst = 6
PHY-1002 : len = 691712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.743090s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (48.4%)

PHY-1001 : Congestion index: top1 = 49.78, top5 = 43.35, top10 = 39.74, top15 = 37.47.
PHY-1001 : End global routing;  0.927541s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (47.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 544, reserve = 533, peak = 544.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 796, reserve = 788, peak = 796.
PHY-1001 : End build detailed router design. 2.777478s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (62.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 114864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.216177s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (60.4%)

PHY-1001 : Current memory(MB): used = 830, reserve = 823, peak = 830.
PHY-1001 : End phase 1; 1.221788s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (63.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.80895e+06, over cnt = 992(0%), over = 1010, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 834, reserve = 827, peak = 834.
PHY-1001 : End initial routed; 23.725660s wall, 10.234375s user + 0.046875s system = 10.281250s CPU (43.3%)

PHY-1001 : Update timing.....
PHY-1001 : 364/9578(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.250   |  -1021.386  |  377  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.579300s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (21.8%)

PHY-1001 : Current memory(MB): used = 845, reserve = 837, peak = 845.
PHY-1001 : End phase 2; 25.305030s wall, 10.578125s user + 0.046875s system = 10.625000s CPU (42.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 36 pins with SWNS -4.101ns STNS -1014.183ns FEP 377.
PHY-1001 : End OPT Iter 1; 0.195044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1022 : len = 1.80898e+06, over cnt = 1018(0%), over = 1036, worst = 3, crit = 1
PHY-1001 : End optimize timing; 0.331741s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (18.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.77191e+06, over cnt = 274(0%), over = 274, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.346634s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (47.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.76844e+06, over cnt = 54(0%), over = 54, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.457948s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (58.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.76877e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.236016s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (46.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.76869e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.122577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 346/9578(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.101   |  -1015.007  |  377  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.592269s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (27.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 312 feed throughs used by 147 nets
PHY-1001 : End commit to database; 1.131934s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (16.6%)

PHY-1001 : Current memory(MB): used = 915, reserve = 910, peak = 915.
PHY-1001 : End phase 3; 6.409764s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (34.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -4.101ns STNS -1012.605ns FEP 377.
PHY-1001 : End OPT Iter 1; 0.262065s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.8%)

PHY-1022 : len = 1.76871e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.393915s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (35.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.101ns, -1012.605ns, 377}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.76852e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.097169s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (80.4%)

PHY-1001 : Update timing.....
PHY-1001 : 355/9578(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.397   |  -1015.568  |  377  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.626649s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (49.0%)

PHY-1001 : Current memory(MB): used = 918, reserve = 914, peak = 918.
PHY-1001 : End phase 4; 2.144741s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (48.1%)

PHY-1003 : Routed, final wirelength = 1.76852e+06
PHY-1001 : Current memory(MB): used = 920, reserve = 915, peak = 920.
PHY-1001 : End export database. 0.031616s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.8%)

PHY-1001 : End detail routing;  38.124891s wall, 16.515625s user + 0.062500s system = 16.578125s CPU (43.5%)

RUN-1003 : finish command "route" in  40.450469s wall, 17.703125s user + 0.062500s system = 17.765625s CPU (43.9%)

RUN-1004 : used memory is 818 MB, reserved memory is 812 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8031   out of  19600   40.97%
#reg                     3094   out of  19600   15.79%
#le                      8496
  #lut only              5402   out of   8496   63.58%
  #reg only               465   out of   8496    5.47%
  #lut&reg               2629   out of   8496   30.94%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1597
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    251
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    242
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8496   |7317    |714     |3106    |23      |3       |
|  ISP                       |AHBISP                                        |1360   |699     |339     |769     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |600    |245     |145     |336     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |73     |30      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |5       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |67     |33      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |6       |0       |5       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |66     |19      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |0       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |67     |25      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |2       |0       |7       |2       |0       |
|    u_bypass                |bypass                                        |121    |81      |40      |35      |0       |0       |
|    u_demosaic              |demosaic                                      |442    |207     |142     |283     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |101    |37      |31      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |83     |38      |27      |54      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |76     |34      |27      |50      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |88     |40      |33      |69      |0       |0       |
|    u_gamma                 |gamma                                         |33     |33      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |15     |15      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |12     |12      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |6      |6       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |8      |4       |4       |2       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |8      |8       |0       |6       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |44     |44      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |3      |3       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |7      |7       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |5      |5       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |33     |9       |0       |32      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |3      |3       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |6      |6       |0       |4       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |131    |65      |18      |105     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |4      |4       |0       |4       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |19      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |20      |0       |34      |0       |0       |
|  kb                        |Keyboard                                      |90     |74      |16      |47      |0       |0       |
|  sd_reader                 |sd_reader                                     |688    |590     |94      |302     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |315    |279     |34      |143     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |814    |634     |121     |426     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |428    |296     |75      |289     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |154    |100     |21      |120     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |14     |10      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |34     |31      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |23      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |176    |122     |30      |135     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |30     |25      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |42     |30      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |33      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |368    |320     |46      |135     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |55     |43      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |70     |70      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |45     |39      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |126    |108     |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |72     |60      |12      |35      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5115   |5056    |51      |1347    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |88      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5331  
    #2          2       2134  
    #3          3       656   
    #4          4       594   
    #5        5-10      909   
    #6        11-50     503   
    #7       51-100      21   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.343907s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (83.7%)

RUN-1004 : used memory is 819 MB, reserved memory is 814 MB, peak memory is 920 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44623, tnet num: 10199, tinst num: 4526, tnode num: 52324, tedge num: 75465.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4526
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10201, pip num: 116878
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 312
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3142 valid insts, and 318632 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.359061s wall, 91.546875s user + 1.265625s system = 92.812500s CPU (567.3%)

RUN-1004 : used memory is 972 MB, reserved memory is 965 MB, peak memory is 1088 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_105151.log"
