#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c72520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c726b0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1cb7c70 .functor NOT 1, L_0x1cb9a30, C4<0>, C4<0>, C4<0>;
L_0x1cb9880 .functor XOR 2, L_0x1cb9600, L_0x1cb97e0, C4<00>, C4<00>;
L_0x1cb99c0 .functor XOR 2, L_0x1cb9880, L_0x1cb98f0, C4<00>, C4<00>;
v0x1cb6cc0_0 .net *"_ivl_10", 1 0, L_0x1cb98f0;  1 drivers
v0x1cb6dc0_0 .net *"_ivl_12", 1 0, L_0x1cb99c0;  1 drivers
v0x1cb6ea0_0 .net *"_ivl_2", 1 0, L_0x1cb9540;  1 drivers
v0x1cb6f60_0 .net *"_ivl_4", 1 0, L_0x1cb9600;  1 drivers
v0x1cb7040_0 .net *"_ivl_6", 1 0, L_0x1cb97e0;  1 drivers
v0x1cb7170_0 .net *"_ivl_8", 1 0, L_0x1cb9880;  1 drivers
v0x1cb7250_0 .net "a", 0 0, v0x1cb0e90_0;  1 drivers
v0x1cb72f0_0 .net "b", 0 0, v0x1cb0f30_0;  1 drivers
v0x1cb7390_0 .net "cin", 0 0, v0x1cb0fd0_0;  1 drivers
v0x1cb7430_0 .var "clk", 0 0;
v0x1cb74d0_0 .net "cout_dut", 0 0, L_0x1cb9490;  1 drivers
v0x1cb7570_0 .net "cout_ref", 0 0, L_0x1cb7d40;  1 drivers
v0x1cb7610_0 .var/2u "stats1", 223 0;
v0x1cb76b0_0 .var/2u "strobe", 0 0;
v0x1cb7750_0 .net "sum_dut", 0 0, L_0x1cb8f70;  1 drivers
v0x1cb77f0_0 .net "sum_ref", 0 0, L_0x1cb7de0;  1 drivers
v0x1cb7890_0 .net "tb_match", 0 0, L_0x1cb9a30;  1 drivers
v0x1cb7a40_0 .net "tb_mismatch", 0 0, L_0x1cb7c70;  1 drivers
v0x1cb7b00_0 .net "wavedrom_enable", 0 0, v0x1cb1110_0;  1 drivers
v0x1cb7ba0_0 .net "wavedrom_title", 511 0, v0x1cb1200_0;  1 drivers
L_0x1cb9540 .concat [ 1 1 0 0], L_0x1cb7de0, L_0x1cb7d40;
L_0x1cb9600 .concat [ 1 1 0 0], L_0x1cb7de0, L_0x1cb7d40;
L_0x1cb97e0 .concat [ 1 1 0 0], L_0x1cb8f70, L_0x1cb9490;
L_0x1cb98f0 .concat [ 1 1 0 0], L_0x1cb7de0, L_0x1cb7d40;
L_0x1cb9a30 .cmp/eeq 2, L_0x1cb9540, L_0x1cb99c0;
S_0x1c72840 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1c726b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f990aeb8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c8eb00_0 .net *"_ivl_10", 0 0, L_0x7f990aeb8060;  1 drivers
v0x1c69a10_0 .net *"_ivl_11", 1 0, L_0x1cb8380;  1 drivers
v0x1c69d30_0 .net *"_ivl_13", 1 0, L_0x1cb8530;  1 drivers
L_0x7f990aeb80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c6a080_0 .net *"_ivl_16", 0 0, L_0x7f990aeb80a8;  1 drivers
v0x1c6a410_0 .net *"_ivl_17", 1 0, L_0x1cb8660;  1 drivers
v0x1c6a7a0_0 .net *"_ivl_3", 1 0, L_0x1cb7f20;  1 drivers
L_0x7f990aeb8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c6ab30_0 .net *"_ivl_6", 0 0, L_0x7f990aeb8018;  1 drivers
v0x1cb0170_0 .net *"_ivl_7", 1 0, L_0x1cb8120;  1 drivers
v0x1cb0250_0 .net "a", 0 0, v0x1cb0e90_0;  alias, 1 drivers
v0x1cb0310_0 .net "b", 0 0, v0x1cb0f30_0;  alias, 1 drivers
v0x1cb03d0_0 .net "cin", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb0490_0 .net "cout", 0 0, L_0x1cb7d40;  alias, 1 drivers
v0x1cb0550_0 .net "sum", 0 0, L_0x1cb7de0;  alias, 1 drivers
L_0x1cb7d40 .part L_0x1cb8660, 1, 1;
L_0x1cb7de0 .part L_0x1cb8660, 0, 1;
L_0x1cb7f20 .concat [ 1 1 0 0], v0x1cb0e90_0, L_0x7f990aeb8018;
L_0x1cb8120 .concat [ 1 1 0 0], v0x1cb0f30_0, L_0x7f990aeb8060;
L_0x1cb8380 .arith/sum 2, L_0x1cb7f20, L_0x1cb8120;
L_0x1cb8530 .concat [ 1 1 0 0], v0x1cb0fd0_0, L_0x7f990aeb80a8;
L_0x1cb8660 .arith/sum 2, L_0x1cb8380, L_0x1cb8530;
S_0x1cb06b0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1c726b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1cb0e90_0 .var "a", 0 0;
v0x1cb0f30_0 .var "b", 0 0;
v0x1cb0fd0_0 .var "cin", 0 0;
v0x1cb1070_0 .net "clk", 0 0, v0x1cb7430_0;  1 drivers
v0x1cb1110_0 .var "wavedrom_enable", 0 0;
v0x1cb1200_0 .var "wavedrom_title", 511 0;
E_0x1c71f80/0 .event negedge, v0x1cb1070_0;
E_0x1c71f80/1 .event posedge, v0x1cb1070_0;
E_0x1c71f80 .event/or E_0x1c71f80/0, E_0x1c71f80/1;
E_0x1c721d0 .event negedge, v0x1cb1070_0;
E_0x1c589f0 .event posedge, v0x1cb1070_0;
S_0x1cb0990 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1cb06b0;
 .timescale -12 -12;
v0x1cb0b90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cb0c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1cb06b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cb1360 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1c726b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
RS_0x7f990af01c18 .resolv tri, L_0x1cb9180, L_0x1cb92c0;
L_0x1cb9490 .functor BUFZ 1, RS_0x7f990af01c18, C4<0>, C4<0>, C4<0>;
v0x1cb6440_0 .net "a", 0 0, v0x1cb0e90_0;  alias, 1 drivers
v0x1cb6500_0 .net "b", 0 0, v0x1cb0f30_0;  alias, 1 drivers
RS_0x7f990af016d8 .resolv tri, L_0x1cb8930, L_0x1cb8af0;
v0x1cb65c0_0 .net8 "c1", 0 0, RS_0x7f990af016d8;  2 drivers
v0x1cb6660_0 .net8 "c2", 0 0, RS_0x7f990af01c18;  2 drivers
v0x1cb6700_0 .net "cin", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb67f0_0 .net "cout", 0 0, L_0x1cb9490;  alias, 1 drivers
v0x1cb6890_0 .net "s1", 0 0, L_0x1cb87a0;  1 drivers
v0x1cb6930_0 .net "sum", 0 0, L_0x1cb8f70;  alias, 1 drivers
S_0x1cb1570 .scope module, "fa1" "full_adder" 4 13, 4 33 0, S_0x1cb1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1cb35e0_0 .net "a", 0 0, v0x1cb0e90_0;  alias, 1 drivers
v0x1cb3680_0 .net "b", 0 0, v0x1cb0f30_0;  alias, 1 drivers
v0x1cb3740_0 .net "cin", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb3810_0 .net8 "cout", 0 0, RS_0x7f990af016d8;  alias, 2 drivers
v0x1cb38b0_0 .net "sum", 0 0, L_0x1cb87a0;  alias, 1 drivers
v0x1cb3950_0 .net "w1", 0 0, L_0x1cb8420;  1 drivers
v0x1cb3a40_0 .net "w2", 0 0, L_0x1cb8810;  1 drivers
v0x1cb3b30_0 .net "w3", 0 0, L_0x1cb8880;  1 drivers
S_0x1cb1830 .scope module, "and1" "and_gate" 4 58, 4 93 0, S_0x1cb1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8810 .functor AND 1, v0x1cb0e90_0, v0x1cb0f30_0, C4<1>, C4<1>;
v0x1cb1a50_0 .net "a", 0 0, v0x1cb0e90_0;  alias, 1 drivers
v0x1cb1b60_0 .net "b", 0 0, v0x1cb0f30_0;  alias, 1 drivers
v0x1cb1c70_0 .net "y", 0 0, L_0x1cb8810;  alias, 1 drivers
S_0x1cb1d70 .scope module, "and2" "and_gate" 4 64, 4 93 0, S_0x1cb1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8880 .functor AND 1, v0x1cb0e90_0, v0x1cb0fd0_0, C4<1>, C4<1>;
v0x1cb1f50_0 .net "a", 0 0, v0x1cb0e90_0;  alias, 1 drivers
v0x1cb2010_0 .net "b", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb2120_0 .net "y", 0 0, L_0x1cb8880;  alias, 1 drivers
S_0x1cb2220 .scope module, "and3" "and_gate" 4 70, 4 93 0, S_0x1cb1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8930 .functor AND 1, v0x1cb0f30_0, v0x1cb0fd0_0, C4<1>, C4<1>;
v0x1cb2400_0 .net "a", 0 0, v0x1cb0f30_0;  alias, 1 drivers
v0x1cb24a0_0 .net "b", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb2560_0 .net8 "y", 0 0, RS_0x7f990af016d8;  alias, 2 drivers
S_0x1cb2690 .scope module, "or1" "or_gate" 4 77, 4 102 0, S_0x1cb1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8af0 .functor OR 1, L_0x1cb8810, L_0x1cb8880, C4<0>, C4<0>;
v0x1cb2870_0 .net "a", 0 0, L_0x1cb8810;  alias, 1 drivers
v0x1cb2960_0 .net "b", 0 0, L_0x1cb8880;  alias, 1 drivers
v0x1cb2a30_0 .net8 "y", 0 0, RS_0x7f990af016d8;  alias, 2 drivers
S_0x1cb2b30 .scope module, "xor1" "xor_gate" 4 45, 4 84 0, S_0x1cb1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8420 .functor XOR 1, v0x1cb0e90_0, v0x1cb0f30_0, C4<0>, C4<0>;
v0x1cb2d60_0 .net "a", 0 0, v0x1cb0e90_0;  alias, 1 drivers
v0x1cb2eb0_0 .net "b", 0 0, v0x1cb0f30_0;  alias, 1 drivers
v0x1cb3000_0 .net "y", 0 0, L_0x1cb8420;  alias, 1 drivers
S_0x1cb3100 .scope module, "xor2" "xor_gate" 4 51, 4 84 0, S_0x1cb1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb87a0 .functor XOR 1, L_0x1cb8420, v0x1cb0fd0_0, C4<0>, C4<0>;
v0x1cb3290_0 .net "a", 0 0, L_0x1cb8420;  alias, 1 drivers
v0x1cb3380_0 .net "b", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb34b0_0 .net "y", 0 0, L_0x1cb87a0;  alias, 1 drivers
S_0x1cb3c60 .scope module, "fa2" "full_adder" 4 21, 4 33 0, S_0x1cb1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1cb5d20_0 .net "a", 0 0, L_0x1cb87a0;  alias, 1 drivers
v0x1cb5dc0_0 .net "b", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb5e80_0 .net8 "cin", 0 0, RS_0x7f990af016d8;  alias, 2 drivers
v0x1cb5f50_0 .net8 "cout", 0 0, RS_0x7f990af01c18;  alias, 2 drivers
v0x1cb6040_0 .net "sum", 0 0, L_0x1cb8f70;  alias, 1 drivers
v0x1cb6130_0 .net "w1", 0 0, L_0x1cb8ba0;  1 drivers
v0x1cb6220_0 .net "w2", 0 0, L_0x1cb9020;  1 drivers
v0x1cb6310_0 .net "w3", 0 0, L_0x1cb90d0;  1 drivers
S_0x1cb3f10 .scope module, "and1" "and_gate" 4 58, 4 93 0, S_0x1cb3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb9020 .functor AND 1, L_0x1cb87a0, v0x1cb0fd0_0, C4<1>, C4<1>;
v0x1cb4110_0 .net "a", 0 0, L_0x1cb87a0;  alias, 1 drivers
v0x1cb4220_0 .net "b", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb42e0_0 .net "y", 0 0, L_0x1cb9020;  alias, 1 drivers
S_0x1cb43e0 .scope module, "and2" "and_gate" 4 64, 4 93 0, S_0x1cb3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb90d0 .functor AND 1, L_0x1cb87a0, RS_0x7f990af016d8, C4<1>, C4<1>;
v0x1cb4630_0 .net "a", 0 0, L_0x1cb87a0;  alias, 1 drivers
v0x1cb46f0_0 .net8 "b", 0 0, RS_0x7f990af016d8;  alias, 2 drivers
v0x1cb47b0_0 .net "y", 0 0, L_0x1cb90d0;  alias, 1 drivers
S_0x1cb48b0 .scope module, "and3" "and_gate" 4 70, 4 93 0, S_0x1cb3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb9180 .functor AND 1, v0x1cb0fd0_0, RS_0x7f990af016d8, C4<1>, C4<1>;
v0x1cb4b00_0 .net "a", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb4ba0_0 .net8 "b", 0 0, RS_0x7f990af016d8;  alias, 2 drivers
v0x1cb4cf0_0 .net8 "y", 0 0, RS_0x7f990af01c18;  alias, 2 drivers
S_0x1cb4df0 .scope module, "or1" "or_gate" 4 77, 4 102 0, S_0x1cb3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb92c0 .functor OR 1, L_0x1cb9020, L_0x1cb90d0, C4<0>, C4<0>;
v0x1cb4ff0_0 .net "a", 0 0, L_0x1cb9020;  alias, 1 drivers
v0x1cb50e0_0 .net "b", 0 0, L_0x1cb90d0;  alias, 1 drivers
v0x1cb51b0_0 .net8 "y", 0 0, RS_0x7f990af01c18;  alias, 2 drivers
S_0x1cb52b0 .scope module, "xor1" "xor_gate" 4 45, 4 84 0, S_0x1cb3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8ba0 .functor XOR 1, L_0x1cb87a0, v0x1cb0fd0_0, C4<0>, C4<0>;
v0x1cb5550_0 .net "a", 0 0, L_0x1cb87a0;  alias, 1 drivers
v0x1cb56a0_0 .net "b", 0 0, v0x1cb0fd0_0;  alias, 1 drivers
v0x1cb5760_0 .net "y", 0 0, L_0x1cb8ba0;  alias, 1 drivers
S_0x1cb5860 .scope module, "xor2" "xor_gate" 4 51, 4 84 0, S_0x1cb3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1cb8f70 .functor XOR 1, L_0x1cb8ba0, RS_0x7f990af016d8, C4<0>, C4<0>;
v0x1cb5a60_0 .net "a", 0 0, L_0x1cb8ba0;  alias, 1 drivers
v0x1cb5b50_0 .net8 "b", 0 0, RS_0x7f990af016d8;  alias, 2 drivers
v0x1cb5bf0_0 .net "y", 0 0, L_0x1cb8f70;  alias, 1 drivers
S_0x1cb6aa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1c726b0;
 .timescale -12 -12;
E_0x1c71d10 .event anyedge, v0x1cb76b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cb76b0_0;
    %nor/r;
    %assign/vec4 v0x1cb76b0_0, 0;
    %wait E_0x1c71d10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cb06b0;
T_3 ;
    %wait E_0x1c589f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %wait E_0x1c589f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %wait E_0x1c589f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %wait E_0x1c589f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %wait E_0x1c589f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %wait E_0x1c589f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %wait E_0x1c589f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %wait E_0x1c721d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cb0c90;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c71f80;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb0fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb0f30_0, 0;
    %assign/vec4 v0x1cb0e90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c726b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb7430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb76b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c726b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cb7430_0;
    %inv;
    %store/vec4 v0x1cb7430_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c726b0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cb1070_0, v0x1cb7a40_0, v0x1cb7250_0, v0x1cb72f0_0, v0x1cb7390_0, v0x1cb7570_0, v0x1cb74d0_0, v0x1cb77f0_0, v0x1cb7750_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c726b0;
T_7 ;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c726b0;
T_8 ;
    %wait E_0x1c71f80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb7610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7610_0, 4, 32;
    %load/vec4 v0x1cb7890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7610_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb7610_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7610_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cb7570_0;
    %load/vec4 v0x1cb7570_0;
    %load/vec4 v0x1cb74d0_0;
    %xor;
    %load/vec4 v0x1cb7570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7610_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7610_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1cb77f0_0;
    %load/vec4 v0x1cb77f0_0;
    %load/vec4 v0x1cb7750_0;
    %xor;
    %load/vec4 v0x1cb77f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7610_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1cb7610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7610_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/fadd/iter0/response20/top_module.sv";
