<html><body><samp><pre>
<!@TC:1665753283>
# Fri Oct 14 16:14:43 2022

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1665753283> | No constraint file specified. 
Linked File: <a href="X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt:@XP_FILE">CFXS_HWD_ICE40_TestDev_scck.rpt</a>
Printing clock  summary report in "X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1665753283> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1665753283> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_1 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[5] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_2 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[4] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_3 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[3] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_4 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[2] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist CFXS_HWD_TestDev

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                               Requested     Requested     Clock                                            Clock                     Clock
Clock                                               Frequency     Period        Type                                             Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
CFXS_HWD_TestDev|slow_clock_derived_clock           1.0 MHz       1000.000      derived (from CFXS_HWD_TestDev|system_clock)     Autoconstr_clkgroup_0     42   
CFXS_HWD_TestDev|system_clock                       1.0 MHz       1000.000      inferred                                         Autoconstr_clkgroup_0     15   
Interface_SWD|clock_SWCLK_Divided_derived_clock     1.0 MHz       1000.000      derived (from CFXS_HWD_TestDev|system_clock)     Autoconstr_clkgroup_0     10   
================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd:73:8:73:10:@W:MT529:@XP_MSG">swd.vhd(73)</a><!@TM:1665753283> | Found inferred clock CFXS_HWD_TestDev|system_clock which controls 15 sequential elements including instance_SWD_Interface.reg_SWCLK_DividerCounter[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_1 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[5] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_2 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[4] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_3 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[3] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd:20:8:20:13:@N:MO111:@XP_MSG">main.vhd(20)</a><!@TM:1665753283> | Tristate driver o_led_4 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[2] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1665753283> | Writing default property annotation file X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 16:14:43 2022

###########################################################]

</pre></samp></body></html>
