{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd " "Source file: /home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1506502194663 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1506502194663 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd " "Source file: /home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1506502194692 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1506502194692 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd " "Source file: /home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1506502194722 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1506502194722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506502195613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506502195614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:49:55 2017 " "Processing started: Wed Sep 27 10:49:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506502195614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502195614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502195614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506502195856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207500 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207501 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207502 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207502 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207503 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506502207503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506502207566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506502207569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506502207570 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry add_sub.vhd(23) " "VHDL Process Statement warning at add_sub.vhd(23): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1506502207573 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry add_sub.vhd(23) " "Inferred latch for \"carry\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207574 "|ALU|add_sub:add_sub_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506502207580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506502207580 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r logic_unit.vhd(16) " "VHDL Process Statement warning at logic_unit.vhd(16): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1506502207581 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] logic_unit.vhd(16) " "Inferred latch for \"r\[0\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207581 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] logic_unit.vhd(16) " "Inferred latch for \"r\[1\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207581 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] logic_unit.vhd(16) " "Inferred latch for \"r\[2\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207581 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] logic_unit.vhd(16) " "Inferred latch for \"r\[3\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207581 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] logic_unit.vhd(16) " "Inferred latch for \"r\[4\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207581 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] logic_unit.vhd(16) " "Inferred latch for \"r\[5\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] logic_unit.vhd(16) " "Inferred latch for \"r\[6\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] logic_unit.vhd(16) " "Inferred latch for \"r\[7\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] logic_unit.vhd(16) " "Inferred latch for \"r\[8\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] logic_unit.vhd(16) " "Inferred latch for \"r\[9\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] logic_unit.vhd(16) " "Inferred latch for \"r\[10\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] logic_unit.vhd(16) " "Inferred latch for \"r\[11\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] logic_unit.vhd(16) " "Inferred latch for \"r\[12\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] logic_unit.vhd(16) " "Inferred latch for \"r\[13\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] logic_unit.vhd(16) " "Inferred latch for \"r\[14\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] logic_unit.vhd(16) " "Inferred latch for \"r\[15\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] logic_unit.vhd(16) " "Inferred latch for \"r\[16\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] logic_unit.vhd(16) " "Inferred latch for \"r\[17\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] logic_unit.vhd(16) " "Inferred latch for \"r\[18\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] logic_unit.vhd(16) " "Inferred latch for \"r\[19\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] logic_unit.vhd(16) " "Inferred latch for \"r\[20\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] logic_unit.vhd(16) " "Inferred latch for \"r\[21\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] logic_unit.vhd(16) " "Inferred latch for \"r\[22\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] logic_unit.vhd(16) " "Inferred latch for \"r\[23\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] logic_unit.vhd(16) " "Inferred latch for \"r\[24\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] logic_unit.vhd(16) " "Inferred latch for \"r\[25\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] logic_unit.vhd(16) " "Inferred latch for \"r\[26\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] logic_unit.vhd(16) " "Inferred latch for \"r\[27\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] logic_unit.vhd(16) " "Inferred latch for \"r\[28\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] logic_unit.vhd(16) " "Inferred latch for \"r\[29\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] logic_unit.vhd(16) " "Inferred latch for \"r\[30\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] logic_unit.vhd(16) " "Inferred latch for \"r\[31\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502207582 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506502207583 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r shift_unit.vhd(10) " "VHDL Signal Declaration warning at shift_unit.vhd(10): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506502207583 "|ALU|shift_unit:shift_unit_0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[31\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[31\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[30\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[30\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[29\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[29\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[28\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[28\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[27\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[27\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[26\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[26\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[25\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[25\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[24\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[24\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[23\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[23\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[22\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[22\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[21\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[21\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[20\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[20\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[19\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[19\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[18\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[18\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[17\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[17\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[16\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[16\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[15\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[15\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[14\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[14\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[13\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[13\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[12\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[12\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[11\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[11\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[10\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[10\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[9\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[9\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[8\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[8\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[7\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[7\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[6\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[6\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[5\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[5\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[4\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[4\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[3\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[3\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[2\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[2\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[1\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[1\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[0\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[0\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506502207805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506502208173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506502208553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506502208553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506502208599 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506502208599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506502208599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506502208599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1246 " "Peak virtual memory: 1246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506502208607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 10:50:08 2017 " "Processing ended: Wed Sep 27 10:50:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506502208607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506502208607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506502208607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506502208607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1506502209429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506502209430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:50:09 2017 " "Processing started: Wed Sep 27 10:50:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506502209430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1506502209430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1506502209430 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1506502209480 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1506502209480 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1506502209481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1506502209527 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1506502209532 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1506502209560 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1506502209560 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1506502209712 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1506502209718 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506502209785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506502209785 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506502209785 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1506502209785 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/guillaume/ArchOrd/Lab01/quartus/" { { 0 { 0 ""} 0 843 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506502209789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/guillaume/ArchOrd/Lab01/quartus/" { { 0 { 0 ""} 0 845 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506502209789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/guillaume/ArchOrd/Lab01/quartus/" { { 0 { 0 ""} 0 847 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506502209789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/guillaume/ArchOrd/Lab01/quartus/" { { 0 { 0 ""} 0 849 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506502209789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guillaume/ArchOrd/Lab01/quartus/" { { 0 { 0 ""} 0 851 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506502209789 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1506502209789 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1506502209791 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1506502209996 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1506502210127 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1506502210128 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1506502210128 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~62\|dataa " "Node \"add_sub_0\|Add0~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~62\|combout " "Node \"add_sub_0\|Add0~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|temp~62\|dataa " "Node \"add_sub_0\|temp~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|temp~62\|combout " "Node \"add_sub_0\|temp~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210129 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~60\|dataa " "Node \"add_sub_0\|Add0~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~60\|combout " "Node \"add_sub_0\|Add0~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[30\]~0\|dataa " "Node \"add_sub_0\|r\[30\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[30\]~0\|combout " "Node \"add_sub_0\|r\[30\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210129 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~58\|dataa " "Node \"add_sub_0\|Add0~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~58\|combout " "Node \"add_sub_0\|Add0~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[29\]~1\|dataa " "Node \"add_sub_0\|r\[29\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[29\]~1\|combout " "Node \"add_sub_0\|r\[29\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210129 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~56\|dataa " "Node \"add_sub_0\|Add0~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~56\|combout " "Node \"add_sub_0\|Add0~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[28\]~2\|dataa " "Node \"add_sub_0\|r\[28\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[28\]~2\|combout " "Node \"add_sub_0\|r\[28\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210129 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~54\|dataa " "Node \"add_sub_0\|Add0~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~54\|combout " "Node \"add_sub_0\|Add0~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[27\]~3\|dataa " "Node \"add_sub_0\|r\[27\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[27\]~3\|combout " "Node \"add_sub_0\|r\[27\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210129 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~52\|dataa " "Node \"add_sub_0\|Add0~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~52\|combout " "Node \"add_sub_0\|Add0~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[26\]~4\|dataa " "Node \"add_sub_0\|r\[26\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[26\]~4\|combout " "Node \"add_sub_0\|r\[26\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210129 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210129 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~50\|dataa " "Node \"add_sub_0\|Add0~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~50\|combout " "Node \"add_sub_0\|Add0~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[25\]~5\|dataa " "Node \"add_sub_0\|r\[25\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[25\]~5\|combout " "Node \"add_sub_0\|r\[25\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~48\|dataa " "Node \"add_sub_0\|Add0~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~48\|combout " "Node \"add_sub_0\|Add0~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[24\]~6\|dataa " "Node \"add_sub_0\|r\[24\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[24\]~6\|combout " "Node \"add_sub_0\|r\[24\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~46\|dataa " "Node \"add_sub_0\|Add0~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~46\|combout " "Node \"add_sub_0\|Add0~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[23\]~7\|dataa " "Node \"add_sub_0\|r\[23\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[23\]~7\|combout " "Node \"add_sub_0\|r\[23\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~44\|dataa " "Node \"add_sub_0\|Add0~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~44\|combout " "Node \"add_sub_0\|Add0~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[22\]~8\|dataa " "Node \"add_sub_0\|r\[22\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[22\]~8\|combout " "Node \"add_sub_0\|r\[22\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~42\|dataa " "Node \"add_sub_0\|Add0~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~42\|combout " "Node \"add_sub_0\|Add0~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[21\]~9\|dataa " "Node \"add_sub_0\|r\[21\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[21\]~9\|combout " "Node \"add_sub_0\|r\[21\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~40\|dataa " "Node \"add_sub_0\|Add0~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~40\|combout " "Node \"add_sub_0\|Add0~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[20\]~10\|dataa " "Node \"add_sub_0\|r\[20\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[20\]~10\|combout " "Node \"add_sub_0\|r\[20\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~38\|dataa " "Node \"add_sub_0\|Add0~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~38\|combout " "Node \"add_sub_0\|Add0~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[19\]~11\|dataa " "Node \"add_sub_0\|r\[19\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[19\]~11\|combout " "Node \"add_sub_0\|r\[19\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210130 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~36\|dataa " "Node \"add_sub_0\|Add0~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~36\|combout " "Node \"add_sub_0\|Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[18\]~12\|dataa " "Node \"add_sub_0\|r\[18\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[18\]~12\|combout " "Node \"add_sub_0\|r\[18\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~34\|dataa " "Node \"add_sub_0\|Add0~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~34\|combout " "Node \"add_sub_0\|Add0~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[17\]~13\|dataa " "Node \"add_sub_0\|r\[17\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[17\]~13\|combout " "Node \"add_sub_0\|r\[17\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~32\|dataa " "Node \"add_sub_0\|Add0~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~32\|combout " "Node \"add_sub_0\|Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[16\]~14\|dataa " "Node \"add_sub_0\|r\[16\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[16\]~14\|combout " "Node \"add_sub_0\|r\[16\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~30\|dataa " "Node \"add_sub_0\|Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~30\|combout " "Node \"add_sub_0\|Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[15\]~15\|dataa " "Node \"add_sub_0\|r\[15\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[15\]~15\|combout " "Node \"add_sub_0\|r\[15\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~28\|dataa " "Node \"add_sub_0\|Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~28\|combout " "Node \"add_sub_0\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[14\]~16\|dataa " "Node \"add_sub_0\|r\[14\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[14\]~16\|combout " "Node \"add_sub_0\|r\[14\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~26\|dataa " "Node \"add_sub_0\|Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~26\|combout " "Node \"add_sub_0\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[13\]~17\|dataa " "Node \"add_sub_0\|r\[13\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[13\]~17\|combout " "Node \"add_sub_0\|r\[13\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~24\|dataa " "Node \"add_sub_0\|Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~24\|combout " "Node \"add_sub_0\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[12\]~18\|dataa " "Node \"add_sub_0\|r\[12\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[12\]~18\|combout " "Node \"add_sub_0\|r\[12\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210131 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210131 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~22\|dataa " "Node \"add_sub_0\|Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~22\|combout " "Node \"add_sub_0\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[11\]~19\|dataa " "Node \"add_sub_0\|r\[11\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[11\]~19\|combout " "Node \"add_sub_0\|r\[11\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210132 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~20\|dataa " "Node \"add_sub_0\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~20\|combout " "Node \"add_sub_0\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[10\]~20\|dataa " "Node \"add_sub_0\|r\[10\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[10\]~20\|combout " "Node \"add_sub_0\|r\[10\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210132 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~18\|dataa " "Node \"add_sub_0\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~18\|combout " "Node \"add_sub_0\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[9\]~21\|dataa " "Node \"add_sub_0\|r\[9\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[9\]~21\|combout " "Node \"add_sub_0\|r\[9\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210132 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~16\|dataa " "Node \"add_sub_0\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~16\|combout " "Node \"add_sub_0\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[8\]~22\|dataa " "Node \"add_sub_0\|r\[8\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[8\]~22\|combout " "Node \"add_sub_0\|r\[8\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210132 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~14\|dataa " "Node \"add_sub_0\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~14\|combout " "Node \"add_sub_0\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[7\]~23\|dataa " "Node \"add_sub_0\|r\[7\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[7\]~23\|combout " "Node \"add_sub_0\|r\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210132 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~12\|dataa " "Node \"add_sub_0\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~12\|combout " "Node \"add_sub_0\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[6\]~24\|dataa " "Node \"add_sub_0\|r\[6\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[6\]~24\|combout " "Node \"add_sub_0\|r\[6\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210132 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~10\|dataa " "Node \"add_sub_0\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~10\|combout " "Node \"add_sub_0\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[5\]~25\|dataa " "Node \"add_sub_0\|r\[5\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[5\]~25\|combout " "Node \"add_sub_0\|r\[5\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210132 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210132 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~8\|dataa " "Node \"add_sub_0\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~8\|combout " "Node \"add_sub_0\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[4\]~26\|dataa " "Node \"add_sub_0\|r\[4\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[4\]~26\|combout " "Node \"add_sub_0\|r\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210133 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~6\|dataa " "Node \"add_sub_0\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~6\|combout " "Node \"add_sub_0\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[3\]~27\|dataa " "Node \"add_sub_0\|r\[3\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[3\]~27\|combout " "Node \"add_sub_0\|r\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210133 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~4\|dataa " "Node \"add_sub_0\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~4\|combout " "Node \"add_sub_0\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[2\]~28\|dataa " "Node \"add_sub_0\|r\[2\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[2\]~28\|combout " "Node \"add_sub_0\|r\[2\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210133 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~2\|dataa " "Node \"add_sub_0\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~2\|combout " "Node \"add_sub_0\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[1\]~29\|dataa " "Node \"add_sub_0\|r\[1\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[1\]~29\|combout " "Node \"add_sub_0\|r\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210133 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~0\|dataa " "Node \"add_sub_0\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~0\|combout " "Node \"add_sub_0\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[0\]~30\|dataa " "Node \"add_sub_0\|r\[0\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[0\]~30\|combout " "Node \"add_sub_0\|r\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502210133 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1506502210133 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1506502210134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1506502210136 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1506502210136 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1506502210136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1506502210143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506502210143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506502210143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506502210144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506502210145 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1506502210146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1506502210146 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1506502210146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1506502210146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1506502210146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1506502210146 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "102 unused 2.5V 70 32 0 " "Number of I/O pins in group: 102 (unused VREF, 2.5V VCCIO, 70 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1506502210149 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1506502210149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1506502210149 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506502210150 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1506502210150 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1506502210150 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[0\] " "Node \"BUTTON_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[1\] " "Node \"BUTTON_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[2\] " "Node \"BUTTON_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N\[3\] " "Node \"BUTTON_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N_0 " "Node \"BUTTON_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N_1 " "Node \"BUTTON_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N_2 " "Node \"BUTTON_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON_N_3 " "Node \"BUTTON_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK " "Node \"CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CONF_DONE " "Node \"CONF_DONE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CONF_DONE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_0 " "Node \"DRAM_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_1 " "Node \"DRAM_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_10 " "Node \"DRAM_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_11 " "Node \"DRAM_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_12 " "Node \"DRAM_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_2 " "Node \"DRAM_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_3 " "Node \"DRAM_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_4 " "Node \"DRAM_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_5 " "Node \"DRAM_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_6 " "Node \"DRAM_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_7 " "Node \"DRAM_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_8 " "Node \"DRAM_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_9 " "Node \"DRAM_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM_0 " "Node \"DRAM_DQM_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM_1 " "Node \"DRAM_DQM_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_0 " "Node \"DRAM_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_1 " "Node \"DRAM_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_10 " "Node \"DRAM_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_11 " "Node \"DRAM_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_12 " "Node \"DRAM_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_13 " "Node \"DRAM_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_14 " "Node \"DRAM_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_15 " "Node \"DRAM_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_2 " "Node \"DRAM_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_3 " "Node \"DRAM_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_4 " "Node \"DRAM_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_5 " "Node \"DRAM_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_6 " "Node \"DRAM_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_7 " "Node \"DRAM_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_8 " "Node \"DRAM_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_9 " "Node \"DRAM_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLK_IN " "Node \"EXT_CLK_IN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_CLK_IN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLK_OUT " "Node \"EXT_CLK_OUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_CLK_OUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[0\] " "Node \"GPIO_2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[10\] " "Node \"GPIO_2_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[11\] " "Node \"GPIO_2_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[12\] " "Node \"GPIO_2_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[1\] " "Node \"GPIO_2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[2\] " "Node \"GPIO_2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[3\] " "Node \"GPIO_2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[4\] " "Node \"GPIO_2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[5\] " "Node \"GPIO_2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[6\] " "Node \"GPIO_2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[7\] " "Node \"GPIO_2_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[8\] " "Node \"GPIO_2_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D\[9\] " "Node \"GPIO_2_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_0 " "Node \"GPIO_2_D_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_1 " "Node \"GPIO_2_D_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_10 " "Node \"GPIO_2_D_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_11 " "Node \"GPIO_2_D_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_12 " "Node \"GPIO_2_D_12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_2 " "Node \"GPIO_2_D_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_3 " "Node \"GPIO_2_D_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_4 " "Node \"GPIO_2_D_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_5 " "Node \"GPIO_2_D_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_6 " "Node \"GPIO_2_D_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_7 " "Node \"GPIO_2_D_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_8 " "Node \"GPIO_2_D_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_9 " "Node \"GPIO_2_D_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_IN\[0\] " "Node \"GPIO_2_D_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_IN\[1\] " "Node \"GPIO_2_D_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_IN\[2\] " "Node \"GPIO_2_D_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_IN_0 " "Node \"GPIO_2_D_IN_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_IN_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_IN_1 " "Node \"GPIO_2_D_IN_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_IN_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_D_IN_2 " "Node \"GPIO_2_D_IN_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_D_IN_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JOYSTICKC_N " "Node \"JOYSTICKC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JOYSTICKC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JOYSTICKE_N " "Node \"JOYSTICKE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JOYSTICKE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JOYSTICKN_N " "Node \"JOYSTICKN_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JOYSTICKN_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JOYSTICKS_N " "Node \"JOYSTICKS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JOYSTICKS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JOYSTICKW_N " "Node \"JOYSTICKW_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JOYSTICKW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N\[0\] " "Node \"KEY_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N\[1\] " "Node \"KEY_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_0 " "Node \"KEY_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_1 " "Node \"KEY_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON\[0\] " "Node \"LED_BUTTON\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON\[1\] " "Node \"LED_BUTTON\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON\[2\] " "Node \"LED_BUTTON\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON\[3\] " "Node \"LED_BUTTON\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON_0 " "Node \"LED_BUTTON_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON_1 " "Node \"LED_BUTTON_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON_2 " "Node \"LED_BUTTON_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_BUTTON_3 " "Node \"LED_BUTTON_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_BUTTON_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[0\] " "Node \"LED_GREEN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[1\] " "Node \"LED_GREEN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[2\] " "Node \"LED_GREEN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[3\] " "Node \"LED_GREEN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[4\] " "Node \"LED_GREEN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[5\] " "Node \"LED_GREEN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[6\] " "Node \"LED_GREEN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN\[7\] " "Node \"LED_GREEN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_0 " "Node \"LED_GREEN_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_1 " "Node \"LED_GREEN_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_2 " "Node \"LED_GREEN_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_3 " "Node \"LED_GREEN_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_4 " "Node \"LED_GREEN_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_5 " "Node \"LED_GREEN_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_6 " "Node \"LED_GREEN_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_GREEN_7 " "Node \"LED_GREEN_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RESET " "Node \"LED_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[0\] " "Node \"LED_SEL_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[1\] " "Node \"LED_SEL_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[2\] " "Node \"LED_SEL_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[3\] " "Node \"LED_SEL_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[4\] " "Node \"LED_SEL_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[5\] " "Node \"LED_SEL_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[6\] " "Node \"LED_SEL_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B\[7\] " "Node \"LED_SEL_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_0 " "Node \"LED_SEL_B_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_1 " "Node \"LED_SEL_B_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_2 " "Node \"LED_SEL_B_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_3 " "Node \"LED_SEL_B_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_4 " "Node \"LED_SEL_B_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_5 " "Node \"LED_SEL_B_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_6 " "Node \"LED_SEL_B_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_B_7 " "Node \"LED_SEL_B_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[0\] " "Node \"LED_SEL_C_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[10\] " "Node \"LED_SEL_C_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[11\] " "Node \"LED_SEL_C_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[1\] " "Node \"LED_SEL_C_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[2\] " "Node \"LED_SEL_C_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[3\] " "Node \"LED_SEL_C_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[4\] " "Node \"LED_SEL_C_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[5\] " "Node \"LED_SEL_C_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[6\] " "Node \"LED_SEL_C_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[7\] " "Node \"LED_SEL_C_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[8\] " "Node \"LED_SEL_C_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N\[9\] " "Node \"LED_SEL_C_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_0 " "Node \"LED_SEL_C_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_1 " "Node \"LED_SEL_C_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_10 " "Node \"LED_SEL_C_N_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_11 " "Node \"LED_SEL_C_N_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_2 " "Node \"LED_SEL_C_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_3 " "Node \"LED_SEL_C_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_4 " "Node \"LED_SEL_C_N_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_5 " "Node \"LED_SEL_C_N_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_6 " "Node \"LED_SEL_C_N_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_7 " "Node \"LED_SEL_C_N_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_8 " "Node \"LED_SEL_C_N_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_C_N_9 " "Node \"LED_SEL_C_N_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_C_N_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[0\] " "Node \"LED_SEL_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[1\] " "Node \"LED_SEL_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[2\] " "Node \"LED_SEL_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[3\] " "Node \"LED_SEL_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[4\] " "Node \"LED_SEL_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[5\] " "Node \"LED_SEL_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[6\] " "Node \"LED_SEL_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G\[7\] " "Node \"LED_SEL_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_0 " "Node \"LED_SEL_G_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_1 " "Node \"LED_SEL_G_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_2 " "Node \"LED_SEL_G_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_3 " "Node \"LED_SEL_G_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_4 " "Node \"LED_SEL_G_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_5 " "Node \"LED_SEL_G_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_6 " "Node \"LED_SEL_G_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_G_7 " "Node \"LED_SEL_G_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_G_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[0\] " "Node \"LED_SEL_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[1\] " "Node \"LED_SEL_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[2\] " "Node \"LED_SEL_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[3\] " "Node \"LED_SEL_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[4\] " "Node \"LED_SEL_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[5\] " "Node \"LED_SEL_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[6\] " "Node \"LED_SEL_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R\[7\] " "Node \"LED_SEL_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_0 " "Node \"LED_SEL_R_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_1 " "Node \"LED_SEL_R_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_2 " "Node \"LED_SEL_R_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_3 " "Node \"LED_SEL_R_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_4 " "Node \"LED_SEL_R_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_5 " "Node \"LED_SEL_R_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_6 " "Node \"LED_SEL_R_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SEL_R_7 " "Node \"LED_SEL_R_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_SEL_R_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSEL\[0\] " "Node \"MSEL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MSEL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSEL\[1\] " "Node \"MSEL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MSEL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSEL\[2\] " "Node \"MSEL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MSEL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSEL_0 " "Node \"MSEL_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MSEL_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSEL_1 " "Node \"MSEL_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MSEL_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MSEL_2 " "Node \"MSEL_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MSEL_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SERIAL_SCL " "Node \"SERIAL_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SERIAL_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SERIAL_SDA " "Node \"SERIAL_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SERIAL_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[0\] " "Node \"SW_LED_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[1\] " "Node \"SW_LED_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[2\] " "Node \"SW_LED_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[3\] " "Node \"SW_LED_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[4\] " "Node \"SW_LED_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[5\] " "Node \"SW_LED_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[6\] " "Node \"SW_LED_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A\[7\] " "Node \"SW_LED_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_0 " "Node \"SW_LED_A_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_1 " "Node \"SW_LED_A_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_2 " "Node \"SW_LED_A_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_3 " "Node \"SW_LED_A_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_4 " "Node \"SW_LED_A_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_5 " "Node \"SW_LED_A_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_6 " "Node \"SW_LED_A_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_A_7 " "Node \"SW_LED_A_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_A_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[0\] " "Node \"SW_LED_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[1\] " "Node \"SW_LED_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[2\] " "Node \"SW_LED_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[3\] " "Node \"SW_LED_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[4\] " "Node \"SW_LED_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[5\] " "Node \"SW_LED_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[6\] " "Node \"SW_LED_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B\[7\] " "Node \"SW_LED_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_0 " "Node \"SW_LED_B_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_1 " "Node \"SW_LED_B_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_2 " "Node \"SW_LED_B_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_3 " "Node \"SW_LED_B_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_4 " "Node \"SW_LED_B_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_5 " "Node \"SW_LED_B_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_6 " "Node \"SW_LED_B_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_LED_B_7 " "Node \"SW_LED_B_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_LED_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TP0 " "Node \"TP0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TP0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TP1 " "Node \"TP1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TP1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nCE " "Node \"nCE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nCONFIG " "Node \"nCONFIG\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nCONFIG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSTATUS " "Node \"nSTATUS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSTATUS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1506502210215 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1506502210215 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506502210224 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1506502210229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1506502211010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506502211060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1506502211077 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1506502211456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506502211456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1506502211698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/guillaume/ArchOrd/Lab01/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1506502212674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1506502212674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1506502212733 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1506502212733 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1506502212733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506502212733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1506502212851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506502212858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506502213055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506502213055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506502213436 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506502213787 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1506502213904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guillaume/ArchOrd/Lab01/quartus/output_files/ALU.fit.smsg " "Generated suppressed messages file /home/guillaume/ArchOrd/Lab01/quartus/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1506502213976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 460 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 460 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1394 " "Peak virtual memory: 1394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506502214200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 10:50:14 2017 " "Processing ended: Wed Sep 27 10:50:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506502214200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506502214200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506502214200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1506502214200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1506502215074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506502215075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:50:14 2017 " "Processing started: Wed Sep 27 10:50:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506502215075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1506502215075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1506502215076 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1506502215922 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1506502215952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506502216067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 10:50:16 2017 " "Processing ended: Wed Sep 27 10:50:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506502216067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506502216067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506502216067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1506502216067 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1506502216188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1506502216908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506502216908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:50:16 2017 " "Processing started: Wed Sep 27 10:50:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506502216908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502216908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502216908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1506502216986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217088 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217119 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217314 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217314 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~62\|datad " "Node \"add_sub_0\|Add0~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~62\|combout " "Node \"add_sub_0\|Add0~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|temp~62\|dataa " "Node \"add_sub_0\|temp~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|temp~62\|combout " "Node \"add_sub_0\|temp~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217315 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~60\|datab " "Node \"add_sub_0\|Add0~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~60\|combout " "Node \"add_sub_0\|Add0~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[30\]~0\|datab " "Node \"add_sub_0\|r\[30\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[30\]~0\|combout " "Node \"add_sub_0\|r\[30\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217315 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~58\|dataa " "Node \"add_sub_0\|Add0~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~58\|combout " "Node \"add_sub_0\|Add0~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[29\]~1\|datac " "Node \"add_sub_0\|r\[29\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[29\]~1\|combout " "Node \"add_sub_0\|r\[29\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217315 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~56\|datab " "Node \"add_sub_0\|Add0~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~56\|combout " "Node \"add_sub_0\|Add0~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[28\]~2\|datab " "Node \"add_sub_0\|r\[28\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[28\]~2\|combout " "Node \"add_sub_0\|r\[28\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217315 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217315 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~54\|dataa " "Node \"add_sub_0\|Add0~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~54\|combout " "Node \"add_sub_0\|Add0~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[27\]~3\|datab " "Node \"add_sub_0\|r\[27\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[27\]~3\|combout " "Node \"add_sub_0\|r\[27\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217316 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~52\|dataa " "Node \"add_sub_0\|Add0~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~52\|combout " "Node \"add_sub_0\|Add0~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[26\]~4\|datad " "Node \"add_sub_0\|r\[26\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[26\]~4\|combout " "Node \"add_sub_0\|r\[26\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217316 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~50\|datab " "Node \"add_sub_0\|Add0~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~50\|combout " "Node \"add_sub_0\|Add0~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[25\]~5\|datac " "Node \"add_sub_0\|r\[25\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[25\]~5\|combout " "Node \"add_sub_0\|r\[25\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217316 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~48\|dataa " "Node \"add_sub_0\|Add0~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~48\|combout " "Node \"add_sub_0\|Add0~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[24\]~6\|dataa " "Node \"add_sub_0\|r\[24\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[24\]~6\|combout " "Node \"add_sub_0\|r\[24\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217316 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~46\|dataa " "Node \"add_sub_0\|Add0~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~46\|combout " "Node \"add_sub_0\|Add0~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[23\]~7\|datab " "Node \"add_sub_0\|r\[23\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[23\]~7\|combout " "Node \"add_sub_0\|r\[23\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217316 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~44\|dataa " "Node \"add_sub_0\|Add0~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~44\|combout " "Node \"add_sub_0\|Add0~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[22\]~8\|datac " "Node \"add_sub_0\|r\[22\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[22\]~8\|combout " "Node \"add_sub_0\|r\[22\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217316 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~42\|dataa " "Node \"add_sub_0\|Add0~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~42\|combout " "Node \"add_sub_0\|Add0~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[21\]~9\|dataa " "Node \"add_sub_0\|r\[21\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[21\]~9\|combout " "Node \"add_sub_0\|r\[21\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217316 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217316 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~40\|datab " "Node \"add_sub_0\|Add0~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~40\|combout " "Node \"add_sub_0\|Add0~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[20\]~10\|datad " "Node \"add_sub_0\|r\[20\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[20\]~10\|combout " "Node \"add_sub_0\|r\[20\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217317 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~38\|dataa " "Node \"add_sub_0\|Add0~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~38\|combout " "Node \"add_sub_0\|Add0~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[19\]~11\|datad " "Node \"add_sub_0\|r\[19\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[19\]~11\|combout " "Node \"add_sub_0\|r\[19\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217317 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~36\|dataa " "Node \"add_sub_0\|Add0~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~36\|combout " "Node \"add_sub_0\|Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[18\]~12\|datad " "Node \"add_sub_0\|r\[18\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[18\]~12\|combout " "Node \"add_sub_0\|r\[18\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217317 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~34\|datab " "Node \"add_sub_0\|Add0~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~34\|combout " "Node \"add_sub_0\|Add0~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[17\]~13\|datad " "Node \"add_sub_0\|r\[17\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[17\]~13\|combout " "Node \"add_sub_0\|r\[17\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217317 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~32\|datab " "Node \"add_sub_0\|Add0~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~32\|combout " "Node \"add_sub_0\|Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[16\]~14\|datac " "Node \"add_sub_0\|r\[16\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[16\]~14\|combout " "Node \"add_sub_0\|r\[16\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217317 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~30\|datab " "Node \"add_sub_0\|Add0~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~30\|combout " "Node \"add_sub_0\|Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[15\]~15\|datad " "Node \"add_sub_0\|r\[15\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[15\]~15\|combout " "Node \"add_sub_0\|r\[15\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217317 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~28\|datab " "Node \"add_sub_0\|Add0~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~28\|combout " "Node \"add_sub_0\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[14\]~16\|datab " "Node \"add_sub_0\|r\[14\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[14\]~16\|combout " "Node \"add_sub_0\|r\[14\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217317 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217317 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~26\|datab " "Node \"add_sub_0\|Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~26\|combout " "Node \"add_sub_0\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[13\]~17\|datad " "Node \"add_sub_0\|r\[13\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[13\]~17\|combout " "Node \"add_sub_0\|r\[13\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~24\|datab " "Node \"add_sub_0\|Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~24\|combout " "Node \"add_sub_0\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[12\]~18\|dataa " "Node \"add_sub_0\|r\[12\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[12\]~18\|combout " "Node \"add_sub_0\|r\[12\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~22\|datab " "Node \"add_sub_0\|Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~22\|combout " "Node \"add_sub_0\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[11\]~19\|datab " "Node \"add_sub_0\|r\[11\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[11\]~19\|combout " "Node \"add_sub_0\|r\[11\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~20\|dataa " "Node \"add_sub_0\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~20\|combout " "Node \"add_sub_0\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[10\]~20\|dataa " "Node \"add_sub_0\|r\[10\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[10\]~20\|combout " "Node \"add_sub_0\|r\[10\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~18\|datab " "Node \"add_sub_0\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~18\|combout " "Node \"add_sub_0\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[9\]~21\|datab " "Node \"add_sub_0\|r\[9\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[9\]~21\|combout " "Node \"add_sub_0\|r\[9\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~16\|datab " "Node \"add_sub_0\|Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~16\|combout " "Node \"add_sub_0\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[8\]~22\|datad " "Node \"add_sub_0\|r\[8\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[8\]~22\|combout " "Node \"add_sub_0\|r\[8\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~14\|datab " "Node \"add_sub_0\|Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~14\|combout " "Node \"add_sub_0\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[7\]~23\|datab " "Node \"add_sub_0\|r\[7\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[7\]~23\|combout " "Node \"add_sub_0\|r\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~12\|datab " "Node \"add_sub_0\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~12\|combout " "Node \"add_sub_0\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[6\]~24\|dataa " "Node \"add_sub_0\|r\[6\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[6\]~24\|combout " "Node \"add_sub_0\|r\[6\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217318 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217318 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~10\|datab " "Node \"add_sub_0\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~10\|combout " "Node \"add_sub_0\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[5\]~25\|datab " "Node \"add_sub_0\|r\[5\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[5\]~25\|combout " "Node \"add_sub_0\|r\[5\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217319 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~8\|dataa " "Node \"add_sub_0\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~8\|combout " "Node \"add_sub_0\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[4\]~26\|datad " "Node \"add_sub_0\|r\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[4\]~26\|combout " "Node \"add_sub_0\|r\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217319 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~6\|datab " "Node \"add_sub_0\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~6\|combout " "Node \"add_sub_0\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[3\]~27\|datac " "Node \"add_sub_0\|r\[3\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[3\]~27\|combout " "Node \"add_sub_0\|r\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217319 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~4\|datab " "Node \"add_sub_0\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~4\|combout " "Node \"add_sub_0\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[2\]~28\|datab " "Node \"add_sub_0\|r\[2\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[2\]~28\|combout " "Node \"add_sub_0\|r\[2\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217319 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~2\|dataa " "Node \"add_sub_0\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~2\|combout " "Node \"add_sub_0\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[1\]~29\|datad " "Node \"add_sub_0\|r\[1\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[1\]~29\|combout " "Node \"add_sub_0\|r\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217319 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~0\|datab " "Node \"add_sub_0\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~0\|combout " "Node \"add_sub_0\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[0\]~30\|datac " "Node \"add_sub_0\|r\[0\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[0\]~30\|combout " "Node \"add_sub_0\|r\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506502217319 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217319 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217320 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217321 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217321 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1506502217322 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506502217327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506502217333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217819 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217819 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217821 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217826 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506502217829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217902 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217902 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217903 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502217906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502218269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502218275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 165 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506502218306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 10:50:18 2017 " "Processing ended: Wed Sep 27 10:50:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506502218306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506502218306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506502218306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502218306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506502219193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506502219194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:50:19 2017 " "Processing started: Wed Sep 27 10:50:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506502219194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506502219194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1506502219194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_85c_slow.vho /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_85c_slow.vho in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_0c_slow.vho /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_0c_slow.vho in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_min_1200mv_0c_fast.vho /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU_min_1200mv_0c_fast.vho in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vho /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU.vho in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219670 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_85c_vhd_slow.sdo /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_85c_vhd_slow.sdo in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_6_1200mv_0c_vhd_slow.sdo /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU_6_1200mv_0c_vhd_slow.sdo in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219730 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_min_1200mv_0c_vhd_fast.sdo /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU_min_1200mv_0c_vhd_fast.sdo in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_vhd.sdo /home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/ simulation " "Generated file ALU_vhd.sdo in folder \"/home/guillaume/ArchOrd/Lab01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1506502219786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1312 " "Peak virtual memory: 1312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506502219817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 10:50:19 2017 " "Processing ended: Wed Sep 27 10:50:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506502219817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506502219817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506502219817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1506502219817 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 661 s " "Quartus Prime Full Compilation was successful. 0 errors, 661 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1506502219916 ""}
