#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 11 10:12:07 2021
# Process ID: 8708
# Current directory: F:/.vscode/Github/MIPS32_CPU/minisys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3192 F:\.vscode\Github\MIPS32_CPU\minisys\minisys.xpr
# Log file: F:/.vscode/Github/MIPS32_CPU/minisys/vivado.log
# Journal file: F:/.vscode/Github/MIPS32_CPU/minisys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/.vscode/Github/MIPS32_CPU/minisys/minisys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
ERROR: [VRFC 10-1412] syntax error near ¡ [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:28]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
ERROR: [VRFC 10-1412] syntax error near ¡ [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:28]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
INFO: [VRFC 10-2458] undeclared symbol IORead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
INFO: [VRFC 10-2458] undeclared symbol MemorIOtoReg, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:64]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:7]
ERROR: [VRFC 10-2109] no definition for port MemorIOtoReg [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:10]
ERROR: [VRFC 10-2109] no definition for port MemRead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:12]
ERROR: [VRFC 10-2109] no definition for port IORead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:14]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port MemtoReg is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:29]
ERROR: [VRFC 10-91] Alu_resultHish is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:60]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
remove_files -fileset sim_1 F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/control32_sim.v
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/control32_sim.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
INFO: [VRFC 10-2458] undeclared symbol IORead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
INFO: [VRFC 10-2458] undeclared symbol MemorIOtoReg, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:64]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:7]
ERROR: [VRFC 10-2109] no definition for port MemorIOtoReg [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:10]
ERROR: [VRFC 10-2109] no definition for port MemRead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:12]
ERROR: [VRFC 10-2109] no definition for port IORead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:14]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port MemtoReg is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:29]
ERROR: [VRFC 10-91] Alu_resultHish is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:60]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
INFO: [VRFC 10-2458] undeclared symbol IORead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
INFO: [VRFC 10-2458] undeclared symbol MemorIOtoReg, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:64]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:7]
ERROR: [VRFC 10-2109] no definition for port MemorIOtoReg [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:10]
ERROR: [VRFC 10-2109] no definition for port MemRead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:12]
ERROR: [VRFC 10-2109] no definition for port IORead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:14]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port MemtoReg is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:29]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:60]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
INFO: [VRFC 10-2458] undeclared symbol IORead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
INFO: [VRFC 10-2458] undeclared symbol MemorIOtoReg, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:64]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:7]
ERROR: [VRFC 10-2109] no definition for port MemorIOtoReg [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:10]
ERROR: [VRFC 10-2109] no definition for port MemRead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:12]
ERROR: [VRFC 10-2109] no definition for port IORead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:14]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port MemtoReg is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:29]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:60]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
set_property top control32 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
INFO: [VRFC 10-2458] undeclared symbol IORead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
INFO: [VRFC 10-2458] undeclared symbol MemorIOtoReg, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:64]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:7]
ERROR: [VRFC 10-2109] no definition for port MemorIOtoReg [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:10]
ERROR: [VRFC 10-2109] no definition for port MemRead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:12]
ERROR: [VRFC 10-2109] no definition for port IORead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:14]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port MemtoReg is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:29]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:60]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
INFO: [VRFC 10-2458] undeclared symbol IORead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
INFO: [VRFC 10-2458] undeclared symbol MemorIOtoReg, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:64]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:7]
ERROR: [VRFC 10-2109] no definition for port MemorIOtoReg [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:10]
ERROR: [VRFC 10-2109] no definition for port MemRead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:12]
ERROR: [VRFC 10-2109] no definition for port IORead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:14]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port MemtoReg is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:29]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:60]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:61]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
ERROR: [VRFC 10-91] Alu_resultHigh is not declared [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:62]
INFO: [VRFC 10-2458] undeclared symbol IORead, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:63]
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:64]
INFO: [VRFC 10-2458] undeclared symbol MemorIOtoReg, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:65]
ERROR: [VRFC 10-2109] no definition for port MemorIOtoReg [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:10]
ERROR: [VRFC 10-2109] no definition for port MemRead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:12]
ERROR: [VRFC 10-2109] no definition for port IORead [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:14]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port MemtoReg is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:30]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2458] undeclared symbol IOWrite, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:68]
ERROR: [VRFC 10-2109] no definition for port IOWrite [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:15]
ERROR: [VRFC 10-1241] port IOWrire is not defined [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:36]
ERROR: [VRFC 10-1040] module control32 ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v:3]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlIO32_sim_behav xil_defaultlib.ControlIO32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net Function_opcode is not permitted [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port Jrn [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlIO32_sim_behav xil_defaultlib.ControlIO32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net Function_opcode is not permitted [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port Jrn [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:61]
ERROR: [VRFC 10-1040] module ControlIO32_sim ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:23]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Function_opcode is not permitted, left-hand side should be reg/integer/time/genvar [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:61]
ERROR: [VRFC 10-1040] module ControlIO32_sim ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:23]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlIO32_sim_behav xil_defaultlib.ControlIO32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net Function_opcode is not permitted [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port Jrn [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
ERROR: [VRFC 10-1040] module ControlIO32_sim ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:23]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:46]
ERROR: [VRFC 10-1040] module ControlIO32_sim ignored due to previous errors [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v:23]
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlIO32_sim_behav xil_defaultlib.ControlIO32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.ControlIO32_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlIO32_sim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xsim.dir/ControlIO32_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 11 11:19:56 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlIO32_sim_behav -key {Behavioral:sim_1:Functional:ControlIO32_sim} -tclbatch {ControlIO32_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source ControlIO32_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlIO32_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name cpuclk
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_run -jobs 4 cpuclk_synth_1
[Sun Jul 11 11:25:19 2021] Launched cpuclk_synth_1...
Run output will be captured here: F:/.vscode/Github/MIPS32_CPU/minisys/minisys.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ControlIO32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ControlIO32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/classfiles/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ControlIO32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlIO32_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlIO32_sim_behav xil_defaultlib.ControlIO32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.ControlIO32_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlIO32_sim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xsim.dir/ControlIO32_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 11 11:26:39 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlIO32_sim_behav -key {Behavioral:sim_1:Functional:ControlIO32_sim} -tclbatch {ControlIO32_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source ControlIO32_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlIO32_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top cpuclk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in1_cpuclk, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out1_cpuclk, assumed default net type wire [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/xsim.dir/cpuclk_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 11 11:27:17 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 982.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name prgrom
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_run -jobs 4 prgrom_synth_1
[Sun Jul 11 11:34:41 2021] Launched prgrom_synth_1...
Run output will be captured here: F:/.vscode/Github/MIPS32_CPU/minisys/minisys.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgmip32.coe' provided. It will be converted relative to IP Instance files 'prgmip32.coe'
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
reset_run prgrom_synth_1
launch_run -jobs 4 prgrom_synth_1
[Sun Jul 11 11:54:31 2021] Launched prgrom_synth_1...
Run output will be captured here: F:/.vscode/Github/MIPS32_CPU/minisys/minisys.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property top ifetc32_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ifetc32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/prgmip32.coe'
INFO: [USF-XSim-25] Exported 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ifetc32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ifetc32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ifetc32_sim_behav xil_defaultlib.ifetc32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Ifetc32> not found while processing module instance <Uifetch> [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ifetc32_sim.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ifetc32_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/prgmip32.coe'
INFO: [USF-XSim-25] Exported 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj ifetc32_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ifetc32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c180edc3119f49e5a7693aeac972597b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ifetc32_sim_behav xil_defaultlib.ifetc32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Ifetc32> not found while processing module instance <Uifetch> [F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/ifetc32_sim.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/elaborate.log' file for more information.
remove_files -fileset prgrom f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci
INFO: [Project 1-386] Moving file 'f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
file delete -force f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/ip/prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts/prgrom
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name prgrom
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_run -jobs 4 prgrom_synth_1
[Sun Jul 11 12:16:18 2021] Launched prgrom_synth_1...
Run output will be captured here: F:/.vscode/Github/MIPS32_CPU/minisys/minisys.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/.vscode/Github/MIPS32_CPU/minisys/minisys.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 11 12:19:13 2021...
open_project F:/.vscode/Github/MIPS32_CPU/minisys/minisys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
remove_files -fileset prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci
INFO: [Project 1-386] Moving file 'F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/ip/prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts/prgrom
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name prgrom
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_run -jobs 4 prgrom_synth_1
[Sun Jul 11 12:58:58 2021] Launched prgrom_synth_1...
Run output will be captured here: F:/.vscode/Github/MIPS32_CPU/minisys/minisys.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {true}] [get_ips prgrom]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
reset_run prgrom_synth_1
launch_run -jobs 4 prgrom_synth_1
[Sun Jul 11 16:10:54 2021] Launched prgrom_synth_1...
Run output will be captured here: F:/.vscode/Github/MIPS32_CPU/minisys/minisys.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips prgrom]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
reset_run prgrom_synth_1
launch_run -jobs 4 prgrom_synth_1
[Sun Jul 11 16:15:24 2021] Launched prgrom_synth_1...
Run output will be captured here: F:/.vscode/Github/MIPS32_CPU/minisys/minisys.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
remove_files -fileset prgrom f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci
INFO: [Project 1-386] Moving file 'f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
file delete -force f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/ip/prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts/prgrom
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 11 16:20:03 2021...
