irq_set_chip_and_handler	,	F_39
parent	,	V_68
idu_irq_mask	,	F_21
virq	,	V_62
hwirq	,	V_38
__mcip_cmd	,	F_8
READ_BCR	,	F_15
raw_spin_unlock_irqrestore	,	F_10
"IDU "	,	L_3
cpu_online_mask	,	V_46
irq_desc	,	V_52
smp_cpuinfo_buf	,	V_17
irq_domain	,	V_54
cpuinfo_arc700	,	V_24
unlikely	,	F_4
mcip_bcr	,	V_14
ipi	,	V_20
lvl	,	V_31
CMD_IDU_SET_MODE	,	V_37
mcip_idu_bcr_to_nr_irqs	,	F_43
CMD_IDU_SET_DEST	,	V_30
mcip_idu_bcr	,	V_72
CMD_INTRPT_CHECK_SOURCE	,	V_12
idu_irq_map	,	F_38
panic	,	F_42
smp_ipi_irq_setup	,	F_2
IDU_M_DISTRI_RR	,	V_49
domain	,	V_69
force	,	V_42
"IDU not detected, but DeviceTree using it"	,	L_6
chained_irq_enter	,	F_34
word	,	V_33
distr	,	V_32
irq_data	,	V_40
extn	,	V_25
irq_desc_get_irq_data	,	F_33
nr_irqs	,	V_70
destination_bits	,	V_44
flags	,	V_4
cpumask_t	,	T_2
IRQ_SET_MASK_OK	,	V_51
handle_level_irq	,	V_64
IS_AVAIL1	,	F_16
device_node	,	V_66
ARC_REG_MCIP_READBACK	,	V_8
idu_of_init	,	F_41
irq_hw_number_t	,	T_1
"MCIP: IDU supports %u common irqs\n"	,	L_7
mcip_setup_per_cpu	,	F_1
idu_cascade_isr	,	F_29
cpumask	,	V_41
gfrc	,	V_23
core_hwirq	,	V_58
c	,	V_11
d	,	V_61
mcip_ipi_clear	,	F_11
intc	,	V_67
pr_info	,	F_44
irq	,	V_10
i	,	V_71
arc_softirq_trigger	,	F_6
CMD_INTRPT_GENERATE_ACK	,	V_13
fls	,	F_27
EINVAL	,	V_47
IDU_M_DISTRI_DEST	,	V_48
__init	,	T_3
idu_hwirq	,	V_59
idu_irq_ops	,	V_75
CMD_IDU_SET_MASK	,	V_39
"Extn [SMP]\t: ARConnect (v%d): %d cores with %s%s%s%s\n"	,	L_1
"DEBUG "	,	L_4
data	,	V_36
CMD_INTRPT_GENERATE_IRQ	,	V_9
IRQ_MOVE_PCNTXT	,	V_65
"IPI "	,	L_2
core_chip	,	V_57
pad	,	V_34
CMD_DEBUG_SET_SELECT	,	V_26
CMD_INTRPT_READ_STATUS	,	V_7
distribution_mode	,	V_45
mcip_probe_n_setup	,	F_14
ver	,	V_18
mp	,	V_15
irq_set_chained_handler_and_data	,	F_48
irq_domain_add_linear	,	F_45
num_cores	,	V_19
dbg	,	V_22
cpu	,	V_1
cmn_irq	,	V_28
irq_create_mapping	,	F_46
raw_smp_processor_id	,	F_5
ffs	,	F_26
irq_desc_get_chip	,	F_31
__ffs	,	F_13
raw_spin_lock_irqsave	,	F_7
generic_handle_irq	,	F_35
idu	,	V_21
idu_irq_set_affinity	,	F_23
desc	,	V_53
cpu_mask	,	V_29
idu_set_mode	,	F_19
idu_domain	,	V_55
chained_irq_exit	,	F_37
mcip_ipi_send	,	F_3
idu_set_dest	,	F_18
idu_irq_mask_raw	,	F_20
__mcip_cmd_data	,	F_17
irq_set_status_flags	,	F_40
BUG_ON	,	F_47
IDU_M_TRIG_LEVEL	,	V_50
pad2	,	V_35
FIRST_EXT_IRQ	,	V_60
IPI_IRQ	,	V_2
read_aux_reg	,	F_9
irqd_to_hwirq	,	F_32
ipi_was_pending	,	V_5
irq_find_mapping	,	F_36
irq_chip	,	V_56
mcip_lock	,	V_6
cpumask_bits	,	F_25
arc_softirq_clear	,	F_12
idu_irq_enable	,	F_28
CMD_DEBUG_SET_MASK	,	V_27
ARC_REG_MCIP_BCR	,	V_16
idu_irq_unmask	,	F_22
cpumask_and	,	F_24
idu_irq_chip	,	V_63
CMD_IDU_ENABLE	,	V_76
SOFTIRQ_IRQ	,	V_3
online	,	V_43
ARC_REG_MCIP_IDU_BCR	,	V_74
idu_bcr	,	V_73
"GFRC"	,	L_5
irq_desc_get_handler_data	,	F_30
