

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Wed Dec 23 23:16:21 2020

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F46K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46K42 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ANSELB	set	14928
    48  0000                     _PORTB	set	16331
    49  0000                     _TRISB	set	16323
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  00FFA8                     __pcinit:
    55                           	callstack 0
    56  00FFA8                     start_initialization:
    57                           	callstack 0
    58  00FFA8                     __initialization:
    59                           	callstack 0
    60  00FFA8                     end_of_initialization:
    61                           	callstack 0
    62  00FFA8                     __end_of__initialization:
    63                           	callstack 0
    64  00FFA8  0100               	movlb	0
    65  00FFAA  EFD7  F07F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74  000003                     main@J:
    75                           	callstack 0
    76                           
    77                           ; 1 bytes @ 0x2
    78  000003                     	ds	1
    79                           
    80 ;;
    81 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    82 ;;
    83 ;; *************** function _main *****************
    84 ;; Defined at:
    85 ;;		line 20 in file "Chasing_LEDs.c"
    86 ;; Parameters:    Size  Location     Type
    87 ;;		None
    88 ;; Auto vars:     Size  Location     Type
    89 ;;  J               1    2[COMRAM] unsigned char 
    90 ;; Return value:  Size  Location     Type
    91 ;;                  1    wreg      void 
    92 ;; Registers used:
    93 ;;		wreg, status,2, status,0
    94 ;; Tracked objects:
    95 ;;		On entry : 0/0
    96 ;;		On exit  : 0/0
    97 ;;		Unchanged: 0/0
    98 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    99 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   100 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   101 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   102 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   103 ;;Total ram usage:        3 bytes
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  00FFAE                     __ptext0:
   113                           	callstack 0
   114  00FFAE                     _main:
   115                           	callstack 31
   116  00FFAE                     
   117                           ;Chasing_LEDs.c: 23:     unsigned char J = 1;
   118  00FFAE  0E01               	movlw	1
   119  00FFB0  6E03               	movwf	main@J^0,c
   120                           
   121                           ;Chasing_LEDs.c: 25:     ANSELB = 0xF0;
   122  00FFB2  0EF0               	movlw	240
   123  00FFB4  013A               	movlb	58	; () banked
   124  00FFB6  6F50               	movwf	80,b	;volatile
   125                           
   126                           ;Chasing_LEDs.c: 26:     TRISB = 0xF0;
   127  00FFB8  0EF0               	movlw	240
   128  00FFBA  6EC3               	movwf	195,c	;volatile
   129  00FFBC                     l694:
   130                           
   131                           ;Chasing_LEDs.c: 29:     {;Chasing_LEDs.c: 30:         PORTB = J;
   132  00FFBC  0060  F00F  FFCB   	movff	main@J,16331	;volatile
   133  00FFC2                     
   134                           ;Chasing_LEDs.c: 31:         _delay((unsigned long)((500)*(8000000/4000.0)));
   135  00FFC2  0E06               	movlw	6
   136  00FFC4  6E02               	movwf	(??_main+1)^0,c
   137  00FFC6  0E13               	movlw	19
   138  00FFC8  6E01               	movwf	??_main^0,c
   139  00FFCA  0EAE               	movlw	174
   140  00FFCC                     u27:
   141  00FFCC  2EE8               	decfsz	wreg,f,c
   142  00FFCE  D7FE               	bra	u27
   143  00FFD0  2E01               	decfsz	??_main^0,f,c
   144  00FFD2  D7FC               	bra	u27
   145  00FFD4  2E02               	decfsz	(??_main+1)^0,f,c
   146  00FFD6  D7FA               	bra	u27
   147  00FFD8                     
   148                           ;Chasing_LEDs.c: 32:         J = J << 1;
   149  00FFD8  5003               	movf	main@J^0,w,c
   150  00FFDA  2403               	addwf	main@J^0,w,c
   151  00FFDC  6E03               	movwf	main@J^0,c
   152  00FFDE                     
   153                           ;Chasing_LEDs.c: 34:         if(J == 16) J = 1;
   154  00FFDE  0E10               	movlw	16
   155  00FFE0  1803               	xorwf	main@J^0,w,c
   156  00FFE2  A4D8               	btfss	status,2,c
   157  00FFE4  EFF6  F07F         	goto	u11
   158  00FFE8  EFF8  F07F         	goto	u10
   159  00FFEC                     u11:
   160  00FFEC  EFDE  F07F         	goto	l694
   161  00FFF0                     u10:
   162  00FFF0  0E01               	movlw	1
   163  00FFF2  6E03               	movwf	main@J^0,c
   164  00FFF4  EFDE  F07F         	goto	l694
   165  00FFF8  EFFE  F07F         	goto	start
   166  00FFFC                     __end_of_main:
   167                           	callstack 0
   168  0000                     
   169                           	psect	rparam
   170  0000                     
   171                           	psect	idloc
   172                           
   173                           ;Config register IDLOC0 @ 0x200000
   174                           ;	unspecified, using default values
   175  200000                     	org	2097152
   176  200000  0FFF               	dw	4095
   177                           
   178                           ;Config register IDLOC1 @ 0x200002
   179                           ;	unspecified, using default values
   180  200002                     	org	2097154
   181  200002  0FFF               	dw	4095
   182                           
   183                           ;Config register IDLOC2 @ 0x200004
   184                           ;	unspecified, using default values
   185  200004                     	org	2097156
   186  200004  0FFF               	dw	4095
   187                           
   188                           ;Config register IDLOC3 @ 0x200006
   189                           ;	unspecified, using default values
   190  200006                     	org	2097158
   191  200006  0FFF               	dw	4095
   192                           
   193                           ;Config register IDLOC4 @ 0x200008
   194                           ;	unspecified, using default values
   195  200008                     	org	2097160
   196  200008  0FFF               	dw	4095
   197                           
   198                           ;Config register IDLOC5 @ 0x20000A
   199                           ;	unspecified, using default values
   200  20000A                     	org	2097162
   201  20000A  0FFF               	dw	4095
   202                           
   203                           ;Config register IDLOC6 @ 0x20000C
   204                           ;	unspecified, using default values
   205  20000C                     	org	2097164
   206  20000C  0FFF               	dw	4095
   207                           
   208                           ;Config register IDLOC7 @ 0x20000E
   209                           ;	unspecified, using default values
   210  20000E                     	org	2097166
   211  20000E  0FFF               	dw	4095
   212                           
   213                           	psect	config
   214                           
   215                           ;Config register CONFIG1L @ 0x300000
   216                           ;	External Oscillator Selection
   217                           ;	FEXTOSC = HS, HS (crystal oscillator) above 8 MHz; PFM set to high power
   218                           ;	Reset Oscillator Selection
   219                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   220  300000                     	org	3145728
   221  300000  FA                 	db	250
   222                           
   223                           ;Config register CONFIG1H @ 0x300001
   224                           ;	Clock out Enable bit
   225                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   226                           ;	PRLOCKED One-Way Set Enable bit
   227                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   228                           ;	Clock Switch Enable bit
   229                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   230                           ;	Fail-Safe Clock Monitor Enable bit
   231                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   232  300001                     	org	3145729
   233  300001  DF                 	db	223
   234                           
   235                           ;Config register CONFIG2L @ 0x300002
   236                           ;	MCLR Enable bit
   237                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   238                           ;	Power-up timer selection bits
   239                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   240                           ;	Multi-vector enable bit
   241                           ;	MVECEN = OFF, Interrupt contoller does not use vector table to prioritze interrupts
   242                           ;	IVTLOCK bit One-way set enable bit
   243                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   244                           ;	Low Power BOR Enable bit
   245                           ;	LPBOREN = OFF, ULPBOR disabled
   246                           ;	Brown-out Reset Enable bits
   247                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   248  300002                     	org	3145730
   249  300002  F7                 	db	247
   250                           
   251                           ;Config register CONFIG2H @ 0x300003
   252                           ;	Brown-out Reset Voltage Selection bits
   253                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   254                           ;	ZCD Disable bit
   255                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   256                           ;	PPSLOCK bit One-Way Set Enable bit
   257                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   258                           ;	Stack Full/Underflow Reset Enable bit
   259                           ;	STVREN = ON, Stack full/underflow will cause Reset
   260                           ;	Debugger Enable bit
   261                           ;	DEBUG = OFF, Background debugger disabled
   262                           ;	Extended Instruction Set Enable bit
   263                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   264  300003                     	org	3145731
   265  300003  FF                 	db	255
   266                           
   267                           ;Config register CONFIG3L @ 0x300004
   268                           ;	WDT Period selection bits
   269                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   270                           ;	WDT operating mode
   271                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   272  300004                     	org	3145732
   273  300004  9F                 	db	159
   274                           
   275                           ;Config register CONFIG3H @ 0x300005
   276                           ;	WDT Window Select bits
   277                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   278                           ;	WDT input clock selector
   279                           ;	WDTCCS = SC, Software Control
   280  300005                     	org	3145733
   281  300005  FF                 	db	255
   282                           
   283                           ;Config register CONFIG4L @ 0x300006
   284                           ;	Boot Block Size selection bits
   285                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   286                           ;	Boot Block enable bit
   287                           ;	BBEN = OFF, Boot block disabled
   288                           ;	Storage Area Flash enable bit
   289                           ;	SAFEN = OFF, SAF disabled
   290                           ;	Application Block write protection bit
   291                           ;	WRTAPP = OFF, Application Block not write protected
   292  300006                     	org	3145734
   293  300006  FF                 	db	255
   294                           
   295                           ;Config register CONFIG4H @ 0x300007
   296                           ;	Configuration Register Write Protection bit
   297                           ;	WRTB = OFF, Configuration registers (300000-30000Bh) not write-protected
   298                           ;	Boot Block Write Protection bit
   299                           ;	WRTC = OFF, Boot Block (000000-0007FFh) not write-protected
   300                           ;	Data EEPROM Write Protection bit
   301                           ;	WRTD = OFF, Data EEPROM not write-protected
   302                           ;	SAF Write protection bit
   303                           ;	WRTSAF = OFF, SAF not Write Protected
   304                           ;	Low Voltage Programming Enable bit
   305                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   306  300007                     	org	3145735
   307  300007  FF                 	db	255
   308                           
   309                           ;Config register CONFIG5L @ 0x300008
   310                           ;	PFM and Data EEPROM Code Protection bit
   311                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   312  300008                     	org	3145736
   313  300008  FF                 	db	255
   314                           
   315                           ;Config register CONFIG5H @ 0x300009
   316                           ;	unspecified, using default values
   317  300009                     	org	3145737
   318  300009  FF                 	db	255
   319                           tosu	equ	0x3FFF
   320                           tosh	equ	0x3FFE
   321                           tosl	equ	0x3FFD
   322                           stkptr	equ	0x3FFC
   323                           pclatu	equ	0x3FFB
   324                           pclath	equ	0x3FFA
   325                           pcl	equ	0x3FF9
   326                           tblptru	equ	0x3FF8
   327                           tblptrh	equ	0x3FF7
   328                           tblptrl	equ	0x3FF6
   329                           tablat	equ	0x3FF5
   330                           prodh	equ	0x3FF4
   331                           prodl	equ	0x3FF3
   332                           indf0	equ	0x3FEF
   333                           postinc0	equ	0x3FEE
   334                           postdec0	equ	0x3FED
   335                           preinc0	equ	0x3FEC
   336                           plusw0	equ	0x3FEB
   337                           fsr0h	equ	0x3FEA
   338                           fsr0l	equ	0x3FE9
   339                           wreg	equ	0x3FE8
   340                           indf1	equ	0x3FE7
   341                           postinc1	equ	0x3FE6
   342                           postdec1	equ	0x3FE5
   343                           preinc1	equ	0x3FE4
   344                           plusw1	equ	0x3FE3
   345                           fsr1h	equ	0x3FE2
   346                           fsr1l	equ	0x3FE1
   347                           bsr	equ	0x3FE0
   348                           indf2	equ	0x3FDF
   349                           postinc2	equ	0x3FDE
   350                           postdec2	equ	0x3FDD
   351                           preinc2	equ	0x3FDC
   352                           plusw2	equ	0x3FDB
   353                           fsr2h	equ	0x3FDA
   354                           fsr2l	equ	0x3FD9
   355                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      3       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      45
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      3       3       1        3.2%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BANK10             100      0       0      24        0.0%
BANK11             100      0       0      25        0.0%
BANK12             100      0       0      26        0.0%
BANK13             100      0       0      27        0.0%
BITBANK14          100      0       0      28        0.0%
BANK14             100      0       0      29        0.0%
BITBANK15          100      0       0      30        0.0%
BANK15             100      0       0      31        0.0%
ABS                  0      0       0      32        0.0%
BITBANK10          100      0       0      33        0.0%
BITBANK11          100      0       0      34        0.0%
BITBANK12          100      0       0      35        0.0%
BITBANK13          100      0       0      36        0.0%
BIGRAM             FFF      0       0      37        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Wed Dec 23 23:16:21 2020

                     u10 FFF0                       u11 FFEC                       u27 FFCC  
                    l700 FFDE                      l702 FFF0                      l692 FFAE  
                    l694 FFBC                      l696 FFC2                      l698 FFD8  
                    wreg 003FE8                     _main FFAE                     start FFFC  
           ___param_bank 000000                    ?_main 0001                    _PORTB 003FCB  
                  _TRISB 003FC3                    main@J 0003                    status 003FD8  
        __initialization FFA8             __end_of_main FFFC                   ??_main 0001  
          __activetblptr 000000                   _ANSELB 003A50               __accesstop 0060  
__end_of__initialization FFA8            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFA8  
                __ramtop 1000                  __ptext0 FFAE     end_of_initialization FFA8  
    start_initialization FFA8                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 004E  
