#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov  1 00:32:48 2024
# Process ID: 9228
# Current directory: D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15868 D:\EMIMEP\BILBAO\Semestre\Hardware Software\Oscar mata\Proyecto\project\project.xpr
# Log file: D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/vivado.log
# Journal file: D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project\vivado.jou
# Running On: Jorch, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 25064 MB
#-----------------------------------------------------------
start_gui
open_project {D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/D.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/B.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1444.422 ; gain = 250.676
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd} w ]
add_files {{D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd}}
update_compile_order -fileset sources_1
close [ open {D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd} w ]
add_files {{D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd}}
update_compile_order -fileset sources_1
set_property top selection [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/selection_tb.vhd} w ]
add_files -fileset sim_1 {{D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/selection_tb.vhd}}
update_compile_order -fileset sim_1
set_property top selection_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'selection_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'selection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj selection_tb_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'selection'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/selection_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'selection_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.selection [selection_default]
Compiling architecture behavioral of entity xil_defaultlib.selection_tb
Built simulation snapshot selection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "selection_tb_behav -key {Behavioral:sim_1:Functional:selection_tb} -tclbatch {selection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source selection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'selection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1530.855 ; gain = 32.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'selection_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'selection_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj selection_tb_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'selection'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot selection_tb_behav xil_defaultlib.selection_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavior of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.selection [selection_default]
Compiling architecture behavioral of entity xil_defaultlib.selection_tb
Built simulation snapshot selection_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "selection_tb_behav -key {Behavioral:sim_1:Functional:selection_tb} -tclbatch {selection_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source selection_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'selection_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2593.594 ; gain = 0.000
set_property top top_main [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/top_main_tb.vhd} w ]
add_files -fileset sim_1 {{D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/top_main_tb.vhd}}
update_compile_order -fileset sim_1
set_property top top_main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_main_tb_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_circuitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab2_circuitA'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2_to_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/top_main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_main_tb_behav xil_defaultlib.top_main_tb -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_main_tb_behav xil_defaultlib.top_main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavior of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.selection [selection_default]
Compiling architecture behavior of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavior of entity xil_defaultlib.lab2_circuitA [lab2_circuita_default]
Compiling architecture behavior of entity xil_defaultlib.mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.top_main [top_main_default]
Compiling architecture behavioral of entity xil_defaultlib.top_main_tb
Built simulation snapshot top_main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_main_tb_behav -key {Behavioral:sim_1:Functional:top_main_tb} -tclbatch {top_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.594 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_main_tb_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/bcdto7segment.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'predisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/top_main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_main_tb_behav xil_defaultlib.top_main_tb -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_main_tb_behav xil_defaultlib.top_main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavior of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.selection [selection_default]
Compiling architecture behavior of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavior of entity xil_defaultlib.lab2_circuitA [lab2_circuita_default]
Compiling architecture behavior of entity xil_defaultlib.mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.predisplay [predisplay_default]
Compiling architecture behavior of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.top_main [top_main_default]
Compiling architecture behavioral of entity xil_defaultlib.top_main_tb
Built simulation snapshot top_main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_main_tb_behav -key {Behavioral:sim_1:Functional:top_main_tb} -tclbatch {top_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_main_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_main_tb_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'predisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sim_1/new/top_main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_main_tb_behav xil_defaultlib.top_main_tb -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_main_tb_behav xil_defaultlib.top_main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavior of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.selection [selection_default]
Compiling architecture behavior of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavior of entity xil_defaultlib.lab2_circuitA [lab2_circuita_default]
Compiling architecture behavior of entity xil_defaultlib.mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.predisplay [predisplay_default]
Compiling architecture behavior of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.top_main [top_main_default]
Compiling architecture behavioral of entity xil_defaultlib.top_main_tb
Built simulation snapshot top_main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_main_tb_behav -key {Behavioral:sim_1:Functional:top_main_tb} -tclbatch {top_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.594 ; gain = 0.000
synth_design -top top_main -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top_main -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2593.594 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'top_main' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:15]
INFO: [Synth 8-3491] module 'selection' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:4' bound to instance 'U1' of component 'selection' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:61]
INFO: [Synth 8-638] synthesizing module 'selection' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:14]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:11' bound to instance 'COMP2_ADDER' of component 'adder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:40]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:21]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F0' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:35]
INFO: [Synth 8-638] synthesizing module 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (1#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:21]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F1' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:43]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F2' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:51]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F3' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'selection' (3#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:14]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:11' bound to instance 'U2' of component 'adder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:70]
INFO: [Synth 8-3491] module 'predisplay' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:11' bound to instance 'U3' of component 'predisplay' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:79]
INFO: [Synth 8-638] synthesizing module 'predisplay' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:19]
INFO: [Synth 8-3491] module 'comparator' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/comparator.vhd:11' bound to instance 'U1' of component 'comparator' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:50]
INFO: [Synth 8-638] synthesizing module 'comparator' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/comparator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'comparator' (4#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/comparator.vhd:18]
INFO: [Synth 8-3491] module 'lab2_circuitA' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_circuitA.vhd:11' bound to instance 'U2' of component 'lab2_circuitA' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'lab2_circuitA' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_circuitA.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'lab2_circuitA' (5#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_circuitA.vhd:18]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U3' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mux_2_to_1' (6#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:20]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U4' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:67]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U5' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:74]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U6' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'predisplay' (7#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:19]
INFO: [Synth 8-3491] module 'display' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/bcdto7segment.vhd:11' bound to instance 'U4' of component 'display' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:86]
INFO: [Synth 8-638] synthesizing module 'display' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/bcdto7segment.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'display' (8#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/bcdto7segment.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_main' (9#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2593.594 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov  1 15:17:10 2024
| Host         : Jorch running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 1            | 0        |
| ASSIGN-6 | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'm_int' are not set. First unset bit index is 0. 
RTL Name 'm_int', Hierarchy 'predisplay', File 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'unused_cout' was assigned but not read. 
RTL Name 'unused_cout', Hierarchy 'selection', File 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd', Line 29.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'adder_cout' was assigned but not read. 
RTL Name 'adder_cout', Hierarchy 'top_main', File 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd', Line 56.
INFO: [Synth 37-85] Total of 3 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2593.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2593.594 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.594 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2593.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_main' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:15]
INFO: [Synth 8-3491] module 'selection' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:4' bound to instance 'U1' of component 'selection' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:61]
INFO: [Synth 8-638] synthesizing module 'selection' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:14]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:11' bound to instance 'COMP2_ADDER' of component 'adder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:40]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:21]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F0' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:35]
INFO: [Synth 8-638] synthesizing module 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:21]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F1' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:43]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F2' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:51]
INFO: [Synth 8-3491] module 'fulladder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/fulladder.vhd:11' bound to instance 'F3' of component 'fulladder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'selection' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/selection.vhd:14]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/adder4bits.vhd:11' bound to instance 'U2' of component 'adder' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:70]
INFO: [Synth 8-3491] module 'predisplay' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:11' bound to instance 'U3' of component 'predisplay' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:79]
INFO: [Synth 8-638] synthesizing module 'predisplay' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:19]
INFO: [Synth 8-3491] module 'comparator' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/comparator.vhd:11' bound to instance 'U1' of component 'comparator' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:50]
INFO: [Synth 8-638] synthesizing module 'comparator' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/comparator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'comparator' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/comparator.vhd:18]
INFO: [Synth 8-3491] module 'lab2_circuitA' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_circuitA.vhd:11' bound to instance 'U2' of component 'lab2_circuitA' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'lab2_circuitA' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_circuitA.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'lab2_circuitA' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_circuitA.vhd:18]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U3' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mux_2_to_1' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:20]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U4' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:67]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U5' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:74]
INFO: [Synth 8-3491] module 'mux_2_to_1' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/mux_2_to_1.vhd:11' bound to instance 'U6' of component 'mux_2_to_1' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'predisplay' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/lab2_2_1_partA.vhd:19]
INFO: [Synth 8-3491] module 'display' declared at 'D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/bcdto7segment.vhd:11' bound to instance 'U4' of component 'display' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:86]
INFO: [Synth 8-638] synthesizing module 'display' [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/bcdto7segment.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'display' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/imports/Downloads/bcdto7segment.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_main' (0#1) [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/top_main.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.594 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2593.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.016 ; gain = 0.422
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2594.016 ; gain = 0.422
add_files -fileset constrs_1 -norecurse C:/Users/jorch/Downloads/Nexys4DDR_Master.xdc
import_files -fileset constrs_1 C:/Users/jorch/Downloads/Nexys4DDR_Master.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'v[0]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'v[1]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'v[2]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'v[3]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg0[0]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg0[1]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg0[2]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg0[3]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg0[4]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg0[5]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg0[6]'. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

export_ip_user_files -of_objects  [get_files {{D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/B.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/EMIMEP/BILBAO/Semestre/Hardware Software/Oscar mata/Proyecto/project/project.srcs/sources_1/new/B.vhd}}
