0.7
v2020.3.0
Apr  7 2021
05:52:48
D:/111up/Digital_system_design/HW/HW2/HW2_1/HW2_1.sim/sim_1/behav/xsim/glbl.v,1617756343,verilog,,,,glbl,,,,,,,,
D:/111up/Digital_system_design/HW/HW2/HW2_1/HW2_1.srcs/sim_1/new/t_HW2_BDC_to_Binary_Converter.v,1668681646,verilog,,,,t_HW2_BDC_to_Binary_Converter,,,,,,,,
D:/111up/Digital_system_design/HW/HW2/HW2_1/HW2_1.srcs/sources_1/new/HW2_BCD_to_Binary_Converter.v,1668671599,verilog,,D:/111up/Digital_system_design/HW/HW2/HW2_1/HW2_1.srcs/sim_1/new/t_HW2_BDC_to_Binary_Converter.v,,HW2_BCD_to_Binary_Converter,,,,,,,,
