{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1543266597074 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Arquitectura_v1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Arquitectura_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543266597090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543266597106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543266597106 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a0 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a7 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a6 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a5 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a4 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a3 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a2 " "Atom \"Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1543266597153 "|Arquitectura_v1|Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1543266597153 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543266597309 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543266597324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543266597668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543266597668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543266597668 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543266597668 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 1564 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543266597668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 1565 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543266597668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 1566 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543266597668 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543266597668 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543266597668 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 139 " "No exact pin location assignment(s) for 100 pins of 139 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[0\] " "Pin PCCONT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[1\] " "Pin PCCONT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[2\] " "Pin PCCONT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[3\] " "Pin PCCONT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[4\] " "Pin PCCONT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[4] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[5\] " "Pin PCCONT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[5] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[6\] " "Pin PCCONT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[6] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCCONT\[7\] " "Pin PCCONT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCCONT[7] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCCONT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[0\] " "Pin ROMI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[1\] " "Pin ROMI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[2\] " "Pin ROMI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[3\] " "Pin ROMI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[4\] " "Pin ROMI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[4] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[5\] " "Pin ROMI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[5] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[6\] " "Pin ROMI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[6] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[7\] " "Pin ROMI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[7] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[8\] " "Pin ROMI\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[8] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[9\] " "Pin ROMI\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[9] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[10\] " "Pin ROMI\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[10] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[11\] " "Pin ROMI\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[11] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[12\] " "Pin ROMI\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[12] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[13\] " "Pin ROMI\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[13] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[14\] " "Pin ROMI\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[14] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[15\] " "Pin ROMI\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[15] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[16\] " "Pin ROMI\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[16] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[17\] " "Pin ROMI\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[17] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[18\] " "Pin ROMI\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[18] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMI\[19\] " "Pin ROMI\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ROMI[19] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROMI[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[0\] " "Pin ESTA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[1\] " "Pin ESTA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[2\] " "Pin ESTA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[3\] " "Pin ESTA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[4\] " "Pin ESTA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[4] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[5\] " "Pin ESTA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[5] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[6\] " "Pin ESTA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[6] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[7\] " "Pin ESTA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[7] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[8\] " "Pin ESTA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[8] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[9\] " "Pin ESTA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[9] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[10\] " "Pin ESTA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[10] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[11\] " "Pin ESTA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[11] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[12\] " "Pin ESTA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[12] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[13\] " "Pin ESTA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[13] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[14\] " "Pin ESTA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[14] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[15\] " "Pin ESTA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[15] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[16\] " "Pin ESTA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[16] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[17\] " "Pin ESTA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[17] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[18\] " "Pin ESTA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[18] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[19\] " "Pin ESTA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[19] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[20\] " "Pin ESTA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[20] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[21\] " "Pin ESTA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[21] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[22\] " "Pin ESTA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[22] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[23\] " "Pin ESTA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[23] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[24\] " "Pin ESTA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[24] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[25\] " "Pin ESTA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[25] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[26\] " "Pin ESTA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[26] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[27\] " "Pin ESTA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[27] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[28\] " "Pin ESTA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[28] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[29\] " "Pin ESTA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[29] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[30\] " "Pin ESTA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[30] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ESTA\[31\] " "Pin ESTA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ESTA[31] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODEACT\[0\] " "Pin OPCODEACT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OPCODEACT[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODEACT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODEACT\[1\] " "Pin OPCODEACT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OPCODEACT[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODEACT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODEACT\[2\] " "Pin OPCODEACT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OPCODEACT[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODEACT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCODEACT\[3\] " "Pin OPCODEACT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OPCODEACT[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPCODEACT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[0\] " "Pin RD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[1\] " "Pin RD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[2\] " "Pin RD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[3\] " "Pin RD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[0\] " "Pin RS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RS[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[1\] " "Pin RS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RS[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[2\] " "Pin RS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RS[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS\[3\] " "Pin RS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RS[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[0\] " "Pin RT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RT[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[1\] " "Pin RT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RT[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[2\] " "Pin RT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RT[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RT\[3\] " "Pin RT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RT[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[0\] " "Pin JUMPDIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[1\] " "Pin JUMPDIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[2\] " "Pin JUMPDIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[3\] " "Pin JUMPDIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[4\] " "Pin JUMPDIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[4] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[5\] " "Pin JUMPDIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[5] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[6\] " "Pin JUMPDIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[6] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMPDIR\[7\] " "Pin JUMPDIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { JUMPDIR[7] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JUMPDIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[0\] " "Pin CONSTANTEIRR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[1\] " "Pin CONSTANTEIRR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[2\] " "Pin CONSTANTEIRR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[3\] " "Pin CONSTANTEIRR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[4\] " "Pin CONSTANTEIRR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[4] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[5\] " "Pin CONSTANTEIRR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[5] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[6\] " "Pin CONSTANTEIRR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[6] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONSTANTEIRR\[7\] " "Pin CONSTANTEIRR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CONSTANTEIRR[7] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSTANTEIRR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[0\] " "Pin DIRECCIONIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[0] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[1\] " "Pin DIRECCIONIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[1] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[2\] " "Pin DIRECCIONIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[2] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[3\] " "Pin DIRECCIONIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[3] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[4\] " "Pin DIRECCIONIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[4] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[5\] " "Pin DIRECCIONIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[5] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[6\] " "Pin DIRECCIONIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[6] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRECCIONIR\[7\] " "Pin DIRECCIONIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DIRECCIONIR[7] } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIRECCIONIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543266597731 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543266597731 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543266597903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Arquitectura_v1.sdc " "Synopsys Design Constraints File file not found: 'Arquitectura_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543266597903 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543266597903 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~315  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~315  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~314  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~314  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~313  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~313  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~312  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~312  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~311  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~311  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~310  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~310  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~309  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~309  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~308  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~308  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~307  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~307  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~306  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~306  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~305  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~305  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~304  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~304  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~303  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~303  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~302  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~302  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~301  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~301  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~300  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~300  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~299  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~299  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~298  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~298  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~297  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~297  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~296  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~296  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~295  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~295  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~294  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~294  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~293  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~293  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~292  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~292  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~316  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~316  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout " "Cell: DataOutC1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[10\]~18  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[10\]~18  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[10\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[11\]~20  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[11\]~20  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[11\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[12\]~22  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[12\]~22  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[12\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[13\]~24  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[13\]~24  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[13\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[14\]~26  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[14\]~26  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[14\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[15\]~28  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[15\]~28  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[15\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[16\]~30  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[16\]~30  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[16\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[17\]~32  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[17\]~32  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[17\]~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[18\]~34  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[18\]~34  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[18\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[19\]~36  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[19\]~36  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[19\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[20\]~38  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[20\]~38  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[20\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[21\]~40  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[21\]~40  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[21\]~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[22\]~42  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[22\]~42  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[22\]~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[23\]~44  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[23\]~44  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[23\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[24\]~46  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[24\]~46  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[24\]~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[25\]~48  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[25\]~48  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[25\]~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[26\]~50  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[26\]~50  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[26\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[27\]~52  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[27\]~52  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[27\]~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[28\]~54  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[28\]~54  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[28\]~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[29\]~56  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[29\]~56  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[29\]~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[2\]~2  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[2\]~2  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[30\]~58  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[30\]~58  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[30\]~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[31\]~60  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[31\]~60  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[31\]~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[3\]~4  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[3\]~4  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[4\]~6  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[4\]~6  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[5\]~8  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[5\]~8  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[6\]~10  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[6\]~10  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[7\]~12  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[7\]~12  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[8\]~14  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[8\]~14  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[9\]~16  from: cin  to: combout " "Cell: DataOutC1\|tmp3\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DataOutC1\|tmp3\[9\]~16  from: dataa  to: combout " "Cell: DataOutC1\|tmp3\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1~porta_address_reg0  to: RAMC1\|my_ram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1\|portadataout\[0\] " "From: Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1~porta_address_reg0  to: RAMC1\|my_ram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543266597934 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543266597934 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543266597934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1 " "Destination node Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a1" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 74 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a2 " "Destination node Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a2" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 105 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a3 " "Destination node Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a3" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 136 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a4 " "Destination node Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a4" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 167 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a5 " "Destination node Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a5" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 198 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a6 " "Destination node Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a6" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 229 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a7 " "Destination node Ram_v1:RAMC1\|altsyncram:my_ram_rtl_0\|altsyncram_tmf1:auto_generated\|altsyncram_ruj1:altsyncram1\|ram_block2a7" {  } { { "db/altsyncram_ruj1.tdf" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/db/altsyncram_ruj1.tdf" 260 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ram_v1:RAMC1|altsyncram:my_ram_rtl_0|altsyncram_tmf1:auto_generated|altsyncram_ruj1:altsyncram1|ram_block2a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543266597965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543266597965 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "Arquitectura_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/Arquitectura_v1/Arquitectura_v1.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543266597965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataOut_v1:DataOutC1\|LessThan0~9  " "Automatically promoted node DataOut_v1:DataOutC1\|LessThan0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543266597981 ""}  } { { "../DataOut_v1/DataOut_v1.vhd" "" { Text "C:/VHDL_Project/Proyecto3/DataOut_v1/DataOut_v1.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataOut_v1:DataOutC1|LessThan0~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 0 { 0 ""} 0 1201 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543266597981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543266598091 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543266598091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543266598091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543266598091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543266598091 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543266598106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543266598106 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543266598106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543266598106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543266598122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543266598122 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 3.3V 0 100 0 " "Number of I/O pins in group: 100 (unused VREF, 3.3V VCCIO, 0 input, 100 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543266598122 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543266598122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543266598122 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543266598122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543266598122 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543266598122 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543266598168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543266599013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543266599200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543266599215 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543266600857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543266600857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543266600935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 4.6% " "2e+03 ns of routing delay (approximately 4.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1543266601966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/VHDL_Project/Proyecto3/Arquitectura_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543266602435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543266602435 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1543266614966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543266617090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543266617090 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543266617090 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543266617121 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543266617121 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida1\[0\] 0 " "Pin \"salida1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida1\[1\] 0 " "Pin \"salida1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida1\[2\] 0 " "Pin \"salida1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida1\[3\] 0 " "Pin \"salida1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida1\[4\] 0 " "Pin \"salida1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida1\[5\] 0 " "Pin \"salida1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida1\[6\] 0 " "Pin \"salida1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida2\[0\] 0 " "Pin \"salida2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida2\[1\] 0 " "Pin \"salida2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida2\[2\] 0 " "Pin \"salida2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida2\[3\] 0 " "Pin \"salida2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida2\[4\] 0 " "Pin \"salida2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida2\[5\] 0 " "Pin \"salida2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida2\[6\] 0 " "Pin \"salida2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida3\[0\] 0 " "Pin \"salida3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida3\[1\] 0 " "Pin \"salida3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida3\[2\] 0 " "Pin \"salida3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida3\[3\] 0 " "Pin \"salida3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida3\[4\] 0 " "Pin \"salida3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida3\[5\] 0 " "Pin \"salida3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida3\[6\] 0 " "Pin \"salida3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida4\[0\] 0 " "Pin \"salida4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida4\[1\] 0 " "Pin \"salida4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida4\[2\] 0 " "Pin \"salida4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida4\[3\] 0 " "Pin \"salida4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida4\[4\] 0 " "Pin \"salida4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida4\[5\] 0 " "Pin \"salida4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida4\[6\] 0 " "Pin \"salida4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[0\] 0 " "Pin \"PCCONT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[1\] 0 " "Pin \"PCCONT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[2\] 0 " "Pin \"PCCONT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[3\] 0 " "Pin \"PCCONT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[4\] 0 " "Pin \"PCCONT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[5\] 0 " "Pin \"PCCONT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[6\] 0 " "Pin \"PCCONT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCCONT\[7\] 0 " "Pin \"PCCONT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[0\] 0 " "Pin \"ROMI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[1\] 0 " "Pin \"ROMI\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[2\] 0 " "Pin \"ROMI\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[3\] 0 " "Pin \"ROMI\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[4\] 0 " "Pin \"ROMI\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[5\] 0 " "Pin \"ROMI\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[6\] 0 " "Pin \"ROMI\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[7\] 0 " "Pin \"ROMI\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[8\] 0 " "Pin \"ROMI\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[9\] 0 " "Pin \"ROMI\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[10\] 0 " "Pin \"ROMI\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[11\] 0 " "Pin \"ROMI\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[12\] 0 " "Pin \"ROMI\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[13\] 0 " "Pin \"ROMI\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[14\] 0 " "Pin \"ROMI\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[15\] 0 " "Pin \"ROMI\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[16\] 0 " "Pin \"ROMI\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[17\] 0 " "Pin \"ROMI\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[18\] 0 " "Pin \"ROMI\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMI\[19\] 0 " "Pin \"ROMI\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[0\] 0 " "Pin \"ESTA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[1\] 0 " "Pin \"ESTA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[2\] 0 " "Pin \"ESTA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[3\] 0 " "Pin \"ESTA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[4\] 0 " "Pin \"ESTA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[5\] 0 " "Pin \"ESTA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[6\] 0 " "Pin \"ESTA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[7\] 0 " "Pin \"ESTA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[8\] 0 " "Pin \"ESTA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[9\] 0 " "Pin \"ESTA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[10\] 0 " "Pin \"ESTA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[11\] 0 " "Pin \"ESTA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[12\] 0 " "Pin \"ESTA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[13\] 0 " "Pin \"ESTA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[14\] 0 " "Pin \"ESTA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[15\] 0 " "Pin \"ESTA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[16\] 0 " "Pin \"ESTA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[17\] 0 " "Pin \"ESTA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[18\] 0 " "Pin \"ESTA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[19\] 0 " "Pin \"ESTA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[20\] 0 " "Pin \"ESTA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[21\] 0 " "Pin \"ESTA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[22\] 0 " "Pin \"ESTA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[23\] 0 " "Pin \"ESTA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[24\] 0 " "Pin \"ESTA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[25\] 0 " "Pin \"ESTA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[26\] 0 " "Pin \"ESTA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[27\] 0 " "Pin \"ESTA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[28\] 0 " "Pin \"ESTA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[29\] 0 " "Pin \"ESTA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[30\] 0 " "Pin \"ESTA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTA\[31\] 0 " "Pin \"ESTA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODEACT\[0\] 0 " "Pin \"OPCODEACT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODEACT\[1\] 0 " "Pin \"OPCODEACT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODEACT\[2\] 0 " "Pin \"OPCODEACT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCODEACT\[3\] 0 " "Pin \"OPCODEACT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[0\] 0 " "Pin \"RD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[1\] 0 " "Pin \"RD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[2\] 0 " "Pin \"RD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[3\] 0 " "Pin \"RD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[0\] 0 " "Pin \"RS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[1\] 0 " "Pin \"RS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[2\] 0 " "Pin \"RS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS\[3\] 0 " "Pin \"RS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[0\] 0 " "Pin \"RT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[1\] 0 " "Pin \"RT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[2\] 0 " "Pin \"RT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RT\[3\] 0 " "Pin \"RT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[0\] 0 " "Pin \"JUMPDIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[1\] 0 " "Pin \"JUMPDIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[2\] 0 " "Pin \"JUMPDIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[3\] 0 " "Pin \"JUMPDIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[4\] 0 " "Pin \"JUMPDIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[5\] 0 " "Pin \"JUMPDIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[6\] 0 " "Pin \"JUMPDIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMPDIR\[7\] 0 " "Pin \"JUMPDIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[0\] 0 " "Pin \"CONSTANTEIRR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[1\] 0 " "Pin \"CONSTANTEIRR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[2\] 0 " "Pin \"CONSTANTEIRR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[3\] 0 " "Pin \"CONSTANTEIRR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[4\] 0 " "Pin \"CONSTANTEIRR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[5\] 0 " "Pin \"CONSTANTEIRR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[6\] 0 " "Pin \"CONSTANTEIRR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONSTANTEIRR\[7\] 0 " "Pin \"CONSTANTEIRR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[0\] 0 " "Pin \"DIRECCIONIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[1\] 0 " "Pin \"DIRECCIONIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[2\] 0 " "Pin \"DIRECCIONIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[3\] 0 " "Pin \"DIRECCIONIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[4\] 0 " "Pin \"DIRECCIONIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[5\] 0 " "Pin \"DIRECCIONIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[6\] 0 " "Pin \"DIRECCIONIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRECCIONIR\[7\] 0 " "Pin \"DIRECCIONIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1543266617137 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1543266617137 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543266617357 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543266617403 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543266617591 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543266617747 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543266617762 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1543266617824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VHDL_Project/Proyecto3/Arquitectura_v1/output_files/Arquitectura_v1.fit.smsg " "Generated suppressed messages file C:/VHDL_Project/Proyecto3/Arquitectura_v1/output_files/Arquitectura_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543266617950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543266618215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:10:18 2018 " "Processing ended: Mon Nov 26 16:10:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543266618215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543266618215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543266618215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543266618215 ""}
