
# â• 4-bit Ripple Carry Adder â€“ Verilog HDL Project

This project implements a **4-bit Ripple Carry Adder** using Verilog HDL in **behavioral modeling style**. It simulates the addition of two 4-bit binary numbers along with a carry-in (`cin`) and produces a 4-bit sum and a carry-out (`cout`).

---

## ğŸ§  Concept Overview

A ripple carry adder consists of a chain of full adders. Each full adder takes two bits of input along with a carry-in from the previous stage. The carry-out of one stage is "rippled" into the next, making it a simple yet fundamental component in digital arithmetic units.

---

## ğŸ“ Folder Structure

```

04\_Ripple\_Carry\_Adder/
â”œâ”€â”€ Ripple\_Carry\_Adder\_4\_Bit\_behavioural.v   # Main behavioral module
â”œâ”€â”€ testbench.v                              # Testbench for simulation
â”œâ”€â”€ Ripple\_Carry\_Adder\_4\_Bit.vcd             # GTKWave simulation output
â””â”€â”€ images/
â””â”€â”€ circuit\_diagram.png                  # Block diagram (optional)

````

---

## ğŸ”§ Files Description

- `Ripple_Carry_Adder_4_Bit_behavioural.v`  
  Implements the 4-bit adder using behavioral modeling. Handles 4-bit inputs `a`, `b`, `cin` and produces `sum` and `cout`.

- `testbench.v`  
  Runs **all 512 input combinations** for `a`, `b`, and `cin`. Uses `$display` to show binary and decimal outputs.

- `Ripple_Carry_Adder_4_Bit.vcd`  
  Generated by the testbench, this file can be visualized in GTKWave to inspect waveform transitions.

- `images/circuit_diagram.png`  
  (Optional) Includes a labeled diagram showing the ripple carry adder concept.

---

## ğŸ”„ Simulation Instructions

> Requires: [Icarus Verilog](http://iverilog.icarus.com/) and [GTKWave](http://gtkwave.sourceforge.net/)

### ğŸ”¹ Compile

```bash
iverilog -o rca_tb Ripple_Carry_Adder_4_Bit_behavioural.v testbench.v
````

### ğŸ”¹ Simulate

```bash
vvp rca_tb
```

### ğŸ”¹ View Waveform

```bash
gtkwave Ripple_Carry_Adder_4_Bit.vcd
```

---

## ğŸ§ª Sample Output

```text
| a = 0101 | b = 0011 | cin = 1 | sum = 1001 | cout = 0 |
| a = 1111 | b = 1111 | cin = 1 | sum = 1111 | cout = 1 |
```



## ğŸ‘¨â€ğŸ’» Author

Meet Hodar
ğŸ“§ [hodarmeet99010@gmail.com](mailto:hodarmeet99010@gmail.com)
ğŸ”— [LinkedIn](https://www.linkedin.com/in/hodar-meet-2200b1284)

---

## ğŸš€ Next Project

â¡ï¸ Coming up: **4-bit ALU**, **Flip-Flops**, **Counters**, **LFSR**, **Shift Registers**, and more as part of my **Verilog HDL learning journey** toward a career in **VLSI/Semiconductor Industry**.

```

