{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493799048758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493799048759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 09:10:48 2017 " "Processing started: Wed May 03 09:10:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493799048759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493799048759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JunctionTrafficSimulator -c JunctionTrafficSimulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off JunctionTrafficSimulator -c JunctionTrafficSimulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493799048760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493799050447 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(998) " "Verilog HDL information at LT24Top.v(998): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 998 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493799050568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(1309) " "Verilog HDL information at LT24Top.v(1309): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493799050569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(1328) " "Verilog HDL information at LT24Top.v(1328): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493799050570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(1647) " "Verilog HDL information at LT24Top.v(1647): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1647 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493799050571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24top.v 1 1 " "Found 1 design units, including 1 entities, in source file lt24top.v" { { "Info" "ISGN_ENTITY_NAME" "1 JunctionTrafficSimulator " "Found entity 1: JunctionTrafficSimulator" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493799050575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493799050575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493799050585 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493799050585 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493799050585 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493799050585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493799050585 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "LT24Top " "Top-level design entity \"LT24Top\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1493799050835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/output_files/JunctionTrafficSimulator.map.smsg " "Generated suppressed messages file C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/output_files/JunctionTrafficSimulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493799050919 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493799051049 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 03 09:10:51 2017 " "Processing ended: Wed May 03 09:10:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493799051049 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493799051049 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493799051049 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493799051049 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493799051810 ""}
