#include "si4455_revb1_bidir_fixed_crc_pre10_sync3MHP_pay8_433mhz_40kbps.hpp"

// INPUT DATA
/*
// Crys_freq(Hz): 30000000    Crys_tol(ppm): 30    IF_mode: 2    High_perf_Ch_Fil: 1    OSRtune: 0    Ch_Fil_Bw_AFC: 0    ANT_DIV: 0    PM_pattern: 0    
// MOD_type: 2    Rsymb(sps): 40000    Fdev(Hz): 25000    RXBW(Hz): 114000    Manchester: 1    AFC_en: 1    Rsymb_error: 0.0    Chip-Version: 2    
// RF Freq.(MHz): 433    API_TC: 28    fhst: 250000    inputBW: 0    BERT: 0    RAW_dout: 0    D_source: 0    Hi_pfm_div: 0    
// 
// # WB filter 3 (BW =  92.61 kHz);  NB-filter 3 (BW = 92.61 kHz) 

// 
// Modulation index: 1
*/

// CONFIGURATION COMMANDS

/*
// Command:                  RF_POWER_UP
// Description:              Command to power-up the device and select the operational mode and functionality.
*/
#define RF_POWER_UP 0x02, 0x01, 0x00, 0x01, 0xC9, 0xC3, 0x80

/*
// Set properties:           RF_INT_CTL_ENABLE_2
// Number of properties:     2
// Group ID:                 0x01
// Start ID:                 0x00
// Default values:           0x04, 0x00, 
// Descriptions:
//   INT_CTL_ENABLE - This property provides for global enabling of the three interrupt groups (Chip, Modem and Packet Handler) in order to generate HW interrupts at the NIRQ pin.
//   INT_CTL_PH_ENABLE - Enable individual interrupt sources within the Packet Handler Interrupt Group to generate a HW interrupt on the NIRQ output pin.
*/
#define RF_INT_CTL_ENABLE_2 0x11, 0x01, 0x02, 0x00, 0x05, 0x38

/*
// Set properties:           RF_INT_CTL_CHIP_ENABLE_1
// Number of properties:     1
// Group ID:                 0x01
// Start ID:                 0x03
// Default values:           0x04, 
// Descriptions:
//   INT_CTL_CHIP_ENABLE - Enable individual interrupt sources within the Chip Interrupt Group to generate a HW interrupt on the NIRQ output pin.
*/
#define RF_INT_CTL_CHIP_ENABLE_1 0x11, 0x01, 0x01, 0x03, 0x6C

/*
// Set properties:           RF_FRR_CTL_A_MODE_4
// Number of properties:     4
// Group ID:                 0x02
// Start ID:                 0x00
// Default values:           0x01, 0x02, 0x09, 0x00, 
// Descriptions:
//   FRR_CTL_A_MODE - Fast Response Register A Configuration.
//   FRR_CTL_B_MODE - Fast Response Register B Configuration.
//   FRR_CTL_C_MODE - Fast Response Register C Configuration.
//   FRR_CTL_D_MODE - Fast Response Register D Configuration.
*/
#define RF_FRR_CTL_A_MODE_4 0x11, 0x02, 0x04, 0x00, 0x09, 0x04, 0x06, 0x08

/*
// Set properties:           RF_EZCONFIG_XO_TUNE_1
// Number of properties:     1
// Group ID:                 0x24
// Start ID:                 0x03
// Default values:           0x40, 
// Descriptions:
//   EZCONFIG_XO_TUNE - Configure the internal capacitor frequency tuning bank for the crystal oscillator.
*/
#define RF_EZCONFIG_XO_TUNE_1 0x11, 0x24, 0x01, 0x03, 0x52

/*
// Command:                  RF_WRITE_TX_FIFO
// Description:              Writes data byte(s) to the TX FIFO.
*/
#define RF_WRITE_TX_FIFO 0x66, 0xCE, 0xA1, 0x4C, 0xF8, 0x3D, 0xA2, 0x4D, 0x40, 0xD5, 0x76, 0xED, 0x4D, 0x38, 0x90, 0xB1, 0x5E, 0x16, 0xBC, 0xDE, \
0xE1, 0xED, 0x74, 0xB4, 0xE0, 0x36, 0x76, 0xA2, 0x31, 0x9B, 0x88, 0x4C, 0x37, 0xEC, 0xDD, 0x78, 0x7B, 0x5E, 0xF3, 0x0C, \
0x6E, 0xBD, 0xBA, 0x30, 0x22, 0x90, 0x94, 0x36, 0x79, 0x9D, 0x55, 0x94, 0x3D, 0x87, 0x54, 0xCA, 0x01, 0xA8, 0xE3, 0xD1, \
0xE1, 0x54, 0xF0, 0xEE, 0xF7, 0xD1, 0xA1, 0x7E, 0x31, 0x5F, 0x80, 0xC2, 0x20, 0xC0, 0x6C, 0x0B, 0xFE, 0x39, 0x30, 0x1C, \
0x3B, 0x66, 0xC0, 0x50, 0xEB, 0x21, 0xB7, 0xD3, 0xF0, 0x3B, 0x96, 0x05, 0x9D, 0x36, 0x92, 0x7B, 0xC1, 0x18, 0xF8, 0x14, \
0x78, 0xFB, 0x0E, 0x7A, 0xF0, 0xEE, 0xA1, 0xF7, 0x5C, 0xC8, 0xDB, 0xDA, 0xC0, 0x29

/*
// Command:                  RF_NOP
// Description:              No Operation command.
*/
#define RF_NOP 0x00

/*
// Command:                  RF_WRITE_TX_FIFO_1
// Description:              Writes data byte(s) to the TX FIFO.
*/
#define RF_WRITE_TX_FIFO_1 0x66, 0x6F, 0xCC, 0x4C, 0x8D, 0x34, 0xD0, 0xF7, 0x46, 0xCF, 0x34, 0x52, 0xD2, 0x06, 0xC4, 0x60, 0xBA, 0x69, 0xC1, 0x3D, \
0xF6, 0x52, 0xFB, 0xB0, 0x67, 0xC0, 0x9D, 0x43, 0x10, 0xF9, 0x4B, 0xBB, 0x17, 0xA3, 0xD3, 0x6C, 0x41, 0xAB, 0x51, 0xA9, \
0x12, 0x5B, 0x96, 0x88, 0xB9, 0xA1, 0x72, 0x4C, 0x45, 0x0E, 0x31, 0x83, 0x59, 0x45, 0x63, 0xBE, 0x33, 0x29, 0x7D, 0x5D, \
0x32, 0x63, 0xC2, 0x65, 0x25, 0x8B, 0xCA, 0x29, 0xB2, 0x57, 0x75, 0x6D, 0xA5, 0x0B, 0xCF, 0x08, 0x63, 0x7E, 0x60, 0xEB, \
0xC4, 0xEA, 0xC5, 0x4D, 0xC4, 0x3E, 0x37, 0x95, 0x3B, 0xEF, 0xDA, 0x0C, 0x6B, 0x05, 0x05, 0xA7, 0x58, 0x06, 0xA9, 0x4E, \
0xAF, 0x41, 0x43, 0xA6, 0xAA, 0x2C, 0x36, 0xFA, 0x55, 0xE5, 0x81, 0xF7

/*
// Command:                  RF_EZCONFIG_CHECK
// Description:              Validates the EZConfig array was written correctly.
*/
#define RF_EZCONFIG_CHECK 0x19, 0xF4, 0x73

/*
// Command:                  RF_GPIO_PIN_CFG
// Description:              Configures the GPIO pins.
*/
#define RF_GPIO_PIN_CFG 0x13, 0x01, 0x01, 0x01, 0x01, 0x00, 0x00, 0x00


const uint8_t Config433_FixedLength_CRC_Preamble10_Sync3MHP_Payload8_40kbps::RadioConfigurationDataArray[]
{
    0x07, RF_POWER_UP, \
    0x06, RF_INT_CTL_ENABLE_2, \
    0x05, RF_INT_CTL_CHIP_ENABLE_1, \
    0x08, RF_FRR_CTL_A_MODE_4, \
    0x05, RF_EZCONFIG_XO_TUNE_1, \
    0x72, RF_WRITE_TX_FIFO, \
    0x01, RF_NOP, \
    0x70, RF_WRITE_TX_FIFO_1, \
    0x03, RF_EZCONFIG_CHECK, \
    0x08, RF_GPIO_PIN_CFG, \
    0x00 \
};
