m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/PC/Documents/Chung_training/UVM/test3_sequence_driver
T_opt
!s110 1713166001
VLQlC2TIcN`g0XRQ2Q8PEP1
04 6 4 work top_tb fast 0
=1-18c04dc4ceb4-661cd6b0-2e2-1b04
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
Yadpcm_if
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1713165982
!i10b 1
!s100 ]Om47_3lfh5<`a_lCIfi60
IOLLbX5UDX0YE54^`[HO2m0
Z4 VDg1SIo80bB@j0V0VzS_@n1
!s105 design_sv_unit
S1
R0
w1713164758
8design.sv
Fdesign.sv
L0 1
Z5 OL;L;10.7c;67
r1
!s85 0
31
Z6 !s108 1713165982.000000
Z7 !s107 ./../uvm-1.1d//src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh|./../uvm-1.1d//src/reg/sequences/uvm_reg_mem_built_in_seq.svh|./../uvm-1.1d//src/reg/sequences/uvm_reg_mem_shared_access_seq.svh|./../uvm-1.1d//src/reg/sequences/uvm_reg_access_seq.svh|./../uvm-1.1d//src/reg/sequences/uvm_mem_access_seq.svh|./../uvm-1.1d//src/reg/sequences/uvm_mem_walk_seq.svh|./../uvm-1.1d//src/reg/sequences/uvm_reg_bit_bash_seq.svh|./../uvm-1.1d//src/reg/sequences/uvm_reg_hw_reset_seq.svh|./../uvm-1.1d//src/reg/uvm_reg_block.svh|./../uvm-1.1d//src/reg/uvm_reg_map.svh|./../uvm-1.1d//src/reg/uvm_mem.svh|./../uvm-1.1d//src/reg/uvm_vreg.svh|./../uvm-1.1d//src/reg/uvm_mem_mam.svh|./../uvm-1.1d//src/reg/uvm_reg_file.svh|./../uvm-1.1d//src/reg/uvm_reg_fifo.svh|./../uvm-1.1d//src/reg/uvm_reg_indirect.svh|./../uvm-1.1d//src/reg/uvm_reg.svh|./../uvm-1.1d//src/reg/uvm_vreg_field.svh|./../uvm-1.1d//src/reg/uvm_reg_field.svh|./../uvm-1.1d//src/reg/uvm_reg_backdoor.svh|./../uvm-1.1d//src/reg/uvm_reg_cbs.svh|./../uvm-1.1d//src/reg/uvm_reg_sequence.svh|./../uvm-1.1d//src/reg/uvm_reg_predictor.svh|./../uvm-1.1d//src/reg/uvm_reg_adapter.svh|./../uvm-1.1d//src/reg/uvm_reg_item.svh|./../uvm-1.1d//src/reg/uvm_reg_model.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_sockets.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_sockets_base.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_exports.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_ports.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_imps.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_ifs.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_generic_payload.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_time.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2_defines.svh|./../uvm-1.1d//src/tlm2/uvm_tlm2.svh|./../uvm-1.1d//src/seq/uvm_sequence_builtin.svh|./../uvm-1.1d//src/seq/uvm_sequence_library.svh|./../uvm-1.1d//src/seq/uvm_sequence.svh|./../uvm-1.1d//src/seq/uvm_sequence_base.svh|./../uvm-1.1d//src/seq/uvm_push_sequencer.svh|./../uvm-1.1d//src/seq/uvm_sequencer.svh|./../uvm-1.1d//src/seq/uvm_sequencer_param_base.svh|./../uvm-1.1d//src/seq/uvm_sequencer_analysis_fifo.svh|./../uvm-1.1d//src/seq/uvm_sequencer_base.svh|./../uvm-1.1d//src/seq/uvm_sequence_item.svh|./../uvm-1.1d//src/seq/uvm_seq.svh|./../uvm-1.1d//src/comps/uvm_test.svh|./../uvm-1.1d//src/comps/uvm_env.svh|./../uvm-1.1d//src/comps/uvm_agent.svh|./../uvm-1.1d//src/comps/uvm_scoreboard.svh|./../uvm-1.1d//src/comps/uvm_push_driver.svh|./../uvm-1.1d//src/comps/uvm_driver.svh|./../uvm-1.1d//src/comps/uvm_monitor.svh|./../uvm-1.1d//src/comps/uvm_subscriber.svh|./../uvm-1.1d//src/comps/uvm_random_stimulus.svh|./../uvm-1.1d//src/comps/uvm_algorithmic_comparator.svh|./../uvm-1.1d//src/comps/uvm_in_order_comparator.svh|./../uvm-1.1d//src/comps/uvm_policies.svh|./../uvm-1.1d//src/comps/uvm_pair.svh|./../uvm-1.1d//src/comps/uvm_comps.svh|./../uvm-1.1d//src/tlm1/uvm_sqr_connections.svh|./../uvm-1.1d//src/tlm1/uvm_tlm_req_rsp.svh|./../uvm-1.1d//src/tlm1/uvm_tlm_fifos.svh|./../uvm-1.1d//src/tlm1/uvm_tlm_fifo_base.svh|./../uvm-1.1d//src/tlm1/uvm_analysis_port.svh|./../uvm-1.1d//src/tlm1/uvm_exports.svh|./../uvm-1.1d//src/tlm1/uvm_ports.svh|./../uvm-1.1d//src/tlm1/uvm_imps.svh|./../uvm-1.1d//src/base/uvm_port_base.svh|./../uvm-1.1d//src/tlm1/uvm_sqr_ifs.svh|./../uvm-1.1d//src/tlm1/uvm_tlm_ifs.svh|./../uvm-1.1d//src/tlm1/uvm_tlm.svh|./../uvm-1.1d//src/base/uvm_cmdline_processor.svh|./../uvm-1.1d//src/base/uvm_globals.svh|./../uvm-1.1d//src/base/uvm_heartbeat.svh|./../uvm-1.1d//src/base/uvm_objection.svh|./../uvm-1.1d//src/base/uvm_root.svh|./../uvm-1.1d//src/base/uvm_component.svh|./../uvm-1.1d//src/base/uvm_runtime_phases.svh|./../uvm-1.1d//src/base/uvm_common_phases.svh|./../uvm-1.1d//src/base/uvm_task_phase.svh|./../uvm-1.1d//src/base/uvm_topdown_phase.svh|./../uvm-1.1d//src/base/uvm_bottomup_phase.svh|./../uvm-1.1d//src/base/uvm_domain.svh|./../uvm-1.1d//src/base/uvm_phase.svh|./../uvm-1.1d//src/base/uvm_transaction.svh|./../uvm-1.1d//src/base/uvm_report_object.svh|./../uvm-1.1d//src/base/uvm_report_handler.svh|./../uvm-1.1d//src/base/uvm_report_server.svh|./../uvm-1.1d//src/base/uvm_report_catcher.svh|./../uvm-1.1d//src/base/uvm_callback.svh|./../uvm-1.1d//src/base/uvm_barrier.svh|./../uvm-1.1d//src/base/uvm_event.svh|./../uvm-1.1d//src/base/uvm_event_callback.svh|./../uvm-1.1d//src/base/uvm_recorder.svh|./../uvm-1.1d//src/base/uvm_packer.svh|./../uvm-1.1d//src/base/uvm_comparer.svh|./../uvm-1.1d//src/base/uvm_printer.svh|./../uvm-1.1d//src/base/uvm_config_db.svh|./../uvm-1.1d//src/base/uvm_resource_db.svh|./../uvm-1.1d//src/base/uvm_resource_specializations.svh|./../uvm-1.1d//src/base/uvm_resource.svh|./../uvm-1.1d//src/base/uvm_spell_chkr.svh|./../uvm-1.1d//src/base/uvm_registry.svh|./../uvm-1.1d//src/base/uvm_factory.svh|./../uvm-1.1d//src/base/uvm_queue.svh|./../uvm-1.1d//src/base/uvm_pool.svh|./../uvm-1.1d//src/base/uvm_object.svh|./../uvm-1.1d//src/base/uvm_misc.svh|./../uvm-1.1d//src/base/uvm_object_globals.svh|./../uvm-1.1d//src/base/uvm_version.svh|./../uvm-1.1d//src/base/uvm_base.svh|./../uvm-1.1d//src/dpi/uvm_regex.svh|./../uvm-1.1d//src/dpi/uvm_svcmd_dpi.svh|./../uvm-1.1d//src/dpi/uvm_hdl.svh|./../uvm-1.1d//src/dpi/uvm_dpi.svh|./../uvm-1.1d//src/macros/uvm_deprecated_defines.svh|./../uvm-1.1d//src/macros/uvm_reg_defines.svh|./../uvm-1.1d//src/macros/uvm_callback_defines.svh|./../uvm-1.1d//src/macros/uvm_sequence_defines.svh|./../uvm-1.1d//src/tlm1/uvm_tlm_imps.svh|./../uvm-1.1d//src/macros/uvm_tlm_defines.svh|./../uvm-1.1d//src/macros/uvm_printer_defines.svh|./../uvm-1.1d//src/macros/uvm_object_defines.svh|./../uvm-1.1d//src/macros/uvm_phase_defines.svh|./../uvm-1.1d//src/macros/uvm_message_defines.svh|./../uvm-1.1d//src/macros/uvm_version_defines.svh|./../uvm-1.1d//src/uvm_macros.svh|./../uvm-1.1d//src/uvm_pkg.sv|testbench.sv|design.sv|
Z8 !s90 -timescale=1ns/1ns|design.sv|testbench.sv|+incdir+./../uvm-1.1d//src|./../uvm-1.1d//src/uvm_pkg.sv|
!i113 0
Z9 o-timescale=1ns/1ns -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -timescale=1ns/1ns +incdir+./../uvm-1.1d//src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xadpcm_pkg
!s115 adpcm_if
R2
Z11 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
R3
!i10b 1
!s100 5`?em8a3;N:Ce6ARBgDP?0
Ik]BX1JVRFBKGeX<oAFCIY2
Vk]BX1JVRFBKGeX<oAFCIY2
S1
R0
Z12 w1713165806
Z13 8testbench.sv
Z14 Ftestbench.sv
Z15 F./../uvm-1.1d//src/uvm_macros.svh
F./../uvm-1.1d//src/macros/uvm_version_defines.svh
F./../uvm-1.1d//src/macros/uvm_message_defines.svh
F./../uvm-1.1d//src/macros/uvm_phase_defines.svh
F./../uvm-1.1d//src/macros/uvm_object_defines.svh
F./../uvm-1.1d//src/macros/uvm_printer_defines.svh
F./../uvm-1.1d//src/macros/uvm_tlm_defines.svh
Z16 F./../uvm-1.1d//src/tlm1/uvm_tlm_imps.svh
F./../uvm-1.1d//src/macros/uvm_sequence_defines.svh
F./../uvm-1.1d//src/macros/uvm_callback_defines.svh
F./../uvm-1.1d//src/macros/uvm_reg_defines.svh
F./../uvm-1.1d//src/macros/uvm_deprecated_defines.svh
L0 9
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R1
vtop_tb
R2
R11
DXx4 work 9 adpcm_pkg 0 22 k]BX1JVRFBKGeX<oAFCIY2
R3
!i10b 1
!s100 IJ_6=_lTkQDl?bhPZzNJn1
IJ^oY[YHNR=^J;OD0da]3A0
R4
!s105 testbench_sv_unit
S1
R0
R12
R13
R14
L0 197
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R1
Xuvm_pkg
R2
!s110 1713165983
!i10b 1
!s100 NW[RWR23ma<FfhF1eKOiZ3
INebV>RJIHYkjKg;UCEjHR1
VNebV>RJIHYkjKg;UCEjHR1
S1
R0
w1534566623
8./../uvm-1.1d//src/uvm_pkg.sv
F./../uvm-1.1d//src/uvm_pkg.sv
F./../uvm-1.1d//src/dpi/uvm_dpi.svh
F./../uvm-1.1d//src/dpi/uvm_hdl.svh
F./../uvm-1.1d//src/dpi/uvm_svcmd_dpi.svh
F./../uvm-1.1d//src/dpi/uvm_regex.svh
F./../uvm-1.1d//src/base/uvm_base.svh
F./../uvm-1.1d//src/base/uvm_version.svh
F./../uvm-1.1d//src/base/uvm_object_globals.svh
F./../uvm-1.1d//src/base/uvm_misc.svh
F./../uvm-1.1d//src/base/uvm_object.svh
F./../uvm-1.1d//src/base/uvm_pool.svh
F./../uvm-1.1d//src/base/uvm_queue.svh
F./../uvm-1.1d//src/base/uvm_factory.svh
F./../uvm-1.1d//src/base/uvm_registry.svh
F./../uvm-1.1d//src/base/uvm_spell_chkr.svh
F./../uvm-1.1d//src/base/uvm_resource.svh
F./../uvm-1.1d//src/base/uvm_resource_specializations.svh
F./../uvm-1.1d//src/base/uvm_resource_db.svh
F./../uvm-1.1d//src/base/uvm_config_db.svh
F./../uvm-1.1d//src/base/uvm_printer.svh
F./../uvm-1.1d//src/base/uvm_comparer.svh
F./../uvm-1.1d//src/base/uvm_packer.svh
F./../uvm-1.1d//src/base/uvm_recorder.svh
F./../uvm-1.1d//src/base/uvm_event_callback.svh
F./../uvm-1.1d//src/base/uvm_event.svh
F./../uvm-1.1d//src/base/uvm_barrier.svh
F./../uvm-1.1d//src/base/uvm_callback.svh
R15
F./../uvm-1.1d//src/base/uvm_report_catcher.svh
F./../uvm-1.1d//src/base/uvm_report_server.svh
F./../uvm-1.1d//src/base/uvm_report_handler.svh
F./../uvm-1.1d//src/base/uvm_report_object.svh
F./../uvm-1.1d//src/base/uvm_transaction.svh
F./../uvm-1.1d//src/base/uvm_phase.svh
F./../uvm-1.1d//src/base/uvm_domain.svh
F./../uvm-1.1d//src/base/uvm_bottomup_phase.svh
F./../uvm-1.1d//src/base/uvm_topdown_phase.svh
F./../uvm-1.1d//src/base/uvm_task_phase.svh
F./../uvm-1.1d//src/base/uvm_common_phases.svh
F./../uvm-1.1d//src/base/uvm_runtime_phases.svh
F./../uvm-1.1d//src/base/uvm_component.svh
F./../uvm-1.1d//src/base/uvm_root.svh
F./../uvm-1.1d//src/base/uvm_objection.svh
F./../uvm-1.1d//src/base/uvm_heartbeat.svh
F./../uvm-1.1d//src/base/uvm_globals.svh
F./../uvm-1.1d//src/base/uvm_cmdline_processor.svh
F./../uvm-1.1d//src/tlm1/uvm_tlm.svh
F./../uvm-1.1d//src/tlm1/uvm_tlm_ifs.svh
F./../uvm-1.1d//src/tlm1/uvm_sqr_ifs.svh
F./../uvm-1.1d//src/base/uvm_port_base.svh
R16
F./../uvm-1.1d//src/tlm1/uvm_imps.svh
F./../uvm-1.1d//src/tlm1/uvm_ports.svh
F./../uvm-1.1d//src/tlm1/uvm_exports.svh
F./../uvm-1.1d//src/tlm1/uvm_analysis_port.svh
F./../uvm-1.1d//src/tlm1/uvm_tlm_fifo_base.svh
F./../uvm-1.1d//src/tlm1/uvm_tlm_fifos.svh
F./../uvm-1.1d//src/tlm1/uvm_tlm_req_rsp.svh
F./../uvm-1.1d//src/tlm1/uvm_sqr_connections.svh
F./../uvm-1.1d//src/comps/uvm_comps.svh
F./../uvm-1.1d//src/comps/uvm_pair.svh
F./../uvm-1.1d//src/comps/uvm_policies.svh
F./../uvm-1.1d//src/comps/uvm_in_order_comparator.svh
F./../uvm-1.1d//src/comps/uvm_algorithmic_comparator.svh
F./../uvm-1.1d//src/comps/uvm_random_stimulus.svh
F./../uvm-1.1d//src/comps/uvm_subscriber.svh
F./../uvm-1.1d//src/comps/uvm_monitor.svh
F./../uvm-1.1d//src/comps/uvm_driver.svh
F./../uvm-1.1d//src/comps/uvm_push_driver.svh
F./../uvm-1.1d//src/comps/uvm_scoreboard.svh
F./../uvm-1.1d//src/comps/uvm_agent.svh
F./../uvm-1.1d//src/comps/uvm_env.svh
F./../uvm-1.1d//src/comps/uvm_test.svh
F./../uvm-1.1d//src/seq/uvm_seq.svh
F./../uvm-1.1d//src/seq/uvm_sequence_item.svh
F./../uvm-1.1d//src/seq/uvm_sequencer_base.svh
F./../uvm-1.1d//src/seq/uvm_sequencer_analysis_fifo.svh
F./../uvm-1.1d//src/seq/uvm_sequencer_param_base.svh
F./../uvm-1.1d//src/seq/uvm_sequencer.svh
F./../uvm-1.1d//src/seq/uvm_push_sequencer.svh
F./../uvm-1.1d//src/seq/uvm_sequence_base.svh
F./../uvm-1.1d//src/seq/uvm_sequence.svh
F./../uvm-1.1d//src/seq/uvm_sequence_library.svh
F./../uvm-1.1d//src/seq/uvm_sequence_builtin.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_defines.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_time.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_generic_payload.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_ifs.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_imps.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_ports.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_exports.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_sockets_base.svh
F./../uvm-1.1d//src/tlm2/uvm_tlm2_sockets.svh
F./../uvm-1.1d//src/reg/uvm_reg_model.svh
F./../uvm-1.1d//src/reg/uvm_reg_item.svh
F./../uvm-1.1d//src/reg/uvm_reg_adapter.svh
F./../uvm-1.1d//src/reg/uvm_reg_predictor.svh
F./../uvm-1.1d//src/reg/uvm_reg_sequence.svh
F./../uvm-1.1d//src/reg/uvm_reg_cbs.svh
F./../uvm-1.1d//src/reg/uvm_reg_backdoor.svh
F./../uvm-1.1d//src/reg/uvm_reg_field.svh
F./../uvm-1.1d//src/reg/uvm_vreg_field.svh
F./../uvm-1.1d//src/reg/uvm_reg.svh
F./../uvm-1.1d//src/reg/uvm_reg_indirect.svh
F./../uvm-1.1d//src/reg/uvm_reg_fifo.svh
F./../uvm-1.1d//src/reg/uvm_reg_file.svh
F./../uvm-1.1d//src/reg/uvm_mem_mam.svh
F./../uvm-1.1d//src/reg/uvm_vreg.svh
F./../uvm-1.1d//src/reg/uvm_mem.svh
F./../uvm-1.1d//src/reg/uvm_reg_map.svh
F./../uvm-1.1d//src/reg/uvm_reg_block.svh
F./../uvm-1.1d//src/reg/sequences/uvm_reg_hw_reset_seq.svh
F./../uvm-1.1d//src/reg/sequences/uvm_reg_bit_bash_seq.svh
F./../uvm-1.1d//src/reg/sequences/uvm_mem_walk_seq.svh
F./../uvm-1.1d//src/reg/sequences/uvm_mem_access_seq.svh
F./../uvm-1.1d//src/reg/sequences/uvm_reg_access_seq.svh
F./../uvm-1.1d//src/reg/sequences/uvm_reg_mem_shared_access_seq.svh
F./../uvm-1.1d//src/reg/sequences/uvm_reg_mem_built_in_seq.svh
F./../uvm-1.1d//src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
L0 29
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R1
