verilog xil_defaultlib --include "../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog" --include "../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog" --include "../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/1ba3/hdl" --include "../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog" --include "../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog" --include "../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/c2c6" \
"../../../bd/design_1/ip/design_1_axi4lite_dadda_master_0_0/sim/design_1_axi4lite_dadda_master_0_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
