{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 17:11:22 2013 " "Info: Processing started: Wed Jul 31 17:11:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcst -c mcst " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mcst -c mcst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcst.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mcst.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_period_mea " "Info: Found entity 1: max_period_mea" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mcst " "Info: Found entity 2: mcst" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcst " "Info: Elaborating entity \"mcst\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_period_mea max_period_mea:inst_p_mea " "Info: Elaborating entity \"max_period_mea\" for hierarchy \"max_period_mea:inst_p_mea\"" {  } { { "mcst.v" "inst_p_mea" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info: Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Info: Implemented 226 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 17:11:23 2013 " "Info: Processing ended: Wed Jul 31 17:11:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 17:11:24 2013 " "Info: Processing started: Wed Jul 31 17:11:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mcst -c mcst " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mcst -c mcst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "mcst EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"mcst\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.856 ns register register " "Info: Estimated most critical path is register to register delay of 8.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns max_period_mea:inst_p_mea\|period\[0\] 1 REG LAB_X31_Y13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y13; Fanout = 4; REG Node = 'max_period_mea:inst_p_mea\|period\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_period_mea:inst_p_mea|period[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.621 ns) 1.575 ns Add0~1 2 COMB LAB_X30_Y13 2 " "Info: 2: + IC(0.954 ns) + CELL(0.621 ns) = 1.575 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { max_period_mea:inst_p_mea|period[0] Add0~1 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.081 ns Add0~2 3 COMB LAB_X30_Y13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.081 ns; Loc. = LAB_X30_Y13; Fanout = 1; COMB Node = 'Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~1 Add0~2 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 3.589 ns LessThan2~3 4 COMB LAB_X29_Y13 1 " "Info: 4: + IC(0.912 ns) + CELL(0.596 ns) = 3.589 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Add0~2 LessThan2~3 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.675 ns LessThan2~5 5 COMB LAB_X29_Y13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.675 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~3 LessThan2~5 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.761 ns LessThan2~7 6 COMB LAB_X29_Y13 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.761 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~5 LessThan2~7 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.847 ns LessThan2~9 7 COMB LAB_X29_Y13 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.847 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~7 LessThan2~9 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.933 ns LessThan2~11 8 COMB LAB_X29_Y13 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.933 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~11'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~9 LessThan2~11 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.019 ns LessThan2~13 9 COMB LAB_X29_Y13 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.019 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~11 LessThan2~13 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.105 ns LessThan2~15 10 COMB LAB_X29_Y13 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.105 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~13 LessThan2~15 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.191 ns LessThan2~17 11 COMB LAB_X29_Y13 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.191 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~15 LessThan2~17 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.277 ns LessThan2~19 12 COMB LAB_X29_Y13 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.277 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~19'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~17 LessThan2~19 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.363 ns LessThan2~21 13 COMB LAB_X29_Y13 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.363 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~19 LessThan2~21 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.449 ns LessThan2~23 14 COMB LAB_X29_Y13 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.449 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~21 LessThan2~23 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.535 ns LessThan2~25 15 COMB LAB_X29_Y13 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.535 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~23 LessThan2~25 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.621 ns LessThan2~27 16 COMB LAB_X29_Y13 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.621 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~27'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~25 LessThan2~27 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.707 ns LessThan2~29 17 COMB LAB_X29_Y13 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 4.707 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~29'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan2~27 LessThan2~29 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.213 ns LessThan2~30 18 COMB LAB_X29_Y13 1 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 5.213 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'LessThan2~30'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan2~29 LessThan2~30 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.370 ns) 7.116 ns cnt\[14\]~99 19 COMB LAB_X31_Y12 16 " "Info: 19: + IC(1.533 ns) + CELL(0.370 ns) = 7.116 ns; Loc. = LAB_X31_Y12; Fanout = 16; COMB Node = 'cnt\[14\]~99'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { LessThan2~30 cnt[14]~99 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.660 ns) 8.856 ns cnt\[14\] 20 REG LAB_X31_Y11 7 " "Info: 20: + IC(1.080 ns) + CELL(0.660 ns) = 8.856 ns; Loc. = LAB_X31_Y11; Fanout = 7; REG Node = 'cnt\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { cnt[14]~99 cnt[14] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.377 ns ( 49.42 % ) " "Info: Total cell delay = 4.377 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.479 ns ( 50.58 % ) " "Info: Total interconnect delay = 4.479 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.856 ns" { max_period_mea:inst_p_mea|period[0] Add0~1 Add0~2 LessThan2~3 LessThan2~5 LessThan2~7 LessThan2~9 LessThan2~11 LessThan2~13 LessThan2~15 LessThan2~17 LessThan2~19 LessThan2~21 LessThan2~23 LessThan2~25 LessThan2~27 LessThan2~29 LessThan2~30 cnt[14]~99 cnt[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "man_sync 0 " "Info: Pin \"man_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 17:11:28 2013 " "Info: Processing ended: Wed Jul 31 17:11:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 17:11:29 2013 " "Info: Processing started: Wed Jul 31 17:11:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mcst -c mcst " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off mcst -c mcst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 17:11:31 2013 " "Info: Processing ended: Wed Jul 31 17:11:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 17:11:32 2013 " "Info: Processing started: Wed Jul 31 17:11:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mcst -c mcst --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mcst -c mcst --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register max_period_mea:inst_p_mea\|period\[13\] register cnt\[14\] 103.17 MHz 9.693 ns Internal " "Info: Clock \"clk\" has Internal fmax of 103.17 MHz between source register \"max_period_mea:inst_p_mea\|period\[13\]\" and destination register \"cnt\[14\]\" (period= 9.693 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.412 ns + Longest register register " "Info: + Longest register to register delay is 9.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns max_period_mea:inst_p_mea\|period\[13\] 1 REG LCFF_X31_Y13_N27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N27; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.621 ns) 2.874 ns Add2~23 2 COMB LCCOMB_X31_Y13_N22 2 " "Info: 2: + IC(2.253 ns) + CELL(0.621 ns) = 2.874 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 2; COMB Node = 'Add2~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { max_period_mea:inst_p_mea|period[13] Add2~23 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.960 ns Add2~25 3 COMB LCCOMB_X31_Y13_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.960 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 2; COMB Node = 'Add2~25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add2~23 Add2~25 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.466 ns Add2~26 4 COMB LCCOMB_X31_Y13_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.466 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~25 Add2~26 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.621 ns) 5.466 ns LessThan0~27 5 COMB LCCOMB_X30_Y14_N26 1 " "Info: 5: + IC(1.379 ns) + CELL(0.621 ns) = 5.466 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Add2~26 LessThan0~27 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.552 ns LessThan0~29 6 COMB LCCOMB_X30_Y14_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.552 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 1; COMB Node = 'LessThan0~29'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~27 LessThan0~29 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.058 ns LessThan0~30 7 COMB LCCOMB_X30_Y14_N30 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 6.058 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 1; COMB Node = 'LessThan0~30'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan0~29 LessThan0~30 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.370 ns) 7.540 ns cnt\[14\]~96 8 COMB LCCOMB_X31_Y10_N22 16 " "Info: 8: + IC(1.112 ns) + CELL(0.370 ns) = 7.540 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 16; COMB Node = 'cnt\[14\]~96'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { LessThan0~30 cnt[14]~96 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.855 ns) 9.412 ns cnt\[14\] 9 REG LCFF_X31_Y11_N29 7 " "Info: 9: + IC(1.017 ns) + CELL(0.855 ns) = 9.412 ns; Loc. = LCFF_X31_Y11_N29; Fanout = 7; REG Node = 'cnt\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { cnt[14]~96 cnt[14] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.651 ns ( 38.79 % ) " "Info: Total cell delay = 3.651 ns ( 38.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.761 ns ( 61.21 % ) " "Info: Total interconnect delay = 5.761 ns ( 61.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.412 ns" { max_period_mea:inst_p_mea|period[13] Add2~23 Add2~25 Add2~26 LessThan0~27 LessThan0~29 LessThan0~30 cnt[14]~96 cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.412 ns" { max_period_mea:inst_p_mea|period[13] {} Add2~23 {} Add2~25 {} Add2~26 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} cnt[14]~96 {} cnt[14] {} } { 0.000ns 2.253ns 0.000ns 0.000ns 1.379ns 0.000ns 0.000ns 1.112ns 1.017ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.621ns 0.086ns 0.506ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.803 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.803 ns cnt\[14\] 3 REG LCFF_X31_Y11_N29 7 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X31_Y11_N29; Fanout = 7; REG Node = 'cnt\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl cnt[14] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.00 % ) " "Info: Total cell delay = 1.766 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.037 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[14] {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.820 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.820 ns max_period_mea:inst_p_mea\|period\[13\] 3 REG LCFF_X31_Y13_N27 8 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.820 ns; Loc. = LCFF_X31_Y13_N27; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.62 % ) " "Info: Total cell delay = 1.766 ns ( 62.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 37.38 % ) " "Info: Total interconnect delay = 1.054 ns ( 37.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[13] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[14] {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[13] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.412 ns" { max_period_mea:inst_p_mea|period[13] Add2~23 Add2~25 Add2~26 LessThan0~27 LessThan0~29 LessThan0~30 cnt[14]~96 cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.412 ns" { max_period_mea:inst_p_mea|period[13] {} Add2~23 {} Add2~25 {} Add2~26 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} cnt[14]~96 {} cnt[14] {} } { 0.000ns 2.253ns 0.000ns 0.000ns 1.379ns 0.000ns 0.000ns 1.112ns 1.017ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.621ns 0.086ns 0.506ns 0.370ns 0.855ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[14] {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[13] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "man_code_dly\[0\] man_code clk 5.844 ns register " "Info: tsu for register \"man_code_dly\[0\]\" (data pin = \"man_code\", clock pin = \"clk\") is 5.844 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.696 ns + Longest pin register " "Info: + Longest pin to register delay is 8.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns man_code 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'man_code'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_code } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.291 ns) + CELL(0.460 ns) 8.696 ns man_code_dly\[0\] 2 REG LCFF_X31_Y12_N19 5 " "Info: 2: + IC(7.291 ns) + CELL(0.460 ns) = 8.696 ns; Loc. = LCFF_X31_Y12_N19; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 16.16 % ) " "Info: Total cell delay = 1.405 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.291 ns ( 83.84 % ) " "Info: Total interconnect delay = 7.291 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.291ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.812 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.812 ns man_code_dly\[0\] 3 REG LCFF_X31_Y12_N19 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.812 ns; Loc. = LCFF_X31_Y12_N19; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.80 % ) " "Info: Total cell delay = 1.766 ns ( 62.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 37.20 % ) " "Info: Total interconnect delay = 1.046 ns ( 37.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.291ns } { 0.000ns 0.945ns 0.460ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk man_sync max_period_mea:inst_p_mea\|period\[13\] 16.712 ns register " "Info: tco from clock \"clk\" to destination pin \"man_sync\" through register \"max_period_mea:inst_p_mea\|period\[13\]\" is 16.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.820 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.820 ns max_period_mea:inst_p_mea\|period\[13\] 3 REG LCFF_X31_Y13_N27 8 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.820 ns; Loc. = LCFF_X31_Y13_N27; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.62 % ) " "Info: Total cell delay = 1.766 ns ( 62.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 37.38 % ) " "Info: Total interconnect delay = 1.054 ns ( 37.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[13] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.588 ns + Longest register pin " "Info: + Longest register to pin delay is 13.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns max_period_mea:inst_p_mea\|period\[13\] 1 REG LCFF_X31_Y13_N27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N27; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.621 ns) 2.874 ns Add2~23 2 COMB LCCOMB_X31_Y13_N22 2 " "Info: 2: + IC(2.253 ns) + CELL(0.621 ns) = 2.874 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 2; COMB Node = 'Add2~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { max_period_mea:inst_p_mea|period[13] Add2~23 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.960 ns Add2~25 3 COMB LCCOMB_X31_Y13_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.960 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 2; COMB Node = 'Add2~25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add2~23 Add2~25 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.046 ns Add2~27 4 COMB LCCOMB_X31_Y13_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.046 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 2; COMB Node = 'Add2~27'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add2~25 Add2~27 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.552 ns Add2~28 5 COMB LCCOMB_X31_Y13_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 3.552 ns; Loc. = LCCOMB_X31_Y13_N28; Fanout = 2; COMB Node = 'Add2~28'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~27 Add2~28 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.614 ns) 5.673 ns Equal0~0 6 COMB LCCOMB_X31_Y10_N0 1 " "Info: 6: + IC(1.507 ns) + CELL(0.614 ns) = 5.673 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { Add2~28 Equal0~0 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.589 ns) 6.629 ns Equal0~4 7 COMB LCCOMB_X31_Y10_N8 1 " "Info: 7: + IC(0.367 ns) + CELL(0.589 ns) = 6.629 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.370 ns) 7.672 ns man_sync~0 8 COMB LCCOMB_X30_Y10_N8 1 " "Info: 8: + IC(0.673 ns) + CELL(0.370 ns) = 7.672 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 1; COMB Node = 'man_sync~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Equal0~4 man_sync~0 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.870 ns) + CELL(3.046 ns) 13.588 ns man_sync 9 PIN PIN_7 0 " "Info: 9: + IC(2.870 ns) + CELL(3.046 ns) = 13.588 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'man_sync'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { man_sync~0 man_sync } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.918 ns ( 43.55 % ) " "Info: Total cell delay = 5.918 ns ( 43.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.670 ns ( 56.45 % ) " "Info: Total interconnect delay = 7.670 ns ( 56.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.588 ns" { max_period_mea:inst_p_mea|period[13] Add2~23 Add2~25 Add2~27 Add2~28 Equal0~0 Equal0~4 man_sync~0 man_sync } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.588 ns" { max_period_mea:inst_p_mea|period[13] {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~28 {} Equal0~0 {} Equal0~4 {} man_sync~0 {} man_sync {} } { 0.000ns 2.253ns 0.000ns 0.000ns 0.000ns 1.507ns 0.367ns 0.673ns 2.870ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.506ns 0.614ns 0.589ns 0.370ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[13] {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.588 ns" { max_period_mea:inst_p_mea|period[13] Add2~23 Add2~25 Add2~27 Add2~28 Equal0~0 Equal0~4 man_sync~0 man_sync } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.588 ns" { max_period_mea:inst_p_mea|period[13] {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~28 {} Equal0~0 {} Equal0~4 {} man_sync~0 {} man_sync {} } { 0.000ns 2.253ns 0.000ns 0.000ns 0.000ns 1.507ns 0.367ns 0.673ns 2.870ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.506ns 0.614ns 0.589ns 0.370ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "man_code_dly\[0\] man_code clk -5.578 ns register " "Info: th for register \"man_code_dly\[0\]\" (data pin = \"man_code\", clock pin = \"clk\") is -5.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.812 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.812 ns man_code_dly\[0\] 3 REG LCFF_X31_Y12_N19 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.812 ns; Loc. = LCFF_X31_Y12_N19; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.80 % ) " "Info: Total cell delay = 1.766 ns ( 62.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 37.20 % ) " "Info: Total interconnect delay = 1.046 ns ( 37.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.696 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns man_code 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'man_code'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_code } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.291 ns) + CELL(0.460 ns) 8.696 ns man_code_dly\[0\] 2 REG LCFF_X31_Y12_N19 5 " "Info: 2: + IC(7.291 ns) + CELL(0.460 ns) = 8.696 ns; Loc. = LCFF_X31_Y12_N19; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.751 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 16.16 % ) " "Info: Total cell delay = 1.405 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.291 ns ( 83.84 % ) " "Info: Total interconnect delay = 7.291 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.291ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.291ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 17:11:34 2013 " "Info: Processing ended: Wed Jul 31 17:11:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
