{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599090457419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599090457440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 20:47:37 2020 " "Processing started: Wed Sep 02 20:47:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599090457440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090457440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Verilog -c MIPS_Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Verilog -c MIPS_Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090457440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599090458912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599090458912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599090482988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090482988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599090483000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090483000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/program_counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599090483015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090483015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599090483029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090483029 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(59) " "Verilog HDL warning at Control_Unit.v(59): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599090483040 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(72) " "Verilog HDL warning at Control_Unit.v(72): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599090483041 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(97) " "Verilog HDL warning at Control_Unit.v(97): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599090483041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599090483044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090483044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_memprog_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_memprog_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_memprog_regfile " "Found entity 1: pc_memprog_regfile" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599090483054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090483054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc_memprog_regfile " "Elaborating entity \"pc_memprog_regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599090483158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory\"" {  } { { "pc_memprog_regfile.v" "instruction_memory" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599090483168 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_memory.v(20) " "Net \"rom.data_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599090483188 "|pc_memprog_regfile|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_memory.v(20) " "Net \"rom.waddr_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599090483188 "|pc_memprog_regfile|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_memory.v(20) " "Net \"rom.we_a\" at instruction_memory.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599090483189 "|pc_memprog_regfile|instruction_memory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter\"" {  } { { "pc_memprog_regfile.v" "program_counter" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599090483215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file\"" {  } { { "pc_memprog_regfile.v" "reg_file" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599090483244 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "A1 reg_file.v(16) " "Verilog HDL warning at reg_file.v(16): object A1 used but never assigned" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599090483247 "|pc_memprog_regfile|reg_file:reg_file"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "A2 reg_file.v(16) " "Verilog HDL warning at reg_file.v(16): object A2 used but never assigned" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599090483247 "|pc_memprog_regfile|reg_file:reg_file"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registradores reg_file.v(24) " "Verilog HDL warning at reg_file.v(24): initial value for variable registradores should be constant" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1599090483248 "|pc_memprog_regfile|reg_file:reg_file"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "A1 0 reg_file.v(16) " "Net \"A1\" at reg_file.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599090483298 "|pc_memprog_regfile|reg_file:reg_file"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "A2 0 reg_file.v(16) " "Net \"A2\" at reg_file.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "reg_file.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599090483299 "|pc_memprog_regfile|reg_file:reg_file"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599090484772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[1\] GND " "Pin \"RD1\[1\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[2\] GND " "Pin \"RD1\[2\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[3\] GND " "Pin \"RD1\[3\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[4\] GND " "Pin \"RD1\[4\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[5\] GND " "Pin \"RD1\[5\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[6\] GND " "Pin \"RD1\[6\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[7\] GND " "Pin \"RD1\[7\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[8\] GND " "Pin \"RD1\[8\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[9\] GND " "Pin \"RD1\[9\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[10\] GND " "Pin \"RD1\[10\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[11\] GND " "Pin \"RD1\[11\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[12\] GND " "Pin \"RD1\[12\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[13\] GND " "Pin \"RD1\[13\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[14\] GND " "Pin \"RD1\[14\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[15\] GND " "Pin \"RD1\[15\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[16\] GND " "Pin \"RD1\[16\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[17\] GND " "Pin \"RD1\[17\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[18\] GND " "Pin \"RD1\[18\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[19\] GND " "Pin \"RD1\[19\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[20\] GND " "Pin \"RD1\[20\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[21\] GND " "Pin \"RD1\[21\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[22\] GND " "Pin \"RD1\[22\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[23\] GND " "Pin \"RD1\[23\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[24\] GND " "Pin \"RD1\[24\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[25\] GND " "Pin \"RD1\[25\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[26\] GND " "Pin \"RD1\[26\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[27\] GND " "Pin \"RD1\[27\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[28\] GND " "Pin \"RD1\[28\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[29\] GND " "Pin \"RD1\[29\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[30\] GND " "Pin \"RD1\[30\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[31\] GND " "Pin \"RD1\[31\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[1\] GND " "Pin \"RD2\[1\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[2\] GND " "Pin \"RD2\[2\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[3\] GND " "Pin \"RD2\[3\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[4\] GND " "Pin \"RD2\[4\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[5\] GND " "Pin \"RD2\[5\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[6\] GND " "Pin \"RD2\[6\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[7\] GND " "Pin \"RD2\[7\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[8\] GND " "Pin \"RD2\[8\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[9\] GND " "Pin \"RD2\[9\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[10\] GND " "Pin \"RD2\[10\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[11\] GND " "Pin \"RD2\[11\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[12\] GND " "Pin \"RD2\[12\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[13\] GND " "Pin \"RD2\[13\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[14\] GND " "Pin \"RD2\[14\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[15\] GND " "Pin \"RD2\[15\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[16\] GND " "Pin \"RD2\[16\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[17\] GND " "Pin \"RD2\[17\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[18\] GND " "Pin \"RD2\[18\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[19\] GND " "Pin \"RD2\[19\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[20\] GND " "Pin \"RD2\[20\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[21\] GND " "Pin \"RD2\[21\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[22\] GND " "Pin \"RD2\[22\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[23\] GND " "Pin \"RD2\[23\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[24\] GND " "Pin \"RD2\[24\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[25\] GND " "Pin \"RD2\[25\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[26\] GND " "Pin \"RD2\[26\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[27\] GND " "Pin \"RD2\[27\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[28\] GND " "Pin \"RD2\[28\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[29\] GND " "Pin \"RD2\[29\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[30\] GND " "Pin \"RD2\[30\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD2\[31\] GND " "Pin \"RD2\[31\]\" is stuck at GND" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599090484851 "|pc_memprog_regfile|RD2[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599090484851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599090485058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/output_files/MIPS_Verilog.map.smsg " "Generated suppressed messages file C:/Users/Gabriel/Documents/IC/MIPS_Verilog/output_files/MIPS_Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090485549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599090485841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599090485841 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegDst " "No output dependent on input pin \"RegDst\"" {  } { { "pc_memprog_regfile.v" "" { Text "C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599090486238 "|pc_memprog_regfile|RegDst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599090486238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599090486240 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599090486240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599090486240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599090486240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599090486269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 20:48:06 2020 " "Processing ended: Wed Sep 02 20:48:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599090486269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599090486269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599090486269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599090486269 ""}
