/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MCSC_V11_30_H
#define IS_SFR_MCSC_V11_30_H

#include "pablo-mmio.h"

enum mcsc_rdma_index {
	MCSC_RDMA_MAX = 0,
};

enum mcsc_wdma_index {
	MCSC_WDMA_W0 = 0,
	MCSC_WDMA_W1,
	MCSC_WDMA_W2,
	MCSC_WDMA_MAX,
};

enum is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Turn on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum is_mcsc_input_source {
	UNKNOWN_INPUT = 0,
	OTF_INPUT,
	DMA_INPUT,
};

enum mcsc_common_ctrl_queue_num {
	MCSC_QUEUE0 = 0,
	MCSC_QUEUE1 = 1,
	MCSC_QUEUE_URGENT = 2,
	MCSC_QUEUE_NUM_MAX
};

enum is_mcsc_data_order {
	MCSC_U_FIRST = 0,
	MCSC_V_FIRST
};

#define INT_PULSE				0
#define INT_LEVEL				1

#define MCSC_TRY_COUNT				20000
#define MCSC_PATH_DRAIN_TOT_LINE		12
#define HBLANK_CYCLE				0x2D

enum mcsc_interrupt_map1 {
	INTR0_MCSC_FRAME_START_INT = 0,
	INTR0_MCSC_FRAME_END_INT = 1,
	INTR0_MCSC_CMDQ_HOLD_INT = 2,
	INTR0_MCSC_SETTING_DONE_INT = 3,
	INTR0_MCSC_C_LOADER_END_INT = 4,
	INTR0_MCSC_COREX_END_INT_0 = 5,
	INTR0_MCSC_COREX_END_INT_1 = 6,
	INTR0_MCSC_ROW_COL_INT = 7,
	INTR0_MCSC_FREEZE_ON_ROW_COL_INT = 8,
	INTR0_MCSC_TRANS_STOP_DONE_INT = 9,
	INTR0_MCSC_CMDQ_ERROR_INT = 10,
	INTR0_MCSC_C_LOADER_ERROR_INT = 11,
	INTR0_MCSC_COREX_ERROR_INT = 12,
	INTR0_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT = 13,
	INTR0_MCSC_CINFIFO_0_OVERLAP_ERROR_INT = 14,
	INTR0_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT = 15,
	INTR0_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT = 16,
	INTR0_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT = 17,
	INTR0_MCSC_CINFIFO_1_OVERLAP_ERROR_INT = 18,
	INTR0_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT = 19,
	INTR0_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT = 20,
	INTR0_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT = 21,
	INTR0_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT = 22,
	INTR0_MCSC_COUTFIFO_0_OVERLAP_ERROR_INT = 23,
	INTR0_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT = 24,
	INTR0_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT = 25,
	INTR0_MCSC_COUTFIFO_1_OVERLAP_ERROR_INT = 26,
	INTR0_MCSC_VOTF_GLOBAL_ERROR_INT = 27,
	INTR0_MCSC_VOTF_LOST_CONNECTION_INT = 28,
	INTR0_MCSC_OTF_SEQ_ID_ERROR_INT = 29,
	INTR0_MCSC_MAX = 32,
};

#define INT0_MCSC_EN_MASK	((0)\
			|(1 << INTR0_MCSC_FRAME_START_INT)\
			|(1 << INTR0_MCSC_FRAME_END_INT)\
			|(1 << INTR0_MCSC_CMDQ_HOLD_INT)\
			|(1 << INTR0_MCSC_SETTING_DONE_INT)\
			|(1 << INTR0_MCSC_C_LOADER_END_INT)\
			|(1 << INTR0_MCSC_COREX_END_INT_0)\
			|(1 << INTR0_MCSC_COREX_END_INT_1)\
			|(1 << INTR0_MCSC_ROW_COL_INT)\
			|(1 << INTR0_MCSC_FREEZE_ON_ROW_COL_INT)\
			|(1 << INTR0_MCSC_TRANS_STOP_DONE_INT)\
			|(1 << INTR0_MCSC_CMDQ_ERROR_INT)\
			|(1 << INTR0_MCSC_C_LOADER_ERROR_INT)\
			|(1 << INTR0_MCSC_COREX_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_VOTF_GLOBAL_ERROR_INT)\
			|(1 << INTR0_MCSC_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR0_MCSC_OTF_SEQ_ID_ERROR_INT)\
)

#define INT0_MCSC_ERR_MASK	((0)\
			/*|(1 << INTR0_MCSC_FRAME_START_INT)*/\
			/*|(1 << INTR0_MCSC_FRAME_END_INT)*/\
			/*|(1 << INTR0_MCSC_CMDQ_HOLD_INT)*/\
			/*|(1 << INTR0_MCSC_SETTING_DONE_INT)*/\
			/*|(1 << INTR0_MCSC_C_LOADER_END_INT)*/\
			/*|(1 << INTR0_MCSC_COREX_END_INT_0)*/\
			/*|(1 << INTR0_MCSC_COREX_END_INT_1)*/\
			/*|(1 << INTR0_MCSC_ROW_COL_INT)*/\
			/*|(1 << INTR0_MCSC_FREEZE_ON_ROW_COL_INT)*/\
			/*|(1 << INTR0_MCSC_TRANS_STOP_DONE_INT)*/\
			|(1 << INTR0_MCSC_CMDQ_ERROR_INT)\
			|(1 << INTR0_MCSC_C_LOADER_ERROR_INT)\
			|(1 << INTR0_MCSC_COREX_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_MCSC_COUTFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_MCSC_VOTF_GLOBAL_ERROR_INT)\
			|(1 << INTR0_MCSC_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR0_MCSC_OTF_SEQ_ID_ERROR_INT)\
)

enum mcsc_interrupt_map2 {
	INTR1_MCSC_DMA_VOTF_LOST_FLUSH = 0,
	INTR1_MCSC_WDMA_M0_FINISH_INT = 1,
	INTR1_MCSC_WDMA_M1_FINISH_INT = 2,
	INTR1_MCSC_WDMA_M2_FINISH_INT = 3,
	INTR1_MCSC_WDMA_VOTF_LOST_CONNECTION_INT = 5,
	INTR1_MCSC_SC0_FINISH_INT = 8,
	INTR1_MCSC_SC1_FINISH_INT = 9,
	INTR1_MCSC_SC2_FINISH_INT = 10,
	INTR1_MCSC_PC0_FINISH_INT = 13,
	INTR1_MCSC_PC1_FINISH_INT = 14,
	INTR1_MCSC_PC2_FINISH_INT = 15,
	INTR1_MCSC_CONV420_0_FINISH_INT = 18,
	INTR1_MCSC_CONV420_1_FINISH_INT = 19,
	INTR1_MCSC_CONV420_2_FINISH_INT = 20,
	INTR1_MCSC_BCHS_0_FINISH_INT = 23,
	INTR1_MCSC_BCHS_1_FINISH_INT = 24,
	INTR1_MCSC_BCHS_2_FINISH_INT = 25,
	INTR1_MCSC_MAX = 32,
};

#define INT1_MCSC_EN_MASK	((0)\
			/*|(1 << INTR1_MCSC_DMA_VOTF_LOST_FLUSH)*/\
			/*|(1 << INTR1_MCSC_WDMA_M0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_WDMA_M1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_WDMA_M2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_WDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR1_MCSC_SC0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_SC1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_SC2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_PC0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_PC1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_PC2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_CONV420_0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_CONV420_1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_CONV420_2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_BCHS_0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_BCHS_1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_BCHS_2_FINISH_INT)*/\
)

#define INT1_MCSC_ERR_MASK	((0)\
			/*|(1 << INTR1_MCSC_DMA_VOTF_LOST_FLUSH)*/\
			/*|(1 << INTR1_MCSC_WDMA_M0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_WDMA_M1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_WDMA_M2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_WDMA_VOTF_LOST_CONNECTION_INT)*/\
			/*|(1 << INTR1_MCSC_SC0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_SC1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_SC2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_PC0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_PC1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_PC2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_CONV420_0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_CONV420_1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_CONV420_2_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_BCHS_0_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_BCHS_1_FINISH_INT)*/\
			/*|(1 << INTR1_MCSC_BCHS_2_FINISH_INT)*/\
)

enum mcsc_interrupt_group_map {
	INTR_GRP_MCSC_FRAME_START_INT = 0,
	INTR_GRP_MCSC_FRAME_END_INT = 1,
	INTR_GRP_MCSC_ERROR_CRPT_INT = 2,
	INTR_GRP_MCSC_CMDQ_HOLD_INT = 3,
	INTR_GRP_MCSC_SETTING_DONE_INT = 4,
	INTR_GRP_MCSC_DEBUG_INT = 5,
	INTR_GRP_MCSC_ENABLE_ALL_INT = 7,
	INTR_GRP_MCSC_MAX,
};

#define INT_GRP_MCSC_EN_MASK	((0)\
			|(1 << INTR_GRP_MCSC_FRAME_START_INT)\
			|(1 << INTR_GRP_MCSC_FRAME_END_INT)\
			|(1 << INTR_GRP_MCSC_ERROR_CRPT_INT)\
			|(1 << INTR_GRP_MCSC_CMDQ_HOLD_INT)\
			|(1 << INTR_GRP_MCSC_SETTING_DONE_INT)\
			|(1 << INTR_GRP_MCSC_DEBUG_INT)\
			|(1 << INTR_GRP_MCSC_ENABLE_ALL_INT)\
			)

#define INT_GRP_MCSC_EN_MASK_FRO_FIRST	((0)\
			|(1 << INTR_GRP_MCSC_FRAME_START_INT)\
			)

#define INT_GRP_MCSC_EN_MASK_FRO_MIDDLE	(0)

#define INT_GRP_MCSC_EN_MASK_FRO_LAST	((0)\
			|(1 << INTR_GRP_MCSC_FRAME_END_INT)\
			)

#define MCSC_REG_CNT	735

static const struct is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000,"CMDQ_ENABLE"},
	{0x0008,"CMDQ_STOP_CRPT_ENABLE"},
	{0x0010,"SW_RESET"},
	{0x0014,"SW_CORE_RESET"},
	{0x0018,"SW_APB_RESET"},
	{0x001c,"TRANS_STOP_REQ"},
	{0x0020,"TRANS_STOP_REQ_RDY"},
	{0x002c,"IP_CLOCK_DOWN_MODE"},
	{0x0030,"IP_PROCESSING"},
	{0x0034,"FORCE_INTERNAL_CLOCK"},
	{0x0038,"DEBUG_CLOCK_ENABLE"},
	{0x003c,"IP_POST_FRAME_GAP"},
	{0x0040,"IP_DRCG_ENABLE"},
	{0x0050,"AUTO_IGNORE_INTERRUPT_ENABLE"},
	{0x0054,"AUTO_IGNORE_PREADY_ENABLE"},
	{0x0058,"IP_USE_SW_FINISH_COND"},
	{0x005c,"SW_FINISH_COND_ENABLE"},
	{0x006c,"IP_CORRUPTED_COND_ENABLE"},
	{0x0080,"IP_USE_OTF_PATH"},
	{0x0084,"IP_USE_CINFIFO_NEW_FRAME_IN"},
	{0x00a0,"IP_USE_EXT_MEM_ENABLE"},
	{0x0210,"YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH"},
	{0x0214,"YUV_MAIN_CTRL_IN_IMG_SZ_HEIGHT"},
	{0x0240,"YUV_MAIN_CTRL_FRO_EN"},
	{0x0244,"YUV_MAIN_CTRL_INPUT_MONO_EN"},
	{0x02a0,"YUV_MAIN_CTRL_CRC_EN"},
	{0x02a4,"YUV_MAIN_CTRL_STALL_THROTTLE_CTRL"},
	{0x02f4,"YUV_MAIN_CTRL_DJAG_SC_HBI"},
	{0x0400,"CMDQ_QUE_CMD_H"},
	{0x0404,"CMDQ_QUE_CMD_M"},
	{0x0408,"CMDQ_QUE_CMD_L"},
	{0x040c,"CMDQ_ADD_TO_QUEUE_0"},
	{0x0410,"CMDQ_ADD_TO_QUEUE_1"},
	{0x0414,"CMDQ_ADD_TO_QUEUE_URGENT"},
	{0x0440,"CMDQ_LOCK"},
	{0x0444,"CMDQ_TIME_SLICE_SEQUENCE"},
	{0x0448,"CMDQ_TS_SEQ_END_POINT"},
	{0x044c,"CMDQ_TS_SEQ_COUNT_RESET"},
	{0x0450,"CMDQ_CTRL_SETSEL_EN"},
	{0x0454,"CMDQ_SETSEL"},
	{0x0458,"CMDQ_PUSH_BACK_TO_QUEUE"},
	{0x0460,"CMDQ_FLUSH_QUEUE_0"},
	{0x0464,"CMDQ_FLUSH_QUEUE_1"},
	{0x0468,"CMDQ_FLUSH_QUEUE_URGENT"},
	{0x046c,"CMDQ_SWAP_QUEUE_0"},
	{0x0470,"CMDQ_SWAP_QUEUE_1"},
	{0x0474,"CMDQ_SWAP_QUEUE_URGENT"},
	{0x0478,"CMDQ_ROTATE_QUEUE_0"},
	{0x047c,"CMDQ_ROTATE_QUEUE_1"},
	{0x0480,"CMDQ_ROTATE_QUEUE_URGENT"},
	{0x0484,"CMDQ_HOLD_MARK_QUEUE_0"},
	{0x0488,"CMDQ_HOLD_MARK_QUEUE_1"},
	{0x048c,"CMDQ_HOLD_MARK_QUEUE_URGENT"},
	{0x0490,"CMDQ_DEBUG_STATUS_TIME_SLICE"},
	{0x0494,"CMDQ_DEBUG_STATUS_PRE_LOAD"},
	{0x049c,"CMDQ_VHD_CONTROL"},
	{0x04a0,"CMDQ_FRAME_COUNTER_INC_TYPE"},
	{0x04a4,"CMDQ_FRAME_COUNTER_RESET"},
	{0x04a8,"CMDQ_FRAME_COUNTER"},
	{0x04ac,"CMDQ_FRAME_ID"},
	{0x04b0,"CMDQ_QUEUE_0_INFO"},
	{0x04b4,"CMDQ_QUEUE_0_RPTR_FOR_DEBUG"},
	{0x04b8,"CMDQ_DEBUG_QUE_0_CMD_H"},
	{0x04bc,"CMDQ_DEBUG_QUE_0_CMD_M"},
	{0x04c0,"CMDQ_DEBUG_QUE_0_CMD_L"},
	{0x04c4,"CMDQ_QUEUE_1_INFO"},
	{0x04c8,"CMDQ_QUEUE_1_RPTR_FOR_DEBUG"},
	{0x04cc,"CMDQ_DEBUG_QUE_1_CMD_H"},
	{0x04d0,"CMDQ_DEBUG_QUE_1_CMD_M"},
	{0x04d4,"CMDQ_DEBUG_QUE_1_CMD_L"},
	{0x04d8,"CMDQ_QUEUE_URGENT_INFO"},
	{0x04dc,"CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG"},
	{0x04e0,"CMDQ_DEBUG_QUE_URGENT_CMD_H"},
	{0x04e4,"CMDQ_DEBUG_QUE_URGENT_CMD_M"},
	{0x04e8,"CMDQ_DEBUG_QUE_URGENT_CMD_L"},
	{0x04ec,"CMDQ_DEBUG_STATUS"},
	{0x04f0,"CMDQ_INT"},
	{0x04f4,"CMDQ_INT_ENABLE"},
	{0x04f8,"CMDQ_INT_STATUS"},
	{0x04fc,"CMDQ_INT_CLEAR"},
	{0x0500,"C_LOADER_ENABLE"},
	{0x0504,"C_LOADER_RESET"},
	{0x0508,"C_LOADER_FAST_MODE"},
	{0x050c,"C_LOADER_REMAP_EN"},
	{0x0510,"C_LOADER_ACCESS_INTERVAL"},
	{0x0540,"C_LOADER_REMAP_00_ADDR"},
	{0x0544,"C_LOADER_REMAP_01_ADDR"},
	{0x0548,"C_LOADER_REMAP_02_ADDR"},
	{0x054c,"C_LOADER_REMAP_03_ADDR"},
	{0x0550,"C_LOADER_REMAP_04_ADDR"},
	{0x0554,"C_LOADER_REMAP_05_ADDR"},
	{0x0558,"C_LOADER_REMAP_06_ADDR"},
	{0x055c,"C_LOADER_REMAP_07_ADDR"},
	{0x05c0,"C_LOADER_DEBUG_STATUS"},
	{0x05c4,"C_LOADER_DEBUG_HEADER_REQ_COUNTER"},
	{0x05c8,"C_LOADER_DEBUG_HEADER_APB_COUNTER"},
	{0x0600,"COREX_ENABLE"},
	{0x0604,"COREX_RESET"},
	{0x0608,"COREX_FAST_MODE"},
	{0x060c,"COREX_UPDATE_TYPE_0"},
	{0x0610,"COREX_UPDATE_TYPE_1"},
	{0x0614,"COREX_UPDATE_MODE_0"},
	{0x0618,"COREX_UPDATE_MODE_1"},
	{0x061c,"COREX_START_0"},
	{0x0620,"COREX_START_1"},
	{0x0624,"COREX_COPY_FROM_IP_0"},
	{0x0628,"COREX_COPY_FROM_IP_1"},
	{0x062c,"COREX_STATUS_0"},
	{0x0630,"COREX_STATUS_1"},
	{0x0634,"COREX_PRE_ADDR_CONFIG"},
	{0x0638,"COREX_PRE_DATA_CONFIG"},
	{0x063c,"COREX_POST_ADDR_CONFIG"},
	{0x0640,"COREX_POST_DATA_CONFIG"},
	{0x0644,"COREX_PRE_POST_CONFIG_EN"},
	{0x0648,"COREX_TYPE_WRITE"},
	{0x064c,"COREX_TYPE_WRITE_TRIGGER"},
	{0x0650,"COREX_TYPE_READ"},
	{0x0654,"COREX_TYPE_READ_OFFSET"},
	{0x0658,"COREX_INT"},
	{0x065c,"COREX_INT_STATUS"},
	{0x0660,"COREX_INT_CLEAR"},
	{0x0664,"COREX_INT_ENABLE"},
	{0x0800,"INT_REQ_INT0"},
	{0x0804,"INT_REQ_INT0_ENABLE"},
	{0x0808,"INT_REQ_INT0_STATUS"},
	{0x080c,"INT_REQ_INT0_CLEAR"},
	{0x0810,"INT_REQ_INT1"},
	{0x0814,"INT_REQ_INT1_ENABLE"},
	{0x0818,"INT_REQ_INT1_STATUS"},
	{0x081c,"INT_REQ_INT1_CLEAR"},
	{0x0900,"INT_HIST_CURINT0"},
	{0x0904,"INT_HIST_CURINT0_ENABLE"},
	{0x0908,"INT_HIST_CURINT0_STATUS"},
	{0x090c,"INT_HIST_CURINT1"},
	{0x0910,"INT_HIST_CURINT1_ENABLE"},
	{0x0914,"INT_HIST_CURINT1_STATUS"},
	{0x0918,"INT_HIST_00_FRAME_ID"},
	{0x091c,"INT_HIST_00_INT0"},
	{0x0920,"INT_HIST_00_INT1"},
	{0x0924,"INT_HIST_01_FRAME_ID"},
	{0x0928,"INT_HIST_01_INT0"},
	{0x092c,"INT_HIST_01_INT1"},
	{0x0930,"INT_HIST_02_FRAME_ID"},
	{0x0934,"INT_HIST_02_INT0"},
	{0x0938,"INT_HIST_02_INT1"},
	{0x093c,"INT_HIST_03_FRAME_ID"},
	{0x0940,"INT_HIST_03_INT0"},
	{0x0944,"INT_HIST_03_INT1"},
	{0x0948,"INT_HIST_04_FRAME_ID"},
	{0x094c,"INT_HIST_04_INT0"},
	{0x0950,"INT_HIST_04_INT1"},
	{0x0954,"INT_HIST_05_FRAME_ID"},
	{0x0958,"INT_HIST_05_INT0"},
	{0x095c,"INT_HIST_05_INT1"},
	{0x0960,"INT_HIST_06_FRAME_ID"},
	{0x0964,"INT_HIST_06_INT0"},
	{0x0968,"INT_HIST_06_INT1"},
	{0x096c,"INT_HIST_07_FRAME_ID"},
	{0x0970,"INT_HIST_07_INT0"},
	{0x0974,"INT_HIST_07_INT1"},
	{0x0b00,"SECU_CTRL_SEQID"},
	{0x0b10,"SECU_CTRL_TZINFO_SEQID_0"},
	{0x0b14,"SECU_CTRL_TZINFO_SEQID_1"},
	{0x0b18,"SECU_CTRL_TZINFO_SEQID_2"},
	{0x0b1c,"SECU_CTRL_TZINFO_SEQID_3"},
	{0x0b20,"SECU_CTRL_TZINFO_SEQID_4"},
	{0x0b24,"SECU_CTRL_TZINFO_SEQID_5"},
	{0x0b28,"SECU_CTRL_TZINFO_SEQID_6"},
	{0x0b2c,"SECU_CTRL_TZINFO_SEQID_7"},
	{0x0b58,"SECU_OTF_SEQ_ID_PROT_ENABLE"},
	{0x0e00,"PERF_MONITOR_ENABLE"},
	{0x0e04,"PERF_MONITOR_CLEAR"},
	{0x0e08,"PERF_MONITOR_INT_USER_SEL"},
	{0x0e40,"PERF_MONITOR_INT_START"},
	{0x0e44,"PERF_MONITOR_INT_END"},
	{0x0e48,"PERF_MONITOR_INT_USER"},
	{0x0e4c,"PERF_MONITOR_PROCESS_PRE_CONFIG"},
	{0x0e50,"PERF_MONITOR_PROCESS_FRAME"},
	{0x0f00,"IP_VERSION"},
	{0x0f04,"COMMON_CTRL_VERSION"},
	{0x0f08,"QCH_STATUS"},
	{0x0f0c,"IDLENESS_STATUS"},
	{0x0f40,"IP_BUSY_MONITOR_0"},
	{0x0f44,"IP_BUSY_MONITOR_1"},
	{0x0f48,"IP_BUSY_MONITOR_2"},
	{0x0f4c,"IP_BUSY_MONITOR_3"},
	{0x0f60,"IP_STALL_OUT_STATUS_0"},
	{0x0f64,"IP_STALL_OUT_STATUS_1"},
	{0x0f68,"IP_STALL_OUT_STATUS_2"},
	{0x0f6c,"IP_STALL_OUT_STATUS_3"},
	{0x0f80,"STOPEN_CRC_STOP_VALID_COUNT"},
	{0x0fd0,"IP_ROL_RESET"},
	{0x0fd4,"IP_ROL_MODE"},
	{0x0fd8,"IP_ROL_SELECT"},
	{0x0fe0,"IP_INT_ON_COL_ROW"},
	{0x0fe4,"IP_INT_ON_COL_ROW_POS"},
	{0x0ff0,"FREEZE_EN"},
	{0x0ff4,"FREEZE_COL_ROW_POS"},
	{0x0ff8,"FREEZE_CORRUPTED_ENABLE"},
	{0x1000,"YUV_CINFIFO_ENABLE"},
	{0x1004,"YUV_CINFIFO_CONFIG"},
	{0x1008,"YUV_CINFIFO_STALL_CTRL"},
	{0x100c,"YUV_CINFIFO_INTERVAL_VBLANK"},
	{0x1010,"YUV_CINFIFO_INTERVALS"},
	{0x1014,"YUV_CINFIFO_STATUS"},
	{0x1018,"YUV_CINFIFO_INPUT_CNT"},
	{0x101c,"YUV_CINFIFO_STALL_CNT"},
	{0x1020,"YUV_CINFIFO_FIFO_FULLNESS"},
	{0x10fc,"YUV_CINFIFO_STREAM_CRC"},
	{0x1600,"STAT_RDMACL_ENABLE"},
	{0x1604,"STAT_RDMACL_COMP_CTRL"},
	{0x1610,"STAT_RDMACL_DATA_FORMAT"},
	{0x1614,"STAT_RDMACL_MONO_MODE"},
	{0x1620,"STAT_RDMACL_WIDTH"},
	{0x1624,"STAT_RDMACL_HEIGHT"},
	{0x1628,"STAT_RDMACL_STRIDE_1P"},
	{0x1640,"STAT_RDMACL_MAX_MO"},
	{0x1644,"STAT_RDMACL_LINE_GAP"},
	{0x1648,"STAT_RDMACL_MAX_BL"},
	{0x164c,"STAT_RDMACL_BUSINFO"},
	{0x1650,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x1654,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x1658,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x165c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x1660,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x1664,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x1668,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x166c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x1790,"STAT_RDMACL_IMG_CRC_1P"},
	{0x17b0,"STAT_RDMACL_MON_STATUS_0"},
	{0x17b4,"STAT_RDMACL_MON_STATUS_1"},
	{0x17b8,"STAT_RDMACL_MON_STATUS_2"},
	{0x17bc,"STAT_RDMACL_MON_STATUS_3"},
	{0x2000,"YUV_WDMASC_W0_ENABLE"},
	{0x2004,"YUV_WDMASC_W0_COMP_CTRL"},
	{0x2010,"YUV_WDMASC_W0_DATA_FORMAT"},
	{0x2014,"YUV_WDMASC_W0_MONO_CTRL"},
	{0x2020,"YUV_WDMASC_W0_WIDTH"},
	{0x2024,"YUV_WDMASC_W0_HEIGHT"},
	{0x2028,"YUV_WDMASC_W0_STRIDE_1P"},
	{0x202c,"YUV_WDMASC_W0_STRIDE_2P"},
	{0x2030,"YUV_WDMASC_W0_STRIDE_3P"},
	{0x203c,"YUV_WDMASC_W0_VOTF_EN"},
	{0x2040,"YUV_WDMASC_W0_MAX_MO"},
	{0x2044,"YUV_WDMASC_W0_LINE_GAP"},
	{0x2048,"YUV_WDMASC_W0_MAX_BL"},
	{0x204c,"YUV_WDMASC_W0_BUSINFO"},
	{0x2050,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2054,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2058,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x205c,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2060,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2064,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2068,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x206c,"YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2090,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2094,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2098,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x209c,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x20a0,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x20a4,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x20a8,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x20ac,"YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x20d0,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x20d4,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x20d8,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x20dc,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x20e0,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x20e4,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x20e8,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x20ec,"YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2190,"YUV_WDMASC_W0_IMG_CRC_1P"},
	{0x2194,"YUV_WDMASC_W0_IMG_CRC_2P"},
	{0x2198,"YUV_WDMASC_W0_IMG_CRC_3P"},
	{0x21b0,"YUV_WDMASC_W0_MON_STATUS_0"},
	{0x21b4,"YUV_WDMASC_W0_MON_STATUS_1"},
	{0x21b8,"YUV_WDMASC_W0_MON_STATUS_2"},
	{0x21bc,"YUV_WDMASC_W0_MON_STATUS_3"},
	{0x21d0,"YUV_WDMASC_W0_BW_LIMIT_0"},
	{0x21d4,"YUV_WDMASC_W0_BW_LIMIT_1"},
	{0x21d8,"YUV_WDMASC_W0_BW_LIMIT_2"},
	{0x21f8,"YUV_WDMASC_W0_FLIP_CONTROL"},
	{0x21fc,"YUV_WDMASC_W0_RGB_ALPHA"},
	{0x2200,"YUV_WDMASC_W1_ENABLE"},
	{0x2204,"YUV_WDMASC_W1_COMP_CTRL"},
	{0x2210,"YUV_WDMASC_W1_DATA_FORMAT"},
	{0x2214,"YUV_WDMASC_W1_MONO_CTRL"},
	{0x2220,"YUV_WDMASC_W1_WIDTH"},
	{0x2224,"YUV_WDMASC_W1_HEIGHT"},
	{0x2228,"YUV_WDMASC_W1_STRIDE_1P"},
	{0x222c,"YUV_WDMASC_W1_STRIDE_2P"},
	{0x2230,"YUV_WDMASC_W1_STRIDE_3P"},
	{0x223c,"YUV_WDMASC_W1_VOTF_EN"},
	{0x2240,"YUV_WDMASC_W1_MAX_MO"},
	{0x2244,"YUV_WDMASC_W1_LINE_GAP"},
	{0x2248,"YUV_WDMASC_W1_MAX_BL"},
	{0x224c,"YUV_WDMASC_W1_BUSINFO"},
	{0x2250,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2254,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2258,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x225c,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2260,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2264,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2268,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x226c,"YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2290,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2294,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2298,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x229c,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x22a0,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x22a4,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x22a8,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x22ac,"YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x22d0,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x22d4,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x22d8,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x22dc,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x22e0,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x22e4,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x22e8,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x22ec,"YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2390,"YUV_WDMASC_W1_IMG_CRC_1P"},
	{0x2394,"YUV_WDMASC_W1_IMG_CRC_2P"},
	{0x2398,"YUV_WDMASC_W1_IMG_CRC_3P"},
	{0x23b0,"YUV_WDMASC_W1_MON_STATUS_0"},
	{0x23b4,"YUV_WDMASC_W1_MON_STATUS_1"},
	{0x23b8,"YUV_WDMASC_W1_MON_STATUS_2"},
	{0x23bc,"YUV_WDMASC_W1_MON_STATUS_3"},
	{0x23d0,"YUV_WDMASC_W1_BW_LIMIT_0"},
	{0x23d4,"YUV_WDMASC_W1_BW_LIMIT_1"},
	{0x23d8,"YUV_WDMASC_W1_BW_LIMIT_2"},
	{0x23f8,"YUV_WDMASC_W1_FLIP_CONTROL"},
	{0x23fc,"YUV_WDMASC_W1_RGB_ALPHA"},
	{0x2400,"YUV_WDMASC_W2_ENABLE"},
	{0x2404,"YUV_WDMASC_W2_COMP_CTRL"},
	{0x2410,"YUV_WDMASC_W2_DATA_FORMAT"},
	{0x2414,"YUV_WDMASC_W2_MONO_CTRL"},
	{0x2420,"YUV_WDMASC_W2_WIDTH"},
	{0x2424,"YUV_WDMASC_W2_HEIGHT"},
	{0x2428,"YUV_WDMASC_W2_STRIDE_1P"},
	{0x242c,"YUV_WDMASC_W2_STRIDE_2P"},
	{0x2430,"YUV_WDMASC_W2_STRIDE_3P"},
	{0x243c,"YUV_WDMASC_W2_VOTF_EN"},
	{0x2440,"YUV_WDMASC_W2_MAX_MO"},
	{0x2444,"YUV_WDMASC_W2_LINE_GAP"},
	{0x2448,"YUV_WDMASC_W2_MAX_BL"},
	{0x244c,"YUV_WDMASC_W2_BUSINFO"},
	{0x2450,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0"},
	{0x2454,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1"},
	{0x2458,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2"},
	{0x245c,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3"},
	{0x2460,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4"},
	{0x2464,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5"},
	{0x2468,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6"},
	{0x246c,"YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7"},
	{0x2490,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0"},
	{0x2494,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1"},
	{0x2498,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2"},
	{0x249c,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3"},
	{0x24a0,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4"},
	{0x24a4,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5"},
	{0x24a8,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6"},
	{0x24ac,"YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7"},
	{0x24d0,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0"},
	{0x24d4,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1"},
	{0x24d8,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2"},
	{0x24dc,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3"},
	{0x24e0,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4"},
	{0x24e4,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5"},
	{0x24e8,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6"},
	{0x24ec,"YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7"},
	{0x2590,"YUV_WDMASC_W2_IMG_CRC_1P"},
	{0x2594,"YUV_WDMASC_W2_IMG_CRC_2P"},
	{0x2598,"YUV_WDMASC_W2_IMG_CRC_3P"},
	{0x25b0,"YUV_WDMASC_W2_MON_STATUS_0"},
	{0x25b4,"YUV_WDMASC_W2_MON_STATUS_1"},
	{0x25b8,"YUV_WDMASC_W2_MON_STATUS_2"},
	{0x25bc,"YUV_WDMASC_W2_MON_STATUS_3"},
	{0x25d0,"YUV_WDMASC_W2_BW_LIMIT_0"},
	{0x25d4,"YUV_WDMASC_W2_BW_LIMIT_1"},
	{0x25d8,"YUV_WDMASC_W2_BW_LIMIT_2"},
	{0x25f8,"YUV_WDMASC_W2_FLIP_CONTROL"},
	{0x25fc,"YUV_WDMASC_W2_RGB_ALPHA"},
	{0x2f00,"YUV_WDMASC_W0_DITHER"},
	{0x2f04,"YUV_WDMASC_W0_RGB_CONV444_WEIGHT"},
	{0x2f08,"YUV_WDMASC_W0_PER_SUB_FRAME_EN"},
	{0x2f10,"YUV_WDMASC_W0_COMP_SRAM_START_ADDR"},
	{0x2f20,"YUV_WDMASC_W1_DITHER"},
	{0x2f24,"YUV_WDMASC_W1_RGB_CONV444_WEIGHT"},
	{0x2f28,"YUV_WDMASC_W1_PER_SUB_FRAME_EN"},
	{0x2f30,"YUV_WDMASC_W1_COMP_SRAM_START_ADDR"},
	{0x2f40,"YUV_WDMASC_W2_DITHER"},
	{0x2f44,"YUV_WDMASC_W2_RGB_CONV444_WEIGHT"},
	{0x2f48,"YUV_WDMASC_W2_PER_SUB_FRAME_EN"},
	{0x2fc0,"YUV_WDMASC_RGB_OFFSET"},
	{0x2fc4,"YUV_WDMASC_RGB_COEF_0"},
	{0x2fc8,"YUV_WDMASC_RGB_COEF_1"},
	{0x2fcc,"YUV_WDMASC_RGB_COEF_2"},
	{0x2fd0,"YUV_WDMASC_RGB_COEF_3"},
	{0x2fd4,"YUV_WDMASC_RGB_COEF_4"},
	{0x5000,"YUV_POLY_SC0_CTRL"},
	{0x5004,"YUV_POLY_SC0_SRC_POS"},
	{0x5008,"YUV_POLY_SC0_SRC_SIZE"},
	{0x500c,"YUV_POLY_SC0_DST_SIZE"},
	{0x5010,"YUV_POLY_SC0_H_RATIO"},
	{0x5014,"YUV_POLY_SC0_V_RATIO"},
	{0x5018,"YUV_POLY_SC0_H_INIT_PHASE_OFFSET"},
	{0x501c,"YUV_POLY_SC0_V_INIT_PHASE_OFFSET"},
	{0x5020,"YUV_POLY_SC0_ROUND_MODE"},
	{0x5024,"YUV_POLY_SC0_V_COEFF_0_01"},
	{0x5028,"YUV_POLY_SC0_V_COEFF_0_23"},
	{0x502c,"YUV_POLY_SC0_V_COEFF_1_01"},
	{0x5030,"YUV_POLY_SC0_V_COEFF_1_23"},
	{0x5034,"YUV_POLY_SC0_V_COEFF_2_01"},
	{0x5038,"YUV_POLY_SC0_V_COEFF_2_23"},
	{0x503c,"YUV_POLY_SC0_V_COEFF_3_01"},
	{0x5040,"YUV_POLY_SC0_V_COEFF_3_23"},
	{0x5044,"YUV_POLY_SC0_V_COEFF_4_01"},
	{0x5048,"YUV_POLY_SC0_V_COEFF_4_23"},
	{0x504c,"YUV_POLY_SC0_V_COEFF_5_01"},
	{0x5050,"YUV_POLY_SC0_V_COEFF_5_23"},
	{0x5054,"YUV_POLY_SC0_V_COEFF_6_01"},
	{0x5058,"YUV_POLY_SC0_V_COEFF_6_23"},
	{0x505c,"YUV_POLY_SC0_V_COEFF_7_01"},
	{0x5060,"YUV_POLY_SC0_V_COEFF_7_23"},
	{0x5064,"YUV_POLY_SC0_V_COEFF_8_01"},
	{0x5068,"YUV_POLY_SC0_V_COEFF_8_23"},
	{0x506c,"YUV_POLY_SC0_H_COEFF_0_01"},
	{0x5070,"YUV_POLY_SC0_H_COEFF_0_23"},
	{0x5074,"YUV_POLY_SC0_H_COEFF_0_45"},
	{0x5078,"YUV_POLY_SC0_H_COEFF_0_67"},
	{0x507c,"YUV_POLY_SC0_H_COEFF_1_01"},
	{0x5080,"YUV_POLY_SC0_H_COEFF_1_23"},
	{0x5084,"YUV_POLY_SC0_H_COEFF_1_45"},
	{0x5088,"YUV_POLY_SC0_H_COEFF_1_67"},
	{0x508c,"YUV_POLY_SC0_H_COEFF_2_01"},
	{0x5090,"YUV_POLY_SC0_H_COEFF_2_23"},
	{0x5094,"YUV_POLY_SC0_H_COEFF_2_45"},
	{0x5098,"YUV_POLY_SC0_H_COEFF_2_67"},
	{0x509c,"YUV_POLY_SC0_H_COEFF_3_01"},
	{0x50a0,"YUV_POLY_SC0_H_COEFF_3_23"},
	{0x50a4,"YUV_POLY_SC0_H_COEFF_3_45"},
	{0x50a8,"YUV_POLY_SC0_H_COEFF_3_67"},
	{0x50ac,"YUV_POLY_SC0_H_COEFF_4_01"},
	{0x50b0,"YUV_POLY_SC0_H_COEFF_4_23"},
	{0x50b4,"YUV_POLY_SC0_H_COEFF_4_45"},
	{0x50b8,"YUV_POLY_SC0_H_COEFF_4_67"},
	{0x50bc,"YUV_POLY_SC0_H_COEFF_5_01"},
	{0x50c0,"YUV_POLY_SC0_H_COEFF_5_23"},
	{0x50c4,"YUV_POLY_SC0_H_COEFF_5_45"},
	{0x50c8,"YUV_POLY_SC0_H_COEFF_5_67"},
	{0x50cc,"YUV_POLY_SC0_H_COEFF_6_01"},
	{0x50d0,"YUV_POLY_SC0_H_COEFF_6_23"},
	{0x50d4,"YUV_POLY_SC0_H_COEFF_6_45"},
	{0x50d8,"YUV_POLY_SC0_H_COEFF_6_67"},
	{0x50dc,"YUV_POLY_SC0_H_COEFF_7_01"},
	{0x50e0,"YUV_POLY_SC0_H_COEFF_7_23"},
	{0x50e4,"YUV_POLY_SC0_H_COEFF_7_45"},
	{0x50e8,"YUV_POLY_SC0_H_COEFF_7_67"},
	{0x50ec,"YUV_POLY_SC0_H_COEFF_8_01"},
	{0x50f0,"YUV_POLY_SC0_H_COEFF_8_23"},
	{0x50f4,"YUV_POLY_SC0_H_COEFF_8_45"},
	{0x50f8,"YUV_POLY_SC0_H_COEFF_8_67"},
	{0x5100,"YUV_POLY_SC1_CTRL"},
	{0x5104,"YUV_POLY_SC1_SRC_POS"},
	{0x5108,"YUV_POLY_SC1_SRC_SIZE"},
	{0x510c,"YUV_POLY_SC1_DST_SIZE"},
	{0x5110,"YUV_POLY_SC1_H_RATIO"},
	{0x5114,"YUV_POLY_SC1_V_RATIO"},
	{0x5118,"YUV_POLY_SC1_H_INIT_PHASE_OFFSET"},
	{0x511c,"YUV_POLY_SC1_V_INIT_PHASE_OFFSET"},
	{0x5120,"YUV_POLY_SC1_ROUND_MODE"},
	{0x5124,"YUV_POLY_SC1_V_COEFF_0_01"},
	{0x5128,"YUV_POLY_SC1_V_COEFF_0_23"},
	{0x512c,"YUV_POLY_SC1_V_COEFF_1_01"},
	{0x5130,"YUV_POLY_SC1_V_COEFF_1_23"},
	{0x5134,"YUV_POLY_SC1_V_COEFF_2_01"},
	{0x5138,"YUV_POLY_SC1_V_COEFF_2_23"},
	{0x513c,"YUV_POLY_SC1_V_COEFF_3_01"},
	{0x5140,"YUV_POLY_SC1_V_COEFF_3_23"},
	{0x5144,"YUV_POLY_SC1_V_COEFF_4_01"},
	{0x5148,"YUV_POLY_SC1_V_COEFF_4_23"},
	{0x514c,"YUV_POLY_SC1_V_COEFF_5_01"},
	{0x5150,"YUV_POLY_SC1_V_COEFF_5_23"},
	{0x5154,"YUV_POLY_SC1_V_COEFF_6_01"},
	{0x5158,"YUV_POLY_SC1_V_COEFF_6_23"},
	{0x515c,"YUV_POLY_SC1_V_COEFF_7_01"},
	{0x5160,"YUV_POLY_SC1_V_COEFF_7_23"},
	{0x5164,"YUV_POLY_SC1_V_COEFF_8_01"},
	{0x5168,"YUV_POLY_SC1_V_COEFF_8_23"},
	{0x516c,"YUV_POLY_SC1_H_COEFF_0_01"},
	{0x5170,"YUV_POLY_SC1_H_COEFF_0_23"},
	{0x5174,"YUV_POLY_SC1_H_COEFF_0_45"},
	{0x5178,"YUV_POLY_SC1_H_COEFF_0_67"},
	{0x517c,"YUV_POLY_SC1_H_COEFF_1_01"},
	{0x5180,"YUV_POLY_SC1_H_COEFF_1_23"},
	{0x5184,"YUV_POLY_SC1_H_COEFF_1_45"},
	{0x5188,"YUV_POLY_SC1_H_COEFF_1_67"},
	{0x518c,"YUV_POLY_SC1_H_COEFF_2_01"},
	{0x5190,"YUV_POLY_SC1_H_COEFF_2_23"},
	{0x5194,"YUV_POLY_SC1_H_COEFF_2_45"},
	{0x5198,"YUV_POLY_SC1_H_COEFF_2_67"},
	{0x519c,"YUV_POLY_SC1_H_COEFF_3_01"},
	{0x51a0,"YUV_POLY_SC1_H_COEFF_3_23"},
	{0x51a4,"YUV_POLY_SC1_H_COEFF_3_45"},
	{0x51a8,"YUV_POLY_SC1_H_COEFF_3_67"},
	{0x51ac,"YUV_POLY_SC1_H_COEFF_4_01"},
	{0x51b0,"YUV_POLY_SC1_H_COEFF_4_23"},
	{0x51b4,"YUV_POLY_SC1_H_COEFF_4_45"},
	{0x51b8,"YUV_POLY_SC1_H_COEFF_4_67"},
	{0x51bc,"YUV_POLY_SC1_H_COEFF_5_01"},
	{0x51c0,"YUV_POLY_SC1_H_COEFF_5_23"},
	{0x51c4,"YUV_POLY_SC1_H_COEFF_5_45"},
	{0x51c8,"YUV_POLY_SC1_H_COEFF_5_67"},
	{0x51cc,"YUV_POLY_SC1_H_COEFF_6_01"},
	{0x51d0,"YUV_POLY_SC1_H_COEFF_6_23"},
	{0x51d4,"YUV_POLY_SC1_H_COEFF_6_45"},
	{0x51d8,"YUV_POLY_SC1_H_COEFF_6_67"},
	{0x51dc,"YUV_POLY_SC1_H_COEFF_7_01"},
	{0x51e0,"YUV_POLY_SC1_H_COEFF_7_23"},
	{0x51e4,"YUV_POLY_SC1_H_COEFF_7_45"},
	{0x51e8,"YUV_POLY_SC1_H_COEFF_7_67"},
	{0x51ec,"YUV_POLY_SC1_H_COEFF_8_01"},
	{0x51f0,"YUV_POLY_SC1_H_COEFF_8_23"},
	{0x51f4,"YUV_POLY_SC1_H_COEFF_8_45"},
	{0x51f8,"YUV_POLY_SC1_H_COEFF_8_67"},
	{0x5200,"YUV_POLY_SC2_CTRL"},
	{0x5204,"YUV_POLY_SC2_SRC_POS"},
	{0x5208,"YUV_POLY_SC2_SRC_SIZE"},
	{0x520c,"YUV_POLY_SC2_DST_SIZE"},
	{0x5210,"YUV_POLY_SC2_H_RATIO"},
	{0x5214,"YUV_POLY_SC2_V_RATIO"},
	{0x5218,"YUV_POLY_SC2_H_INIT_PHASE_OFFSET"},
	{0x521c,"YUV_POLY_SC2_V_INIT_PHASE_OFFSET"},
	{0x5220,"YUV_POLY_SC2_ROUND_MODE"},
	{0x5224,"YUV_POLY_SC2_V_COEFF_0_01"},
	{0x5228,"YUV_POLY_SC2_V_COEFF_0_23"},
	{0x522c,"YUV_POLY_SC2_V_COEFF_1_01"},
	{0x5230,"YUV_POLY_SC2_V_COEFF_1_23"},
	{0x5234,"YUV_POLY_SC2_V_COEFF_2_01"},
	{0x5238,"YUV_POLY_SC2_V_COEFF_2_23"},
	{0x523c,"YUV_POLY_SC2_V_COEFF_3_01"},
	{0x5240,"YUV_POLY_SC2_V_COEFF_3_23"},
	{0x5244,"YUV_POLY_SC2_V_COEFF_4_01"},
	{0x5248,"YUV_POLY_SC2_V_COEFF_4_23"},
	{0x524c,"YUV_POLY_SC2_V_COEFF_5_01"},
	{0x5250,"YUV_POLY_SC2_V_COEFF_5_23"},
	{0x5254,"YUV_POLY_SC2_V_COEFF_6_01"},
	{0x5258,"YUV_POLY_SC2_V_COEFF_6_23"},
	{0x525c,"YUV_POLY_SC2_V_COEFF_7_01"},
	{0x5260,"YUV_POLY_SC2_V_COEFF_7_23"},
	{0x5264,"YUV_POLY_SC2_V_COEFF_8_01"},
	{0x5268,"YUV_POLY_SC2_V_COEFF_8_23"},
	{0x526c,"YUV_POLY_SC2_H_COEFF_0_01"},
	{0x5270,"YUV_POLY_SC2_H_COEFF_0_23"},
	{0x5274,"YUV_POLY_SC2_H_COEFF_0_45"},
	{0x5278,"YUV_POLY_SC2_H_COEFF_0_67"},
	{0x527c,"YUV_POLY_SC2_H_COEFF_1_01"},
	{0x5280,"YUV_POLY_SC2_H_COEFF_1_23"},
	{0x5284,"YUV_POLY_SC2_H_COEFF_1_45"},
	{0x5288,"YUV_POLY_SC2_H_COEFF_1_67"},
	{0x528c,"YUV_POLY_SC2_H_COEFF_2_01"},
	{0x5290,"YUV_POLY_SC2_H_COEFF_2_23"},
	{0x5294,"YUV_POLY_SC2_H_COEFF_2_45"},
	{0x5298,"YUV_POLY_SC2_H_COEFF_2_67"},
	{0x529c,"YUV_POLY_SC2_H_COEFF_3_01"},
	{0x52a0,"YUV_POLY_SC2_H_COEFF_3_23"},
	{0x52a4,"YUV_POLY_SC2_H_COEFF_3_45"},
	{0x52a8,"YUV_POLY_SC2_H_COEFF_3_67"},
	{0x52ac,"YUV_POLY_SC2_H_COEFF_4_01"},
	{0x52b0,"YUV_POLY_SC2_H_COEFF_4_23"},
	{0x52b4,"YUV_POLY_SC2_H_COEFF_4_45"},
	{0x52b8,"YUV_POLY_SC2_H_COEFF_4_67"},
	{0x52bc,"YUV_POLY_SC2_H_COEFF_5_01"},
	{0x52c0,"YUV_POLY_SC2_H_COEFF_5_23"},
	{0x52c4,"YUV_POLY_SC2_H_COEFF_5_45"},
	{0x52c8,"YUV_POLY_SC2_H_COEFF_5_67"},
	{0x52cc,"YUV_POLY_SC2_H_COEFF_6_01"},
	{0x52d0,"YUV_POLY_SC2_H_COEFF_6_23"},
	{0x52d4,"YUV_POLY_SC2_H_COEFF_6_45"},
	{0x52d8,"YUV_POLY_SC2_H_COEFF_6_67"},
	{0x52dc,"YUV_POLY_SC2_H_COEFF_7_01"},
	{0x52e0,"YUV_POLY_SC2_H_COEFF_7_23"},
	{0x52e4,"YUV_POLY_SC2_H_COEFF_7_45"},
	{0x52e8,"YUV_POLY_SC2_H_COEFF_7_67"},
	{0x52ec,"YUV_POLY_SC2_H_COEFF_8_01"},
	{0x52f0,"YUV_POLY_SC2_H_COEFF_8_23"},
	{0x52f4,"YUV_POLY_SC2_H_COEFF_8_45"},
	{0x52f8,"YUV_POLY_SC2_H_COEFF_8_67"},
	{0x5f00,"YUV_POLY_SC0_STRIP_PRE_DST_SIZE"},
	{0x5f04,"YUV_POLY_SC0_STRIP_IN_START_POS"},
	{0x5f08,"YUV_POLY_SC0_OUT_CROP_POS"},
	{0x5f0c,"YUV_POLY_SC0_OUT_CROP_SIZE"},
	{0x5f10,"YUV_POLY_SC1_STRIP_PRE_DST_SIZE"},
	{0x5f14,"YUV_POLY_SC1_STRIP_IN_START_POS"},
	{0x5f18,"YUV_POLY_SC1_OUT_CROP_POS"},
	{0x5f1c,"YUV_POLY_SC1_OUT_CROP_SIZE"},
	{0x5f20,"YUV_POLY_SC2_STRIP_PRE_DST_SIZE"},
	{0x5f24,"YUV_POLY_SC2_STRIP_IN_START_POS"},
	{0x5f28,"YUV_POLY_SC2_OUT_CROP_POS"},
	{0x5f2c,"YUV_POLY_SC2_OUT_CROP_SIZE"},
	{0x6000,"YUV_POST_PC0_CTRL"},
	{0x6004,"YUV_POST_PC0_IMG_SIZE"},
	{0x6008,"YUV_POST_PC0_DST_SIZE"},
	{0x600c,"YUV_POST_PC0_H_RATIO"},
	{0x6010,"YUV_POST_PC0_V_RATIO"},
	{0x6014,"YUV_POST_PC0_H_INIT_PHASE_OFFSET"},
	{0x6018,"YUV_POST_PC0_V_INIT_PHASE_OFFSET"},
	{0x601c,"YUV_POST_PC0_ROUND_MODE"},
	{0x6020,"YUV_POST_PC0_COEFF_CTRL"},
	{0x6030,"YUV_POST_PC0_STRIP_PRE_DST_SIZE"},
	{0x6034,"YUV_POST_PC0_STRIP_IN_START_POS"},
	{0x6038,"YUV_POST_PC0_OUT_CROP_POS"},
	{0x603c,"YUV_POST_PC0_OUT_CROP_SIZE"},
	{0x6040,"YUV_POST_PC0_CONV420_CTRL"},
	{0x6048,"YUV_POST_PC0_BCHS_CTRL"},
	{0x604c,"YUV_POST_PC0_BCHS_BC"},
	{0x6050,"YUV_POST_PC0_BCHS_HS1"},
	{0x6054,"YUV_POST_PC0_BCHS_HS2"},
	{0x6058,"YUV_POST_PC0_BCHS_CLAMP_Y"},
	{0x605c,"YUV_POST_PC0_BCHS_CLAMP_C"},
	{0x6100,"YUV_POST_PC1_CTRL"},
	{0x6104,"YUV_POST_PC1_IMG_SIZE"},
	{0x6108,"YUV_POST_PC1_DST_SIZE"},
	{0x610c,"YUV_POST_PC1_H_RATIO"},
	{0x6110,"YUV_POST_PC1_V_RATIO"},
	{0x6114,"YUV_POST_PC1_H_INIT_PHASE_OFFSET"},
	{0x6118,"YUV_POST_PC1_V_INIT_PHASE_OFFSET"},
	{0x611c,"YUV_POST_PC1_ROUND_MODE"},
	{0x6120,"YUV_POST_PC1_COEFF_CTRL"},
	{0x6130,"YUV_POST_PC1_STRIP_PRE_DST_SIZE"},
	{0x6134,"YUV_POST_PC1_STRIP_IN_START_POS"},
	{0x6138,"YUV_POST_PC1_OUT_CROP_POS"},
	{0x613c,"YUV_POST_PC1_OUT_CROP_SIZE"},
	{0x6140,"YUV_POST_PC1_CONV420_CTRL"},
	{0x6148,"YUV_POST_PC1_BCHS_CTRL"},
	{0x614c,"YUV_POST_PC1_BCHS_BC"},
	{0x6150,"YUV_POST_PC1_BCHS_HS1"},
	{0x6154,"YUV_POST_PC1_BCHS_HS2"},
	{0x6158,"YUV_POST_PC1_BCHS_CLAMP_Y"},
	{0x615c,"YUV_POST_PC1_BCHS_CLAMP_C"},
	{0x6200,"YUV_POST_PC2_CTRL"},
	{0x6204,"YUV_POST_PC2_IMG_SIZE"},
	{0x6208,"YUV_POST_PC2_DST_SIZE"},
	{0x620c,"YUV_POST_PC2_H_RATIO"},
	{0x6210,"YUV_POST_PC2_V_RATIO"},
	{0x6214,"YUV_POST_PC2_H_INIT_PHASE_OFFSET"},
	{0x6218,"YUV_POST_PC2_V_INIT_PHASE_OFFSET"},
	{0x621c,"YUV_POST_PC2_ROUND_MODE"},
	{0x6220,"YUV_POST_PC2_COEFF_CTRL"},
	{0x6230,"YUV_POST_PC2_STRIP_PRE_DST_SIZE"},
	{0x6234,"YUV_POST_PC2_STRIP_IN_START_POS"},
	{0x6238,"YUV_POST_PC2_OUT_CROP_POS"},
	{0x623c,"YUV_POST_PC2_OUT_CROP_SIZE"},
	{0x6240,"YUV_POST_PC2_CONV420_CTRL"},
	{0x6248,"YUV_POST_PC2_BCHS_CTRL"},
	{0x624c,"YUV_POST_PC2_BCHS_BC"},
	{0x6250,"YUV_POST_PC2_BCHS_HS1"},
	{0x6254,"YUV_POST_PC2_BCHS_HS2"},
	{0x6258,"YUV_POST_PC2_BCHS_CLAMP_Y"},
	{0x625c,"YUV_POST_PC2_BCHS_CLAMP_C"},
	{0x7000,"YUV_HWFC_SWRESET"},
	{0x7004,"YUV_HWFC_MODE"},
	{0x7008,"YUV_HWFC_REGION_IDX_BIN"},
	{0x700c,"YUV_HWFC_REGION_IDX_GRAY"},
	{0x7010,"YUV_HWFC_CURR_REGION"},
	{0x7014,"YUV_HWFC_CONFIG_IMAGE_A"},
	{0x7018,"YUV_HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x701c,"YUV_HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x7020,"YUV_HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x7024,"YUV_HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x7028,"YUV_HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x702c,"YUV_HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x7030,"YUV_HWFC_CONFIG_IMAGE_B"},
	{0x7034,"YUV_HWFC_TOTAL_IMAGE_BYTE0_B"},
	{0x7038,"YUV_HWFC_TOTAL_WIDTH_BYTE0_B"},
	{0x703c,"YUV_HWFC_TOTAL_IMAGE_BYTE1_B"},
	{0x7040,"YUV_HWFC_TOTAL_WIDTH_BYTE1_B"},
	{0x7044,"YUV_HWFC_TOTAL_IMAGE_BYTE2_B"},
	{0x7048,"YUV_HWFC_TOTAL_WIDTH_BYTE2_B"},
	{0x704c,"YUV_HWFC_FRAME_START_SELECT"},
	{0x7050,"YUV_HWFC_INDEX_RESET"},
	{0x7054,"YUV_HWFC_ENABLE_AUTO_CLEAR"},
	{0x7058,"YUV_HWFC_CORE_RESET_INPUT_SEL"},
	{0x705c,"YUV_HWFC_MASTER_SEL"},
	{0x7f00,"DBG_SC_0"},
	{0x7f04,"DBG_SC_1"},
	{0x7f08,"DBG_SC_2"},
	{0x7f0c,"DBG_SC_3"},
	{0x7f10,"DBG_SC_4"},
	{0x7f14,"DBG_SC_5"},
	{0x7f18,"DBG_SC_6"},
	{0x7f1c,"DBG_SC_7"},
	{0x7f20,"DBG_SC_8"},
	{0x7f24,"DBG_SC_9"},
	{0x7f28,"DBG_SC_10"},
	{0x7f2c,"DBG_SC_11"},
	{0x7f30,"DBG_SC_12"},
	{0x7f34,"DBG_SC_13"},
	{0x7f38,"DBG_SC_14"},
	{0x7f3c,"DBG_SC_15"},
	{0x7f40,"DBG_SC_16"},
	{0x7f44,"DBG_SC_17"},
	{0x7f48,"DBG_SC_18"},
	{0x7f4c,"DBG_SC_19"},
	{0x7f50,"DBG_SC_20"},
	{0x7f54,"DBG_SC_21"},
	{0x7f58,"DBG_SC_22"},
	{0x7f5c,"DBG_SC_23"},
	{0x7f60,"DBG_SC_24"},
	{0x7f64,"DBG_SC_25"},
	{0x7f68,"DBG_SC_26"},
	{0x7f6c,"DBG_SC_27"},
	{0x7f70,"DBG_SC_28"},
	{0x7f74,"DBG_SC_29"},
	{0x7f78,"DBG_SC_30"},
	{0x7f7c,"DBG_SC_31"},
	{0x7f80,"DBG_SC_32"},
	{0x7f84,"DBG_SC_33"},
	{0x7f88,"DBG_SC_34"},
	{0x7f8c,"CRC_RESULT_0"},
	{0x7f90,"CRC_RESULT_1"},
	{0x7f94,"CRC_RESULT_2"},
	{0x7f98,"CRC_RESULT_3"},
	{0x7f9c,"CRC_RESULT_4"},
	{0x7fa0,"CRC_RESULT_5"},
	{0x7fa4,"CRC_RESULT_6"},
	{0x7fa8,"CRC_RESULT_7"},
	{0x7fac,"CRC_RESULT_8"},
	{0x7fb0,"CRC_RESULT_9"},
	{0x7fb4,"CRC_RESULT_10"},
	{0x7fbc,"CRC_RESULT_12"},
	{0x7fc0,"CRC_RESULT_13"},
	{0x7fc4,"CRC_RESULT_14"},
	{0x7fcc,"CRC_RESULT_16"},
};

#define MCSC_R_CMDQ_ENABLE	0x0000
#define MCSC_R_CMDQ_STOP_CRPT_ENABLE	0x0008
#define MCSC_R_SW_RESET	0x0010
#define MCSC_R_SW_CORE_RESET	0x0014
#define MCSC_R_SW_APB_RESET	0x0018
#define MCSC_R_TRANS_STOP_REQ	0x001c
#define MCSC_R_TRANS_STOP_REQ_RDY	0x0020
#define MCSC_R_IP_CLOCK_DOWN_MODE	0x002c
#define MCSC_R_IP_PROCESSING	0x0030
#define MCSC_R_FORCE_INTERNAL_CLOCK	0x0034
#define MCSC_R_DEBUG_CLOCK_ENABLE	0x0038
#define MCSC_R_IP_POST_FRAME_GAP	0x003c
#define MCSC_R_IP_DRCG_ENABLE	0x0040
#define MCSC_R_AUTO_IGNORE_INTERRUPT_ENABLE	0x0050
#define MCSC_R_AUTO_IGNORE_PREADY_ENABLE	0x0054
#define MCSC_R_IP_USE_SW_FINISH_COND	0x0058
#define MCSC_R_SW_FINISH_COND_ENABLE	0x005c
#define MCSC_R_IP_CORRUPTED_COND_ENABLE	0x006c
#define MCSC_R_IP_USE_OTF_PATH	0x0080
#define MCSC_R_IP_USE_CINFIFO_NEW_FRAME_IN	0x0084
#define MCSC_R_IP_USE_EXT_MEM_ENABLE	0x00a0
#define MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH	0x0210
#define MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_HEIGHT	0x0214
#define MCSC_R_YUV_MAIN_CTRL_FRO_EN	0x0240
#define MCSC_R_YUV_MAIN_CTRL_INPUT_MONO_EN	0x0244
#define MCSC_R_YUV_MAIN_CTRL_CRC_EN	0x02a0
#define MCSC_R_YUV_MAIN_CTRL_STALL_THROTTLE_CTRL	0x02a4
#define MCSC_R_YUV_MAIN_CTRL_DJAG_SC_HBI	0x02f4
#define MCSC_R_CMDQ_QUE_CMD_H	0x0400
#define MCSC_R_CMDQ_QUE_CMD_M	0x0404
#define MCSC_R_CMDQ_QUE_CMD_L	0x0408
#define MCSC_R_CMDQ_ADD_TO_QUEUE_0	0x040c
#define MCSC_R_CMDQ_ADD_TO_QUEUE_1	0x0410
#define MCSC_R_CMDQ_ADD_TO_QUEUE_URGENT	0x0414
#define MCSC_R_CMDQ_LOCK	0x0440
#define MCSC_R_CMDQ_TIME_SLICE_SEQUENCE	0x0444
#define MCSC_R_CMDQ_TS_SEQ_END_POINT	0x0448
#define MCSC_R_CMDQ_TS_SEQ_COUNT_RESET	0x044c
#define MCSC_R_CMDQ_CTRL_SETSEL_EN	0x0450
#define MCSC_R_CMDQ_SETSEL	0x0454
#define MCSC_R_CMDQ_PUSH_BACK_TO_QUEUE	0x0458
#define MCSC_R_CMDQ_FLUSH_QUEUE_0	0x0460
#define MCSC_R_CMDQ_FLUSH_QUEUE_1	0x0464
#define MCSC_R_CMDQ_FLUSH_QUEUE_URGENT	0x0468
#define MCSC_R_CMDQ_SWAP_QUEUE_0	0x046c
#define MCSC_R_CMDQ_SWAP_QUEUE_1	0x0470
#define MCSC_R_CMDQ_SWAP_QUEUE_URGENT	0x0474
#define MCSC_R_CMDQ_ROTATE_QUEUE_0	0x0478
#define MCSC_R_CMDQ_ROTATE_QUEUE_1	0x047c
#define MCSC_R_CMDQ_ROTATE_QUEUE_URGENT	0x0480
#define MCSC_R_CMDQ_HOLD_MARK_QUEUE_0	0x0484
#define MCSC_R_CMDQ_HOLD_MARK_QUEUE_1	0x0488
#define MCSC_R_CMDQ_HOLD_MARK_QUEUE_URGENT	0x048c
#define MCSC_R_CMDQ_DEBUG_STATUS_TIME_SLICE	0x0490
#define MCSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD	0x0494
#define MCSC_R_CMDQ_VHD_CONTROL	0x049c
#define MCSC_R_CMDQ_FRAME_COUNTER_INC_TYPE	0x04a0
#define MCSC_R_CMDQ_FRAME_COUNTER_RESET	0x04a4
#define MCSC_R_CMDQ_FRAME_COUNTER	0x04a8
#define MCSC_R_CMDQ_FRAME_ID	0x04ac
#define MCSC_R_CMDQ_QUEUE_0_INFO	0x04b0
#define MCSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG	0x04b4
#define MCSC_R_CMDQ_DEBUG_QUE_0_CMD_H	0x04b8
#define MCSC_R_CMDQ_DEBUG_QUE_0_CMD_M	0x04bc
#define MCSC_R_CMDQ_DEBUG_QUE_0_CMD_L	0x04c0
#define MCSC_R_CMDQ_QUEUE_1_INFO	0x04c4
#define MCSC_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG	0x04c8
#define MCSC_R_CMDQ_DEBUG_QUE_1_CMD_H	0x04cc
#define MCSC_R_CMDQ_DEBUG_QUE_1_CMD_M	0x04d0
#define MCSC_R_CMDQ_DEBUG_QUE_1_CMD_L	0x04d4
#define MCSC_R_CMDQ_QUEUE_URGENT_INFO	0x04d8
#define MCSC_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG	0x04dc
#define MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_H	0x04e0
#define MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_M	0x04e4
#define MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_L	0x04e8
#define MCSC_R_CMDQ_DEBUG_STATUS	0x04ec
#define MCSC_R_CMDQ_INT	0x04f0
#define MCSC_R_CMDQ_INT_ENABLE	0x04f4
#define MCSC_R_CMDQ_INT_STATUS	0x04f8
#define MCSC_R_CMDQ_INT_CLEAR	0x04fc
#define MCSC_R_C_LOADER_ENABLE	0x0500
#define MCSC_R_C_LOADER_RESET	0x0504
#define MCSC_R_C_LOADER_FAST_MODE	0x0508
#define MCSC_R_C_LOADER_REMAP_EN	0x050c
#define MCSC_R_C_LOADER_ACCESS_INTERVAL	0x0510
#define MCSC_R_C_LOADER_REMAP_00_ADDR	0x0540
#define MCSC_R_C_LOADER_REMAP_01_ADDR	0x0544
#define MCSC_R_C_LOADER_REMAP_02_ADDR	0x0548
#define MCSC_R_C_LOADER_REMAP_03_ADDR	0x054c
#define MCSC_R_C_LOADER_REMAP_04_ADDR	0x0550
#define MCSC_R_C_LOADER_REMAP_05_ADDR	0x0554
#define MCSC_R_C_LOADER_REMAP_06_ADDR	0x0558
#define MCSC_R_C_LOADER_REMAP_07_ADDR	0x055c
#define MCSC_R_C_LOADER_DEBUG_STATUS	0x05c0
#define MCSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER	0x05c4
#define MCSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER	0x05c8
#define MCSC_R_COREX_ENABLE	0x0600
#define MCSC_R_COREX_RESET	0x0604
#define MCSC_R_COREX_FAST_MODE	0x0608
#define MCSC_R_COREX_UPDATE_TYPE_0	0x060c
#define MCSC_R_COREX_UPDATE_TYPE_1	0x0610
#define MCSC_R_COREX_UPDATE_MODE_0	0x0614
#define MCSC_R_COREX_UPDATE_MODE_1	0x0618
#define MCSC_R_COREX_START_0	0x061c
#define MCSC_R_COREX_START_1	0x0620
#define MCSC_R_COREX_COPY_FROM_IP_0	0x0624
#define MCSC_R_COREX_COPY_FROM_IP_1	0x0628
#define MCSC_R_COREX_STATUS_0	0x062c
#define MCSC_R_COREX_STATUS_1	0x0630
#define MCSC_R_COREX_PRE_ADDR_CONFIG	0x0634
#define MCSC_R_COREX_PRE_DATA_CONFIG	0x0638
#define MCSC_R_COREX_POST_ADDR_CONFIG	0x063c
#define MCSC_R_COREX_POST_DATA_CONFIG	0x0640
#define MCSC_R_COREX_PRE_POST_CONFIG_EN	0x0644
#define MCSC_R_COREX_TYPE_WRITE	0x0648
#define MCSC_R_COREX_TYPE_WRITE_TRIGGER	0x064c
#define MCSC_R_COREX_TYPE_READ	0x0650
#define MCSC_R_COREX_TYPE_READ_OFFSET	0x0654
#define MCSC_R_COREX_INT	0x0658
#define MCSC_R_COREX_INT_STATUS	0x065c
#define MCSC_R_COREX_INT_CLEAR	0x0660
#define MCSC_R_COREX_INT_ENABLE	0x0664
#define MCSC_R_INT_REQ_INT0	0x0800
#define MCSC_R_INT_REQ_INT0_ENABLE	0x0804
#define MCSC_R_INT_REQ_INT0_STATUS	0x0808
#define MCSC_R_INT_REQ_INT0_CLEAR	0x080c
#define MCSC_R_INT_REQ_INT1	0x0810
#define MCSC_R_INT_REQ_INT1_ENABLE	0x0814
#define MCSC_R_INT_REQ_INT1_STATUS	0x0818
#define MCSC_R_INT_REQ_INT1_CLEAR	0x081c
#define MCSC_R_INT_HIST_CURINT0	0x0900
#define MCSC_R_INT_HIST_CURINT0_ENABLE	0x0904
#define MCSC_R_INT_HIST_CURINT0_STATUS	0x0908
#define MCSC_R_INT_HIST_CURINT1	0x090c
#define MCSC_R_INT_HIST_CURINT1_ENABLE	0x0910
#define MCSC_R_INT_HIST_CURINT1_STATUS	0x0914
#define MCSC_R_INT_HIST_00_FRAME_ID	0x0918
#define MCSC_R_INT_HIST_00_INT0	0x091c
#define MCSC_R_INT_HIST_00_INT1	0x0920
#define MCSC_R_INT_HIST_01_FRAME_ID	0x0924
#define MCSC_R_INT_HIST_01_INT0	0x0928
#define MCSC_R_INT_HIST_01_INT1	0x092c
#define MCSC_R_INT_HIST_02_FRAME_ID	0x0930
#define MCSC_R_INT_HIST_02_INT0	0x0934
#define MCSC_R_INT_HIST_02_INT1	0x0938
#define MCSC_R_INT_HIST_03_FRAME_ID	0x093c
#define MCSC_R_INT_HIST_03_INT0	0x0940
#define MCSC_R_INT_HIST_03_INT1	0x0944
#define MCSC_R_INT_HIST_04_FRAME_ID	0x0948
#define MCSC_R_INT_HIST_04_INT0	0x094c
#define MCSC_R_INT_HIST_04_INT1	0x0950
#define MCSC_R_INT_HIST_05_FRAME_ID	0x0954
#define MCSC_R_INT_HIST_05_INT0	0x0958
#define MCSC_R_INT_HIST_05_INT1	0x095c
#define MCSC_R_INT_HIST_06_FRAME_ID	0x0960
#define MCSC_R_INT_HIST_06_INT0	0x0964
#define MCSC_R_INT_HIST_06_INT1	0x0968
#define MCSC_R_INT_HIST_07_FRAME_ID	0x096c
#define MCSC_R_INT_HIST_07_INT0	0x0970
#define MCSC_R_INT_HIST_07_INT1	0x0974
#define MCSC_R_SECU_CTRL_SEQID	0x0b00
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_0	0x0b10
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_1	0x0b14
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_2	0x0b18
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_3	0x0b1c
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_4	0x0b20
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_5	0x0b24
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_6	0x0b28
#define MCSC_R_SECU_CTRL_TZINFO_SEQID_7	0x0b2c
#define MCSC_R_SECU_OTF_SEQ_ID_PROT_ENABLE	0x0b58
#define MCSC_R_PERF_MONITOR_ENABLE	0x0e00
#define MCSC_R_PERF_MONITOR_CLEAR	0x0e04
#define MCSC_R_PERF_MONITOR_INT_USER_SEL	0x0e08
#define MCSC_R_PERF_MONITOR_INT_START	0x0e40
#define MCSC_R_PERF_MONITOR_INT_END	0x0e44
#define MCSC_R_PERF_MONITOR_INT_USER	0x0e48
#define MCSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG	0x0e4c
#define MCSC_R_PERF_MONITOR_PROCESS_FRAME	0x0e50
#define MCSC_R_IP_VERSION	0x0f00
#define MCSC_R_COMMON_CTRL_VERSION	0x0f04
#define MCSC_R_QCH_STATUS	0x0f08
#define MCSC_R_IDLENESS_STATUS	0x0f0c
#define MCSC_R_IP_BUSY_MONITOR_0	0x0f40
#define MCSC_R_IP_BUSY_MONITOR_1	0x0f44
#define MCSC_R_IP_BUSY_MONITOR_2	0x0f48
#define MCSC_R_IP_BUSY_MONITOR_3	0x0f4c
#define MCSC_R_IP_STALL_OUT_STATUS_0	0x0f60
#define MCSC_R_IP_STALL_OUT_STATUS_1	0x0f64
#define MCSC_R_IP_STALL_OUT_STATUS_2	0x0f68
#define MCSC_R_IP_STALL_OUT_STATUS_3	0x0f6c
#define MCSC_R_STOPEN_CRC_STOP_VALID_COUNT	0x0f80
#define MCSC_R_IP_ROL_RESET	0x0fd0
#define MCSC_R_IP_ROL_MODE	0x0fd4
#define MCSC_R_IP_ROL_SELECT	0x0fd8
#define MCSC_R_IP_INT_ON_COL_ROW	0x0fe0
#define MCSC_R_IP_INT_ON_COL_ROW_POS	0x0fe4
#define MCSC_R_FREEZE_EN	0x0ff0
#define MCSC_R_FREEZE_COL_ROW_POS	0x0ff4
#define MCSC_R_FREEZE_CORRUPTED_ENABLE	0x0ff8
#define MCSC_R_YUV_CINFIFO_ENABLE	0x1000
#define MCSC_R_YUV_CINFIFO_CONFIG	0x1004
#define MCSC_R_YUV_CINFIFO_STALL_CTRL	0x1008
#define MCSC_R_YUV_CINFIFO_INTERVAL_VBLANK	0x100c
#define MCSC_R_YUV_CINFIFO_INTERVALS	0x1010
#define MCSC_R_YUV_CINFIFO_STATUS	0x1014
#define MCSC_R_YUV_CINFIFO_INPUT_CNT	0x1018
#define MCSC_R_YUV_CINFIFO_STALL_CNT	0x101c
#define MCSC_R_YUV_CINFIFO_FIFO_FULLNESS	0x1020
#define MCSC_R_YUV_CINFIFO_STREAM_CRC	0x10fc
#define MCSC_R_STAT_RDMACL_ENABLE	0x1600
#define MCSC_R_STAT_RDMACL_COMP_CTRL	0x1604
#define MCSC_R_STAT_RDMACL_DATA_FORMAT	0x1610
#define MCSC_R_STAT_RDMACL_MONO_MODE	0x1614
#define MCSC_R_STAT_RDMACL_WIDTH	0x1620
#define MCSC_R_STAT_RDMACL_HEIGHT	0x1624
#define MCSC_R_STAT_RDMACL_STRIDE_1P	0x1628
#define MCSC_R_STAT_RDMACL_MAX_MO	0x1640
#define MCSC_R_STAT_RDMACL_LINE_GAP	0x1644
#define MCSC_R_STAT_RDMACL_MAX_BL	0x1648
#define MCSC_R_STAT_RDMACL_BUSINFO	0x164c
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0	0x1650
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1	0x1654
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2	0x1658
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3	0x165c
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4	0x1660
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5	0x1664
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6	0x1668
#define MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7	0x166c
#define MCSC_R_STAT_RDMACL_IMG_CRC_1P	0x1790
#define MCSC_R_STAT_RDMACL_MON_STATUS_0	0x17b0
#define MCSC_R_STAT_RDMACL_MON_STATUS_1	0x17b4
#define MCSC_R_STAT_RDMACL_MON_STATUS_2	0x17b8
#define MCSC_R_STAT_RDMACL_MON_STATUS_3	0x17bc
#define MCSC_R_YUV_WDMASC_W0_ENABLE	0x2000
#define MCSC_R_YUV_WDMASC_W0_COMP_CTRL	0x2004
#define MCSC_R_YUV_WDMASC_W0_DATA_FORMAT	0x2010
#define MCSC_R_YUV_WDMASC_W0_MONO_CTRL	0x2014
#define MCSC_R_YUV_WDMASC_W0_WIDTH	0x2020
#define MCSC_R_YUV_WDMASC_W0_HEIGHT	0x2024
#define MCSC_R_YUV_WDMASC_W0_STRIDE_1P	0x2028
#define MCSC_R_YUV_WDMASC_W0_STRIDE_2P	0x202c
#define MCSC_R_YUV_WDMASC_W0_STRIDE_3P	0x2030
#define MCSC_R_YUV_WDMASC_W0_VOTF_EN	0x203c
#define MCSC_R_YUV_WDMASC_W0_MAX_MO	0x2040
#define MCSC_R_YUV_WDMASC_W0_LINE_GAP	0x2044
#define MCSC_R_YUV_WDMASC_W0_MAX_BL	0x2048
#define MCSC_R_YUV_WDMASC_W0_BUSINFO	0x204c
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0	0x2050
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1	0x2054
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2	0x2058
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3	0x205c
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4	0x2060
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5	0x2064
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6	0x2068
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7	0x206c
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0	0x2090
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1	0x2094
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2	0x2098
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3	0x209c
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4	0x20a0
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5	0x20a4
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6	0x20a8
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7	0x20ac
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0	0x20d0
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1	0x20d4
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2	0x20d8
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3	0x20dc
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4	0x20e0
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5	0x20e4
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6	0x20e8
#define MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7	0x20ec
#define MCSC_R_YUV_WDMASC_W0_IMG_CRC_1P	0x2190
#define MCSC_R_YUV_WDMASC_W0_IMG_CRC_2P	0x2194
#define MCSC_R_YUV_WDMASC_W0_IMG_CRC_3P	0x2198
#define MCSC_R_YUV_WDMASC_W0_MON_STATUS_0	0x21b0
#define MCSC_R_YUV_WDMASC_W0_MON_STATUS_1	0x21b4
#define MCSC_R_YUV_WDMASC_W0_MON_STATUS_2	0x21b8
#define MCSC_R_YUV_WDMASC_W0_MON_STATUS_3	0x21bc
#define MCSC_R_YUV_WDMASC_W0_BW_LIMIT_0	0x21d0
#define MCSC_R_YUV_WDMASC_W0_BW_LIMIT_1	0x21d4
#define MCSC_R_YUV_WDMASC_W0_BW_LIMIT_2	0x21d8
#define MCSC_R_YUV_WDMASC_W0_FLIP_CONTROL	0x21f8
#define MCSC_R_YUV_WDMASC_W0_RGB_ALPHA	0x21fc
#define MCSC_R_YUV_WDMASC_W1_ENABLE	0x2200
#define MCSC_R_YUV_WDMASC_W1_COMP_CTRL	0x2204
#define MCSC_R_YUV_WDMASC_W1_DATA_FORMAT	0x2210
#define MCSC_R_YUV_WDMASC_W1_MONO_CTRL	0x2214
#define MCSC_R_YUV_WDMASC_W1_WIDTH	0x2220
#define MCSC_R_YUV_WDMASC_W1_HEIGHT	0x2224
#define MCSC_R_YUV_WDMASC_W1_STRIDE_1P	0x2228
#define MCSC_R_YUV_WDMASC_W1_STRIDE_2P	0x222c
#define MCSC_R_YUV_WDMASC_W1_STRIDE_3P	0x2230
#define MCSC_R_YUV_WDMASC_W1_VOTF_EN	0x223c
#define MCSC_R_YUV_WDMASC_W1_MAX_MO	0x2240
#define MCSC_R_YUV_WDMASC_W1_LINE_GAP	0x2244
#define MCSC_R_YUV_WDMASC_W1_MAX_BL	0x2248
#define MCSC_R_YUV_WDMASC_W1_BUSINFO	0x224c
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0	0x2250
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1	0x2254
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2	0x2258
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3	0x225c
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4	0x2260
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5	0x2264
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6	0x2268
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7	0x226c
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0	0x2290
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1	0x2294
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2	0x2298
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3	0x229c
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4	0x22a0
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5	0x22a4
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6	0x22a8
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7	0x22ac
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0	0x22d0
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1	0x22d4
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2	0x22d8
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3	0x22dc
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4	0x22e0
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5	0x22e4
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6	0x22e8
#define MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7	0x22ec
#define MCSC_R_YUV_WDMASC_W1_IMG_CRC_1P	0x2390
#define MCSC_R_YUV_WDMASC_W1_IMG_CRC_2P	0x2394
#define MCSC_R_YUV_WDMASC_W1_IMG_CRC_3P	0x2398
#define MCSC_R_YUV_WDMASC_W1_MON_STATUS_0	0x23b0
#define MCSC_R_YUV_WDMASC_W1_MON_STATUS_1	0x23b4
#define MCSC_R_YUV_WDMASC_W1_MON_STATUS_2	0x23b8
#define MCSC_R_YUV_WDMASC_W1_MON_STATUS_3	0x23bc
#define MCSC_R_YUV_WDMASC_W1_BW_LIMIT_0	0x23d0
#define MCSC_R_YUV_WDMASC_W1_BW_LIMIT_1	0x23d4
#define MCSC_R_YUV_WDMASC_W1_BW_LIMIT_2	0x23d8
#define MCSC_R_YUV_WDMASC_W1_FLIP_CONTROL	0x23f8
#define MCSC_R_YUV_WDMASC_W1_RGB_ALPHA	0x23fc
#define MCSC_R_YUV_WDMASC_W2_ENABLE	0x2400
#define MCSC_R_YUV_WDMASC_W2_COMP_CTRL	0x2404
#define MCSC_R_YUV_WDMASC_W2_DATA_FORMAT	0x2410
#define MCSC_R_YUV_WDMASC_W2_MONO_CTRL	0x2414
#define MCSC_R_YUV_WDMASC_W2_WIDTH	0x2420
#define MCSC_R_YUV_WDMASC_W2_HEIGHT	0x2424
#define MCSC_R_YUV_WDMASC_W2_STRIDE_1P	0x2428
#define MCSC_R_YUV_WDMASC_W2_STRIDE_2P	0x242c
#define MCSC_R_YUV_WDMASC_W2_STRIDE_3P	0x2430
#define MCSC_R_YUV_WDMASC_W2_VOTF_EN	0x243c
#define MCSC_R_YUV_WDMASC_W2_MAX_MO	0x2440
#define MCSC_R_YUV_WDMASC_W2_LINE_GAP	0x2444
#define MCSC_R_YUV_WDMASC_W2_MAX_BL	0x2448
#define MCSC_R_YUV_WDMASC_W2_BUSINFO	0x244c
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0	0x2450
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1	0x2454
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2	0x2458
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3	0x245c
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4	0x2460
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5	0x2464
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6	0x2468
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7	0x246c
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0	0x2490
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1	0x2494
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2	0x2498
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3	0x249c
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4	0x24a0
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5	0x24a4
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6	0x24a8
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7	0x24ac
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0	0x24d0
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1	0x24d4
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2	0x24d8
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3	0x24dc
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4	0x24e0
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5	0x24e4
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6	0x24e8
#define MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7	0x24ec
#define MCSC_R_YUV_WDMASC_W2_IMG_CRC_1P	0x2590
#define MCSC_R_YUV_WDMASC_W2_IMG_CRC_2P	0x2594
#define MCSC_R_YUV_WDMASC_W2_IMG_CRC_3P	0x2598
#define MCSC_R_YUV_WDMASC_W2_MON_STATUS_0	0x25b0
#define MCSC_R_YUV_WDMASC_W2_MON_STATUS_1	0x25b4
#define MCSC_R_YUV_WDMASC_W2_MON_STATUS_2	0x25b8
#define MCSC_R_YUV_WDMASC_W2_MON_STATUS_3	0x25bc
#define MCSC_R_YUV_WDMASC_W2_BW_LIMIT_0	0x25d0
#define MCSC_R_YUV_WDMASC_W2_BW_LIMIT_1	0x25d4
#define MCSC_R_YUV_WDMASC_W2_BW_LIMIT_2	0x25d8
#define MCSC_R_YUV_WDMASC_W2_FLIP_CONTROL	0x25f8
#define MCSC_R_YUV_WDMASC_W2_RGB_ALPHA	0x25fc
#define MCSC_R_YUV_WDMASC_W0_DITHER	0x2f00
#define MCSC_R_YUV_WDMASC_W0_RGB_CONV444_WEIGHT	0x2f04
#define MCSC_R_YUV_WDMASC_W0_PER_SUB_FRAME_EN	0x2f08
#define MCSC_R_YUV_WDMASC_W0_COMP_SRAM_START_ADDR	0x2f10
#define MCSC_R_YUV_WDMASC_W1_DITHER	0x2f20
#define MCSC_R_YUV_WDMASC_W1_RGB_CONV444_WEIGHT	0x2f24
#define MCSC_R_YUV_WDMASC_W1_PER_SUB_FRAME_EN	0x2f28
#define MCSC_R_YUV_WDMASC_W1_COMP_SRAM_START_ADDR	0x2f30
#define MCSC_R_YUV_WDMASC_W2_DITHER	0x2f40
#define MCSC_R_YUV_WDMASC_W2_RGB_CONV444_WEIGHT	0x2f44
#define MCSC_R_YUV_WDMASC_W2_PER_SUB_FRAME_EN	0x2f48
#define MCSC_R_YUV_WDMASC_RGB_OFFSET	0x2fc0
#define MCSC_R_YUV_WDMASC_RGB_COEF_0	0x2fc4
#define MCSC_R_YUV_WDMASC_RGB_COEF_1	0x2fc8
#define MCSC_R_YUV_WDMASC_RGB_COEF_2	0x2fcc
#define MCSC_R_YUV_WDMASC_RGB_COEF_3	0x2fd0
#define MCSC_R_YUV_WDMASC_RGB_COEF_4	0x2fd4
#define MCSC_R_YUV_POLY_SC0_CTRL	0x5000
#define MCSC_R_YUV_POLY_SC0_SRC_POS	0x5004
#define MCSC_R_YUV_POLY_SC0_SRC_SIZE	0x5008
#define MCSC_R_YUV_POLY_SC0_DST_SIZE	0x500c
#define MCSC_R_YUV_POLY_SC0_H_RATIO	0x5010
#define MCSC_R_YUV_POLY_SC0_V_RATIO	0x5014
#define MCSC_R_YUV_POLY_SC0_H_INIT_PHASE_OFFSET	0x5018
#define MCSC_R_YUV_POLY_SC0_V_INIT_PHASE_OFFSET	0x501c
#define MCSC_R_YUV_POLY_SC0_ROUND_MODE	0x5020
#define MCSC_R_YUV_POLY_SC0_V_COEFF_0_01	0x5024
#define MCSC_R_YUV_POLY_SC0_V_COEFF_0_23	0x5028
#define MCSC_R_YUV_POLY_SC0_V_COEFF_1_01	0x502c
#define MCSC_R_YUV_POLY_SC0_V_COEFF_1_23	0x5030
#define MCSC_R_YUV_POLY_SC0_V_COEFF_2_01	0x5034
#define MCSC_R_YUV_POLY_SC0_V_COEFF_2_23	0x5038
#define MCSC_R_YUV_POLY_SC0_V_COEFF_3_01	0x503c
#define MCSC_R_YUV_POLY_SC0_V_COEFF_3_23	0x5040
#define MCSC_R_YUV_POLY_SC0_V_COEFF_4_01	0x5044
#define MCSC_R_YUV_POLY_SC0_V_COEFF_4_23	0x5048
#define MCSC_R_YUV_POLY_SC0_V_COEFF_5_01	0x504c
#define MCSC_R_YUV_POLY_SC0_V_COEFF_5_23	0x5050
#define MCSC_R_YUV_POLY_SC0_V_COEFF_6_01	0x5054
#define MCSC_R_YUV_POLY_SC0_V_COEFF_6_23	0x5058
#define MCSC_R_YUV_POLY_SC0_V_COEFF_7_01	0x505c
#define MCSC_R_YUV_POLY_SC0_V_COEFF_7_23	0x5060
#define MCSC_R_YUV_POLY_SC0_V_COEFF_8_01	0x5064
#define MCSC_R_YUV_POLY_SC0_V_COEFF_8_23	0x5068
#define MCSC_R_YUV_POLY_SC0_H_COEFF_0_01	0x506c
#define MCSC_R_YUV_POLY_SC0_H_COEFF_0_23	0x5070
#define MCSC_R_YUV_POLY_SC0_H_COEFF_0_45	0x5074
#define MCSC_R_YUV_POLY_SC0_H_COEFF_0_67	0x5078
#define MCSC_R_YUV_POLY_SC0_H_COEFF_1_01	0x507c
#define MCSC_R_YUV_POLY_SC0_H_COEFF_1_23	0x5080
#define MCSC_R_YUV_POLY_SC0_H_COEFF_1_45	0x5084
#define MCSC_R_YUV_POLY_SC0_H_COEFF_1_67	0x5088
#define MCSC_R_YUV_POLY_SC0_H_COEFF_2_01	0x508c
#define MCSC_R_YUV_POLY_SC0_H_COEFF_2_23	0x5090
#define MCSC_R_YUV_POLY_SC0_H_COEFF_2_45	0x5094
#define MCSC_R_YUV_POLY_SC0_H_COEFF_2_67	0x5098
#define MCSC_R_YUV_POLY_SC0_H_COEFF_3_01	0x509c
#define MCSC_R_YUV_POLY_SC0_H_COEFF_3_23	0x50a0
#define MCSC_R_YUV_POLY_SC0_H_COEFF_3_45	0x50a4
#define MCSC_R_YUV_POLY_SC0_H_COEFF_3_67	0x50a8
#define MCSC_R_YUV_POLY_SC0_H_COEFF_4_01	0x50ac
#define MCSC_R_YUV_POLY_SC0_H_COEFF_4_23	0x50b0
#define MCSC_R_YUV_POLY_SC0_H_COEFF_4_45	0x50b4
#define MCSC_R_YUV_POLY_SC0_H_COEFF_4_67	0x50b8
#define MCSC_R_YUV_POLY_SC0_H_COEFF_5_01	0x50bc
#define MCSC_R_YUV_POLY_SC0_H_COEFF_5_23	0x50c0
#define MCSC_R_YUV_POLY_SC0_H_COEFF_5_45	0x50c4
#define MCSC_R_YUV_POLY_SC0_H_COEFF_5_67	0x50c8
#define MCSC_R_YUV_POLY_SC0_H_COEFF_6_01	0x50cc
#define MCSC_R_YUV_POLY_SC0_H_COEFF_6_23	0x50d0
#define MCSC_R_YUV_POLY_SC0_H_COEFF_6_45	0x50d4
#define MCSC_R_YUV_POLY_SC0_H_COEFF_6_67	0x50d8
#define MCSC_R_YUV_POLY_SC0_H_COEFF_7_01	0x50dc
#define MCSC_R_YUV_POLY_SC0_H_COEFF_7_23	0x50e0
#define MCSC_R_YUV_POLY_SC0_H_COEFF_7_45	0x50e4
#define MCSC_R_YUV_POLY_SC0_H_COEFF_7_67	0x50e8
#define MCSC_R_YUV_POLY_SC0_H_COEFF_8_01	0x50ec
#define MCSC_R_YUV_POLY_SC0_H_COEFF_8_23	0x50f0
#define MCSC_R_YUV_POLY_SC0_H_COEFF_8_45	0x50f4
#define MCSC_R_YUV_POLY_SC0_H_COEFF_8_67	0x50f8
#define MCSC_R_YUV_POLY_SC1_CTRL	0x5100
#define MCSC_R_YUV_POLY_SC1_SRC_POS	0x5104
#define MCSC_R_YUV_POLY_SC1_SRC_SIZE	0x5108
#define MCSC_R_YUV_POLY_SC1_DST_SIZE	0x510c
#define MCSC_R_YUV_POLY_SC1_H_RATIO	0x5110
#define MCSC_R_YUV_POLY_SC1_V_RATIO	0x5114
#define MCSC_R_YUV_POLY_SC1_H_INIT_PHASE_OFFSET	0x5118
#define MCSC_R_YUV_POLY_SC1_V_INIT_PHASE_OFFSET	0x511c
#define MCSC_R_YUV_POLY_SC1_ROUND_MODE	0x5120
#define MCSC_R_YUV_POLY_SC1_V_COEFF_0_01	0x5124
#define MCSC_R_YUV_POLY_SC1_V_COEFF_0_23	0x5128
#define MCSC_R_YUV_POLY_SC1_V_COEFF_1_01	0x512c
#define MCSC_R_YUV_POLY_SC1_V_COEFF_1_23	0x5130
#define MCSC_R_YUV_POLY_SC1_V_COEFF_2_01	0x5134
#define MCSC_R_YUV_POLY_SC1_V_COEFF_2_23	0x5138
#define MCSC_R_YUV_POLY_SC1_V_COEFF_3_01	0x513c
#define MCSC_R_YUV_POLY_SC1_V_COEFF_3_23	0x5140
#define MCSC_R_YUV_POLY_SC1_V_COEFF_4_01	0x5144
#define MCSC_R_YUV_POLY_SC1_V_COEFF_4_23	0x5148
#define MCSC_R_YUV_POLY_SC1_V_COEFF_5_01	0x514c
#define MCSC_R_YUV_POLY_SC1_V_COEFF_5_23	0x5150
#define MCSC_R_YUV_POLY_SC1_V_COEFF_6_01	0x5154
#define MCSC_R_YUV_POLY_SC1_V_COEFF_6_23	0x5158
#define MCSC_R_YUV_POLY_SC1_V_COEFF_7_01	0x515c
#define MCSC_R_YUV_POLY_SC1_V_COEFF_7_23	0x5160
#define MCSC_R_YUV_POLY_SC1_V_COEFF_8_01	0x5164
#define MCSC_R_YUV_POLY_SC1_V_COEFF_8_23	0x5168
#define MCSC_R_YUV_POLY_SC1_H_COEFF_0_01	0x516c
#define MCSC_R_YUV_POLY_SC1_H_COEFF_0_23	0x5170
#define MCSC_R_YUV_POLY_SC1_H_COEFF_0_45	0x5174
#define MCSC_R_YUV_POLY_SC1_H_COEFF_0_67	0x5178
#define MCSC_R_YUV_POLY_SC1_H_COEFF_1_01	0x517c
#define MCSC_R_YUV_POLY_SC1_H_COEFF_1_23	0x5180
#define MCSC_R_YUV_POLY_SC1_H_COEFF_1_45	0x5184
#define MCSC_R_YUV_POLY_SC1_H_COEFF_1_67	0x5188
#define MCSC_R_YUV_POLY_SC1_H_COEFF_2_01	0x518c
#define MCSC_R_YUV_POLY_SC1_H_COEFF_2_23	0x5190
#define MCSC_R_YUV_POLY_SC1_H_COEFF_2_45	0x5194
#define MCSC_R_YUV_POLY_SC1_H_COEFF_2_67	0x5198
#define MCSC_R_YUV_POLY_SC1_H_COEFF_3_01	0x519c
#define MCSC_R_YUV_POLY_SC1_H_COEFF_3_23	0x51a0
#define MCSC_R_YUV_POLY_SC1_H_COEFF_3_45	0x51a4
#define MCSC_R_YUV_POLY_SC1_H_COEFF_3_67	0x51a8
#define MCSC_R_YUV_POLY_SC1_H_COEFF_4_01	0x51ac
#define MCSC_R_YUV_POLY_SC1_H_COEFF_4_23	0x51b0
#define MCSC_R_YUV_POLY_SC1_H_COEFF_4_45	0x51b4
#define MCSC_R_YUV_POLY_SC1_H_COEFF_4_67	0x51b8
#define MCSC_R_YUV_POLY_SC1_H_COEFF_5_01	0x51bc
#define MCSC_R_YUV_POLY_SC1_H_COEFF_5_23	0x51c0
#define MCSC_R_YUV_POLY_SC1_H_COEFF_5_45	0x51c4
#define MCSC_R_YUV_POLY_SC1_H_COEFF_5_67	0x51c8
#define MCSC_R_YUV_POLY_SC1_H_COEFF_6_01	0x51cc
#define MCSC_R_YUV_POLY_SC1_H_COEFF_6_23	0x51d0
#define MCSC_R_YUV_POLY_SC1_H_COEFF_6_45	0x51d4
#define MCSC_R_YUV_POLY_SC1_H_COEFF_6_67	0x51d8
#define MCSC_R_YUV_POLY_SC1_H_COEFF_7_01	0x51dc
#define MCSC_R_YUV_POLY_SC1_H_COEFF_7_23	0x51e0
#define MCSC_R_YUV_POLY_SC1_H_COEFF_7_45	0x51e4
#define MCSC_R_YUV_POLY_SC1_H_COEFF_7_67	0x51e8
#define MCSC_R_YUV_POLY_SC1_H_COEFF_8_01	0x51ec
#define MCSC_R_YUV_POLY_SC1_H_COEFF_8_23	0x51f0
#define MCSC_R_YUV_POLY_SC1_H_COEFF_8_45	0x51f4
#define MCSC_R_YUV_POLY_SC1_H_COEFF_8_67	0x51f8
#define MCSC_R_YUV_POLY_SC2_CTRL	0x5200
#define MCSC_R_YUV_POLY_SC2_SRC_POS	0x5204
#define MCSC_R_YUV_POLY_SC2_SRC_SIZE	0x5208
#define MCSC_R_YUV_POLY_SC2_DST_SIZE	0x520c
#define MCSC_R_YUV_POLY_SC2_H_RATIO	0x5210
#define MCSC_R_YUV_POLY_SC2_V_RATIO	0x5214
#define MCSC_R_YUV_POLY_SC2_H_INIT_PHASE_OFFSET	0x5218
#define MCSC_R_YUV_POLY_SC2_V_INIT_PHASE_OFFSET	0x521c
#define MCSC_R_YUV_POLY_SC2_ROUND_MODE	0x5220
#define MCSC_R_YUV_POLY_SC2_V_COEFF_0_01	0x5224
#define MCSC_R_YUV_POLY_SC2_V_COEFF_0_23	0x5228
#define MCSC_R_YUV_POLY_SC2_V_COEFF_1_01	0x522c
#define MCSC_R_YUV_POLY_SC2_V_COEFF_1_23	0x5230
#define MCSC_R_YUV_POLY_SC2_V_COEFF_2_01	0x5234
#define MCSC_R_YUV_POLY_SC2_V_COEFF_2_23	0x5238
#define MCSC_R_YUV_POLY_SC2_V_COEFF_3_01	0x523c
#define MCSC_R_YUV_POLY_SC2_V_COEFF_3_23	0x5240
#define MCSC_R_YUV_POLY_SC2_V_COEFF_4_01	0x5244
#define MCSC_R_YUV_POLY_SC2_V_COEFF_4_23	0x5248
#define MCSC_R_YUV_POLY_SC2_V_COEFF_5_01	0x524c
#define MCSC_R_YUV_POLY_SC2_V_COEFF_5_23	0x5250
#define MCSC_R_YUV_POLY_SC2_V_COEFF_6_01	0x5254
#define MCSC_R_YUV_POLY_SC2_V_COEFF_6_23	0x5258
#define MCSC_R_YUV_POLY_SC2_V_COEFF_7_01	0x525c
#define MCSC_R_YUV_POLY_SC2_V_COEFF_7_23	0x5260
#define MCSC_R_YUV_POLY_SC2_V_COEFF_8_01	0x5264
#define MCSC_R_YUV_POLY_SC2_V_COEFF_8_23	0x5268
#define MCSC_R_YUV_POLY_SC2_H_COEFF_0_01	0x526c
#define MCSC_R_YUV_POLY_SC2_H_COEFF_0_23	0x5270
#define MCSC_R_YUV_POLY_SC2_H_COEFF_0_45	0x5274
#define MCSC_R_YUV_POLY_SC2_H_COEFF_0_67	0x5278
#define MCSC_R_YUV_POLY_SC2_H_COEFF_1_01	0x527c
#define MCSC_R_YUV_POLY_SC2_H_COEFF_1_23	0x5280
#define MCSC_R_YUV_POLY_SC2_H_COEFF_1_45	0x5284
#define MCSC_R_YUV_POLY_SC2_H_COEFF_1_67	0x5288
#define MCSC_R_YUV_POLY_SC2_H_COEFF_2_01	0x528c
#define MCSC_R_YUV_POLY_SC2_H_COEFF_2_23	0x5290
#define MCSC_R_YUV_POLY_SC2_H_COEFF_2_45	0x5294
#define MCSC_R_YUV_POLY_SC2_H_COEFF_2_67	0x5298
#define MCSC_R_YUV_POLY_SC2_H_COEFF_3_01	0x529c
#define MCSC_R_YUV_POLY_SC2_H_COEFF_3_23	0x52a0
#define MCSC_R_YUV_POLY_SC2_H_COEFF_3_45	0x52a4
#define MCSC_R_YUV_POLY_SC2_H_COEFF_3_67	0x52a8
#define MCSC_R_YUV_POLY_SC2_H_COEFF_4_01	0x52ac
#define MCSC_R_YUV_POLY_SC2_H_COEFF_4_23	0x52b0
#define MCSC_R_YUV_POLY_SC2_H_COEFF_4_45	0x52b4
#define MCSC_R_YUV_POLY_SC2_H_COEFF_4_67	0x52b8
#define MCSC_R_YUV_POLY_SC2_H_COEFF_5_01	0x52bc
#define MCSC_R_YUV_POLY_SC2_H_COEFF_5_23	0x52c0
#define MCSC_R_YUV_POLY_SC2_H_COEFF_5_45	0x52c4
#define MCSC_R_YUV_POLY_SC2_H_COEFF_5_67	0x52c8
#define MCSC_R_YUV_POLY_SC2_H_COEFF_6_01	0x52cc
#define MCSC_R_YUV_POLY_SC2_H_COEFF_6_23	0x52d0
#define MCSC_R_YUV_POLY_SC2_H_COEFF_6_45	0x52d4
#define MCSC_R_YUV_POLY_SC2_H_COEFF_6_67	0x52d8
#define MCSC_R_YUV_POLY_SC2_H_COEFF_7_01	0x52dc
#define MCSC_R_YUV_POLY_SC2_H_COEFF_7_23	0x52e0
#define MCSC_R_YUV_POLY_SC2_H_COEFF_7_45	0x52e4
#define MCSC_R_YUV_POLY_SC2_H_COEFF_7_67	0x52e8
#define MCSC_R_YUV_POLY_SC2_H_COEFF_8_01	0x52ec
#define MCSC_R_YUV_POLY_SC2_H_COEFF_8_23	0x52f0
#define MCSC_R_YUV_POLY_SC2_H_COEFF_8_45	0x52f4
#define MCSC_R_YUV_POLY_SC2_H_COEFF_8_67	0x52f8
#define MCSC_R_YUV_POLY_SC0_STRIP_PRE_DST_SIZE	0x5f00
#define MCSC_R_YUV_POLY_SC0_STRIP_IN_START_POS	0x5f04
#define MCSC_R_YUV_POLY_SC0_OUT_CROP_POS	0x5f08
#define MCSC_R_YUV_POLY_SC0_OUT_CROP_SIZE	0x5f0c
#define MCSC_R_YUV_POLY_SC1_STRIP_PRE_DST_SIZE	0x5f10
#define MCSC_R_YUV_POLY_SC1_STRIP_IN_START_POS	0x5f14
#define MCSC_R_YUV_POLY_SC1_OUT_CROP_POS	0x5f18
#define MCSC_R_YUV_POLY_SC1_OUT_CROP_SIZE	0x5f1c
#define MCSC_R_YUV_POLY_SC2_STRIP_PRE_DST_SIZE	0x5f20
#define MCSC_R_YUV_POLY_SC2_STRIP_IN_START_POS	0x5f24
#define MCSC_R_YUV_POLY_SC2_OUT_CROP_POS	0x5f28
#define MCSC_R_YUV_POLY_SC2_OUT_CROP_SIZE	0x5f2c
#define MCSC_R_YUV_POST_PC0_CTRL	0x6000
#define MCSC_R_YUV_POST_PC0_IMG_SIZE	0x6004
#define MCSC_R_YUV_POST_PC0_DST_SIZE	0x6008
#define MCSC_R_YUV_POST_PC0_H_RATIO	0x600c
#define MCSC_R_YUV_POST_PC0_V_RATIO	0x6010
#define MCSC_R_YUV_POST_PC0_H_INIT_PHASE_OFFSET	0x6014
#define MCSC_R_YUV_POST_PC0_V_INIT_PHASE_OFFSET	0x6018
#define MCSC_R_YUV_POST_PC0_ROUND_MODE	0x601c
#define MCSC_R_YUV_POST_PC0_COEFF_CTRL	0x6020
#define MCSC_R_YUV_POST_PC0_STRIP_PRE_DST_SIZE	0x6030
#define MCSC_R_YUV_POST_PC0_STRIP_IN_START_POS	0x6034
#define MCSC_R_YUV_POST_PC0_OUT_CROP_POS	0x6038
#define MCSC_R_YUV_POST_PC0_OUT_CROP_SIZE	0x603c
#define MCSC_R_YUV_POST_PC0_CONV420_CTRL	0x6040
#define MCSC_R_YUV_POST_PC0_BCHS_CTRL	0x6048
#define MCSC_R_YUV_POST_PC0_BCHS_BC	0x604c
#define MCSC_R_YUV_POST_PC0_BCHS_HS1	0x6050
#define MCSC_R_YUV_POST_PC0_BCHS_HS2	0x6054
#define MCSC_R_YUV_POST_PC0_BCHS_CLAMP_Y	0x6058
#define MCSC_R_YUV_POST_PC0_BCHS_CLAMP_C	0x605c
#define MCSC_R_YUV_POST_PC1_CTRL	0x6100
#define MCSC_R_YUV_POST_PC1_IMG_SIZE	0x6104
#define MCSC_R_YUV_POST_PC1_DST_SIZE	0x6108
#define MCSC_R_YUV_POST_PC1_H_RATIO	0x610c
#define MCSC_R_YUV_POST_PC1_V_RATIO	0x6110
#define MCSC_R_YUV_POST_PC1_H_INIT_PHASE_OFFSET	0x6114
#define MCSC_R_YUV_POST_PC1_V_INIT_PHASE_OFFSET	0x6118
#define MCSC_R_YUV_POST_PC1_ROUND_MODE	0x611c
#define MCSC_R_YUV_POST_PC1_COEFF_CTRL	0x6120
#define MCSC_R_YUV_POST_PC1_STRIP_PRE_DST_SIZE	0x6130
#define MCSC_R_YUV_POST_PC1_STRIP_IN_START_POS	0x6134
#define MCSC_R_YUV_POST_PC1_OUT_CROP_POS	0x6138
#define MCSC_R_YUV_POST_PC1_OUT_CROP_SIZE	0x613c
#define MCSC_R_YUV_POST_PC1_CONV420_CTRL	0x6140
#define MCSC_R_YUV_POST_PC1_BCHS_CTRL	0x6148
#define MCSC_R_YUV_POST_PC1_BCHS_BC	0x614c
#define MCSC_R_YUV_POST_PC1_BCHS_HS1	0x6150
#define MCSC_R_YUV_POST_PC1_BCHS_HS2	0x6154
#define MCSC_R_YUV_POST_PC1_BCHS_CLAMP_Y	0x6158
#define MCSC_R_YUV_POST_PC1_BCHS_CLAMP_C	0x615c
#define MCSC_R_YUV_POST_PC2_CTRL	0x6200
#define MCSC_R_YUV_POST_PC2_IMG_SIZE	0x6204
#define MCSC_R_YUV_POST_PC2_DST_SIZE	0x6208
#define MCSC_R_YUV_POST_PC2_H_RATIO	0x620c
#define MCSC_R_YUV_POST_PC2_V_RATIO	0x6210
#define MCSC_R_YUV_POST_PC2_H_INIT_PHASE_OFFSET	0x6214
#define MCSC_R_YUV_POST_PC2_V_INIT_PHASE_OFFSET	0x6218
#define MCSC_R_YUV_POST_PC2_ROUND_MODE	0x621c
#define MCSC_R_YUV_POST_PC2_COEFF_CTRL	0x6220
#define MCSC_R_YUV_POST_PC2_STRIP_PRE_DST_SIZE	0x6230
#define MCSC_R_YUV_POST_PC2_STRIP_IN_START_POS	0x6234
#define MCSC_R_YUV_POST_PC2_OUT_CROP_POS	0x6238
#define MCSC_R_YUV_POST_PC2_OUT_CROP_SIZE	0x623c
#define MCSC_R_YUV_POST_PC2_CONV420_CTRL	0x6240
#define MCSC_R_YUV_POST_PC2_BCHS_CTRL	0x6248
#define MCSC_R_YUV_POST_PC2_BCHS_BC	0x624c
#define MCSC_R_YUV_POST_PC2_BCHS_HS1	0x6250
#define MCSC_R_YUV_POST_PC2_BCHS_HS2	0x6254
#define MCSC_R_YUV_POST_PC2_BCHS_CLAMP_Y	0x6258
#define MCSC_R_YUV_POST_PC2_BCHS_CLAMP_C	0x625c
#define MCSC_R_YUV_HWFC_SWRESET	0x7000
#define MCSC_R_YUV_HWFC_MODE	0x7004
#define MCSC_R_YUV_HWFC_REGION_IDX_BIN	0x7008
#define MCSC_R_YUV_HWFC_REGION_IDX_GRAY	0x700c
#define MCSC_R_YUV_HWFC_CURR_REGION	0x7010
#define MCSC_R_YUV_HWFC_CONFIG_IMAGE_A	0x7014
#define MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_A	0x7018
#define MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_A	0x701c
#define MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_A	0x7020
#define MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_A	0x7024
#define MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_A	0x7028
#define MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_A	0x702c
#define MCSC_R_YUV_HWFC_CONFIG_IMAGE_B	0x7030
#define MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_B	0x7034
#define MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_B	0x7038
#define MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_B	0x703c
#define MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_B	0x7040
#define MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_B	0x7044
#define MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_B	0x7048
#define MCSC_R_YUV_HWFC_FRAME_START_SELECT	0x704c
#define MCSC_R_YUV_HWFC_INDEX_RESET	0x7050
#define MCSC_R_YUV_HWFC_ENABLE_AUTO_CLEAR	0x7054
#define MCSC_R_YUV_HWFC_CORE_RESET_INPUT_SEL	0x7058
#define MCSC_R_YUV_HWFC_MASTER_SEL	0x705c
#define MCSC_R_DBG_SC_0	0x7f00
#define MCSC_R_DBG_SC_1	0x7f04
#define MCSC_R_DBG_SC_2	0x7f08
#define MCSC_R_DBG_SC_3	0x7f0c
#define MCSC_R_DBG_SC_4	0x7f10
#define MCSC_R_DBG_SC_5	0x7f14
#define MCSC_R_DBG_SC_6	0x7f18
#define MCSC_R_DBG_SC_7	0x7f1c
#define MCSC_R_DBG_SC_8	0x7f20
#define MCSC_R_DBG_SC_9	0x7f24
#define MCSC_R_DBG_SC_10	0x7f28
#define MCSC_R_DBG_SC_11	0x7f2c
#define MCSC_R_DBG_SC_12	0x7f30
#define MCSC_R_DBG_SC_13	0x7f34
#define MCSC_R_DBG_SC_14	0x7f38
#define MCSC_R_DBG_SC_15	0x7f3c
#define MCSC_R_DBG_SC_16	0x7f40
#define MCSC_R_DBG_SC_17	0x7f44
#define MCSC_R_DBG_SC_18	0x7f48
#define MCSC_R_DBG_SC_19	0x7f4c
#define MCSC_R_DBG_SC_20	0x7f50
#define MCSC_R_DBG_SC_21	0x7f54
#define MCSC_R_DBG_SC_22	0x7f58
#define MCSC_R_DBG_SC_23	0x7f5c
#define MCSC_R_DBG_SC_24	0x7f60
#define MCSC_R_DBG_SC_25	0x7f64
#define MCSC_R_DBG_SC_26	0x7f68
#define MCSC_R_DBG_SC_27	0x7f6c
#define MCSC_R_DBG_SC_28	0x7f70
#define MCSC_R_DBG_SC_29	0x7f74
#define MCSC_R_DBG_SC_30	0x7f78
#define MCSC_R_DBG_SC_31	0x7f7c
#define MCSC_R_DBG_SC_32	0x7f80
#define MCSC_R_DBG_SC_33	0x7f84
#define MCSC_R_DBG_SC_34	0x7f88
#define MCSC_R_CRC_RESULT_0	0x7f8c
#define MCSC_R_CRC_RESULT_1	0x7f90
#define MCSC_R_CRC_RESULT_2	0x7f94
#define MCSC_R_CRC_RESULT_3	0x7f98
#define MCSC_R_CRC_RESULT_4	0x7f9c
#define MCSC_R_CRC_RESULT_5	0x7fa0
#define MCSC_R_CRC_RESULT_6	0x7fa4
#define MCSC_R_CRC_RESULT_7	0x7fa8
#define MCSC_R_CRC_RESULT_8	0x7fac
#define MCSC_R_CRC_RESULT_9	0x7fb0
#define MCSC_R_CRC_RESULT_10	0x7fb4
#define MCSC_R_CRC_RESULT_12	0x7fbc
#define MCSC_R_CRC_RESULT_13	0x7fc0
#define MCSC_R_CRC_RESULT_14	0x7fc4
#define MCSC_R_CRC_RESULT_16	0x7fcc

enum mcsc_fields {
	MCSC_F_CMDQ_ENABLE,
	MCSC_F_CMDQ_STOP_CRPT_ENABLE,
	MCSC_F_SW_RESET,
	MCSC_F_SW_CORE_RESET,
	MCSC_F_SW_APB_RESET,
	MCSC_F_TRANS_STOP_REQ,
	MCSC_F_TRANS_STOP_REQ_RDY,
	MCSC_F_IP_CLOCK_DOWN_MODE,
	MCSC_F_IP_PROCESSING,
	MCSC_F_FORCE_INTERNAL_CLOCK,
	MCSC_F_DEBUG_CLOCK_ENABLE,
	MCSC_F_IP_POST_FRAME_GAP,
	MCSC_F_IP_DRCG_ENABLE,
	MCSC_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	MCSC_F_AUTO_IGNORE_PREADY_ENABLE,
	MCSC_F_IP_USE_SW_FINISH_COND,
	MCSC_F_SW_FINISH_COND_ENABLE,
	MCSC_F_IP_CORRUPTED_COND_ENABLE,
	MCSC_F_IP_USE_OTF_IN_FOR_PATH_0,
	MCSC_F_IP_USE_OTF_IN_FOR_PATH_1,
	MCSC_F_IP_USE_OTF_OUT_FOR_PATH_0,
	MCSC_F_IP_USE_OTF_OUT_FOR_PATH_1,
	MCSC_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	MCSC_F_IP_USE_EXT_MEM_ENABLE,
	MCSC_F_YUV_IN_IMG_SZ_WIDTH,
	MCSC_F_YUV_IN_IMG_SZ_HEIGHT,
	MCSC_F_YUV_FRO_ENABLE,
	MCSC_F_YUV_INPUT_MONO_EN,
	MCSC_F_YUV_CRC_SEED,
	MCSC_F_YUV_CRC_EN,
	MCSC_F_YUV_MAIN_CTRL_STALL_THROTTLE_EN,
	MCSC_F_YUV_MAIN_CTRL_DJAG_SC_HBI,
	MCSC_F_CMDQ_QUE_CMD_BASE_ADDR,
	MCSC_F_CMDQ_QUE_CMD_HEADER_NUM,
	MCSC_F_CMDQ_QUE_CMD_SETTING_MODE,
	MCSC_F_CMDQ_QUE_CMD_HOLD_MODE,
	MCSC_F_CMDQ_QUE_CMD_FRAME_ID,
	MCSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	MCSC_F_CMDQ_QUE_CMD_FRO_INDEX,
	MCSC_F_CMDQ_ADD_TO_QUEUE_0,
	MCSC_F_CMDQ_ADD_TO_QUEUE_1,
	MCSC_F_CMDQ_ADD_TO_QUEUE_URGENT,
	MCSC_F_CMDQ_POP_LOCK,
	MCSC_F_CMDQ_RELOAD_LOCK,
	MCSC_F_CMDQ_TIME_SLICE_SEQUENCE,
	MCSC_F_CMDQ_TS_SEQ_END_POINT,
	MCSC_F_CMDQ_TS_SEQ_COUNT_RESET,
	MCSC_F_CMDQ_CTRL_SETSEL_EN,
	MCSC_F_CMDQ_SETSEL,
	MCSC_F_CMDQ_PUSH_BACK_TO_QUEUE,
	MCSC_F_CMDQ_PUSH_BACK_QUE_ID,
	MCSC_F_CMDQ_FLUSH_QUEUE_0,
	MCSC_F_CMDQ_FLUSH_QUEUE_1,
	MCSC_F_CMDQ_FLUSH_QUEUE_URGENT,
	MCSC_F_CMDQ_SWAP_QUEUE_0_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_0_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_0_POS_B,
	MCSC_F_CMDQ_SWAP_QUEUE_1_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_1_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_1_POS_B,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_A,
	MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_B,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_E,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_S,
	MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_E,
	MCSC_F_CMDQ_HM_QUEUE_0_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_0,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	MCSC_F_CMDQ_HM_QUEUE_1_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_1,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_1,
	MCSC_F_CMDQ_HM_QUEUE_URGENT_TRIG,
	MCSC_F_CMDQ_HM_QUEUE_URGENT,
	MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_URGENT,
	MCSC_F_CMDQ_TIME_SLICE_COUNTER,
	MCSC_F_CMDQ_TIME_SLICE_CURR,
	MCSC_F_CMDQ_TIME_SLICE_NEXT,
	MCSC_F_CMDQ_CHARGED_FRAME_ID,
	MCSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	MCSC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	MCSC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	MCSC_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	MCSC_F_CMDQ_FRAME_COUNTER_RESET,
	MCSC_F_CMDQ_FRAME_COUNTER,
	MCSC_F_CMDQ_PRE_FRAME_ID,
	MCSC_F_CMDQ_CURRENT_FRAME_ID,
	MCSC_F_CMDQ_QUEUE_0_FULLNESS,
	MCSC_F_CMDQ_QUEUE_0_WPTR,
	MCSC_F_CMDQ_QUEUE_0_RPTR,
	MCSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_0_CMD_L,
	MCSC_F_CMDQ_QUEUE_1_FULLNESS,
	MCSC_F_CMDQ_QUEUE_1_WPTR,
	MCSC_F_CMDQ_QUEUE_1_RPTR,
	MCSC_F_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_1_CMD_L,
	MCSC_F_CMDQ_QUEUE_URGENT_FULLNESS,
	MCSC_F_CMDQ_QUEUE_URGENT_WPTR,
	MCSC_F_CMDQ_QUEUE_URGENT_RPTR,
	MCSC_F_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	MCSC_F_CMDQ_DEBUG_PROCESS,
	MCSC_F_CMDQ_DEBUG_HOLD,
	MCSC_F_CMDQ_DEBUG_PERIOD,
	MCSC_F_CMDQ_DEBUG_QUEUE_ID,
	MCSC_F_CMDQ_INT,
	MCSC_F_CMDQ_INT_ENABLE,
	MCSC_F_CMDQ_INT_STATUS,
	MCSC_F_CMDQ_INT_CLEAR,
	MCSC_F_C_LOADER_ENABLE,
	MCSC_F_C_LOADER_RESET,
	MCSC_F_C_LOADER_FAST_MODE,
	MCSC_F_C_LOADER_REMAP_TO_SHADOW_EN,
	MCSC_F_C_LOADER_REMAP_TO_DIRECT_EN,
	MCSC_F_C_LOADER_REMAP_SETSEL_EN,
	MCSC_F_C_LOADER_ACCESS_INTERVAL,
	MCSC_F_C_LOADER_REMAP_00_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_00_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_01_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_01_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_02_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_02_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_03_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_03_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_04_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_04_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_05_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_05_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_06_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_06_SETB_ADDR,
	MCSC_F_C_LOADER_REMAP_07_SETA_ADDR,
	MCSC_F_C_LOADER_REMAP_07_SETB_ADDR,
	MCSC_F_C_LOADER_BUSY,
	MCSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	MCSC_F_C_LOADER_NUM_OF_HEADER_REQED,
	MCSC_F_C_LOADER_NUM_OF_HEADER_APBED,
	MCSC_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	MCSC_F_COREX_ENABLE,
	MCSC_F_COREX_RESET,
	MCSC_F_COREX_FAST_MODE,
	MCSC_F_COREX_UPDATE_TYPE_0,
	MCSC_F_COREX_UPDATE_TYPE_1,
	MCSC_F_COREX_UPDATE_MODE_0,
	MCSC_F_COREX_UPDATE_MODE_1,
	MCSC_F_COREX_START_0,
	MCSC_F_COREX_START_1,
	MCSC_F_COREX_COPY_FROM_IP_0,
	MCSC_F_COREX_COPY_FROM_IP_1,
	MCSC_F_COREX_BUSY_0,
	MCSC_F_COREX_IP_SET_0,
	MCSC_F_COREX_BUSY_1,
	MCSC_F_COREX_IP_SET_1,
	MCSC_F_COREX_PRE_ADDR_CONFIG,
	MCSC_F_COREX_PRE_DATA_CONFIG,
	MCSC_F_COREX_POST_ADDR_CONFIG,
	MCSC_F_COREX_POST_DATA_CONFIG,
	MCSC_F_COREX_PRE_CONFIG_EN,
	MCSC_F_COREX_POST_CONFIG_EN,
	MCSC_F_COREX_TYPE_WRITE,
	MCSC_F_COREX_TYPE_WRITE_TRIGGER,
	MCSC_F_COREX_TYPE_READ,
	MCSC_F_COREX_TYPE_READ_OFFSET,
	MCSC_F_COREX_INT,
	MCSC_F_COREX_INT_STATUS,
	MCSC_F_COREX_INT_CLEAR,
	MCSC_F_COREX_INT_ENABLE,
	MCSC_F_INT_REQ_INT0,
	MCSC_F_INT_REQ_INT0_ENABLE,
	MCSC_F_INT_REQ_INT0_STATUS,
	MCSC_F_INT_REQ_INT0_CLEAR,
	MCSC_F_INT_REQ_INT1,
	MCSC_F_INT_REQ_INT1_ENABLE,
	MCSC_F_INT_REQ_INT1_STATUS,
	MCSC_F_INT_REQ_INT1_CLEAR,
	MCSC_F_INT_HIST_CURINT0,
	MCSC_F_INT_HIST_CURINT0_ENABLE,
	MCSC_F_INT_HIST_CURINT0_STATUS,
	MCSC_F_INT_HIST_CURINT1,
	MCSC_F_INT_HIST_CURINT1_ENABLE,
	MCSC_F_INT_HIST_CURINT1_STATUS,
	MCSC_F_INT_HIST_00_FRAME_ID,
	MCSC_F_INT_HIST_00_INT0,
	MCSC_F_INT_HIST_00_INT1,
	MCSC_F_INT_HIST_01_FRAME_ID,
	MCSC_F_INT_HIST_01_INT0,
	MCSC_F_INT_HIST_01_INT1,
	MCSC_F_INT_HIST_02_FRAME_ID,
	MCSC_F_INT_HIST_02_INT0,
	MCSC_F_INT_HIST_02_INT1,
	MCSC_F_INT_HIST_03_FRAME_ID,
	MCSC_F_INT_HIST_03_INT0,
	MCSC_F_INT_HIST_03_INT1,
	MCSC_F_INT_HIST_04_FRAME_ID,
	MCSC_F_INT_HIST_04_INT0,
	MCSC_F_INT_HIST_04_INT1,
	MCSC_F_INT_HIST_05_FRAME_ID,
	MCSC_F_INT_HIST_05_INT0,
	MCSC_F_INT_HIST_05_INT1,
	MCSC_F_INT_HIST_06_FRAME_ID,
	MCSC_F_INT_HIST_06_INT0,
	MCSC_F_INT_HIST_06_INT1,
	MCSC_F_INT_HIST_07_FRAME_ID,
	MCSC_F_INT_HIST_07_INT0,
	MCSC_F_INT_HIST_07_INT1,
	MCSC_F_SECU_CTRL_SEQID,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_0,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_1,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_2,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_3,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_4,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_5,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_6,
	MCSC_F_SECU_CTRL_TZINFO_SEQID_7,
	MCSC_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	MCSC_F_PERF_MONITOR_ENABLE,
	MCSC_F_PERF_MONITOR_CLEAR,
	MCSC_F_PERF_MONITOR_INT_USER_SEL,
	MCSC_F_PERF_MONITOR_INT_START,
	MCSC_F_PERF_MONITOR_INT_END,
	MCSC_F_PERF_MONITOR_INT_USER,
	MCSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MCSC_F_PERF_MONITOR_PROCESS_FRAME,
	MCSC_F_IP_MICRO,
	MCSC_F_IP_MINOR,
	MCSC_F_IP_MAJOR,
	MCSC_F_CTRL_MICRO,
	MCSC_F_CTRL_MINOR,
	MCSC_F_CTRL_MAJOR,
	MCSC_F_QCH_STATUS,
	MCSC_F_IDLENESS_STATUS,
	MCSC_F_CHAIN_IDLENESS_STATUS,
	MCSC_F_IP_BUSY_MONITOR_0,
	MCSC_F_IP_BUSY_MONITOR_1,
	MCSC_F_IP_BUSY_MONITOR_2,
	MCSC_F_IP_BUSY_MONITOR_3,
	MCSC_F_IP_STALL_OUT_STATUS_0,
	MCSC_F_IP_STALL_OUT_STATUS_1,
	MCSC_F_IP_STALL_OUT_STATUS_2,
	MCSC_F_IP_STALL_OUT_STATUS_3,
	MCSC_F_STOPEN_CRC_STOP_VALID_COUNT,
	MCSC_F_IP_ROL_RESET,
	MCSC_F_IP_ROL_MODE,
	MCSC_F_IP_ROL_SELECT,
	MCSC_F_IP_INT_SRC_SEL,
	MCSC_F_IP_INT_COL_EN,
	MCSC_F_IP_INT_ROW_EN,
	MCSC_F_IP_INT_COL_POS,
	MCSC_F_IP_INT_ROW_POS,
	MCSC_F_FREEZE_SRC_SEL,
	MCSC_F_FREEZE_EN,
	MCSC_F_FREEZE_COL_POS,
	MCSC_F_FREEZE_ROW_POS,
	MCSC_F_FREEZE_CORRUPTED_ENABLE,
	MCSC_F_YUV_CINFIFO_ENABLE,
	MCSC_F_YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN,
	MCSC_F_YUV_CINFIFO_AUTO_RECOVERY_EN,
	MCSC_F_YUV_CINFIFO_ROL_EN,
	MCSC_F_YUV_CINFIFO_ROL_RESET_ON_FRAME_START,
	MCSC_F_YUV_CINFIFO_DEBUG_EN,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_EN,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA_TYPE,
	MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA,
	MCSC_F_YUV_CINFIFO_STALL_THROTTLE_EN,
	MCSC_F_YUV_CINFIFO_INTERVAL_VBLANK,
	MCSC_F_YUV_CINFIFO_INTERVAL_HBLANK,
	MCSC_F_YUV_CINFIFO_INTERVAL_PIXEL,
	MCSC_F_YUV_CINFIFO_OP_STATE_MONITOR,
	MCSC_F_YUV_CINFIFO_ERROR_STATE_MONITOR,
	MCSC_F_YUV_CINFIFO_COL_CNT,
	MCSC_F_YUV_CINFIFO_ROW_CNT,
	MCSC_F_YUV_CINFIFO_STALL_CNT,
	MCSC_F_YUV_CINFIFO_FIFO_FULLNESS,
	MCSC_F_YUV_CINFIFO_CRC_SEED,
	MCSC_F_YUV_CINFIFO_CRC_RESULT,
	MCSC_F_STAT_RDMACL_EN,
	MCSC_F_STAT_RDMACL_CLK_ALWAYS_ON_EN,
	MCSC_F_STAT_RDMACL_SBWC_EN,
	MCSC_F_STAT_RDMACL_AFBC_EN,
	MCSC_F_STAT_RDMACL_SBWC_64B_ALIGN,
	MCSC_F_STAT_RDMACL_SBWC_TERACELL_ENABLE,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_BAYER,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_YUV,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_RGB,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	MCSC_F_STAT_RDMACL_DATA_FORMAT_BIT_CROP_OFF,
	MCSC_F_STAT_RDMACL_MONO_MODE,
	MCSC_F_STAT_RDMACL_WIDTH,
	MCSC_F_STAT_RDMACL_HEIGHT,
	MCSC_F_STAT_RDMACL_STRIDE_1P,
	MCSC_F_STAT_RDMACL_MAX_MO,
	MCSC_F_STAT_RDMACL_MAX_MO_RSVD,
	MCSC_F_STAT_RDMACL_LINE_GAP,
	MCSC_F_STAT_RDMACL_MAX_BL,
	MCSC_F_STAT_RDMACL_BUSINFO,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_STAT_RDMACL_IMG_CRC_1P,
	MCSC_F_STAT_RDMACL_MON_STATUS_0,
	MCSC_F_STAT_RDMACL_MON_STATUS_1,
	MCSC_F_STAT_RDMACL_MON_STATUS_2,
	MCSC_F_STAT_RDMACL_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W0_EN,
	MCSC_F_YUV_WDMASC_W0_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W0_SBWC_EN,
	MCSC_F_YUV_WDMASC_W0_AFBC_EN,
	MCSC_F_YUV_WDMASC_W0_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W0_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W0_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W0_MONO_EN,
	MCSC_F_YUV_WDMASC_W0_WIDTH,
	MCSC_F_YUV_WDMASC_W0_HEIGHT,
	MCSC_F_YUV_WDMASC_W0_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W0_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W0_VOTF_EN,
	MCSC_F_YUV_WDMASC_W0_MAX_MO,
	MCSC_F_YUV_WDMASC_W0_LINE_GAP,
	MCSC_F_YUV_WDMASC_W0_MAX_BL,
	MCSC_F_YUV_WDMASC_W0_BUSINFO,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W0_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W0_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W0_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W0_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W1_EN,
	MCSC_F_YUV_WDMASC_W1_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W1_SBWC_EN,
	MCSC_F_YUV_WDMASC_W1_AFBC_EN,
	MCSC_F_YUV_WDMASC_W1_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W1_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W1_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W1_MONO_EN,
	MCSC_F_YUV_WDMASC_W1_WIDTH,
	MCSC_F_YUV_WDMASC_W1_HEIGHT,
	MCSC_F_YUV_WDMASC_W1_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W1_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W1_VOTF_EN,
	MCSC_F_YUV_WDMASC_W1_MAX_MO,
	MCSC_F_YUV_WDMASC_W1_LINE_GAP,
	MCSC_F_YUV_WDMASC_W1_MAX_BL,
	MCSC_F_YUV_WDMASC_W1_BUSINFO,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W1_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W1_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W1_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W1_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W2_EN,
	MCSC_F_YUV_WDMASC_W2_CLK_ALWAYS_ON_EN,
	MCSC_F_YUV_WDMASC_W2_SBWC_EN,
	MCSC_F_YUV_WDMASC_W2_AFBC_EN,
	MCSC_F_YUV_WDMASC_W2_SBWC_64B_ALIGN,
	MCSC_F_YUV_WDMASC_W2_SBWC_TERACELL_ENABLE,
	MCSC_F_YUV_WDMASC_W2_SBWC_64B_ZERO_PAD_EN,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_0,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_YUV,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RGB,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_2,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_3,
	MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_TYPE,
	MCSC_F_YUV_WDMASC_W2_MONO_EN,
	MCSC_F_YUV_WDMASC_W2_WIDTH,
	MCSC_F_YUV_WDMASC_W2_HEIGHT,
	MCSC_F_YUV_WDMASC_W2_STRIDE_1P,
	MCSC_F_YUV_WDMASC_W2_STRIDE_2P,
	MCSC_F_YUV_WDMASC_W2_STRIDE_3P,
	MCSC_F_YUV_WDMASC_W2_VOTF_EN,
	MCSC_F_YUV_WDMASC_W2_MAX_MO,
	MCSC_F_YUV_WDMASC_W2_LINE_GAP,
	MCSC_F_YUV_WDMASC_W2_MAX_BL,
	MCSC_F_YUV_WDMASC_W2_BUSINFO,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6,
	MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_1P,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_2P,
	MCSC_F_YUV_WDMASC_W2_IMG_CRC_3P,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_0,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_1,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_2,
	MCSC_F_YUV_WDMASC_W2_MON_STATUS_3,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_EN,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_FREQ_NUM_CYCLE,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_AVG_BW,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_SLOT_BW,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_PERIOD,
	MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_BW,
	MCSC_F_YUV_WDMASC_W2_FLIP_CONTROL,
	MCSC_F_YUV_WDMASC_W2_RGB_ALPHA,
	MCSC_F_YUV_WDMASC_W0_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W0_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W0_ROUND_EN,
	MCSC_F_YUV_WDMASC_W0_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W0_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W0_COMP_SRAM_START_ADDR,
	MCSC_F_YUV_WDMASC_W1_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W1_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W1_ROUND_EN,
	MCSC_F_YUV_WDMASC_W1_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W1_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_W1_COMP_SRAM_START_ADDR,
	MCSC_F_YUV_WDMASC_W2_DITHER_EN_C,
	MCSC_F_YUV_WDMASC_W2_DITHER_EN_Y,
	MCSC_F_YUV_WDMASC_W2_ROUND_EN,
	MCSC_F_YUV_WDMASC_W2_RGB_CONV444_WEIGHT,
	MCSC_F_YUV_WDMASC_W2_PER_SUB_FRAME_EN,
	MCSC_F_YUV_WDMASC_RGB_SRC_Y_OFFSET,
	MCSC_F_YUV_WDMASC_RGB_COEF_C10,
	MCSC_F_YUV_WDMASC_RGB_COEF_C00,
	MCSC_F_YUV_WDMASC_RGB_COEF_C01,
	MCSC_F_YUV_WDMASC_RGB_COEF_C20,
	MCSC_F_YUV_WDMASC_RGB_COEF_C21,
	MCSC_F_YUV_WDMASC_RGB_COEF_C11,
	MCSC_F_YUV_WDMASC_RGB_COEF_C12,
	MCSC_F_YUV_WDMASC_RGB_COEF_C02,
	MCSC_F_YUV_WDMASC_RGB_COEF_C22,
	MCSC_F_YUV_POLY_SC0_ENABLE,
	MCSC_F_YUV_POLY_SC0_BYPASS,
	MCSC_F_YUV_POLY_SC0_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC0_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC0_SRC_VPOS,
	MCSC_F_YUV_POLY_SC0_SRC_HPOS,
	MCSC_F_YUV_POLY_SC0_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC0_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC0_DST_VSIZE,
	MCSC_F_YUV_POLY_SC0_DST_HSIZE,
	MCSC_F_YUV_POLY_SC0_H_RATIO,
	MCSC_F_YUV_POLY_SC0_V_RATIO,
	MCSC_F_YUV_POLY_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC0_ROUND_MODE,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC0_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC0_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC1_ENABLE,
	MCSC_F_YUV_POLY_SC1_BYPASS,
	MCSC_F_YUV_POLY_SC1_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC1_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC1_SRC_VPOS,
	MCSC_F_YUV_POLY_SC1_SRC_HPOS,
	MCSC_F_YUV_POLY_SC1_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC1_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC1_DST_VSIZE,
	MCSC_F_YUV_POLY_SC1_DST_HSIZE,
	MCSC_F_YUV_POLY_SC1_H_RATIO,
	MCSC_F_YUV_POLY_SC1_V_RATIO,
	MCSC_F_YUV_POLY_SC1_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC1_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC1_ROUND_MODE,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC1_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC1_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC2_ENABLE,
	MCSC_F_YUV_POLY_SC2_BYPASS,
	MCSC_F_YUV_POLY_SC2_CLK_GATE_DISABLE,
	MCSC_F_YUV_POLY_SC2_STRIP_ENABLE,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_ENABLE,
	MCSC_F_YUV_POLY_SC2_SRC_VPOS,
	MCSC_F_YUV_POLY_SC2_SRC_HPOS,
	MCSC_F_YUV_POLY_SC2_SRC_VSIZE,
	MCSC_F_YUV_POLY_SC2_SRC_HSIZE,
	MCSC_F_YUV_POLY_SC2_DST_VSIZE,
	MCSC_F_YUV_POLY_SC2_DST_HSIZE,
	MCSC_F_YUV_POLY_SC2_H_RATIO,
	MCSC_F_YUV_POLY_SC2_V_RATIO,
	MCSC_F_YUV_POLY_SC2_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC2_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POLY_SC2_ROUND_MODE,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_0_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_1_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_2_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_3_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_4_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_5_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_6_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_7_3,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_0,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_1,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_2,
	MCSC_F_YUV_POLY_SC2_V_COEFF_8_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_0_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_1_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_2_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_3_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_4_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_5_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_6_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_7_7,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_0,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_1,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_2,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_3,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_4,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_5,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_6,
	MCSC_F_YUV_POLY_SC2_H_COEFF_8_7,
	MCSC_F_YUV_POLY_SC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC0_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC1_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POLY_SC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POLY_SC2_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_V,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_H,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC0_ENABLE,
	MCSC_F_YUV_POST_PC0_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC0_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC0_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC0_IMG_VSIZE,
	MCSC_F_YUV_POST_PC0_IMG_HSIZE,
	MCSC_F_YUV_POST_PC0_DST_VSIZE,
	MCSC_F_YUV_POST_PC0_DST_HSIZE,
	MCSC_F_YUV_POST_PC0_H_RATIO,
	MCSC_F_YUV_POST_PC0_V_RATIO,
	MCSC_F_YUV_POST_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC0_ROUND_MODE,
	MCSC_F_YUV_POST_PC0_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC0_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC0_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC0_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC0_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC0_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC0_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC0_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC0_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC0_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC0_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC1_ENABLE,
	MCSC_F_YUV_POST_PC1_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC1_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC1_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC1_IMG_VSIZE,
	MCSC_F_YUV_POST_PC1_IMG_HSIZE,
	MCSC_F_YUV_POST_PC1_DST_VSIZE,
	MCSC_F_YUV_POST_PC1_DST_HSIZE,
	MCSC_F_YUV_POST_PC1_H_RATIO,
	MCSC_F_YUV_POST_PC1_V_RATIO,
	MCSC_F_YUV_POST_PC1_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC1_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC1_ROUND_MODE,
	MCSC_F_YUV_POST_PC1_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC1_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC1_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC1_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC1_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC1_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC1_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC1_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC1_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC1_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC1_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_POST_PC2_ENABLE,
	MCSC_F_YUV_POST_PC2_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_CONV420_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_BCHS_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_YUV_POST_PC2_STRIP_ENABLE,
	MCSC_F_YUV_POST_PC2_OUT_CROP_ENABLE,
	MCSC_F_YUV_POST_PC2_IMG_VSIZE,
	MCSC_F_YUV_POST_PC2_IMG_HSIZE,
	MCSC_F_YUV_POST_PC2_DST_VSIZE,
	MCSC_F_YUV_POST_PC2_DST_HSIZE,
	MCSC_F_YUV_POST_PC2_H_RATIO,
	MCSC_F_YUV_POST_PC2_V_RATIO,
	MCSC_F_YUV_POST_PC2_H_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC2_V_INIT_PHASE_OFFSET,
	MCSC_F_YUV_POST_PC2_ROUND_MODE,
	MCSC_F_YUV_POST_PC2_V_COEFF_SEL,
	MCSC_F_YUV_POST_PC2_H_COEFF_SEL,
	MCSC_F_YUV_POST_PC2_STRIP_PRE_DST_SIZE_H,
	MCSC_F_YUV_POST_PC2_STRIP_IN_START_POS_H,
	MCSC_F_YUV_POST_PC2_OUT_CROP_POS_V,
	MCSC_F_YUV_POST_PC2_OUT_CROP_POS_H,
	MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_V,
	MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_H,
	MCSC_F_YUV_POST_PC2_CONV420_ENABLE,
	MCSC_F_YUV_POST_PC2_CONV420_ODD_LINE,
	MCSC_F_YUV_POST_PC2_BCHS_ENABLE,
	MCSC_F_YUV_POST_PC2_BCHS_Y_GAIN,
	MCSC_F_YUV_POST_PC2_BCHS_Y_OFFSET,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_00,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_01,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_10,
	MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_11,
	MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MIN,
	MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MAX,
	MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MIN,
	MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MAX,
	MCSC_F_YUV_HWFC_SWRESET,
	MCSC_F_YUV_HWFC_MODE,
	MCSC_F_YUV_HWFC_REGION_IDX_BIN_A,
	MCSC_F_YUV_HWFC_REGION_IDX_BIN_B,
	MCSC_F_YUV_HWFC_REGION_IDX_GRAY_A,
	MCSC_F_YUV_HWFC_REGION_IDX_GRAY_B,
	MCSC_F_YUV_HWFC_CURR_REGION_A,
	MCSC_F_YUV_HWFC_CURR_REGION_B,
	MCSC_F_YUV_HWFC_PLANE_A,
	MCSC_F_YUV_HWFC_ID0_A,
	MCSC_F_YUV_HWFC_ID1_A,
	MCSC_F_YUV_HWFC_ID2_A,
	MCSC_F_YUV_HWFC_FORMAT_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_YUV_HWFC_PLANE_B,
	MCSC_F_YUV_HWFC_ID0_B,
	MCSC_F_YUV_HWFC_ID1_B,
	MCSC_F_YUV_HWFC_ID2_B,
	MCSC_F_YUV_HWFC_FORMAT_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_F_YUV_HWFC_FRAME_START_SELECT,
	MCSC_F_YUV_HWFC_INDEX_RESET,
	MCSC_F_YUV_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_A,
	MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_B,
	MCSC_F_YUV_HWFC_MASTER_SEL_A,
	MCSC_F_YUV_HWFC_MASTER_SEL_B,
	MCSC_F_DBG_SC_0,
	MCSC_F_DBG_SC_1,
	MCSC_F_DBG_SC_2,
	MCSC_F_DBG_SC_3,
	MCSC_F_DBG_SC_4,
	MCSC_F_DBG_SC_5,
	MCSC_F_DBG_SC_6,
	MCSC_F_DBG_SC_7,
	MCSC_F_DBG_SC_8,
	MCSC_F_DBG_SC_9,
	MCSC_F_DBG_SC_10,
	MCSC_F_DBG_SC_11,
	MCSC_F_DBG_SC_12,
	MCSC_F_DBG_SC_13,
	MCSC_F_DBG_SC_14,
	MCSC_F_DBG_SC_15,
	MCSC_F_DBG_SC_16,
	MCSC_F_DBG_SC_17,
	MCSC_F_DBG_SC_18,
	MCSC_F_DBG_SC_19,
	MCSC_F_DBG_SC_20,
	MCSC_F_DBG_SC_21,
	MCSC_F_DBG_SC_22,
	MCSC_F_DBG_SC_23,
	MCSC_F_DBG_SC_24,
	MCSC_F_DBG_SC_25,
	MCSC_F_DBG_SC_26,
	MCSC_F_DBG_SC_27,
	MCSC_F_DBG_SC_28,
	MCSC_F_DBG_SC_29,
	MCSC_F_DBG_SC_30,
	MCSC_F_DBG_SC_31,
	MCSC_F_DBG_SC_32,
	MCSC_F_DBG_SC_33,
	MCSC_F_DBG_SC_34,
	MCSC_F_YUV_MONO_CRC_TOP_IN_OTF,
	MCSC_F_YUV_POLY_SC0_CRC_POLY,
	MCSC_F_YUV_POLY_SC1_CRC_POLY,
	MCSC_F_YUV_POLY_SC2_CRC_POLY,
	MCSC_F_YUV_POST_PC0_CRC_POST,
	MCSC_F_YUV_POST_PC1_CRC_POST,
	MCSC_F_YUV_POST_PC2_CRC_POST,
	MCSC_F_YUV_POST_PC0_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC0_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC1_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC1_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC2_CRC_CONV_LUMA,
	MCSC_F_YUV_POST_PC2_CRC_CONV_CHR,
	MCSC_F_YUV_POST_PC0_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC0_CRC_BCHS_CHR,
	MCSC_F_YUV_POST_PC1_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC1_CRC_BCHS_CHR,
	MCSC_F_YUV_POST_PC2_CRC_BCHS_LUMA,
	MCSC_F_YUV_POST_PC2_CRC_BCHS_CHR,
	MCSC_F_YUV_WDMASC_W0_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W0_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_YUV_WDMASC_W1_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W1_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_YUV_WDMASC_W2_CRC_CMN_WDMA_IN_LUMA,
	MCSC_F_YUV_WDMASC_W2_CRC_CMN_WDMA_IN_CHR,
	MCSC_F_CRC_AXI_RDMA_SFR,
	MCSC_F_CRC_AXI_WDMA_W0_1P,
	MCSC_F_CRC_AXI_WDMA_W0_2P,
	MCSC_F_CRC_AXI_WDMA_W0_3P,
	MCSC_F_CRC_AXI_WDMA_W1_1P,
	MCSC_F_CRC_AXI_WDMA_W1_2P,
	MCSC_F_CRC_AXI_WDMA_W1_3P,
	MCSC_F_CRC_AXI_WDMA_W2_1P,
	MCSC_F_CRC_AXI_WDMA_W2_2P,
	MCSC_F_CRC_AXI_WDMA_W2_3P,
	MCSC_F_CRC_AXI_WDMA_W0_1P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W0_2P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W1_1P_HEADER,
	MCSC_F_CRC_AXI_WDMA_W1_2P_HEADER,
	MCSC_REG_FIELD_CNT
};

static struct pmio_field_desc mcsc_field_descs[] = {
	[MCSC_F_CMDQ_ENABLE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ENABLE, 0, 0),
	[MCSC_F_CMDQ_STOP_CRPT_ENABLE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_STOP_CRPT_ENABLE, 0, 0),
	[MCSC_F_SW_RESET] = PMIO_FIELD_DESC(MCSC_R_SW_RESET, 0, 0),
	[MCSC_F_SW_CORE_RESET] = PMIO_FIELD_DESC(MCSC_R_SW_CORE_RESET, 0, 0),
	[MCSC_F_SW_APB_RESET] = PMIO_FIELD_DESC(MCSC_R_SW_APB_RESET, 0, 0),
	[MCSC_F_TRANS_STOP_REQ] = PMIO_FIELD_DESC(MCSC_R_TRANS_STOP_REQ, 0, 0),
	[MCSC_F_TRANS_STOP_REQ_RDY] = PMIO_FIELD_DESC(MCSC_R_TRANS_STOP_REQ_RDY, 0, 0),
	[MCSC_F_IP_CLOCK_DOWN_MODE] = PMIO_FIELD_DESC(MCSC_R_IP_CLOCK_DOWN_MODE, 0, 0),
	[MCSC_F_IP_PROCESSING] = PMIO_FIELD_DESC(MCSC_R_IP_PROCESSING, 0, 0),
	[MCSC_F_FORCE_INTERNAL_CLOCK] = PMIO_FIELD_DESC(MCSC_R_FORCE_INTERNAL_CLOCK, 0, 0),
	[MCSC_F_DEBUG_CLOCK_ENABLE] = PMIO_FIELD_DESC(MCSC_R_DEBUG_CLOCK_ENABLE, 0, 0),
	[MCSC_F_IP_POST_FRAME_GAP] = PMIO_FIELD_DESC(MCSC_R_IP_POST_FRAME_GAP, 0, 31),
	[MCSC_F_IP_DRCG_ENABLE] = PMIO_FIELD_DESC(MCSC_R_IP_DRCG_ENABLE, 0, 0),
	[MCSC_F_AUTO_IGNORE_INTERRUPT_ENABLE] = PMIO_FIELD_DESC(MCSC_R_AUTO_IGNORE_INTERRUPT_ENABLE, 0, 0),
	[MCSC_F_AUTO_IGNORE_PREADY_ENABLE] = PMIO_FIELD_DESC(MCSC_R_AUTO_IGNORE_PREADY_ENABLE, 0, 0),
	[MCSC_F_IP_USE_SW_FINISH_COND] = PMIO_FIELD_DESC(MCSC_R_IP_USE_SW_FINISH_COND, 0, 0),
	[MCSC_F_SW_FINISH_COND_ENABLE] = PMIO_FIELD_DESC(MCSC_R_SW_FINISH_COND_ENABLE, 0, 3),
	[MCSC_F_IP_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(MCSC_R_IP_CORRUPTED_COND_ENABLE, 0, 17),
	[MCSC_F_IP_USE_OTF_IN_FOR_PATH_0] = PMIO_FIELD_DESC(MCSC_R_IP_USE_OTF_PATH, 0, 0),
	[MCSC_F_IP_USE_OTF_IN_FOR_PATH_1] = PMIO_FIELD_DESC(MCSC_R_IP_USE_OTF_PATH, 8, 8),
	[MCSC_F_IP_USE_OTF_OUT_FOR_PATH_0] = PMIO_FIELD_DESC(MCSC_R_IP_USE_OTF_PATH, 16, 16),
	[MCSC_F_IP_USE_OTF_OUT_FOR_PATH_1] = PMIO_FIELD_DESC(MCSC_R_IP_USE_OTF_PATH, 24, 24),
	[MCSC_F_IP_USE_CINFIFO_NEW_FRAME_IN] = PMIO_FIELD_DESC(MCSC_R_IP_USE_CINFIFO_NEW_FRAME_IN, 0, 0),
	[MCSC_F_IP_USE_EXT_MEM_ENABLE] = PMIO_FIELD_DESC(MCSC_R_IP_USE_EXT_MEM_ENABLE, 0, 0),
	[MCSC_F_YUV_IN_IMG_SZ_WIDTH] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH, 0, 15),
	[MCSC_F_YUV_IN_IMG_SZ_HEIGHT] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_IN_IMG_SZ_HEIGHT, 0, 15),
	[MCSC_F_YUV_FRO_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_FRO_EN, 0, 0),
	[MCSC_F_YUV_INPUT_MONO_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_INPUT_MONO_EN, 0, 0),
	[MCSC_F_YUV_CRC_SEED] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_CRC_EN, 0, 7),
	[MCSC_F_YUV_CRC_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_CRC_EN, 16, 16),
	[MCSC_F_YUV_MAIN_CTRL_STALL_THROTTLE_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_STALL_THROTTLE_CTRL, 0, 0),
	[MCSC_F_YUV_MAIN_CTRL_DJAG_SC_HBI] = PMIO_FIELD_DESC(MCSC_R_YUV_MAIN_CTRL_DJAG_SC_HBI, 0, 9),
	[MCSC_F_CMDQ_QUE_CMD_BASE_ADDR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUE_CMD_H, 0, 31),
	[MCSC_F_CMDQ_QUE_CMD_HEADER_NUM] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUE_CMD_M, 0, 11),
	[MCSC_F_CMDQ_QUE_CMD_SETTING_MODE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUE_CMD_M, 12, 13),
	[MCSC_F_CMDQ_QUE_CMD_HOLD_MODE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUE_CMD_M, 14, 15),
	[MCSC_F_CMDQ_QUE_CMD_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUE_CMD_M, 16, 31),
	[MCSC_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUE_CMD_L, 0, 7),
	[MCSC_F_CMDQ_QUE_CMD_FRO_INDEX] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUE_CMD_L, 8, 11),
	[MCSC_F_CMDQ_ADD_TO_QUEUE_0] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ADD_TO_QUEUE_0, 0, 0),
	[MCSC_F_CMDQ_ADD_TO_QUEUE_1] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ADD_TO_QUEUE_1, 0, 0),
	[MCSC_F_CMDQ_ADD_TO_QUEUE_URGENT] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ADD_TO_QUEUE_URGENT, 0, 0),
	[MCSC_F_CMDQ_POP_LOCK] = PMIO_FIELD_DESC(MCSC_R_CMDQ_LOCK, 0, 0),
	[MCSC_F_CMDQ_RELOAD_LOCK] = PMIO_FIELD_DESC(MCSC_R_CMDQ_LOCK, 8, 8),
	[MCSC_F_CMDQ_TIME_SLICE_SEQUENCE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_TIME_SLICE_SEQUENCE, 0, 31),
	[MCSC_F_CMDQ_TS_SEQ_END_POINT] = PMIO_FIELD_DESC(MCSC_R_CMDQ_TS_SEQ_END_POINT, 0, 4),
	[MCSC_F_CMDQ_TS_SEQ_COUNT_RESET] = PMIO_FIELD_DESC(MCSC_R_CMDQ_TS_SEQ_COUNT_RESET, 0, 0),
	[MCSC_F_CMDQ_CTRL_SETSEL_EN] = PMIO_FIELD_DESC(MCSC_R_CMDQ_CTRL_SETSEL_EN, 0, 0),
	[MCSC_F_CMDQ_SETSEL] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SETSEL, 0, 0),
	[MCSC_F_CMDQ_PUSH_BACK_TO_QUEUE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_PUSH_BACK_TO_QUEUE, 0, 0),
	[MCSC_F_CMDQ_PUSH_BACK_QUE_ID] = PMIO_FIELD_DESC(MCSC_R_CMDQ_PUSH_BACK_TO_QUEUE, 8, 9),
	[MCSC_F_CMDQ_FLUSH_QUEUE_0] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FLUSH_QUEUE_0, 0, 0),
	[MCSC_F_CMDQ_FLUSH_QUEUE_1] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FLUSH_QUEUE_1, 0, 0),
	[MCSC_F_CMDQ_FLUSH_QUEUE_URGENT] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FLUSH_QUEUE_URGENT, 0, 0),
	[MCSC_F_CMDQ_SWAP_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_0, 0, 0),
	[MCSC_F_CMDQ_SWAP_QUEUE_0_POS_A] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_0, 8, 11),
	[MCSC_F_CMDQ_SWAP_QUEUE_0_POS_B] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_0, 16, 19),
	[MCSC_F_CMDQ_SWAP_QUEUE_1_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_1, 0, 0),
	[MCSC_F_CMDQ_SWAP_QUEUE_1_POS_A] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_1, 8, 10),
	[MCSC_F_CMDQ_SWAP_QUEUE_1_POS_B] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_1, 16, 18),
	[MCSC_F_CMDQ_SWAP_QUEUE_URGENT_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_URGENT, 0, 0),
	[MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_A] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_URGENT, 8, 9),
	[MCSC_F_CMDQ_SWAP_QUEUE_URGENT_POS_B] = PMIO_FIELD_DESC(MCSC_R_CMDQ_SWAP_QUEUE_URGENT, 16, 17),
	[MCSC_F_CMDQ_ROTATE_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_0, 0, 0),
	[MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_S] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_0, 8, 11),
	[MCSC_F_CMDQ_ROTATE_QUEUE_0_POS_E] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_0, 16, 19),
	[MCSC_F_CMDQ_ROTATE_QUEUE_1_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_1, 0, 0),
	[MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_S] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_1, 8, 10),
	[MCSC_F_CMDQ_ROTATE_QUEUE_1_POS_E] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_1, 16, 18),
	[MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_URGENT, 0, 0),
	[MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_S] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_URGENT, 8, 9),
	[MCSC_F_CMDQ_ROTATE_QUEUE_URGENT_POS_E] = PMIO_FIELD_DESC(MCSC_R_CMDQ_ROTATE_QUEUE_URGENT, 16, 17),
	[MCSC_F_CMDQ_HM_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_0, 0, 0),
	[MCSC_F_CMDQ_HM_QUEUE_0] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_0, 8, 9),
	[MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_0] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_0, 16, 31),
	[MCSC_F_CMDQ_HM_QUEUE_1_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_1, 0, 0),
	[MCSC_F_CMDQ_HM_QUEUE_1] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_1, 8, 9),
	[MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_1] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_1, 16, 31),
	[MCSC_F_CMDQ_HM_QUEUE_URGENT_TRIG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_URGENT, 0, 0),
	[MCSC_F_CMDQ_HM_QUEUE_URGENT] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_URGENT, 8, 9),
	[MCSC_F_CMDQ_HM_FRAME_ID_QUEUE_URGENT] = PMIO_FIELD_DESC(MCSC_R_CMDQ_HOLD_MARK_QUEUE_URGENT, 16, 31),
	[MCSC_F_CMDQ_TIME_SLICE_COUNTER] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS_TIME_SLICE, 0, 15),
	[MCSC_F_CMDQ_TIME_SLICE_CURR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS_TIME_SLICE, 16, 17),
	[MCSC_F_CMDQ_TIME_SLICE_NEXT] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS_TIME_SLICE, 24, 25),
	[MCSC_F_CMDQ_CHARGED_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 0, 15),
	[MCSC_F_CMDQ_CHARGED_FOR_NEXT_FRAME] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 16, 16),
	[MCSC_F_CMDQ_VHD_VBLANK_QRUN_ENABLE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_VHD_CONTROL, 0, 0),
	[MCSC_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_VHD_CONTROL, 24, 24),
	[MCSC_F_CMDQ_FRAME_COUNTER_INC_TYPE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FRAME_COUNTER_INC_TYPE, 0, 0),
	[MCSC_F_CMDQ_FRAME_COUNTER_RESET] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FRAME_COUNTER_RESET, 0, 0),
	[MCSC_F_CMDQ_FRAME_COUNTER] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FRAME_COUNTER, 0, 31),
	[MCSC_F_CMDQ_PRE_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FRAME_ID, 0, 15),
	[MCSC_F_CMDQ_CURRENT_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_CMDQ_FRAME_ID, 16, 31),
	[MCSC_F_CMDQ_QUEUE_0_FULLNESS] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_0_INFO, 0, 4),
	[MCSC_F_CMDQ_QUEUE_0_WPTR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_0_INFO, 8, 11),
	[MCSC_F_CMDQ_QUEUE_0_RPTR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_0_INFO, 16, 19),
	[MCSC_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, 0, 3),
	[MCSC_F_CMDQ_DEBUG_QUE_0_CMD_H] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_0_CMD_H, 0, 31),
	[MCSC_F_CMDQ_DEBUG_QUE_0_CMD_M] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_0_CMD_M, 0, 31),
	[MCSC_F_CMDQ_DEBUG_QUE_0_CMD_L] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_0_CMD_L, 0, 11),
	[MCSC_F_CMDQ_QUEUE_1_FULLNESS] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_1_INFO, 0, 3),
	[MCSC_F_CMDQ_QUEUE_1_WPTR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_1_INFO, 8, 10),
	[MCSC_F_CMDQ_QUEUE_1_RPTR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_1_INFO, 16, 18),
	[MCSC_F_CMDQ_QUEUE_1_RPTR_FOR_DEBUG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG, 0, 2),
	[MCSC_F_CMDQ_DEBUG_QUE_1_CMD_H] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_1_CMD_H, 0, 31),
	[MCSC_F_CMDQ_DEBUG_QUE_1_CMD_M] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_1_CMD_M, 0, 31),
	[MCSC_F_CMDQ_DEBUG_QUE_1_CMD_L] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_1_CMD_L, 0, 11),
	[MCSC_F_CMDQ_QUEUE_URGENT_FULLNESS] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_URGENT_INFO, 0, 2),
	[MCSC_F_CMDQ_QUEUE_URGENT_WPTR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_URGENT_INFO, 8, 9),
	[MCSC_F_CMDQ_QUEUE_URGENT_RPTR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_URGENT_INFO, 16, 17),
	[MCSC_F_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG] = PMIO_FIELD_DESC(MCSC_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG, 0, 1),
	[MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_H] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_H, 0, 31),
	[MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_M] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_M, 0, 31),
	[MCSC_F_CMDQ_DEBUG_QUE_URGENT_CMD_L] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_QUE_URGENT_CMD_L, 0, 11),
	[MCSC_F_CMDQ_DEBUG_PROCESS] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS, 0, 4),
	[MCSC_F_CMDQ_DEBUG_HOLD] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS, 8, 9),
	[MCSC_F_CMDQ_DEBUG_PERIOD] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS, 16, 18),
	[MCSC_F_CMDQ_DEBUG_QUEUE_ID] = PMIO_FIELD_DESC(MCSC_R_CMDQ_DEBUG_STATUS, 24, 25),
	[MCSC_F_CMDQ_INT] = PMIO_FIELD_DESC(MCSC_R_CMDQ_INT, 0, 7),
	[MCSC_F_CMDQ_INT_ENABLE] = PMIO_FIELD_DESC(MCSC_R_CMDQ_INT_ENABLE, 0, 7),
	[MCSC_F_CMDQ_INT_STATUS] = PMIO_FIELD_DESC(MCSC_R_CMDQ_INT_STATUS, 0, 7),
	[MCSC_F_CMDQ_INT_CLEAR] = PMIO_FIELD_DESC(MCSC_R_CMDQ_INT_CLEAR, 0, 7),
	[MCSC_F_C_LOADER_ENABLE] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_ENABLE, 0, 0),
	[MCSC_F_C_LOADER_RESET] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_RESET, 0, 0),
	[MCSC_F_C_LOADER_FAST_MODE] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_FAST_MODE, 0, 0),
	[MCSC_F_C_LOADER_REMAP_TO_SHADOW_EN] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_EN, 0, 0),
	[MCSC_F_C_LOADER_REMAP_TO_DIRECT_EN] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_EN, 8, 8),
	[MCSC_F_C_LOADER_REMAP_SETSEL_EN] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_EN, 16, 16),
	[MCSC_F_C_LOADER_ACCESS_INTERVAL] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_ACCESS_INTERVAL, 0, 3),
	[MCSC_F_C_LOADER_REMAP_00_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_00_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_00_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_00_ADDR, 16, 31),
	[MCSC_F_C_LOADER_REMAP_01_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_01_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_01_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_01_ADDR, 16, 31),
	[MCSC_F_C_LOADER_REMAP_02_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_02_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_02_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_02_ADDR, 16, 31),
	[MCSC_F_C_LOADER_REMAP_03_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_03_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_03_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_03_ADDR, 16, 31),
	[MCSC_F_C_LOADER_REMAP_04_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_04_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_04_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_04_ADDR, 16, 31),
	[MCSC_F_C_LOADER_REMAP_05_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_05_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_05_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_05_ADDR, 16, 31),
	[MCSC_F_C_LOADER_REMAP_06_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_06_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_06_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_06_ADDR, 16, 31),
	[MCSC_F_C_LOADER_REMAP_07_SETA_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_07_ADDR, 0, 15),
	[MCSC_F_C_LOADER_REMAP_07_SETB_ADDR] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_REMAP_07_ADDR, 16, 31),
	[MCSC_F_C_LOADER_BUSY] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_DEBUG_STATUS, 0, 0),
	[MCSC_F_C_LOADER_NUM_OF_HEADER_TO_REQ] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 0, 13),
	[MCSC_F_C_LOADER_NUM_OF_HEADER_REQED] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 16, 29),
	[MCSC_F_C_LOADER_NUM_OF_HEADER_APBED] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 0, 13),
	[MCSC_F_C_LOADER_NUM_OF_HEADER_SKIPED] = PMIO_FIELD_DESC(MCSC_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 16, 29),
	[MCSC_F_COREX_ENABLE] = PMIO_FIELD_DESC(MCSC_R_COREX_ENABLE, 0, 0),
	[MCSC_F_COREX_RESET] = PMIO_FIELD_DESC(MCSC_R_COREX_RESET, 0, 0),
	[MCSC_F_COREX_FAST_MODE] = PMIO_FIELD_DESC(MCSC_R_COREX_FAST_MODE, 0, 0),
	[MCSC_F_COREX_UPDATE_TYPE_0] = PMIO_FIELD_DESC(MCSC_R_COREX_UPDATE_TYPE_0, 0, 1),
	[MCSC_F_COREX_UPDATE_TYPE_1] = PMIO_FIELD_DESC(MCSC_R_COREX_UPDATE_TYPE_1, 0, 1),
	[MCSC_F_COREX_UPDATE_MODE_0] = PMIO_FIELD_DESC(MCSC_R_COREX_UPDATE_MODE_0, 0, 0),
	[MCSC_F_COREX_UPDATE_MODE_1] = PMIO_FIELD_DESC(MCSC_R_COREX_UPDATE_MODE_1, 0, 0),
	[MCSC_F_COREX_START_0] = PMIO_FIELD_DESC(MCSC_R_COREX_START_0, 0, 0),
	[MCSC_F_COREX_START_1] = PMIO_FIELD_DESC(MCSC_R_COREX_START_1, 0, 0),
	[MCSC_F_COREX_COPY_FROM_IP_0] = PMIO_FIELD_DESC(MCSC_R_COREX_COPY_FROM_IP_0, 0, 0),
	[MCSC_F_COREX_COPY_FROM_IP_1] = PMIO_FIELD_DESC(MCSC_R_COREX_COPY_FROM_IP_1, 0, 0),
	[MCSC_F_COREX_BUSY_0] = PMIO_FIELD_DESC(MCSC_R_COREX_STATUS_0, 0, 0),
	[MCSC_F_COREX_IP_SET_0] = PMIO_FIELD_DESC(MCSC_R_COREX_STATUS_0, 1, 1),
	[MCSC_F_COREX_BUSY_1] = PMIO_FIELD_DESC(MCSC_R_COREX_STATUS_1, 0, 0),
	[MCSC_F_COREX_IP_SET_1] = PMIO_FIELD_DESC(MCSC_R_COREX_STATUS_1, 1, 1),
	[MCSC_F_COREX_PRE_ADDR_CONFIG] = PMIO_FIELD_DESC(MCSC_R_COREX_PRE_ADDR_CONFIG, 0, 31),
	[MCSC_F_COREX_PRE_DATA_CONFIG] = PMIO_FIELD_DESC(MCSC_R_COREX_PRE_DATA_CONFIG, 0, 31),
	[MCSC_F_COREX_POST_ADDR_CONFIG] = PMIO_FIELD_DESC(MCSC_R_COREX_POST_ADDR_CONFIG, 0, 31),
	[MCSC_F_COREX_POST_DATA_CONFIG] = PMIO_FIELD_DESC(MCSC_R_COREX_POST_DATA_CONFIG, 0, 31),
	[MCSC_F_COREX_PRE_CONFIG_EN] = PMIO_FIELD_DESC(MCSC_R_COREX_PRE_POST_CONFIG_EN, 0, 0),
	[MCSC_F_COREX_POST_CONFIG_EN] = PMIO_FIELD_DESC(MCSC_R_COREX_PRE_POST_CONFIG_EN, 1, 1),
	[MCSC_F_COREX_TYPE_WRITE] = PMIO_FIELD_DESC(MCSC_R_COREX_TYPE_WRITE, 0, 31),
	[MCSC_F_COREX_TYPE_WRITE_TRIGGER] = PMIO_FIELD_DESC(MCSC_R_COREX_TYPE_WRITE_TRIGGER, 0, 0),
	[MCSC_F_COREX_TYPE_READ] = PMIO_FIELD_DESC(MCSC_R_COREX_TYPE_READ, 0, 31),
	[MCSC_F_COREX_TYPE_READ_OFFSET] = PMIO_FIELD_DESC(MCSC_R_COREX_TYPE_READ_OFFSET, 0, 8),
	[MCSC_F_COREX_INT] = PMIO_FIELD_DESC(MCSC_R_COREX_INT, 0, 8),
	[MCSC_F_COREX_INT_STATUS] = PMIO_FIELD_DESC(MCSC_R_COREX_INT_STATUS, 0, 8),
	[MCSC_F_COREX_INT_CLEAR] = PMIO_FIELD_DESC(MCSC_R_COREX_INT_CLEAR, 0, 8),
	[MCSC_F_COREX_INT_ENABLE] = PMIO_FIELD_DESC(MCSC_R_COREX_INT_ENABLE, 0, 8),
	[MCSC_F_INT_REQ_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT0, 0, 31),
	[MCSC_F_INT_REQ_INT0_ENABLE] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT0_ENABLE, 0, 31),
	[MCSC_F_INT_REQ_INT0_STATUS] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT0_STATUS, 0, 31),
	[MCSC_F_INT_REQ_INT0_CLEAR] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT0_CLEAR, 0, 31),
	[MCSC_F_INT_REQ_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT1, 0, 31),
	[MCSC_F_INT_REQ_INT1_ENABLE] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT1_ENABLE, 0, 31),
	[MCSC_F_INT_REQ_INT1_STATUS] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT1_STATUS, 0, 31),
	[MCSC_F_INT_REQ_INT1_CLEAR] = PMIO_FIELD_DESC(MCSC_R_INT_REQ_INT1_CLEAR, 0, 31),
	[MCSC_F_INT_HIST_CURINT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_CURINT0, 0, 31),
	[MCSC_F_INT_HIST_CURINT0_ENABLE] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_CURINT0_ENABLE, 0, 31),
	[MCSC_F_INT_HIST_CURINT0_STATUS] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_CURINT0_STATUS, 0, 31),
	[MCSC_F_INT_HIST_CURINT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_CURINT1, 0, 31),
	[MCSC_F_INT_HIST_CURINT1_ENABLE] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_CURINT1_ENABLE, 0, 31),
	[MCSC_F_INT_HIST_CURINT1_STATUS] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_CURINT1_STATUS, 0, 31),
	[MCSC_F_INT_HIST_00_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_00_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_00_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_00_INT0, 0, 31),
	[MCSC_F_INT_HIST_00_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_00_INT1, 0, 31),
	[MCSC_F_INT_HIST_01_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_01_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_01_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_01_INT0, 0, 31),
	[MCSC_F_INT_HIST_01_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_01_INT1, 0, 31),
	[MCSC_F_INT_HIST_02_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_02_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_02_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_02_INT0, 0, 31),
	[MCSC_F_INT_HIST_02_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_02_INT1, 0, 31),
	[MCSC_F_INT_HIST_03_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_03_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_03_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_03_INT0, 0, 31),
	[MCSC_F_INT_HIST_03_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_03_INT1, 0, 31),
	[MCSC_F_INT_HIST_04_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_04_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_04_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_04_INT0, 0, 31),
	[MCSC_F_INT_HIST_04_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_04_INT1, 0, 31),
	[MCSC_F_INT_HIST_05_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_05_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_05_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_05_INT0, 0, 31),
	[MCSC_F_INT_HIST_05_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_05_INT1, 0, 31),
	[MCSC_F_INT_HIST_06_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_06_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_06_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_06_INT0, 0, 31),
	[MCSC_F_INT_HIST_06_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_06_INT1, 0, 31),
	[MCSC_F_INT_HIST_07_FRAME_ID] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_07_FRAME_ID, 0, 15),
	[MCSC_F_INT_HIST_07_INT0] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_07_INT0, 0, 31),
	[MCSC_F_INT_HIST_07_INT1] = PMIO_FIELD_DESC(MCSC_R_INT_HIST_07_INT1, 0, 31),
	[MCSC_F_SECU_CTRL_SEQID] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_SEQID, 0, 2),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_0] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_0, 0, 31),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_1] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_1, 0, 31),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_2] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_2, 0, 31),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_3] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_3, 0, 31),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_4] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_4, 0, 31),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_5] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_5, 0, 31),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_6] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_6, 0, 31),
	[MCSC_F_SECU_CTRL_TZINFO_SEQID_7] = PMIO_FIELD_DESC(MCSC_R_SECU_CTRL_TZINFO_SEQID_7, 0, 31),
	[MCSC_F_SECU_OTF_SEQ_ID_PROT_ENABLE] = PMIO_FIELD_DESC(MCSC_R_SECU_OTF_SEQ_ID_PROT_ENABLE, 0, 0),
	[MCSC_F_PERF_MONITOR_ENABLE] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_ENABLE, 0, 4),
	[MCSC_F_PERF_MONITOR_CLEAR] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_CLEAR, 0, 4),
	[MCSC_F_PERF_MONITOR_INT_USER_SEL] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_INT_USER_SEL, 0, 5),
	[MCSC_F_PERF_MONITOR_INT_START] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_INT_START, 0, 31),
	[MCSC_F_PERF_MONITOR_INT_END] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_INT_END, 0, 31),
	[MCSC_F_PERF_MONITOR_INT_USER] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_INT_USER, 0, 31),
	[MCSC_F_PERF_MONITOR_PROCESS_PRE_CONFIG] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_PROCESS_PRE_CONFIG, 0, 31),
	[MCSC_F_PERF_MONITOR_PROCESS_FRAME] = PMIO_FIELD_DESC(MCSC_R_PERF_MONITOR_PROCESS_FRAME, 0, 31),
	[MCSC_F_IP_MICRO] = PMIO_FIELD_DESC(MCSC_R_IP_VERSION, 0, 15),
	[MCSC_F_IP_MINOR] = PMIO_FIELD_DESC(MCSC_R_IP_VERSION, 16, 23),
	[MCSC_F_IP_MAJOR] = PMIO_FIELD_DESC(MCSC_R_IP_VERSION, 24, 31),
	[MCSC_F_CTRL_MICRO] = PMIO_FIELD_DESC(MCSC_R_COMMON_CTRL_VERSION, 0, 15),
	[MCSC_F_CTRL_MINOR] = PMIO_FIELD_DESC(MCSC_R_COMMON_CTRL_VERSION, 16, 23),
	[MCSC_F_CTRL_MAJOR] = PMIO_FIELD_DESC(MCSC_R_COMMON_CTRL_VERSION, 24, 31),
	[MCSC_F_QCH_STATUS] = PMIO_FIELD_DESC(MCSC_R_QCH_STATUS, 0, 3),
	[MCSC_F_IDLENESS_STATUS] = PMIO_FIELD_DESC(MCSC_R_IDLENESS_STATUS, 0, 0),
	[MCSC_F_CHAIN_IDLENESS_STATUS] = PMIO_FIELD_DESC(MCSC_R_IDLENESS_STATUS, 16, 16),
	[MCSC_F_IP_BUSY_MONITOR_0] = PMIO_FIELD_DESC(MCSC_R_IP_BUSY_MONITOR_0, 0, 31),
	[MCSC_F_IP_BUSY_MONITOR_1] = PMIO_FIELD_DESC(MCSC_R_IP_BUSY_MONITOR_1, 0, 31),
	[MCSC_F_IP_BUSY_MONITOR_2] = PMIO_FIELD_DESC(MCSC_R_IP_BUSY_MONITOR_2, 0, 31),
	[MCSC_F_IP_BUSY_MONITOR_3] = PMIO_FIELD_DESC(MCSC_R_IP_BUSY_MONITOR_3, 0, 31),
	[MCSC_F_IP_STALL_OUT_STATUS_0] = PMIO_FIELD_DESC(MCSC_R_IP_STALL_OUT_STATUS_0, 0, 31),
	[MCSC_F_IP_STALL_OUT_STATUS_1] = PMIO_FIELD_DESC(MCSC_R_IP_STALL_OUT_STATUS_1, 0, 31),
	[MCSC_F_IP_STALL_OUT_STATUS_2] = PMIO_FIELD_DESC(MCSC_R_IP_STALL_OUT_STATUS_2, 0, 31),
	[MCSC_F_IP_STALL_OUT_STATUS_3] = PMIO_FIELD_DESC(MCSC_R_IP_STALL_OUT_STATUS_3, 0, 31),
	[MCSC_F_STOPEN_CRC_STOP_VALID_COUNT] = PMIO_FIELD_DESC(MCSC_R_STOPEN_CRC_STOP_VALID_COUNT, 0, 27),
	[MCSC_F_IP_ROL_RESET] = PMIO_FIELD_DESC(MCSC_R_IP_ROL_RESET, 0, 0),
	[MCSC_F_IP_ROL_MODE] = PMIO_FIELD_DESC(MCSC_R_IP_ROL_MODE, 0, 1),
	[MCSC_F_IP_ROL_SELECT] = PMIO_FIELD_DESC(MCSC_R_IP_ROL_SELECT, 0, 17),
	[MCSC_F_IP_INT_SRC_SEL] = PMIO_FIELD_DESC(MCSC_R_IP_INT_ON_COL_ROW, 0, 1),
	[MCSC_F_IP_INT_COL_EN] = PMIO_FIELD_DESC(MCSC_R_IP_INT_ON_COL_ROW, 8, 8),
	[MCSC_F_IP_INT_ROW_EN] = PMIO_FIELD_DESC(MCSC_R_IP_INT_ON_COL_ROW, 16, 16),
	[MCSC_F_IP_INT_COL_POS] = PMIO_FIELD_DESC(MCSC_R_IP_INT_ON_COL_ROW_POS, 0, 15),
	[MCSC_F_IP_INT_ROW_POS] = PMIO_FIELD_DESC(MCSC_R_IP_INT_ON_COL_ROW_POS, 16, 31),
	[MCSC_F_FREEZE_SRC_SEL] = PMIO_FIELD_DESC(MCSC_R_FREEZE_EN, 0, 1),
	[MCSC_F_FREEZE_EN] = PMIO_FIELD_DESC(MCSC_R_FREEZE_EN, 8, 8),
	[MCSC_F_FREEZE_COL_POS] = PMIO_FIELD_DESC(MCSC_R_FREEZE_COL_ROW_POS, 0, 15),
	[MCSC_F_FREEZE_ROW_POS] = PMIO_FIELD_DESC(MCSC_R_FREEZE_COL_ROW_POS, 16, 31),
	[MCSC_F_FREEZE_CORRUPTED_ENABLE] = PMIO_FIELD_DESC(MCSC_R_FREEZE_CORRUPTED_ENABLE, 0, 0),
	[MCSC_F_YUV_CINFIFO_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_ENABLE, 0, 0),
	[MCSC_F_YUV_CINFIFO_STALL_BEFORE_FRAME_START_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 0, 0),
	[MCSC_F_YUV_CINFIFO_AUTO_RECOVERY_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 1, 1),
	[MCSC_F_YUV_CINFIFO_ROL_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 2, 2),
	[MCSC_F_YUV_CINFIFO_ROL_RESET_ON_FRAME_START] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 3, 3),
	[MCSC_F_YUV_CINFIFO_DEBUG_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 4, 4),
	[MCSC_F_YUV_CINFIFO_STRGEN_MODE_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 5, 5),
	[MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA_TYPE] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 6, 6),
	[MCSC_F_YUV_CINFIFO_STRGEN_MODE_DATA] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_CONFIG, 16, 23),
	[MCSC_F_YUV_CINFIFO_STALL_THROTTLE_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_STALL_CTRL, 0, 0),
	[MCSC_F_YUV_CINFIFO_INTERVAL_VBLANK] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_INTERVAL_VBLANK, 0, 31),
	[MCSC_F_YUV_CINFIFO_INTERVAL_HBLANK] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_INTERVALS, 0, 15),
	[MCSC_F_YUV_CINFIFO_INTERVAL_PIXEL] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_INTERVALS, 16, 31),
	[MCSC_F_YUV_CINFIFO_OP_STATE_MONITOR] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_STATUS, 0, 8),
	[MCSC_F_YUV_CINFIFO_ERROR_STATE_MONITOR] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_STATUS, 16, 24),
	[MCSC_F_YUV_CINFIFO_COL_CNT] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_INPUT_CNT, 0, 15),
	[MCSC_F_YUV_CINFIFO_ROW_CNT] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_INPUT_CNT, 16, 31),
	[MCSC_F_YUV_CINFIFO_STALL_CNT] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_STALL_CNT, 0, 31),
	[MCSC_F_YUV_CINFIFO_FIFO_FULLNESS] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_FIFO_FULLNESS, 0, 4),
	[MCSC_F_YUV_CINFIFO_CRC_SEED] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_STREAM_CRC, 0, 7),
	[MCSC_F_YUV_CINFIFO_CRC_RESULT] = PMIO_FIELD_DESC(MCSC_R_YUV_CINFIFO_STREAM_CRC, 8, 15),
	[MCSC_F_STAT_RDMACL_EN] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_ENABLE, 0, 0),
	[MCSC_F_STAT_RDMACL_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_ENABLE, 1, 1),
	[MCSC_F_STAT_RDMACL_SBWC_EN] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_COMP_CTRL, 0, 1),
	[MCSC_F_STAT_RDMACL_AFBC_EN] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_COMP_CTRL, 2, 2),
	[MCSC_F_STAT_RDMACL_SBWC_64B_ALIGN] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_COMP_CTRL, 3, 3),
	[MCSC_F_STAT_RDMACL_SBWC_TERACELL_ENABLE] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_COMP_CTRL, 4, 4),
	[MCSC_F_STAT_RDMACL_DATA_FORMAT_BAYER] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_DATA_FORMAT, 0, 4),
	[MCSC_F_STAT_RDMACL_DATA_FORMAT_YUV] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_DATA_FORMAT, 8, 13),
	[MCSC_F_STAT_RDMACL_DATA_FORMAT_RGB] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_DATA_FORMAT, 16, 19),
	[MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_DATA_FORMAT, 21, 21),
	[MCSC_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_DATA_FORMAT, 22, 22),
	[MCSC_F_STAT_RDMACL_DATA_FORMAT_BIT_CROP_OFF] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_DATA_FORMAT, 28, 28),
	[MCSC_F_STAT_RDMACL_MONO_MODE] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MONO_MODE, 0, 0),
	[MCSC_F_STAT_RDMACL_WIDTH] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_WIDTH, 0, 16),
	[MCSC_F_STAT_RDMACL_HEIGHT] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_HEIGHT, 0, 13),
	[MCSC_F_STAT_RDMACL_STRIDE_1P] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_STRIDE_1P, 0, 18),
	[MCSC_F_STAT_RDMACL_MAX_MO] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MAX_MO, 0, 8),
	[MCSC_F_STAT_RDMACL_MAX_MO_RSVD] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MAX_MO, 16, 24),
	[MCSC_F_STAT_RDMACL_LINE_GAP] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_LINE_GAP, 0, 15),
	[MCSC_F_STAT_RDMACL_MAX_BL] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MAX_BL, 0, 4),
	[MCSC_F_STAT_RDMACL_BUSINFO] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_BUSINFO, 0, 9),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_0, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_1, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_2, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_3, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_4, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_5, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_6, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO_0_7, 0, 31),
	[MCSC_F_STAT_RDMACL_IMG_CRC_1P] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_IMG_CRC_1P, 0, 31),
	[MCSC_F_STAT_RDMACL_MON_STATUS_0] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MON_STATUS_0, 0, 31),
	[MCSC_F_STAT_RDMACL_MON_STATUS_1] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MON_STATUS_1, 0, 31),
	[MCSC_F_STAT_RDMACL_MON_STATUS_2] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MON_STATUS_2, 0, 31),
	[MCSC_F_STAT_RDMACL_MON_STATUS_3] = PMIO_FIELD_DESC(MCSC_R_STAT_RDMACL_MON_STATUS_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_ENABLE, 0, 0),
	[MCSC_F_YUV_WDMASC_W0_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_ENABLE, 1, 1),
	[MCSC_F_YUV_WDMASC_W0_SBWC_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_COMP_CTRL, 0, 1),
	[MCSC_F_YUV_WDMASC_W0_AFBC_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_COMP_CTRL, 2, 2),
	[MCSC_F_YUV_WDMASC_W0_SBWC_64B_ALIGN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_COMP_CTRL, 3, 3),
	[MCSC_F_YUV_WDMASC_W0_SBWC_TERACELL_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_COMP_CTRL, 4, 4),
	[MCSC_F_YUV_WDMASC_W0_SBWC_64B_ZERO_PAD_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_COMP_CTRL, 5, 5),
	[MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DATA_FORMAT, 0, 4),
	[MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_YUV] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DATA_FORMAT, 8, 13),
	[MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RGB] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DATA_FORMAT, 16, 19),
	[MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DATA_FORMAT, 24, 24),
	[MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_RSVD_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DATA_FORMAT, 28, 28),
	[MCSC_F_YUV_WDMASC_W0_DATA_FORMAT_TYPE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DATA_FORMAT, 31, 31),
	[MCSC_F_YUV_WDMASC_W0_MONO_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_MONO_CTRL, 0, 0),
	[MCSC_F_YUV_WDMASC_W0_WIDTH] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_WIDTH, 0, 16),
	[MCSC_F_YUV_WDMASC_W0_HEIGHT] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_HEIGHT, 0, 13),
	[MCSC_F_YUV_WDMASC_W0_STRIDE_1P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_STRIDE_1P, 0, 18),
	[MCSC_F_YUV_WDMASC_W0_STRIDE_2P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_STRIDE_2P, 0, 18),
	[MCSC_F_YUV_WDMASC_W0_STRIDE_3P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_STRIDE_3P, 0, 18),
	[MCSC_F_YUV_WDMASC_W0_VOTF_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_VOTF_EN, 0, 2),
	[MCSC_F_YUV_WDMASC_W0_MAX_MO] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_MAX_MO, 0, 8),
	[MCSC_F_YUV_WDMASC_W0_LINE_GAP] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_LINE_GAP, 0, 15),
	[MCSC_F_YUV_WDMASC_W0_MAX_BL] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_MAX_BL, 0, 4),
	[MCSC_F_YUV_WDMASC_W0_BUSINFO] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_BUSINFO, 0, 9),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_1P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_2P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_BASE_ADDR_3P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_CRC_1P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_CRC_1P, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_CRC_2P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_CRC_2P, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_IMG_CRC_3P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_IMG_CRC_3P, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_MON_STATUS_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_MON_STATUS_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_MON_STATUS_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_MON_STATUS_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_MON_STATUS_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_MON_STATUS_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_MON_STATUS_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_MON_STATUS_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W0_BW_LIMIT_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_BW_LIMIT_0, 0, 0),
	[MCSC_F_YUV_WDMASC_W0_BW_LIMIT_FREQ_NUM_CYCLE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_BW_LIMIT_0, 16, 27),
	[MCSC_F_YUV_WDMASC_W0_BW_LIMIT_AVG_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_BW_LIMIT_1, 0, 15),
	[MCSC_F_YUV_WDMASC_W0_BW_LIMIT_SLOT_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_BW_LIMIT_1, 16, 31),
	[MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_PERIOD] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_BW_LIMIT_2, 0, 11),
	[MCSC_F_YUV_WDMASC_W0_BW_LIMIT_COMPENSATION_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_BW_LIMIT_2, 16, 31),
	[MCSC_F_YUV_WDMASC_W0_FLIP_CONTROL] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_FLIP_CONTROL, 0, 1),
	[MCSC_F_YUV_WDMASC_W0_RGB_ALPHA] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_RGB_ALPHA, 0, 7),
	[MCSC_F_YUV_WDMASC_W1_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_ENABLE, 0, 0),
	[MCSC_F_YUV_WDMASC_W1_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_ENABLE, 1, 1),
	[MCSC_F_YUV_WDMASC_W1_SBWC_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_COMP_CTRL, 0, 1),
	[MCSC_F_YUV_WDMASC_W1_AFBC_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_COMP_CTRL, 2, 2),
	[MCSC_F_YUV_WDMASC_W1_SBWC_64B_ALIGN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_COMP_CTRL, 3, 3),
	[MCSC_F_YUV_WDMASC_W1_SBWC_TERACELL_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_COMP_CTRL, 4, 4),
	[MCSC_F_YUV_WDMASC_W1_SBWC_64B_ZERO_PAD_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_COMP_CTRL, 5, 5),
	[MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DATA_FORMAT, 0, 4),
	[MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_YUV] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DATA_FORMAT, 8, 13),
	[MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RGB] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DATA_FORMAT, 16, 19),
	[MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DATA_FORMAT, 24, 24),
	[MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_RSVD_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DATA_FORMAT, 28, 28),
	[MCSC_F_YUV_WDMASC_W1_DATA_FORMAT_TYPE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DATA_FORMAT, 31, 31),
	[MCSC_F_YUV_WDMASC_W1_MONO_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_MONO_CTRL, 0, 0),
	[MCSC_F_YUV_WDMASC_W1_WIDTH] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_WIDTH, 0, 16),
	[MCSC_F_YUV_WDMASC_W1_HEIGHT] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_HEIGHT, 0, 13),
	[MCSC_F_YUV_WDMASC_W1_STRIDE_1P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_STRIDE_1P, 0, 18),
	[MCSC_F_YUV_WDMASC_W1_STRIDE_2P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_STRIDE_2P, 0, 18),
	[MCSC_F_YUV_WDMASC_W1_STRIDE_3P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_STRIDE_3P, 0, 18),
	[MCSC_F_YUV_WDMASC_W1_VOTF_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_VOTF_EN, 0, 2),
	[MCSC_F_YUV_WDMASC_W1_MAX_MO] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_MAX_MO, 0, 8),
	[MCSC_F_YUV_WDMASC_W1_LINE_GAP] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_LINE_GAP, 0, 15),
	[MCSC_F_YUV_WDMASC_W1_MAX_BL] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_MAX_BL, 0, 4),
	[MCSC_F_YUV_WDMASC_W1_BUSINFO] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_BUSINFO, 0, 9),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_1P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_2P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_BASE_ADDR_3P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_CRC_1P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_CRC_1P, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_CRC_2P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_CRC_2P, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_IMG_CRC_3P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_IMG_CRC_3P, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_MON_STATUS_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_MON_STATUS_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_MON_STATUS_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_MON_STATUS_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_MON_STATUS_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_MON_STATUS_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_MON_STATUS_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_MON_STATUS_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W1_BW_LIMIT_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_BW_LIMIT_0, 0, 0),
	[MCSC_F_YUV_WDMASC_W1_BW_LIMIT_FREQ_NUM_CYCLE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_BW_LIMIT_0, 16, 27),
	[MCSC_F_YUV_WDMASC_W1_BW_LIMIT_AVG_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_BW_LIMIT_1, 0, 15),
	[MCSC_F_YUV_WDMASC_W1_BW_LIMIT_SLOT_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_BW_LIMIT_1, 16, 31),
	[MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_PERIOD] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_BW_LIMIT_2, 0, 11),
	[MCSC_F_YUV_WDMASC_W1_BW_LIMIT_COMPENSATION_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_BW_LIMIT_2, 16, 31),
	[MCSC_F_YUV_WDMASC_W1_FLIP_CONTROL] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_FLIP_CONTROL, 0, 1),
	[MCSC_F_YUV_WDMASC_W1_RGB_ALPHA] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_RGB_ALPHA, 0, 7),
	[MCSC_F_YUV_WDMASC_W2_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_ENABLE, 0, 0),
	[MCSC_F_YUV_WDMASC_W2_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_ENABLE, 1, 1),
	[MCSC_F_YUV_WDMASC_W2_SBWC_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_COMP_CTRL, 0, 1),
	[MCSC_F_YUV_WDMASC_W2_AFBC_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_COMP_CTRL, 2, 2),
	[MCSC_F_YUV_WDMASC_W2_SBWC_64B_ALIGN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_COMP_CTRL, 3, 3),
	[MCSC_F_YUV_WDMASC_W2_SBWC_TERACELL_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_COMP_CTRL, 4, 4),
	[MCSC_F_YUV_WDMASC_W2_SBWC_64B_ZERO_PAD_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_COMP_CTRL, 5, 5),
	[MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DATA_FORMAT, 0, 4),
	[MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_YUV] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DATA_FORMAT, 8, 13),
	[MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RGB] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DATA_FORMAT, 16, 19),
	[MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DATA_FORMAT, 24, 24),
	[MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_RSVD_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DATA_FORMAT, 28, 28),
	[MCSC_F_YUV_WDMASC_W2_DATA_FORMAT_TYPE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DATA_FORMAT, 31, 31),
	[MCSC_F_YUV_WDMASC_W2_MONO_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_MONO_CTRL, 0, 0),
	[MCSC_F_YUV_WDMASC_W2_WIDTH] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_WIDTH, 0, 16),
	[MCSC_F_YUV_WDMASC_W2_HEIGHT] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_HEIGHT, 0, 13),
	[MCSC_F_YUV_WDMASC_W2_STRIDE_1P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_STRIDE_1P, 0, 18),
	[MCSC_F_YUV_WDMASC_W2_STRIDE_2P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_STRIDE_2P, 0, 18),
	[MCSC_F_YUV_WDMASC_W2_STRIDE_3P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_STRIDE_3P, 0, 18),
	[MCSC_F_YUV_WDMASC_W2_VOTF_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_VOTF_EN, 0, 2),
	[MCSC_F_YUV_WDMASC_W2_MAX_MO] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_MAX_MO, 0, 8),
	[MCSC_F_YUV_WDMASC_W2_LINE_GAP] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_LINE_GAP, 0, 15),
	[MCSC_F_YUV_WDMASC_W2_MAX_BL] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_MAX_BL, 0, 4),
	[MCSC_F_YUV_WDMASC_W2_BUSINFO] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_BUSINFO, 0, 9),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_1P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_2P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_4, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_5, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_6, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_BASE_ADDR_3P_FRO_0_7, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_CRC_1P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_CRC_1P, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_CRC_2P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_CRC_2P, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_IMG_CRC_3P] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_IMG_CRC_3P, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_MON_STATUS_0] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_MON_STATUS_0, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_MON_STATUS_1] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_MON_STATUS_1, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_MON_STATUS_2] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_MON_STATUS_2, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_MON_STATUS_3] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_MON_STATUS_3, 0, 31),
	[MCSC_F_YUV_WDMASC_W2_BW_LIMIT_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_BW_LIMIT_0, 0, 0),
	[MCSC_F_YUV_WDMASC_W2_BW_LIMIT_FREQ_NUM_CYCLE] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_BW_LIMIT_0, 16, 27),
	[MCSC_F_YUV_WDMASC_W2_BW_LIMIT_AVG_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_BW_LIMIT_1, 0, 15),
	[MCSC_F_YUV_WDMASC_W2_BW_LIMIT_SLOT_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_BW_LIMIT_1, 16, 31),
	[MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_PERIOD] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_BW_LIMIT_2, 0, 11),
	[MCSC_F_YUV_WDMASC_W2_BW_LIMIT_COMPENSATION_BW] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_BW_LIMIT_2, 16, 31),
	[MCSC_F_YUV_WDMASC_W2_FLIP_CONTROL] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_FLIP_CONTROL, 0, 1),
	[MCSC_F_YUV_WDMASC_W2_RGB_ALPHA] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_RGB_ALPHA, 0, 7),
	[MCSC_F_YUV_WDMASC_W0_DITHER_EN_C] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DITHER, 0, 0),
	[MCSC_F_YUV_WDMASC_W0_DITHER_EN_Y] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DITHER, 1, 1),
	[MCSC_F_YUV_WDMASC_W0_ROUND_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_DITHER, 4, 4),
	[MCSC_F_YUV_WDMASC_W0_RGB_CONV444_WEIGHT] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_RGB_CONV444_WEIGHT, 0, 4),
	[MCSC_F_YUV_WDMASC_W0_PER_SUB_FRAME_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_PER_SUB_FRAME_EN, 0, 15),
	[MCSC_F_YUV_WDMASC_W0_COMP_SRAM_START_ADDR] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W0_COMP_SRAM_START_ADDR, 0, 13),
	[MCSC_F_YUV_WDMASC_W1_DITHER_EN_C] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DITHER, 0, 0),
	[MCSC_F_YUV_WDMASC_W1_DITHER_EN_Y] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DITHER, 1, 1),
	[MCSC_F_YUV_WDMASC_W1_ROUND_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_DITHER, 4, 4),
	[MCSC_F_YUV_WDMASC_W1_RGB_CONV444_WEIGHT] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_RGB_CONV444_WEIGHT, 0, 4),
	[MCSC_F_YUV_WDMASC_W1_PER_SUB_FRAME_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_PER_SUB_FRAME_EN, 0, 15),
	[MCSC_F_YUV_WDMASC_W1_COMP_SRAM_START_ADDR] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W1_COMP_SRAM_START_ADDR, 0, 13),
	[MCSC_F_YUV_WDMASC_W2_DITHER_EN_C] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DITHER, 0, 0),
	[MCSC_F_YUV_WDMASC_W2_DITHER_EN_Y] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DITHER, 1, 1),
	[MCSC_F_YUV_WDMASC_W2_ROUND_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_DITHER, 4, 4),
	[MCSC_F_YUV_WDMASC_W2_RGB_CONV444_WEIGHT] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_RGB_CONV444_WEIGHT, 0, 4),
	[MCSC_F_YUV_WDMASC_W2_PER_SUB_FRAME_EN] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_W2_PER_SUB_FRAME_EN, 0, 15),
	[MCSC_F_YUV_WDMASC_RGB_SRC_Y_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_OFFSET, 0, 9),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C10] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_0, 0, 15),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C00] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_0, 16, 31),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C01] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_1, 0, 15),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C20] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_1, 16, 31),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C21] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_2, 0, 15),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C11] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_2, 16, 31),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C12] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_3, 0, 15),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C02] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_3, 16, 31),
	[MCSC_F_YUV_WDMASC_RGB_COEF_C22] = PMIO_FIELD_DESC(MCSC_R_YUV_WDMASC_RGB_COEF_4, 0, 15),
	[MCSC_F_YUV_POLY_SC0_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_CTRL, 0, 0),
	[MCSC_F_YUV_POLY_SC0_BYPASS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_CTRL, 1, 1),
	[MCSC_F_YUV_POLY_SC0_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_CTRL, 3, 3),
	[MCSC_F_YUV_POLY_SC0_STRIP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_CTRL, 8, 8),
	[MCSC_F_YUV_POLY_SC0_OUT_CROP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_CTRL, 9, 9),
	[MCSC_F_YUV_POLY_SC0_SRC_VPOS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_SRC_POS, 0, 15),
	[MCSC_F_YUV_POLY_SC0_SRC_HPOS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_SRC_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC0_SRC_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_SRC_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC0_SRC_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_SRC_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC0_DST_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_DST_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC0_DST_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC0_H_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_RATIO, 0, 27),
	[MCSC_F_YUV_POLY_SC0_V_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_RATIO, 0, 27),
	[MCSC_F_YUV_POLY_SC0_H_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POLY_SC0_V_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POLY_SC0_ROUND_MODE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_ROUND_MODE, 0, 0),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_0_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_0_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_0_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_0_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_1_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_1_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_1_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_1_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_1_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_1_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_1_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_1_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_2_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_2_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_2_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_2_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_2_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_2_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_2_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_2_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_3_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_3_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_3_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_3_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_3_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_3_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_3_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_3_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_4_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_4_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_4_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_4_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_4_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_4_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_4_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_4_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_5_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_5_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_5_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_5_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_5_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_5_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_5_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_5_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_6_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_6_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_6_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_6_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_6_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_6_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_6_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_6_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_7_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_7_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_7_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_7_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_7_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_7_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_7_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_7_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_8_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_8_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_8_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_8_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_8_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_8_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_V_COEFF_8_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_V_COEFF_8_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_0_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_1_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_1_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_2_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_2_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_3_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_3_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_4_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_4_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_5_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_5_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_6_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_6_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_7_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_7_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_01, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_01, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_23, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_23, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_45, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_45, 16, 26),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_67, 0, 10),
	[MCSC_F_YUV_POLY_SC0_H_COEFF_8_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_H_COEFF_8_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_CTRL, 0, 0),
	[MCSC_F_YUV_POLY_SC1_BYPASS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_CTRL, 1, 1),
	[MCSC_F_YUV_POLY_SC1_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_CTRL, 3, 3),
	[MCSC_F_YUV_POLY_SC1_STRIP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_CTRL, 8, 8),
	[MCSC_F_YUV_POLY_SC1_OUT_CROP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_CTRL, 9, 9),
	[MCSC_F_YUV_POLY_SC1_SRC_VPOS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_SRC_POS, 0, 15),
	[MCSC_F_YUV_POLY_SC1_SRC_HPOS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_SRC_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC1_SRC_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_SRC_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC1_SRC_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_SRC_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC1_DST_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_DST_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC1_DST_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC1_H_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_RATIO, 0, 27),
	[MCSC_F_YUV_POLY_SC1_V_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_RATIO, 0, 27),
	[MCSC_F_YUV_POLY_SC1_H_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POLY_SC1_V_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POLY_SC1_ROUND_MODE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_ROUND_MODE, 0, 0),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_0_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_0_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_0_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_0_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_1_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_1_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_1_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_1_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_1_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_1_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_1_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_1_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_2_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_2_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_2_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_2_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_2_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_2_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_2_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_2_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_3_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_3_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_3_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_3_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_3_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_3_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_3_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_3_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_4_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_4_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_4_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_4_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_4_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_4_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_4_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_4_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_5_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_5_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_5_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_5_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_5_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_5_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_5_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_5_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_6_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_6_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_6_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_6_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_6_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_6_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_6_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_6_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_7_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_7_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_7_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_7_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_7_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_7_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_7_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_7_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_8_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_8_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_8_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_8_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_8_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_8_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_V_COEFF_8_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_V_COEFF_8_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_0_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_1_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_1_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_2_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_2_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_3_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_3_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_4_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_4_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_5_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_5_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_6_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_6_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_7_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_7_67, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_01, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_01, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_23, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_23, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_45, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_45, 16, 26),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_67, 0, 10),
	[MCSC_F_YUV_POLY_SC1_H_COEFF_8_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_H_COEFF_8_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_CTRL, 0, 0),
	[MCSC_F_YUV_POLY_SC2_BYPASS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_CTRL, 1, 1),
	[MCSC_F_YUV_POLY_SC2_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_CTRL, 3, 3),
	[MCSC_F_YUV_POLY_SC2_STRIP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_CTRL, 8, 8),
	[MCSC_F_YUV_POLY_SC2_OUT_CROP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_CTRL, 9, 9),
	[MCSC_F_YUV_POLY_SC2_SRC_VPOS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_SRC_POS, 0, 15),
	[MCSC_F_YUV_POLY_SC2_SRC_HPOS] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_SRC_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC2_SRC_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_SRC_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC2_SRC_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_SRC_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC2_DST_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_DST_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC2_DST_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC2_H_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_RATIO, 0, 27),
	[MCSC_F_YUV_POLY_SC2_V_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_RATIO, 0, 27),
	[MCSC_F_YUV_POLY_SC2_H_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POLY_SC2_V_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POLY_SC2_ROUND_MODE] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_ROUND_MODE, 0, 0),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_0_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_0_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_0_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_0_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_1_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_1_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_1_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_1_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_1_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_1_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_1_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_1_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_2_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_2_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_2_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_2_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_2_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_2_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_2_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_2_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_3_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_3_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_3_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_3_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_3_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_3_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_3_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_3_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_4_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_4_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_4_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_4_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_4_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_4_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_4_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_4_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_5_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_5_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_5_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_5_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_5_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_5_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_5_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_5_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_6_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_6_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_6_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_6_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_6_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_6_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_6_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_6_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_7_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_7_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_7_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_7_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_7_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_7_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_7_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_7_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_8_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_8_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_8_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_8_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_8_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_8_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_V_COEFF_8_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_V_COEFF_8_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_0_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_0_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_1_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_1_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_2_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_2_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_3_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_3_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_4_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_4_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_5_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_5_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_6_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_6_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_7_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_7_67, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_0] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_01, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_1] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_01, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_2] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_23, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_3] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_23, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_4] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_45, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_5] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_45, 16, 26),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_6] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_67, 0, 10),
	[MCSC_F_YUV_POLY_SC2_H_COEFF_8_7] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_H_COEFF_8_67, 16, 26),
	[MCSC_F_YUV_POLY_SC0_STRIP_PRE_DST_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_STRIP_PRE_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC0_STRIP_IN_START_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_STRIP_IN_START_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_OUT_CROP_POS, 0, 15),
	[MCSC_F_YUV_POLY_SC0_OUT_CROP_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_OUT_CROP_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_OUT_CROP_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC0_OUT_CROP_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC0_OUT_CROP_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC1_STRIP_PRE_DST_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_STRIP_PRE_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC1_STRIP_IN_START_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_STRIP_IN_START_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_OUT_CROP_POS, 0, 15),
	[MCSC_F_YUV_POLY_SC1_OUT_CROP_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_OUT_CROP_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_OUT_CROP_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC1_OUT_CROP_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC1_OUT_CROP_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC2_STRIP_PRE_DST_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_STRIP_PRE_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POLY_SC2_STRIP_IN_START_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_STRIP_IN_START_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_OUT_CROP_POS, 0, 15),
	[MCSC_F_YUV_POLY_SC2_OUT_CROP_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_OUT_CROP_POS, 16, 31),
	[MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_OUT_CROP_SIZE, 0, 15),
	[MCSC_F_YUV_POLY_SC2_OUT_CROP_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POLY_SC2_OUT_CROP_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC0_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC0_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CTRL, 1, 1),
	[MCSC_F_YUV_POST_PC0_CONV420_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CTRL, 2, 2),
	[MCSC_F_YUV_POST_PC0_BCHS_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CTRL, 3, 3),
	[MCSC_F_YUV_POST_PC0_LB_CTRL_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CTRL, 4, 4),
	[MCSC_F_YUV_POST_PC0_STRIP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CTRL, 8, 8),
	[MCSC_F_YUV_POST_PC0_OUT_CROP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CTRL, 9, 9),
	[MCSC_F_YUV_POST_PC0_IMG_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_IMG_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC0_IMG_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_IMG_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC0_DST_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_DST_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC0_DST_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC0_H_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_H_RATIO, 0, 23),
	[MCSC_F_YUV_POST_PC0_V_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_V_RATIO, 0, 23),
	[MCSC_F_YUV_POST_PC0_H_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_H_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POST_PC0_V_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_V_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POST_PC0_ROUND_MODE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_ROUND_MODE, 0, 0),
	[MCSC_F_YUV_POST_PC0_V_COEFF_SEL] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_COEFF_CTRL, 0, 2),
	[MCSC_F_YUV_POST_PC0_H_COEFF_SEL] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_COEFF_CTRL, 16, 18),
	[MCSC_F_YUV_POST_PC0_STRIP_PRE_DST_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_STRIP_PRE_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC0_STRIP_IN_START_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_STRIP_IN_START_POS, 16, 31),
	[MCSC_F_YUV_POST_PC0_OUT_CROP_POS_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_OUT_CROP_POS, 0, 15),
	[MCSC_F_YUV_POST_PC0_OUT_CROP_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_OUT_CROP_POS, 16, 31),
	[MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_OUT_CROP_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC0_OUT_CROP_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_OUT_CROP_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC0_CONV420_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CONV420_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC0_CONV420_ODD_LINE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_CONV420_CTRL, 1, 1),
	[MCSC_F_YUV_POST_PC0_BCHS_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC0_BCHS_Y_GAIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_BC, 0, 13),
	[MCSC_F_YUV_POST_PC0_BCHS_Y_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_BC, 16, 25),
	[MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_00] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_HS1, 0, 14),
	[MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_01] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_HS1, 16, 30),
	[MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_10] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_HS2, 0, 14),
	[MCSC_F_YUV_POST_PC0_BCHS_C_GAIN_11] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_HS2, 16, 30),
	[MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_CLAMP_Y, 0, 9),
	[MCSC_F_YUV_POST_PC0_BCHS_Y_CLAMP_MAX] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_CLAMP_Y, 16, 25),
	[MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_CLAMP_C, 0, 9),
	[MCSC_F_YUV_POST_PC0_BCHS_C_CLAMP_MAX] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC0_BCHS_CLAMP_C, 16, 25),
	[MCSC_F_YUV_POST_PC1_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC1_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CTRL, 1, 1),
	[MCSC_F_YUV_POST_PC1_CONV420_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CTRL, 2, 2),
	[MCSC_F_YUV_POST_PC1_BCHS_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CTRL, 3, 3),
	[MCSC_F_YUV_POST_PC1_LB_CTRL_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CTRL, 4, 4),
	[MCSC_F_YUV_POST_PC1_STRIP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CTRL, 8, 8),
	[MCSC_F_YUV_POST_PC1_OUT_CROP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CTRL, 9, 9),
	[MCSC_F_YUV_POST_PC1_IMG_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_IMG_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC1_IMG_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_IMG_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC1_DST_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_DST_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC1_DST_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC1_H_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_H_RATIO, 0, 23),
	[MCSC_F_YUV_POST_PC1_V_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_V_RATIO, 0, 23),
	[MCSC_F_YUV_POST_PC1_H_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_H_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POST_PC1_V_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_V_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POST_PC1_ROUND_MODE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_ROUND_MODE, 0, 0),
	[MCSC_F_YUV_POST_PC1_V_COEFF_SEL] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_COEFF_CTRL, 0, 2),
	[MCSC_F_YUV_POST_PC1_H_COEFF_SEL] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_COEFF_CTRL, 16, 18),
	[MCSC_F_YUV_POST_PC1_STRIP_PRE_DST_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_STRIP_PRE_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC1_STRIP_IN_START_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_STRIP_IN_START_POS, 16, 31),
	[MCSC_F_YUV_POST_PC1_OUT_CROP_POS_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_OUT_CROP_POS, 0, 15),
	[MCSC_F_YUV_POST_PC1_OUT_CROP_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_OUT_CROP_POS, 16, 31),
	[MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_OUT_CROP_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC1_OUT_CROP_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_OUT_CROP_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC1_CONV420_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CONV420_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC1_CONV420_ODD_LINE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_CONV420_CTRL, 1, 1),
	[MCSC_F_YUV_POST_PC1_BCHS_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC1_BCHS_Y_GAIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_BC, 0, 13),
	[MCSC_F_YUV_POST_PC1_BCHS_Y_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_BC, 16, 25),
	[MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_00] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_HS1, 0, 14),
	[MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_01] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_HS1, 16, 30),
	[MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_10] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_HS2, 0, 14),
	[MCSC_F_YUV_POST_PC1_BCHS_C_GAIN_11] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_HS2, 16, 30),
	[MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_CLAMP_Y, 0, 9),
	[MCSC_F_YUV_POST_PC1_BCHS_Y_CLAMP_MAX] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_CLAMP_Y, 16, 25),
	[MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_CLAMP_C, 0, 9),
	[MCSC_F_YUV_POST_PC1_BCHS_C_CLAMP_MAX] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC1_BCHS_CLAMP_C, 16, 25),
	[MCSC_F_YUV_POST_PC2_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC2_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CTRL, 1, 1),
	[MCSC_F_YUV_POST_PC2_CONV420_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CTRL, 2, 2),
	[MCSC_F_YUV_POST_PC2_BCHS_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CTRL, 3, 3),
	[MCSC_F_YUV_POST_PC2_LB_CTRL_CLK_GATE_DISABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CTRL, 4, 4),
	[MCSC_F_YUV_POST_PC2_STRIP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CTRL, 8, 8),
	[MCSC_F_YUV_POST_PC2_OUT_CROP_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CTRL, 9, 9),
	[MCSC_F_YUV_POST_PC2_IMG_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_IMG_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC2_IMG_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_IMG_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC2_DST_VSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_DST_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC2_DST_HSIZE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC2_H_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_H_RATIO, 0, 23),
	[MCSC_F_YUV_POST_PC2_V_RATIO] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_V_RATIO, 0, 23),
	[MCSC_F_YUV_POST_PC2_H_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_H_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POST_PC2_V_INIT_PHASE_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_V_INIT_PHASE_OFFSET, 0, 19),
	[MCSC_F_YUV_POST_PC2_ROUND_MODE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_ROUND_MODE, 0, 0),
	[MCSC_F_YUV_POST_PC2_V_COEFF_SEL] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_COEFF_CTRL, 0, 2),
	[MCSC_F_YUV_POST_PC2_H_COEFF_SEL] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_COEFF_CTRL, 16, 18),
	[MCSC_F_YUV_POST_PC2_STRIP_PRE_DST_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_STRIP_PRE_DST_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC2_STRIP_IN_START_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_STRIP_IN_START_POS, 16, 31),
	[MCSC_F_YUV_POST_PC2_OUT_CROP_POS_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_OUT_CROP_POS, 0, 15),
	[MCSC_F_YUV_POST_PC2_OUT_CROP_POS_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_OUT_CROP_POS, 16, 31),
	[MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_V] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_OUT_CROP_SIZE, 0, 15),
	[MCSC_F_YUV_POST_PC2_OUT_CROP_SIZE_H] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_OUT_CROP_SIZE, 16, 31),
	[MCSC_F_YUV_POST_PC2_CONV420_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CONV420_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC2_CONV420_ODD_LINE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_CONV420_CTRL, 1, 1),
	[MCSC_F_YUV_POST_PC2_BCHS_ENABLE] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_CTRL, 0, 0),
	[MCSC_F_YUV_POST_PC2_BCHS_Y_GAIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_BC, 0, 13),
	[MCSC_F_YUV_POST_PC2_BCHS_Y_OFFSET] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_BC, 16, 25),
	[MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_00] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_HS1, 0, 14),
	[MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_01] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_HS1, 16, 30),
	[MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_10] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_HS2, 0, 14),
	[MCSC_F_YUV_POST_PC2_BCHS_C_GAIN_11] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_HS2, 16, 30),
	[MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_CLAMP_Y, 0, 9),
	[MCSC_F_YUV_POST_PC2_BCHS_Y_CLAMP_MAX] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_CLAMP_Y, 16, 25),
	[MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MIN] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_CLAMP_C, 0, 9),
	[MCSC_F_YUV_POST_PC2_BCHS_C_CLAMP_MAX] = PMIO_FIELD_DESC(MCSC_R_YUV_POST_PC2_BCHS_CLAMP_C, 16, 25),
	[MCSC_F_YUV_HWFC_SWRESET] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_SWRESET, 0, 0),
	[MCSC_F_YUV_HWFC_MODE] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_MODE, 0, 2),
	[MCSC_F_YUV_HWFC_REGION_IDX_BIN_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_REGION_IDX_BIN, 0, 11),
	[MCSC_F_YUV_HWFC_REGION_IDX_BIN_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_REGION_IDX_BIN, 16, 27),
	[MCSC_F_YUV_HWFC_REGION_IDX_GRAY_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_REGION_IDX_GRAY, 0, 11),
	[MCSC_F_YUV_HWFC_REGION_IDX_GRAY_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_REGION_IDX_GRAY, 16, 27),
	[MCSC_F_YUV_HWFC_CURR_REGION_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CURR_REGION, 0, 11),
	[MCSC_F_YUV_HWFC_CURR_REGION_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CURR_REGION, 16, 27),
	[MCSC_F_YUV_HWFC_PLANE_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_A, 0, 1),
	[MCSC_F_YUV_HWFC_ID0_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_A, 4, 9),
	[MCSC_F_YUV_HWFC_ID1_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_A, 12, 17),
	[MCSC_F_YUV_HWFC_ID2_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_A, 20, 25),
	[MCSC_F_YUV_HWFC_FORMAT_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_A, 28, 28),
	[MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_A, 0, 27),
	[MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_A, 0, 14),
	[MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_A, 0, 27),
	[MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_A, 0, 14),
	[MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_A, 0, 27),
	[MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_A, 0, 14),
	[MCSC_F_YUV_HWFC_PLANE_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_B, 0, 1),
	[MCSC_F_YUV_HWFC_ID0_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_B, 4, 9),
	[MCSC_F_YUV_HWFC_ID1_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_B, 12, 17),
	[MCSC_F_YUV_HWFC_ID2_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_B, 20, 25),
	[MCSC_F_YUV_HWFC_FORMAT_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CONFIG_IMAGE_B, 28, 28),
	[MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE0_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE0_B, 0, 27),
	[MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE0_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE0_B, 0, 14),
	[MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE1_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE1_B, 0, 27),
	[MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE1_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE1_B, 0, 14),
	[MCSC_F_YUV_HWFC_TOTAL_IMAGE_BYTE2_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_IMAGE_BYTE2_B, 0, 27),
	[MCSC_F_YUV_HWFC_TOTAL_WIDTH_BYTE2_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_TOTAL_WIDTH_BYTE2_B, 0, 14),
	[MCSC_F_YUV_HWFC_FRAME_START_SELECT] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_FRAME_START_SELECT, 0, 0),
	[MCSC_F_YUV_HWFC_INDEX_RESET] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_INDEX_RESET, 0, 0),
	[MCSC_F_YUV_HWFC_ENABLE_AUTO_CLEAR] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_ENABLE_AUTO_CLEAR, 0, 0),
	[MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CORE_RESET_INPUT_SEL, 0, 0),
	[MCSC_F_YUV_HWFC_CORE_RESET_INPUT_SEL_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_CORE_RESET_INPUT_SEL, 4, 4),
	[MCSC_F_YUV_HWFC_MASTER_SEL_A] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_MASTER_SEL, 0, 2),
	[MCSC_F_YUV_HWFC_MASTER_SEL_B] = PMIO_FIELD_DESC(MCSC_R_YUV_HWFC_MASTER_SEL, 4, 6),
	[MCSC_F_DBG_SC_0] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_0, 0, 31),
	[MCSC_F_DBG_SC_1] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_1, 0, 31),
	[MCSC_F_DBG_SC_2] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_2, 0, 31),
	[MCSC_F_DBG_SC_3] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_3, 0, 31),
	[MCSC_F_DBG_SC_4] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_4, 0, 31),
	[MCSC_F_DBG_SC_5] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_5, 0, 31),
	[MCSC_F_DBG_SC_6] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_6, 0, 31),
	[MCSC_F_DBG_SC_7] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_7, 0, 31),
	[MCSC_F_DBG_SC_8] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_8, 0, 31),
	[MCSC_F_DBG_SC_9] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_9, 0, 31),
	[MCSC_F_DBG_SC_10] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_10, 0, 31),
	[MCSC_F_DBG_SC_11] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_11, 0, 31),
	[MCSC_F_DBG_SC_12] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_12, 0, 31),
	[MCSC_F_DBG_SC_13] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_13, 0, 31),
	[MCSC_F_DBG_SC_14] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_14, 0, 31),
	[MCSC_F_DBG_SC_15] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_15, 0, 31),
	[MCSC_F_DBG_SC_16] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_16, 0, 31),
	[MCSC_F_DBG_SC_17] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_17, 0, 31),
	[MCSC_F_DBG_SC_18] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_18, 0, 31),
	[MCSC_F_DBG_SC_19] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_19, 0, 31),
	[MCSC_F_DBG_SC_20] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_20, 0, 31),
	[MCSC_F_DBG_SC_21] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_21, 0, 31),
	[MCSC_F_DBG_SC_22] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_22, 0, 31),
	[MCSC_F_DBG_SC_23] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_23, 0, 31),
	[MCSC_F_DBG_SC_24] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_24, 0, 31),
	[MCSC_F_DBG_SC_25] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_25, 0, 31),
	[MCSC_F_DBG_SC_26] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_26, 0, 31),
	[MCSC_F_DBG_SC_27] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_27, 0, 31),
	[MCSC_F_DBG_SC_28] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_28, 0, 31),
	[MCSC_F_DBG_SC_29] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_29, 0, 31),
	[MCSC_F_DBG_SC_30] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_30, 0, 31),
	[MCSC_F_DBG_SC_31] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_31, 0, 31),
	[MCSC_F_DBG_SC_32] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_32, 0, 31),
	[MCSC_F_DBG_SC_33] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_33, 0, 31),
	[MCSC_F_DBG_SC_34] = PMIO_FIELD_DESC(MCSC_R_DBG_SC_34, 0, 31),
	[MCSC_F_YUV_MONO_CRC_TOP_IN_OTF] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_0, 0, 7),
	[MCSC_F_YUV_POLY_SC0_CRC_POLY] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_1, 8, 15),
	[MCSC_F_YUV_POLY_SC1_CRC_POLY] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_1, 16, 23),
	[MCSC_F_YUV_POLY_SC2_CRC_POLY] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_1, 24, 31),
	[MCSC_F_YUV_POST_PC0_CRC_POST] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_2, 16, 23),
	[MCSC_F_YUV_POST_PC1_CRC_POST] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_2, 24, 31),
	[MCSC_F_YUV_POST_PC2_CRC_POST] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_3, 0, 7),
	[MCSC_F_YUV_POST_PC0_CRC_CONV_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_3, 24, 31),
	[MCSC_F_YUV_POST_PC0_CRC_CONV_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_4, 0, 7),
	[MCSC_F_YUV_POST_PC1_CRC_CONV_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_4, 8, 15),
	[MCSC_F_YUV_POST_PC1_CRC_CONV_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_4, 16, 23),
	[MCSC_F_YUV_POST_PC2_CRC_CONV_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_4, 24, 31),
	[MCSC_F_YUV_POST_PC2_CRC_CONV_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_5, 0, 7),
	[MCSC_F_YUV_POST_PC0_CRC_BCHS_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_6, 8, 15),
	[MCSC_F_YUV_POST_PC0_CRC_BCHS_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_6, 16, 23),
	[MCSC_F_YUV_POST_PC1_CRC_BCHS_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_6, 24, 31),
	[MCSC_F_YUV_POST_PC1_CRC_BCHS_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_7, 0, 7),
	[MCSC_F_YUV_POST_PC2_CRC_BCHS_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_7, 8, 15),
	[MCSC_F_YUV_POST_PC2_CRC_BCHS_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_7, 16, 23),
	[MCSC_F_YUV_WDMASC_W0_CRC_CMN_WDMA_IN_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_8, 24, 31),
	[MCSC_F_YUV_WDMASC_W0_CRC_CMN_WDMA_IN_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_9, 0, 7),
	[MCSC_F_YUV_WDMASC_W1_CRC_CMN_WDMA_IN_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_9, 8, 15),
	[MCSC_F_YUV_WDMASC_W1_CRC_CMN_WDMA_IN_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_9, 16, 23),
	[MCSC_F_YUV_WDMASC_W2_CRC_CMN_WDMA_IN_LUMA] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_9, 24, 31),
	[MCSC_F_YUV_WDMASC_W2_CRC_CMN_WDMA_IN_CHR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_10, 0, 7),
	[MCSC_F_CRC_AXI_RDMA_SFR] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_12, 0, 7),
	[MCSC_F_CRC_AXI_WDMA_W0_1P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_12, 8, 15),
	[MCSC_F_CRC_AXI_WDMA_W0_2P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_12, 16, 23),
	[MCSC_F_CRC_AXI_WDMA_W0_3P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_12, 24, 31),
	[MCSC_F_CRC_AXI_WDMA_W1_1P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_13, 0, 7),
	[MCSC_F_CRC_AXI_WDMA_W1_2P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_13, 8, 15),
	[MCSC_F_CRC_AXI_WDMA_W1_3P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_13, 16, 23),
	[MCSC_F_CRC_AXI_WDMA_W2_1P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_13, 24, 31),
	[MCSC_F_CRC_AXI_WDMA_W2_2P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_14, 0, 7),
	[MCSC_F_CRC_AXI_WDMA_W2_3P] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_14, 8, 15),
	[MCSC_F_CRC_AXI_WDMA_W0_1P_HEADER] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_16, 0, 7),
	[MCSC_F_CRC_AXI_WDMA_W0_2P_HEADER] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_16, 8, 15),
	[MCSC_F_CRC_AXI_WDMA_W1_1P_HEADER] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_16, 16, 23),
	[MCSC_F_CRC_AXI_WDMA_W1_2P_HEADER] = PMIO_FIELD_DESC(MCSC_R_CRC_RESULT_16, 24, 31),
};

static const struct pmio_range mcsc_volatile_ranges[] = {
	pmio_reg_range(MCSC_R_CMDQ_ENABLE, MCSC_R_FREEZE_CORRUPTED_ENABLE),
	pmio_reg_range(MCSC_R_STAT_RDMACL_ENABLE, MCSC_R_STAT_RDMACL_ENABLE),
};

static const struct pmio_access_table mcsc_volatile_ranges_table = {
	.yes_ranges = mcsc_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(mcsc_volatile_ranges),
};

static const struct pmio_range mcsc_wr_noinc_ranges[] = {
};

static const struct pmio_access_table mcsc_wr_noinc_ranges_table = {
	.yes_ranges      = mcsc_wr_noinc_ranges,
	.n_yes_ranges    = ARRAY_SIZE(mcsc_wr_noinc_ranges),
};

static const struct pmio_range_cfg mcsc_range_cfgs[] = {
};

#endif

