#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Apr 17 15:46:58 2015
# Process ID: 5100
# Log file: C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/system_wrapper.rds
# Journal file: C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg400-1
# set_property target_language VHDL [current_project]
# set_property board em.avnet.com:zynq:microzed:e [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   C:/Users/Ian/project_tubii_7020/testFIFO_1.0
#   C:/Users/Ian/project_tubii_7020/tubiiFIFO_1.0
#   C:/Users/Ian/project_tubii_7020/tubiiFIFO_1.0
#   C:/Users/Ian/project_tubii_7020/nothing_1.0
#   C:/Users/Ian/project_tubii_7020/masterOut_1.0
#   C:/Users/Ian/project_tubii_7020/testmaster_1.0
#   C:/Users/Ian/project_tubii_7020/myip_1.0
#   C:/Users/Ian/project_tubii_7020/testPulser_1.0
#   C:/Users/Ian/project_tubii_7020/triggerOut_1.0
#   C:/Users/Ian/project_tubii_7020/clockLogic_1.0
#   C:/Users/Ian/project_tubii_7020/triggerSplit_1.0
#   C:/Users/Ian/project_tubii_7020
# } [current_fileset]
# add_files C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/testFIFO_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/tubiiFIFO_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Ian/project_tubii_7020/tubiiFIFO_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/tubiiFIFO_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/nothing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/masterOut_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/testmaster_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Ian/project_tubii_7020/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/testPulser_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/triggerOut_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/clockLogic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020/triggerSplit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:clockLogic:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/clockLogic_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:masterOut:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/masterOut_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nothing:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/nothing_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:testFIFO:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/testFIFO_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:testmaster:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/testmaster_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:testPulser:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/testPulser_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:triggerOut:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/triggerOut_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:triggerSplit:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/triggerSplit_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:tubiiFIFO:1.0'. The one found in IP repository 'c:/Users/Ian/project_tubii_7020/tubiiFIFO_1.0' will take precedence over the same IP in repository 'c:/Users/Ian/project_tubii_7020'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 259.805 ; gain = 72.488
# set_property used_in_implementation false [get_files -all c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_0_146/system_tier2_xbar_0_146_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_1_147/system_tier2_xbar_1_147_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_2_148/system_tier2_xbar_2_148_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/system_auto_pc_76_ooc.xdc]
# set_property used_in_implementation false [get_files -all C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd]
# read_vhdl C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
# read_xdc C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc
# set_property used_in_implementation false [get_files C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Ian/project_tubii_7020/project_tubii_7020.data/wt [current_project]
# set_property parent.project_dir C:/Users/Ian/project_tubii_7020 [current_project]
# synth_design -top system_wrapper -part xc7z020clg400-1
Command: synth_design -top system_wrapper -part xc7z020clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:09 ; elapsed = 00:02:27 . Memory (MB): peak = 314.539 ; gain = 165.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:58]
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:5955' bound to instance 'system_i' of component 'system' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:114]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:6012]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7058]
INFO: [Synth 8-3491] module 'system_testDelay_1_4' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_1_4/synth/system_testDelay_1_4.vhd:56' bound to instance 'asyncDelay' of component 'system_testDelay_1_4' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7062]
INFO: [Synth 8-638] synthesizing module 'system_testDelay_1_4' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_1_4/synth/system_testDelay_1_4.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testDelay_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0.vhd:6' bound to instance 'U0' of component 'testDelay_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_1_4/synth/system_testDelay_1_4.vhd:148]
INFO: [Synth 8-638] synthesizing module 'testDelay_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testDelay_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0_S00_AXI.vhd:6' bound to instance 'testDelay_v1_0_S00_AXI_inst' of component 'testDelay_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'testDelay_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0_S00_AXI.vhd:257]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0_S00_AXI.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'testDelay_v1_0_S00_AXI__parameterized0' (1#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'testDelay_v1_0__parameterized0' (2#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'system_testDelay_1_4' (3#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_1_4/synth/system_testDelay_1_4.vhd:84]
INFO: [Synth 8-3491] module 'system_testPulser_1_4' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_1_4/synth/system_testPulser_1_4.vhd:56' bound to instance 'asyncPulser' of component 'system_testPulser_1_4' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7088]
INFO: [Synth 8-638] synthesizing module 'system_testPulser_1_4' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_1_4/synth/system_testPulser_1_4.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testPulser_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0.vhd:6' bound to instance 'U0' of component 'testPulser_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_1_4/synth/system_testPulser_1_4.vhd:146]
INFO: [Synth 8-638] synthesizing module 'testPulser_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testPulser_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0_S00_AXI.vhd:6' bound to instance 'testPulser_v1_0_S00_AXI_inst' of component 'testPulser_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'testPulser_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0_S00_AXI.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'testPulser_v1_0_S00_AXI__parameterized0' (4#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'testPulser_v1_0__parameterized0' (5#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'system_testPulser_1_4' (6#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_1_4/synth/system_testPulser_1_4.vhd:83]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:3031]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_QKBO3S' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_QKBO3S' (7#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:50]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_1CZ0646' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_1CZ0646' (8#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:159]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_PBSOOL' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_PBSOOL' (9#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:268]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_PQAAIF' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:377]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_PQAAIF' (10#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:377]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1DSQHE1' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1DSQHE1' (11#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:486]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_OI2D8Q' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:595]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_OI2D8Q' (12#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:595]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1EXEENO' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1EXEENO' (13#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:704]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_NO5YH9' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:813]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_NO5YH9' (14#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:813]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1FRM8DV' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:922]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1FRM8DV' (15#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:922]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_MNJY0G' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1031]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_MNJY0G' (16#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GTWGY6' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1140]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GTWGY6' (17#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1140]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_M1CY83' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1249]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_M1CY83' (18#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1249]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_18L0AKD' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_18L0AKD' (19#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1358]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_17MBB07' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1467]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_17MBB07' (20#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1467]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_VWCOY1' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1576]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_VWCOY1' (21#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1576]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_16NSM6I' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1685]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_16NSM6I' (22#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_WQS2GK' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1794]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_WQS2GK' (23#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1794]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_15B0VF1' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1903]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_15B0VF1' (24#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:1903]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_Y5QALV' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2012]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_Y5QALV' (25#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2012]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_14023HS' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_14023HS' (26#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2121]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_ZHOD1Q' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2230]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_ZHOD1Q' (27#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2230]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FHMR11' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2358]
INFO: [Synth 8-3491] module 'system_auto_pc_76' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/synth/system_auto_pc_76.v:57' bound to instance 'auto_pc' of component 'system_auto_pc_76' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2541]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_76' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/synth/system_auto_pc_76.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (28#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (29#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (29#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (29#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (29#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (30#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (31#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (32#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (33#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (34#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (35#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (36#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (37#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (37#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (38#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (39#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (40#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (40#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (40#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (41#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (42#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (43#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_76' (44#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_pc_76/synth/system_auto_pc_76.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FHMR11' (45#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:2358]
INFO: [Synth 8-3491] module 'system_tier2_xbar_0_146' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_0_146/synth/system_tier2_xbar_0_146.v:57' bound to instance 'tier2_xbar_0' of component 'system_tier2_xbar_0_146' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:5457]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_0_146' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_0_146/synth/system_tier2_xbar_0_146.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000010000000000000000000000000000000000000000000000001000011110000000101000000000000000000000000000000000000000000000100001111000000011000000000000000000000000000000000000000000000010000111100000001000000000000000000000000000000000000000000000001000011110000000011000000000000000000000000000000000000000000000100001111000000000100000000000000000000000000000000000000000000010000111100000000100000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000010000000000000000000000000000000000000000000000001000011110000000101000000000000000000000000000000000000000000000100001111000000011000000000000000000000000000000000000000000000010000111100000001000000000000000000000000000000000000000000000001000011110000000011000000000000000000000000000000000000000000000100001111000000000100000000000000000000000000000000000000000000010000111100000000100000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000010001111111111110000000000000000000000000000000001000011110000000101111111111111000000000000000000000000000000000100001111000000011011111111111100000000000000000000000000000000010000111100000001001111111111110000000000000000000000000000000001000011110000000011111111111111000000000000000000000000000000000100001111000000000111111111111100000000000000000000000000000000010000111100000000101111111111110000000000000000000000000000000001000011110000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (46#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000010000000000000000000000000000000000000000000000001000011110000000101000000000000000000000000000000000000000000000100001111000000011000000000000000000000000000000000000000000000010000111100000001000000000000000000000000000000000000000000000001000011110000000011000000000000000000000000000000000000000000000100001111000000000100000000000000000000000000000000000000000000010000111100000000100000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000010001111111111110000000000000000000000000000000001000011110000000101111111111111000000000000000000000000000000000100001111000000011011111111111100000000000000000000000000000000010000111100000001001111111111110000000000000000000000000000000001000011110000000011111111111111000000000000000000000000000000000100001111000000000111111111111100000000000000000000000000000000010000111100000000101111111111110000000000000000000000000000000001000011110000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (47#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000110000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000001000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000001100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000001010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000010000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (48#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (49#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (50#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (50#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (51#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (51#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (51#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (51#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (51#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (52#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (53#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (54#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_0_146' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_0_146/synth/system_tier2_xbar_0_146.v:57]
INFO: [Synth 8-3491] module 'system_tier2_xbar_1_147' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_1_147/synth/system_tier2_xbar_1_147.v:57' bound to instance 'tier2_xbar_1' of component 'system_tier2_xbar_1_147' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:5633]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_1_147' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_1_147/synth/system_tier2_xbar_1_147.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000011110000000000000000000000000000000000000000000001000011110000001101000000000000000000000000000000000000000000000100001111000000110000000000000000000000000000000000000000000000010000111100000010110000000000000000000000000000000000000000000001000011110000001110000000000000000000000000000000000000000000000100001111000000101000000000000000000000000000000000000000000000010000111100000010010000000000000000000000000000000000000000000001000011110000000111000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000011110000000000000000000000000000000000000000000001000011110000001101000000000000000000000000000000000000000000000100001111000000110000000000000000000000000000000000000000000000010000111100000010110000000000000000000000000000000000000000000001000011110000001110000000000000000000000000000000000000000000000100001111000000101000000000000000000000000000000000000000000000010000111100000010010000000000000000000000000000000000000000000001000011110000000111000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000011110000001101111111111111000000000000000000000000000000000100001111000000110011111111111100000000000000000000000000000000010000111100000010111111111111110000000000000000000000000000000001000011110000001110111111111111000000000000000000000000000000000100001111000000101011111111111100000000000000000000000000000000010000111100000010011111111111110000000000000000000000000000000001000011110000000111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000011110000000000000000000000000000000000000000000001000011110000001101000000000000000000000000000000000000000000000100001111000000110000000000000000000000000000000000000000000000010000111100000010110000000000000000000000000000000000000000000001000011110000001110000000000000000000000000000000000000000000000100001111000000101000000000000000000000000000000000000000000000010000111100000010010000000000000000000000000000000000000000000001000011110000000111000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000011110000001101111111111111000000000000000000000000000000000100001111000000110011111111111100000000000000000000000000000000010000111100000010111111111111110000000000000000000000000000000001000011110000001110111111111111000000000000000000000000000000000100001111000000101011111111111100000000000000000000000000000000010000111100000010011111111111110000000000000000000000000000000001000011110000000111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000001110000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000010010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000010100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000011100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000010110000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000011000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized13' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000011010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized13' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized14' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000011110000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized14' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd__parameterized0' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (55#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_1_147' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_1_147/synth/system_tier2_xbar_1_147.v:57]
INFO: [Synth 8-3491] module 'system_tier2_xbar_2_148' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_2_148/synth/system_tier2_xbar_2_148.v:57' bound to instance 'tier2_xbar_2' of component 'system_tier2_xbar_2_148' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:5809]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_2_148' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_2_148/synth/system_tier2_xbar_2_148.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized1' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100010000000000000000000000000000000000000000000001000011110000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd__parameterized1' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100010000000000000000000000000000000000000000000001000011110000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100011111111111110000000000000000000000000000000001000011110000010000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100010000000000000000000000000000000000000000000001000011110000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100011111111111110000000000000000000000000000000001000011110000010000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized15' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized15' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized16' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized16' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd__parameterized1' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized1' (56#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_2_148' (57#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_tier2_xbar_2_148/synth/system_tier2_xbar_2_148.v:57]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57' bound to instance 'xbar' of component 'system_xbar_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:5871]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized2' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1536'b000000000000000000000000000000000100001111000000100000000000000000000000000000000000000000000000010000111100000001100000000000000000000000000000000000000000000001000011110000000101000000000000000000000000000000000000000000000100001111000000010000000000000000000000000000000000000000000000010000111100000000110000000000000000000000000000000000000000000001000011110000000010000000000000000000000000000000000000000000000100001111000000000100000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000011110000001111000000000000000000000000000000000000000000000100001111000000111000000000000000000000000000000000000000000000010000111100000011010000000000000000000000000000000000000000000001000011110000001100000000000000000000000000000000000000000000000100001111000000101100000000000000000000000000000000000000000000010000111100000010100000000000000000000000000000000000000000000001000011110000001001000000000000000000000000000000000000000000000100001111000000011100000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000100010000000000000000000000000000000000000000000001000011110000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 768'b000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd__parameterized2' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1536'b000000000000000000000000000000000100001111000000100000000000000000000000000000000000000000000000010000111100000001100000000000000000000000000000000000000000000001000011110000000101000000000000000000000000000000000000000000000100001111000000010000000000000000000000000000000000000000000000010000111100000000110000000000000000000000000000000000000000000001000011110000000010000000000000000000000000000000000000000000000100001111000000000100000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000011110000001111000000000000000000000000000000000000000000000100001111000000111000000000000000000000000000000000000000000000010000111100000011010000000000000000000000000000000000000000000001000011110000001100000000000000000000000000000000000000000000000100001111000000101100000000000000000000000000000000000000000000010000111100000010100000000000000000000000000000000000000000000001000011110000001001000000000000000000000000000000000000000000000100001111000000011100000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000100010000000000000000000000000000000000000000000001000011110000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1536'b000000000000000000000000000000000100001111000000100011111111111100000000000000000000000000000000010000111100000001101111111111110000000000000000000000000000000001000011110000000101111111111111000000000000000000000000000000000100001111000000010011111111111100000000000000000000000000000000010000111100000000111111111111110000000000000000000000000000000001000011110000000010111111111111000000000000000000000000000000000100001111000000000111111111111100000000000000000000000000000000010000111100000000001111111111110000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100001111000000111011111111111100000000000000000000000000000000010000111100000011011111111111110000000000000000000000000000000001000011110000001100111111111111000000000000000000000000000000000100001111000000101111111111111100000000000000000000000000000000010000111100000010101111111111110000000000000000000000000000000001000011110000001001111111111111000000000000000000000000000000000100001111000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000100011111111111110000000000000000000000000000000001000011110000010000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1536'b000000000000000000000000000000000100001111000000100000000000000000000000000000000000000000000000010000111100000001100000000000000000000000000000000000000000000001000011110000000101000000000000000000000000000000000000000000000100001111000000010000000000000000000000000000000000000000000000010000111100000000110000000000000000000000000000000000000000000001000011110000000010000000000000000000000000000000000000000000000100001111000000000100000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000011110000001111000000000000000000000000000000000000000000000100001111000000111000000000000000000000000000000000000000000000010000111100000011010000000000000000000000000000000000000000000001000011110000001100000000000000000000000000000000000000000000000100001111000000101100000000000000000000000000000000000000000000010000111100000010100000000000000000000000000000000000000000000001000011110000001001000000000000000000000000000000000000000000000100001111000000011100000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000100010000000000000000000000000000000000000000000001000011110000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 1536'b000000000000000000000000000000000100001111000000100011111111111100000000000000000000000000000000010000111100000001101111111111110000000000000000000000000000000001000011110000000101111111111111000000000000000000000000000000000100001111000000010011111111111100000000000000000000000000000000010000111100000000111111111111110000000000000000000000000000000001000011110000000010111111111111000000000000000000000000000000000100001111000000000111111111111100000000000000000000000000000000010000111100000000001111111111110000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100001111000000111011111111111100000000000000000000000000000000010000111100000011011111111111110000000000000000000000000000000001000011110000001100111111111111000000000000000000000000000000000100001111000000101111111111111100000000000000000000000000000000010000111100000010101111111111110000000000000000000000000000000001000011110000001001111111111111000000000000000000000000000000000100001111000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000100011111111111110000000000000000000000000000000001000011110000010000111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (57#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (57#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (57#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' (57#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd__parameterized2' (57#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized2' (57#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (58#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (59#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:3031]
INFO: [Synth 8-3491] module 'system_burstTrigger_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/synth/system_burstTrigger_0_0.vhd:56' bound to instance 'burstTrigger_0' of component 'system_burstTrigger_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7536]
INFO: [Synth 8-638] synthesizing module 'system_burstTrigger_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/synth/system_burstTrigger_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'burstTrigger_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0.vhd:6' bound to instance 'U0' of component 'burstTrigger_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/synth/system_burstTrigger_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'burstTrigger_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'burstTrigger_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0_S00_AXI.vhd:6' bound to instance 'burstTrigger_v1_0_S00_AXI_inst' of component 'burstTrigger_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'burstTrigger_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0_S00_AXI.vhd:295]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0_S00_AXI.vhd:428]
INFO: [Synth 8-256] done synthesizing module 'burstTrigger_v1_0_S00_AXI__parameterized0' (60#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'burstTrigger_v1_0__parameterized0' (61#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/hdl/burstTrigger_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'system_burstTrigger_0_0' (62#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_burstTrigger_0_0/synth/system_burstTrigger_0_0.vhd:84]
INFO: [Synth 8-3491] module 'system_clockLogic_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/synth/system_clockLogic_0_0.vhd:59' bound to instance 'clockLogic_0' of component 'system_clockLogic_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'system_clockLogic_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/synth/system_clockLogic_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'clockLogic_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0.vhd:6' bound to instance 'U0' of component 'clockLogic_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/synth/system_clockLogic_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'clockLogic_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'clockLogic_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0_S00_AXI.vhd:6' bound to instance 'clockLogic_v1_0_S00_AXI_inst' of component 'clockLogic_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'clockLogic_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0_S00_AXI.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'clockLogic_v1_0_S00_AXI__parameterized0' (63#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'clockLogic_v1_0__parameterized0' (64#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/work/hdl/clockLogic_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'system_clockLogic_0_0' (65#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_clockLogic_0_0/synth/system_clockLogic_0_0.vhd:88]
INFO: [Synth 8-3491] module 'system_comboTrigger_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/synth/system_comboTrigger_0_0.vhd:56' bound to instance 'comboTrigger_0' of component 'system_comboTrigger_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7589]
INFO: [Synth 8-638] synthesizing module 'system_comboTrigger_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/synth/system_comboTrigger_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'comboTrigger_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0.vhd:6' bound to instance 'U0' of component 'comboTrigger_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/synth/system_comboTrigger_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'comboTrigger_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'comboTrigger_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0_S00_AXI.vhd:6' bound to instance 'comboTrigger_v1_0_S00_AXI_inst' of component 'comboTrigger_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'comboTrigger_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0_S00_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0_S00_AXI.vhd:244]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0_S00_AXI.vhd:377]
INFO: [Synth 8-256] done synthesizing module 'comboTrigger_v1_0_S00_AXI__parameterized0' (66#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'comboTrigger_v1_0__parameterized0' (67#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/hdl/comboTrigger_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'system_comboTrigger_0_0' (68#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_comboTrigger_0_0/synth/system_comboTrigger_0_0.vhd:84]
INFO: [Synth 8-3491] module 'system_countDisplay_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/synth/system_countDisplay_0_0.vhd:56' bound to instance 'countDisplay_0' of component 'system_countDisplay_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7615]
INFO: [Synth 8-638] synthesizing module 'system_countDisplay_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/synth/system_countDisplay_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'countDisplay_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0.vhd:6' bound to instance 'U0' of component 'countDisplay_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/synth/system_countDisplay_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'countDisplay_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'countDisplay_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:6' bound to instance 'countDisplay_v1_0_S00_AXI_inst' of component 'countDisplay_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'countDisplay_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:244]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:377]
INFO: [Synth 8-256] done synthesizing module 'countDisplay_v1_0_S00_AXI__parameterized0' (69#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'countDisplay_v1_0__parameterized0' (70#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'system_countDisplay_0_0' (71#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/synth/system_countDisplay_0_0.vhd:86]
INFO: [Synth 8-3491] module 'system_loadShift_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/synth/system_loadShift_0_0.vhd:56' bound to instance 'loadShift_0' of component 'system_loadShift_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7643]
INFO: [Synth 8-638] synthesizing module 'system_loadShift_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/synth/system_loadShift_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'loadShift_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0.vhd:6' bound to instance 'U0' of component 'loadShift_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/synth/system_loadShift_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'loadShift_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'loadShift_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0_S00_AXI.vhd:6' bound to instance 'loadShift_v1_0_S00_AXI_inst' of component 'loadShift_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'loadShift_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'loadShift_v1_0_S00_AXI__parameterized0' (72#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'loadShift_v1_0__parameterized0' (73#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/hdl/loadShift_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'system_loadShift_0_0' (74#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_loadShift_0_0/synth/system_loadShift_0_0.vhd:84]
INFO: [Synth 8-3491] module 'system_muxerInput_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/synth/system_muxerInput_0_0.vhd:56' bound to instance 'muxerInput_0' of component 'system_muxerInput_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7669]
INFO: [Synth 8-638] synthesizing module 'system_muxerInput_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/synth/system_muxerInput_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'muxerInput_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0.vhd:6' bound to instance 'U0' of component 'muxerInput_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/synth/system_muxerInput_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'muxerInput_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'muxerInput_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0_S00_AXI.vhd:6' bound to instance 'muxerInput_v1_0_S00_AXI_inst' of component 'muxerInput_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'muxerInput_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0_S00_AXI.vhd:221]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'muxerInput_v1_0_S00_AXI__parameterized0' (75#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'muxerInput_v1_0__parameterized0' (76#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/hdl/muxerInput_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'system_muxerInput_0_0' (77#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_muxerInput_0_0/synth/system_muxerInput_0_0.vhd:83]
INFO: [Synth 8-3491] module 'system_prescaleTrigger_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/synth/system_prescaleTrigger_0_0.vhd:56' bound to instance 'prescaleTrigger_0' of component 'system_prescaleTrigger_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'system_prescaleTrigger_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/synth/system_prescaleTrigger_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'prescaleTrigger_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0.vhd:6' bound to instance 'U0' of component 'prescaleTrigger_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/synth/system_prescaleTrigger_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'prescaleTrigger_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'prescaleTrigger_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0_S00_AXI.vhd:6' bound to instance 'prescaleTrigger_v1_0_S00_AXI_inst' of component 'prescaleTrigger_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'prescaleTrigger_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'prescaleTrigger_v1_0_S00_AXI__parameterized0' (78#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'prescaleTrigger_v1_0__parameterized0' (79#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'system_prescaleTrigger_0_0' (80#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/synth/system_prescaleTrigger_0_0.vhd:84]
INFO: [Synth 8-3491] module 'system_processing_system7_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.vhd:56' bound to instance 'processing_system7_0' of component 'system_processing_system7_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7720]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.vhd:126]
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
INFO: [Synth 8-3491] module 'processing_system7_v5_3_processing_system7' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153' bound to instance 'U0' of component 'processing_system7_v5_3_processing_system7' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.vhd:909]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (81#1) [C:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (82#1) [C:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
INFO: [Synth 8-256] done synthesizing module 'PS7' (83#1) [C:/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7__parameterized0' (84#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (85#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.vhd:126]
INFO: [Synth 8-3491] module 'system_testDelay_3_6' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_3_6/synth/system_testDelay_3_6.vhd:56' bound to instance 'smellieDelay' of component 'system_testDelay_3_6' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7788]
INFO: [Synth 8-638] synthesizing module 'system_testDelay_3_6' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_3_6/synth/system_testDelay_3_6.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testDelay_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0.vhd:6' bound to instance 'U0' of component 'testDelay_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_3_6/synth/system_testDelay_3_6.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'system_testDelay_3_6' (86#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_3_6/synth/system_testDelay_3_6.vhd:84]
INFO: [Synth 8-3491] module 'system_testPulser_3_6' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_3_6/synth/system_testPulser_3_6.vhd:56' bound to instance 'smelliePulser' of component 'system_testPulser_3_6' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7814]
INFO: [Synth 8-638] synthesizing module 'system_testPulser_3_6' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_3_6/synth/system_testPulser_3_6.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testPulser_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0.vhd:6' bound to instance 'U0' of component 'testPulser_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_3_6/synth/system_testPulser_3_6.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'system_testPulser_3_6' (87#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_3_6/synth/system_testPulser_3_6.vhd:83]
INFO: [Synth 8-3491] module 'system_testDelay_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/synth/system_testDelay_0_0.vhd:56' bound to instance 'syncDelay' of component 'system_testDelay_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7839]
INFO: [Synth 8-638] synthesizing module 'system_testDelay_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/synth/system_testDelay_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testDelay_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0.vhd:6' bound to instance 'U0' of component 'testDelay_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/synth/system_testDelay_0_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'system_testDelay_0_0' (88#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/synth/system_testDelay_0_0.vhd:84]
INFO: [Synth 8-3491] module 'system_testPulser_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/synth/system_testPulser_0_0.vhd:56' bound to instance 'syncPulser' of component 'system_testPulser_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'system_testPulser_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/synth/system_testPulser_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testPulser_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0.vhd:6' bound to instance 'U0' of component 'testPulser_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/synth/system_testPulser_0_0.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'system_testPulser_0_0' (89#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/synth/system_testPulser_0_0.vhd:83]
INFO: [Synth 8-3491] module 'system_testDelay_2_5' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_2_5/synth/system_testDelay_2_5.vhd:56' bound to instance 'tellieDelay' of component 'system_testDelay_2_5' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7890]
INFO: [Synth 8-638] synthesizing module 'system_testDelay_2_5' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_2_5/synth/system_testDelay_2_5.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testDelay_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_0_0/hdl/testDelay_v1_0.vhd:6' bound to instance 'U0' of component 'testDelay_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_2_5/synth/system_testDelay_2_5.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'system_testDelay_2_5' (90#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testDelay_2_5/synth/system_testDelay_2_5.vhd:84]
INFO: [Synth 8-3491] module 'system_testPulser_2_5' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_2_5/synth/system_testPulser_2_5.vhd:56' bound to instance 'telliePulser' of component 'system_testPulser_2_5' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7916]
INFO: [Synth 8-638] synthesizing module 'system_testPulser_2_5' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_2_5/synth/system_testPulser_2_5.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testPulser_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_0_0/hdl/testPulser_v1_0.vhd:6' bound to instance 'U0' of component 'testPulser_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_2_5/synth/system_testPulser_2_5.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'system_testPulser_2_5' (91#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testPulser_2_5/synth/system_testPulser_2_5.vhd:83]
INFO: [Synth 8-3491] module 'system_testFIFO_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/synth/system_testFIFO_0_0.vhd:56' bound to instance 'testFIFO_0' of component 'system_testFIFO_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7941]
INFO: [Synth 8-638] synthesizing module 'system_testFIFO_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/synth/system_testFIFO_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testFIFO_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0.vhd:6' bound to instance 'U0' of component 'testFIFO_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/synth/system_testFIFO_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'testFIFO_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testFIFO_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0_S00_AXI.vhd:6' bound to instance 'testFIFO_v1_0_S00_AXI_inst' of component 'testFIFO_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'testFIFO_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0_S00_AXI.vhd:258]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0_S00_AXI.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'testFIFO_v1_0_S00_AXI__parameterized0' (92#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'testFIFO_v1_0__parameterized0' (93#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/hdl/testFIFO_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'system_testFIFO_0_0' (94#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_testFIFO_0_0/synth/system_testFIFO_0_0.vhd:84]
INFO: [Synth 8-3491] module 'system_triggerOut_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/synth/system_triggerOut_0_0.vhd:56' bound to instance 'triggerOut_0' of component 'system_triggerOut_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:7967]
INFO: [Synth 8-638] synthesizing module 'system_triggerOut_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/synth/system_triggerOut_0_0.vhd:94]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'triggerOut_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0.vhd:6' bound to instance 'U0' of component 'triggerOut_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/synth/system_triggerOut_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'triggerOut_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0.vhd:61]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'triggerOut_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0_S00_AXI.vhd:6' bound to instance 'triggerOut_v1_0_S00_AXI_inst' of component 'triggerOut_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'triggerOut_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0_S00_AXI.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0_S00_AXI.vhd:256]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0_S00_AXI.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'triggerOut_v1_0_S00_AXI__parameterized0' (95#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0_S00_AXI.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'triggerOut_v1_0__parameterized0' (96#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/hdl/triggerOut_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'system_triggerOut_0_0' (97#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerOut_0_0/synth/system_triggerOut_0_0.vhd:94]
INFO: [Synth 8-3491] module 'system_triggerSplit_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/synth/system_triggerSplit_0_0.vhd:56' bound to instance 'triggerSplit_0' of component 'system_triggerSplit_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:8003]
INFO: [Synth 8-638] synthesizing module 'system_triggerSplit_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/synth/system_triggerSplit_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'triggerSplit_v1_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0.vhd:6' bound to instance 'U0' of component 'triggerSplit_v1_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/synth/system_triggerSplit_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'triggerSplit_v1_0__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'triggerSplit_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0_S00_AXI.vhd:6' bound to instance 'triggerSplit_v1_0_S00_AXI_inst' of component 'triggerSplit_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'triggerSplit_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0_S00_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0_S00_AXI.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'triggerSplit_v1_0_S00_AXI__parameterized0' (98#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'triggerSplit_v1_0__parameterized0' (99#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'system_triggerSplit_0_0' (100#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/synth/system_triggerSplit_0_0.vhd:87]
INFO: [Synth 8-3491] module 'system_xlconstant_0_0' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.vhd:59' bound to instance 'xlconstant_0' of component 'system_xlconstant_0_0' [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:8032]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.vhd:65]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/work/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/work/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (101#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/work/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_0' (102#1) [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'system' (103#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system.vhd:6012]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (104#1) [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:03:02 . Memory (MB): peak = 419.570 ; gain = 270.801
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/.Xil/system_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/.Xil/system_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/.Xil/system_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/Ian/project_tubii_7020/project_tubii_7020.runs/synth_1/dont_touch.xdc, line 88).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:25 . Memory (MB): peak = 684.156 ; gain = 535.387
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:25 . Memory (MB): peak = 684.156 ; gain = 535.387
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:221]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:221]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:221]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_countDisplay_0_0/hdl/countDisplay_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-4471] merging register 'S_AXI_TRIGOUT_reg' into 'output_reg' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_prescaleTrigger_0_0/hdl/prescaleTrigger_v1_0_S00_AXI.vhd:406]
INFO: [Synth 8-4471] merging register 'TRIGOUT3_reg[3:0]' into 'TRIGOUT2_reg[3:0]' [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_triggerSplit_0_0/hdl/triggerSplit_v1_0_S00_AXI.vhd:219]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7__parameterized0 does not have driver. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:19 ; elapsed = 00:03:41 . Memory (MB): peak = 693.012 ; gain = 544.242
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 3     
	  33 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 21    
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 8     
	               32 Bit    Registers := 89    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 55    
	                1 Bit    Registers := 198   
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 105   
	   4 Input     32 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 151   
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_wrapper 
Detailed RTL Component Info : 
Module testDelay_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 9     
Module testDelay_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_testDelay_1_4 
Detailed RTL Component Info : 
Module testPulser_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module testPulser_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_testPulser_1_4 
Detailed RTL Component Info : 
Module i00_couplers_imp_QKBO3S 
Detailed RTL Component Info : 
Module i01_couplers_imp_1CZ0646 
Detailed RTL Component Info : 
Module i02_couplers_imp_PBSOOL 
Detailed RTL Component Info : 
Module m00_couplers_imp_PQAAIF 
Detailed RTL Component Info : 
Module m01_couplers_imp_1DSQHE1 
Detailed RTL Component Info : 
Module m02_couplers_imp_OI2D8Q 
Detailed RTL Component Info : 
Module m03_couplers_imp_1EXEENO 
Detailed RTL Component Info : 
Module m04_couplers_imp_NO5YH9 
Detailed RTL Component Info : 
Module m05_couplers_imp_1FRM8DV 
Detailed RTL Component Info : 
Module m06_couplers_imp_MNJY0G 
Detailed RTL Component Info : 
Module m07_couplers_imp_1GTWGY6 
Detailed RTL Component Info : 
Module m08_couplers_imp_M1CY83 
Detailed RTL Component Info : 
Module m09_couplers_imp_18L0AKD 
Detailed RTL Component Info : 
Module m10_couplers_imp_17MBB07 
Detailed RTL Component Info : 
Module m11_couplers_imp_VWCOY1 
Detailed RTL Component Info : 
Module m12_couplers_imp_16NSM6I 
Detailed RTL Component Info : 
Module m13_couplers_imp_WQS2GK 
Detailed RTL Component Info : 
Module m14_couplers_imp_15B0VF1 
Detailed RTL Component Info : 
Module m15_couplers_imp_Y5QALV 
Detailed RTL Component Info : 
Module m16_couplers_imp_14023HS 
Detailed RTL Component Info : 
Module m17_couplers_imp_ZHOD1Q 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_axi2vector__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module system_auto_pc_76 
Detailed RTL Component Info : 
Module s00_couplers_imp_1FHMR11 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_carry_and 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized6 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module axi_crossbar_v2_1_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_mux_enc__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_register_slice_v2_1_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_crossbar_v2_1_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar 
Detailed RTL Component Info : 
Module system_tier2_xbar_0_146 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized7 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized8 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized9 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized10 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized11 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized12 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized13 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized14 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module axi_crossbar_v2_1_crossbar_sasd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar__parameterized0 
Detailed RTL Component Info : 
Module system_tier2_xbar_1_147 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized15 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized16 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_crossbar_sasd__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar__parameterized1 
Detailed RTL Component Info : 
Module system_tier2_xbar_2_148 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_mux_enc__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_crossbar_sasd__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_axi_crossbar__parameterized2 
Detailed RTL Component Info : 
Module system_xbar_0 
Detailed RTL Component Info : 
Module system_axi_interconnect_0_0 
Detailed RTL Component Info : 
Module burstTrigger_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 7     
Module burstTrigger_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_burstTrigger_0_0 
Detailed RTL Component Info : 
Module clockLogic_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module clockLogic_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_clockLogic_0_0 
Detailed RTL Component Info : 
Module comboTrigger_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module comboTrigger_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_comboTrigger_0_0 
Detailed RTL Component Info : 
Module countDisplay_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module countDisplay_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_countDisplay_0_0 
Detailed RTL Component Info : 
Module loadShift_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 6     
Module loadShift_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_loadShift_0_0 
Detailed RTL Component Info : 
Module muxerInput_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module muxerInput_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_muxerInput_0_0 
Detailed RTL Component Info : 
Module prescaleTrigger_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module prescaleTrigger_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_prescaleTrigger_0_0 
Detailed RTL Component Info : 
Module processing_system7_v5_3_processing_system7__parameterized0 
Detailed RTL Component Info : 
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module system_testDelay_3_6 
Detailed RTL Component Info : 
Module system_testPulser_3_6 
Detailed RTL Component Info : 
Module system_testDelay_0_0 
Detailed RTL Component Info : 
Module system_testPulser_0_0 
Detailed RTL Component Info : 
Module system_testDelay_2_5 
Detailed RTL Component Info : 
Module system_testPulser_2_5 
Detailed RTL Component Info : 
Module testFIFO_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 6     
Module testFIFO_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_testFIFO_0_0 
Detailed RTL Component Info : 
Module triggerOut_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module triggerOut_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_triggerOut_0_0 
Detailed RTL Component Info : 
Module triggerSplit_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module triggerSplit_v1_0__parameterized0 
Detailed RTL Component Info : 
Module system_triggerSplit_0_0 
Detailed RTL Component Info : 
Module xlconstant__parameterized0 
Detailed RTL Component Info : 
Module system_xlconstant_0_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testDelay_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module system_testDelay_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\U0/testPulser_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module system_testPulser_1_4.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[65] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[64] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[62] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[65] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[64] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] ) is unused and will be removed from module system_auto_pc_76.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module system_auto_pc_76.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] ) is unused and will be removed from module system_tier2_xbar_0_146.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] ) is unused and will be removed from module system_tier2_xbar_0_146.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] ) is unused and will be removed from module system_tier2_xbar_0_146.
INFO: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] ) is unused and will be removed from module system_tier2_xbar_0_146.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:45 . Memory (MB): peak = 709.055 ; gain = 560.285
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+--------------------+------------------------------------------+--------------------+----------------------+-----------------------------+--------------------------------------------------+
|Module Name         | RTL Object                               | Inference Criteria | Size (depth X width) | Primitives                  | Hierarchical Name                                | 
+--------------------+------------------------------------------+--------------------+----------------------+-----------------------------+--------------------------------------------------+
|system_testFIFO_0_0 | U0/testFIFO_v1_0_S00_AXI_inst/memory_reg | Implied            | 256 X 32             | RAM64X1D x 8  RAM64M x 40   | system_wrapper/system/system_testFIFO_0_0/ram__1 | 
+--------------------+------------------------------------------+--------------------+----------------------+-----------------------------+--------------------------------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:59 . Memory (MB): peak = 775.113 ; gain = 626.344
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:40 ; elapsed = 00:04:03 . Memory (MB): peak = 914.012 ; gain = 765.242
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:04:06 . Memory (MB): peak = 932.000 ; gain = 783.230
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:30 . Memory (MB): peak = 988.785 ; gain = 840.016
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
design system_auto_pc_76 has 4 max_fanout violations cannot be satisfied

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:08 ; elapsed = 00:04:34 . Memory (MB): peak = 988.785 ; gain = 840.016
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:08 ; elapsed = 00:04:34 . Memory (MB): peak = 988.785 ; gain = 840.016
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:36 . Memory (MB): peak = 988.785 ; gain = 840.016
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   397|
|4     |GND      |     1|
|5     |LUT1     |  1009|
|6     |LUT2     |   397|
|7     |LUT3     |  2094|
|8     |LUT4     |  1215|
|9     |LUT5     |  2226|
|10    |LUT6     |  2511|
|11    |PS7      |     1|
|12    |RAM64M   |    40|
|13    |RAM64X1D |     8|
|14    |SRL16E   |    22|
|15    |SRLC32E  |    47|
|16    |FDRE     |  4347|
|17    |FDSE     |    99|
|18    |IBUF     |    28|
|19    |OBUF     |    18|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+-----------------------------------------------------------+------+
|      |Instance                     |Module                                                     |Cells |
+------+-----------------------------+-----------------------------------------------------------+------+
|1     |top                          |                                                           | 14591|
|2     |  system_i                   |system                                                     | 14545|
|3     |    asyncDelay               |system_testDelay_1_4                                       |   719|
|4     |    asyncPulser              |system_testPulser_1_4                                      |   680|
|5     |    axi_interconnect_0       |system_axi_interconnect_0_0                                |  2876|
|6     |      \s00_couplers/auto_pc  |system_auto_pc_76                                          |  1276|
|7     |      tier2_xbar_0           |system_tier2_xbar_0_146                                    |   504|
|8     |      tier2_xbar_1           |system_tier2_xbar_1_147                                    |   501|
|9     |      tier2_xbar_2           |system_tier2_xbar_2_148                                    |   281|
|10    |      xbar                   |system_xbar_0                                              |   314|
|11    |    burstTrigger_0           |system_burstTrigger_0_0                                    |   785|
|12    |    clockLogic_0             |system_clockLogic_0_0                                      |   502|
|13    |    comboTrigger_0           |system_comboTrigger_0_0                                    |   491|
|14    |    countDisplay_0           |system_countDisplay_0_0                                    |   783|
|15    |    loadShift_0              |system_loadShift_0_0                                       |   509|
|16    |    muxerInput_0             |system_muxerInput_0_0                                      |   504|
|17    |    prescaleTrigger_0        |system_prescaleTrigger_0_0                                 |   617|
|18    |    processing_system7_0     |system_processing_system7_0_0                              |   221|
|19    |      U0                     |processing_system7_v5_3_processing_system7__parameterized0 |   221|
|20    |    smellieDelay             |system_testDelay_3_6                                       |   719|
|21    |    smelliePulser            |system_testPulser_3_6                                      |   680|
|22    |    syncDelay                |system_testDelay_0_0                                       |   719|
|23    |    syncPulser               |system_testPulser_0_0                                      |   680|
|24    |    tellieDelay              |system_testDelay_2_5                                       |   719|
|25    |    telliePulser             |system_testPulser_2_5                                      |   680|
|26    |    testFIFO_0               |system_testFIFO_0_0                                        |   635|
|27    |    triggerOut_0             |system_triggerOut_0_0                                      |   518|
|28    |    triggerSplit_0           |system_triggerSplit_0_0                                    |   507|
|29    |    xlconstant_0             |system_xlconstant_0_0                                      |     0|
+------+-----------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:04:37 . Memory (MB): peak = 988.785 ; gain = 840.016
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:04:38 . Memory (MB): peak = 988.785 ; gain = 840.016
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
519 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:25 ; elapsed = 00:04:52 . Memory (MB): peak = 1375.492 ; gain = 1115.688
# write_checkpoint system_wrapper.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1376.785 ; gain = 1.293
# report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1376.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 15:52:12 2015...
