#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 26 11:17:16 2024
# Process ID: 1485702
# Current directory: /home/duncan/QCS/QCS.runs/impl_1
# Command line: vivado -log QCS_4_Top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source QCS_4_Top_wrapper.tcl -notrace
# Log file: /home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper.vdi
# Journal file: /home/duncan/QCS/QCS.runs/impl_1/vivado.jou
# Running On: duncan-Ub22, OS: Linux, CPU Frequency: 2099.393 MHz, CPU Physical cores: 16, Host memory: 16688 MB
#-----------------------------------------------------------
source QCS_4_Top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.641 ; gain = 120.992 ; free physical = 8174 ; free virtual = 15138
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_4_AXI_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/duncan/Data/Vivado/2023.1/data/ip'.
Command: link_design -top QCS_4_Top_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_QCS_4_AXI_0_0/QCS_4_Top_QCS_4_AXI_0_0.dcp' for cell 'QCS_4_Top_i/QCS_4_AXI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_QCS_4_wrapper_0_0/QCS_4_Top_QCS_4_wrapper_0_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_axi_uartlite_0_0/QCS_4_Top_axi_uartlite_0_0.dcp' for cell 'QCS_4_Top_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0.dcp' for cell 'QCS_4_Top_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_0_0/QCS_4_Top_encoding_sequencer_0_0.dcp' for cell 'QCS_4_Top_i/encoding_sequencer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_1_0/QCS_4_Top_encoding_sequencer_1_0.dcp' for cell 'QCS_4_Top_i/encoding_sequencer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_2_0/QCS_4_Top_encoding_sequencer_2_0.dcp' for cell 'QCS_4_Top_i/encoding_sequencer_2'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_3_0/QCS_4_Top_encoding_sequencer_3_0.dcp' for cell 'QCS_4_Top_i/encoding_sequencer_3'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_mdm_1_0/QCS_4_Top_mdm_1_0.dcp' for cell 'QCS_4_Top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_0/QCS_4_Top_microblaze_0_0.dcp' for cell 'QCS_4_Top_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_axi_intc_0/QCS_4_Top_microblaze_0_axi_intc_0.dcp' for cell 'QCS_4_Top_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_rst_clk_wiz_0_100M_0/QCS_4_Top_rst_clk_wiz_0_100M_0.dcp' for cell 'QCS_4_Top_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_xbar_0/QCS_4_Top_xbar_0.dcp' for cell 'QCS_4_Top_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_dlmb_bram_if_cntlr_0/QCS_4_Top_dlmb_bram_if_cntlr_0.dcp' for cell 'QCS_4_Top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_dlmb_v10_0/QCS_4_Top_dlmb_v10_0.dcp' for cell 'QCS_4_Top_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_ilmb_bram_if_cntlr_0/QCS_4_Top_ilmb_bram_if_cntlr_0.dcp' for cell 'QCS_4_Top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_ilmb_v10_0/QCS_4_Top_ilmb_v10_0.dcp' for cell 'QCS_4_Top_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_lmb_bram_0/QCS_4_Top_lmb_bram_0.dcp' for cell 'QCS_4_Top_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4/ip/QCS_4_QCS_no_lut_0_0/QCS_4_QCS_no_lut_0_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4/ip/QCS_4_QCS_no_lut_1_0/QCS_4_QCS_no_lut_1_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4/ip/QCS_4_QCS_no_lut_2_0/QCS_4_QCS_no_lut_2_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4/ip/QCS_4_QCS_no_lut_3_0/QCS_4_QCS_no_lut_3_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4/ip/QCS_4_addr_mux_0_0/QCS_4_addr_mux_0_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4/ip/QCS_4_clk_cascade_0_0/QCS_4_clk_cascade_0_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4/ip/QCS_4_rpm_lut_0_0/QCS_4_rpm_lut_0_0.dcp' for cell 'QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2545.742 ; gain = 0.000 ; free physical = 7643 ; free virtual = 14608
INFO: [Netlist 29-17] Analyzing 665 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0_board.xdc] for cell 'QCS_4_Top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0_board.xdc] for cell 'QCS_4_Top_i/clk_wiz_0/inst'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0.xdc] for cell 'QCS_4_Top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3224.043 ; gain = 539.820 ; free physical = 7145 ; free virtual = 14127
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0.xdc] for cell 'QCS_4_Top_i/clk_wiz_0/inst'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_0/QCS_4_Top_microblaze_0_0.xdc] for cell 'QCS_4_Top_i/microblaze_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_0/QCS_4_Top_microblaze_0_0.xdc] for cell 'QCS_4_Top_i/microblaze_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_axi_intc_0/QCS_4_Top_microblaze_0_axi_intc_0.xdc] for cell 'QCS_4_Top_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_axi_intc_0/QCS_4_Top_microblaze_0_axi_intc_0.xdc] for cell 'QCS_4_Top_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_rst_clk_wiz_0_100M_0/QCS_4_Top_rst_clk_wiz_0_100M_0_board.xdc] for cell 'QCS_4_Top_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_rst_clk_wiz_0_100M_0/QCS_4_Top_rst_clk_wiz_0_100M_0_board.xdc] for cell 'QCS_4_Top_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_rst_clk_wiz_0_100M_0/QCS_4_Top_rst_clk_wiz_0_100M_0.xdc] for cell 'QCS_4_Top_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_rst_clk_wiz_0_100M_0/QCS_4_Top_rst_clk_wiz_0_100M_0.xdc] for cell 'QCS_4_Top_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_axi_uartlite_0_0/QCS_4_Top_axi_uartlite_0_0_board.xdc] for cell 'QCS_4_Top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_axi_uartlite_0_0/QCS_4_Top_axi_uartlite_0_0_board.xdc] for cell 'QCS_4_Top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_axi_uartlite_0_0/QCS_4_Top_axi_uartlite_0_0.xdc] for cell 'QCS_4_Top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_axi_uartlite_0_0/QCS_4_Top_axi_uartlite_0_0.xdc] for cell 'QCS_4_Top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/a7-35t.xdc]
Finished Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/a7-35t.xdc]
Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_0'. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_1'. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_2'. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_3'. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_0'. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc]
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_axi_intc_0/QCS_4_Top_microblaze_0_axi_intc_0_clocks.xdc] for cell 'QCS_4_Top_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_axi_intc_0/QCS_4_Top_microblaze_0_axi_intc_0_clocks.xdc] for cell 'QCS_4_Top_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_mdm_1_0/QCS_4_Top_mdm_1_0.xdc] for cell 'QCS_4_Top_i/mdm_1/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_mdm_1_0/QCS_4_Top_mdm_1_0.xdc] for cell 'QCS_4_Top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'QCS_4_Top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/duncan/QCS/QCS.gen/sources_1/bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3464.160 ; gain = 0.000 ; free physical = 6418 ; free virtual = 13409
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

39 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3464.160 ; gain = 1126.676 ; free physical = 6418 ; free virtual = 13409
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3464.160 ; gain = 0.000 ; free physical = 6470 ; free virtual = 13462

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bbedb1e4

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3464.160 ; gain = 0.000 ; free physical = 6472 ; free virtual = 13464

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 78 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: be59f139

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6372 ; free virtual = 13365
INFO: [Opt 31-389] Phase Retarget created 170 cells and removed 256 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1003735b7

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6372 ; free virtual = 13365
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: ad58e000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13374
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 592 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-194] Inserted BUFG QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst to drive 34 load(s) on clock net QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG
INFO: [Opt 31-194] Inserted BUFG QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst to drive 34 load(s) on clock net QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG
INFO: [Opt 31-194] Inserted BUFG QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst to drive 34 load(s) on clock net QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG
INFO: [Opt 31-194] Inserted BUFG QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst to drive 34 load(s) on clock net QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG
INFO: [Opt 31-193] Inserted 5 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13a70e1a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6381 ; free virtual = 13374
INFO: [Opt 31-662] Phase BUFG optimization created 5 cells of which 5 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 209c8b53d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13374
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ee43ff47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13374
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             170  |             256  |                                              3  |
|  Constant propagation         |               3  |              20  |                                              1  |
|  Sweep                        |               0  |             592  |                                              1  |
|  BUFG optimization            |               5  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13374
Ending Logic Optimization Task | Checksum: 193463c00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3561.793 ; gain = 0.000 ; free physical = 6382 ; free virtual = 13374

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 193463c00

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6475 ; free virtual = 13473
Ending Power Optimization Task | Checksum: 193463c00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3815.699 ; gain = 253.906 ; free physical = 6475 ; free virtual = 13474

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 193463c00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6475 ; free virtual = 13474

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6475 ; free virtual = 13474
Ending Netlist Obfuscation Task | Checksum: 193463c00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6475 ; free virtual = 13474
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3815.699 ; gain = 351.539 ; free physical = 6475 ; free virtual = 13474
INFO: [runtcl-4] Executing : report_drc -file QCS_4_Top_wrapper_drc_opted.rpt -pb QCS_4_Top_wrapper_drc_opted.pb -rpx QCS_4_Top_wrapper_drc_opted.rpx
Command: report_drc -file QCS_4_Top_wrapper_drc_opted.rpt -pb QCS_4_Top_wrapper_drc_opted.pb -rpx QCS_4_Top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6527 ; free virtual = 13528
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6574 ; free virtual = 13578
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 170b67a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6574 ; free virtual = 13578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6574 ; free virtual = 13578

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe3b2fdc

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6582 ; free virtual = 13591

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 190df8e7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6609 ; free virtual = 13620

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 190df8e7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6609 ; free virtual = 13620
Phase 1 Placer Initialization | Checksum: 190df8e7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6609 ; free virtual = 13620

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dfa5751b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6727 ; free virtual = 13739

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d7f4e58d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6754 ; free virtual = 13766

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d7f4e58d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6754 ; free virtual = 13766

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21ff80af7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6795 ; free virtual = 13808

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 107 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 46 nets or LUTs. Breaked 0 LUT, combined 46 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6793 ; free virtual = 13808

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             46  |                    46  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             46  |                    46  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 8c4bce49

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6793 ; free virtual = 13808
Phase 2.4 Global Placement Core | Checksum: a6840deb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6793 ; free virtual = 13808
Phase 2 Global Placement | Checksum: a6840deb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6792 ; free virtual = 13807

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 140c449b6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6791 ; free virtual = 13807

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d5f5900a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6791 ; free virtual = 13807

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15aea085a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6791 ; free virtual = 13807

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 127628181

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6791 ; free virtual = 13807

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c8bd743d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6789 ; free virtual = 13805

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16ceecfcd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6789 ; free virtual = 13805

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8cf181cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6789 ; free virtual = 13805
Phase 3 Detail Placement | Checksum: 8cf181cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6787 ; free virtual = 13803

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179baed3f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.863 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c7c2aab0

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
INFO: [Place 46-33] Processed net QCS_4_Top_i/QCS_4_AXI_0/inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: c7c2aab0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
Phase 4.1.1.1 BUFG Insertion | Checksum: 179baed3f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.863. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: fc1e89a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
Phase 4.1 Post Commit Optimization | Checksum: fc1e89a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fc1e89a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fc1e89a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
Phase 4.3 Placer Reporting | Checksum: fc1e89a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cb3cb8d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
Ending Placer Task | Checksum: 74511868

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6786 ; free virtual = 13803
INFO: [runtcl-4] Executing : report_io -file QCS_4_Top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6751 ; free virtual = 13767
INFO: [runtcl-4] Executing : report_utilization -file QCS_4_Top_wrapper_utilization_placed.rpt -pb QCS_4_Top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file QCS_4_Top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6707 ; free virtual = 13724
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6681 ; free virtual = 13707
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6696 ; free virtual = 13717
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6698 ; free virtual = 13728
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 65af8fce ConstDB: 0 ShapeSum: ea1889a RouteDB: 0
Post Restoration Checksum: NetGraph: 25714e74 | NumContArr: f55294d4 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 133ce38f5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6656 ; free virtual = 13683

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 133ce38f5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6656 ; free virtual = 13683

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 133ce38f5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6656 ; free virtual = 13683

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bd059779

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6644 ; free virtual = 13672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.872  | TNS=0.000  | WHS=-1.887 | THS=-408.042|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.015706 %
  Global Horizontal Routing Utilization  = 0.0152264 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5137
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5117
  Number of Partially Routed Nets     = 20
  Number of Node Overlaps             = 82

Phase 2 Router Initialization | Checksum: 27467f7a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6641 ; free virtual = 13668

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27467f7a3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3815.699 ; gain = 0.000 ; free physical = 6641 ; free virtual = 13668
Phase 3 Initial Routing | Checksum: c614fb0f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6450 ; free virtual = 13478
INFO: [Route 35-580] Design has 133 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+================================+================================+==============================================================================+
| Launch Setup Clock             | Launch Hold Clock              | Pin                                                                          |
+================================+================================+==============================================================================+
| clk_out2_QCS_4_Top_clk_wiz_0_0 | clk_out2_QCS_4_Top_clk_wiz_0_0 | QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[9]/D  |
| clk_out2_QCS_4_Top_clk_wiz_0_0 | clk_out2_QCS_4_Top_clk_wiz_0_0 | QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[29]/D |
| clk_out2_QCS_4_Top_clk_wiz_0_0 | clk_out2_QCS_4_Top_clk_wiz_0_0 | QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[16]/D |
| clk_out2_QCS_4_Top_clk_wiz_0_0 | clk_out2_QCS_4_Top_clk_wiz_0_0 | QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[12]/D |
| clk_out2_QCS_4_Top_clk_wiz_0_0 | clk_out2_QCS_4_Top_clk_wiz_0_0 | QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[11]/D |
+--------------------------------+--------------------------------+------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 538
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.663 | TNS=-137.221| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11fc6c5a5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.779 | TNS=-137.688| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 191f8cc3c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481
Phase 4 Rip-up And Reroute | Checksum: 191f8cc3c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 124c96fec

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.663 | TNS=-137.221| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 124c96fec

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 124c96fec

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481
Phase 5 Delay and Skew Optimization | Checksum: 124c96fec

Time (s): cpu = 00:01:23 ; elapsed = 00:00:49 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18c3156f1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:50 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6453 ; free virtual = 13481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.663 | TNS=-137.221| WHS=-0.194 | THS=-2.278 |

Phase 6.1 Hold Fix Iter | Checksum: 1e1ef62e1

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481
WARNING: [Route 35-468] The router encountered 90 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/state[0]_i_1/I0
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_1/I3
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/I0
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/state[1]_i_1/I0
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_1/I1
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[10]_i_1/I1
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[11]_i_1/I1
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[12]_i_1/I1
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[13]_i_1/I1
	QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[14]_i_1/I1
	.. and 80 more pins.

Phase 6 Post Hold Fix | Checksum: 14ee9976a

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.24771 %
  Global Horizontal Routing Utilization  = 2.65057 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17cc1a715

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17cc1a715

Time (s): cpu = 00:01:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 185f5d509

Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a25c3839

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.154 | TNS=-163.448| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a25c3839

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 263e3d87

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:53 . Memory (MB): peak = 3947.719 ; gain = 132.020 ; free physical = 6452 ; free virtual = 13481
INFO: [runtcl-4] Executing : report_drc -file QCS_4_Top_wrapper_drc_routed.rpt -pb QCS_4_Top_wrapper_drc_routed.pb -rpx QCS_4_Top_wrapper_drc_routed.rpx
Command: report_drc -file QCS_4_Top_wrapper_drc_routed.rpt -pb QCS_4_Top_wrapper_drc_routed.pb -rpx QCS_4_Top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file QCS_4_Top_wrapper_methodology_drc_routed.rpt -pb QCS_4_Top_wrapper_methodology_drc_routed.pb -rpx QCS_4_Top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file QCS_4_Top_wrapper_methodology_drc_routed.rpt -pb QCS_4_Top_wrapper_methodology_drc_routed.pb -rpx QCS_4_Top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file QCS_4_Top_wrapper_power_routed.rpt -pb QCS_4_Top_wrapper_power_summary_routed.pb -rpx QCS_4_Top_wrapper_power_routed.rpx
Command: report_power -file QCS_4_Top_wrapper_power_routed.rpt -pb QCS_4_Top_wrapper_power_summary_routed.pb -rpx QCS_4_Top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file QCS_4_Top_wrapper_route_status.rpt -pb QCS_4_Top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file QCS_4_Top_wrapper_timing_summary_routed.rpt -pb QCS_4_Top_wrapper_timing_summary_routed.pb -rpx QCS_4_Top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file QCS_4_Top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file QCS_4_Top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file QCS_4_Top_wrapper_bus_skew_routed.rpt -pb QCS_4_Top_wrapper_bus_skew_routed.pb -rpx QCS_4_Top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4035.762 ; gain = 0.000 ; free physical = 6362 ; free virtual = 13409
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/QCS_4_Top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 11:19:23 2024...
