Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 18 21:22:45 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file priority_encoder_fpga_timing_summary_routed.rpt -pb priority_encoder_fpga_timing_summary_routed.pb -rpx priority_encoder_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : priority_encoder_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.083        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.083        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.247ns (45.722%)  route 2.668ns (54.278%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.615    CLK/count20_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.729 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.729    CLK/count20_carry__5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.063 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.063    CLK/p_0_in[30]
    SLICE_X5Y21          FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    CLK/CLK
    SLICE_X5Y21          FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.062    15.146    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.152ns (44.652%)  route 2.668ns (55.348%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.615    CLK/count20_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.729 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.729    CLK/count20_carry__5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.968 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.968    CLK/p_0_in[31]
    SLICE_X5Y21          FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    CLK/CLK
    SLICE_X5Y21          FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.062    15.146    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 2.136ns (44.467%)  route 2.668ns (55.533%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.615    CLK/count20_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.729 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.729    CLK/count20_carry__5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.952 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.952    CLK/p_0_in[29]
    SLICE_X5Y21          FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    CLK/CLK
    SLICE_X5Y21          FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.062    15.146    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 2.133ns (44.433%)  route 2.668ns (55.567%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.615    CLK/count20_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.949 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.949    CLK/p_0_in[26]
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    CLK/CLK
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.062    15.147    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 2.112ns (44.188%)  route 2.668ns (55.811%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.615    CLK/count20_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.928 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.928    CLK/p_0_in[28]
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    CLK/CLK
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.062    15.147    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 2.038ns (43.311%)  route 2.668ns (56.689%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.615    CLK/count20_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.854 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.854    CLK/p_0_in[27]
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    CLK/CLK
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.062    15.147    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 2.022ns (43.117%)  route 2.668ns (56.883%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.615    CLK/count20_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.838 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.838    CLK/p_0_in[25]
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    CLK/CLK
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.062    15.147    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.019ns (43.081%)  route 2.668ns (56.919%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.835 r  CLK/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.835    CLK/p_0_in[22]
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    CLK/CLK
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[22]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.062    15.147    CLK/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.998ns (42.825%)  route 2.668ns (57.175%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.814 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.814    CLK/p_0_in[24]
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    CLK/CLK
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.062    15.147    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.924ns (41.903%)  route 2.668ns (58.097%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.440    CLK/count2[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.781     7.345    CLK/count20_carry_i_7_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.051     8.520    CLK/count20_carry_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.644    CLK/count2_0[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.045 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    CLK/count20_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.273    CLK/count20_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.387    CLK/count20_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.501    CLK/count20_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.740 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.740    CLK/p_0_in[23]
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    CLK/CLK
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.062    15.147    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    CLK/CLK
    SLICE_X5Y18          FDRE                                         r  CLK/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.727    CLK/count2[20]
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  CLK/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.835    CLK/p_0_in[20]
    SLICE_X5Y18          FDRE                                         r  CLK/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    CLK/CLK
    SLICE_X5Y18          FDRE                                         r  CLK/count2_reg[20]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.105     1.574    CLK/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    CLK/CLK
    SLICE_X4Y15          FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.185     1.798    CLK/count2[0]
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.042     1.840 r  CLK/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    CLK/p_0_in[0]
    SLICE_X4Y15          FDRE                                         r  CLK/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    CLK/CLK
    SLICE_X4Y15          FDRE                                         r  CLK/count2_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    CLK/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    CLK/CLK
    SLICE_X5Y17          FDRE                                         r  CLK/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CLK/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.731    CLK/count2[16]
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CLK/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.839    CLK/p_0_in[16]
    SLICE_X5Y17          FDRE                                         r  CLK/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    CLK/CLK
    SLICE_X5Y17          FDRE                                         r  CLK/count2_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    CLK/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CLK/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.732    CLK/count2[12]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  CLK/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    CLK/p_0_in[12]
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    CLK/CLK
    SLICE_X5Y16          FDRE                                         r  CLK/count2_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.105     1.576    CLK/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK/CLK
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.729    CLK/count2[24]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.837    CLK/p_0_in[24]
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    CLK/CLK
    SLICE_X5Y19          FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    CLK/CLK
    SLICE_X5Y18          FDRE                                         r  CLK/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK/count2_reg[17]/Q
                         net (fo=2, routed)           0.114     1.724    CLK/count2[17]
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  CLK/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.839    CLK/p_0_in[17]
    SLICE_X5Y18          FDRE                                         r  CLK/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    CLK/CLK
    SLICE_X5Y18          FDRE                                         r  CLK/count2_reg[17]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.105     1.574    CLK/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    CLK/CLK
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  CLK/count2_reg[28]/Q
                         net (fo=2, routed)           0.123     1.731    CLK/count2[28]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.839    CLK/p_0_in[28]
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    CLK/CLK
    SLICE_X5Y20          FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105     1.572    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    CLK/CLK
    SLICE_X5Y15          FDRE                                         r  CLK/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLK/count2_reg[5]/Q
                         net (fo=2, routed)           0.116     1.729    CLK/count2[5]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  CLK/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.844    CLK/p_0_in[5]
    SLICE_X5Y15          FDRE                                         r  CLK/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    CLK/CLK
    SLICE_X5Y15          FDRE                                         r  CLK/count2_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    CLK/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    CLK/CLK
    SLICE_X5Y17          FDRE                                         r  CLK/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CLK/count2_reg[15]/Q
                         net (fo=2, routed)           0.121     1.732    CLK/count2[15]
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  CLK/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.843    CLK/p_0_in[15]
    SLICE_X5Y17          FDRE                                         r  CLK/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    CLK/CLK
    SLICE_X5Y17          FDRE                                         r  CLK/count2_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    CLK/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    CLK/CLK
    SLICE_X5Y15          FDRE                                         r  CLK/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLK/count2_reg[7]/Q
                         net (fo=2, routed)           0.121     1.734    CLK/count2[7]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  CLK/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    CLK/p_0_in[7]
    SLICE_X5Y15          FDRE                                         r  CLK/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    CLK/CLK
    SLICE_X5Y15          FDRE                                         r  CLK/count2_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    CLK/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    CLK/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    CLK/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    CLK/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    CLK/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    CLK/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    CLK/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    CLK/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    CLK/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    CLK/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    CLK/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    CLK/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    CLK/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    CLK/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    CLK/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    CLK/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    CLK/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    CLK/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    CLK/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    CLK/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    CLK/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    CLK/count2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    CLK/count2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    CLK/count2_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    CLK/count2_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    CLK/count2_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    CLK/clk_5KHz_reg/C



