# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -O3 --cc /home/foisal/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/foisal/Litex/build/sim/gateware/sim.v --top-module sim --exe -DPRINTF_COND=0 sim_init.cpp /home/foisal/Litex/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o --top-module sim -CFLAGS -ggdb -Wall -O3   -I/home/foisal/Litex/litex/litex/build/sim/core -LDFLAGS -lpthread -Wl,--no-as-needed -ljson-c -lz -lm -lstdc++ -Wl,--no-as-needed -ldl -levent --trace --unroll-count 256 --output-split 5000 --output-split-cfuncs 500 --output-split-ctrace 500 -Wno-BLKANDNBLK -Wno-WIDTH --relative-includes"
S    327428   334442  1666174721   745333657  1666174721   745333657 "/home/foisal/Litex/build/sim/gateware/sim.v"
S    325041   312304  1665568677   191603019  1665568677   191603019 "/home/foisal/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v"
S   7484256   306572  1665411661   474403513  1581264640           0 "/usr/bin/verilator_bin"
T      8027   334505  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim.cpp"
T      6762   334504  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim.h"
T      2191   334523  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim.mk"
T    150603   334516  1666174722   815333675  1666174722   815333675 "obj_dir/Vsim_VexRiscv.cpp"
T     40810   334515  1666174722   815333675  1666174722   815333675 "obj_dir/Vsim_VexRiscv.h"
T    163158   334518  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim_VexRiscv__1.cpp"
T    119068   334521  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim_VexRiscv__1__Slow.cpp"
T     36656   334519  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim_VexRiscv__2.cpp"
T    157113   334520  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim_VexRiscv__Slow.cpp"
T       669   334499  1666174722   785333674  1666174722   785333674 "obj_dir/Vsim__Dpi.cpp"
T       437   334498  1666174722   785333674  1666174722   785333674 "obj_dir/Vsim__Dpi.h"
T      4837   334506  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim__Slow.cpp"
T      3267   334491  1666174722   785333674  1666174722   785333674 "obj_dir/Vsim__Syms.cpp"
T      1217   334497  1666174722   785333674  1666174722   785333674 "obj_dir/Vsim__Syms.h"
T    191151   334502  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim__Trace.cpp"
T     19889   334503  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim__Trace__1.cpp"
T    132419   334501  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim__Trace__1__Slow.cpp"
T    305064   334500  1666174722   785333674  1666174722   785333674 "obj_dir/Vsim__Trace__Slow.cpp"
T       869   334524  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim__ver.d"
T         0        0  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim__verFiles.dat"
T      1599   334522  1666174722   825333675  1666174722   825333675 "obj_dir/Vsim_classes.mk"
T    116773   334508  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim_sim.cpp"
T     62297   334507  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim_sim.h"
T    129319   334509  1666174722   795333674  1666174722   795333674 "obj_dir/Vsim_sim__1.cpp"
T    141912   334513  1666174722   805333675  1666174722   805333675 "obj_dir/Vsim_sim__1__Slow.cpp"
T    148702   334510  1666174722   805333675  1666174722   805333675 "obj_dir/Vsim_sim__2.cpp"
T    659143   334514  1666174722   815333675  1666174722   815333675 "obj_dir/Vsim_sim__2__Slow.cpp"
T      3776   334511  1666174722   805333675  1666174722   805333675 "obj_dir/Vsim_sim__3.cpp"
T    110910   334512  1666174722   805333675  1666174722   805333675 "obj_dir/Vsim_sim__Slow.cpp"
