#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00A35518 .scope module, "SHIFTLEFT2" "SHIFTLEFT2" 2 151;
 .timescale -9 -12;
v00A23208_0 .net *"_s1", 29 0, L_00A7DBF8; 1 drivers
v00A23260_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v00A23520_0 .net "in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00A70030_0 .net "out", 31 0, L_00A7D990; 1 drivers
L_00A7DBF8 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 30;
L_00A7D990 .concat [ 2 30 0 0], C4<00>, L_00A7DBF8;
S_00A34B88 .scope module, "tb_branch_jump_forward_stress" "tb_branch_jump_forward_stress" 3 3;
 .timescale -9 -12;
L_00A83570 .functor BUFZ 32, v00A7B490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00A831F0 .functor BUFZ 32, v00A7AC70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00A7D2B0_0 .var "clk", 0 0;
v00A7D308_0 .var/i "cycle", 31 0;
v00A7D3B8_0 .var/i "errors", 31 0;
v00A7C9C0_0 .net "id_inst", 31 0, L_00A831F0; 1 drivers
v00A7C968_0 .var "inst_mnemonic", 48 1;
v00A7C910_0 .net "pc_current", 31 0, L_00A83570; 1 drivers
v00A7CC80_0 .var "reset", 0 0;
v00A7CA18_0 .var/i "s0_val", 31 0;
v00A7CA70_0 .var/i "s1_val", 31 0;
v00A7CCD8_0 .var/i "s2_val", 31 0;
v00A7CD30_0 .var/i "s7_val", 31 0;
v00A7D410_0 .var/i "t0_val", 31 0;
v00A7D6D0_0 .var/i "t1_val", 31 0;
v00A7D4C0_0 .var/i "t2_val", 31 0;
E_00A39A70 .event edge, v00A7C9C0_0;
S_00A36618 .scope task, "write_imem" "write_imem" 3 41, 3 41, S_00A34B88;
 .timescale -9 -12;
v00A7D200_0 .var/i "addr", 31 0;
v00A7D150_0 .var "val", 31 0;
TD_tb_branch_jump_forward_stress.write_imem ;
    %load/v 8, v00A7D150_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v00A7D200_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v00A7B120, 8, 8;
t_0 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v00A7D150_0, 8;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 8;
T_0.1 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v00A7D200_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v00A7B120, 8, 8;
t_1 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 8, v00A7D150_0, 8;
    %jmp T_0.3;
T_0.2 ;
    %mov 8, 2, 8;
T_0.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v00A7D200_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00A7B120, 8, 8;
t_2 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v00A7D150_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v00A7D200_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v00A7B120, 8, 8;
t_3 ;
    %end;
S_00A34C10 .scope module, "dut" "TOP_MODULE" 3 16, 4 1, S_00A34B88;
 .timescale -9 -12;
L_00A31720 .functor AND 1, v00A75420_0, L_00A81A38, C4<1>, C4<1>;
L_00A31678 .functor OR 1, v00A755D8_0, L_00A31720, C4<0>, C4<0>;
v00A7B540_0 .net "clk", 0 0, v00A7D2B0_0; 1 drivers
v00A7B598_0 .net "reset", 0 0, v00A7CC80_0; 1 drivers
v00A7B280_0 .net "w_alu_op_cu", 2 0, v00A75790_0; 1 drivers
v00A7AE60_0 .net "w_alu_op_ex", 2 0, v00A73620_0; 1 drivers
v00A7B5F0_0 .net "w_alu_op_hz", 2 0, L_00A821C8; 1 drivers
v00A7AEB8_0 .net "w_alu_result", 31 0, v00A70F30_0; 1 drivers
v00A7B858_0 .net "w_alu_result_mem", 31 0, v00A70C38_0; 1 drivers
v00A7AE08_0 .net "w_alu_result_wb", 31 0, v00A70660_0; 1 drivers
v00A7B018_0 .net "w_alu_src_cu", 0 0, v00A752C0_0; 1 drivers
v00A7BBC8_0 .net "w_alu_src_ex", 0 0, v00A73780_0; 1 drivers
v00A7BD80_0 .net "w_alu_src_hz", 0 0, L_00A81C48; 1 drivers
v00A7B9B8_0 .net "w_branch_cu", 0 0, v00A75420_0; 1 drivers
v00A7BCD0_0 .net "w_branch_taken", 0 0, L_00A31720; 1 drivers
v00A7BB70_0 .net "w_equal", 0 0, L_00A81A38; 1 drivers
v00A7B908_0 .net "w_flush", 0 0, L_00A80C10; 1 drivers
v00A7BA10_0 .net "w_forwardA", 1 0, v00A73518_0; 1 drivers
v00A7BA68_0 .net "w_forwardB", 1 0, v00A735C8_0; 1 drivers
v00A7B960_0 .net "w_forwardC", 1 0, v00A72F40_0; 1 drivers
v00A7BC20_0 .net "w_forwardD", 1 0, v00A734C0_0; 1 drivers
v00A7BC78_0 .net "w_ifid_stall", 0 0, v00A74788_0; 1 drivers
v00A7BAC0_0 .net "w_imm16", 15 0, L_00A7DA40; 1 drivers
v00A7BD28_0 .net "w_imm32", 31 0, L_00A81DA8; 1 drivers
v00A7BB18_0 .net "w_imm32_ex", 31 0, v00A73200_0; 1 drivers
v00A7BFC8_0 .net "w_instr_id", 31 0, v00A7AC70_0; 1 drivers
v00A7C1D8_0 .net "w_instr_if", 31 0, L_00A7DD00; 1 drivers
v00A7C808_0 .net "w_jump_cu", 0 0, v00A755D8_0; 1 drivers
v00A7C2E0_0 .net "w_mem_read_cu", 0 0, v00A75840_0; 1 drivers
v00A7BE10_0 .net "w_mem_read_data", 31 0, L_00A82C18; 1 drivers
v00A7C548_0 .net "w_mem_read_ex", 0 0, v00A73888_0; 1 drivers
v00A7C6A8_0 .net "w_mem_read_hz", 0 0, L_00A82220; 1 drivers
v00A7C078_0 .net "w_mem_read_mem", 0 0, v00A71CF0_0; 1 drivers
v00A7C338_0 .net "w_mem_to_reg_cu", 0 0, v00A75898_0; 1 drivers
v00A7C180_0 .net "w_mem_to_reg_ex", 0 0, v00A72EE8_0; 1 drivers
v00A7C288_0 .net "w_mem_to_reg_hz", 0 0, L_00A81E00; 1 drivers
v00A7C390_0 .net "w_mem_to_reg_mem", 0 0, v00A71980_0; 1 drivers
v00A7C5A0_0 .net "w_mem_to_reg_wb", 0 0, v00A6FF28_0; 1 drivers
v00A7BE68_0 .net "w_mem_write_cu", 0 0, v00A75B00_0; 1 drivers
v00A7C8B8_0 .net "w_mem_write_ex", 0 0, v00A73B48_0; 1 drivers
v00A7C3E8_0 .net "w_mem_write_hz", 0 0, L_00A81F08; 1 drivers
v00A7C860_0 .net "w_mem_write_mem", 0 0, v00A71BE8_0; 1 drivers
v00A7C5F8_0 .net "w_mux_control_hazard", 0 0, v00A74C58_0; 1 drivers
v00A7C230_0 .net "w_opcode", 5 0, L_00A7D938; 1 drivers
v00A7C128_0 .net "w_pc_cur", 31 0, v00A7B490_0; 1 drivers
v00A7BEC0_0 .net "w_pc_decode", 31 0, L_00A820C0; 1 drivers
v00A7C650_0 .net "w_pc_in", 31 0, L_00A7D780; 1 drivers
v00A7C020_0 .net "w_pc_next_id", 31 0, v00A7AD78_0; 1 drivers
v00A7BF70_0 .net "w_pc_next_if", 31 0, v00A7B648_0; 1 drivers
v00A7C0D0_0 .net "w_pc_src", 0 0, L_00A31678; 1 drivers
v00A7BF18_0 .net "w_pc_stall", 0 0, v00A74D60_0; 1 drivers
v00A7C440_0 .net "w_rd", 4 0, L_00A7D468; 1 drivers
v00A7C700_0 .net "w_rd1", 31 0, L_00A7D830; 1 drivers
v00A7C498_0 .net "w_rd1_ex", 31 0, v00A73D58_0; 1 drivers
v00A7C4F0_0 .net "w_rd2", 31 0, L_00A81930; 1 drivers
v00A7C758_0 .net "w_rd2_ex", 31 0, v00A73D00_0; 1 drivers
v00A7C7B0_0 .net "w_rd_ex", 4 0, v00A738E0_0; 1 drivers
v00A7CD88_0 .net "w_read_data_wb", 31 0, v00A707C0_0; 1 drivers
v00A7CDE0_0 .net "w_reg_dst_cu", 0 0, v00A75C60_0; 1 drivers
v00A7CF98_0 .net "w_reg_dst_ex", 0 0, v00A73BA0_0; 1 drivers
v00A7CFF0_0 .net "w_reg_dst_hz", 0 0, L_00A82170; 1 drivers
v00A7D258_0 .net "w_reg_write_cu", 0 0, v00A75CB8_0; 1 drivers
v00A7D1A8_0 .net "w_reg_write_ex", 0 0, v00A73AF0_0; 1 drivers
v00A7CE90_0 .net "w_reg_write_hz", 0 0, L_00A82278; 1 drivers
v00A7CAC8_0 .net "w_reg_write_mem", 0 0, v00A71928_0; 1 drivers
v00A7CE38_0 .net "w_reg_write_wb", 0 0, v00A70500_0; 1 drivers
v00A7CEE8_0 .net "w_rs", 4 0, L_00A7D9E8; 1 drivers
v00A7CF40_0 .net "w_rs_ex", 4 0, v00A70E80_0; 1 drivers
v00A7CB20_0 .net "w_rt", 4 0, L_00A7DAF0; 1 drivers
v00A7D0A0_0 .net "w_rt_ex", 4 0, v00A73FF8_0; 1 drivers
v00A7CB78_0 .net "w_wb_write_data", 31 0, L_00A82A60; 1 drivers
v00A7CBD0_0 .net "w_write_data_ex", 31 0, L_00A83298; 1 drivers
v00A7D048_0 .net "w_write_data_mem", 31 0, v00A71C98_0; 1 drivers
v00A7D360_0 .net "w_write_reg_ex", 4 0, L_00A82CC8; 1 drivers
v00A7D0F8_0 .net "w_write_reg_mem", 4 0, v00A71A88_0; 1 drivers
v00A7CC28_0 .net "w_write_reg_wb", 4 0, v00A6FDC8_0; 1 drivers
L_00A7D938 .part v00A7AC70_0, 26, 6;
L_00A7D9E8 .part v00A7AC70_0, 21, 5;
L_00A7DAF0 .part v00A7AC70_0, 16, 5;
L_00A7D468 .part v00A7AC70_0, 11, 5;
L_00A7DA40 .part v00A7AC70_0, 0, 16;
S_00A35EA8 .scope module, "mux_pc_unit" "MUX_PC" 4 122, 5 1, S_00A34C10;
 .timescale -9 -12;
v00A7B8B0_0 .alias "pc", 31 0, v00A7C650_0;
v00A7B1D0_0 .alias "pc_decode", 31 0, v00A7BEC0_0;
v00A7B800_0 .alias "pc_next", 31 0, v00A7BF70_0;
v00A7B228_0 .alias "pc_src", 0 0, v00A7C0D0_0;
L_00A7D780 .functor MUXZ 32, v00A7B648_0, L_00A820C0, L_00A31678, C4<>;
S_00A35D98 .scope module, "pc_unit" "PC" 4 132, 5 11, S_00A34C10;
 .timescale -9 -12;
v00A7B490_0 .var "PC_pc", 31 0;
v00A7B4E8_0 .alias "clk", 0 0, v00A7B540_0;
v00A7B6F8_0 .alias "pc", 31 0, v00A7C650_0;
v00A7AFC0_0 .alias "reset", 0 0, v00A7B598_0;
v00A7B7A8_0 .alias "stall", 0 0, v00A7BF18_0;
S_00A36508 .scope module, "pc_add_4" "PC_Add_4" 4 143, 5 51, S_00A34C10;
 .timescale -9 -12;
v00A7B3E0_0 .alias "PC_pc", 31 0, v00A7C128_0;
v00A7B648_0 .var "pc_next", 31 0;
E_00A3A190 .event edge, v00A7A9B0_0;
S_00A35D10 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 4 151, 5 33, S_00A34C10;
 .timescale -9 -12;
P_00A3A134 .param/l "MEM_SIZE" 5 38, +C4<010000000000>;
v00A7A9B0_0 .alias "PC_pc", 31 0, v00A7C128_0;
v00A7AB68_0 .net *"_s0", 7 0, L_00A7D570; 1 drivers
v00A7A958_0 .net *"_s10", 7 0, L_00A7DC50; 1 drivers
v00A7ABC0_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v00A7AA60_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00A7AC18_0 .net *"_s17", 31 0, L_00A7D620; 1 drivers
v00A7ACC8_0 .net *"_s18", 31 0, L_00A7D5C8; 1 drivers
v00A7A900_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v00A7B330_0 .net *"_s20", 7 0, L_00A7DBA0; 1 drivers
v00A7AF10_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v00A7B438_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v00A7B178_0 .net *"_s27", 31 0, L_00A7DCA8; 1 drivers
v00A7B750_0 .net *"_s28", 31 0, L_00A7DA98; 1 drivers
v00A7B070_0 .net *"_s30", 7 0, L_00A7DB48; 1 drivers
v00A7B2D8_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00A7B388_0 .net *"_s7", 31 0, L_00A7D728; 1 drivers
v00A7B0C8_0 .net *"_s8", 31 0, L_00A7DD58; 1 drivers
v00A7AF68_0 .alias "instruction", 31 0, v00A7C1D8_0;
v00A7B120 .array "memory", 1023 0, 7 0;
L_00A7D570 .array/port v00A7B120, L_00A7DD58;
L_00A7D728 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_00A7DD58 .arith/sum 32, v00A7B490_0, L_00A7D728;
L_00A7DC50 .array/port v00A7B120, L_00A7D5C8;
L_00A7D620 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_00A7D5C8 .arith/sum 32, v00A7B490_0, L_00A7D620;
L_00A7DBA0 .array/port v00A7B120, L_00A7DA98;
L_00A7DCA8 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_00A7DA98 .arith/sum 32, v00A7B490_0, L_00A7DCA8;
L_00A7DB48 .array/port v00A7B120, v00A7B490_0;
L_00A7DD00 .concat [ 8 8 8 8], L_00A7DB48, L_00A7DBA0, L_00A7DC50, L_00A7D570;
S_00A36150 .scope module, "if_id_reg" "IF_ID_REGISTER" 4 159, 6 13, S_00A34C10;
 .timescale -9 -12;
v00A7A8A8_0 .alias "clk", 0 0, v00A7B540_0;
v00A7A3D8_0 .alias "flush", 0 0, v00A7B908_0;
v00A7AC70_0 .var "instruction", 31 0;
v00A7AB10_0 .alias "instruction_in", 31 0, v00A7C1D8_0;
v00A7AD78_0 .var "pc_next", 31 0;
v00A7AA08_0 .alias "pc_next_in", 31 0, v00A7BF70_0;
v00A7AD20_0 .alias "reset", 0 0, v00A7B598_0;
v00A7AAB8_0 .alias "stall", 0 0, v00A7BC78_0;
S_00A35958 .scope module, "big_register" "BIG_REGISTER" 4 173, 2 67, S_00A34C10;
 .timescale -9 -12;
v00A79E58_0 .alias "EX_MEM_value", 31 0, v00A7B858_0;
v00A7A010_0 .alias "MEM_WB_value", 31 0, v00A7CB78_0;
v00A7A068_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v00A7A278_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v00A7A538_0 .net *"_s14", 0 0, L_00A7D8E0; 1 drivers
v00A7A2D0_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v00A7A640_0 .net *"_s18", 0 0, L_00A81CA0; 1 drivers
v00A79E00_0 .net *"_s2", 0 0, L_00A7D678; 1 drivers
v00A7A430_0 .net *"_s20", 31 0, L_00A819E0; 1 drivers
v00A7A488_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v00A7A850_0 .net *"_s6", 0 0, L_00A7D7D8; 1 drivers
v00A7A0C0_0 .net *"_s8", 31 0, L_00A7D888; 1 drivers
v00A7A328_0 .alias "clk", 0 0, v00A7B540_0;
v00A7A4E0_0 .alias "equal_after_forward", 0 0, v00A7BB70_0;
v00A7A5E8_0 .alias "forwardC", 1 0, v00A7B960_0;
v00A7A118_0 .alias "forwardD", 1 0, v00A7BC20_0;
v00A7A170_0 .alias "id_op_a", 31 0, v00A7C700_0;
v00A7A1C8_0 .alias "id_op_b", 31 0, v00A7C4F0_0;
v00A7A698_0 .alias "reg_write_in", 0 0, v00A7CE38_0;
v00A79F60_0 .alias "reset", 0 0, v00A7B598_0;
v00A79FB8_0 .net "rf_equal", 0 0, L_00A7D518; 1 drivers
v00A7A380_0 .net "rf_rd1", 31 0, v00A759F8_0; 1 drivers
v00A7A6F0_0 .net "rf_rd2", 31 0, v00A75948_0; 1 drivers
v00A79EB0_0 .alias "rs_addr", 4 0, v00A7CEE8_0;
v00A7A748_0 .alias "rt_addr", 4 0, v00A7CB20_0;
v00A79F08_0 .alias "write_addr", 4 0, v00A7CC28_0;
v00A7A7A0_0 .alias "write_data", 31 0, v00A7CB78_0;
L_00A7D678 .cmp/eq 2, v00A72F40_0, C4<10>;
L_00A7D7D8 .cmp/eq 2, v00A72F40_0, C4<01>;
L_00A7D888 .functor MUXZ 32, v00A759F8_0, L_00A82A60, L_00A7D7D8, C4<>;
L_00A7D830 .functor MUXZ 32, L_00A7D888, v00A70C38_0, L_00A7D678, C4<>;
L_00A7D8E0 .cmp/eq 2, v00A734C0_0, C4<10>;
L_00A81CA0 .cmp/eq 2, v00A734C0_0, C4<01>;
L_00A819E0 .functor MUXZ 32, v00A75948_0, L_00A82A60, L_00A81CA0, C4<>;
L_00A81930 .functor MUXZ 32, L_00A819E0, v00A70C38_0, L_00A7D8E0, C4<>;
L_00A81A38 .cmp/eq 32, L_00A7D830, L_00A81930;
S_00A36480 .scope module, "u_rf" "REGISTER_FILE" 2 101, 2 9, S_00A35958;
 .timescale -9 -12;
v00A75D10_0 .alias "clk", 0 0, v00A7B540_0;
v00A75B58_0 .alias "equal", 0 0, v00A79FB8_0;
v00A75BB0_0 .var/i "i", 31 0;
v00A759F8_0 .var "read_data_1", 31 0;
v00A75948_0 .var "read_data_2", 31 0;
v00A75D68_0 .alias "reg_write_in", 0 0, v00A7CE38_0;
v00A75C08 .array "regs", 31 0, 31 0;
v00A75A50_0 .alias "reset", 0 0, v00A7B598_0;
v00A75AA8_0 .alias "rs_addr", 4 0, v00A7CEE8_0;
v00A7A7F8_0 .alias "rt_addr", 4 0, v00A7CB20_0;
v00A7A590_0 .alias "write_addr", 4 0, v00A7CC28_0;
v00A7A220_0 .alias "write_data", 31 0, v00A7CB78_0;
E_00A3A090 .event posedge, v00A70870_0;
L_00A7D518 .cmp/eq 32, v00A759F8_0, v00A75948_0;
S_00A358D0 .scope module, "control_unit" "CONTROL_UNIT" 4 202, 7 1, S_00A34C10;
 .timescale -9 -12;
P_009CE59C .param/l "R_Type" 7 8, C4<000000>;
P_009CE5B0 .param/l "addi" 7 11, C4<001000>;
P_009CE5C4 .param/l "andi" 7 12, C4<001100>;
P_009CE5D8 .param/l "beq" 7 10, C4<000100>;
P_009CE5EC .param/l "j" 7 9, C4<000010>;
P_009CE600 .param/l "lw" 7 15, C4<100011>;
P_009CE614 .param/l "ori" 7 13, C4<001101>;
P_009CE628 .param/l "sw" 7 16, C4<101011>;
P_009CE63C .param/l "xori" 7 14, C4<001110>;
v00A75790_0 .var "alu_op", 2 0;
v00A752C0_0 .var "alu_src", 0 0;
v00A75420_0 .var "branch", 0 0;
v00A755D8_0 .var "jump", 0 0;
v00A75840_0 .var "mem_read", 0 0;
v00A75898_0 .var "mem_to_reg", 0 0;
v00A75B00_0 .var "mem_write", 0 0;
v00A758F0_0 .alias "opcode", 5 0, v00A7C230_0;
v00A759A0_0 .var "pc_src", 0 0;
v00A75C60_0 .var "reg_dst", 0 0;
v00A75CB8_0 .var "reg_write", 0 0;
E_00A39CB0 .event edge, v00A758F0_0;
S_00A35848 .scope module, "flush_control" "FLUSHCONTROL" 4 218, 6 1, S_00A34C10;
 .timescale -9 -12;
L_00A80AF8 .functor AND 1, L_00A81A38, v00A75420_0, C4<1>, C4<1>;
L_00A80C10 .functor OR 1, v00A755D8_0, L_00A80AF8, C4<0>, C4<0>;
v00A75160_0 .net *"_s0", 0 0, L_00A80AF8; 1 drivers
v00A757E8_0 .alias "branch_flag", 0 0, v00A7B9B8_0;
v00A751B8_0 .alias "flush", 0 0, v00A7B908_0;
v00A75210_0 .alias "jump", 0 0, v00A7C808_0;
v00A75268_0 .alias "reg_equal_flag", 0 0, v00A7BB70_0;
S_00A35160 .scope module, "top_decode_addr" "TOP_DECODE_ADDR" 4 228, 8 64, S_00A34C10;
 .timescale -9 -12;
v00A75528_0 .alias "branch", 0 0, v00A7B9B8_0;
v00A74EF8_0 .net "branch_addr", 31 0, L_00A81B40; 1 drivers
v00A74E48_0 .alias "instruction", 31 0, v00A7BFC8_0;
v00A75738_0 .alias "jump", 0 0, v00A7C808_0;
v00A75108_0 .net "jump_addr", 31 0, L_00A81A90; 1 drivers
v00A75580_0 .alias "pc_decode", 31 0, v00A7BEC0_0;
v00A750B0_0 .alias "pc_next", 31 0, v00A7C020_0;
L_00A823D8 .part v00A7AC70_0, 0, 16;
L_00A82328 .part v00A7AC70_0, 0, 26;
S_00A356B0 .scope module, "u_branch_addr" "BRANCH_ADDR" 8 78, 8 6, S_00A35160;
 .timescale -9 -12;
v00A74FA8_0 .net *"_s1", 0 0, L_00A82380; 1 drivers
v00A753C8_0 .net *"_s10", 1 0, C4<00>; 1 drivers
v00A75688_0 .net *"_s2", 15 0, L_00A81B98; 1 drivers
v00A74F50_0 .net *"_s6", 31 0, L_00A81AE8; 1 drivers
v00A754D0_0 .net *"_s8", 29 0, L_00A82118; 1 drivers
v00A756E0_0 .net "address", 15 0, L_00A823D8; 1 drivers
v00A75000_0 .alias "branch_addr", 31 0, v00A74EF8_0;
v00A74EA0_0 .alias "pc_next", 31 0, v00A7C020_0;
v00A75370_0 .net "signext_imm", 31 0, L_00A81D50; 1 drivers
L_00A82380 .part L_00A823D8, 15, 1;
LS_00A81B98_0_0 .concat [ 1 1 1 1], L_00A82380, L_00A82380, L_00A82380, L_00A82380;
LS_00A81B98_0_4 .concat [ 1 1 1 1], L_00A82380, L_00A82380, L_00A82380, L_00A82380;
LS_00A81B98_0_8 .concat [ 1 1 1 1], L_00A82380, L_00A82380, L_00A82380, L_00A82380;
LS_00A81B98_0_12 .concat [ 1 1 1 1], L_00A82380, L_00A82380, L_00A82380, L_00A82380;
L_00A81B98 .concat [ 4 4 4 4], LS_00A81B98_0_0, LS_00A81B98_0_4, LS_00A81B98_0_8, LS_00A81B98_0_12;
L_00A81D50 .concat [ 16 16 0 0], L_00A823D8, L_00A81B98;
L_00A82118 .part L_00A81D50, 0, 30;
L_00A81AE8 .concat [ 2 30 0 0], C4<00>, L_00A82118;
L_00A81B40 .arith/sum 32, v00A7AD78_0, L_00A81AE8;
S_00A35628 .scope module, "u_jump_addr" "JUMP_ADDR" 8 85, 8 23, S_00A35160;
 .timescale -9 -12;
v00A75630_0 .net *"_s1", 3 0, L_00A81CF8; 1 drivers
v00A75058_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v00A75318_0 .net "address", 25 0, L_00A82328; 1 drivers
v00A74DF0_0 .alias "jump_addr", 31 0, v00A75108_0;
v00A75478_0 .alias "pc_next", 31 0, v00A7C020_0;
L_00A81CF8 .part v00A7AD78_0, 28, 4;
L_00A81A90 .concat [ 2 26 4 0], C4<00>, L_00A82328, L_00A81CF8;
S_00A351E8 .scope module, "u_mux_pc_decode" "MUX_PC_DECODE" 8 92, 8 38, S_00A35160;
 .timescale -9 -12;
v00A74BA8_0 .net *"_s0", 31 0, L_00A81E58; 1 drivers
v00A74D08_0 .alias "branch", 0 0, v00A7B9B8_0;
v00A74AA0_0 .alias "branch_addr", 31 0, v00A74EF8_0;
v00A74940_0 .alias "jump", 0 0, v00A7C808_0;
v00A74C00_0 .alias "jump_addr", 31 0, v00A75108_0;
v00A74AF8_0 .alias "pc_decode", 31 0, v00A7BEC0_0;
v00A748E8_0 .alias "pc_next", 31 0, v00A7C020_0;
L_00A81E58 .functor MUXZ 32, v00A7AD78_0, L_00A81B40, v00A75420_0, C4<>;
L_00A820C0 .functor MUXZ 32, L_00A81E58, L_00A81A90, v00A755D8_0, C4<>;
S_00A35490 .scope module, "signextend" "SIGNEXTEND" 4 239, 2 141, S_00A34C10;
 .timescale -9 -12;
v00A74B50_0 .net *"_s1", 0 0, L_00A81EB0; 1 drivers
v00A74998_0 .net *"_s2", 15 0, L_00A81BF0; 1 drivers
v00A74A48_0 .alias "in", 15 0, v00A7BAC0_0;
v00A74CB0_0 .alias "out", 31 0, v00A7BD28_0;
L_00A81EB0 .part L_00A7DA40, 15, 1;
LS_00A81BF0_0_0 .concat [ 1 1 1 1], L_00A81EB0, L_00A81EB0, L_00A81EB0, L_00A81EB0;
LS_00A81BF0_0_4 .concat [ 1 1 1 1], L_00A81EB0, L_00A81EB0, L_00A81EB0, L_00A81EB0;
LS_00A81BF0_0_8 .concat [ 1 1 1 1], L_00A81EB0, L_00A81EB0, L_00A81EB0, L_00A81EB0;
LS_00A81BF0_0_12 .concat [ 1 1 1 1], L_00A81EB0, L_00A81EB0, L_00A81EB0, L_00A81EB0;
L_00A81BF0 .concat [ 4 4 4 4], LS_00A81BF0_0_0, LS_00A81BF0_0_4, LS_00A81BF0_0_8, LS_00A81BF0_0_12;
L_00A81DA8 .concat [ 16 16 0 0], L_00A7DA40, L_00A81BF0;
S_00A350D8 .scope module, "data_hazard_detection_unit" "HAZARD_DETECTION_UNIT" 4 247, 9 1, S_00A34C10;
 .timescale -9 -12;
v00A744C8_0 .alias "ID_EX_mem_read", 0 0, v00A7C548_0;
v00A74628_0 .alias "ID_EX_rd", 4 0, v00A7D360_0;
v00A746D8_0 .alias "ID_EX_rt", 4 0, v00A7D0A0_0;
v00A74100_0 .alias "IF_ID_rs", 4 0, v00A7CEE8_0;
v00A74730_0 .alias "IF_ID_rt", 4 0, v00A7CB20_0;
v00A74788_0 .var "IF_ID_stall", 0 0;
v00A74158_0 .alias "branch", 0 0, v00A7B9B8_0;
v00A74C58_0 .var "mux_control_hazard", 0 0;
v00A74D60_0 .var "pc_stall", 0 0;
v00A749F0_0 .alias "reg_write", 0 0, v00A7D1A8_0;
E_00A3A070/0 .event edge, v00A71B90_0, v00A712F8_0, v00A73048_0, v00A73360_0;
E_00A3A070/1 .event edge, v00A74158_0, v00A719D8_0, v00A71038_0;
E_00A3A070 .event/or E_00A3A070/0, E_00A3A070/1;
S_00A35408 .scope module, "mux_hazard_control" "MUX_HAZARD_CONTROL" 4 264, 10 1, S_00A34C10;
 .timescale -9 -12;
v00A741B0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v00A747E0_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v00A74310_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v00A73DE8_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v00A74520_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v00A74368_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v00A743C0_0 .net *"_s8", 2 0, C4<000>; 1 drivers
v00A73EF0_0 .alias "alu_op", 2 0, v00A7B5F0_0;
v00A74838_0 .alias "alu_op_in", 2 0, v00A7B280_0;
v00A74418_0 .alias "alu_src", 0 0, v00A7BD80_0;
v00A74578_0 .alias "alu_src_in", 0 0, v00A7B018_0;
v00A73E40_0 .alias "mem_read", 0 0, v00A7C6A8_0;
v00A745D0_0 .alias "mem_read_in", 0 0, v00A7C2E0_0;
v00A73F48_0 .alias "mem_to_reg", 0 0, v00A7C288_0;
v00A74208_0 .alias "mem_to_reg_in", 0 0, v00A7C338_0;
v00A73E98_0 .alias "mem_write", 0 0, v00A7C3E8_0;
v00A74050_0 .alias "mem_write_in", 0 0, v00A7BE68_0;
v00A74890_0 .alias "reg_dst", 0 0, v00A7CFF0_0;
v00A74470_0 .alias "reg_dst_in", 0 0, v00A7CDE0_0;
v00A73FA0_0 .alias "reg_write", 0 0, v00A7CE90_0;
v00A740A8_0 .alias "reg_write_in", 0 0, v00A7D258_0;
v00A74680_0 .alias "stall", 0 0, v00A7C5F8_0;
L_00A82170 .functor MUXZ 1, v00A75C60_0, C4<0>, v00A74C58_0, C4<>;
L_00A81C48 .functor MUXZ 1, v00A752C0_0, C4<0>, v00A74C58_0, C4<>;
L_00A821C8 .functor MUXZ 3, v00A75790_0, C4<000>, v00A74C58_0, C4<>;
L_00A82220 .functor MUXZ 1, v00A75840_0, C4<0>, v00A74C58_0, C4<>;
L_00A81F08 .functor MUXZ 1, v00A75B00_0, C4<0>, v00A74C58_0, C4<>;
L_00A82278 .functor MUXZ 1, v00A75CB8_0, C4<0>, v00A74C58_0, C4<>;
L_00A81E00 .functor MUXZ 1, v00A75898_0, C4<0>, v00A74C58_0, C4<>;
S_00A355A0 .scope module, "id_ex_reg" "ID_EX_REGISTER" 4 287, 11 1, S_00A34C10;
 .timescale -9 -12;
v00A73620_0 .var "alu_op", 2 0;
v00A73258_0 .alias "alu_op_in", 2 0, v00A7B5F0_0;
v00A73780_0 .var "alu_src", 0 0;
v00A73728_0 .alias "alu_src_in", 0 0, v00A7BD80_0;
v00A737D8_0 .alias "clk", 0 0, v00A7B540_0;
v00A73200_0 .var "ins_15_0", 31 0;
v00A73830_0 .alias "ins_15_0_in", 31 0, v00A7BD28_0;
v00A73888_0 .var "mem_read", 0 0;
v00A72E90_0 .alias "mem_read_in", 0 0, v00A7C6A8_0;
v00A72EE8_0 .var "mem_to_reg", 0 0;
v00A73938_0 .alias "mem_to_reg_in", 0 0, v00A7C288_0;
v00A73B48_0 .var "mem_write", 0 0;
v00A73A40_0 .alias "mem_write_in", 0 0, v00A7C3E8_0;
v00A738E0_0 .var "rd", 4 0;
v00A73990_0 .alias "rd_in", 4 0, v00A7C440_0;
v00A73D58_0 .var "read_data_1", 31 0;
v00A739E8_0 .alias "read_data_1_in", 31 0, v00A7C700_0;
v00A73D00_0 .var "read_data_2", 31 0;
v00A73A98_0 .alias "read_data_2_in", 31 0, v00A7C4F0_0;
v00A73BA0_0 .var "reg_dst", 0 0;
v00A73BF8_0 .alias "reg_dst_in", 0 0, v00A7CFF0_0;
v00A73AF0_0 .var "reg_write", 0 0;
v00A73C50_0 .alias "reg_write_in", 0 0, v00A7CE90_0;
v00A73CA8_0 .alias "reset", 0 0, v00A7B598_0;
v00A70E80_0 .var "rs", 4 0;
v00A74260_0 .alias "rs_in", 4 0, v00A7CEE8_0;
v00A73FF8_0 .var "rt", 4 0;
v00A742B8_0 .alias "rt_in", 4 0, v00A7CB20_0;
S_00A35050 .scope module, "forwarding_unit_data_hazard" "FORWARDING_UNIT_DATA_HAZARD" 4 323, 12 1, S_00A34C10;
 .timescale -9 -12;
v00A73308_0 .alias "EX_MEM_rd", 4 0, v00A7D0F8_0;
v00A730A0_0 .alias "EX_MEM_reg_write", 0 0, v00A7CAC8_0;
v00A730F8_0 .alias "ID_EX_rs", 4 0, v00A7CF40_0;
v00A73468_0 .alias "ID_EX_rt", 4 0, v00A7D0A0_0;
v00A72E38_0 .alias "MEM_WB_rd", 4 0, v00A7CC28_0;
v00A72DE0_0 .alias "MEM_WB_reg_write", 0 0, v00A7CE38_0;
v00A73518_0 .var "forwardA", 1 0;
v00A735C8_0 .var "forwardB", 1 0;
E_00A39F70/0 .event edge, v00A705B0_0, v00A70608_0, v00A730F8_0, v00A70500_0;
E_00A39F70/1 .event edge, v00A6FDC8_0, v00A712F8_0;
E_00A39F70 .event/or E_00A39F70/0, E_00A39F70/1;
S_00A34FC8 .scope module, "forwarding_unit_control_hazard" "FORWARDING_UNIT_CONTROL_HAZARD" 4 339, 12 49, S_00A34C10;
 .timescale -9 -12;
v00A733B8_0 .alias "EX_MEM_rd", 4 0, v00A7D0F8_0;
v00A732B0_0 .alias "EX_MEM_reg_write", 0 0, v00A7CAC8_0;
v00A73048_0 .alias "IF_ID_rs", 4 0, v00A7CEE8_0;
v00A73360_0 .alias "IF_ID_rt", 4 0, v00A7CB20_0;
v00A736D0_0 .alias "MEM_WB_rd", 4 0, v00A7CC28_0;
v00A72F98_0 .alias "MEM_WB_reg_write", 0 0, v00A7CE38_0;
v00A72F40_0 .var "forwardC", 1 0;
v00A734C0_0 .var "forwardD", 1 0;
E_00A399D0/0 .event edge, v00A705B0_0, v00A70608_0, v00A73048_0, v00A70500_0;
E_00A399D0/1 .event edge, v00A6FDC8_0, v00A73360_0;
E_00A399D0 .event/or E_00A399D0/0, E_00A399D0/1;
S_00A34D20 .scope module, "alu_big_module" "ALU_BIG_MODULE" 4 359, 13 5, S_00A34C10;
 .timescale -9 -12;
L_00A83298 .functor BUFZ 32, L_00A825E8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00A71400_0 .alias "EX_MEM_alu_result", 31 0, v00A7B858_0;
v00A71458_0 .alias "ForwardA", 1 0, v00A7BA10_0;
v00A711F0_0 .alias "ForwardB", 1 0, v00A7BA68_0;
v00A70FE0_0 .alias "MEM_WB_read_data", 31 0, v00A7CB78_0;
v00A70E28_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v00A71560_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v00A71248_0 .net *"_s14", 0 0, L_00A822D0; 1 drivers
v00A71610_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v00A70F88_0 .net *"_s18", 0 0, L_00A81988; 1 drivers
v00A70ED8_0 .net *"_s2", 0 0, L_00A81F60; 1 drivers
v00A716C0_0 .net *"_s20", 31 0, L_00A82538; 1 drivers
v00A714B0_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v00A71508_0 .net *"_s6", 0 0, L_00A81FB8; 1 drivers
v00A70DD0_0 .net *"_s8", 31 0, L_00A82010; 1 drivers
v00A715B8_0 .net "alu_in_a", 31 0, L_00A82068; 1 drivers
v00A71718_0 .net "alu_in_b", 31 0, L_00A82C70; 1 drivers
v00A71770_0 .alias "alu_op", 2 0, v00A7AE60_0;
v00A717C8_0 .alias "alu_result", 31 0, v00A7AEB8_0;
v00A71820_0 .net "alu_sel_internal", 2 0, v00A71350_0; 1 drivers
v00A73410_0 .alias "alu_src", 0 0, v00A7BBC8_0;
v00A73570_0 .net "forward_b_out", 31 0, L_00A825E8; 1 drivers
v00A72FF0_0 .alias "ins_15_0", 31 0, v00A7BB18_0;
v00A73150_0 .alias "read_data_1", 31 0, v00A7C498_0;
v00A731A8_0 .alias "read_data_2", 31 0, v00A7C758_0;
v00A73678_0 .alias "write_data", 31 0, v00A7CBD0_0;
L_00A81F60 .cmp/eq 2, v00A73518_0, C4<10>;
L_00A81FB8 .cmp/eq 2, v00A73518_0, C4<01>;
L_00A82010 .functor MUXZ 32, v00A73D58_0, L_00A82A60, L_00A81FB8, C4<>;
L_00A82068 .functor MUXZ 32, L_00A82010, v00A70C38_0, L_00A81F60, C4<>;
L_00A822D0 .cmp/eq 2, v00A735C8_0, C4<10>;
L_00A81988 .cmp/eq 2, v00A735C8_0, C4<01>;
L_00A82538 .functor MUXZ 32, v00A73D00_0, L_00A82A60, L_00A81988, C4<>;
L_00A825E8 .functor MUXZ 32, L_00A82538, v00A70C38_0, L_00A822D0, C4<>;
L_00A82C70 .functor MUXZ 32, L_00A825E8, v00A73200_0, v00A73780_0, C4<>;
L_00A82B10 .part v00A73200_0, 0, 6;
S_00A35A68 .scope module, "u_alu_ctrl" "ALU_CONTROL" 13 57, 13 79, S_00A34D20;
 .timescale -9 -12;
P_00A3F424 .param/l "OP_ADD_LW_SW" 13 85, C4<000>;
P_00A3F438 .param/l "OP_ANDI" 13 88, C4<011>;
P_00A3F44C .param/l "OP_ORI" 13 89, C4<100>;
P_00A3F460 .param/l "OP_R_TYPE" 13 87, C4<010>;
P_00A3F474 .param/l "OP_SUB_BEQ" 13 86, C4<001>;
P_00A3F488 .param/l "OP_XORI" 13 90, C4<101>;
P_00A3F49C .param/l "SEL_ADD" 13 93, C4<000>;
P_00A3F4B0 .param/l "SEL_AND" 13 95, C4<010>;
P_00A3F4C4 .param/l "SEL_OR" 13 96, C4<011>;
P_00A3F4D8 .param/l "SEL_SUB" 13 94, C4<001>;
P_00A3F4EC .param/l "SEL_XOR" 13 97, C4<100>;
v00A71140_0 .alias "ALU_Op", 2 0, v00A7AE60_0;
v00A71350_0 .var "ALU_Sel", 2 0;
v00A71198_0 .net "Funct", 5 0, L_00A82B10; 1 drivers
E_00A39990 .event edge, v00A71140_0, v00A71198_0;
S_00A352F8 .scope module, "u_alu" "ALU" 13 66, 13 133, S_00A34D20;
 .timescale -9 -12;
P_009E2614 .param/l "ALU_ADD" 13 140, C4<000>;
P_009E2628 .param/l "ALU_AND" 13 142, C4<010>;
P_009E263C .param/l "ALU_OR" 13 143, C4<011>;
P_009E2650 .param/l "ALU_SUB" 13 141, C4<001>;
P_009E2664 .param/l "ALU_XOR" 13 144, C4<100>;
v00A713A8_0 .alias "ALU_In_0", 31 0, v00A715B8_0;
v00A71878_0 .alias "ALU_In_1", 31 0, v00A71718_0;
v00A70F30_0 .var "ALU_Out", 31 0;
v00A710E8_0 .alias "ALU_Sel", 2 0, v00A71820_0;
E_00A39910 .event edge, v00A710E8_0, v00A713A8_0, v00A71878_0;
S_00A359E0 .scope module, "mux_reg_dst" "MUX_REG_DST" 4 377, 14 1, S_00A34C10;
 .timescale -9 -12;
v00A712A0_0 .alias "final_write_reg", 4 0, v00A7D360_0;
v00A71668_0 .alias "rd", 4 0, v00A7C7B0_0;
v00A71090_0 .alias "reg_dst", 0 0, v00A7CF98_0;
v00A712F8_0 .alias "rt", 4 0, v00A7D0A0_0;
L_00A82CC8 .functor MUXZ 5, v00A73FF8_0, v00A738E0_0, v00A73BA0_0, C4<>;
S_00A34EB8 .scope module, "ex_mem_register" "EX_MEM_REGISTER" 4 387, 15 1, S_00A34C10;
 .timescale -9 -12;
v00A70C38_0 .var "alu_result", 31 0;
v00A71B38_0 .alias "alu_result_in", 31 0, v00A7AEB8_0;
v00A71AE0_0 .alias "clk", 0 0, v00A7B540_0;
v00A71CF0_0 .var "mem_read", 0 0;
v00A71B90_0 .alias "mem_read_in", 0 0, v00A7C548_0;
v00A71980_0 .var "mem_to_reg", 0 0;
v00A718D0_0 .alias "mem_to_reg_in", 0 0, v00A7C180_0;
v00A71BE8_0 .var "mem_write", 0 0;
v00A71C40_0 .alias "mem_write_in", 0 0, v00A7C8B8_0;
v00A71928_0 .var "reg_write", 0 0;
v00A719D8_0 .alias "reg_write_in", 0 0, v00A7D1A8_0;
v00A71A30_0 .alias "reset", 0 0, v00A7B598_0;
v00A71C98_0 .var "write_data", 31 0;
v00A71D48_0 .alias "write_data_in", 31 0, v00A7CBD0_0;
v00A71A88_0 .var "write_reg_addr", 4 0;
v00A71038_0 .alias "write_reg_addr_in", 4 0, v00A7D360_0;
S_00A34C98 .scope module, "data_memory" "DATA_MEMORY" 4 411, 16 1, S_00A34C10;
 .timescale -9 -12;
L_00A82FC0 .functor OR 1, v00A7CC80_0, L_00A82850, C4<0>, C4<0>;
v00A70818_0 .net *"_s1", 0 0, L_00A82850; 1 drivers
v00A702F0_0 .net *"_s12", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00A6FE20_0 .net *"_s13", 31 0, L_00A82958; 1 drivers
v00A70558_0 .net *"_s14", 31 0, L_00A82D20; 1 drivers
v00A70348_0 .net *"_s16", 7 0, L_00A826F0; 1 drivers
v00A706B8_0 .net *"_s18", 2 0, C4<010>; 1 drivers
v00A6FED0_0 .net *"_s2", 0 0, L_00A82FC0; 1 drivers
v00A6FE78_0 .net *"_s22", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00A70710_0 .net *"_s23", 31 0, L_00A82D78; 1 drivers
v00A70768_0 .net *"_s24", 31 0, L_00A82B68; 1 drivers
v00A6FF80_0 .net *"_s26", 7 0, L_00A829B0; 1 drivers
v00A70138_0 .net *"_s28", 1 0, C4<01>; 1 drivers
v00A70190_0 .net *"_s32", 29 0, C4<000000000000000000000000000000>; 1 drivers
v00A701E8_0 .net *"_s33", 31 0, L_00A828A8; 1 drivers
v00A70240_0 .net *"_s34", 31 0, L_00A82A08; 1 drivers
v00A709D0_0 .net *"_s36", 7 0, L_00A827A0; 1 drivers
v00A70D40_0 .net *"_s38", 31 0, L_00A827F8; 1 drivers
v00A70B30_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v00A70978_0 .net *"_s6", 7 0, L_00A82900; 1 drivers
v00A70CE8_0 .net *"_s8", 2 0, C4<011>; 1 drivers
v00A70C90_0 .alias "address", 31 0, v00A7B858_0;
v00A708C8_0 .alias "clk", 0 0, v00A7B540_0;
v00A70920 .array "mem", 1023 0, 7 0;
v00A70A28_0 .alias "mem_read", 0 0, v00A7C078_0;
v00A70A80_0 .alias "mem_write", 0 0, v00A7C860_0;
v00A70AD8_0 .alias "read_data", 31 0, v00A7BE10_0;
v00A70B88_0 .alias "reset", 0 0, v00A7B598_0;
v00A70BE0_0 .alias "write_data", 31 0, v00A7D048_0;
E_00A399F0 .event negedge, v00A70870_0;
L_00A82850 .reduce/nor v00A71CF0_0;
L_00A82900 .array/port v00A70920, L_00A82D20;
L_00A82958 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_00A82D20 .arith/sum 32, v00A70C38_0, L_00A82958;
L_00A826F0 .array/port v00A70920, L_00A82B68;
L_00A82D78 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_00A82B68 .arith/sum 32, v00A70C38_0, L_00A82D78;
L_00A829B0 .array/port v00A70920, L_00A82A08;
L_00A828A8 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_00A82A08 .arith/sum 32, v00A70C38_0, L_00A828A8;
L_00A827A0 .array/port v00A70920, v00A70C38_0;
L_00A827F8 .concat [ 8 8 8 8], L_00A827A0, L_00A829B0, L_00A826F0, L_00A82900;
L_00A82C18 .functor MUXZ 32, L_00A827F8, C4<00000000000000000000000000000000>, L_00A82FC0, C4<>;
S_00A35380 .scope module, "mem_wb_register" "MEM_WB_REGISTER" 4 425, 17 1, S_00A34C10;
 .timescale -9 -12;
v00A70660_0 .var "alu_result", 31 0;
v00A70450_0 .alias "alu_result_in", 31 0, v00A7B858_0;
v00A70870_0 .alias "clk", 0 0, v00A7B540_0;
v00A6FF28_0 .var "mem_to_reg", 0 0;
v00A70088_0 .alias "mem_to_reg_in", 0 0, v00A7C390_0;
v00A707C0_0 .var "read_data", 31 0;
v00A6FFD8_0 .alias "read_data_in", 31 0, v00A7BE10_0;
v00A70500_0 .var "reg_write", 0 0;
v00A705B0_0 .alias "reg_write_in", 0 0, v00A7CAC8_0;
v00A704A8_0 .alias "reset", 0 0, v00A7B598_0;
v00A6FDC8_0 .var "write_reg_addr", 4 0;
v00A70608_0 .alias "write_reg_addr_in", 4 0, v00A7D0F8_0;
E_00A39BB0 .event posedge, v00A704A8_0, v00A70870_0;
S_00A35270 .scope module, "mux_wb" "MUX_WB" 4 445, 18 1, S_00A34C10;
 .timescale -9 -12;
v00A70298_0 .alias "alu_result", 31 0, v00A7AE08_0;
v00A703A0_0 .alias "final_write_data", 31 0, v00A7CB78_0;
v00A700E0_0 .alias "mem_to_reg", 0 0, v00A7C5A0_0;
v00A703F8_0 .alias "read_data", 31 0, v00A7CD88_0;
L_00A82A60 .functor MUXZ 32, v00A70660_0, v00A707C0_0, v00A6FF28_0, C4<>;
    .scope S_00A35D98;
T_1 ;
    %wait E_00A39BB0;
    %load/v 8, v00A7AFC0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7B490_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v00A7B7A8_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v00A7B490_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7B490_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v00A7B6F8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7B490_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00A36508;
T_2 ;
    %wait E_00A3A190;
    %load/v 8, v00A7B3E0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v00A7B648_0, 8, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00A36150;
T_3 ;
    %wait E_00A39BB0;
    %load/v 8, v00A7AD20_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AD78_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AC70_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00A7AAB8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v00A7AD78_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AD78_0, 0, 8;
    %load/v 8, v00A7AC70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AC70_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00A7A3D8_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AD78_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AC70_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v00A7AA08_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AD78_0, 0, 8;
    %load/v 8, v00A7AB10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A7AC70_0, 0, 8;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00A36480;
T_4 ;
    %wait E_00A3A090;
    %load/v 8, v00A75A50_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v00A75BB0_0, 0, 32;
T_4.2 ;
    %load/v 8, v00A75BB0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %ix/getv/s 3, v00A75BB0_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00A75C08, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00A75BB0_0, 32;
    %set/v v00A75BB0_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00A75D68_0, 1;
    %load/v 9, v00A7A590_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v00A7A220_0, 32;
    %ix/getv 3, v00A7A590_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00A75C08, 0, 8;
t_5 ;
T_4.4 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00A75C08, 0, 0;
t_6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00A36480;
T_5 ;
    %wait E_00A399F0;
    %load/v 8, v00A75A50_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00A759F8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A75948_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %ix/getv 3, v00A75AA8_0;
    %load/av 8, v00A75C08, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A759F8_0, 0, 8;
    %ix/getv 3, v00A7A7F8_0;
    %load/av 8, v00A75C08, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A75948_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00A358D0;
T_6 ;
    %wait E_00A39CB0;
    %set/v v00A755D8_0, 0, 1;
    %set/v v00A75420_0, 0, 1;
    %set/v v00A75B00_0, 0, 1;
    %set/v v00A75840_0, 0, 1;
    %set/v v00A75CB8_0, 0, 1;
    %set/v v00A75898_0, 0, 1;
    %set/v v00A752C0_0, 0, 1;
    %set/v v00A75C60_0, 0, 1;
    %set/v v00A75790_0, 0, 3;
    %load/v 8, v00A758F0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.0 ;
    %set/v v00A75C60_0, 1, 1;
    %set/v v00A75CB8_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v00A75790_0, 8, 3;
    %jmp T_6.10;
T_6.1 ;
    %set/v v00A752C0_0, 1, 1;
    %set/v v00A75898_0, 1, 1;
    %set/v v00A75CB8_0, 1, 1;
    %set/v v00A75840_0, 1, 1;
    %set/v v00A75790_0, 0, 3;
    %jmp T_6.10;
T_6.2 ;
    %set/v v00A752C0_0, 1, 1;
    %set/v v00A75B00_0, 1, 1;
    %set/v v00A75790_0, 0, 3;
    %jmp T_6.10;
T_6.3 ;
    %set/v v00A752C0_0, 1, 1;
    %set/v v00A75CB8_0, 1, 1;
    %set/v v00A75790_0, 0, 3;
    %jmp T_6.10;
T_6.4 ;
    %set/v v00A75420_0, 1, 1;
    %jmp T_6.10;
T_6.5 ;
    %set/v v00A752C0_0, 1, 1;
    %set/v v00A75CB8_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v00A75790_0, 8, 3;
    %jmp T_6.10;
T_6.6 ;
    %set/v v00A752C0_0, 1, 1;
    %set/v v00A75CB8_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v00A75790_0, 8, 3;
    %jmp T_6.10;
T_6.7 ;
    %set/v v00A752C0_0, 1, 1;
    %set/v v00A75CB8_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v00A75790_0, 8, 3;
    %jmp T_6.10;
T_6.8 ;
    %set/v v00A755D8_0, 1, 1;
    %jmp T_6.10;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00A350D8;
T_7 ;
    %wait E_00A3A070;
    %set/v v00A74D60_0, 0, 1;
    %set/v v00A74788_0, 0, 1;
    %set/v v00A74C58_0, 0, 1;
    %load/v 8, v00A744C8_0, 1;
    %load/v 9, v00A746D8_0, 5;
    %load/v 14, v00A74100_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00A746D8_0, 5;
    %load/v 15, v00A74730_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v00A74D60_0, 1, 1;
    %set/v v00A74788_0, 1, 1;
    %set/v v00A74C58_0, 1, 1;
T_7.0 ;
    %load/v 8, v00A74158_0, 1;
    %load/v 9, v00A749F0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00A74628_0, 5;
    %load/v 14, v00A74100_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00A74628_0, 5;
    %load/v 15, v00A74730_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v00A74D60_0, 1, 1;
    %set/v v00A74788_0, 1, 1;
    %set/v v00A74C58_0, 1, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00A355A0;
T_8 ;
    %wait E_00A39BB0;
    %load/v 8, v00A73CA8_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73BA0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00A73620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73B48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73AF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A72EE8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A73D58_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A73D00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A73200_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00A70E80_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00A73FF8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00A738E0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00A73BF8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73BA0_0, 0, 8;
    %load/v 8, v00A73258_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00A73620_0, 0, 8;
    %load/v 8, v00A73728_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73780_0, 0, 8;
    %load/v 8, v00A72E90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73888_0, 0, 8;
    %load/v 8, v00A73A40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73B48_0, 0, 8;
    %load/v 8, v00A73C50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A73AF0_0, 0, 8;
    %load/v 8, v00A73938_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A72EE8_0, 0, 8;
    %load/v 8, v00A739E8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A73D58_0, 0, 8;
    %load/v 8, v00A73A98_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A73D00_0, 0, 8;
    %load/v 8, v00A73830_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A73200_0, 0, 8;
    %load/v 8, v00A74260_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00A70E80_0, 0, 8;
    %load/v 8, v00A742B8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00A73FF8_0, 0, 8;
    %load/v 8, v00A73990_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00A738E0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00A35050;
T_9 ;
    %wait E_00A39F70;
    %set/v v00A73518_0, 0, 2;
    %load/v 8, v00A730A0_0, 1;
    %load/v 9, v00A73308_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A73308_0, 5;
    %load/v 14, v00A730F8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %movi 8, 2, 2;
    %set/v v00A73518_0, 8, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00A72DE0_0, 1;
    %load/v 9, v00A72E38_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A72E38_0, 5;
    %load/v 14, v00A730F8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %movi 8, 1, 2;
    %set/v v00A73518_0, 8, 2;
T_9.2 ;
T_9.1 ;
    %set/v v00A735C8_0, 0, 2;
    %load/v 8, v00A730A0_0, 1;
    %load/v 9, v00A73308_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A73308_0, 5;
    %load/v 14, v00A73468_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %movi 8, 2, 2;
    %set/v v00A735C8_0, 8, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v00A72DE0_0, 1;
    %load/v 9, v00A72E38_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A72E38_0, 5;
    %load/v 14, v00A73468_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %movi 8, 1, 2;
    %set/v v00A735C8_0, 8, 2;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00A34FC8;
T_10 ;
    %wait E_00A399D0;
    %set/v v00A72F40_0, 0, 2;
    %load/v 8, v00A732B0_0, 1;
    %load/v 9, v00A733B8_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A733B8_0, 5;
    %load/v 14, v00A73048_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 2, 2;
    %set/v v00A72F40_0, 8, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00A72F98_0, 1;
    %load/v 9, v00A736D0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A736D0_0, 5;
    %load/v 14, v00A73048_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %movi 8, 1, 2;
    %set/v v00A72F40_0, 8, 2;
T_10.2 ;
T_10.1 ;
    %set/v v00A734C0_0, 0, 2;
    %load/v 8, v00A732B0_0, 1;
    %load/v 9, v00A733B8_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A733B8_0, 5;
    %load/v 14, v00A73360_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %movi 8, 2, 2;
    %set/v v00A734C0_0, 8, 2;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v00A72F98_0, 1;
    %load/v 9, v00A736D0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00A736D0_0, 5;
    %load/v 14, v00A73360_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %movi 8, 1, 2;
    %set/v v00A734C0_0, 8, 2;
T_10.6 ;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00A35A68;
T_11 ;
    %wait E_00A39990;
    %load/v 8, v00A71140_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_11.5, 6;
    %set/v v00A71350_0, 0, 3;
    %jmp T_11.7;
T_11.0 ;
    %set/v v00A71350_0, 0, 3;
    %jmp T_11.7;
T_11.1 ;
    %movi 8, 1, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.7;
T_11.2 ;
    %movi 8, 2, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.7;
T_11.3 ;
    %movi 8, 3, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.7;
T_11.4 ;
    %movi 8, 4, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.7;
T_11.5 ;
    %load/v 8, v00A71198_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_11.10, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_11.11, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_11.12, 6;
    %set/v v00A71350_0, 0, 3;
    %jmp T_11.14;
T_11.8 ;
    %set/v v00A71350_0, 0, 3;
    %jmp T_11.14;
T_11.9 ;
    %movi 8, 1, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.14;
T_11.10 ;
    %movi 8, 2, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.14;
T_11.11 ;
    %movi 8, 3, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.14;
T_11.12 ;
    %movi 8, 4, 3;
    %set/v v00A71350_0, 8, 3;
    %jmp T_11.14;
T_11.14 ;
    %jmp T_11.7;
T_11.7 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00A352F8;
T_12 ;
    %wait E_00A39910;
    %load/v 8, v00A710E8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_12.4, 6;
    %set/v v00A70F30_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/v 8, v00A713A8_0, 32;
    %load/v 40, v00A71878_0, 32;
    %add 8, 40, 32;
    %set/v v00A70F30_0, 8, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/v 8, v00A713A8_0, 32;
    %load/v 40, v00A71878_0, 32;
    %sub 8, 40, 32;
    %set/v v00A70F30_0, 8, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/v 8, v00A713A8_0, 32;
    %load/v 40, v00A71878_0, 32;
    %and 8, 40, 32;
    %set/v v00A70F30_0, 8, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/v 8, v00A713A8_0, 32;
    %load/v 40, v00A71878_0, 32;
    %or 8, 40, 32;
    %set/v v00A70F30_0, 8, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/v 8, v00A713A8_0, 32;
    %load/v 40, v00A71878_0, 32;
    %xor 8, 40, 32;
    %set/v v00A70F30_0, 8, 32;
    %jmp T_12.6;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00A34EB8;
T_13 ;
    %wait E_00A39BB0;
    %load/v 8, v00A71A30_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71CF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71BE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71928_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71980_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A70C38_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A71C98_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00A71A88_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v00A71B90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71CF0_0, 0, 8;
    %load/v 8, v00A71C40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71BE8_0, 0, 8;
    %load/v 8, v00A719D8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71928_0, 0, 8;
    %load/v 8, v00A718D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A71980_0, 0, 8;
    %load/v 8, v00A71B38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A70C38_0, 0, 8;
    %load/v 8, v00A71D48_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A71C98_0, 0, 8;
    %load/v 8, v00A71038_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00A71A88_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00A34C98;
T_14 ;
    %wait E_00A399F0;
    %load/v 8, v00A70B88_0, 1;
    %inv 8, 1;
    %load/v 9, v00A70A80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v00A70BE0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v00A70C90_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00A70920, 0, 8;
t_7 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.2, 4;
    %load/x1p 8, v00A70BE0_0, 8;
    %jmp T_14.3;
T_14.2 ;
    %mov 8, 2, 8;
T_14.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v00A70C90_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_8, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00A70920, 0, 8;
t_8 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v00A70BE0_0, 8;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 8;
T_14.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v00A70C90_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_9, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00A70920, 0, 8;
t_9 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.6, 4;
    %load/x1p 8, v00A70BE0_0, 8;
    %jmp T_14.7;
T_14.6 ;
    %mov 8, 2, 8;
T_14.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v00A70C90_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_10, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00A70920, 0, 8;
t_10 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00A35380;
T_15 ;
    %wait E_00A39BB0;
    %load/v 8, v00A704A8_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00A70500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00A6FF28_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A707C0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00A70660_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v00A6FDC8_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00A705B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A70500_0, 0, 8;
    %load/v 8, v00A70088_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00A6FF28_0, 0, 8;
    %load/v 8, v00A6FFD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A707C0_0, 0, 8;
    %load/v 8, v00A70450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00A70660_0, 0, 8;
    %load/v 8, v00A70608_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v00A6FDC8_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00A34B88;
T_16 ;
    %wait E_00A39A70;
    %load/v 8, v00A7C9C0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %movi 8, 1344282656, 32;
    %movi 40, 20047, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.1;
T_16.0 ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.2, 4;
    %load/x1p 8, v00A7C9C0_0, 6;
    %jmp T_16.3;
T_16.2 ;
    %mov 8, 2, 6;
T_16.3 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_16.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_16.10, 6;
    %movi 8, 1260396576, 32;
    %movi 40, 21838, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.12;
T_16.4 ;
    %load/v 8, v00A7C9C0_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 32, 6;
    %jmp/1 T_16.13, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_16.14, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_16.15, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_16.16, 6;
    %movi 8, 1415139397, 32;
    %movi 40, 21037, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.18;
T_16.13 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16708, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.18;
T_16.14 ;
    %movi 8, 1109401632, 32;
    %movi 40, 21333, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.18;
T_16.15 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16718, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.18;
T_16.16 ;
    %movi 8, 538976288, 32;
    %movi 40, 20306, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.18;
T_16.18 ;
    %jmp T_16.12;
T_16.5 ;
    %movi 8, 1145643040, 32;
    %movi 40, 16708, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.12;
T_16.6 ;
    %movi 8, 1145643040, 32;
    %movi 40, 16718, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.12;
T_16.7 ;
    %movi 8, 1226842144, 32;
    %movi 40, 20306, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.12;
T_16.8 ;
    %movi 8, 1380524064, 32;
    %movi 40, 22607, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.12;
T_16.9 ;
    %movi 8, 1361059872, 32;
    %movi 40, 16965, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.12;
T_16.10 ;
    %movi 8, 538976288, 32;
    %movi 40, 18976, 16;
    %set/v v00A7C968_0, 8, 48;
    %jmp T_16.12;
T_16.12 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00A34B88;
T_17 ;
    %vpi_call 3 81 "$dumpfile", "stress_test.vcd";
    %vpi_call 3 82 "$dumpvars", 1'sb0, S_00A34B88;
    %set/v v00A7D2B0_0, 0, 1;
    %set/v v00A7CC80_0, 1, 1;
    %set/v v00A7D308_0, 0, 32;
    %set/v v00A7D3B8_0, 0, 32;
    %set/v v00A7D200_0, 0, 32;
    %movi 8, 537395201, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 4, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 537460742, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 8, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 537919588, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 12, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 537985024, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 16, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 17846304, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 20, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 36341792, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 24, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 290455559, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 28, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 554172417, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 32, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 285802499, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 36, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 285212676, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 40, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 134217732, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 44, 32;
    %set/v v00A7D200_0, 8, 32;
    %set/v v00A7D150_0, 0, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 48, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 538051075, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 52, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 305266689, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 56, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 537396199, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %movi 8, 60, 32;
    %set/v v00A7D200_0, 8, 32;
    %movi 8, 538379017, 32;
    %set/v v00A7D150_0, 8, 32;
    %fork TD_tb_branch_jump_forward_stress.write_imem, S_00A36618;
    %join;
    %delay 10000, 0;
    %set/v v00A7CC80_0, 0, 1;
    %vpi_call 3 152 "$display", "\012========================================================================================";
    %vpi_call 3 153 "$display", "| Cyc | Inst(ID) | t0(i) | t2($t) | sum(s1) | Status Log                           |";
    %vpi_call 3 154 "$display", "========================================================================================";
T_17.0 ;
    %delay 5000, 0;
    %load/v 8, v00A7D2B0_0, 1;
    %inv 8, 1;
    %set/v v00A7D2B0_0, 8, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_00A34B88;
T_18 ;
    %wait E_00A399F0;
    %load/v 8, v00A7CC80_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v00A7D308_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v00A7D308_0, 8, 32;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A75C08, 32;
    %set/v v00A7D410_0, 8, 32;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A75C08, 32;
    %set/v v00A7D6D0_0, 8, 32;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A75C08, 32;
    %set/v v00A7D4C0_0, 8, 32;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A75C08, 32;
    %set/v v00A7CA18_0, 8, 32;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A75C08, 32;
    %set/v v00A7CA70_0, 8, 32;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A75C08, 32;
    %set/v v00A7CCD8_0, 8, 32;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 8, v00A75C08, 32;
    %set/v v00A7CD30_0, 8, 32;
    %vpi_call 3 180 "$write", "| %3d | %s |   %2d  |   %3d  |   %3d   | ", v00A7D308_0, v00A7C968_0, v00A7D410_0, v00A7D4C0_0, v00A7CA70_0;
    %load/v 8, v00A7C968_0, 48;
    %movi 56, 1142956064, 32;
    %movi 88, 16708, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_18.2, 4;
    %vpi_call 3 184 "$write", "Forwarding/Hazard Check...            ";
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v00A7C968_0, 48;
    %movi 56, 1361059872, 32;
    %movi 88, 16965, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 3 186 "$write", "Branching Decision...                 ";
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v00A7C968_0, 48;
    %movi 56, 538976288, 32;
    %movi 88, 18976, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_18.6, 4;
    %vpi_call 3 188 "$write", "Jumping...                            ";
    %jmp T_18.7;
T_18.6 ;
    %vpi_call 3 190 "$write", "                                      ";
T_18.7 ;
T_18.5 ;
T_18.3 ;
    %vpi_call 3 193 "$display", "|";
    %load/v 8, v00A7D410_0, 32;
    %cmpi/u 8, 999, 32;
    %jmp/0xz  T_18.8, 4;
    %vpi_call 3 199 "$display", "\012\033[1;31m[FAIL] Trap Executed! Logic error in Branch/Jump/Forwarding.\033[0m";
    %vpi_call 3 200 "$display", "Debug Info: i($t0)=%0d, sum($s1)=%0d (Expected 515)", v00A7D410_0, v00A7CA70_0;
    %vpi_call 3 201 "$finish";
T_18.8 ;
    %load/v 8, v00A7CD30_0, 32;
    %cmpi/u 8, 777, 32;
    %jmp/0xz  T_18.10, 4;
    %vpi_call 3 206 "$display", "\012\033[1;32m[SUCCESS] STRESS TEST PASSED! Sum = %d. Forwarding works!\033[0m", v00A7CA70_0;
    %vpi_call 3 207 "$display", "========================================================================================";
    %vpi_call 3 208 "$finish";
T_18.10 ;
    %movi 8, 250, 32;
    %load/v 40, v00A7D308_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_18.12, 5;
    %vpi_call 3 213 "$display", "\012\033[1;33m[TIMEOUT] Simulation hanging. Possible infinite loop or Stall stuck.\033[0m";
    %vpi_call 3 214 "$display", "Current Sum($s1)=%0d", v00A7CA70_0;
    %vpi_call 3 215 "$finish";
T_18.12 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "REGISTER_FILE.v";
    "tb_branch_jump_stress.v";
    "TOP_MODULE.v";
    "PC.v";
    "IF_ID.v";
    "CONTROL_UNIT.v";
    "ADDR_CALCULATE.v";
    "HAZARD_DETECTION.v";
    "MUX_HAZARD_CONTROL.v";
    "ID_EX.v";
    "FORWARD_UNIT.v";
    "ALU_BIG_MODULE.v";
    "MUX_REG_DST.v";
    "EX_MEM.v";
    "DATA_MEMORY.v";
    "MEM_WB.v";
    "MUX_WB.v";
