# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/media/coda.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Chips&Media Coda multi-standard codec IP

maintainers:
  - Philipp Zabel <p.zabel@pengutronix.de>
description: |+
  Coda codec IPs are present in i.MX SoCs in various versions,
  called VPU (Video Processing Unit).

             

properties:
  compatible:
    items:
      - enum:
          - fsl,imx6q-vpu
          - fsl,imx27-vpu
          - fsl,imx53-vpu
      - const: cnm,codadx6
    minItems: 2
    maxItems: 2
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
  clock-names:
    items:
      - const: per
      - const: ahb
    minItems: 2
    maxItems: 2
    additionalItems: false
  iram: {}
  interrupt-names:
    items:
      - const: bit
      - const: jpeg
    minItems: 2
    maxItems: 2
    additionalItems: false
  power-domains: {}
  resets: {}
historical: |+
  Chips&Media Coda multi-standard codec IP
  ========================================

  Coda codec IPs are present in i.MX SoCs in various versions,
  called VPU (Video Processing Unit).

  Required properties:
  - compatible : should be "fsl,<chip>-src" for i.MX SoCs:
    (a) "fsl,imx27-vpu" for CodaDx6 present in i.MX27
    (b) "fsl,imx53-vpu" for CODA7541 present in i.MX53
    (c) "fsl,imx6q-vpu" for CODA960 present in i.MX6q
  - reg: should be register base and length as documented in the
    SoC reference manual
  - interrupts : Should contain the VPU interrupt. For CODA960,
    a second interrupt is needed for the MJPEG unit.
  - clocks : Should contain the ahb and per clocks, in the order
    determined by the clock-names property.
  - clock-names : Should be "ahb", "per"
  - iram : phandle pointing to the SRAM device node

...
