{
    "code": "module TopModule (\n    input  wire clk,          // Clock signal (1 bit)\n    input  wire a,            // Input signal (1 bit)\n    input  wire rst,          // Asynchronous reset signal (1 bit)\n    output reg [2:0] q        // Output signal (3 bits, unsigned) \n);\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        q <= 3'b000;  // Reset condition\n    end else begin\n        if (a) begin\n            q <= q + 1; // Increment q if a is high\n        end // Else retain current state\n    end\nend\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 244,
        "passfail": "R"
    }
}