// Seed: 1216588440
module module_0 ();
  assign id_1 = id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4, id_5;
  initial id_2 <= id_5;
  wire id_6 = id_6;
  module_0 modCall_1 ();
  always begin : LABEL_0
    force id_2[1 : 1'b0] = id_2;
  end
  wire id_7;
  assign id_2 = 1;
  wire id_8;
endmodule
module module_2;
  reg id_1;
  wire id_3;
  logic [7:0][1] id_4;
  assign id_4 = 1;
  always_comb id_1 <= 1;
  reg id_5, id_6, id_7;
  initial begin : LABEL_0
    if ((id_7) - id_4) #1 @(id_1, 1'h0 or 1) if (id_2[1] ^ 1) id_6 <= 1;
  end
  wor id_8 = 1, id_9;
endmodule
