#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x125e04800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125e04970 .scope module, "ROB_tb" "ROB_tb" 3 2;
 .timescale 0 0;
v0x600000030ab0_0 .net "arfwe_1_o", 0 0, L_0x6000019300e0;  1 drivers
v0x600000030b40_0 .var "clk", 0 0;
v0x600000030bd0_0 .net "commit_ptr_1_o", 5 0, v0x6000000303f0_0;  1 drivers
v0x600000030c60_0 .var "dp1_addr_i", 5 0;
v0x600000030cf0_0 .var "dp1_i", 0 0;
v0x600000030d80_0 .net "dst_arf_1_o", 4 0, L_0x600001930070;  1 drivers
v0x600000030e10_0 .var "dst_dp1_i", 4 0;
v0x600000030ea0_0 .var "ex_alu1_addr_i", 5 0;
v0x600000030f30_0 .var "finish_ex_alu1_i", 0 0;
v0x600000030fc0_0 .var "isValid_dst_dp1_i", 0 0;
v0x600000031050_0 .var "reset", 0 0;
S_0x125e04ae0 .scope module, "dut" "ROB" 3 17, 4 2 0, S_0x125e04970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dp1_i";
    .port_info 3 /INPUT 6 "dp1_addr_i";
    .port_info 4 /INPUT 1 "finish_ex_alu1_i";
    .port_info 5 /INPUT 6 "ex_alu1_addr_i";
    .port_info 6 /INPUT 5 "dst_dp1_i";
    .port_info 7 /INPUT 1 "isValid_dst_dp1_i";
    .port_info 8 /OUTPUT 6 "commit_ptr_1_o";
    .port_info 9 /OUTPUT 1 "arfwe_1_o";
    .port_info 10 /OUTPUT 5 "dst_arf_1_o";
L_0x600001930070 .functor BUFZ 5, L_0x6000003300a0, C4<00000>, C4<00000>, C4<00000>;
L_0x6000019300e0 .functor AND 1, L_0x6000003301e0, L_0x600000330000, C4<1>, C4<1>;
v0x600000030000_0 .net *"_ivl_11", 0 0, L_0x6000003301e0;  1 drivers
v0x600000030090_0 .net *"_ivl_2", 4 0, L_0x6000003300a0;  1 drivers
v0x600000030120_0 .net *"_ivl_4", 7 0, L_0x600000330140;  1 drivers
L_0x128068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000000301b0_0 .net *"_ivl_7", 1 0, L_0x128068010;  1 drivers
v0x600000030240_0 .net "arfwe_1_o", 0 0, L_0x6000019300e0;  alias, 1 drivers
v0x6000000302d0_0 .net "clk", 0 0, v0x600000030b40_0;  1 drivers
v0x600000030360_0 .net "commit_1", 0 0, L_0x600000330000;  1 drivers
v0x6000000303f0_0 .var "commit_ptr_1_o", 5 0;
v0x600000030480_0 .net "dp1_addr_i", 5 0, v0x600000030c60_0;  1 drivers
v0x600000030510_0 .net "dp1_i", 0 0, v0x600000030cf0_0;  1 drivers
v0x6000000305a0 .array "dst", 63 0, 4 0;
v0x600000030630_0 .net "dst_arf_1_o", 4 0, L_0x600001930070;  alias, 1 drivers
v0x6000000306c0_0 .net "dst_dp1_i", 4 0, v0x600000030e10_0;  1 drivers
v0x600000030750_0 .net "ex_alu1_addr_i", 5 0, v0x600000030ea0_0;  1 drivers
v0x6000000307e0_0 .var "finish", 63 0;
v0x600000030870_0 .net "finish_ex_alu1_i", 0 0, v0x600000030f30_0;  1 drivers
v0x600000030900_0 .var "isValid_dst", 63 0;
v0x600000030990_0 .net "isValid_dst_dp1_i", 0 0, v0x600000030fc0_0;  1 drivers
v0x600000030a20_0 .net "reset", 0 0, v0x600000031050_0;  1 drivers
E_0x60000273c200 .event posedge, v0x6000000302d0_0;
L_0x600000330000 .part/v v0x6000000307e0_0, v0x6000000303f0_0, 1;
L_0x6000003300a0 .array/port v0x6000000305a0, L_0x600000330140;
L_0x600000330140 .concat [ 6 2 0 0], v0x6000000303f0_0, L_0x128068010;
L_0x6000003301e0 .part/v v0x600000030900_0, v0x6000000303f0_0, 1;
    .scope S_0x125e04ae0;
T_0 ;
    %wait E_0x60000273c200;
    %load/vec4 v0x600000030a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000000303f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6000000307e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000000303f0_0;
    %pad/u 32;
    %load/vec4 v0x600000030360_0;
    %pad/u 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %mod;
    %pad/u 6;
    %assign/vec4 v0x6000000303f0_0, 0;
    %load/vec4 v0x600000030870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600000030750_0;
    %assign/vec4/off/d v0x6000000307e0_0, 4, 5;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x125e04ae0;
T_1 ;
    %wait E_0x60000273c200;
    %load/vec4 v0x600000030510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600000030480_0;
    %assign/vec4/off/d v0x6000000307e0_0, 4, 5;
    %load/vec4 v0x6000000306c0_0;
    %load/vec4 v0x600000030480_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000000305a0, 0, 4;
    %load/vec4 v0x600000030990_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x600000030480_0;
    %assign/vec4/off/d v0x600000030900_0, 4, 5;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x125e04970;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000030b40_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x600000030b40_0;
    %inv;
    %store/vec4 v0x600000030b40_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x125e04970;
T_3 ;
    %vpi_call/w 3 37 "$dumpfile", "ROB_tb.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x125e04970 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x125e04970;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000031050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000030cf0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600000030c60_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000030f30_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600000030ea0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600000030e10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000030fc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000031050_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000030cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x600000030c60_0, 0, 6;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000030f30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x600000030ea0_0, 0, 6;
    %delay 5, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x600000030e10_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000030fc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000030cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x600000030c60_0, 0, 6;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000030f30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x600000030ea0_0, 0, 6;
    %delay 5, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x600000030e10_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000030fc0_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 3 70 "$stop" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "ROB_tb.v";
    "../rtl/core/ROB.v";
