// Seed: 2397782627
module module_0 (
    output wor id_0,
    input tri id_1,
    output tri0 id_2
    , id_11,
    input supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    output wand id_7,
    input wand id_8,
    output tri id_9
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_42 = 32'd39
) (
    input tri0 id_0,
    input tri id_1,
    input wand id_2
    , id_47,
    input tri0 id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output logic id_7,
    inout wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    output tri1 id_12,
    input supply1 id_13,
    output wor id_14,
    input tri id_15,
    output wand id_16,
    input supply1 id_17,
    output uwire id_18,
    output logic id_19,
    output tri1 id_20,
    output supply1 id_21,
    input wand id_22,
    input tri1 id_23,
    input uwire id_24,
    output tri0 id_25,
    input tri1 id_26,
    input wor id_27,
    input tri id_28,
    output tri1 id_29,
    input tri0 id_30,
    output wor id_31,
    output wor id_32,
    input supply1 id_33,
    output tri0 id_34,
    output uwire id_35,
    output supply1 id_36,
    output supply1 id_37,
    output wand id_38,
    input wire id_39,
    input uwire id_40,
    output uwire id_41,
    input tri0 _id_42,
    output wor id_43,
    input tri1 id_44,
    input uwire id_45
);
  assign id_16 = -1;
  assign id_7  = -1 + 1;
  assign id_31 = id_11;
  wire [id_42 : -1 'b0] id_48;
  module_0 modCall_1 (
      id_35,
      id_45,
      id_35,
      id_24,
      id_30,
      id_6,
      id_23,
      id_20,
      id_15,
      id_6
  );
  always @(negedge id_47)
    for (id_25 = id_42; id_44; id_19 = -1'b0 - id_23) begin : LABEL_0
      id_7 <= (id_44);
    end
  wire id_49;
endmodule
