{"description": "Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format.", "updated": "2024-03-21T01:18:44Z", "galleryUrl": "https://community.chocolatey.org/packages/iverilog/11.0", "abuseUrl": "https://community.chocolatey.org/package/ReportAbuse/iverilog/11.0", "licenseUrl": "", "packageName": "iverilog", "displayName": "Icarus Verilog", "summary": "Icarus Verilog is a Verilog simulation and synthesis tool.", "version": "11.0", "icon": "http://www.geda-project.org/graphics/icarus-icon.png", "author": "Stephen Williams", "downloadCount": 6681, "tags": ["verilog", "simulator", "HDL"]}