{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386954090187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386954090187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 18:01:29 2013 " "Processing started: Fri Dec 13 18:01:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386954090187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386954090187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rubikscam -c Rubikscam " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rubikscam -c Rubikscam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386954090187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1386954091468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubikscam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rubikscam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rubikscam-Rubikscam_arch " "Found design unit 1: Rubikscam-Rubikscam_arch" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rubikscam " "Found entity 1: Rubikscam" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954092875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_Controller-I2C_Controller_arch " "Found design unit 1: I2C_Controller-I2C_Controller_arch" {  } { { "I2C_Controller.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092890 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954092890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_cmos_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_cmos_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_CMOS_Config-I2C_CMOS_Config_arch " "Found design unit 1: I2C_CMOS_Config-I2C_CMOS_Config_arch" {  } { { "I2C_CMOS_Config.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_CMOS_Config.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092906 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_CMOS_Config " "Found entity 1: I2C_CMOS_Config" {  } { { "I2C_CMOS_Config.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_CMOS_Config.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954092906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_la.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_la.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMOS_LA-CMOS_LA_arch " "Found design unit 1: CMOS_LA-CMOS_LA_arch" {  } { { "CMOS_LA.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/CMOS_LA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092906 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMOS_LA " "Found entity 1: CMOS_LA" {  } { { "CMOS_LA.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/CMOS_LA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954092906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_OUT-VGA_OUT_arch " "Found design unit 1: VGA_OUT-VGA_OUT_arch" {  } { { "VGA_OUT.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/VGA_OUT.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092921 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_OUT " "Found entity 1: VGA_OUT" {  } { { "VGA_OUT.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/VGA_OUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954092921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_25-SYN " "Found design unit 1: pll_25-SYN" {  } { { "PLL_25.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/PLL_25.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092937 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_25 " "Found entity 1: PLL_25" {  } { { "PLL_25.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/PLL_25.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954092937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangle_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangle_ram-SYN " "Found design unit 1: triangle_ram-SYN" {  } { { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092937 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangle_ram " "Found entity 1: triangle_ram" {  } { { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954092937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954092937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rubikscam " "Elaborating entity \"Rubikscam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386954093203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMOS_DATA_m Rubikscam.vhd(103) " "Verilog HDL or VHDL warning at Rubikscam.vhd(103): object \"CMOS_DATA_m\" assigned a value but never read" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386954093218 "|Rubikscam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_x Rubikscam.vhd(109) " "Verilog HDL or VHDL warning at Rubikscam.vhd(109): object \"cam_x\" assigned a value but never read" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386954093218 "|Rubikscam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_y Rubikscam.vhd(110) " "Verilog HDL or VHDL warning at Rubikscam.vhd(110): object \"cam_y\" assigned a value but never read" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386954093218 "|Rubikscam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_25 PLL_25:pll_inst " "Elaborating entity \"PLL_25\" for hierarchy \"PLL_25:pll_inst\"" {  } { { "Rubikscam.vhd" "pll_inst" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_25:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_25:pll_inst\|altpll:altpll_component\"" {  } { { "PLL_25.vhd" "altpll_component" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/PLL_25.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_25:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_25:pll_inst\|altpll:altpll_component\"" {  } { { "PLL_25.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/PLL_25.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954093703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_25:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_25:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 10000 " "Parameter \"clk2_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_25 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093718 ""}  } { { "PLL_25.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/PLL_25.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386954093718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "engine.vhd 2 1 " "Using design file engine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENGINE-ENGINE_arch " "Found design unit 1: ENGINE-ENGINE_arch" {  } { { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954093781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ENGINE " "Found entity 1: ENGINE" {  } { { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954093781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386954093781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENGINE ENGINE:engine_inst " "Elaborating entity \"ENGINE\" for hierarchy \"ENGINE:engine_inst\"" {  } { { "Rubikscam.vhd" "engine_inst" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093781 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data engine.vhd(30) " "VHDL Signal Declaration warning at engine.vhd(30): used implicit default value for signal \"ram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386954093812 "|Rubikscam|ENGINE:engine_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_wraddress engine.vhd(32) " "VHDL Signal Declaration warning at engine.vhd(32): used implicit default value for signal \"ram_wraddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386954093812 "|Rubikscam|ENGINE:engine_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_wren engine.vhd(33) " "VHDL Signal Declaration warning at engine.vhd(33): used explicit default value for signal \"ram_wren\" because signal was never assigned a value" {  } { { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1386954093812 "|Rubikscam|ENGINE:engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_ram ENGINE:engine_inst\|triangle_ram:triangle_ram_inst " "Elaborating entity \"triangle_ram\" for hierarchy \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\"" {  } { { "engine.vhd" "triangle_ram_inst" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle_ram.vhd" "altsyncram_component" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/triangles_init.mif " "Parameter \"init_file\" = \"../src/triangles_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954093968 ""}  } { { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386954093968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4vr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4vr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4vr1 " "Found entity 1: altsyncram_4vr1" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386954094218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386954094218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4vr1 ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated " "Elaborating entity \"altsyncram_4vr1\" for hierarchy \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954094218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OUT VGA_OUT:vga_inst " "Elaborating entity \"VGA_OUT\" for hierarchy \"VGA_OUT:vga_inst\"" {  } { { "Rubikscam.vhd" "vga_inst" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954094250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_LA CMOS_LA:CMOS_LA_inst " "Elaborating entity \"CMOS_LA\" for hierarchy \"CMOS_LA:CMOS_LA_inst\"" {  } { { "Rubikscam.vhd" "CMOS_LA_inst" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954094281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CMOS_Config CMOS_LA:CMOS_LA_inst\|I2C_CMOS_Config:I2C_CMOS_Config_inst " "Elaborating entity \"I2C_CMOS_Config\" for hierarchy \"CMOS_LA:CMOS_LA_inst\|I2C_CMOS_Config:I2C_CMOS_Config_inst\"" {  } { { "CMOS_LA.vhd" "I2C_CMOS_Config_inst" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/CMOS_LA.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954094296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller CMOS_LA:CMOS_LA_inst\|I2C_CMOS_Config:I2C_CMOS_Config_inst\|I2C_Controller:I2C_Controller_inst " "Elaborating entity \"I2C_Controller\" for hierarchy \"CMOS_LA:CMOS_LA_inst\|I2C_CMOS_Config:I2C_CMOS_Config_inst\|I2C_Controller:I2C_Controller_inst\"" {  } { { "I2C_CMOS_Config.vhd" "I2C_Controller_inst" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_CMOS_Config.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386954094312 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[31\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[30\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[29\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[28\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[27\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[26\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[25\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[24\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[23\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[22\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[21\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[20\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[19\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[18\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[17\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[16\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[15\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[14\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[13\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[12\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[11\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[10\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[9\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[8\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[7\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[6\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[5\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[4\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[3\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[2\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[1\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[0\] " "Synthesized away node \"ENGINE:engine_inst\|triangle_ram:triangle_ram_inst\|altsyncram:altsyncram_component\|altsyncram_4vr1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4vr1.tdf" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/db/altsyncram_4vr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_ram.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/triangle_ram.vhd" 97 0 0 } } { "engine.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/engine.vhd" 47 0 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954095921 "|Rubikscam|ENGINE:engine_inst|triangle_ram:triangle_ram_inst|altsyncram:altsyncram_component|altsyncram_4vr1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1386954095921 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1386954095921 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386954097312 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1386954097312 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386954097312 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1386954097312 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO_1\[11\]\" is moved to its source" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386954097328 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO_1\[14\]\" is moved to its source" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386954097328 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1386954097328 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_Controller.vhd" 26 -1 0 } } { "I2C_Controller.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_Controller.vhd" 24 -1 0 } } { "I2C_Controller.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_Controller.vhd" 25 -1 0 } } { "I2C_Controller.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_Controller.vhd" 33 -1 0 } } { "I2C_Controller.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/I2C_Controller.vhd" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1386954097343 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1386954097343 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954097640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954097640 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1386954097640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386954097640 "|Rubikscam|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386954097640 "|Rubikscam|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386954097640 "|Rubikscam|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386954097640 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[0\] GPIO_1\[0\] " "Output pin \"GPIO_0\[0\]\" driven by bidirectional pin \"GPIO_1\[0\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[1\] GPIO_1\[1\] " "Output pin \"GPIO_0\[1\]\" driven by bidirectional pin \"GPIO_1\[1\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[2\] GPIO_1\[2\] " "Output pin \"GPIO_0\[2\]\" driven by bidirectional pin \"GPIO_1\[2\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[3\] GPIO_1\[3\] " "Output pin \"GPIO_0\[3\]\" driven by bidirectional pin \"GPIO_1\[3\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[4\] GPIO_1\[4\] " "Output pin \"GPIO_0\[4\]\" driven by bidirectional pin \"GPIO_1\[4\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[5\] GPIO_1\[5\] " "Output pin \"GPIO_0\[5\]\" driven by bidirectional pin \"GPIO_1\[5\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[6\] GPIO_1\[6\] " "Output pin \"GPIO_0\[6\]\" driven by bidirectional pin \"GPIO_1\[6\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[7\] GPIO_1\[7\] " "Output pin \"GPIO_0\[7\]\" driven by bidirectional pin \"GPIO_1\[7\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[8\] GPIO_1\[8\] " "Output pin \"GPIO_0\[8\]\" driven by bidirectional pin \"GPIO_1\[8\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[9\] GPIO_1\[9\] " "Output pin \"GPIO_0\[9\]\" driven by bidirectional pin \"GPIO_1\[9\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[10\] GPIO_1\[10\] " "Output pin \"GPIO_0\[10\]\" driven by bidirectional pin \"GPIO_1\[10\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[12\] GPIO_1\[12\] " "Output pin \"GPIO_0\[12\]\" driven by bidirectional pin \"GPIO_1\[12\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[13\] GPIO_1\[13\] " "Output pin \"GPIO_0\[13\]\" driven by bidirectional pin \"GPIO_1\[13\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[15\] GPIO_1\[15\] " "Output pin \"GPIO_0\[15\]\" driven by bidirectional pin \"GPIO_1\[15\]\" cannot be tri-stated" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 29 -1 0 } } { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 28 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1386954097656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1386954099015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386954099640 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954099640 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954100093 "|Rubikscam|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954100093 "|Rubikscam|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Rubikscam.vhd" "" { Text "C:/cygwin/home/élèves/git/Rubikscam/src/Rubikscam.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386954100093 "|Rubikscam|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1386954100093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "440 " "Implemented 440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386954100109 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386954100109 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1386954100109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386954100109 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1386954100109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386954100109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386954100187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 18:01:40 2013 " "Processing ended: Fri Dec 13 18:01:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386954100187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386954100187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386954100187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386954100187 ""}
