// Seed: 1600946082
module module_0 (
    input supply1 id_0
);
  wire id_2;
  wire id_3;
  wire id_4;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input logic id_3,
    input supply1 id_4,
    input logic id_5,
    input logic id_6,
    input supply0 id_7,
    output tri1 id_8,
    input logic id_9,
    input uwire id_10,
    output supply1 void id_11,
    output logic id_12,
    input tri0 id_13
);
  initial id_12 <= id_9;
  module_0 modCall_1 (id_2);
  always $display(id_9, id_6, id_3, -1, id_3, id_5.id_6);
endmodule
