/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Dis_A */
#define Dis_A__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Dis_A__0__MASK 0x04u
#define Dis_A__0__PC CYREG_PRT2_PC2
#define Dis_A__0__PORT 2u
#define Dis_A__0__SHIFT 2u
#define Dis_A__AG CYREG_PRT2_AG
#define Dis_A__AMUX CYREG_PRT2_AMUX
#define Dis_A__BIE CYREG_PRT2_BIE
#define Dis_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_A__BYP CYREG_PRT2_BYP
#define Dis_A__CTL CYREG_PRT2_CTL
#define Dis_A__DM0 CYREG_PRT2_DM0
#define Dis_A__DM1 CYREG_PRT2_DM1
#define Dis_A__DM2 CYREG_PRT2_DM2
#define Dis_A__DR CYREG_PRT2_DR
#define Dis_A__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_A__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_A__MASK 0x04u
#define Dis_A__PORT 2u
#define Dis_A__PRT CYREG_PRT2_PRT
#define Dis_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_A__PS CYREG_PRT2_PS
#define Dis_A__SHIFT 2u
#define Dis_A__SLW CYREG_PRT2_SLW

/* Dis_B */
#define Dis_B__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Dis_B__0__MASK 0x01u
#define Dis_B__0__PC CYREG_PRT2_PC0
#define Dis_B__0__PORT 2u
#define Dis_B__0__SHIFT 0u
#define Dis_B__AG CYREG_PRT2_AG
#define Dis_B__AMUX CYREG_PRT2_AMUX
#define Dis_B__BIE CYREG_PRT2_BIE
#define Dis_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_B__BYP CYREG_PRT2_BYP
#define Dis_B__CTL CYREG_PRT2_CTL
#define Dis_B__DM0 CYREG_PRT2_DM0
#define Dis_B__DM1 CYREG_PRT2_DM1
#define Dis_B__DM2 CYREG_PRT2_DM2
#define Dis_B__DR CYREG_PRT2_DR
#define Dis_B__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_B__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_B__MASK 0x01u
#define Dis_B__PORT 2u
#define Dis_B__PRT CYREG_PRT2_PRT
#define Dis_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_B__PS CYREG_PRT2_PS
#define Dis_B__SHIFT 0u
#define Dis_B__SLW CYREG_PRT2_SLW

/* Dis_C */
#define Dis_C__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Dis_C__0__MASK 0x10u
#define Dis_C__0__PC CYREG_PRT2_PC4
#define Dis_C__0__PORT 2u
#define Dis_C__0__SHIFT 4u
#define Dis_C__AG CYREG_PRT2_AG
#define Dis_C__AMUX CYREG_PRT2_AMUX
#define Dis_C__BIE CYREG_PRT2_BIE
#define Dis_C__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_C__BYP CYREG_PRT2_BYP
#define Dis_C__CTL CYREG_PRT2_CTL
#define Dis_C__DM0 CYREG_PRT2_DM0
#define Dis_C__DM1 CYREG_PRT2_DM1
#define Dis_C__DM2 CYREG_PRT2_DM2
#define Dis_C__DR CYREG_PRT2_DR
#define Dis_C__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_C__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_C__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_C__MASK 0x10u
#define Dis_C__PORT 2u
#define Dis_C__PRT CYREG_PRT2_PRT
#define Dis_C__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_C__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_C__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_C__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_C__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_C__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_C__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_C__PS CYREG_PRT2_PS
#define Dis_C__SHIFT 4u
#define Dis_C__SLW CYREG_PRT2_SLW

/* Dis_D */
#define Dis_D__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Dis_D__0__MASK 0x40u
#define Dis_D__0__PC CYREG_PRT2_PC6
#define Dis_D__0__PORT 2u
#define Dis_D__0__SHIFT 6u
#define Dis_D__AG CYREG_PRT2_AG
#define Dis_D__AMUX CYREG_PRT2_AMUX
#define Dis_D__BIE CYREG_PRT2_BIE
#define Dis_D__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_D__BYP CYREG_PRT2_BYP
#define Dis_D__CTL CYREG_PRT2_CTL
#define Dis_D__DM0 CYREG_PRT2_DM0
#define Dis_D__DM1 CYREG_PRT2_DM1
#define Dis_D__DM2 CYREG_PRT2_DM2
#define Dis_D__DR CYREG_PRT2_DR
#define Dis_D__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_D__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_D__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_D__MASK 0x40u
#define Dis_D__PORT 2u
#define Dis_D__PRT CYREG_PRT2_PRT
#define Dis_D__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_D__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_D__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_D__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_D__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_D__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_D__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_D__PS CYREG_PRT2_PS
#define Dis_D__SHIFT 6u
#define Dis_D__SLW CYREG_PRT2_SLW

/* Dis_E */
#define Dis_E__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Dis_E__0__MASK 0x80u
#define Dis_E__0__PC CYREG_PRT2_PC7
#define Dis_E__0__PORT 2u
#define Dis_E__0__SHIFT 7u
#define Dis_E__AG CYREG_PRT2_AG
#define Dis_E__AMUX CYREG_PRT2_AMUX
#define Dis_E__BIE CYREG_PRT2_BIE
#define Dis_E__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_E__BYP CYREG_PRT2_BYP
#define Dis_E__CTL CYREG_PRT2_CTL
#define Dis_E__DM0 CYREG_PRT2_DM0
#define Dis_E__DM1 CYREG_PRT2_DM1
#define Dis_E__DM2 CYREG_PRT2_DM2
#define Dis_E__DR CYREG_PRT2_DR
#define Dis_E__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_E__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_E__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_E__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_E__MASK 0x80u
#define Dis_E__PORT 2u
#define Dis_E__PRT CYREG_PRT2_PRT
#define Dis_E__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_E__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_E__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_E__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_E__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_E__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_E__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_E__PS CYREG_PRT2_PS
#define Dis_E__SHIFT 7u
#define Dis_E__SLW CYREG_PRT2_SLW

/* Dis_F */
#define Dis_F__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Dis_F__0__MASK 0x02u
#define Dis_F__0__PC CYREG_PRT2_PC1
#define Dis_F__0__PORT 2u
#define Dis_F__0__SHIFT 1u
#define Dis_F__AG CYREG_PRT2_AG
#define Dis_F__AMUX CYREG_PRT2_AMUX
#define Dis_F__BIE CYREG_PRT2_BIE
#define Dis_F__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_F__BYP CYREG_PRT2_BYP
#define Dis_F__CTL CYREG_PRT2_CTL
#define Dis_F__DM0 CYREG_PRT2_DM0
#define Dis_F__DM1 CYREG_PRT2_DM1
#define Dis_F__DM2 CYREG_PRT2_DM2
#define Dis_F__DR CYREG_PRT2_DR
#define Dis_F__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_F__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_F__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_F__MASK 0x02u
#define Dis_F__PORT 2u
#define Dis_F__PRT CYREG_PRT2_PRT
#define Dis_F__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_F__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_F__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_F__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_F__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_F__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_F__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_F__PS CYREG_PRT2_PS
#define Dis_F__SHIFT 1u
#define Dis_F__SLW CYREG_PRT2_SLW

/* Dis_G */
#define Dis_G__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Dis_G__0__MASK 0x08u
#define Dis_G__0__PC CYREG_PRT2_PC3
#define Dis_G__0__PORT 2u
#define Dis_G__0__SHIFT 3u
#define Dis_G__AG CYREG_PRT2_AG
#define Dis_G__AMUX CYREG_PRT2_AMUX
#define Dis_G__BIE CYREG_PRT2_BIE
#define Dis_G__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_G__BYP CYREG_PRT2_BYP
#define Dis_G__CTL CYREG_PRT2_CTL
#define Dis_G__DM0 CYREG_PRT2_DM0
#define Dis_G__DM1 CYREG_PRT2_DM1
#define Dis_G__DM2 CYREG_PRT2_DM2
#define Dis_G__DR CYREG_PRT2_DR
#define Dis_G__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_G__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_G__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_G__MASK 0x08u
#define Dis_G__PORT 2u
#define Dis_G__PRT CYREG_PRT2_PRT
#define Dis_G__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_G__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_G__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_G__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_G__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_G__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_G__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_G__PS CYREG_PRT2_PS
#define Dis_G__SHIFT 3u
#define Dis_G__SLW CYREG_PRT2_SLW

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x01u
#define isr_2__INTC_NUMBER 0u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Dis_D1 */
#define Dis_D1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Dis_D1__0__MASK 0x80u
#define Dis_D1__0__PC CYREG_PRT1_PC7
#define Dis_D1__0__PORT 1u
#define Dis_D1__0__SHIFT 7u
#define Dis_D1__AG CYREG_PRT1_AG
#define Dis_D1__AMUX CYREG_PRT1_AMUX
#define Dis_D1__BIE CYREG_PRT1_BIE
#define Dis_D1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D1__BYP CYREG_PRT1_BYP
#define Dis_D1__CTL CYREG_PRT1_CTL
#define Dis_D1__DM0 CYREG_PRT1_DM0
#define Dis_D1__DM1 CYREG_PRT1_DM1
#define Dis_D1__DM2 CYREG_PRT1_DM2
#define Dis_D1__DR CYREG_PRT1_DR
#define Dis_D1__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D1__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D1__MASK 0x80u
#define Dis_D1__PORT 1u
#define Dis_D1__PRT CYREG_PRT1_PRT
#define Dis_D1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D1__PS CYREG_PRT1_PS
#define Dis_D1__SHIFT 7u
#define Dis_D1__SLW CYREG_PRT1_SLW

/* Dis_D2 */
#define Dis_D2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Dis_D2__0__MASK 0x20u
#define Dis_D2__0__PC CYREG_PRT1_PC5
#define Dis_D2__0__PORT 1u
#define Dis_D2__0__SHIFT 5u
#define Dis_D2__AG CYREG_PRT1_AG
#define Dis_D2__AMUX CYREG_PRT1_AMUX
#define Dis_D2__BIE CYREG_PRT1_BIE
#define Dis_D2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D2__BYP CYREG_PRT1_BYP
#define Dis_D2__CTL CYREG_PRT1_CTL
#define Dis_D2__DM0 CYREG_PRT1_DM0
#define Dis_D2__DM1 CYREG_PRT1_DM1
#define Dis_D2__DM2 CYREG_PRT1_DM2
#define Dis_D2__DR CYREG_PRT1_DR
#define Dis_D2__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D2__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D2__MASK 0x20u
#define Dis_D2__PORT 1u
#define Dis_D2__PRT CYREG_PRT1_PRT
#define Dis_D2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D2__PS CYREG_PRT1_PS
#define Dis_D2__SHIFT 5u
#define Dis_D2__SLW CYREG_PRT1_SLW

/* Dis_D3 */
#define Dis_D3__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Dis_D3__0__MASK 0x40u
#define Dis_D3__0__PC CYREG_PRT1_PC6
#define Dis_D3__0__PORT 1u
#define Dis_D3__0__SHIFT 6u
#define Dis_D3__AG CYREG_PRT1_AG
#define Dis_D3__AMUX CYREG_PRT1_AMUX
#define Dis_D3__BIE CYREG_PRT1_BIE
#define Dis_D3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D3__BYP CYREG_PRT1_BYP
#define Dis_D3__CTL CYREG_PRT1_CTL
#define Dis_D3__DM0 CYREG_PRT1_DM0
#define Dis_D3__DM1 CYREG_PRT1_DM1
#define Dis_D3__DM2 CYREG_PRT1_DM2
#define Dis_D3__DR CYREG_PRT1_DR
#define Dis_D3__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D3__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D3__MASK 0x40u
#define Dis_D3__PORT 1u
#define Dis_D3__PRT CYREG_PRT1_PRT
#define Dis_D3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D3__PS CYREG_PRT1_PS
#define Dis_D3__SHIFT 6u
#define Dis_D3__SLW CYREG_PRT1_SLW

/* Dis_D4 */
#define Dis_D4__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Dis_D4__0__MASK 0x10u
#define Dis_D4__0__PC CYREG_PRT1_PC4
#define Dis_D4__0__PORT 1u
#define Dis_D4__0__SHIFT 4u
#define Dis_D4__AG CYREG_PRT1_AG
#define Dis_D4__AMUX CYREG_PRT1_AMUX
#define Dis_D4__BIE CYREG_PRT1_BIE
#define Dis_D4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D4__BYP CYREG_PRT1_BYP
#define Dis_D4__CTL CYREG_PRT1_CTL
#define Dis_D4__DM0 CYREG_PRT1_DM0
#define Dis_D4__DM1 CYREG_PRT1_DM1
#define Dis_D4__DM2 CYREG_PRT1_DM2
#define Dis_D4__DR CYREG_PRT1_DR
#define Dis_D4__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D4__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D4__MASK 0x10u
#define Dis_D4__PORT 1u
#define Dis_D4__PRT CYREG_PRT1_PRT
#define Dis_D4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D4__PS CYREG_PRT1_PS
#define Dis_D4__SHIFT 4u
#define Dis_D4__SLW CYREG_PRT1_SLW

/* Dis_DP */
#define Dis_DP__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Dis_DP__0__MASK 0x20u
#define Dis_DP__0__PC CYREG_PRT2_PC5
#define Dis_DP__0__PORT 2u
#define Dis_DP__0__SHIFT 5u
#define Dis_DP__AG CYREG_PRT2_AG
#define Dis_DP__AMUX CYREG_PRT2_AMUX
#define Dis_DP__BIE CYREG_PRT2_BIE
#define Dis_DP__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_DP__BYP CYREG_PRT2_BYP
#define Dis_DP__CTL CYREG_PRT2_CTL
#define Dis_DP__DM0 CYREG_PRT2_DM0
#define Dis_DP__DM1 CYREG_PRT2_DM1
#define Dis_DP__DM2 CYREG_PRT2_DM2
#define Dis_DP__DR CYREG_PRT2_DR
#define Dis_DP__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_DP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_DP__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_DP__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_DP__MASK 0x20u
#define Dis_DP__PORT 2u
#define Dis_DP__PRT CYREG_PRT2_PRT
#define Dis_DP__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_DP__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_DP__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_DP__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_DP__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_DP__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_DP__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_DP__PS CYREG_PRT2_PS
#define Dis_DP__SHIFT 5u
#define Dis_DP__SLW CYREG_PRT2_SLW

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* isr_7Seg */
#define isr_7Seg__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_7Seg__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_7Seg__INTC_MASK 0x02u
#define isr_7Seg__INTC_NUMBER 1u
#define isr_7Seg__INTC_PRIOR_NUM 6u
#define isr_7Seg__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_7Seg__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_7Seg__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Display_Clk */
#define Display_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Display_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Display_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Display_Clk__CFG2_SRC_SEL_MASK 0x07u
#define Display_Clk__INDEX 0x00u
#define Display_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Display_Clk__PM_ACT_MSK 0x01u
#define Display_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Display_Clk__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "7Seg_Display"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
