$date
	Sat Oct 28 17:19:12 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module timer_test $end
$var wire 1 ! TimerAddress $end
$var wire 1 " TimerInterrupt $end
$var wire 32 # cycle [31:0] $end
$var reg 1 $ MemRead $end
$var reg 1 % MemWrite $end
$var reg 32 & address [31:0] $end
$var reg 1 ' clock $end
$var reg 32 ( data [31:0] $end
$var reg 1 ) reset $end
$scope module t $end
$var wire 1 * Acknowledge $end
$var wire 1 + MemRead $end
$var wire 1 , MemWrite $end
$var wire 1 ! TimerAddress $end
$var wire 1 " TimerInterrupt $end
$var wire 1 - TimerRead $end
$var wire 1 . TimerWrite $end
$var wire 32 / address [31:0] $end
$var wire 1 0 clock $end
$var wire 32 1 cycle [31:0] $end
$var wire 32 2 data [31:0] $end
$var wire 32 3 data_1 [31:0] $end
$var wire 32 4 data_out_1 [31:0] $end
$var wire 32 5 data_out_2 [31:0] $end
$var wire 1 6 new_en $end
$var wire 1 7 new_re $end
$var wire 1 8 reset $end
$var wire 1 9 w1 $end
$var wire 1 : w2 $end
$scope module r1 $end
$var wire 1 0 clk $end
$var wire 32 ; d [31:0] $end
$var wire 1 . enable $end
$var wire 1 8 reset $end
$var reg 32 < q [31:0] $end
$upscope $end
$scope module r2 $end
$var wire 1 0 clk $end
$var wire 32 = d [31:0] $end
$var wire 1 > enable $end
$var wire 1 8 reset $end
$var reg 32 ? q [31:0] $end
$upscope $end
$scope module a1 $end
$var wire 3 @ control [2:0] $end
$var wire 32 A inA [31:0] $end
$var wire 32 B inB [31:0] $end
$var wire 1 C negative $end
$var wire 32 D out [31:0] $end
$var wire 1 E zero $end
$upscope $end
$scope module d3 $end
$var wire 1 0 clk $end
$var wire 1 F d $end
$var wire 1 6 enable $end
$var wire 1 7 reset $end
$var reg 1 G q $end
$upscope $end
$scope module t1 $end
$var wire 1 - control $end
$var wire 32 H d [31:0] $end
$var wire 32 I o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz I
bx H
xG
1F
xE
bx D
xC
b1 B
bx A
b0 @
bx ?
1>
bx =
bx <
b0 ;
0:
09
18
17
x6
bx 5
bx 4
bx 3
b0 2
bz 1
00
b0 /
0.
0-
0,
0+
0*
1)
b0 (
0'
b0 &
0%
0$
bz #
x"
0!
$end
#5
0C
0E
b1 3
b1 =
b1 D
b11111111111111111111111111111111 <
06
b11111111111111111111111111111111 4
b0 ?
b0 5
b0 A
b0 H
0G
0"
1'
10
#10
b0 #
b0 1
b0 I
1!
1-
07
0'
00
1$
1+
b11111111111111110000000000011100 &
b11111111111111110000000000011100 /
1:
0)
08
#15
b10 3
b10 =
b10 D
b1 #
b1 1
b1 I
b1 ?
b1 5
b1 A
b1 H
1'
10
#20
0'
00
#25
b11 3
b11 =
b11 D
b10 #
b10 1
b10 I
b10 ?
b10 5
b10 A
b10 H
1'
10
#30
0'
00
#35
b100 3
b100 =
b100 D
b11 #
b11 1
b11 I
b11 ?
b11 5
b11 A
b11 H
1'
10
#40
0'
00
#45
b101 3
b101 =
b101 D
b100 #
b100 1
b100 I
b100 ?
b100 5
b100 A
b100 H
1'
10
#50
bz #
bz 1
bz I
1.
0-
0'
00
1%
1,
0$
0+
b110 (
b110 2
b110 ;
#55
b110 3
b110 =
b110 D
b101 ?
b101 5
b101 A
b101 H
b110 <
b110 4
1'
10
#60
b101 #
b101 1
b101 I
0.
1-
0'
00
0%
0,
1$
1+
#65
b111 3
b111 =
b111 D
b110 #
b110 1
b110 I
b110 ?
16
b110 5
b110 A
b110 H
1'
10
#70
0'
00
#75
b1000 3
b1000 =
b1000 D
b111 #
b111 1
b111 I
1G
1"
b111 ?
06
b111 5
b111 A
b111 H
1'
10
#80
0'
00
#85
b1001 3
b1001 =
b1001 D
b1000 #
b1000 1
b1000 I
b1000 ?
b1000 5
b1000 A
b1000 H
1'
10
#90
0'
00
#95
b1010 3
b1010 =
b1010 D
b1001 #
b1001 1
b1001 I
b1001 ?
b1001 5
b1001 A
b1001 H
1'
10
#100
bz #
bz 1
bz I
17
0-
1*
0'
00
1%
1,
0$
0+
b11111111111111110000000001101100 &
b11111111111111110000000001101100 /
19
0:
#105
b1011 3
b1011 =
b1011 D
b1010 ?
b1010 5
b1010 A
b1010 H
0G
0"
1'
10
#110
0'
00
