

================================================================
== Vitis HLS Report for 'decoder_bit'
================================================================
* Date:           Mon Dec  5 17:43:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |      556|      620|  11.120 us|  12.400 us|  522|  586|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                           |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |decoder_bit_Block_split148_proc3_U0        |decoder_bit_Block_split148_proc3        |      521|      585|  10.420 us|  11.700 us|  521|  585|       no|
        |decoder_bit_Loop_VITIS_LOOP_227_6_proc_U0  |decoder_bit_Loop_VITIS_LOOP_227_6_proc  |       34|       34|   0.680 us|   0.680 us|   34|   34|       no|
        |decoder_bit_Block_split223_proc_U0         |decoder_bit_Block_split223_proc         |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        +-------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |        3|     -|    2601|    2066|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    2801|    2232|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |decoder_bit_Block_split148_proc3_U0        |decoder_bit_Block_split148_proc3        |        3|   0|  2518|  1516|    0|
    |decoder_bit_Block_split223_proc_U0         |decoder_bit_Block_split223_proc         |        0|   0|     2|    20|    0|
    |decoder_bit_Loop_VITIS_LOOP_227_6_proc_U0  |decoder_bit_Loop_VITIS_LOOP_227_6_proc  |        0|   0|    81|   530|    0|
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                      |                                        |        3|   0|  2601|  2066|    0|
    +-------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory          |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_trellis_survivor_V_U  |decoder_bit_temp_trellis_survivor_V  |        1|  0|   0|    0|    64|   33|     1|         2112|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                      |                                     |        1|  0|   0|    0|    64|   33|     1|         2112|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |               Name               | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |best_branch_3_cast_loc_channel_U  |        0|  99|   0|    -|     2|    1|        2|
    |best_branch_loc_channel_U         |        0|  99|   0|    -|     2|   32|       64|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                             |        0| 198|   0|    0|     4|   33|       66|
    +----------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_best_branch_loc_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_temp_trellis_survivor_V             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |decoder_bit_Block_split148_proc3_U0_ap_continue     |       and|   0|  0|   2|           1|           1|
    |decoder_bit_Loop_VITIS_LOOP_227_6_proc_U0_ap_start  |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_best_branch_loc_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp_trellis_survivor_V       |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0|  14|           7|           7|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_best_branch_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp_trellis_survivor_V  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  18|          4|    2|          4|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_best_branch_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp_trellis_survivor_V  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  2|   0|    2|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|   decoder_bit|  return value|
|y0300_dout        |   in|    1|     ap_fifo|         y0300|       pointer|
|y0300_empty_n     |   in|    1|     ap_fifo|         y0300|       pointer|
|y0300_read        |  out|    1|     ap_fifo|         y0300|       pointer|
|y1301_dout        |   in|    1|     ap_fifo|         y1301|       pointer|
|y1301_empty_n     |   in|    1|     ap_fifo|         y1301|       pointer|
|y1301_read        |  out|    1|     ap_fifo|         y1301|       pointer|
|output302_din     |  out|    1|     ap_fifo|     output302|       pointer|
|output302_full_n  |   in|    1|     ap_fifo|     output302|       pointer|
|output302_write   |  out|    1|     ap_fifo|     output302|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

