 Timing Path to outRegS/Q_reg[31]/D 
  
 Path Start Point : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[31]/CK       DFF_X1        Rise  0.1340 0.0140 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[31]/Q        DFF_X1        Fall  0.2230 0.0890 0.0070 0.708933 1.54936  2.25829           1       56.7634  MF            | 
|    inRegB/Q[31]                            Fall  0.2230 0.0000                                                                           | 
|    A32/B[31]                               Fall  0.2230 0.0000                                                                           | 
|    A32/i_0_525/A             INV_X1        Fall  0.2230 0.0000 0.0070          1.54936                                                   | 
|    A32/i_0_525/ZN            INV_X1        Rise  0.2400 0.0170 0.0120 0.346788 3.58569  3.93247           2       56.7634                | 
|    A32/i_0_196/B1            OAI21_X1      Rise  0.2400 0.0000 0.0120          1.66205                                                   | 
|    A32/i_0_196/ZN            OAI21_X1      Fall  0.2550 0.0150 0.0060 1.15248  0.894119 2.0466            1       56.7634                | 
|    A32/Sum[31]                             Fall  0.2550 0.0000                                                                           | 
|    outRegS/D[31]                           Fall  0.2550 0.0000                                                                           | 
|    outRegS/i_0_33/A2         AND2_X1       Fall  0.2550 0.0000 0.0060          0.894119                                                  | 
|    outRegS/i_0_33/ZN         AND2_X1       Fall  0.2850 0.0300 0.0060 0.906516 1.06234  1.96886           1       56.7634                | 
|    outRegS/Q_reg[31]/D       DFF_X1        Fall  0.2850 0.0000 0.0060          1.06234                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[31]/CK               DFF_X1        Rise  0.2350 0.0010 0.1640          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2350 0.2350 | 
| library hold check                        |  0.0100 0.2450 | 
| data required time                        |  0.2450        | 
|                                           |                | 
| data arrival time                         |  0.2850        | 
| data required time                        | -0.2450        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[29]/D 
  
 Path Start Point : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[29]/CK       DFF_X1        Rise  0.1360 0.0160 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[29]/Q        DFF_X1        Rise  0.2350 0.0990 0.0130 0.923247 3.0532   3.97644           2       56.7634  MF            | 
|    inRegB/Q[29]                            Rise  0.2350 0.0000                                                                           | 
|    A32/B[29]                               Rise  0.2350 0.0000                                                                           | 
|    A32/i_0_291/A1            AOI22_X1      Rise  0.2350 0.0000 0.0130          1.68751                                                   | 
|    A32/i_0_291/ZN            AOI22_X1      Fall  0.2550 0.0200 0.0120 0.962678 2.99121  3.95389           2       56.7634                | 
|    A32/i_0_148/C1            OAI211_X1     Fall  0.2550 0.0000 0.0120          1.44185                                                   | 
|    A32/i_0_148/ZN            OAI211_X1     Rise  0.2840 0.0290 0.0110 0.481585 0.894119 1.3757            1       56.7634                | 
|    A32/Sum[29]                             Rise  0.2840 0.0000                                                                           | 
|    outRegS/D[29]                           Rise  0.2840 0.0000                                                                           | 
|    outRegS/i_0_31/A2         AND2_X1       Rise  0.2840 0.0000 0.0110          0.97463                                                   | 
|    outRegS/i_0_31/ZN         AND2_X1       Rise  0.3160 0.0320 0.0090 0.638422 1.06234  1.70076           1       56.7634                | 
|    outRegS/Q_reg[29]/D       DFF_X1        Rise  0.3160 0.0000 0.0090          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[29]/CK               DFF_X1        Rise  0.2430 0.0090 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0230 0.2660 | 
| data required time                        |  0.2660        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[30]/D 
  
 Path Start Point : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[30]/CK       DFF_X1        Rise  0.1340 0.0140 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[30]/Q        DFF_X1        Rise  0.2380 0.1040 0.0170 1.53864  4.52313  6.06177           3       56.7634  MF            | 
|    inRegB/Q[30]                            Rise  0.2380 0.0000                                                                           | 
|    A32/B[30]                               Rise  0.2380 0.0000                                                                           | 
|    A32/i_0_656/A2            NOR2_X1       Rise  0.2380 0.0000 0.0170          1.65135                                                   | 
|    A32/i_0_656/ZN            NOR2_X1       Fall  0.2540 0.0160 0.0080 1.03374  3.0847   4.11844           2       56.7634                | 
|    A32/i_0_509/A             INV_X1        Fall  0.2540 0.0000 0.0080          1.54936                                                   | 
|    A32/i_0_509/ZN            INV_X1        Rise  0.2820 0.0280 0.0210 2.22885  6.02411  8.25296           4       56.7634                | 
|    A32/i_0_151/B1            AOI22_X1      Rise  0.2820 0.0000 0.0210          1.58401                                                   | 
|    A32/i_0_151/ZN            AOI22_X1      Fall  0.3040 0.0220 0.0080 1.09056  0.894119 1.98468           1       56.7634                | 
|    A32/Sum[30]                             Fall  0.3040 0.0000                                                                           | 
|    outRegS/D[30]                           Fall  0.3040 0.0000                                                                           | 
|    outRegS/i_0_32/A2         AND2_X1       Fall  0.3040 0.0000 0.0080          0.894119                                                  | 
|    outRegS/i_0_32/ZN         AND2_X1       Fall  0.3340 0.0300 0.0060 0.47334  1.06234  1.53568           1       56.7634                | 
|    outRegS/Q_reg[30]/D       DFF_X1        Fall  0.3340 0.0000 0.0060          1.06234                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[30]/CK               DFF_X1        Rise  0.2430 0.0090 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0100 0.2530 | 
| data required time                        |  0.2530        | 
|                                           |                | 
| data arrival time                         |  0.3340        | 
| data required time                        | -0.2530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[28]/D 
  
 Path Start Point : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[28]/CK       DFF_X1        Rise  0.1360 0.0160 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[28]/Q        DFF_X1        Rise  0.2460 0.1100 0.0240 1.78956  7.39215  9.18171           5       56.7634  MF            | 
|    inRegB/Q[28]                            Rise  0.2460 0.0000                                                                           | 
|    A32/B[28]                               Rise  0.2460 0.0000                                                                           | 
|    A32/i_0_289/A1            AOI22_X1      Rise  0.2460 0.0000 0.0240          1.68751                                                   | 
|    A32/i_0_289/ZN            AOI22_X1      Fall  0.2820 0.0360 0.0220 1.957    7.48814  9.44514           5       56.7634                | 
|    A32/i_0_145/B1            OAI21_X1      Fall  0.2820 0.0000 0.0220          1.45983                                                   | 
|    A32/i_0_145/ZN            OAI21_X1      Rise  0.3120 0.0300 0.0100 0.481585 0.894119 1.3757            1       56.7634                | 
|    A32/Sum[28]                             Rise  0.3120 0.0000                                                                           | 
|    outRegS/D[28]                           Rise  0.3120 0.0000                                                                           | 
|    outRegS/i_0_30/A2         AND2_X1       Rise  0.3120 0.0000 0.0100          0.97463                                                   | 
|    outRegS/i_0_30/ZN         AND2_X1       Rise  0.3430 0.0310 0.0080 0.480032 1.06234  1.54237           1       56.7634                | 
|    outRegS/Q_reg[28]/D       DFF_X1        Rise  0.3430 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[28]/CK               DFF_X1        Rise  0.2390 0.0050 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2390 0.2390 | 
| library hold check                        |  0.0230 0.2620 | 
| data required time                        |  0.2620        | 
|                                           |                | 
| data arrival time                         |  0.3430        | 
| data required time                        | -0.2620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[27]/D 
  
 Path Start Point : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[27]/CK       DFF_X1        Rise  0.1360 0.0160 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[27]/Q        DFF_X1        Rise  0.2350 0.0990 0.0120 0.791529 3.0532   3.84473           2       56.7634  MF            | 
|    inRegB/Q[27]                            Rise  0.2350 0.0000                                                                           | 
|    A32/B[27]                               Rise  0.2350 0.0000                                                                           | 
|    A32/i_0_287/A1            AOI22_X1      Rise  0.2350 0.0000 0.0120          1.68751                                                   | 
|    A32/i_0_287/ZN            AOI22_X1      Fall  0.2580 0.0230 0.0140 0.739377 4.6239   5.36328           3       56.7634                | 
|    A32/i_0_286/A             INV_X1        Fall  0.2580 0.0000 0.0140          1.54936                                                   | 
|    A32/i_0_286/ZN            INV_X1        Rise  0.2950 0.0370 0.0270 1.86753  8.94717  10.8147           5       56.7634                | 
|    A32/i_0_143/B1            AOI222_X1     Rise  0.2950 0.0000 0.0270          1.57913                                                   | 
|    A32/i_0_143/ZN            AOI222_X1     Fall  0.3220 0.0270 0.0110 1.16579  1.54936  2.71515           1       56.7634                | 
|    A32/i_0_142/A             INV_X1        Fall  0.3220 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_142/ZN            INV_X1        Rise  0.3340 0.0120 0.0070 0.386334 0.894119 1.28045           1       56.7634                | 
|    A32/Sum[27]                             Rise  0.3340 0.0000                                                                           | 
|    outRegS/D[27]                           Rise  0.3340 0.0000                                                                           | 
|    outRegS/i_0_29/A2         AND2_X1       Rise  0.3340 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_29/ZN         AND2_X1       Rise  0.3660 0.0320 0.0100 1.22976  1.06234  2.2921            1       56.7634                | 
|    outRegS/Q_reg[27]/D       DFF_X1        Rise  0.3660 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[27]/CK               DFF_X1        Rise  0.2430 0.0090 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0230 0.2660 | 
| data required time                        |  0.2660        | 
|                                           |                | 
| data arrival time                         |  0.3660        | 
| data required time                        | -0.2660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1000        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[26]/D 
  
 Path Start Point : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[26]/CK       DFF_X1        Rise  0.1360 0.0160 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[26]/Q        DFF_X1        Rise  0.2350 0.0990 0.0130 0.931577 3.0532   3.98477           2       56.7634  MF            | 
|    inRegB/Q[26]                            Rise  0.2350 0.0000                                                                           | 
|    A32/B[26]                               Rise  0.2350 0.0000                                                                           | 
|    A32/i_0_285/A1            AOI22_X1      Rise  0.2350 0.0000 0.0130          1.68751                                                   | 
|    A32/i_0_285/ZN            AOI22_X1      Fall  0.2600 0.0250 0.0160 2.17063  4.41613  6.58677           3       56.7634                | 
|    A32/i_0_284/A             INV_X1        Fall  0.2600 0.0000 0.0160          1.54936                                                   | 
|    A32/i_0_284/ZN            INV_X1        Rise  0.3020 0.0420 0.0300 3.01215  9.16274  12.1749           5       56.7634                | 
|    A32/i_0_140/B1            AOI222_X1     Rise  0.3020 0.0000 0.0300          1.57913                                                   | 
|    A32/i_0_140/ZN            AOI222_X1     Fall  0.3300 0.0280 0.0110 1.16579  1.54936  2.71515           1       56.7634                | 
|    A32/i_0_139/A             INV_X1        Fall  0.3300 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_139/ZN            INV_X1        Rise  0.3420 0.0120 0.0060 0.170352 0.894119 1.06447           1       56.7634                | 
|    A32/Sum[26]                             Rise  0.3420 0.0000                                                                           | 
|    outRegS/D[26]                           Rise  0.3420 0.0000                                                                           | 
|    outRegS/i_0_28/A2         AND2_X1       Rise  0.3420 0.0000 0.0060          0.97463                                                   | 
|    outRegS/i_0_28/ZN         AND2_X1       Rise  0.3740 0.0320 0.0100 1.22976  1.06234  2.2921            1       56.7634                | 
|    outRegS/Q_reg[26]/D       DFF_X1        Rise  0.3740 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[26]/CK               DFF_X1        Rise  0.2380 0.0040 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2380 0.2380 | 
| library hold check                        |  0.0230 0.2610 | 
| data required time                        |  0.2610        | 
|                                           |                | 
| data arrival time                         |  0.3740        | 
| data required time                        | -0.2610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[23]/D 
  
 Path Start Point : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[23]/CK       DFF_X1        Rise  0.1350 0.0150 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[23]/Q        DFF_X1        Rise  0.2420 0.1070 0.0200 1.65766  6.03058  7.68825           4       56.7634  MF            | 
|    inRegB/Q[23]                            Rise  0.2420 0.0000                                                                           | 
|    A32/B[23]                               Rise  0.2420 0.0000                                                                           | 
|    A32/i_0_279/A1            AOI22_X1      Rise  0.2420 0.0000 0.0200          1.68751                                                   | 
|    A32/i_0_279/ZN            AOI22_X1      Fall  0.2760 0.0340 0.0210 4.76152  4.60996  9.37149           3       56.7634                | 
|    A32/i_0_132/B2            OAI21_X1      Fall  0.2770 0.0010 0.0210          1.55833                                                   | 
|    A32/i_0_132/ZN            OAI21_X1      Rise  0.3150 0.0380 0.0120 0.482078 1.50088  1.98296           1       56.7634                | 
|    A32/i_0_131/C2            AOI222_X1     Rise  0.3150 0.0000 0.0120          1.58671                                                   | 
|    A32/i_0_131/ZN            AOI222_X1     Fall  0.3380 0.0230 0.0110 0.963663 1.54936  2.51302           1       56.7634                | 
|    A32/i_0_130/A             INV_X1        Fall  0.3380 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_130/ZN            INV_X1        Rise  0.3500 0.0120 0.0070 0.317889 0.894119 1.21201           1       56.7634                | 
|    A32/Sum[23]                             Rise  0.3500 0.0000                                                                           | 
|    outRegS/D[23]                           Rise  0.3500 0.0000                                                                           | 
|    outRegS/i_0_25/A2         AND2_X1       Rise  0.3500 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_25/ZN         AND2_X1       Rise  0.3800 0.0300 0.0080 0.479615 1.06234  1.54196           1       56.7634                | 
|    outRegS/Q_reg[23]/D       DFF_X1        Rise  0.3800 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[23]/CK               DFF_X1        Rise  0.2430 0.0090 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0230 0.2660 | 
| data required time                        |  0.2660        | 
|                                           |                | 
| data arrival time                         |  0.3800        | 
| data required time                        | -0.2660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[24]/D 
  
 Path Start Point : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[24]/CK       DFF_X1        Rise  0.1340 0.0140 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[24]/Q        DFF_X1        Rise  0.2410 0.1070 0.0200 1.73444  5.86759  7.60203           4       56.7634  MF            | 
|    inRegB/Q[24]                            Rise  0.2410 0.0000                                                                           | 
|    A32/B[24]                               Rise  0.2410 0.0000                                                                           | 
|    A32/i_0_281/A1            AOI22_X1      Rise  0.2410 0.0000 0.0200          1.68751                                                   | 
|    A32/i_0_281/ZN            AOI22_X1      Fall  0.2750 0.0340 0.0210 4.8681   4.41613  9.28423           3       56.7634                | 
|    A32/i_0_280/A             INV_X1        Fall  0.2760 0.0010 0.0210          1.54936                                                   | 
|    A32/i_0_280/ZN            INV_X1        Rise  0.3170 0.0410 0.0270 1.70424  9.08698  10.7912           5       56.7634                | 
|    A32/i_0_134/B1            AOI222_X1     Rise  0.3170 0.0000 0.0270          1.57913                                                   | 
|    A32/i_0_134/ZN            AOI222_X1     Fall  0.3420 0.0250 0.0100 0.480107 1.54936  2.02947           1       56.7634                | 
|    A32/i_0_133/A             INV_X1        Fall  0.3420 0.0000 0.0100          1.54936                                                   | 
|    A32/i_0_133/ZN            INV_X1        Rise  0.3540 0.0120 0.0070 0.512577 0.894119 1.4067            1       56.7634                | 
|    A32/Sum[24]                             Rise  0.3540 0.0000                                                                           | 
|    outRegS/D[24]                           Rise  0.3540 0.0000                                                                           | 
|    outRegS/i_0_26/A2         AND2_X1       Rise  0.3540 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_26/ZN         AND2_X1       Rise  0.3840 0.0300 0.0080 0.479615 1.06234  1.54196           1       56.7634                | 
|    outRegS/Q_reg[24]/D       DFF_X1        Rise  0.3840 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[24]/CK               DFF_X1        Rise  0.2430 0.0090 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0230 0.2660 | 
| data required time                        |  0.2660        | 
|                                           |                | 
| data arrival time                         |  0.3840        | 
| data required time                        | -0.2660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[25]/D 
  
 Path Start Point : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0750 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0770 0.0020 0.0270          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1200 0.0430 0.0250 47.759   27.4061  75.1651           32      61.4314  mFA  K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[25]/CK       DFF_X1        Rise  0.1350 0.0150 0.0250          0.949653                                    MmF           | 
|    inRegB/Q_reg[25]/Q        DFF_X1        Rise  0.2440 0.1090 0.0230 2.52591  6.18222  8.70812           4       56.7634  MF            | 
|    inRegB/Q[25]                            Rise  0.2440 0.0000                                                                           | 
|    A32/B[25]                               Rise  0.2440 0.0000                                                                           | 
|    A32/i_0_283/A1            AOI22_X1      Rise  0.2440 0.0000 0.0230          1.68751                                                   | 
|    A32/i_0_283/ZN            AOI22_X1      Fall  0.2760 0.0320 0.0190 5.01499  2.98275  7.99774           2       56.7634                | 
|    A32/i_0_282/A             INV_X1        Fall  0.2770 0.0010 0.0190          1.54936                                                   | 
|    A32/i_0_282/ZN            INV_X1        Rise  0.3220 0.0450 0.0320 2.37046  10.6942  13.0647           6       56.7634                | 
|    A32/i_0_137/B1            AOI222_X1     Rise  0.3220 0.0000 0.0320          1.57913                                                   | 
|    A32/i_0_137/ZN            AOI222_X1     Fall  0.3490 0.0270 0.0100 0.483678 1.54936  2.03304           1       56.7634                | 
|    A32/i_0_136/A             INV_X1        Fall  0.3490 0.0000 0.0100          1.54936                                                   | 
|    A32/i_0_136/ZN            INV_X1        Rise  0.3610 0.0120 0.0070 0.479615 0.894119 1.37373           1       56.7634                | 
|    A32/Sum[25]                             Rise  0.3610 0.0000                                                                           | 
|    outRegS/D[25]                           Rise  0.3610 0.0000                                                                           | 
|    outRegS/i_0_27/A2         AND2_X1       Rise  0.3610 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_27/ZN         AND2_X1       Rise  0.3910 0.0300 0.0080 0.588627 1.06234  1.65097           1       56.7634                | 
|    outRegS/Q_reg[25]/D       DFF_X1        Rise  0.3910 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     mF            | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.173076 1.8122   1.98528           1       56.7634  mF   K/M      | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      mFA           | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.2340 0.1820 0.1640 37.0826  30.3889  67.4715           32      56.7634  mFA  K/M      | 
|    outRegS/Q_reg[25]/CK               DFF_X1        Rise  0.2430 0.0090 0.1630          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0230 0.2660 | 
| data required time                        |  0.2660        | 
|                                           |                | 
| data arrival time                         |  0.3910        | 
| data required time                        | -0.2660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1250        | 
--------------------------------------------------------------


 Timing Path to outRegU/Q_reg[0]/D 
  
 Path Start Point : outRegU/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegU/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 2.57194  1.94799  4.51993           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0750 0.0750 0.0270 17.7593  10.5846  28.3439           4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0              Rise  0.0750 0.0000                                                                           | 
|    outRegU/clk_CTS_1_PP_0              Rise  0.0750 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    outRegU/Q_reg[0]/CK       DFF_X1    Rise  0.0760 0.0010 0.0270          0.949653                                    MmF           | 
|    outRegU/Q_reg[0]/Q        DFF_X1    Fall  0.1800 0.1040 0.0160 0.596891 11.4131  12.01             2       56.7634  MF            | 
|    outRegU/i_0_1/A1          NOR2_X1   Fall  0.1800 0.0000 0.0160          1.41309                                                   | 
|    outRegU/i_0_1/ZN          NOR2_X1   Rise  0.2060 0.0260 0.0160 0.21294  1.47055  1.68349           1       56.7634                | 
|    outRegU/i_0_0/B           AOI211_X1 Rise  0.2060 0.0000 0.0160          1.65842                                                   | 
|    outRegU/i_0_0/ZN          AOI211_X1 Fall  0.2200 0.0140 0.0080 0.477849 1.06234  1.54019           1       56.7634                | 
|    outRegU/Q_reg[0]/D        DFF_X1    Fall  0.2200 0.0000 0.0080          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegU/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 2.57193  2.20099  4.77293           2       56.7634  c    K/M      | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0760 0.0760 0.0280 17.7593  11.6707  29.43             4       56.7634  mF   K/M      | 
|    outRegO/clk_CTS_1_PP_0              Rise  0.0760 0.0000                                                                           | 
|    outRegU/clk_CTS_1_PP_0              Rise  0.0760 0.0000                                                                           | 
|    outRegU/Q_reg[0]/CK       DFF_X1    Rise  0.0770 0.0010 0.0280          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0770 0.0770 | 
| library hold check                        |  0.0080 0.0850 | 
| data required time                        |  0.0850        | 
|                                           |                | 
| data arrival time                         |  0.2200        | 
| data required time                        | -0.0850        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1350        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1773M, PVMEM - 2633M)
