#!/usr/bin/env python3
"""
æµ‹è¯•TDDä¿®å¤æ•ˆæœ - å¤ç°test-10.logé—®é¢˜å¹¶éªŒè¯ä¿®å¤
"""

import sys
import asyncio
import logging
import tempfile
import shutil
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
project_root = Path(__file__).parent
sys.path.insert(0, str(project_root))

from config.config import FrameworkConfig
from core.enhanced_centralized_coordinator import EnhancedCentralizedCoordinator
from extensions.test_driven_coordinator import TestDrivenCoordinator, TestDrivenConfig
from core.file_manager import get_file_manager, initialize_file_manager
import datetime


def setup_logging():
    """è®¾ç½®è¯¦ç»†æ—¥å¿—"""
    logging.basicConfig(
        level=logging.INFO,
        format='%(asctime)s - %(name)s - %(levelname)s - %(message)s',
        handlers=[
            logging.StreamHandler(),
            logging.FileHandler('test_tdd_fixes.log')
        ]
    )


def create_mock_design_files():
    """åˆ›å»ºæ¨¡æ‹Ÿçš„è®¾è®¡æ–‡ä»¶æ¥æµ‹è¯•å†å²æ–‡ä»¶æ··åˆé—®é¢˜"""
    file_manager = get_file_manager()
    
    # æ¨¡æ‹Ÿå†å²ç‰ˆæœ¬çš„è®¾è®¡æ–‡ä»¶
    historical_designs = [
        ("simple_adder_v1.v", "verilog", "æ¨¡æ‹Ÿå†å²ç‰ˆæœ¬1"),
        ("simple_adder_v2.v", "verilog", "æ¨¡æ‹Ÿå†å²ç‰ˆæœ¬2"), 
        ("simple_adder_v3.v", "verilog", "æ¨¡æ‹Ÿå†å²ç‰ˆæœ¬3")
    ]
    
    historical_testbenches = [
        ("simple_adder_tb_v1.v", "testbench", "æ¨¡æ‹Ÿå†å²æµ‹è¯•å°1"),
        ("simple_adder_tb_v2.v", "testbench", "æ¨¡æ‹Ÿå†å²æµ‹è¯•å°2")
    ]
    
    print("ğŸ—ï¸ åˆ›å»ºæ¨¡æ‹Ÿå†å²æ–‡ä»¶...")
    
    saved_files = {"designs": [], "testbenches": []}
    
    # åˆ›å»ºå†å²è®¾è®¡æ–‡ä»¶
    for filename, file_type, description in historical_designs:
        content = f"""module simple_adder(
    input [7:0] a, b,
    output [7:0] sum
);
    assign sum = a + b;  // {description}
endmodule"""
        
        file_ref = file_manager.save_file(
            content=content,
            filename=filename,
            file_type=file_type,
            created_by="test_script",
            description=description
        )
        saved_files["designs"].append(file_ref)
        print(f"  âœ… åˆ›å»ºè®¾è®¡æ–‡ä»¶: {filename}")
    
    # åˆ›å»ºå†å²æµ‹è¯•å°æ–‡ä»¶
    for filename, file_type, description in historical_testbenches:
        content = f"""module simple_adder_tb;
    reg [7:0] a, b;
    wire [7:0] sum;
    
    simple_adder uut(.a(a), .b(b), .sum(sum));
    
    initial begin
        $dumpfile("simple_adder.vcd");
        $dumpvars(0, simple_adder_tb);
        
        // {description}
        a = 8'h10; b = 8'h20; #10;
        $display("a=%h, b=%h, sum=%h", a, b, sum);
        
        $finish;
    end
endmodule"""
        
        file_ref = file_manager.save_file(
            content=content,
            filename=filename,
            file_type=file_type,
            created_by="test_script",
            description=description
        )
        saved_files["testbenches"].append(file_ref)
        print(f"  âœ… åˆ›å»ºæµ‹è¯•å°æ–‡ä»¶: {filename}")
    
    return saved_files


def create_current_iteration_files():
    """åˆ›å»ºå½“å‰è¿­ä»£çš„æ–‡ä»¶ï¼ˆæœ€æ–°ç‰ˆæœ¬ï¼‰"""
    file_manager = get_file_manager()
    
    print("ğŸ†• åˆ›å»ºå½“å‰è¿­ä»£æ–‡ä»¶...")
    
    # å½“å‰è¿­ä»£çš„è®¾è®¡æ–‡ä»¶
    current_design_content = """module simple_adder(
    input [7:0] a, b,
    output [8:0] sum  // ä¿®æ­£ï¼šåº”è¯¥æ˜¯9ä½è¾“å‡ºé˜²æ­¢æº¢å‡º
);
    assign sum = a + b;  // å½“å‰æœ€æ–°ç‰ˆæœ¬
endmodule"""
    
    current_design = file_manager.save_file(
        content=current_design_content,
        filename="simple_adder_current.v",
        file_type="verilog",
        created_by="enhanced_real_verilog_agent",
        description="å½“å‰è¿­ä»£çš„è®¾è®¡æ–‡ä»¶"
    )
    
    # å½“å‰è¿­ä»£çš„æµ‹è¯•å°
    current_testbench_content = """module simple_adder_tb;
    reg [7:0] a, b;
    wire [8:0] sum;  // åŒ¹é…è®¾è®¡çš„9ä½è¾“å‡º
    
    simple_adder uut(.a(a), .b(b), .sum(sum));
    
    initial begin
        $dumpfile("simple_adder.vcd");
        $dumpvars(0, simple_adder_tb);
        
        // å½“å‰è¿­ä»£æµ‹è¯•ç”¨ä¾‹
        a = 8'hFF; b = 8'hFF; #10;  // æµ‹è¯•æœ€å¤§å€¼ç›¸åŠ 
        if (sum == 9'h1FE) 
            $display("PASS: a=%h, b=%h, sum=%h", a, b, sum);
        else
            $display("FAIL: a=%h, b=%h, sum=%h (expected 1FE)", a, b, sum);
        
        a = 8'h00; b = 8'h00; #10;  // æµ‹è¯•é›¶å€¼
        if (sum == 9'h000)
            $display("PASS: a=%h, b=%h, sum=%h", a, b, sum);
        else
            $display("FAIL: a=%h, b=%h, sum=%h (expected 000)", a, b, sum);
            
        $finish;
    end
endmodule"""
    
    current_testbench = file_manager.save_file(
        content=current_testbench_content,
        filename="simple_adder_tb_current.v",
        file_type="testbench", 
        created_by="enhanced_real_code_reviewer",
        description="å½“å‰è¿­ä»£çš„æµ‹è¯•å°æ–‡ä»¶"
    )
    
    print(f"  âœ… åˆ›å»ºå½“å‰è®¾è®¡æ–‡ä»¶: {current_design.file_path}")
    print(f"  âœ… åˆ›å»ºå½“å‰æµ‹è¯•å°æ–‡ä»¶: {current_testbench.file_path}") 
    
    return {
        "design": current_design,
        "testbench": current_testbench
    }


async def test_old_behavior_simulation():
    """æµ‹è¯•ä¿®å¤å‰çš„è¡Œä¸ºï¼ˆåº”è¯¥ä¼šå‡ºç°æ–‡ä»¶æ··åˆé—®é¢˜ï¼‰"""
    print("\n" + "="*60)
    print("ğŸ” æµ‹è¯•ä¿®å¤å‰è¡Œä¸ºæ¨¡æ‹Ÿï¼ˆå†å²æ–‡ä»¶æ··åˆé—®é¢˜ï¼‰")
    print("="*60)
    
    file_manager = get_file_manager()
    
    # è·å–æ‰€æœ‰å†å²æ–‡ä»¶ï¼ˆæ¨¡æ‹Ÿä¿®å¤å‰çš„è¡Œä¸ºï¼‰
    all_verilog_files = file_manager.get_files_by_type("verilog")
    all_testbench_files = file_manager.get_files_by_type("testbench")
    
    print(f"ğŸ“Š æ–‡ä»¶ç®¡ç†å™¨çŠ¶æ€:")
    print(f"  - Verilogè®¾è®¡æ–‡ä»¶: {len(all_verilog_files)} ä¸ª")
    print(f"  - æµ‹è¯•å°æ–‡ä»¶: {len(all_testbench_files)} ä¸ª")
    
    print(f"\nğŸ“‹ æ‰€æœ‰Verilogæ–‡ä»¶:")
    for i, file_ref in enumerate(all_verilog_files):
        print(f"  {i+1}. {Path(file_ref.file_path).name} (åˆ›å»ºäº: {file_ref.created_at})")
    
    print(f"\nğŸ“‹ æ‰€æœ‰æµ‹è¯•å°æ–‡ä»¶:")
    for i, file_ref in enumerate(all_testbench_files):
        print(f"  {i+1}. {Path(file_ref.file_path).name} (åˆ›å»ºäº: {file_ref.created_at})")
    
    # æ¨¡æ‹Ÿæ—§ç‰ˆæœ¬ä¼šä¼ é€’æ‰€æœ‰æ–‡ä»¶åˆ°ç¼–è¯‘å™¨
    all_verilog_paths = [f.file_path for f in all_verilog_files]
    print(f"\nâš ï¸ æ—§ç‰ˆæœ¬è¡Œä¸º: ä¼šå°† {len(all_verilog_paths)} ä¸ªè®¾è®¡æ–‡ä»¶å…¨éƒ¨ä¼ é€’ç»™ç¼–è¯‘å™¨")
    print("   è¿™ä¼šå¯¼è‡´ 'No top level modules' é”™è¯¯")
    
    return {
        "total_verilog_files": len(all_verilog_files),
        "total_testbench_files": len(all_testbench_files),
        "would_compile_files": len(all_verilog_paths)
    }


async def test_new_behavior():
    """æµ‹è¯•ä¿®å¤åçš„è¡Œä¸ºï¼ˆåº”è¯¥åªé€‰æ‹©å½“å‰è¿­ä»£æ–‡ä»¶ï¼‰"""
    print("\n" + "="*60)
    print("ğŸ”§ æµ‹è¯•ä¿®å¤åè¡Œä¸ºï¼ˆæ™ºèƒ½æ–‡ä»¶é€‰æ‹©ï¼‰")  
    print("="*60)
    
    # åˆ›å»ºTDDåè°ƒå™¨
    config = FrameworkConfig.from_env()
    base_coordinator = EnhancedCentralizedCoordinator(config)
    tdd_config = TestDrivenConfig(max_iterations=1)
    tdd_coordinator = TestDrivenCoordinator(base_coordinator, tdd_config)
    
    # æ¨¡æ‹Ÿè®¾è®¡é˜¶æ®µçš„ç»“æœï¼ˆæ²¡æœ‰æ˜ç¡®çš„æ–‡ä»¶å¼•ç”¨ï¼Œä¼šè§¦å‘ä»æ–‡ä»¶ç®¡ç†å™¨è·å–ï¼‰
    mock_design_result = {
        "success": True,
        "tool_results": []  # ç©ºçš„å·¥å…·ç»“æœï¼Œä¼šè§¦å‘ä»æ–‡ä»¶ç®¡ç†å™¨è·å–
    }
    
    print("ğŸ”„ æµ‹è¯•æ–‡ä»¶å¼•ç”¨æå–é€»è¾‘...")
    extracted_refs = tdd_coordinator._extract_file_references(mock_design_result)
    
    print(f"\nğŸ“Š æ–‡ä»¶å¼•ç”¨æå–ç»“æœ:")
    print(f"  - æå–åˆ°çš„æ–‡ä»¶æ•°é‡: {len(extracted_refs)}")
    
    for i, file_ref in enumerate(extracted_refs):
        if isinstance(file_ref, dict):
            filename = Path(file_ref.get("file_path", "")).name
            file_type = file_ref.get("file_type", "unknown")
            file_id = file_ref.get("file_id", "N/A")
            print(f"  {i+1}. {filename} (ç±»å‹: {file_type}, ID: {file_id})")
    
    # æµ‹è¯•æµ‹è¯•é˜¶æ®µçš„æ–‡ä»¶å‡†å¤‡
    print(f"\nğŸ§ª æµ‹è¯•æµ‹è¯•é˜¶æ®µæ–‡ä»¶å‡†å¤‡...")
    
    # åˆ†ç¦»è®¾è®¡æ–‡ä»¶å’Œæµ‹è¯•å°æ–‡ä»¶
    design_files = [ref for ref in extracted_refs if ref.get("file_type") == "verilog"]
    testbench_files = [ref for ref in extracted_refs if ref.get("file_type") == "testbench"]
    
    print(f"  - è®¾è®¡æ–‡ä»¶: {len(design_files)} ä¸ª")
    for design in design_files:
        print(f"    âœ… {Path(design['file_path']).name}")
    
    print(f"  - æµ‹è¯•å°æ–‡ä»¶: {len(testbench_files)} ä¸ª") 
    for testbench in testbench_files:
        print(f"    âœ… {Path(testbench['file_path']).name}")
    
    return {
        "extracted_files": len(extracted_refs),
        "design_files": len(design_files),
        "testbench_files": len(testbench_files),
        "selected_files": extracted_refs
    }


async def test_testanalyzer_compilation():
    """æµ‹è¯•TestAnalyzerçš„ç¼–è¯‘é€»è¾‘"""
    print("\n" + "="*60)
    print("ğŸ§ª æµ‹è¯•TestAnalyzerç¼–è¯‘é€»è¾‘")
    print("="*60)
    
    from extensions.test_analyzer import TestAnalyzer
    
    analyzer = TestAnalyzer()
    
    # è·å–å½“å‰è¿­ä»£æ–‡ä»¶
    file_manager = get_file_manager()
    latest_designs = file_manager.get_latest_files_by_type("verilog", limit=1)
    latest_testbenches = file_manager.get_latest_files_by_type("testbench", limit=1)
    
    if not latest_designs or not latest_testbenches:
        print("âŒ æ²¡æœ‰æ‰¾åˆ°è®¾è®¡æ–‡ä»¶æˆ–æµ‹è¯•å°æ–‡ä»¶")
        return {"status": "no_files"}
    
    current_design = latest_designs[0]
    current_testbench = latest_testbenches[0]
    
    print(f"ğŸ¯ é€‰æ‹©çš„æ–‡ä»¶:")
    print(f"  - è®¾è®¡æ–‡ä»¶: {Path(current_design.file_path).name}")
    print(f"  - æµ‹è¯•å°æ–‡ä»¶: {Path(current_testbench.file_path).name}")
    
    # æ„å»ºæ–‡ä»¶å¼•ç”¨æ ¼å¼
    design_refs = [{
        "file_path": current_design.file_path,
        "file_type": current_design.file_type,
        "file_id": current_design.file_id
    }]
    
    print(f"\nğŸ”¨ æ‰§è¡Œç¼–è¯‘æµ‹è¯•...")
    
    try:
        # æµ‹è¯•ä»¿çœŸ
        result = await analyzer.run_with_user_testbench(
            design_refs,
            current_testbench.file_path
        )
        
        print(f"\nğŸ“Š ç¼–è¯‘ç»“æœ:")
        print(f"  - æˆåŠŸ: {result.get('success', False)}")
        print(f"  - é˜¶æ®µ: {result.get('stage', 'unknown')}")
        
        if result.get("success"):
            print(f"  - æµ‹è¯•é€šè¿‡: {result.get('all_tests_passed', False)}")
            if result.get('simulation_stdout'):
                print(f"  - ä»¿çœŸè¾“å‡º: {result.get('simulation_stdout', '')[:200]}...")
        else:
            print(f"  - é”™è¯¯: {result.get('error', 'unknown')}")
            if result.get('compile_stderr'):
                print(f"  - ç¼–è¯‘é”™è¯¯: {result.get('compile_stderr', '')[:200]}...")
        
        return {
            "status": "completed",
            "success": result.get("success", False),
            "all_tests_passed": result.get("all_tests_passed", False),
            "error": result.get("error")
        }
        
    except Exception as e:
        print(f"âŒ æµ‹è¯•å¼‚å¸¸: {str(e)}")
        return {
            "status": "exception", 
            "error": str(e)
        }


async def main():
    """ä¸»æµ‹è¯•æµç¨‹"""
    print("ğŸš€ TDDä¿®å¤æ•ˆæœæµ‹è¯•")
    print("="*60)
    
    # è®¾ç½®æ—¥å¿—
    setup_logging()
    
    # åˆå§‹åŒ–æ–‡ä»¶ç®¡ç†å™¨ï¼ˆä½¿ç”¨ä¸´æ—¶ç›®å½•é¿å…æ±¡æŸ“ï¼‰
    temp_workspace = Path(tempfile.mkdtemp(prefix="tdd_test_"))
    initialize_file_manager(temp_workspace)
    print(f"ğŸ“ ä½¿ç”¨ä¸´æ—¶å·¥ä½œç©ºé—´: {temp_workspace}")
    
    try:
        # 1. åˆ›å»ºæµ‹è¯•æ•°æ®
        print("\nğŸ—ï¸ æ­¥éª¤1: åˆ›å»ºæµ‹è¯•æ•°æ®")
        historical_files = create_mock_design_files()
        current_files = create_current_iteration_files()
        
        # 2. æµ‹è¯•ä¿®å¤å‰è¡Œä¸º
        print("\nğŸ” æ­¥éª¤2: æµ‹è¯•ä¿®å¤å‰è¡Œä¸ºæ¨¡æ‹Ÿ")
        old_behavior_result = await test_old_behavior_simulation()
        
        # 3. æµ‹è¯•ä¿®å¤åè¡Œä¸º
        print("\nğŸ”§ æ­¥éª¤3: æµ‹è¯•ä¿®å¤åè¡Œä¸º") 
        new_behavior_result = await test_new_behavior()
        
        # 4. æµ‹è¯•å®é™…ç¼–è¯‘
        print("\nğŸ§ª æ­¥éª¤4: æµ‹è¯•å®é™…ç¼–è¯‘æ‰§è¡Œ")
        compilation_result = await test_testanalyzer_compilation()
        
        # 5. ç»“æœæ±‡æ€»
        print("\n" + "="*60)
        print("ğŸ“Š æµ‹è¯•ç»“æœæ±‡æ€»")
        print("="*60)
        
        print(f"ğŸ” ä¿®å¤å‰æ¨¡æ‹Ÿ:")
        print(f"  - å†å²Verilogæ–‡ä»¶æ•°: {old_behavior_result['total_verilog_files']}")
        print(f"  - å†å²æµ‹è¯•å°æ–‡ä»¶æ•°: {old_behavior_result['total_testbench_files']}")
        print(f"  - ä¼šä¼ é€’ç»™ç¼–è¯‘å™¨çš„æ–‡ä»¶æ•°: {old_behavior_result['would_compile_files']}")
        print(f"  - é¢„æœŸç»“æœ: âŒ ç¼–è¯‘å¤±è´¥ (No top level modules)")
        
        print(f"\nğŸ”§ ä¿®å¤åå®é™…:")
        print(f"  - æ™ºèƒ½é€‰æ‹©çš„æ–‡ä»¶æ•°: {new_behavior_result['extracted_files']}")
        print(f"  - è®¾è®¡æ–‡ä»¶æ•°: {new_behavior_result['design_files']}")
        print(f"  - æµ‹è¯•å°æ–‡ä»¶æ•°: {new_behavior_result['testbench_files']}")
        
        print(f"\nğŸ§ª å®é™…ç¼–è¯‘æµ‹è¯•:")
        print(f"  - æ‰§è¡ŒçŠ¶æ€: {compilation_result['status']}")
        if compilation_result['status'] == 'completed':
            print(f"  - ç¼–è¯‘æˆåŠŸ: {compilation_result['success']}")
            print(f"  - æµ‹è¯•é€šè¿‡: {compilation_result.get('all_tests_passed', 'N/A')}")
        else:
            print(f"  - é”™è¯¯: {compilation_result.get('error', 'unknown')}")
        
        # 6. éªŒè¯ä¿®å¤æ•ˆæœ
        print(f"\nâœ… ä¿®å¤æ•ˆæœéªŒè¯:")
        
        if old_behavior_result['would_compile_files'] > new_behavior_result['extracted_files']:
            print(f"  âœ… æ–‡ä»¶é€‰æ‹©ä¼˜åŒ–: ä» {old_behavior_result['would_compile_files']} ä¸ªå‡å°‘åˆ° {new_behavior_result['extracted_files']} ä¸ª")
        else:
            print(f"  âš ï¸ æ–‡ä»¶é€‰æ‹©æœªä¼˜åŒ–")
        
        if new_behavior_result['design_files'] <= 1 and new_behavior_result['testbench_files'] <= 1:
            print(f"  âœ… æ–‡ä»¶æ•°é‡æ§åˆ¶: è®¾è®¡æ–‡ä»¶â‰¤1ä¸ª, æµ‹è¯•å°æ–‡ä»¶â‰¤1ä¸ª")
        else:
            print(f"  âš ï¸ æ–‡ä»¶æ•°é‡æ§åˆ¶æœªç”Ÿæ•ˆ")
        
        if compilation_result['status'] == 'completed' and compilation_result['success']:
            print(f"  âœ… ç¼–è¯‘æˆåŠŸ: ä¿®å¤æœ‰æ•ˆï¼Œé¿å…äº†'No top level modules'é”™è¯¯")
        else:
            print(f"  âš ï¸ ç¼–è¯‘ä»æœ‰é—®é¢˜: {compilation_result.get('error', 'unknown')}")
        
        success_rate = sum([
            old_behavior_result['would_compile_files'] > new_behavior_result['extracted_files'],
            new_behavior_result['design_files'] <= 1 and new_behavior_result['testbench_files'] <= 1,
            compilation_result['status'] == 'completed' and compilation_result['success']
        ])
        
        print(f"\nğŸ¯ ä¿®å¤æˆåŠŸç‡: {success_rate}/3 ({success_rate/3*100:.1f}%)")
        
        if success_rate >= 2:
            print("âœ… ä¿®å¤æ•ˆæœè‰¯å¥½ï¼")
        else:
            print("âš ï¸ ä¿®å¤æ•ˆæœæœ‰å¾…æå‡")
        
    finally:
        # æ¸…ç†ä¸´æ—¶æ–‡ä»¶
        try:
            shutil.rmtree(temp_workspace)
            print(f"\nğŸ§¹ æ¸…ç†ä¸´æ—¶å·¥ä½œç©ºé—´: {temp_workspace}")
        except:
            pass


if __name__ == "__main__":
    asyncio.run(main())