

================================================================
== Vivado HLS Report for 'conv_3x3_strm'
================================================================
* Date:           Thu Dec  3 19:08:29 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Convolution_IP.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.83|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65804|  65804|  65804|  65804|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- init_linebuf_1           |      2|      2|         2|          1|          1|      2|    yes   |
        |- init_linebuf_2           |    256|    256|         2|          1|          1|    256|    yes   |
        |- for_i_pixel_for_j_pixel  |  65539|  65539|         5|          1|          1|  65536|    yes   |
        +---------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 5, States = { 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	14  / (exitcond_flatten)
	10  / (!exitcond_flatten)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	9  / true
14 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V), !map !35"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V), !map !39"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @conv_3x3_strm_str) nounwind"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%line_buf_0 = alloca [256 x i8], align 1" [Convolution_IP.prj/conv_2d.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%line_buf_1 = alloca [256 x i8], align 1" [Convolution_IP.prj/conv_2d.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [Convolution_IP.prj/conv_2d.cpp:57]

 <State 2> : 1.94ns
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x = phi i9 [ 254, %0 ], [ %x_1, %2 ]"
ST_2 : Operation 24 [1/1] (1.66ns)   --->   "%exitcond1 = icmp eq i9 %x, -256" [Convolution_IP.prj/conv_2d.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader14.preheader, label %2" [Convolution_IP.prj/conv_2d.cpp:57]
ST_2 : Operation 26 [1/1] (1.93ns)   --->   "%x_1 = add i9 %x, 1" [Convolution_IP.prj/conv_2d.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.75ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind" [Convolution_IP.prj/conv_2d.cpp:57]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)" [Convolution_IP.prj/conv_2d.cpp:57]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Convolution_IP.prj/conv_2d.cpp:58]
ST_3 : Operation 31 [1/1] (3.50ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_stream_V)" [Convolution_IP.prj/conv_2d.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = zext i9 %x to i64" [Convolution_IP.prj/conv_2d.cpp:59]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%line_buf_0_addr = getelementptr [256 x i8]* %line_buf_0, i64 0, i64 %tmp_1" [Convolution_IP.prj/conv_2d.cpp:59]
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "store i8 %tmp, i8* %line_buf_0_addr, align 1" [Convolution_IP.prj/conv_2d.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_5)" [Convolution_IP.prj/conv_2d.cpp:60]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [Convolution_IP.prj/conv_2d.cpp:57]

 <State 4> : 1.77ns
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader14" [Convolution_IP.prj/conv_2d.cpp:62]

 <State 5> : 1.94ns
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%x1 = phi i9 [ %x_2, %3 ], [ 0, %.preheader14.preheader ]"
ST_5 : Operation 39 [1/1] (1.66ns)   --->   "%exitcond2 = icmp eq i9 %x1, -256" [Convolution_IP.prj/conv_2d.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.93ns)   --->   "%x_2 = add i9 %x1, 1" [Convolution_IP.prj/conv_2d.cpp:62]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %3" [Convolution_IP.prj/conv_2d.cpp:62]

 <State 6> : 6.75ns
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [Convolution_IP.prj/conv_2d.cpp:62]
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [Convolution_IP.prj/conv_2d.cpp:62]
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Convolution_IP.prj/conv_2d.cpp:63]
ST_6 : Operation 46 [1/1] (3.50ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_stream_V)" [Convolution_IP.prj/conv_2d.cpp:64]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = zext i9 %x1 to i64" [Convolution_IP.prj/conv_2d.cpp:64]
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%line_buf_1_addr_2 = getelementptr [256 x i8]* %line_buf_1, i64 0, i64 %tmp_4" [Convolution_IP.prj/conv_2d.cpp:64]
ST_6 : Operation 49 [1/1] (3.25ns)   --->   "store i8 %tmp_2, i8* %line_buf_1_addr_2, align 1" [Convolution_IP.prj/conv_2d.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_7)" [Convolution_IP.prj/conv_2d.cpp:65]
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader14" [Convolution_IP.prj/conv_2d.cpp:62]

 <State 7> : 3.25ns
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%read_count_1 = alloca i32"
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i8"
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%window_0_0 = alloca i8"
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%window_0_0_1 = alloca i8"
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%window_1_1_1 = alloca i8"
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%window_1_0 = alloca i8"
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%window_1_0_1 = alloca i8"
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%window_2_1_1 = alloca i8"
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%window_2_0 = alloca i8"
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%window_2_0_1 = alloca i8"
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%line_buf_0_addr_1 = getelementptr [256 x i8]* %line_buf_0, i64 0, i64 254"
ST_7 : Operation 63 [2/2] (3.25ns)   --->   "%window_1_1 = load i8* %line_buf_0_addr_1, align 2" [Convolution_IP.prj/conv_2d.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%line_buf_0_addr_2 = getelementptr [256 x i8]* %line_buf_0, i64 0, i64 255"
ST_7 : Operation 65 [2/2] (3.25ns)   --->   "%window_1_2 = load i8* %line_buf_0_addr_2, align 1" [Convolution_IP.prj/conv_2d.cpp:70]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr [256 x i8]* %line_buf_1, i64 0, i64 254"
ST_7 : Operation 67 [2/2] (3.25ns)   --->   "%window_2_1 = load i8* %line_buf_1_addr, align 2" [Convolution_IP.prj/conv_2d.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%line_buf_1_addr_1 = getelementptr [256 x i8]* %line_buf_1, i64 0, i64 255"
ST_7 : Operation 69 [2/2] (3.25ns)   --->   "%window_2_2 = load i8* %line_buf_1_addr_1, align 1" [Convolution_IP.prj/conv_2d.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 70 [1/1] (1.76ns)   --->   "store i32 258, i32* %read_count_1"

 <State 8> : 5.02ns
ST_8 : Operation 71 [1/2] (3.25ns)   --->   "%window_1_1 = load i8* %line_buf_0_addr_1, align 2" [Convolution_IP.prj/conv_2d.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 72 [1/2] (3.25ns)   --->   "%window_1_2 = load i8* %line_buf_0_addr_2, align 1" [Convolution_IP.prj/conv_2d.cpp:70]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 73 [1/2] (3.25ns)   --->   "%window_2_1 = load i8* %line_buf_1_addr, align 2" [Convolution_IP.prj/conv_2d.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 74 [1/2] (3.25ns)   --->   "%window_2_2 = load i8* %line_buf_1_addr_1, align 1" [Convolution_IP.prj/conv_2d.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 75 [1/1] (1.76ns)   --->   "store i8 %window_2_1, i8* %window_2_0" [Convolution_IP.prj/conv_2d.cpp:71]
ST_8 : Operation 76 [1/1] (1.76ns)   --->   "store i8 %window_2_2, i8* %window_2_1_1" [Convolution_IP.prj/conv_2d.cpp:72]
ST_8 : Operation 77 [1/1] (1.76ns)   --->   "store i8 %window_1_1, i8* %window_1_0" [Convolution_IP.prj/conv_2d.cpp:69]
ST_8 : Operation 78 [1/1] (1.76ns)   --->   "store i8 %window_1_2, i8* %window_1_1_1" [Convolution_IP.prj/conv_2d.cpp:70]
ST_8 : Operation 79 [1/1] (1.76ns)   --->   "br label %5" [Convolution_IP.prj/conv_2d.cpp:76]

 <State 9> : 6.83ns
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %4 ], [ %indvar_flatten_next, %.loopexit ]"
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%y_assign = phi i9 [ 0, %4 ], [ %y_assign_mid2, %.loopexit ]" [Convolution_IP.prj/conv_2d.cpp:78]
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%x_assign = phi i9 [ 0, %4 ], [ %j, %.loopexit ]"
ST_9 : Operation 83 [1/1] (1.66ns)   --->   "%tmp_i = icmp ne i9 %y_assign, 0" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (1.93ns)   --->   "%i = add i9 %y_assign, 1" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]
ST_9 : Operation 86 [1/1] (0.93ns)   --->   "%rev = xor i1 %tmp_3, true" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (1.93ns)   --->   "%y_assign_2 = add i9 %y_assign, 2" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %y_assign_2, i32 8)" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]
ST_9 : Operation 89 [1/1] (0.93ns)   --->   "%rev1 = xor i1 %tmp_6, true" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten, -65536"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (2.10ns)   --->   "%indvar_flatten_next = add i17 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.reset"
ST_9 : Operation 93 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %x_assign, -256" [Convolution_IP.prj/conv_2d.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.37ns)   --->   "%x_assign_mid2 = select i1 %exitcond, i9 0, i9 %x_assign" [Convolution_IP.prj/conv_2d.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (1.66ns)   --->   "%tmp_i_mid1 = icmp ne i9 %i, 0" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (1.37ns)   --->   "%tmp_i_mid2 = select i1 %exitcond, i1 %tmp_i_mid1, i1 %tmp_i" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.37ns)   --->   "%y_assign_mid2 = select i1 %exitcond, i9 %i, i9 %y_assign" [Convolution_IP.prj/conv_2d.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (1.66ns)   --->   "%tmp_1_i = icmp ne i9 %x_assign_mid2, 0" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.93ns)   --->   "%j = add i9 %x_assign_mid2, 1" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_0_1)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j, i32 8)" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_0_1)   --->   "%rev3 = xor i1 %tmp_16, true" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_0_1)   --->   "%tmp1 = and i1 %tmp_1_i, %rev3" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.93ns) (out node of the LUT)   --->   "%brmerge_demorgan_i_0_1 = and i1 %tmp1, %tmp_i_mid2" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (1.93ns)   --->   "%x_assign_2 = add i9 %x_assign_mid2, 2" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_0_2)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %x_assign_2, i32 8)" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_0_2)   --->   "%rev4 = xor i1 %tmp_17, true" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.93ns) (out node of the LUT)   --->   "%brmerge_demorgan_i_0_2 = and i1 %brmerge_demorgan_i_0_1, %rev4" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %x_assign_mid2 to i64" [Convolution_IP.prj/conv_2d.cpp:88]
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%line_buf_0_addr_3 = getelementptr [256 x i8]* %line_buf_0, i64 0, i64 %tmp_s" [Convolution_IP.prj/conv_2d.cpp:88]
ST_9 : Operation 110 [2/2] (3.25ns)   --->   "%window_0_2 = load i8* %line_buf_0_addr_3, align 1" [Convolution_IP.prj/conv_2d.cpp:88]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%line_buf_1_addr_3 = getelementptr [256 x i8]* %line_buf_1, i64 0, i64 %tmp_s" [Convolution_IP.prj/conv_2d.cpp:88]
ST_9 : Operation 112 [2/2] (3.25ns)   --->   "%window_1_2_1 = load i8* %line_buf_1_addr_3, align 1" [Convolution_IP.prj/conv_2d.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

 <State 10> : 6.51ns
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%read_count_1_load = load i32* %read_count_1" [Convolution_IP.prj/conv_2d.cpp:92]
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%window_0_1_load = load i8* %window_0_1" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%window_0_0_1_load = load i8* %window_0_0_1" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%window_1_1_1_load = load i8* %window_1_1_1" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%window_1_0_1_load = load i8* %window_1_0_1" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_1)   --->   "%tmp_i1_mid2 = select i1 %exitcond, i1 %rev1, i1 %rev" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (1.93ns)   --->   "%y_assign_2_mid1 = add i9 %y_assign, 3" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_2)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %y_assign_2_mid1, i32 8)" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_2)   --->   "%rev2 = xor i1 %tmp_10, true" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node brmerge_demorgan_i_2)   --->   "%tmp_i2_mid2 = select i1 %exitcond, i1 %rev2, i1 %rev1" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node result_0_2)   --->   "%or_cond1_i = and i1 %tmp_i_mid2, %tmp_1_i" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i8 %window_0_0_1_load to i9" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 125 [1/1] (1.91ns)   --->   "%tmp_8 = sub i9 0, %tmp_151_cast" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node result_0_2)   --->   "%result_2_i = select i1 %or_cond1_i, i9 %tmp_8, i9 0" [Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node result_0_2)   --->   "%result_2_i_0_0_s = select i1 %brmerge_demorgan_i_0_1, i9 %result_2_i, i9 0" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node result_0_2)   --->   "%tmp_15_0_2_cast = zext i8 %window_0_1_load to i9" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 129 [1/1] (1.93ns) (out node of the LUT)   --->   "%result_0_2 = add i9 %tmp_15_0_2_cast, %result_2_i_0_0_s" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%result_2_i_0_2 = select i1 %brmerge_demorgan_i_0_2, i9 %result_0_2, i9 0" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%result_2_i_0_2_cast = sext i9 %result_2_i_0_2 to i11" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 132 [1/1] (1.37ns) (out node of the LUT)   --->   "%brmerge_demorgan_i_1 = and i1 %tmp_i1_mid2, %brmerge_demorgan_i_0_2" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_1_0_1_load, i1 false)" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_shl_cast = zext i9 %p_shl to i11" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_10 : Operation 135 [1/1] (1.93ns) (out node of the LUT)   --->   "%result_1 = sub i11 %result_2_i_0_2_cast, %p_shl_cast" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (1.37ns) (out node of the LUT)   --->   "%brmerge_demorgan_i_2 = and i1 %tmp_i2_mid2, %brmerge_demorgan_i_1" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/2] (3.25ns)   --->   "%window_0_2 = load i8* %line_buf_0_addr_3, align 1" [Convolution_IP.prj/conv_2d.cpp:88]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 138 [1/2] (3.25ns)   --->   "%window_1_2_1 = load i8* %line_buf_1_addr_3, align 1" [Convolution_IP.prj/conv_2d.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 139 [1/1] (3.25ns)   --->   "store i8 %window_1_2_1, i8* %line_buf_0_addr_3, align 1" [Convolution_IP.prj/conv_2d.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %read_count_1_load, i32 16, i32 31)" [Convolution_IP.prj/conv_2d.cpp:92]
ST_10 : Operation 141 [1/1] (2.42ns)   --->   "%icmp1 = icmp slt i16 %tmp_21, 1" [Convolution_IP.prj/conv_2d.cpp:92]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp1, label %.preheader.preheader, label %.loopexit" [Convolution_IP.prj/conv_2d.cpp:92]
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%window_0_0_load = load i8* %window_0_0" [Convolution_IP.prj/conv_2d.cpp:106]
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%window_1_0_load = load i8* %window_1_0" [Convolution_IP.prj/conv_2d.cpp:106]
ST_10 : Operation 145 [1/1] (2.55ns)   --->   "%read_count = add nsw i32 %read_count_1_load, 1" [Convolution_IP.prj/conv_2d.cpp:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "store i8 %window_1_0_load, i8* %window_1_0_1" [Convolution_IP.prj/conv_2d.cpp:106]
ST_10 : Operation 147 [1/1] (1.76ns)   --->   "store i8 %window_1_1_1_load, i8* %window_1_0" [Convolution_IP.prj/conv_2d.cpp:106]
ST_10 : Operation 148 [1/1] (1.76ns)   --->   "store i8 %window_1_2_1, i8* %window_1_1_1" [Convolution_IP.prj/conv_2d.cpp:113]
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %window_0_0_load, i8* %window_0_0_1" [Convolution_IP.prj/conv_2d.cpp:106]
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "store i8 %window_0_1_load, i8* %window_0_0" [Convolution_IP.prj/conv_2d.cpp:106]
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "store i8 %window_0_2, i8* %window_0_1" [Convolution_IP.prj/conv_2d.cpp:113]
ST_10 : Operation 152 [1/1] (1.76ns)   --->   "store i32 %read_count, i32* %read_count_1" [Convolution_IP.prj/conv_2d.cpp:96]

 <State 11> : 6.75ns
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%window_2_1_1_load = load i8* %window_2_1_1" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%window_2_0_1_load = load i8* %window_2_0_1" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node result_1_2)   --->   "%result_2_i_1_0_s = select i1 %brmerge_demorgan_i_1, i11 %result_1, i11 0" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node result_1_2)   --->   "%tmp_16_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_1_1_1_load, i1 false)" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node result_1_2)   --->   "%tmp_16_1_2_cast = zext i9 %tmp_16_1_2 to i11" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_11 : Operation 158 [1/1] (1.97ns) (out node of the LUT)   --->   "%result_1_2 = add i11 %tmp_16_1_2_cast, %result_2_i_1_0_s" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%result_2_i_1_2 = select i1 %brmerge_demorgan_i_1, i11 %result_1_2, i11 0" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node result_2)   --->   "%tmp_15_2_cast = zext i8 %window_2_0_1_load to i11" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_11 : Operation 161 [1/1] (1.97ns) (out node of the LUT)   --->   "%result_2 = sub i11 %result_2_i_1_2, %tmp_15_2_cast" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node result_2_2)   --->   "%result_2_i_2_0_s = select i1 %brmerge_demorgan_i_2, i11 %result_2, i11 0" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node result_2_2)   --->   "%tmp_15_2_2_cast = zext i8 %window_2_1_1_load to i11" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]
ST_11 : Operation 164 [1/1] (1.97ns) (out node of the LUT)   --->   "%result_2_2 = add i11 %tmp_15_2_2_cast, %result_2_i_2_0_s" [Convolution_IP.prj/conv_2d.cpp:31->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%window_2_0_load = load i8* %window_2_0" [Convolution_IP.prj/conv_2d.cpp:106]
ST_11 : Operation 166 [1/1] (3.50ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_stream_V)" [Convolution_IP.prj/conv_2d.cpp:95]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_11 : Operation 167 [1/1] (3.25ns)   --->   "store i8 %tmp_23, i8* %line_buf_1_addr_3, align 1" [Convolution_IP.prj/conv_2d.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "store i8 %window_2_0_load, i8* %window_2_0_1" [Convolution_IP.prj/conv_2d.cpp:106]
ST_11 : Operation 169 [1/1] (1.76ns)   --->   "store i8 %window_2_1_1_load, i8* %window_2_0" [Convolution_IP.prj/conv_2d.cpp:106]
ST_11 : Operation 170 [1/1] (1.76ns)   --->   "store i8 %tmp_23, i8* %window_2_1_1" [Convolution_IP.prj/conv_2d.cpp:95]
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 12> : 6.63ns
ST_12 : Operation 172 [1/1] (1.37ns)   --->   "%result_2_i_2_2 = select i1 %brmerge_demorgan_i_2, i11 %result_2_2, i11 0" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %result_2_i_2_2, i32 10)" [Convolution_IP.prj/conv_2d.cpp:83]
ST_12 : Operation 174 [1/1] (1.97ns)   --->   "%p_neg = sub i11 0, %result_2_i_2_2" [Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %p_neg, i32 2, i32 9)" [Convolution_IP.prj/conv_2d.cpp:83]
ST_12 : Operation 176 [1/1] (1.91ns)   --->   "%tmp_12 = sub i8 0, %tmp_11" [Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %result_2_i_2_2, i32 2, i32 9)" [Convolution_IP.prj/conv_2d.cpp:83]
ST_12 : Operation 178 [1/1] (1.37ns)   --->   "%tmp_14 = select i1 %tmp_18, i8 %tmp_12, i8 %tmp_13" [Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_19 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %result_2_i_2_2, i32 2, i32 10)" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]
ST_12 : Operation 180 [1/1] (1.66ns)   --->   "%icmp = icmp sgt i9 %tmp_19, 0" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 6.79ns
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @for_i_pixel_for_j_pi)"
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [Convolution_IP.prj/conv_2d.cpp:79]
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [Convolution_IP.prj/conv_2d.cpp:79]
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Convolution_IP.prj/conv_2d.cpp:80]
ST_13 : Operation 186 [1/1] (1.91ns)   --->   "%tmp_15 = sub i8 0, %tmp_14" [Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (1.37ns)   --->   "%val_out = select i1 %icmp, i8 %tmp_14, i8 %tmp_15" [Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_stream_V, i8 %val_out)" [Convolution_IP.prj/conv_2d.cpp:85]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_9)" [Convolution_IP.prj/conv_2d.cpp:116]
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "br label %5" [Convolution_IP.prj/conv_2d.cpp:78]

 <State 14> : 0.00ns
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "ret void" [Convolution_IP.prj/conv_2d.cpp:118]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', Convolution_IP.prj/conv_2d.cpp:57) [12]  (1.77 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', Convolution_IP.prj/conv_2d.cpp:57) [12]  (0 ns)
	'add' operation ('x', Convolution_IP.prj/conv_2d.cpp:57) [25]  (1.94 ns)

 <State 3>: 6.75ns
The critical path consists of the following:
	fifo read on port 'in_stream_V' (Convolution_IP.prj/conv_2d.cpp:59) [20]  (3.5 ns)
	'store' operation (Convolution_IP.prj/conv_2d.cpp:59) of variable 'tmp', Convolution_IP.prj/conv_2d.cpp:59 on array 'line_buf[0]', Convolution_IP.prj/conv_2d.cpp:45 [23]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', Convolution_IP.prj/conv_2d.cpp:62) [30]  (1.77 ns)

 <State 5>: 1.94ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', Convolution_IP.prj/conv_2d.cpp:62) [30]  (0 ns)
	'add' operation ('x', Convolution_IP.prj/conv_2d.cpp:62) [32]  (1.94 ns)

 <State 6>: 6.75ns
The critical path consists of the following:
	fifo read on port 'in_stream_V' (Convolution_IP.prj/conv_2d.cpp:64) [39]  (3.5 ns)
	'store' operation (Convolution_IP.prj/conv_2d.cpp:64) of variable 'tmp', Convolution_IP.prj/conv_2d.cpp:64 on array 'line_buf[1]', Convolution_IP.prj/conv_2d.cpp:45 [42]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('line_buf_0_addr_1') [56]  (0 ns)
	'load' operation ('window[1][1]', Convolution_IP.prj/conv_2d.cpp:69) on array 'line_buf[0]', Convolution_IP.prj/conv_2d.cpp:45 [57]  (3.25 ns)

 <State 8>: 5.02ns
The critical path consists of the following:
	'load' operation ('window[1][1]', Convolution_IP.prj/conv_2d.cpp:69) on array 'line_buf[0]', Convolution_IP.prj/conv_2d.cpp:45 [57]  (3.25 ns)
	'store' operation (Convolution_IP.prj/conv_2d.cpp:69) of variable 'window[1][1]', Convolution_IP.prj/conv_2d.cpp:69 on local variable 'window[1][0]' [66]  (1.77 ns)

 <State 9>: 6.83ns
The critical path consists of the following:
	'phi' operation ('y', Convolution_IP.prj/conv_2d.cpp:78) with incoming values : ('y_assign_mid2', Convolution_IP.prj/conv_2d.cpp:78) [72]  (0 ns)
	'add' operation ('i', Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83) [75]  (1.94 ns)
	'icmp' operation ('tmp_i_mid1', Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83) [96]  (1.66 ns)
	'select' operation ('tmp_i_mid2', Convolution_IP.prj/conv_2d.cpp:19->Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83) [97]  (1.37 ns)
	'and' operation ('brmerge_demorgan_i_0_1', Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83) [116]  (0.931 ns)
	'and' operation ('brmerge_demorgan_i_0_2', Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83) [121]  (0.931 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('right[1]', Convolution_IP.prj/conv_2d.cpp:89) on array 'line_buf[1]', Convolution_IP.prj/conv_2d.cpp:45 [157]  (3.25 ns)
	'store' operation (Convolution_IP.prj/conv_2d.cpp:89) of variable 'right[1]', Convolution_IP.prj/conv_2d.cpp:89 on array 'line_buf[0]', Convolution_IP.prj/conv_2d.cpp:45 [158]  (3.25 ns)

 <State 11>: 6.75ns
The critical path consists of the following:
	fifo read on port 'in_stream_V' (Convolution_IP.prj/conv_2d.cpp:95) [166]  (3.5 ns)
	'store' operation (Convolution_IP.prj/conv_2d.cpp:98) of variable 'tmp', Convolution_IP.prj/conv_2d.cpp:95 on array 'line_buf[1]', Convolution_IP.prj/conv_2d.cpp:45 [168]  (3.25 ns)

 <State 12>: 6.63ns
The critical path consists of the following:
	'select' operation ('result_2_i_2_2', Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83) [141]  (1.37 ns)
	'sub' operation ('p_neg', Convolution_IP.prj/conv_2d.cpp:83) [143]  (1.98 ns)
	'sub' operation ('tmp_12', Convolution_IP.prj/conv_2d.cpp:83) [145]  (1.92 ns)
	'select' operation ('tmp_14', Convolution_IP.prj/conv_2d.cpp:83) [147]  (1.37 ns)

 <State 13>: 6.79ns
The critical path consists of the following:
	'sub' operation ('tmp_15', Convolution_IP.prj/conv_2d.cpp:83) [150]  (1.92 ns)
	'select' operation ('val_out', Convolution_IP.prj/conv_2d.cpp:30->Convolution_IP.prj/conv_2d.cpp:83) [151]  (1.37 ns)
	fifo write on port 'out_stream_V' (Convolution_IP.prj/conv_2d.cpp:85) [152]  (3.5 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
