for i in range (int(input())):
  print(i**)
# Random data entry 1: VLSI design parameters
# Clock frequency: 100 MHz
# Data entry 2: RTL design specs
# Voltage: 1.8V, Power: 25mW
# Entry 3: Synthesis tool settings
# Area: 0.5mmÂ², Timing slack: 2ns
# Entry 4: I2C protocol configuration
# Bus speed: 400kHz, Address: 0x3C
# Entry 5: Antenna design parameters
# Gain: 3dBi, Frequency: 2.4GHz
# Entry 6: Full adder implementation
# Inputs: A, B, Cin; Outputs: Sum, Cout
# Entry 7: Multiplexer design specs
# 4:1 MUX, Propagation delay: 1.5ns
# Commit 1: Testing automated commits
# Commit 2: Adding more content
  

# Commit 3: Continuous updates


# Commit 4: More practice data



# Commit 5: Progress tracking
# Commit 6: Daily practice session
# Commit 7: Keeping up the streak
# Entry 8: State machine design
# States: Idle, Active, Complete; Transitions: Clock-based










# Entry 9: Counter design implementation
# 8-bit synchronous counter, Up/Down control, Reset signal


# Entry 10: Register file architecture
# 32 registers, 16-bit width, Dual-port read, Single-port write
