<profile>

<section name = "Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2'" level="0">
<item name = "Date">Mon May  6 14:33:49 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.74 ns, 3.021 ns, 1.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">68, 3844, 0.458 us, 25.897 us, 68, 3844, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_664_2">66, 3842, 3, 1, 1, 64 ~ 3840, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 85, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_2_fu_222_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_148">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_156">and, 0, 0, 2, 1, 1</column>
<column name="axi_last_fu_228_p2">icmp, 0, 0, 19, 12, 12</column>
<column name="icmp_ln664_fu_216_p2">icmp, 0, 0, 19, 12, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_axi_data_11_phi_fu_200_p6">17, 4, 36, 144</column>
<column name="ap_phi_mux_axi_data_7_phi_fu_189_p6">17, 4, 36, 144</column>
<column name="ap_phi_reg_pp0_iter2_axi_data_2_reg_175">17, 4, 13, 52</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 12, 24</column>
<column name="j_fu_100">9, 2, 12, 24</column>
<column name="m_axis_video_TDATA_blk_n">9, 2, 1, 2</column>
<column name="sof_2_reg_163">9, 2, 1, 2</column>
<column name="stream_csc_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_axi_data_2_reg_175">13, 0, 13, 0</column>
<column name="ap_phi_reg_pp0_iter2_axi_data_2_reg_175">13, 0, 13, 0</column>
<column name="axi_last_reg_388">1, 0, 1, 0</column>
<column name="axi_last_reg_388_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln664_reg_384">1, 0, 1, 0</column>
<column name="icmp_ln664_reg_384_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_fu_100">12, 0, 12, 0</column>
<column name="pix_444_1_reg_398">12, 0, 12, 0</column>
<column name="pix_444_reg_404">12, 0, 12, 0</column>
<column name="pix_rgb_reg_393">12, 0, 12, 0</column>
<column name="sof_2_reg_163">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2, return value</column>
<column name="stream_csc_dout">in, 36, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_num_data_valid">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_fifo_cap">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_empty_n">in, 1, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_read">out, 1, ap_fifo, stream_csc, pointer</column>
<column name="m_axis_video_TREADY">in, 1, axis, m_axis_video_V_data_V, pointer</column>
<column name="m_axis_video_TDATA">out, 40, axis, m_axis_video_V_data_V, pointer</column>
<column name="sof">in, 1, ap_none, sof, scalar</column>
<column name="cols">in, 12, ap_none, cols, scalar</column>
<column name="m_axis_video_TVALID">out, 1, axis, m_axis_video_V_dest_V, pointer</column>
<column name="m_axis_video_TDEST">out, 1, axis, m_axis_video_V_dest_V, pointer</column>
<column name="m_axis_video_TKEEP">out, 5, axis, m_axis_video_V_keep_V, pointer</column>
<column name="m_axis_video_TSTRB">out, 5, axis, m_axis_video_V_strb_V, pointer</column>
<column name="m_axis_video_TUSER">out, 1, axis, m_axis_video_V_user_V, pointer</column>
<column name="m_axis_video_TLAST">out, 1, axis, m_axis_video_V_last_V, pointer</column>
<column name="m_axis_video_TID">out, 1, axis, m_axis_video_V_id_V, pointer</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="sub">in, 12, ap_none, sub, scalar</column>
</table>
</item>
</section>
</profile>
