# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Src/modules/Buffers/Buffer_12_rows.v" \
"../../../../../Src/modules/Buffers/Buffer_12_rows_ci.v" \
"../../../../../Src/modules/Buffers/Buffer_4_rows.v" \
"../../../../../Src/modules/Buffers/Buffer_8_rows.v" \
"../../../../../Src/modules/MRELBP_CI/CI_top.v" \
"../../../../../Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v" \
"../../../../../Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v" \
"../../../../../Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v" \
"../../../../../Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v" \
"../../../../../Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v" \
"../../../../../Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v" \
"../../../../../Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v" \
"../../../../../Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v" \
"../../../../../Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v" \
"../../../../../Src/modules/InterpolationModule/Interpolation_R_x.v" \
"../../../../../Src/modules/InterpolationModule/Interpolation_calc.v" \
"../../../../../Src/modules/OutputModule/Joint_histogram.v" \
"../../../../../Src/modules/OutputModule/Joint_histogram_controller.v" \
"../../../../../Src/modules/OutputModule/Joint_histogram_datapath.v" \
"../../../../../Src/modules/Buffers/Line_buffer.v" \
"../../../../../Src/modules/Buffers/LineBuffer/Line_buffer_controller.v" \
"../../../../../Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v" \
"../../../../../Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v" \
"../../../../../Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v" \
"../../../../../Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v" \
"../../../../../Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v" \
"../../../../../Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v" \
"../../../../../Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v" \
"../../../../../Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v" \
"../../../../../Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v" \
"../../../../../Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v" \
"../../../../../Src/modules/MedianFilterModule/Median_processing.v" \
"../../../../../Src/modules/NIRD/NI.v" \
"../../../../../Src/modules/NIRD/NI_calc.v" \
"../../../../../Src/modules/MedianFilterModule/Node.v" \
"../../../../../Src/modules/Buffers/Preparation.v" \
"../../../../../Src/modules/NIRD/R2_NIRD.v" \
"../../../../../Src/modules/common/R2/R2_controller.v" \
"../../../../../Src/modules/common/R2/R2_patch_sum.v" \
"../../../../../Src/modules/common/R2/R2_sum.v" \
"../../../../../Src/modules/NIRD/R4_NIRD.v" \
"../../../../../Src/modules/common/R4/R4_controller.v" \
"../../../../../Src/modules/common/R4/R4_patch_sum.v" \
"../../../../../Src/modules/common/R4/R4_sum.v" \
"../../../../../Src/modules/NIRD/R6_NIRD.v" \
"../../../../../Src/modules/common/R6/R6_controller.v" \
"../../../../../Src/modules/common/R6/R6_patch_sum.v" \
"../../../../../Src/modules/common/R6/R6_sum.v" \
"../../../../../Src/modules/NIRD/RD.v" \
"../../../../../Src/modules/NIRD/RD_calc.v" \
"../../../../../Src/modules/MedianFilterModule/5x5/SortAscending5.v" \
"../../../../../Src/modules/MedianFilterModule/7x7/SortAscending7.v" \
"../../../../../Src/modules/MedianFilterModule/Sorting_network.v" \
"../../../../../Src/modules/TopModule/TopModule.v" \
"../../../../../Src/modules/TopModule/TopModule_controller.v" \
"../../../../../Src/modules/TopModule/TopModule_datapath.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_datapath.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_datapath.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v" \
"../../../../../Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v" \
"../../../../../Src/modules/common/dff.v" \
"../../../../../Src/modules/common/mux_2_1.v" \
"../../../../../Src/modules/common/plus_1.v" \
"../../../../../Src/modules/NIRD/riu2_mapping.v" \
"../../../../../Src/modules/common/shift_registers.v" \
"../../../../../Src/modules/common/sum.v" \
"../../../../../Src/modules/common/sum_cumulative.v" \
"../../../../../Src/test_benches/test/test_top_tb_with_image.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
