  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=Multirate_v4' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Multirate_v4' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.806 seconds; current allocated memory: 272.770 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.007 seconds; current allocated memory: 275.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 8,816 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,147 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 440 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 867 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 867 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 868 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v4/Multirate_v4/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:86:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_1' (FIR_HLS.cpp:86:19) in function 'FIR_filter_transposed' completely with a factor of 4 (FIR_HLS.cpp:80:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_1' (FIR_HLS.cpp:86:19) in function 'FIR_filter_transposed' completely with a factor of 116 (FIR_HLS.cpp:80:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_1' (FIR_HLS.cpp:86:19) in function 'FIR_filter_transposed' completely with a factor of 5 (FIR_HLS.cpp:80:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_43' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_42' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_41' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_dec_40' dimension 1 completely based on constant index. (./FIR_HLS.h:11:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_int_40' dimension 1 completely based on constant index. (./FIR_HLS.h:15:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_dec_43' dimension 1 completely based on constant index. (./FIR_HLS.h:14:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_int_41' dimension 1 completely based on constant index. (./FIR_HLS.h:16:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_dec_42' dimension 1 completely based on constant index. (./FIR_HLS.h:13:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_int_42' dimension 1 completely based on constant index. (./FIR_HLS.h:17:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_dec_41' dimension 1 completely based on constant index. (./FIR_HLS.h:12:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL17H_accu_FIR_int_43' dimension 1 completely based on constant index. (./FIR_HLS.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR' due to pipeline pragma (./FIR_HLS.h:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_41' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_42' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_43' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_dec_40' due to pipeline pragma (./FIR_HLS.h:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_dec_41' due to pipeline pragma (./FIR_HLS.h:12:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_dec_42' due to pipeline pragma (./FIR_HLS.h:13:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_dec_43' due to pipeline pragma (./FIR_HLS.h:14:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_int_40' due to pipeline pragma (./FIR_HLS.h:15:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_int_41' due to pipeline pragma (./FIR_HLS.h:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_int_42' due to pipeline pragma (./FIR_HLS.h:17:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR_int_43' due to pipeline pragma (./FIR_HLS.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_int_43': Complete partitioning on dimension 1. (./FIR_HLS.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_int_42': Complete partitioning on dimension 1. (./FIR_HLS.h:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_int_41': Complete partitioning on dimension 1. (./FIR_HLS.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_int_40': Complete partitioning on dimension 1. (./FIR_HLS.h:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_dec_43': Complete partitioning on dimension 1. (./FIR_HLS.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_dec_42': Complete partitioning on dimension 1. (./FIR_HLS.h:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_dec_41': Complete partitioning on dimension 1. (./FIR_HLS.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL17H_accu_FIR_dec_40': Complete partitioning on dimension 1. (./FIR_HLS.h:11:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_43': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_42': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_41': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL10H_accu_FIR': Complete partitioning on dimension 1. (./FIR_HLS.h:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.3 seconds; current allocated memory: 278.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 278.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 282.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 284.812 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'Multirate_v4' (FIR_HLS.cpp:14:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 306.895 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 328.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Multirate_v4' ...
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter_transposed.1' to 'FIR_filter_transposed_1'.
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter_transposed.2' to 'FIR_filter_transposed_2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_transposed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'FIR_filter_transposed.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'FIR_filter_transposed.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 331.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 332.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_transposed_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter_transposed.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'FIR_filter_transposed.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.115 seconds; current allocated memory: 332.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 332.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_transposed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter_transposed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'FIR_filter_transposed'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 336.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 336.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multirate_v4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 337.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 338.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_transposed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_16s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_transposed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 339.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_transposed_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_32s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_transposed_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 341.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_transposed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL10H_accu_FIR_115' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_transposed' pipeline 'FIR_filter_transposed' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_transposed'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.848 seconds; current allocated memory: 346.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multirate_v4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Multirate_v4/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Multirate_v4/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Multirate_v4' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'mod_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_43_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_dec_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL17H_accu_FIR_int_43_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multirate_v4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.034 seconds; current allocated memory: 355.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.068 seconds; current allocated memory: 360.062 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 364.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Multirate_v4.
INFO: [VLOG 209-307] Generating Verilog RTL for Multirate_v4.
INFO: [HLS 200-789] **** Estimated Fmax: 168.58 MHz
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 35.045 seconds; peak allocated memory: 365.254 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 40s
