// Seed: 3241330455
module module_0 (
    input wor id_0
);
  reg id_2, id_3;
  assign id_2 = id_2;
  integer id_4 (
      .id_0(1'b0),
      .id_1(id_3),
      .id_2(1)
  );
  reg id_5, id_6, id_7, id_8;
  always id_5 <= id_3;
  wire id_9, id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2,
    input supply1 id_3,
    output uwire id_4
);
  module_0 modCall_1 (id_3);
  assign modCall_1.type_0 = 0;
  assign id_4 = 1 >= id_3;
endmodule
