/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [3:0] _04_;
  wire [16:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_17z;
  reg [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_5z[3] & celloutsig_1_4z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z & celloutsig_0_6z[1]);
  assign celloutsig_0_0z = ~in_data[73];
  assign celloutsig_1_1z = ~in_data[98];
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_7z = ~celloutsig_1_5z[1];
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_8z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_6z | celloutsig_1_5z[3]));
  assign celloutsig_1_18z = ~((celloutsig_1_17z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_2z) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_1_17z = ~(celloutsig_1_11z ^ celloutsig_1_10z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[8]);
  reg [8:0] _20_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _20_ <= 9'h000;
    else _20_ <= { celloutsig_0_27z, celloutsig_0_6z };
  assign out_data[8:0] = _20_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_4z[5:3];
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _22_ <= 4'h0;
    else _22_ <= { celloutsig_0_9z[9:7], celloutsig_0_0z };
  assign { _04_[3], _01_, _04_[1], _00_ } = _22_;
  reg [16:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 17'h00000;
    else _23_ <= { celloutsig_0_14z[13:4], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z };
  assign { _05_[16:8], _02_, _05_[6:0] } = _23_;
  assign celloutsig_0_14z = { in_data[94:85], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z } / { 1'h1, celloutsig_0_9z[10:6], celloutsig_0_6z, _04_[3], _01_, _04_[1], _00_, celloutsig_0_11z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z } <= { celloutsig_0_7z[10:9], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_6z = ! celloutsig_1_4z[5:0];
  assign celloutsig_1_0z = in_data[179:164] || in_data[154:139];
  assign celloutsig_1_9z = { in_data[129], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } || { celloutsig_1_5z[3:1], celloutsig_1_5z[1], celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[119:106], celloutsig_1_1z } < { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z[4:1], celloutsig_1_5z[1], celloutsig_1_5z[4:1], celloutsig_1_5z[1] };
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_14z } < { celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z[4:1], celloutsig_1_5z[1], celloutsig_1_11z };
  assign celloutsig_0_7z = celloutsig_0_1z ? { in_data[61:51], celloutsig_0_2z, celloutsig_0_5z } : { celloutsig_0_4z[9:8], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, 1'h0, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_27z = _05_[12] ? in_data[11:6] : celloutsig_0_19z[5:0];
  assign celloutsig_0_6z = ~ in_data[79:77];
  assign celloutsig_0_47z = ~^ celloutsig_0_7z[5:2];
  assign celloutsig_1_14z = ~^ { celloutsig_1_11z, _03_, celloutsig_1_5z[4:1], celloutsig_1_5z[1], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z[4:1], celloutsig_1_5z[1] };
  assign celloutsig_1_10z = { celloutsig_1_5z[4], celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[5:3] >> { in_data[3:2], celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[121:112], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_12z } - in_data[121:96];
  assign celloutsig_0_9z = { in_data[51:43], celloutsig_0_3z } - celloutsig_0_7z[12:1];
  assign celloutsig_0_17z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z } - { _05_[11:8], _02_, _05_[6:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[74:56], celloutsig_0_1z } ^ { in_data[72:67], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[125:124], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } ^ { in_data[111:106], celloutsig_1_1z, celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_19z = 7'h00;
    else if (!clkin_data[160]) celloutsig_0_19z = { celloutsig_0_17z[14:9], celloutsig_0_1z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z) | (in_data[160] & celloutsig_1_1z));
  assign { celloutsig_1_5z[1], celloutsig_1_5z[4:2] } = ~ { celloutsig_1_3z, in_data[142:140] };
  assign { _04_[2], _04_[0] } = { _01_, _00_ };
  assign _05_[7] = _02_;
  assign celloutsig_1_5z[0] = celloutsig_1_5z[1];
  assign { out_data[128], out_data[121:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
