// Seed: 974004384
module module_0 (
    input wor id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri module_0,
    input wand id_5,
    input wand id_6,
    input uwire id_7,
    input wire id_8,
    output tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    output tri1 id_12,
    input tri id_13,
    input uwire id_14
);
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input wand id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wand id_6,
    output wire id_7,
    output wand id_8,
    output wire id_9,
    input uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    input wire id_13,
    input tri0 id_14,
    output wand id_15,
    input wand id_16
    , id_23,
    input tri0 id_17,
    output supply0 id_18,
    output tri1 id_19,
    output uwire id_20,
    input tri0 id_21
);
  assign id_8 = id_14;
  module_0(
      id_5,
      id_10,
      id_19,
      id_10,
      id_3,
      id_2,
      id_13,
      id_17,
      id_10,
      id_9,
      id_14,
      id_21,
      id_7,
      id_14,
      id_10
  );
endmodule
