{"description": ["M\u00f4 T\u1ea3 C\u00f4ng Vi\u1ec7c\n             \n\n              We are looking for talented and creative people to join our world-class team in the design of ARMv8 based System-on-Chip.\n              \n\n              As an ASIC Design Engineer, you will use your RTL design skills to implement complex SOCs for advanced ARMv8-based server systems and State-of-the-art communication components. You will collaborate closely with SOC architecture and verification engineers in active projects and sustaining engineering activities. Using your Verilog and System Verilog coding and problem solving skills, you will design internally developed IPs as well as integrating 3rd party IPs. You will be responsible for the full life cycle of design, from specification creation and RTL coding to synthesis and timing closure.\n              \n\n              Responsibilities:\n              \n\n              Responsibilities will include all, or some, of the following:\n              \n              \u2022\tCreating detailed design specifications based on architecture and micro-architecture specifications.\n              \n              \u2022\tBecoming proficient in complex IO protocols such as Gen3/Gen4 PCIe, SATA 3.0, USB 2.0/3.0 and integration of 3rd party host controllers for these protocols.\n              \n              \u2022\tUnderstanding of SOC bus architectures such as AXI3/AXI4, AHB, APB and advanced connectivity implementations such as Network-On-Chip (NoC).\n              \n              \u2022\tRTL design and coding that meets or exceeds design performance targets.\n              \n              \u2022\tDevelopment of RTL Linting and CDC scripts, evaluation of results, and corrective actions\n              \n              \u2022\tSupport silicon bring-up and Silicon validation\n              \n              \u2022\tRTL & Gate Simulation experience & Good debugging skills\n              \n\n              Please send your CV to our career website: https://app.jobvite.com/j?cj=osZY7fwg&s=Vietnamworks\n             \n\n              Xem to\u00e0n b\u1ed9 M\u00f4 T\u1ea3 C\u00f4ng Vi\u1ec7c"], "field": ["IT-Ph\u1ea7n c\u1ee9ng/M\u1ea1ng", "\u0110i\u1ec7n/\u0110i\u1ec7n t\u1eed", "C\u00f4ng ngh\u1ec7 cao"], "requirement": ["Y\u00eau C\u1ea7u C\u00f4ng Vi\u1ec7c\n             \n\n              \u2022\tBS/MS in Electrical Engineering/Computer Engineering or equivalent and 2-7 years of digital ASIC design experience\n              \n              \u2022\tExperienced with Lint and CDC tools and flows\n              \n              \u2022\tExperience with Verilog and/or System Verilog RTL design\n              \n              \u2022\tExperience with synthesis and STA flows\n              \n              \u2022\tExperience in scripting languages (PERL, Python, shell, etc.)\n              \n              \u2022\tStrong communicator and team player.\n              \n              \u2022\tGood English communications skills, both verbal and writing.\n             \n\n              Xem to\u00e0n b\u1ed9 Y\u00eau C\u1ea7u C\u00f4ng Vi\u1ec7c"], "phuc-loi": ["C\u00e1c Ph\u00fac L\u1ee3i D\u00e0nh Cho B\u1ea1n\n             \n\n\n\n\n\n\n\n\n                Personal Accident and private healthcare Insurance for employee and family\n               \n\n\n\n\n\n\n\n                Travel opportunities to abroad\n               \n\n\n\n\n\n\n\n                Excellent compensation and benefits"], "skill": ["Verilog/system Verilog", " C", " Perl"]}