$date
	Wed Mar 24 21:20:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module StFS_tb $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 1 # B0 $end
$var wire 1 $ Bi $end
$var wire 1 % w3 $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 4 ( D [3:0] $end
$var wire 1 ) Bo $end
$var reg 4 * a [3:0] $end
$var reg 4 + b [3:0] $end
$var reg 4 , bi [3:0] $end
$scope module sfs0 $end
$var wire 1 - A $end
$var wire 1 . B $end
$var wire 1 $ Bi $end
$var wire 1 ' Bo $end
$var wire 1 / d0 $end
$var wire 1 0 b1 $end
$var wire 1 1 b0 $end
$var wire 1 2 D $end
$scope module hs1 $end
$var wire 1 - A $end
$var wire 1 . B $end
$var reg 1 1 Bo $end
$var reg 1 / D $end
$upscope $end
$scope module hs2 $end
$var wire 1 / A $end
$var wire 1 $ B $end
$var reg 1 0 Bo $end
$var reg 1 2 D $end
$upscope $end
$upscope $end
$scope module sfs1 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 $ Bi $end
$var wire 1 & Bo $end
$var wire 1 5 d0 $end
$var wire 1 6 b1 $end
$var wire 1 7 b0 $end
$var wire 1 8 D $end
$scope module hs1 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var reg 1 7 Bo $end
$var reg 1 5 D $end
$upscope $end
$scope module hs2 $end
$var wire 1 5 A $end
$var wire 1 $ B $end
$var reg 1 6 Bo $end
$var reg 1 8 D $end
$upscope $end
$upscope $end
$scope module sfs2 $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var wire 1 $ Bi $end
$var wire 1 % Bo $end
$var wire 1 ; d0 $end
$var wire 1 < b1 $end
$var wire 1 = b0 $end
$var wire 1 > D $end
$scope module hs1 $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var reg 1 = Bo $end
$var reg 1 ; D $end
$upscope $end
$scope module hs2 $end
$var wire 1 ; A $end
$var wire 1 $ B $end
$var reg 1 < Bo $end
$var reg 1 > D $end
$upscope $end
$upscope $end
$scope module sfs3 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 $ Bi $end
$var wire 1 ) Bo $end
$var wire 1 A d0 $end
$var wire 1 B b1 $end
$var wire 1 C b0 $end
$var wire 1 D D $end
$scope module hs1 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var reg 1 C Bo $end
$var reg 1 A D $end
$upscope $end
$scope module hs2 $end
$var wire 1 A A $end
$var wire 1 $ B $end
$var reg 1 B Bo $end
$var reg 1 D D $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xD
xC
xB
xA
z@
z?
x>
x=
x<
x;
z:
z9
x8
x7
x6
x5
z4
z3
x2
x1
x0
x/
z.
z-
b0 ,
b0 +
b0 *
x)
bx (
x'
x&
x%
z$
z#
bz "
bz !
$end
#10
b1 ,
#20
b0 ,
b1 +
#30
b1 ,
#40
b0 ,
b0 +
b1 *
#50
b1 ,
#60
b0 ,
b1 +
#70
b1 ,
#80
