/*
 * stm32f446xx.h
 *
 *  Created on: Nov 5, 2020
 *      Author: bhavi
 */

#ifndef INC_STM32F446XX_H_
#define INC_STM32F446XX_H_

/*
 * base address of Flash and SRAM memories
 */

#define FLASH_BASEADDR			0x08000000U
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			0x20001C00U
#define ROM_BASEADDR			0x1FFF0000U
#define SRAM 					SRAM1_BASEADDR

/*
 * AHBx and APBx Bus peripheral base address
 */

#define PERIPH_BASE				0x40000000
#define APB1PERIPH_BASEADDR  	PERIPH_BASE
#define APB2PERIPH_BASEADDR		0x40010000U
#define AHB1PERIPH_BASEADDR 	0x40020000U
#define AHB2PERIPH_BASEADDR 	0X50000000U

/*
 * Base Addresses of peripherals which are hanging on AHB1 bus
 */

#define GPIOA_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x2000)

/*
 * base Addresses of peripherals which are hanging on AHB1 bus
 */

#define I2C1_BASEADDR          	(APB1PERIPH_BASEADDR + 0x0000)
#define I2C2_BASEADDR			(APB1PERIPH_BASEADDR + 0x0400)
#define I2C3_BASEADDR			(APB1PERIPH_BASEADDR + 0x0800)
#define UART5_BASEADDR			(APB1PERIPH_BASEADDR + 0x0C00)
#define UART4_BASEADDR			(APB1PERIPH_BASEADDR + 0x1400)
#define USART3_BASEADDR			(APB1PERIPH_BASEADDR + 0x1800)
#define USART2_BASEADDR			(APB1PERIPH_BASEADDR + 0x1C00)
#define SPI3_BASEADDR			(APB1PERIPH_BASEADDR + 0x2000)
#define SPI2_BASEADDR			(APB1PERIPH_BASEADDR + 0x2400)

/*
*base addresses of peripherals which are hanging on AHB2 Bus
*/
#define SPI1_BASEADDR
#define USART1_BASEADDR
#define USART6_BASEADDR
#define EXT1_BASEADDR
#define SYSCFG





#endif /* INC_STM32F446XX_H_ */
