%% Created using Papers on Fri, 11 Nov 2011.
%% http://mekentosj.com/papers/

@INPROCEEDINGS{PitFall:2010, 
author={Yu Pu and Xin Zhang and Huang, J. and Muramatsu, A. and Nomura, M. and Hirairi, K. and Takata, H. and Sakurabayashi, T. and Miyano, S. and Takamiya, M. and Sakurai, T.}, 
booktitle={Computer-Aided Design (ICCAD), 2010 IEEE/ACM International Conference on}, 
title={Misleading energy and performance claims in sub/near threshold digital systems}, 
year={2010}, 
month={nov.}, 
volume={}, 
number={}, 
pages={625 -631}, 
keywords={DC-DC converters;energy reduction;misleading energy;pipelining depth;sub/near threshold circuit;sub/near threshold digital systems;throughput degradation;ultra-low-voltage processors;DC-DC power convertors;digital systems;microprocessor chips;threshold elements;}, 
doi={10.1109/ICCAD.2010.5654219}, 
ISSN={1092-3152},}

@INPROCEEDINGS{ISLPED:2011,
author={Abdallah, R.A. and Shenoy, P.S. and Shanbhag, N.R. and Krein, P.T.},
booktitle={Low Power Electronics and Design (ISLPED) 2011 International Symposium on},
title={System energy minimization via joint optimization of the DC-DC converter and the core},
year={2011},
month={aug.},
volume={},
number={},
pages={97 -102},
keywords={C-MEOP;CMOS process;DC-DC converter;DVS;S-MEOP;dynamic voltage scaling;joint optimization;minimum energy operating point;pipelined-core system energy;size 130 nm;system energy minimization;voltage 1.2 V;CMOS integrated circuits;DC-DC power convertors;minimisation;},
doi={10.1109/ISLPED.2011.5993614},
ISSN={Pending},}

@INPROCEEDINGS{Server:2006,
author={ Yu Ma and Xiaogao Xie and Zhaoming Qian},
booktitle={Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE},
title={An Active-Clamped Buck Converter for 12V VRM Application},
year={2006},
month={june},
volume={},
number={},
pages={ 1 - 5},
keywords={ Buck converter; active-clamp ; voltage regulator ;},
doi={10.1109/PESC.2006.1711949},
ISSN={0275-9306},}

@ARTICLE{PredictiveModel,
author={Wei Zhao and Yu Cao},
journal={Electron Devices, IEEE Transactions on},
title={New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration},
year={2006},
month={nov. },
volume={53},
number={11},
pages={2816 -2823},
keywords={32 to 130 nm;MOSFET model;early design exploration;mobility degradation;nanoscale CMOS characteristic;physical effects;physical models;predictive technology model;process sensitivity;process uncertainty;process variation;CMOS integrated circuits;MOSFET;carrier mobility;integrated circuit design;nanoelectronics;semiconductor device models;},
doi={10.1109/TED.2006.884077},
ISSN={0018-9383},}

@INPROCEEDINGS{Intel:2009,
author={Packan, P. and Akbar, S. and Armstrong, M. and Bergstrom, D. and Brazier, M. and Deshpande, H. and Dev, K. and Ding, G. and Ghani, T. and Golonzka, O. and Han, W. and He, J. and Heussner, R. and James, R. and Jopling, J. and Kenyon, C. and Lee, S.-H. and Liu, M. and Lodha, S. and Mattis, B. and Murthy, A. and Neiberg, L. and Neirynck, J. and Pae, S. and Parker, C. and Pipes, L. and Sebastian, J. and Seiple, J. and Sell, B. and Sharma, A. and Sivakumar, S. and Song, B. and St. Amour, A. and Tone, K. and Troeger, T. and Weber, C. and Zhang, K. and Luo, Y. and Natarajan, S.},
booktitle={Electron Devices Meeting (IEDM), 2009 IEEE International},
title={High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors},
year={2009},
month={dec.},
volume={},
number={},
pages={1 -4},
keywords={NMOS drive current;PMOS drive current;SRAM cell;gate pitch;high-k transistors;logic technology;metal gate transistors;microprocessors;size 28 nm;size 32 nm;voltage 1.0 V;MOS logic circuits;SRAM chips;},
doi={10.1109/IEDM.2009.5424253},
ISSN={},}