
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000015e  00800200  00001ad4  00001b68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ad4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080035e  0080035e  00001cc6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001cc6  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000358  00000000  00000000  00001d22  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000274d  00000000  00000000  0000207a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001249  00000000  00000000  000047c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000335a  00000000  00000000  00005a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000087c  00000000  00000000  00008d6c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00012c98  00000000  00000000  000095e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000163e  00000000  00000000  0001c280  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002a8  00000000  00000000  0001d8be  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004edb  00000000  00000000  0001db66  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	09 c1       	rjmp	.+530    	; 0x22c <__vector_6>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a6 c5       	rjmp	.+2892   	; 0xbea <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	94 c4       	rjmp	.+2344   	; 0x9d2 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	10 06       	cpc	r1, r16
      e6:	62 06       	cpc	r6, r18
      e8:	62 06       	cpc	r6, r18
      ea:	62 06       	cpc	r6, r18
      ec:	62 06       	cpc	r6, r18
      ee:	62 06       	cpc	r6, r18
      f0:	62 06       	cpc	r6, r18
      f2:	62 06       	cpc	r6, r18
      f4:	10 06       	cpc	r1, r16
      f6:	62 06       	cpc	r6, r18
      f8:	62 06       	cpc	r6, r18
      fa:	62 06       	cpc	r6, r18
      fc:	62 06       	cpc	r6, r18
      fe:	62 06       	cpc	r6, r18
     100:	62 06       	cpc	r6, r18
     102:	62 06       	cpc	r6, r18
     104:	12 06       	cpc	r1, r18
     106:	62 06       	cpc	r6, r18
     108:	62 06       	cpc	r6, r18
     10a:	62 06       	cpc	r6, r18
     10c:	62 06       	cpc	r6, r18
     10e:	62 06       	cpc	r6, r18
     110:	62 06       	cpc	r6, r18
     112:	62 06       	cpc	r6, r18
     114:	62 06       	cpc	r6, r18
     116:	62 06       	cpc	r6, r18
     118:	62 06       	cpc	r6, r18
     11a:	62 06       	cpc	r6, r18
     11c:	62 06       	cpc	r6, r18
     11e:	62 06       	cpc	r6, r18
     120:	62 06       	cpc	r6, r18
     122:	62 06       	cpc	r6, r18
     124:	12 06       	cpc	r1, r18
     126:	62 06       	cpc	r6, r18
     128:	62 06       	cpc	r6, r18
     12a:	62 06       	cpc	r6, r18
     12c:	62 06       	cpc	r6, r18
     12e:	62 06       	cpc	r6, r18
     130:	62 06       	cpc	r6, r18
     132:	62 06       	cpc	r6, r18
     134:	62 06       	cpc	r6, r18
     136:	62 06       	cpc	r6, r18
     138:	62 06       	cpc	r6, r18
     13a:	62 06       	cpc	r6, r18
     13c:	62 06       	cpc	r6, r18
     13e:	62 06       	cpc	r6, r18
     140:	62 06       	cpc	r6, r18
     142:	62 06       	cpc	r6, r18
     144:	5e 06       	cpc	r5, r30
     146:	62 06       	cpc	r6, r18
     148:	62 06       	cpc	r6, r18
     14a:	62 06       	cpc	r6, r18
     14c:	62 06       	cpc	r6, r18
     14e:	62 06       	cpc	r6, r18
     150:	62 06       	cpc	r6, r18
     152:	62 06       	cpc	r6, r18
     154:	3b 06       	cpc	r3, r27
     156:	62 06       	cpc	r6, r18
     158:	62 06       	cpc	r6, r18
     15a:	62 06       	cpc	r6, r18
     15c:	62 06       	cpc	r6, r18
     15e:	62 06       	cpc	r6, r18
     160:	62 06       	cpc	r6, r18
     162:	62 06       	cpc	r6, r18
     164:	62 06       	cpc	r6, r18
     166:	62 06       	cpc	r6, r18
     168:	62 06       	cpc	r6, r18
     16a:	62 06       	cpc	r6, r18
     16c:	62 06       	cpc	r6, r18
     16e:	62 06       	cpc	r6, r18
     170:	62 06       	cpc	r6, r18
     172:	62 06       	cpc	r6, r18
     174:	2f 06       	cpc	r2, r31
     176:	62 06       	cpc	r6, r18
     178:	62 06       	cpc	r6, r18
     17a:	62 06       	cpc	r6, r18
     17c:	62 06       	cpc	r6, r18
     17e:	62 06       	cpc	r6, r18
     180:	62 06       	cpc	r6, r18
     182:	62 06       	cpc	r6, r18
     184:	4d 06       	cpc	r4, r29

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 ed       	ldi	r30, 0xD4	; 212
     19e:	fa e1       	ldi	r31, 0x1A	; 26
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 35       	cpi	r26, 0x5E	; 94
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ae e5       	ldi	r26, 0x5E	; 94
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 37       	cpi	r26, 0x7A	; 122
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	d9 d5       	rcall	.+2994   	; 0xd74 <main>
     1c2:	0c 94 68 0d 	jmp	0x1ad0	; 0x1ad0 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#include "defines.h"
#include "ADC.h"


void ADC_init(void){
	set_bit(ADCSRA, ADEN); //Enables the ADC
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	//Use a prescaler to determine the frequency of successive approximation (ADPS bit in ADCSRA) (we used 128)
	set_bit(ADCSRA, ADPS2);
     1d2:	80 81       	ld	r24, Z
     1d4:	84 60       	ori	r24, 0x04	; 4
     1d6:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);	
     1d8:	80 81       	ld	r24, Z
     1da:	82 60       	ori	r24, 0x02	; 2
     1dc:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);					
     1de:	80 81       	ld	r24, Z
     1e0:	81 60       	ori	r24, 0x01	; 1
     1e2:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0); //Voltage reference: AVCC with external capacitor at AREF pin (Table 26-3)
     1e4:	ec e7       	ldi	r30, 0x7C	; 124
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <CAN_int_vect>:
	}
	MCP2515_bit_modify(MCP_CANCTRL,0xE0, 0x00);
	
	printf("ERROR FLAGS: %x\n", MCP2515_read(MCP_EFLG));
	
}
     1f0:	cf 93       	push	r28
     1f2:	8c e2       	ldi	r24, 0x2C	; 44
     1f4:	14 d1       	rcall	.+552    	; 0x41e <MCP2515_read>
     1f6:	c8 2f       	mov	r28, r24
     1f8:	80 ff       	sbrs	r24, 0
     1fa:	0a c0       	rjmp	.+20     	; 0x210 <CAN_int_vect+0x20>
     1fc:	40 e0       	ldi	r20, 0x00	; 0
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8c e2       	ldi	r24, 0x2C	; 44
     202:	1a d1       	rcall	.+564    	; 0x438 <MCP2515_bit_modify>
     204:	21 e0       	ldi	r18, 0x01	; 1
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	30 93 61 03 	sts	0x0361, r19
     20c:	20 93 60 03 	sts	0x0360, r18
     210:	c1 ff       	sbrs	r28, 1
     212:	0a c0       	rjmp	.+20     	; 0x228 <CAN_int_vect+0x38>
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	62 e0       	ldi	r22, 0x02	; 2
     218:	8c e2       	ldi	r24, 0x2C	; 44
     21a:	0e d1       	rcall	.+540    	; 0x438 <MCP2515_bit_modify>
     21c:	81 e0       	ldi	r24, 0x01	; 1
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	90 93 5f 03 	sts	0x035F, r25
     224:	80 93 5e 03 	sts	0x035E, r24
     228:	cf 91       	pop	r28
     22a:	08 95       	ret

0000022c <__vector_6>:
     22c:	1f 92       	push	r1
     22e:	0f 92       	push	r0
     230:	0f b6       	in	r0, 0x3f	; 63
     232:	0f 92       	push	r0
     234:	11 24       	eor	r1, r1
     236:	0b b6       	in	r0, 0x3b	; 59
     238:	0f 92       	push	r0
     23a:	2f 93       	push	r18
     23c:	3f 93       	push	r19
     23e:	4f 93       	push	r20
     240:	5f 93       	push	r21
     242:	6f 93       	push	r22
     244:	7f 93       	push	r23
     246:	8f 93       	push	r24
     248:	9f 93       	push	r25
     24a:	af 93       	push	r26
     24c:	bf 93       	push	r27
     24e:	ef 93       	push	r30
     250:	ff 93       	push	r31
     252:	ce df       	rcall	.-100    	; 0x1f0 <CAN_int_vect>
     254:	ff 91       	pop	r31
     256:	ef 91       	pop	r30
     258:	bf 91       	pop	r27
     25a:	af 91       	pop	r26
     25c:	9f 91       	pop	r25
     25e:	8f 91       	pop	r24
     260:	7f 91       	pop	r23
     262:	6f 91       	pop	r22
     264:	5f 91       	pop	r21
     266:	4f 91       	pop	r20
     268:	3f 91       	pop	r19
     26a:	2f 91       	pop	r18
     26c:	0f 90       	pop	r0
     26e:	0b be       	out	0x3b, r0	; 59
     270:	0f 90       	pop	r0
     272:	0f be       	out	0x3f, r0	; 63
     274:	0f 90       	pop	r0
     276:	1f 90       	pop	r1
     278:	18 95       	reti

0000027a <CAN_init>:
     27a:	ed 98       	cbi	0x1d, 5	; 29
     27c:	ea e6       	ldi	r30, 0x6A	; 106
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	80 81       	ld	r24, Z
     282:	87 7f       	andi	r24, 0xF7	; 247
     284:	80 83       	st	Z, r24
     286:	80 81       	ld	r24, Z
     288:	8b 7f       	andi	r24, 0xFB	; 251
     28a:	80 83       	st	Z, r24
     28c:	ed 9a       	sbi	0x1d, 5	; 29
     28e:	ed d0       	rcall	.+474    	; 0x46a <MCP2515_init>
     290:	4f ef       	ldi	r20, 0xFF	; 255
     292:	64 e6       	ldi	r22, 0x64	; 100
     294:	80 e6       	ldi	r24, 0x60	; 96
     296:	d0 d0       	rcall	.+416    	; 0x438 <MCP2515_bit_modify>
     298:	4f ef       	ldi	r20, 0xFF	; 255
     29a:	60 e6       	ldi	r22, 0x60	; 96
     29c:	80 e7       	ldi	r24, 0x70	; 112
     29e:	cc d0       	rcall	.+408    	; 0x438 <MCP2515_bit_modify>
     2a0:	43 e0       	ldi	r20, 0x03	; 3
     2a2:	63 e0       	ldi	r22, 0x03	; 3
     2a4:	8b e2       	ldi	r24, 0x2B	; 43
     2a6:	c8 d0       	rcall	.+400    	; 0x438 <MCP2515_bit_modify>
     2a8:	40 e0       	ldi	r20, 0x00	; 0
     2aa:	60 ee       	ldi	r22, 0xE0	; 224
     2ac:	8f e0       	ldi	r24, 0x0F	; 15
     2ae:	c4 c0       	rjmp	.+392    	; 0x438 <MCP2515_bit_modify>
     2b0:	08 95       	ret

000002b2 <CAN_data_receive>:
     2b2:	df 92       	push	r13
     2b4:	ef 92       	push	r14
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	8c 01       	movw	r16, r24
     2c2:	f8 94       	cli
     2c4:	80 91 60 03 	lds	r24, 0x0360
     2c8:	90 91 61 03 	lds	r25, 0x0361
     2cc:	89 2b       	or	r24, r25
     2ce:	39 f0       	breq	.+14     	; 0x2de <CAN_data_receive+0x2c>
     2d0:	10 92 61 03 	sts	0x0361, r1
     2d4:	10 92 60 03 	sts	0x0360, r1
     2d8:	c0 e0       	ldi	r28, 0x00	; 0
     2da:	d0 e0       	ldi	r29, 0x00	; 0
     2dc:	11 c0       	rjmp	.+34     	; 0x300 <CAN_data_receive+0x4e>
     2de:	80 91 5e 03 	lds	r24, 0x035E
     2e2:	90 91 5f 03 	lds	r25, 0x035F
     2e6:	89 2b       	or	r24, r25
     2e8:	39 f0       	breq	.+14     	; 0x2f8 <CAN_data_receive+0x46>
     2ea:	10 92 5f 03 	sts	0x035F, r1
     2ee:	10 92 5e 03 	sts	0x035E, r1
     2f2:	c1 e0       	ldi	r28, 0x01	; 1
     2f4:	d0 e0       	ldi	r29, 0x00	; 0
     2f6:	04 c0       	rjmp	.+8      	; 0x300 <CAN_data_receive+0x4e>
     2f8:	f8 01       	movw	r30, r16
     2fa:	12 82       	std	Z+2, r1	; 0x02
     2fc:	78 94       	sei
     2fe:	3e c0       	rjmp	.+124    	; 0x37c <CAN_data_receive+0xca>
     300:	fc 2e       	mov	r15, r28
     302:	ff 0c       	add	r15, r15
     304:	ff 0c       	add	r15, r15
     306:	ff 0c       	add	r15, r15
     308:	ff 0c       	add	r15, r15
     30a:	81 e6       	ldi	r24, 0x61	; 97
     30c:	8f 0d       	add	r24, r15
     30e:	87 d0       	rcall	.+270    	; 0x41e <MCP2515_read>
     310:	e8 2e       	mov	r14, r24
     312:	82 e6       	ldi	r24, 0x62	; 98
     314:	8f 0d       	add	r24, r15
     316:	83 d0       	rcall	.+262    	; 0x41e <MCP2515_read>
     318:	2e 2d       	mov	r18, r14
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	22 0f       	add	r18, r18
     31e:	33 1f       	adc	r19, r19
     320:	22 0f       	add	r18, r18
     322:	33 1f       	adc	r19, r19
     324:	22 0f       	add	r18, r18
     326:	33 1f       	adc	r19, r19
     328:	82 95       	swap	r24
     32a:	86 95       	lsr	r24
     32c:	87 70       	andi	r24, 0x07	; 7
     32e:	28 0f       	add	r18, r24
     330:	31 1d       	adc	r19, r1
     332:	f8 01       	movw	r30, r16
     334:	31 83       	std	Z+1, r19	; 0x01
     336:	20 83       	st	Z, r18
     338:	85 e6       	ldi	r24, 0x65	; 101
     33a:	8f 0d       	add	r24, r15
     33c:	70 d0       	rcall	.+224    	; 0x41e <MCP2515_read>
     33e:	87 70       	andi	r24, 0x07	; 7
     340:	f8 01       	movw	r30, r16
     342:	82 83       	std	Z+2, r24	; 0x02
     344:	88 23       	and	r24, r24
     346:	c9 f0       	breq	.+50     	; 0x37a <CAN_data_receive+0xc8>
     348:	7e 01       	movw	r14, r28
     34a:	ee 0c       	add	r14, r14
     34c:	ff 1c       	adc	r15, r15
     34e:	ee 0c       	add	r14, r14
     350:	ff 1c       	adc	r15, r15
     352:	ee 0c       	add	r14, r14
     354:	ff 1c       	adc	r15, r15
     356:	ee 0c       	add	r14, r14
     358:	ff 1c       	adc	r15, r15
     35a:	d1 2c       	mov	r13, r1
     35c:	cd 2d       	mov	r28, r13
     35e:	d0 e0       	ldi	r29, 0x00	; 0
     360:	ce 01       	movw	r24, r28
     362:	8a 59       	subi	r24, 0x9A	; 154
     364:	9f 4f       	sbci	r25, 0xFF	; 255
     366:	8e 0d       	add	r24, r14
     368:	5a d0       	rcall	.+180    	; 0x41e <MCP2515_read>
     36a:	c0 0f       	add	r28, r16
     36c:	d1 1f       	adc	r29, r17
     36e:	8b 83       	std	Y+3, r24	; 0x03
     370:	d3 94       	inc	r13
     372:	f8 01       	movw	r30, r16
     374:	82 81       	ldd	r24, Z+2	; 0x02
     376:	d8 16       	cp	r13, r24
     378:	88 f3       	brcs	.-30     	; 0x35c <CAN_data_receive+0xaa>
     37a:	78 94       	sei
     37c:	df 91       	pop	r29
     37e:	cf 91       	pop	r28
     380:	1f 91       	pop	r17
     382:	0f 91       	pop	r16
     384:	ff 90       	pop	r15
     386:	ef 90       	pop	r14
     388:	df 90       	pop	r13
     38a:	08 95       	ret

0000038c <receive_control_inputs>:

can_message receive_control_inputs(void){
     38c:	0f 93       	push	r16
     38e:	1f 93       	push	r17
     390:	cf 93       	push	r28
     392:	df 93       	push	r29
     394:	cd b7       	in	r28, 0x3d	; 61
     396:	de b7       	in	r29, 0x3e	; 62
     398:	2b 97       	sbiw	r28, 0x0b	; 11
     39a:	0f b6       	in	r0, 0x3f	; 63
     39c:	f8 94       	cli
     39e:	de bf       	out	0x3e, r29	; 62
     3a0:	0f be       	out	0x3f, r0	; 63
     3a2:	cd bf       	out	0x3d, r28	; 61
     3a4:	8c 01       	movw	r16, r24
	can_message msg;
	msg.length = 0;
     3a6:	1b 82       	std	Y+3, r1	; 0x03
	
	while (!msg.length) {
		CAN_data_receive(&msg);
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	82 df       	rcall	.-252    	; 0x2b2 <CAN_data_receive>

can_message receive_control_inputs(void){
	can_message msg;
	msg.length = 0;
	
	while (!msg.length) {
     3ae:	8b 81       	ldd	r24, Y+3	; 0x03
     3b0:	88 23       	and	r24, r24
     3b2:	d1 f3       	breq	.-12     	; 0x3a8 <receive_control_inputs+0x1c>
		CAN_data_receive(&msg);
	}
	
	return msg;
     3b4:	8b e0       	ldi	r24, 0x0B	; 11
     3b6:	fe 01       	movw	r30, r28
     3b8:	31 96       	adiw	r30, 0x01	; 1
     3ba:	d8 01       	movw	r26, r16
     3bc:	01 90       	ld	r0, Z+
     3be:	0d 92       	st	X+, r0
     3c0:	8a 95       	dec	r24
     3c2:	e1 f7       	brne	.-8      	; 0x3bc <receive_control_inputs+0x30>
     3c4:	c8 01       	movw	r24, r16
     3c6:	2b 96       	adiw	r28, 0x0b	; 11
     3c8:	0f b6       	in	r0, 0x3f	; 63
     3ca:	f8 94       	cli
     3cc:	de bf       	out	0x3e, r29	; 62
     3ce:	0f be       	out	0x3f, r0	; 63
     3d0:	cd bf       	out	0x3d, r28	; 61
     3d2:	df 91       	pop	r29
     3d4:	cf 91       	pop	r28
     3d6:	1f 91       	pop	r17
     3d8:	0f 91       	pop	r16
     3da:	08 95       	ret

000003dc <IR_init>:

#define DISRUPTION_THRESHOLD 10
#define MOVING_AVERAGE_SIZE 4

void IR_init(void) {
	ADC_init();
     3dc:	f5 ce       	rjmp	.-534    	; 0x1c8 <ADC_init>
     3de:	08 95       	ret

000003e0 <MAX520_init>:


uint8_t max520_address = 0x00;


void MAX520_init(uint8_t three_bit_adress){
     3e0:	cf 93       	push	r28
     3e2:	c8 2f       	mov	r28, r24
	TWI_Master_Initialise(); //Initialize TWI for transferring
     3e4:	d6 d3       	rcall	.+1964   	; 0xb92 <TWI_Master_Initialise>
	sei();
     3e6:	78 94       	sei
	max520_address = MAX520_ADDRESS_BASE + (three_bit_adress << 1); //Set the correct address for the TWI bus
     3e8:	cc 0f       	add	r28, r28
     3ea:	c0 5b       	subi	r28, 0xB0	; 176
     3ec:	c0 93 62 03 	sts	0x0362, r28
}
     3f0:	cf 91       	pop	r28
     3f2:	08 95       	ret

000003f4 <MAX520_send>:


// Channel must be between 0 and 3 (DAC0 - DAC3)
void MAX520_send(uint8_t channel, uint8_t data){
     3f4:	cf 93       	push	r28
     3f6:	df 93       	push	r29
     3f8:	00 d0       	rcall	.+0      	; 0x3fa <MAX520_send+0x6>
     3fa:	cd b7       	in	r28, 0x3d	; 61
     3fc:	de b7       	in	r29, 0x3e	; 62
	//Message has the following format {address, command, output}
	uint8_t message[MAX520_MESSAGE_SIZE] = {
     3fe:	90 91 62 03 	lds	r25, 0x0362
     402:	99 83       	std	Y+1, r25	; 0x01
     404:	88 0f       	add	r24, r24
     406:	8a 83       	std	Y+2, r24	; 0x02
     408:	6b 83       	std	Y+3, r22	; 0x03
		0x00 + (channel << 1), 
		data
	};
	
	//Send the data over TWI
	TWI_Start_Transceiver_With_Data(message, MAX520_MESSAGE_SIZE);	
     40a:	63 e0       	ldi	r22, 0x03	; 3
     40c:	ce 01       	movw	r24, r28
     40e:	01 96       	adiw	r24, 0x01	; 1
     410:	ca d3       	rcall	.+1940   	; 0xba6 <TWI_Start_Transceiver_With_Data>
     412:	0f 90       	pop	r0
     414:	0f 90       	pop	r0
     416:	0f 90       	pop	r0
     418:	df 91       	pop	r29
     41a:	cf 91       	pop	r28
     41c:	08 95       	ret

0000041e <MCP2515_read>:
//Buffer states: three bit, setting a 1 on the buffer initiates transmitting from it 
void MCP2515_request_to_send(uint8_t buffer_states) {
	SPI_select();
	SPI_send(RTS_BASE+buffer_states);
	SPI_deselect();
}
     41e:	cf 93       	push	r28
     420:	c8 2f       	mov	r28, r24
     422:	62 d3       	rcall	.+1732   	; 0xae8 <SPI_select>
     424:	83 e0       	ldi	r24, 0x03	; 3
     426:	54 d3       	rcall	.+1704   	; 0xad0 <SPI_send>
     428:	8c 2f       	mov	r24, r28
     42a:	52 d3       	rcall	.+1700   	; 0xad0 <SPI_send>
     42c:	56 d3       	rcall	.+1708   	; 0xada <SPI_read>
     42e:	c8 2f       	mov	r28, r24
     430:	5d d3       	rcall	.+1722   	; 0xaec <SPI_deselect>
     432:	8c 2f       	mov	r24, r28
     434:	cf 91       	pop	r28
     436:	08 95       	ret

00000438 <MCP2515_bit_modify>:

//puts new_data in the selected reg_adress. the function assumes that you are allowed to change every bit in the register
void MCP2515_bit_modify(uint8_t reg_address, uint8_t masked_bits, uint8_t new_data) {
     438:	1f 93       	push	r17
     43a:	cf 93       	push	r28
     43c:	df 93       	push	r29
     43e:	18 2f       	mov	r17, r24
     440:	d6 2f       	mov	r29, r22
     442:	c4 2f       	mov	r28, r20
	SPI_select();
     444:	51 d3       	rcall	.+1698   	; 0xae8 <SPI_select>
	SPI_send(BIT_MODIFY);
     446:	85 e0       	ldi	r24, 0x05	; 5
     448:	43 d3       	rcall	.+1670   	; 0xad0 <SPI_send>
	SPI_send(reg_address);
     44a:	81 2f       	mov	r24, r17
     44c:	41 d3       	rcall	.+1666   	; 0xad0 <SPI_send>
	SPI_send(masked_bits);
     44e:	8d 2f       	mov	r24, r29
     450:	3f d3       	rcall	.+1662   	; 0xad0 <SPI_send>
	SPI_send(new_data);
     452:	8c 2f       	mov	r24, r28
     454:	3d d3       	rcall	.+1658   	; 0xad0 <SPI_send>
	SPI_deselect();
     456:	4a d3       	rcall	.+1684   	; 0xaec <SPI_deselect>
}
     458:	df 91       	pop	r29
     45a:	cf 91       	pop	r28
     45c:	1f 91       	pop	r17
     45e:	08 95       	ret

00000460 <MCP2515_reset>:

void MCP2515_reset(void) {
	SPI_select();
     460:	43 d3       	rcall	.+1670   	; 0xae8 <SPI_select>
	SPI_send(RESET);
     462:	80 ec       	ldi	r24, 0xC0	; 192
     464:	35 d3       	rcall	.+1642   	; 0xad0 <SPI_send>
	SPI_deselect();
     466:	42 c3       	rjmp	.+1668   	; 0xaec <SPI_deselect>
     468:	08 95       	ret

0000046a <MCP2515_init>:
#define BIT_MODIFY 0x05
#define RTS_BASE 0x80


uint8_t MCP2515_init(void) {
	SPI_init();
     46a:	24 d3       	rcall	.+1608   	; 0xab4 <SPI_init>
	MCP2515_reset();
     46c:	f9 df       	rcall	.-14     	; 0x460 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     46e:	8f e8       	ldi	r24, 0x8F	; 143
     470:	91 e0       	ldi	r25, 0x01	; 1
     472:	01 97       	sbiw	r24, 0x01	; 1
     474:	f1 f7       	brne	.-4      	; 0x472 <MCP2515_init+0x8>
     476:	00 c0       	rjmp	.+0      	; 0x478 <MCP2515_init+0xe>
     478:	00 00       	nop
	
	_delay_us(100); //why oh why
	//check bit 7-5 of MCP_CANSTAT which signify the operation mode
	const uint8_t device_mode = MCP2515_read(MCP_CANSTAT) & MODE_MASK;
     47a:	8e e0       	ldi	r24, 0x0E	; 14
     47c:	d0 df       	rcall	.-96     	; 0x41e <MCP2515_read>
     47e:	80 7e       	andi	r24, 0xE0	; 224

	if (device_mode != MODE_CONFIG) {
     480:	80 38       	cpi	r24, 0x80	; 128
     482:	29 f0       	breq	.+10     	; 0x48e <MCP2515_init+0x24>
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     484:	83 e1       	ldi	r24, 0x13	; 19
     486:	92 e0       	ldi	r25, 0x02	; 2
     488:	1a d7       	rcall	.+3636   	; 0x12be <puts>
		return 1;
     48a:	81 e0       	ldi	r24, 0x01	; 1
     48c:	08 95       	ret
	}
	
	return 0;
     48e:	80 e0       	ldi	r24, 0x00	; 0
}
     490:	08 95       	ret

00000492 <motor_enable>:
	
	printf("---------------------------------------------------------\n");
	printf("CALIBRATION COMPLETE\n");
	printf("---------------------------------------------------------\n");
	motor_set_velocity(0);
}
     492:	e2 e0       	ldi	r30, 0x02	; 2
     494:	f1 e0       	ldi	r31, 0x01	; 1
     496:	80 81       	ld	r24, Z
     498:	80 61       	ori	r24, 0x10	; 16
     49a:	80 83       	st	Z, r24
     49c:	08 95       	ret

0000049e <motor_set_direction>:
     49e:	81 11       	cpse	r24, r1
     4a0:	06 c0       	rjmp	.+12     	; 0x4ae <motor_set_direction+0x10>
     4a2:	e2 e0       	ldi	r30, 0x02	; 2
     4a4:	f1 e0       	ldi	r31, 0x01	; 1
     4a6:	80 81       	ld	r24, Z
     4a8:	8d 7f       	andi	r24, 0xFD	; 253
     4aa:	80 83       	st	Z, r24
     4ac:	08 95       	ret
     4ae:	e2 e0       	ldi	r30, 0x02	; 2
     4b0:	f1 e0       	ldi	r31, 0x01	; 1
     4b2:	80 81       	ld	r24, Z
     4b4:	82 60       	ori	r24, 0x02	; 2
     4b6:	80 83       	st	Z, r24
     4b8:	08 95       	ret

000004ba <motor_set_speed>:
     4ba:	68 2f       	mov	r22, r24
     4bc:	80 e0       	ldi	r24, 0x00	; 0
     4be:	9a cf       	rjmp	.-204    	; 0x3f4 <MAX520_send>
     4c0:	08 95       	ret

000004c2 <motor_set_velocity>:
     4c2:	cf 93       	push	r28
     4c4:	df 93       	push	r29
     4c6:	c8 2f       	mov	r28, r24
     4c8:	d9 2f       	mov	r29, r25
     4ca:	dd 23       	and	r29, r29
     4cc:	1c f4       	brge	.+6      	; 0x4d4 <motor_set_velocity+0x12>
     4ce:	d1 95       	neg	r29
     4d0:	c1 95       	neg	r28
     4d2:	d1 09       	sbc	r29, r1
     4d4:	89 2f       	mov	r24, r25
     4d6:	80 95       	com	r24
     4d8:	88 1f       	adc	r24, r24
     4da:	88 27       	eor	r24, r24
     4dc:	88 1f       	adc	r24, r24
     4de:	df df       	rcall	.-66     	; 0x49e <motor_set_direction>
     4e0:	6c 2f       	mov	r22, r28
     4e2:	c5 36       	cpi	r28, 0x65	; 101
     4e4:	08 f0       	brcs	.+2      	; 0x4e8 <motor_set_velocity+0x26>
     4e6:	64 e6       	ldi	r22, 0x64	; 100
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	90 e0       	ldi	r25, 0x00	; 0
     4ee:	48 d5       	rcall	.+2704   	; 0xf80 <__floatsisf>
     4f0:	23 e3       	ldi	r18, 0x33	; 51
     4f2:	33 e3       	ldi	r19, 0x33	; 51
     4f4:	43 e3       	ldi	r20, 0x33	; 51
     4f6:	5f e3       	ldi	r21, 0x3F	; 63
     4f8:	f7 d5       	rcall	.+3054   	; 0x10e8 <__mulsf3>
     4fa:	20 e0       	ldi	r18, 0x00	; 0
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	4f e7       	ldi	r20, 0x7F	; 127
     500:	53 e4       	ldi	r21, 0x43	; 67
     502:	f2 d5       	rcall	.+3044   	; 0x10e8 <__mulsf3>
     504:	20 e0       	ldi	r18, 0x00	; 0
     506:	30 e0       	ldi	r19, 0x00	; 0
     508:	48 ec       	ldi	r20, 0xC8	; 200
     50a:	52 e4       	ldi	r21, 0x42	; 66
     50c:	9e d4       	rcall	.+2364   	; 0xe4a <__divsf3>
     50e:	0a d5       	rcall	.+2580   	; 0xf24 <__fixunssfsi>
     510:	86 2f       	mov	r24, r22
     512:	d3 df       	rcall	.-90     	; 0x4ba <motor_set_speed>
     514:	df 91       	pop	r29
     516:	cf 91       	pop	r28
     518:	08 95       	ret

0000051a <motor_read_position_change>:
     51a:	e2 e0       	ldi	r30, 0x02	; 2
     51c:	f1 e0       	ldi	r31, 0x01	; 1
     51e:	80 81       	ld	r24, Z
     520:	8f 7d       	andi	r24, 0xDF	; 223
     522:	80 83       	st	Z, r24
     524:	80 81       	ld	r24, Z
     526:	87 7f       	andi	r24, 0xF7	; 247
     528:	80 83       	st	Z, r24
     52a:	2a e6       	ldi	r18, 0x6A	; 106
     52c:	2a 95       	dec	r18
     52e:	f1 f7       	brne	.-4      	; 0x52c <motor_read_position_change+0x12>
     530:	00 c0       	rjmp	.+0      	; 0x532 <motor_read_position_change+0x18>
     532:	80 91 06 01 	lds	r24, 0x0106
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	98 2f       	mov	r25, r24
     53a:	88 27       	eor	r24, r24
     53c:	20 81       	ld	r18, Z
     53e:	28 60       	ori	r18, 0x08	; 8
     540:	20 83       	st	Z, r18
     542:	3a e6       	ldi	r19, 0x6A	; 106
     544:	3a 95       	dec	r19
     546:	f1 f7       	brne	.-4      	; 0x544 <motor_read_position_change+0x2a>
     548:	00 c0       	rjmp	.+0      	; 0x54a <motor_read_position_change+0x30>
     54a:	20 91 06 01 	lds	r18, 0x0106
     54e:	30 81       	ld	r19, Z
     550:	3f 7b       	andi	r19, 0xBF	; 191
     552:	30 83       	st	Z, r19
     554:	35 e8       	ldi	r19, 0x85	; 133
     556:	3a 95       	dec	r19
     558:	f1 f7       	brne	.-4      	; 0x556 <motor_read_position_change+0x3c>
     55a:	00 00       	nop
     55c:	30 81       	ld	r19, Z
     55e:	30 64       	ori	r19, 0x40	; 64
     560:	30 83       	st	Z, r19
     562:	30 81       	ld	r19, Z
     564:	30 62       	ori	r19, 0x20	; 32
     566:	30 83       	st	Z, r19
     568:	82 0f       	add	r24, r18
     56a:	91 1d       	adc	r25, r1
     56c:	08 95       	ret

0000056e <motor_find_max_speed_auto>:

void motor_find_max_speed_auto(void){
     56e:	2f 92       	push	r2
     570:	3f 92       	push	r3
     572:	4f 92       	push	r4
     574:	5f 92       	push	r5
     576:	6f 92       	push	r6
     578:	7f 92       	push	r7
     57a:	8f 92       	push	r8
     57c:	9f 92       	push	r9
     57e:	af 92       	push	r10
     580:	bf 92       	push	r11
     582:	cf 92       	push	r12
     584:	df 92       	push	r13
     586:	ef 92       	push	r14
     588:	ff 92       	push	r15
     58a:	0f 93       	push	r16
     58c:	1f 93       	push	r17
     58e:	cf 93       	push	r28
     590:	df 93       	push	r29
     592:	cd b7       	in	r28, 0x3d	; 61
     594:	de b7       	in	r29, 0x3e	; 62
     596:	6f 97       	sbiw	r28, 0x1f	; 31
     598:	0f b6       	in	r0, 0x3f	; 63
     59a:	f8 94       	cli
     59c:	de bf       	out	0x3e, r29	; 62
     59e:	0f be       	out	0x3f, r0	; 63
     5a0:	cd bf       	out	0x3d, r28	; 61
	cli();
     5a2:	f8 94       	cli
	const int16_t velocity[] = {50, -50, 100, -100, 150, -150};
     5a4:	8c e0       	ldi	r24, 0x0C	; 12
     5a6:	e7 e0       	ldi	r30, 0x07	; 7
     5a8:	f2 e0       	ldi	r31, 0x02	; 2
     5aa:	de 01       	movw	r26, r28
     5ac:	11 96       	adiw	r26, 0x01	; 1
     5ae:	01 90       	ld	r0, Z+
     5b0:	0d 92       	st	X+, r0
     5b2:	8a 95       	dec	r24
     5b4:	e1 f7       	brne	.-8      	; 0x5ae <motor_find_max_speed_auto+0x40>
     5b6:	9e 01       	movw	r18, r28
     5b8:	2f 5f       	subi	r18, 0xFF	; 255
     5ba:	3f 4f       	sbci	r19, 0xFF	; 255
     5bc:	3f 8f       	std	Y+31, r19	; 0x1f
     5be:	2e 8f       	std	Y+30, r18	; 0x1e
     5c0:	ae 01       	movw	r20, r28
     5c2:	43 5f       	subi	r20, 0xF3	; 243
     5c4:	5f 4f       	sbci	r21, 0xFF	; 255
     5c6:	5e 87       	std	Y+14, r21	; 0x0e
     5c8:	4d 87       	std	Y+13, r20	; 0x0d
	const uint8_t time_interval = 200; //85; // Unit unknown
	
	const int velocity_size = sizeof(velocity)/sizeof(velocity[0]); // Size of array
	for (int i = 0; i < velocity_size; i++) {
		// Used to keep track of how long the motor has been going in one direction.
		uint64_t time_sum = 0;
     5ca:	41 2c       	mov	r4, r1
     5cc:	0e 8d       	ldd	r16, Y+30	; 0x1e
     5ce:	1f 8d       	ldd	r17, Y+31	; 0x1f
		printf("Set velocity to: %d\n", velocity[i]);
     5d0:	d8 01       	movw	r26, r16
     5d2:	11 96       	adiw	r26, 0x01	; 1
     5d4:	8c 91       	ld	r24, X
     5d6:	11 97       	sbiw	r26, 0x01	; 1
     5d8:	8f 93       	push	r24
     5da:	8c 91       	ld	r24, X
     5dc:	8f 93       	push	r24
     5de:	a9 ee       	ldi	r26, 0xE9	; 233
     5e0:	b2 e0       	ldi	r27, 0x02	; 2
     5e2:	bf 93       	push	r27
     5e4:	af 93       	push	r26
     5e6:	5a d6       	rcall	.+3252   	; 0x129c <printf>
		
		sei(); // Interrupts need to be enabled in order to set velocity
     5e8:	78 94       	sei
		motor_set_velocity(velocity[i]); 
     5ea:	f8 01       	movw	r30, r16
     5ec:	80 81       	ld	r24, Z
     5ee:	91 81       	ldd	r25, Z+1	; 0x01
     5f0:	2e 8d       	ldd	r18, Y+30	; 0x1e
     5f2:	3f 8d       	ldd	r19, Y+31	; 0x1f
     5f4:	2e 5f       	subi	r18, 0xFE	; 254
     5f6:	3f 4f       	sbci	r19, 0xFF	; 255
     5f8:	3f 8f       	std	Y+31, r19	; 0x1f
     5fa:	2e 8f       	std	Y+30, r18	; 0x1e
     5fc:	62 df       	rcall	.-316    	; 0x4c2 <motor_set_velocity>
		cli();
     5fe:	f8 94       	cli
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	0f 90       	pop	r0
	const uint8_t time_interval = 200; //85; // Unit unknown
	
	const int velocity_size = sizeof(velocity)/sizeof(velocity[0]); // Size of array
	for (int i = 0; i < velocity_size; i++) {
		// Used to keep track of how long the motor has been going in one direction.
		uint64_t time_sum = 0;
     608:	34 2c       	mov	r3, r4
     60a:	4f 8a       	std	Y+23, r4	; 0x17
     60c:	48 8e       	std	Y+24, r4	; 0x18
     60e:	49 8e       	std	Y+25, r4	; 0x19
     610:	4a 8e       	std	Y+26, r4	; 0x1a
     612:	4b 8e       	std	Y+27, r4	; 0x1b
     614:	4c 8e       	std	Y+28, r4	; 0x1c
     616:	4d 8e       	std	Y+29, r4	; 0x1d
		sei(); // Interrupts need to be enabled in order to set velocity
		motor_set_velocity(velocity[i]); 
		cli();
		
		while((uint8_t)((time_sum)>>8) < time_interval) {
			double time = time_passed();
     618:	b1 d2       	rcall	.+1378   	; 0xb7c <time_passed>
     61a:	4c 01       	movw	r8, r24
			time_sum += (uint64_t)time;
     61c:	ac 01       	movw	r20, r24
     61e:	60 e0       	ldi	r22, 0x00	; 0
     620:	70 e0       	ldi	r23, 0x00	; 0
     622:	80 e0       	ldi	r24, 0x00	; 0
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	dc 01       	movw	r26, r24
     628:	8f 86       	std	Y+15, r8	; 0x0f
     62a:	58 8b       	std	Y+16, r21	; 0x10
     62c:	69 8b       	std	Y+17, r22	; 0x11
     62e:	7a 8b       	std	Y+18, r23	; 0x12
     630:	8b 8b       	std	Y+19, r24	; 0x13
     632:	9c 8b       	std	Y+20, r25	; 0x14
     634:	ad 8b       	std	Y+21, r26	; 0x15
     636:	be 8b       	std	Y+22, r27	; 0x16
     638:	23 2d       	mov	r18, r3
     63a:	3f 89       	ldd	r19, Y+23	; 0x17
     63c:	48 8d       	ldd	r20, Y+24	; 0x18
     63e:	59 8d       	ldd	r21, Y+25	; 0x19
     640:	6a 8d       	ldd	r22, Y+26	; 0x1a
     642:	7b 8d       	ldd	r23, Y+27	; 0x1b
     644:	8c 8d       	ldd	r24, Y+28	; 0x1c
     646:	9d 8d       	ldd	r25, Y+29	; 0x1d
     648:	af 84       	ldd	r10, Y+15	; 0x0f
     64a:	b8 88       	ldd	r11, Y+16	; 0x10
     64c:	c4 2c       	mov	r12, r4
     64e:	d4 2c       	mov	r13, r4
     650:	e4 2c       	mov	r14, r4
     652:	f4 2c       	mov	r15, r4
     654:	04 2d       	mov	r16, r4
     656:	14 2d       	mov	r17, r4
     658:	ce d5       	rcall	.+2972   	; 0x11f6 <__adddi3>
     65a:	22 2e       	mov	r2, r18
     65c:	53 2e       	mov	r5, r19
     65e:	64 2e       	mov	r6, r20
     660:	75 2e       	mov	r7, r21
     662:	a6 2e       	mov	r10, r22
     664:	b7 2e       	mov	r11, r23
     666:	08 2f       	mov	r16, r24
     668:	19 2f       	mov	r17, r25
     66a:	32 2e       	mov	r3, r18
     66c:	3f 8b       	std	Y+23, r19	; 0x17
     66e:	48 8f       	std	Y+24, r20	; 0x18
     670:	59 8f       	std	Y+25, r21	; 0x19
     672:	6a 8f       	std	Y+26, r22	; 0x1a
     674:	7b 8f       	std	Y+27, r23	; 0x1b
     676:	8c 8f       	std	Y+28, r24	; 0x1c
     678:	9d 8f       	std	Y+29, r25	; 0x1d
			
			double speed = abs(motor_read_position_change())/time;
     67a:	4f df       	rcall	.-354    	; 0x51a <motor_read_position_change>
     67c:	99 23       	and	r25, r25
     67e:	1c f4       	brge	.+6      	; 0x686 <motor_find_max_speed_auto+0x118>
     680:	91 95       	neg	r25
     682:	81 95       	neg	r24
     684:	91 09       	sbc	r25, r1
     686:	bc 01       	movw	r22, r24
     688:	88 27       	eor	r24, r24
     68a:	77 fd       	sbrc	r23, 7
     68c:	80 95       	com	r24
     68e:	98 2f       	mov	r25, r24
     690:	77 d4       	rcall	.+2286   	; 0xf80 <__floatsisf>
     692:	6b 01       	movw	r12, r22
     694:	7c 01       	movw	r14, r24
		sei(); // Interrupts need to be enabled in order to set velocity
		motor_set_velocity(velocity[i]); 
		cli();
		
		while((uint8_t)((time_sum)>>8) < time_interval) {
			double time = time_passed();
     696:	b4 01       	movw	r22, r8
     698:	80 e0       	ldi	r24, 0x00	; 0
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	6f d4       	rcall	.+2270   	; 0xf7c <__floatunsisf>
     69e:	9b 01       	movw	r18, r22
     6a0:	ac 01       	movw	r20, r24
			time_sum += (uint64_t)time;
			
			double speed = abs(motor_read_position_change())/time;
     6a2:	c7 01       	movw	r24, r14
     6a4:	b6 01       	movw	r22, r12
     6a6:	d1 d3       	rcall	.+1954   	; 0xe4a <__divsf3>
     6a8:	6b 01       	movw	r12, r22
     6aa:	7c 01       	movw	r14, r24
			if (speed > max_speed) {
     6ac:	20 91 63 03 	lds	r18, 0x0363
     6b0:	30 91 64 03 	lds	r19, 0x0364
     6b4:	40 91 65 03 	lds	r20, 0x0365
     6b8:	50 91 66 03 	lds	r21, 0x0366
     6bc:	11 d5       	rcall	.+2594   	; 0x10e0 <__gesf2>
     6be:	18 16       	cp	r1, r24
     6c0:	44 f4       	brge	.+16     	; 0x6d2 <motor_find_max_speed_auto+0x164>
				max_speed = speed;
     6c2:	c0 92 63 03 	sts	0x0363, r12
     6c6:	d0 92 64 03 	sts	0x0364, r13
     6ca:	e0 92 65 03 	sts	0x0365, r14
     6ce:	f0 92 66 03 	sts	0x0366, r15
			}
			
			printf("speed: %d\n", (int)(speed*1000));
     6d2:	20 e0       	ldi	r18, 0x00	; 0
     6d4:	30 e0       	ldi	r19, 0x00	; 0
     6d6:	4a e7       	ldi	r20, 0x7A	; 122
     6d8:	54 e4       	ldi	r21, 0x44	; 68
     6da:	c7 01       	movw	r24, r14
     6dc:	b6 01       	movw	r22, r12
     6de:	04 d5       	rcall	.+2568   	; 0x10e8 <__mulsf3>
     6e0:	1c d4       	rcall	.+2104   	; 0xf1a <__fixsfsi>
     6e2:	7f 93       	push	r23
     6e4:	6f 93       	push	r22
     6e6:	ae ef       	ldi	r26, 0xFE	; 254
     6e8:	b2 e0       	ldi	r27, 0x02	; 2
     6ea:	bf 93       	push	r27
     6ec:	af 93       	push	r26
     6ee:	d6 d5       	rcall	.+2988   	; 0x129c <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6f0:	ff ef       	ldi	r31, 0xFF	; 255
     6f2:	20 e7       	ldi	r18, 0x70	; 112
     6f4:	32 e0       	ldi	r19, 0x02	; 2
     6f6:	f1 50       	subi	r31, 0x01	; 1
     6f8:	20 40       	sbci	r18, 0x00	; 0
     6fa:	30 40       	sbci	r19, 0x00	; 0
     6fc:	e1 f7       	brne	.-8      	; 0x6f6 <motor_find_max_speed_auto+0x188>
     6fe:	00 c0       	rjmp	.+0      	; 0x700 <motor_find_max_speed_auto+0x192>
     700:	00 00       	nop
		
		sei(); // Interrupts need to be enabled in order to set velocity
		motor_set_velocity(velocity[i]); 
		cli();
		
		while((uint8_t)((time_sum)>>8) < time_interval) {
     702:	22 2d       	mov	r18, r2
     704:	35 2d       	mov	r19, r5
     706:	46 2d       	mov	r20, r6
     708:	57 2d       	mov	r21, r7
     70a:	6a 2d       	mov	r22, r10
     70c:	7b 2d       	mov	r23, r11
     70e:	80 2f       	mov	r24, r16
     710:	91 2f       	mov	r25, r17
     712:	08 e0       	ldi	r16, 0x08	; 8
     714:	54 d5       	rcall	.+2728   	; 0x11be <__lshrdi3>
     716:	0f 90       	pop	r0
     718:	0f 90       	pop	r0
     71a:	0f 90       	pop	r0
     71c:	0f 90       	pop	r0
     71e:	28 3c       	cpi	r18, 0xC8	; 200
     720:	08 f4       	brcc	.+2      	; 0x724 <motor_find_max_speed_auto+0x1b6>
     722:	7a cf       	rjmp	.-268    	; 0x618 <motor_find_max_speed_auto+0xaa>
			}
			
			printf("speed: %d\n", (int)(speed*1000));
			_delay_ms(50);
		}
		printf("MAX SPEED: %d\n", (int)(max_speed*1000));
     724:	20 e0       	ldi	r18, 0x00	; 0
     726:	30 e0       	ldi	r19, 0x00	; 0
     728:	4a e7       	ldi	r20, 0x7A	; 122
     72a:	54 e4       	ldi	r21, 0x44	; 68
     72c:	60 91 63 03 	lds	r22, 0x0363
     730:	70 91 64 03 	lds	r23, 0x0364
     734:	80 91 65 03 	lds	r24, 0x0365
     738:	90 91 66 03 	lds	r25, 0x0366
     73c:	d5 d4       	rcall	.+2474   	; 0x10e8 <__mulsf3>
     73e:	ed d3       	rcall	.+2010   	; 0xf1a <__fixsfsi>
     740:	7f 93       	push	r23
     742:	6f 93       	push	r22
     744:	a9 e0       	ldi	r26, 0x09	; 9
     746:	b3 e0       	ldi	r27, 0x03	; 3
     748:	bf 93       	push	r27
     74a:	af 93       	push	r26
     74c:	a7 d5       	rcall	.+2894   	; 0x129c <printf>
     74e:	ff ef       	ldi	r31, 0xFF	; 255
     750:	23 ed       	ldi	r18, 0xD3	; 211
     752:	30 e3       	ldi	r19, 0x30	; 48
     754:	f1 50       	subi	r31, 0x01	; 1
     756:	20 40       	sbci	r18, 0x00	; 0
     758:	30 40       	sbci	r19, 0x00	; 0
     75a:	e1 f7       	brne	.-8      	; 0x754 <motor_find_max_speed_auto+0x1e6>
     75c:	00 c0       	rjmp	.+0      	; 0x75e <motor_find_max_speed_auto+0x1f0>
     75e:	00 00       	nop
	cli();
	const int16_t velocity[] = {50, -50, 100, -100, 150, -150};
	const uint8_t time_interval = 200; //85; // Unit unknown
	
	const int velocity_size = sizeof(velocity)/sizeof(velocity[0]); // Size of array
	for (int i = 0; i < velocity_size; i++) {
     760:	0f 90       	pop	r0
     762:	0f 90       	pop	r0
     764:	0f 90       	pop	r0
     766:	0f 90       	pop	r0
     768:	4e 8d       	ldd	r20, Y+30	; 0x1e
     76a:	5f 8d       	ldd	r21, Y+31	; 0x1f
     76c:	6d 85       	ldd	r22, Y+13	; 0x0d
     76e:	7e 85       	ldd	r23, Y+14	; 0x0e
     770:	46 17       	cp	r20, r22
     772:	57 07       	cpc	r21, r23
     774:	09 f0       	breq	.+2      	; 0x778 <motor_find_max_speed_auto+0x20a>
     776:	2a cf       	rjmp	.-428    	; 0x5cc <motor_find_max_speed_auto+0x5e>
		
		// Wait 1 second, and reset the time_sum
		_delay_ms(1000);
	}
	
	sei(); // Interrupts need to be enabled in order to set velocity
     778:	78 94       	sei
	motor_set_velocity(0); 
     77a:	80 e0       	ldi	r24, 0x00	; 0
     77c:	90 e0       	ldi	r25, 0x00	; 0
     77e:	a1 de       	rcall	.-702    	; 0x4c2 <motor_set_velocity>
	cli();
     780:	f8 94       	cli
			max_speed = speed; 
		}
	}
	motor_set_speed(0);
	motor_set_direction(LEFT);*/
}
     782:	6f 96       	adiw	r28, 0x1f	; 31
     784:	0f b6       	in	r0, 0x3f	; 63
     786:	f8 94       	cli
     788:	de bf       	out	0x3e, r29	; 62
     78a:	0f be       	out	0x3f, r0	; 63
     78c:	cd bf       	out	0x3d, r28	; 61
     78e:	df 91       	pop	r29
     790:	cf 91       	pop	r28
     792:	1f 91       	pop	r17
     794:	0f 91       	pop	r16
     796:	ff 90       	pop	r15
     798:	ef 90       	pop	r14
     79a:	df 90       	pop	r13
     79c:	cf 90       	pop	r12
     79e:	bf 90       	pop	r11
     7a0:	af 90       	pop	r10
     7a2:	9f 90       	pop	r9
     7a4:	8f 90       	pop	r8
     7a6:	7f 90       	pop	r7
     7a8:	6f 90       	pop	r6
     7aa:	5f 90       	pop	r5
     7ac:	4f 90       	pop	r4
     7ae:	3f 90       	pop	r3
     7b0:	2f 90       	pop	r2
     7b2:	08 95       	ret

000007b4 <motor_init>:
/************************************************************************/
/* FUNCTION IMPLEMENTATIONS                                             */
/************************************************************************/

void motor_init(void){
	printf("Inside motor_init\n");
     7b4:	88 e1       	ldi	r24, 0x18	; 24
     7b6:	93 e0       	ldi	r25, 0x03	; 3
     7b8:	82 d5       	rcall	.+2820   	; 0x12be <puts>
	MAX520_init(0b000); 
     7ba:	80 e0       	ldi	r24, 0x00	; 0
     7bc:	11 de       	rcall	.-990    	; 0x3e0 <MAX520_init>
	
	// Other initialization below
	motor_enable();
     7be:	69 de       	rcall	.-814    	; 0x492 <motor_enable>
	clear_bit(MJ1, OE);  // Enable encoder
     7c0:	e2 e0       	ldi	r30, 0x02	; 2
     7c2:	f1 e0       	ldi	r31, 0x01	; 1
     7c4:	80 81       	ld	r24, Z
     7c6:	8f 7d       	andi	r24, 0xDF	; 223
     7c8:	80 83       	st	Z, r24
	set_bit(MJ1, RST);
     7ca:	80 81       	ld	r24, Z
     7cc:	80 64       	ori	r24, 0x40	; 64
     7ce:	80 83       	st	Z, r24
	
	motor_set_direction(LEFT);
     7d0:	80 e0       	ldi	r24, 0x00	; 0
     7d2:	65 de       	rcall	.-822    	; 0x49e <motor_set_direction>
	motor_set_speed(0);
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	71 de       	rcall	.-798    	; 0x4ba <motor_set_speed>
	
	// Set PORTH as output
	DDRH = 0xFF;
     7d8:	8f ef       	ldi	r24, 0xFF	; 255
     7da:	80 93 01 01 	sts	0x0101, r24
	time_init();
     7de:	c7 d1       	rcall	.+910    	; 0xb6e <time_init>
	motor_find_max_speed_auto();
     7e0:	c6 ce       	rjmp	.-628    	; 0x56e <motor_find_max_speed_auto>
     7e2:	08 95       	ret

000007e4 <motor_get_velocity>:
	set_bit(MJ1, OE);
	
	return position;
}

int8_t motor_get_velocity(void) {
     7e4:	4f 92       	push	r4
     7e6:	5f 92       	push	r5
     7e8:	6f 92       	push	r6
     7ea:	7f 92       	push	r7
     7ec:	8f 92       	push	r8
     7ee:	9f 92       	push	r9
     7f0:	af 92       	push	r10
     7f2:	bf 92       	push	r11
     7f4:	cf 92       	push	r12
     7f6:	df 92       	push	r13
     7f8:	ef 92       	push	r14
     7fa:	ff 92       	push	r15
	double velocity = ((double) motor_read_position_change()) / time_passed();
     7fc:	8e de       	rcall	.-740    	; 0x51a <motor_read_position_change>
     7fe:	7c 01       	movw	r14, r24
     800:	bd d1       	rcall	.+890    	; 0xb7c <time_passed>
     802:	5c 01       	movw	r10, r24
     804:	b7 01       	movw	r22, r14
     806:	88 27       	eor	r24, r24
     808:	77 fd       	sbrc	r23, 7
     80a:	80 95       	com	r24
     80c:	98 2f       	mov	r25, r24
     80e:	b8 d3       	rcall	.+1904   	; 0xf80 <__floatsisf>
     810:	6b 01       	movw	r12, r22
     812:	7c 01       	movw	r14, r24
     814:	b5 01       	movw	r22, r10
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	b0 d3       	rcall	.+1888   	; 0xf7c <__floatunsisf>
     81c:	9b 01       	movw	r18, r22
     81e:	ac 01       	movw	r20, r24
     820:	c7 01       	movw	r24, r14
     822:	b6 01       	movw	r22, r12
     824:	12 d3       	rcall	.+1572   	; 0xe4a <__divsf3>
     826:	6b 01       	movw	r12, r22
     828:	7c 01       	movw	r14, r24
	int velocity_percentage;
	velocity_percentage = velocity * 100/max_speed;
	
	if (fabs(velocity) > max_speed){
     82a:	2b 01       	movw	r4, r22
     82c:	3c 01       	movw	r6, r24
     82e:	e8 94       	clt
     830:	77 f8       	bld	r7, 7
     832:	80 90 63 03 	lds	r8, 0x0363
     836:	90 90 64 03 	lds	r9, 0x0364
     83a:	a0 90 65 03 	lds	r10, 0x0365
     83e:	b0 90 66 03 	lds	r11, 0x0366
     842:	a5 01       	movw	r20, r10
     844:	94 01       	movw	r18, r8
     846:	c3 01       	movw	r24, r6
     848:	b2 01       	movw	r22, r4
     84a:	4a d4       	rcall	.+2196   	; 0x10e0 <__gesf2>
     84c:	18 16       	cp	r1, r24
     84e:	ac f4       	brge	.+42     	; 0x87a <motor_get_velocity+0x96>
		// Calibrate velocity if max_speed is greater than previous measurements
		max_speed = velocity;
     850:	c0 92 63 03 	sts	0x0363, r12
     854:	d0 92 64 03 	sts	0x0364, r13
     858:	e0 92 65 03 	sts	0x0365, r14
     85c:	f0 92 66 03 	sts	0x0366, r15
		velocity_percentage = 100 * fabs(velocity)/velocity;
     860:	20 e0       	ldi	r18, 0x00	; 0
     862:	30 e0       	ldi	r19, 0x00	; 0
     864:	48 ec       	ldi	r20, 0xC8	; 200
     866:	52 e4       	ldi	r21, 0x42	; 66
     868:	c3 01       	movw	r24, r6
     86a:	b2 01       	movw	r22, r4
     86c:	3d d4       	rcall	.+2170   	; 0x10e8 <__mulsf3>
     86e:	a7 01       	movw	r20, r14
     870:	96 01       	movw	r18, r12
     872:	eb d2       	rcall	.+1494   	; 0xe4a <__divsf3>
     874:	52 d3       	rcall	.+1700   	; 0xf1a <__fixsfsi>
     876:	f6 2e       	mov	r15, r22
     878:	0c c0       	rjmp	.+24     	; 0x892 <motor_get_velocity+0xae>
	}
	else {
		velocity_percentage = velocity * 100/max_speed;
     87a:	20 e0       	ldi	r18, 0x00	; 0
     87c:	30 e0       	ldi	r19, 0x00	; 0
     87e:	48 ec       	ldi	r20, 0xC8	; 200
     880:	52 e4       	ldi	r21, 0x42	; 66
     882:	c7 01       	movw	r24, r14
     884:	b6 01       	movw	r22, r12
     886:	30 d4       	rcall	.+2144   	; 0x10e8 <__mulsf3>
     888:	a5 01       	movw	r20, r10
     88a:	94 01       	movw	r18, r8
     88c:	de d2       	rcall	.+1468   	; 0xe4a <__divsf3>
     88e:	45 d3       	rcall	.+1674   	; 0xf1a <__fixsfsi>
     890:	f6 2e       	mov	r15, r22
	}
	
	printf("Velocity_percentage: %d\n", velocity_percentage);
     892:	7f 93       	push	r23
     894:	ff 92       	push	r15
     896:	2a e2       	ldi	r18, 0x2A	; 42
     898:	33 e0       	ldi	r19, 0x03	; 3
     89a:	3f 93       	push	r19
     89c:	2f 93       	push	r18
     89e:	fe d4       	rcall	.+2556   	; 0x129c <printf>
	//printf("Position: %d\n", motor_read_position());
	return velocity_percentage;
     8a0:	0f 90       	pop	r0
     8a2:	0f 90       	pop	r0
     8a4:	0f 90       	pop	r0
     8a6:	0f 90       	pop	r0
}
     8a8:	8f 2d       	mov	r24, r15
     8aa:	ff 90       	pop	r15
     8ac:	ef 90       	pop	r14
     8ae:	df 90       	pop	r13
     8b0:	cf 90       	pop	r12
     8b2:	bf 90       	pop	r11
     8b4:	af 90       	pop	r10
     8b6:	9f 90       	pop	r9
     8b8:	8f 90       	pop	r8
     8ba:	7f 90       	pop	r7
     8bc:	6f 90       	pop	r6
     8be:	5f 90       	pop	r5
     8c0:	4f 90       	pop	r4
     8c2:	08 95       	ret

000008c4 <PI_timer_init>:

void PI_timer_init(void){
	//Use timer4
	//clear timer on compare (CTC) mode (16 bit, TOP in OCR4A) page 145 (mode 4 table 17-2)
	//clear_bit(TCCR4B, WGM43);
	set_bit(TCCR4B, WGM42);
     8c4:	e1 ea       	ldi	r30, 0xA1	; 161
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	80 81       	ld	r24, Z
     8ca:	88 60       	ori	r24, 0x08	; 8
     8cc:	80 83       	st	Z, r24
	//clear_bit(TCCR4A, WGM41);
	//clear_bit(TCCR4A, WGM40);
		
	//resets at this value (output compare register) ~100 Hz when prescaler = 8
	OCR4A = 10000;
     8ce:	80 e1       	ldi	r24, 0x10	; 16
     8d0:	97 e2       	ldi	r25, 0x27	; 39
     8d2:	90 93 a9 00 	sts	0x00A9, r25
     8d6:	80 93 a8 00 	sts	0x00A8, r24
	
	//set prescaler 8
	clear_bit(TCCR4B, CS42);
     8da:	80 81       	ld	r24, Z
     8dc:	8b 7f       	andi	r24, 0xFB	; 251
     8de:	80 83       	st	Z, r24
	set_bit(TCCR4B, CS41);
     8e0:	80 81       	ld	r24, Z
     8e2:	82 60       	ori	r24, 0x02	; 2
     8e4:	80 83       	st	Z, r24
	clear_bit(TCCR4B, CS40);
     8e6:	80 81       	ld	r24, Z
     8e8:	8e 7f       	andi	r24, 0xFE	; 254
     8ea:	80 83       	st	Z, r24
     8ec:	08 95       	ret

000008ee <PI_init>:

/**
 * Initialize the PI-regulator, setting the error_sum to zero.
 */
void PI_init(void) {
	error_sum = 0;
     8ee:	10 92 6f 03 	sts	0x036F, r1
     8f2:	10 92 6e 03 	sts	0x036E, r1
	// Enable interrupts
	set_bit(TCCR4A, COM4A1);
     8f6:	e0 ea       	ldi	r30, 0xA0	; 160
     8f8:	f0 e0       	ldi	r31, 0x00	; 0
     8fa:	80 81       	ld	r24, Z
     8fc:	80 68       	ori	r24, 0x80	; 128
     8fe:	80 83       	st	Z, r24
	PI_timer_init();
     900:	e1 cf       	rjmp	.-62     	; 0x8c4 <PI_timer_init>
     902:	08 95       	ret

00000904 <PI_regulate>:
	clear_bit(TCCR4B, CS40);
}

void PI_regulate(int error) {
	// Find the next error_sum.
	error_sum += error;
     904:	20 91 6e 03 	lds	r18, 0x036E
     908:	30 91 6f 03 	lds	r19, 0x036F
     90c:	28 0f       	add	r18, r24
     90e:	39 1f       	adc	r19, r25
     910:	30 93 6f 03 	sts	0x036F, r19
     914:	20 93 6e 03 	sts	0x036E, r18
	
	// Saturate the error sum, such that it is on the interval [-MAX_ERROR_SUM, +MAX_ERROR_SUM]
	error_sum = sgn(error_sum) * min(MAX_ERROR_SUM, abs(error_sum));
     918:	20 91 6e 03 	lds	r18, 0x036E
     91c:	30 91 6f 03 	lds	r19, 0x036F
     920:	33 23       	and	r19, r19
     922:	1c f0       	brlt	.+6      	; 0x92a <PI_regulate+0x26>
     924:	41 e0       	ldi	r20, 0x01	; 1
     926:	50 e0       	ldi	r21, 0x00	; 0
     928:	02 c0       	rjmp	.+4      	; 0x92e <PI_regulate+0x2a>
     92a:	4f ef       	ldi	r20, 0xFF	; 255
     92c:	5f ef       	ldi	r21, 0xFF	; 255
     92e:	20 91 6e 03 	lds	r18, 0x036E
     932:	30 91 6f 03 	lds	r19, 0x036F
     936:	33 23       	and	r19, r19
     938:	1c f4       	brge	.+6      	; 0x940 <PI_regulate+0x3c>
     93a:	31 95       	neg	r19
     93c:	21 95       	neg	r18
     93e:	31 09       	sbc	r19, r1
     940:	22 30       	cpi	r18, 0x02	; 2
     942:	31 05       	cpc	r19, r1
     944:	54 f4       	brge	.+20     	; 0x95a <PI_regulate+0x56>
     946:	60 91 6e 03 	lds	r22, 0x036E
     94a:	70 91 6f 03 	lds	r23, 0x036F
     94e:	77 23       	and	r23, r23
     950:	34 f4       	brge	.+12     	; 0x95e <PI_regulate+0x5a>
     952:	71 95       	neg	r23
     954:	61 95       	neg	r22
     956:	71 09       	sbc	r23, r1
     958:	02 c0       	rjmp	.+4      	; 0x95e <PI_regulate+0x5a>
     95a:	61 e0       	ldi	r22, 0x01	; 1
     95c:	70 e0       	ldi	r23, 0x00	; 0
     95e:	46 9f       	mul	r20, r22
     960:	90 01       	movw	r18, r0
     962:	47 9f       	mul	r20, r23
     964:	30 0d       	add	r19, r0
     966:	56 9f       	mul	r21, r22
     968:	30 0d       	add	r19, r0
     96a:	11 24       	eor	r1, r1
     96c:	30 93 6f 03 	sts	0x036F, r19
     970:	20 93 6e 03 	sts	0x036E, r18
	
	// Calculate the output signal of the PI-regulator.
	int output_signal = K_P * error + K_I * error_sum;
     974:	20 91 6e 03 	lds	r18, 0x036E
     978:	30 91 6f 03 	lds	r19, 0x036F
	
	motor_set_velocity(output_signal);
     97c:	a2 cd       	rjmp	.-1212   	; 0x4c2 <motor_set_velocity>
     97e:	08 95       	ret

00000980 <PI_timer_interrupt>:
//Set the timer_flag when the time has passed
ISR(TIMER4_COMPA_vect){
	PI_timer_interrupt();
}

void PI_timer_interrupt(void) {
     980:	0f 93       	push	r16
     982:	1f 93       	push	r17
     984:	cf 93       	push	r28
     986:	df 93       	push	r29
     988:	cd b7       	in	r28, 0x3d	; 61
     98a:	de b7       	in	r29, 0x3e	; 62
     98c:	2b 97       	sbiw	r28, 0x0b	; 11
     98e:	0f b6       	in	r0, 0x3f	; 63
     990:	f8 94       	cli
     992:	de bf       	out	0x3e, r29	; 62
     994:	0f be       	out	0x3f, r0	; 63
     996:	cd bf       	out	0x3d, r28	; 61
	printf("INSIDE PI_timer_interrupt\n");
     998:	83 e4       	ldi	r24, 0x43	; 67
     99a:	93 e0       	ldi	r25, 0x03	; 3
     99c:	90 d4       	rcall	.+2336   	; 0x12be <puts>
	// Find error
	can_message control_input = receive_control_inputs();
     99e:	ce 01       	movw	r24, r28
     9a0:	01 96       	adiw	r24, 0x01	; 1
     9a2:	f4 dc       	rcall	.-1560   	; 0x38c <receive_control_inputs>
	int velocity_reference = control_input.data[0];
     9a4:	0c 81       	ldd	r16, Y+4	; 0x04
     9a6:	11 27       	eor	r17, r17
     9a8:	07 fd       	sbrc	r16, 7
     9aa:	10 95       	com	r17
	int error  = velocity_reference - motor_get_velocity();
     9ac:	1b df       	rcall	.-458    	; 0x7e4 <motor_get_velocity>
	
	// Calculate signal
	PI_regulate(error);
     9ae:	98 01       	movw	r18, r16
     9b0:	28 1b       	sub	r18, r24
     9b2:	31 09       	sbc	r19, r1
     9b4:	87 fd       	sbrc	r24, 7
     9b6:	33 95       	inc	r19
     9b8:	c9 01       	movw	r24, r18
     9ba:	a4 df       	rcall	.-184    	; 0x904 <PI_regulate>
}
     9bc:	2b 96       	adiw	r28, 0x0b	; 11
     9be:	0f b6       	in	r0, 0x3f	; 63
     9c0:	f8 94       	cli
     9c2:	de bf       	out	0x3e, r29	; 62
     9c4:	0f be       	out	0x3f, r0	; 63
     9c6:	cd bf       	out	0x3d, r28	; 61
     9c8:	df 91       	pop	r29
     9ca:	cf 91       	pop	r28
     9cc:	1f 91       	pop	r17
     9ce:	0f 91       	pop	r16
     9d0:	08 95       	ret

000009d2 <__vector_42>:

void PI_timer_interrupt(void);
void PI_timer_init(void);

//Set the timer_flag when the time has passed
ISR(TIMER4_COMPA_vect){
     9d2:	1f 92       	push	r1
     9d4:	0f 92       	push	r0
     9d6:	0f b6       	in	r0, 0x3f	; 63
     9d8:	0f 92       	push	r0
     9da:	11 24       	eor	r1, r1
     9dc:	0b b6       	in	r0, 0x3b	; 59
     9de:	0f 92       	push	r0
     9e0:	2f 93       	push	r18
     9e2:	3f 93       	push	r19
     9e4:	4f 93       	push	r20
     9e6:	5f 93       	push	r21
     9e8:	6f 93       	push	r22
     9ea:	7f 93       	push	r23
     9ec:	8f 93       	push	r24
     9ee:	9f 93       	push	r25
     9f0:	af 93       	push	r26
     9f2:	bf 93       	push	r27
     9f4:	ef 93       	push	r30
     9f6:	ff 93       	push	r31
	PI_timer_interrupt();
     9f8:	c3 df       	rcall	.-122    	; 0x980 <PI_timer_interrupt>
}
     9fa:	ff 91       	pop	r31
     9fc:	ef 91       	pop	r30
     9fe:	bf 91       	pop	r27
     a00:	af 91       	pop	r26
     a02:	9f 91       	pop	r25
     a04:	8f 91       	pop	r24
     a06:	7f 91       	pop	r23
     a08:	6f 91       	pop	r22
     a0a:	5f 91       	pop	r21
     a0c:	4f 91       	pop	r20
     a0e:	3f 91       	pop	r19
     a10:	2f 91       	pop	r18
     a12:	0f 90       	pop	r0
     a14:	0b be       	out	0x3b, r0	; 59
     a16:	0f 90       	pop	r0
     a18:	0f be       	out	0x3f, r0	; 63
     a1a:	0f 90       	pop	r0
     a1c:	1f 90       	pop	r1
     a1e:	18 95       	reti

00000a20 <servo_init>:
#define WIDTH_MIDPOINT (MAX_WIDTH + MIN_WIDTH) / 2
#define WIDTH_RADIUS   (MAX_WIDTH - MIN_WIDTH) / 2


void servo_init(void){
	PWM_init();
     a20:	67 d0       	rcall	.+206    	; 0xaf0 <PWM_init>
	PWM_set_width(WIDTH_MIDPOINT);
     a22:	60 e0       	ldi	r22, 0x00	; 0
     a24:	70 e0       	ldi	r23, 0x00	; 0
     a26:	80 ec       	ldi	r24, 0xC0	; 192
     a28:	9f e3       	ldi	r25, 0x3F	; 63
     a2a:	86 c0       	rjmp	.+268    	; 0xb38 <PWM_set_width>
     a2c:	08 95       	ret

00000a2e <servo_set>:
}

void servo_set(int8_t x){
     a2e:	cf 92       	push	r12
     a30:	df 92       	push	r13
     a32:	ef 92       	push	r14
     a34:	ff 92       	push	r15
	// Calculate the width for the PWM.
	float width = WIDTH_MIDPOINT + x * WIDTH_RADIUS / 100.0;
     a36:	68 2f       	mov	r22, r24
     a38:	77 27       	eor	r23, r23
     a3a:	67 fd       	sbrc	r22, 7
     a3c:	70 95       	com	r23
     a3e:	87 2f       	mov	r24, r23
     a40:	97 2f       	mov	r25, r23
     a42:	9e d2       	rcall	.+1340   	; 0xf80 <__floatsisf>
     a44:	20 e0       	ldi	r18, 0x00	; 0
     a46:	30 e0       	ldi	r19, 0x00	; 0
     a48:	40 e0       	ldi	r20, 0x00	; 0
     a4a:	5f e3       	ldi	r21, 0x3F	; 63
     a4c:	4d d3       	rcall	.+1690   	; 0x10e8 <__mulsf3>
     a4e:	20 e0       	ldi	r18, 0x00	; 0
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	48 ec       	ldi	r20, 0xC8	; 200
     a54:	52 e4       	ldi	r21, 0x42	; 66
     a56:	f9 d1       	rcall	.+1010   	; 0xe4a <__divsf3>
     a58:	20 e0       	ldi	r18, 0x00	; 0
     a5a:	30 e0       	ldi	r19, 0x00	; 0
     a5c:	40 ec       	ldi	r20, 0xC0	; 192
     a5e:	5f e3       	ldi	r21, 0x3F	; 63
     a60:	8c d1       	rcall	.+792    	; 0xd7a <__addsf3>
     a62:	6b 01       	movw	r12, r22
     a64:	7c 01       	movw	r14, r24
	
	// Make sure width is within range.
	if      (width < MIN_WIDTH) width = MIN_WIDTH;
     a66:	20 e0       	ldi	r18, 0x00	; 0
     a68:	30 e0       	ldi	r19, 0x00	; 0
     a6a:	40 e8       	ldi	r20, 0x80	; 128
     a6c:	5f e3       	ldi	r21, 0x3F	; 63
     a6e:	e9 d1       	rcall	.+978    	; 0xe42 <__cmpsf2>
     a70:	88 23       	and	r24, r24
     a72:	54 f0       	brlt	.+20     	; 0xa88 <servo_set+0x5a>
	else if (width > MAX_WIDTH) width = MAX_WIDTH;
     a74:	20 e0       	ldi	r18, 0x00	; 0
     a76:	30 e0       	ldi	r19, 0x00	; 0
     a78:	40 e0       	ldi	r20, 0x00	; 0
     a7a:	50 e4       	ldi	r21, 0x40	; 64
     a7c:	c7 01       	movw	r24, r14
     a7e:	b6 01       	movw	r22, r12
     a80:	2f d3       	rcall	.+1630   	; 0x10e0 <__gesf2>
     a82:	18 16       	cp	r1, r24
     a84:	54 f0       	brlt	.+20     	; 0xa9a <servo_set+0x6c>
     a86:	0e c0       	rjmp	.+28     	; 0xaa4 <servo_set+0x76>
void servo_set(int8_t x){
	// Calculate the width for the PWM.
	float width = WIDTH_MIDPOINT + x * WIDTH_RADIUS / 100.0;
	
	// Make sure width is within range.
	if      (width < MIN_WIDTH) width = MIN_WIDTH;
     a88:	0f 2e       	mov	r0, r31
     a8a:	c1 2c       	mov	r12, r1
     a8c:	d1 2c       	mov	r13, r1
     a8e:	f0 e8       	ldi	r31, 0x80	; 128
     a90:	ef 2e       	mov	r14, r31
     a92:	ff e3       	ldi	r31, 0x3F	; 63
     a94:	ff 2e       	mov	r15, r31
     a96:	f0 2d       	mov	r31, r0
     a98:	05 c0       	rjmp	.+10     	; 0xaa4 <servo_set+0x76>
	else if (width > MAX_WIDTH) width = MAX_WIDTH;
     a9a:	c1 2c       	mov	r12, r1
     a9c:	d1 2c       	mov	r13, r1
     a9e:	76 01       	movw	r14, r12
     aa0:	68 94       	set
     aa2:	f6 f8       	bld	r15, 6
	
	PWM_set_width(width);
     aa4:	c7 01       	movw	r24, r14
     aa6:	b6 01       	movw	r22, r12
     aa8:	47 d0       	rcall	.+142    	; 0xb38 <PWM_set_width>
     aaa:	ff 90       	pop	r15
     aac:	ef 90       	pop	r14
     aae:	df 90       	pop	r13
     ab0:	cf 90       	pop	r12
     ab2:	08 95       	ret

00000ab4 <SPI_init>:

void SPI_test(void) {
	SPI_send(0x00);
	uint8_t spi_read_result = SPI_read();
	
	printf("SPI_TEST: %x\n\n", spi_read_result);
     ab4:	22 9a       	sbi	0x04, 2	; 4
     ab6:	21 9a       	sbi	0x04, 1	; 4
     ab8:	27 9a       	sbi	0x04, 7	; 4
     aba:	20 9a       	sbi	0x04, 0	; 4
     abc:	8c b5       	in	r24, 0x2c	; 44
     abe:	80 61       	ori	r24, 0x10	; 16
     ac0:	8c bd       	out	0x2c, r24	; 44
     ac2:	8c b5       	in	r24, 0x2c	; 44
     ac4:	81 60       	ori	r24, 0x01	; 1
     ac6:	8c bd       	out	0x2c, r24	; 44
     ac8:	8c b5       	in	r24, 0x2c	; 44
     aca:	80 64       	ori	r24, 0x40	; 64
     acc:	8c bd       	out	0x2c, r24	; 44
     ace:	08 95       	ret

00000ad0 <SPI_send>:
     ad0:	8e bd       	out	0x2e, r24	; 46
     ad2:	0d b4       	in	r0, 0x2d	; 45
     ad4:	07 fe       	sbrs	r0, 7
     ad6:	fd cf       	rjmp	.-6      	; 0xad2 <SPI_send+0x2>
     ad8:	08 95       	ret

00000ada <SPI_read>:
     ada:	80 e0       	ldi	r24, 0x00	; 0
     adc:	f9 df       	rcall	.-14     	; 0xad0 <SPI_send>
     ade:	0d b4       	in	r0, 0x2d	; 45
     ae0:	07 fe       	sbrs	r0, 7
     ae2:	fd cf       	rjmp	.-6      	; 0xade <SPI_read+0x4>
     ae4:	8e b5       	in	r24, 0x2e	; 46
     ae6:	08 95       	ret

00000ae8 <SPI_select>:
	
}

void SPI_select(void){
	clear_bit(PORTB, SS);
     ae8:	2f 98       	cbi	0x05, 7	; 5
     aea:	08 95       	ret

00000aec <SPI_deselect>:
}

void SPI_deselect(void){
	set_bit(PORTB, SS);
     aec:	2f 9a       	sbi	0x05, 7	; 5
     aee:	08 95       	ret

00000af0 <PWM_init>:

void PWM_init(void){
	//if clk_io = 1 / F_CPU: prescalar = 8, TOP = 39 999

	//select source of clock signal and set prescaler = 8
	clear_bit(TCCR1B, CS12);
     af0:	e1 e8       	ldi	r30, 0x81	; 129
     af2:	f0 e0       	ldi	r31, 0x00	; 0
     af4:	80 81       	ld	r24, Z
     af6:	8b 7f       	andi	r24, 0xFB	; 251
     af8:	80 83       	st	Z, r24
	set_bit(TCCR1B, CS11);
     afa:	80 81       	ld	r24, Z
     afc:	82 60       	ori	r24, 0x02	; 2
     afe:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     b00:	80 81       	ld	r24, Z
     b02:	8e 7f       	andi	r24, 0xFE	; 254
     b04:	80 83       	st	Z, r24
	
	
	//fast PWM (16 bit, TOP in ICR1) page 145 (mode 14 table 17-2)
	set_bit(TCCR1B, WGM13);
     b06:	80 81       	ld	r24, Z
     b08:	80 61       	ori	r24, 0x10	; 16
     b0a:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     b0c:	80 81       	ld	r24, Z
     b0e:	88 60       	ori	r24, 0x08	; 8
     b10:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     b12:	e0 e8       	ldi	r30, 0x80	; 128
     b14:	f0 e0       	ldi	r31, 0x00	; 0
     b16:	80 81       	ld	r24, Z
     b18:	82 60       	ori	r24, 0x02	; 2
     b1a:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     b1c:	80 81       	ld	r24, Z
     b1e:	8e 7f       	andi	r24, 0xFE	; 254
     b20:	80 83       	st	Z, r24
	
	//set TOP so that we have a period of 20 ms
	ICR1 = F_CPU/PRESCALER*PERIOD_MS/1000 - 1; 
     b22:	8f e3       	ldi	r24, 0x3F	; 63
     b24:	9c e9       	ldi	r25, 0x9C	; 156
     b26:	90 93 87 00 	sts	0x0087, r25
     b2a:	80 93 86 00 	sts	0x0086, r24
	
	//compare output mode (Normal mode)
	set_bit(TCCR1A, COM1A1);
     b2e:	80 81       	ld	r24, Z
     b30:	80 68       	ori	r24, 0x80	; 128
     b32:	80 83       	st	Z, r24
	
	//set output pin PB5(OC1A: output clock 1 A)
	set_bit(DDRB, DDB5);
     b34:	25 9a       	sbi	0x04, 5	; 4
     b36:	08 95       	ret

00000b38 <PWM_set_width>:

	//compares TCTn and OCRnx - cleared when match -> TCTn = BOTTOM
}

void PWM_set_width(float on_time_ms){
	OCR1A = F_CPU/PRESCALER*on_time_ms/1000-1; 
     b38:	20 e0       	ldi	r18, 0x00	; 0
     b3a:	34 e2       	ldi	r19, 0x24	; 36
     b3c:	44 ef       	ldi	r20, 0xF4	; 244
     b3e:	59 e4       	ldi	r21, 0x49	; 73
     b40:	d3 d2       	rcall	.+1446   	; 0x10e8 <__mulsf3>
     b42:	20 e0       	ldi	r18, 0x00	; 0
     b44:	30 e0       	ldi	r19, 0x00	; 0
     b46:	4a e7       	ldi	r20, 0x7A	; 122
     b48:	54 e4       	ldi	r21, 0x44	; 68
     b4a:	7f d1       	rcall	.+766    	; 0xe4a <__divsf3>
     b4c:	20 e0       	ldi	r18, 0x00	; 0
     b4e:	30 e0       	ldi	r19, 0x00	; 0
     b50:	40 e8       	ldi	r20, 0x80	; 128
     b52:	5f e3       	ldi	r21, 0x3F	; 63
     b54:	11 d1       	rcall	.+546    	; 0xd78 <__subsf3>
     b56:	e6 d1       	rcall	.+972    	; 0xf24 <__fixunssfsi>
     b58:	70 93 89 00 	sts	0x0089, r23
     b5c:	60 93 88 00 	sts	0x0088, r22
     b60:	08 95       	ret

00000b62 <time_reset>:
	
}

//setter time started til current time
void time_reset(void) {
	TCNT3 = 0;
     b62:	10 92 95 00 	sts	0x0095, r1
     b66:	10 92 94 00 	sts	0x0094, r1
	//printf("OVERFLOW FLAG: %d\n", test_bit(TIFR3, TOV3));
	set_bit(TIFR3, TOV3);
     b6a:	c0 9a       	sbi	0x18, 0	; 24
     b6c:	08 95       	ret

00000b6e <time_init>:

void time_init(){
	//Normal port operation, non PWM
	
	//prescaler 256 (see table 20-9)
	set_bit(TCCR3B, CS32);
     b6e:	e1 e9       	ldi	r30, 0x91	; 145
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	84 60       	ori	r24, 0x04	; 4
     b76:	80 83       	st	Z, r24
	time_reset();
     b78:	f4 cf       	rjmp	.-24     	; 0xb62 <time_reset>
     b7a:	08 95       	ret

00000b7c <time_passed>:
	TCNT3 = 0;
	//printf("OVERFLOW FLAG: %d\n", test_bit(TIFR3, TOV3));
	set_bit(TIFR3, TOV3);
}

uint16_t time_passed(void){
     b7c:	cf 93       	push	r28
     b7e:	df 93       	push	r29
	uint16_t time_passed = TCNT3;
     b80:	c0 91 94 00 	lds	r28, 0x0094
     b84:	d0 91 95 00 	lds	r29, 0x0095
	time_reset();
     b88:	ec df       	rcall	.-40     	; 0xb62 <time_reset>
	return time_passed;
	
}
     b8a:	ce 01       	movw	r24, r28
     b8c:	df 91       	pop	r29
     b8e:	cf 91       	pop	r28
     b90:	08 95       	ret

00000b92 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     b92:	8c e0       	ldi	r24, 0x0C	; 12
     b94:	80 93 b8 00 	sts	0x00B8, r24
     b98:	8f ef       	ldi	r24, 0xFF	; 255
     b9a:	80 93 bb 00 	sts	0x00BB, r24
     b9e:	84 e0       	ldi	r24, 0x04	; 4
     ba0:	80 93 bc 00 	sts	0x00BC, r24
     ba4:	08 95       	ret

00000ba6 <TWI_Start_Transceiver_With_Data>:
     ba6:	ec eb       	ldi	r30, 0xBC	; 188
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	20 81       	ld	r18, Z
     bac:	20 fd       	sbrc	r18, 0
     bae:	fd cf       	rjmp	.-6      	; 0xbaa <TWI_Start_Transceiver_With_Data+0x4>
     bb0:	60 93 69 03 	sts	0x0369, r22
     bb4:	fc 01       	movw	r30, r24
     bb6:	20 81       	ld	r18, Z
     bb8:	20 93 6a 03 	sts	0x036A, r18
     bbc:	20 fd       	sbrc	r18, 0
     bbe:	0c c0       	rjmp	.+24     	; 0xbd8 <TWI_Start_Transceiver_With_Data+0x32>
     bc0:	62 30       	cpi	r22, 0x02	; 2
     bc2:	50 f0       	brcs	.+20     	; 0xbd8 <TWI_Start_Transceiver_With_Data+0x32>
     bc4:	dc 01       	movw	r26, r24
     bc6:	11 96       	adiw	r26, 0x01	; 1
     bc8:	eb e6       	ldi	r30, 0x6B	; 107
     bca:	f3 e0       	ldi	r31, 0x03	; 3
     bcc:	81 e0       	ldi	r24, 0x01	; 1
     bce:	9d 91       	ld	r25, X+
     bd0:	91 93       	st	Z+, r25
     bd2:	8f 5f       	subi	r24, 0xFF	; 255
     bd4:	86 13       	cpse	r24, r22
     bd6:	fb cf       	rjmp	.-10     	; 0xbce <TWI_Start_Transceiver_With_Data+0x28>
     bd8:	10 92 68 03 	sts	0x0368, r1
     bdc:	88 ef       	ldi	r24, 0xF8	; 248
     bde:	80 93 06 02 	sts	0x0206, r24
     be2:	85 ea       	ldi	r24, 0xA5	; 165
     be4:	80 93 bc 00 	sts	0x00BC, r24
     be8:	08 95       	ret

00000bea <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     bea:	1f 92       	push	r1
     bec:	0f 92       	push	r0
     bee:	0f b6       	in	r0, 0x3f	; 63
     bf0:	0f 92       	push	r0
     bf2:	11 24       	eor	r1, r1
     bf4:	0b b6       	in	r0, 0x3b	; 59
     bf6:	0f 92       	push	r0
     bf8:	2f 93       	push	r18
     bfa:	3f 93       	push	r19
     bfc:	8f 93       	push	r24
     bfe:	9f 93       	push	r25
     c00:	af 93       	push	r26
     c02:	bf 93       	push	r27
     c04:	ef 93       	push	r30
     c06:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     c08:	80 91 b9 00 	lds	r24, 0x00B9
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	fc 01       	movw	r30, r24
     c10:	38 97       	sbiw	r30, 0x08	; 8
     c12:	e1 35       	cpi	r30, 0x51	; 81
     c14:	f1 05       	cpc	r31, r1
     c16:	08 f0       	brcs	.+2      	; 0xc1a <__vector_39+0x30>
     c18:	55 c0       	rjmp	.+170    	; 0xcc4 <__vector_39+0xda>
     c1a:	ee 58       	subi	r30, 0x8E	; 142
     c1c:	ff 4f       	sbci	r31, 0xFF	; 255
     c1e:	c7 c2       	rjmp	.+1422   	; 0x11ae <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c20:	10 92 67 03 	sts	0x0367, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     c24:	e0 91 67 03 	lds	r30, 0x0367
     c28:	80 91 69 03 	lds	r24, 0x0369
     c2c:	e8 17       	cp	r30, r24
     c2e:	70 f4       	brcc	.+28     	; 0xc4c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     c30:	81 e0       	ldi	r24, 0x01	; 1
     c32:	8e 0f       	add	r24, r30
     c34:	80 93 67 03 	sts	0x0367, r24
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	e6 59       	subi	r30, 0x96	; 150
     c3c:	fc 4f       	sbci	r31, 0xFC	; 252
     c3e:	80 81       	ld	r24, Z
     c40:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c44:	85 e8       	ldi	r24, 0x85	; 133
     c46:	80 93 bc 00 	sts	0x00BC, r24
     c4a:	43 c0       	rjmp	.+134    	; 0xcd2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     c4c:	80 91 68 03 	lds	r24, 0x0368
     c50:	81 60       	ori	r24, 0x01	; 1
     c52:	80 93 68 03 	sts	0x0368, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c56:	84 e9       	ldi	r24, 0x94	; 148
     c58:	80 93 bc 00 	sts	0x00BC, r24
     c5c:	3a c0       	rjmp	.+116    	; 0xcd2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     c5e:	e0 91 67 03 	lds	r30, 0x0367
     c62:	81 e0       	ldi	r24, 0x01	; 1
     c64:	8e 0f       	add	r24, r30
     c66:	80 93 67 03 	sts	0x0367, r24
     c6a:	80 91 bb 00 	lds	r24, 0x00BB
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	e6 59       	subi	r30, 0x96	; 150
     c72:	fc 4f       	sbci	r31, 0xFC	; 252
     c74:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     c76:	20 91 67 03 	lds	r18, 0x0367
     c7a:	30 e0       	ldi	r19, 0x00	; 0
     c7c:	80 91 69 03 	lds	r24, 0x0369
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	01 97       	sbiw	r24, 0x01	; 1
     c84:	28 17       	cp	r18, r24
     c86:	39 07       	cpc	r19, r25
     c88:	24 f4       	brge	.+8      	; 0xc92 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c8a:	85 ec       	ldi	r24, 0xC5	; 197
     c8c:	80 93 bc 00 	sts	0x00BC, r24
     c90:	20 c0       	rjmp	.+64     	; 0xcd2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c92:	85 e8       	ldi	r24, 0x85	; 133
     c94:	80 93 bc 00 	sts	0x00BC, r24
     c98:	1c c0       	rjmp	.+56     	; 0xcd2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     c9a:	80 91 bb 00 	lds	r24, 0x00BB
     c9e:	e0 91 67 03 	lds	r30, 0x0367
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	e6 59       	subi	r30, 0x96	; 150
     ca6:	fc 4f       	sbci	r31, 0xFC	; 252
     ca8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     caa:	80 91 68 03 	lds	r24, 0x0368
     cae:	81 60       	ori	r24, 0x01	; 1
     cb0:	80 93 68 03 	sts	0x0368, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cb4:	84 e9       	ldi	r24, 0x94	; 148
     cb6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     cba:	0b c0       	rjmp	.+22     	; 0xcd2 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cbc:	85 ea       	ldi	r24, 0xA5	; 165
     cbe:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     cc2:	07 c0       	rjmp	.+14     	; 0xcd2 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     cc4:	80 91 b9 00 	lds	r24, 0x00B9
     cc8:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ccc:	84 e0       	ldi	r24, 0x04	; 4
     cce:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     cd2:	ff 91       	pop	r31
     cd4:	ef 91       	pop	r30
     cd6:	bf 91       	pop	r27
     cd8:	af 91       	pop	r26
     cda:	9f 91       	pop	r25
     cdc:	8f 91       	pop	r24
     cde:	3f 91       	pop	r19
     ce0:	2f 91       	pop	r18
     ce2:	0f 90       	pop	r0
     ce4:	0b be       	out	0x3b, r0	; 59
     ce6:	0f 90       	pop	r0
     ce8:	0f be       	out	0x3f, r0	; 63
     cea:	0f 90       	pop	r0
     cec:	1f 90       	pop	r1
     cee:	18 95       	reti

00000cf0 <usart_transmit_to_computer>:
}


void usart_transmit_to_computer(unsigned int data) {
	/* Wait for empty transmit buffer */
	while (!(UCSR0A & (1<<UDRE0)))
     cf0:	e0 ec       	ldi	r30, 0xC0	; 192
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	90 81       	ld	r25, Z
     cf6:	95 ff       	sbrs	r25, 5
     cf8:	fd cf       	rjmp	.-6      	; 0xcf4 <usart_transmit_to_computer+0x4>
	;
	/* Put data into buffer (sends the data) */
	UDR0 = data;
     cfa:	80 93 c6 00 	sts	0x00C6, r24
     cfe:	08 95       	ret

00000d00 <usart_receive_from_computer>:
}


uint8_t usart_receive_from_computer(void) {
	/* Wait for data to be received */
	while (!(UCSR0A & (1<<RXC0)))
     d00:	e0 ec       	ldi	r30, 0xC0	; 192
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	88 23       	and	r24, r24
     d08:	ec f7       	brge	.-6      	; 0xd04 <usart_receive_from_computer+0x4>
	;
	
	/* Get and return data from buffer */
	return UDR0;
     d0a:	80 91 c6 00 	lds	r24, 0x00C6
}
     d0e:	08 95       	ret

00000d10 <usart_init>:
#include <stdio.h>


void usart_init(unsigned int ubbr) {
	/* Set baud rate */
	UBRR0H = (unsigned char)(ubbr>>8);
     d10:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)(ubbr);
     d14:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
     d18:	88 e1       	ldi	r24, 0x18	; 24
     d1a:	80 93 c1 00 	sts	0x00C1, r24
	
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     d1e:	8e e0       	ldi	r24, 0x0E	; 14
     d20:	80 93 c2 00 	sts	0x00C2, r24
	
	
	/* Enable printf-thing */
	fdevopen(usart_transmit_to_computer, usart_receive_from_computer);
     d24:	60 e8       	ldi	r22, 0x80	; 128
     d26:	76 e0       	ldi	r23, 0x06	; 6
     d28:	88 e7       	ldi	r24, 0x78	; 120
     d2a:	96 e0       	ldi	r25, 0x06	; 6
     d2c:	6d c2       	rjmp	.+1242   	; 0x1208 <fdevopen>
     d2e:	08 95       	ret

00000d30 <initialize>:
	while(1){
		
		CAN_data_receive(&received_message);
		if(received_message.length){
			printf("\n\nRECEIVED:\n\nlength: %d\nid: %d\n", received_message.length, received_message.id);
			for (uint8_t byte = 0; byte < received_message.length;byte++){
     d30:	f8 94       	cli
     d32:	87 e6       	ldi	r24, 0x67	; 103
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	ec df       	rcall	.-40     	; 0xd10 <usart_init>
     d38:	a0 da       	rcall	.-2752   	; 0x27a <CAN_init>
     d3a:	72 de       	rcall	.-796    	; 0xa20 <servo_init>
     d3c:	4f db       	rcall	.-2402   	; 0x3dc <IR_init>
     d3e:	d7 dd       	rcall	.-1106   	; 0x8ee <PI_init>
     d40:	39 dd       	rcall	.-1422   	; 0x7b4 <motor_init>
     d42:	78 94       	sei
     d44:	08 95       	ret

00000d46 <test_servo_and_ir>:
			}
		}
	}
}

void test_servo_and_ir(void){
     d46:	cf 93       	push	r28
     d48:	df 93       	push	r29
     d4a:	cd b7       	in	r28, 0x3d	; 61
     d4c:	de b7       	in	r29, 0x3e	; 62
     d4e:	2b 97       	sbiw	r28, 0x0b	; 11
     d50:	0f b6       	in	r0, 0x3f	; 63
     d52:	f8 94       	cli
     d54:	de bf       	out	0x3e, r29	; 62
     d56:	0f be       	out	0x3f, r0	; 63
     d58:	cd bf       	out	0x3d, r28	; 61
	can_message message;
	int8_t joystick_x = 0;
		
	while(1){
		message = receive_control_inputs();
     d5a:	ce 01       	movw	r24, r28
     d5c:	01 96       	adiw	r24, 0x01	; 1
     d5e:	16 db       	rcall	.-2516   	; 0x38c <receive_control_inputs>
		joystick_x = message.data[0];
     d60:	1c 81       	ldd	r17, Y+4	; 0x04
		servo_set(joystick_x);
     d62:	81 2f       	mov	r24, r17
     d64:	64 de       	rcall	.-824    	; 0xa2e <servo_set>
		motor_set_velocity(joystick_x);
     d66:	81 2f       	mov	r24, r17
     d68:	99 27       	eor	r25, r25
     d6a:	87 fd       	sbrc	r24, 7
     d6c:	90 95       	com	r25
     d6e:	a9 db       	rcall	.-2222   	; 0x4c2 <motor_set_velocity>
		motor_get_velocity();
     d70:	39 dd       	rcall	.-1422   	; 0x7e4 <motor_get_velocity>
     d72:	f3 cf       	rjmp	.-26     	; 0xd5a <test_servo_and_ir+0x14>

00000d74 <main>:
	}
}

int main(void){
	initialize();
     d74:	dd df       	rcall	.-70     	; 0xd30 <initialize>
	test_servo_and_ir();
     d76:	e7 df       	rcall	.-50     	; 0xd46 <test_servo_and_ir>

00000d78 <__subsf3>:
     d78:	50 58       	subi	r21, 0x80	; 128

00000d7a <__addsf3>:
     d7a:	bb 27       	eor	r27, r27
     d7c:	aa 27       	eor	r26, r26
     d7e:	0e d0       	rcall	.+28     	; 0xd9c <__addsf3x>
     d80:	75 c1       	rjmp	.+746    	; 0x106c <__fp_round>
     d82:	66 d1       	rcall	.+716    	; 0x1050 <__fp_pscA>
     d84:	30 f0       	brcs	.+12     	; 0xd92 <__addsf3+0x18>
     d86:	6b d1       	rcall	.+726    	; 0x105e <__fp_pscB>
     d88:	20 f0       	brcs	.+8      	; 0xd92 <__addsf3+0x18>
     d8a:	31 f4       	brne	.+12     	; 0xd98 <__addsf3+0x1e>
     d8c:	9f 3f       	cpi	r25, 0xFF	; 255
     d8e:	11 f4       	brne	.+4      	; 0xd94 <__addsf3+0x1a>
     d90:	1e f4       	brtc	.+6      	; 0xd98 <__addsf3+0x1e>
     d92:	5b c1       	rjmp	.+694    	; 0x104a <__fp_nan>
     d94:	0e f4       	brtc	.+2      	; 0xd98 <__addsf3+0x1e>
     d96:	e0 95       	com	r30
     d98:	e7 fb       	bst	r30, 7
     d9a:	51 c1       	rjmp	.+674    	; 0x103e <__fp_inf>

00000d9c <__addsf3x>:
     d9c:	e9 2f       	mov	r30, r25
     d9e:	77 d1       	rcall	.+750    	; 0x108e <__fp_split3>
     da0:	80 f3       	brcs	.-32     	; 0xd82 <__addsf3+0x8>
     da2:	ba 17       	cp	r27, r26
     da4:	62 07       	cpc	r22, r18
     da6:	73 07       	cpc	r23, r19
     da8:	84 07       	cpc	r24, r20
     daa:	95 07       	cpc	r25, r21
     dac:	18 f0       	brcs	.+6      	; 0xdb4 <__addsf3x+0x18>
     dae:	71 f4       	brne	.+28     	; 0xdcc <__addsf3x+0x30>
     db0:	9e f5       	brtc	.+102    	; 0xe18 <__addsf3x+0x7c>
     db2:	8f c1       	rjmp	.+798    	; 0x10d2 <__fp_zero>
     db4:	0e f4       	brtc	.+2      	; 0xdb8 <__addsf3x+0x1c>
     db6:	e0 95       	com	r30
     db8:	0b 2e       	mov	r0, r27
     dba:	ba 2f       	mov	r27, r26
     dbc:	a0 2d       	mov	r26, r0
     dbe:	0b 01       	movw	r0, r22
     dc0:	b9 01       	movw	r22, r18
     dc2:	90 01       	movw	r18, r0
     dc4:	0c 01       	movw	r0, r24
     dc6:	ca 01       	movw	r24, r20
     dc8:	a0 01       	movw	r20, r0
     dca:	11 24       	eor	r1, r1
     dcc:	ff 27       	eor	r31, r31
     dce:	59 1b       	sub	r21, r25
     dd0:	99 f0       	breq	.+38     	; 0xdf8 <__addsf3x+0x5c>
     dd2:	59 3f       	cpi	r21, 0xF9	; 249
     dd4:	50 f4       	brcc	.+20     	; 0xdea <__addsf3x+0x4e>
     dd6:	50 3e       	cpi	r21, 0xE0	; 224
     dd8:	68 f1       	brcs	.+90     	; 0xe34 <__addsf3x+0x98>
     dda:	1a 16       	cp	r1, r26
     ddc:	f0 40       	sbci	r31, 0x00	; 0
     dde:	a2 2f       	mov	r26, r18
     de0:	23 2f       	mov	r18, r19
     de2:	34 2f       	mov	r19, r20
     de4:	44 27       	eor	r20, r20
     de6:	58 5f       	subi	r21, 0xF8	; 248
     de8:	f3 cf       	rjmp	.-26     	; 0xdd0 <__addsf3x+0x34>
     dea:	46 95       	lsr	r20
     dec:	37 95       	ror	r19
     dee:	27 95       	ror	r18
     df0:	a7 95       	ror	r26
     df2:	f0 40       	sbci	r31, 0x00	; 0
     df4:	53 95       	inc	r21
     df6:	c9 f7       	brne	.-14     	; 0xdea <__addsf3x+0x4e>
     df8:	7e f4       	brtc	.+30     	; 0xe18 <__addsf3x+0x7c>
     dfa:	1f 16       	cp	r1, r31
     dfc:	ba 0b       	sbc	r27, r26
     dfe:	62 0b       	sbc	r22, r18
     e00:	73 0b       	sbc	r23, r19
     e02:	84 0b       	sbc	r24, r20
     e04:	ba f0       	brmi	.+46     	; 0xe34 <__addsf3x+0x98>
     e06:	91 50       	subi	r25, 0x01	; 1
     e08:	a1 f0       	breq	.+40     	; 0xe32 <__addsf3x+0x96>
     e0a:	ff 0f       	add	r31, r31
     e0c:	bb 1f       	adc	r27, r27
     e0e:	66 1f       	adc	r22, r22
     e10:	77 1f       	adc	r23, r23
     e12:	88 1f       	adc	r24, r24
     e14:	c2 f7       	brpl	.-16     	; 0xe06 <__addsf3x+0x6a>
     e16:	0e c0       	rjmp	.+28     	; 0xe34 <__addsf3x+0x98>
     e18:	ba 0f       	add	r27, r26
     e1a:	62 1f       	adc	r22, r18
     e1c:	73 1f       	adc	r23, r19
     e1e:	84 1f       	adc	r24, r20
     e20:	48 f4       	brcc	.+18     	; 0xe34 <__addsf3x+0x98>
     e22:	87 95       	ror	r24
     e24:	77 95       	ror	r23
     e26:	67 95       	ror	r22
     e28:	b7 95       	ror	r27
     e2a:	f7 95       	ror	r31
     e2c:	9e 3f       	cpi	r25, 0xFE	; 254
     e2e:	08 f0       	brcs	.+2      	; 0xe32 <__addsf3x+0x96>
     e30:	b3 cf       	rjmp	.-154    	; 0xd98 <__addsf3+0x1e>
     e32:	93 95       	inc	r25
     e34:	88 0f       	add	r24, r24
     e36:	08 f0       	brcs	.+2      	; 0xe3a <__addsf3x+0x9e>
     e38:	99 27       	eor	r25, r25
     e3a:	ee 0f       	add	r30, r30
     e3c:	97 95       	ror	r25
     e3e:	87 95       	ror	r24
     e40:	08 95       	ret

00000e42 <__cmpsf2>:
     e42:	d9 d0       	rcall	.+434    	; 0xff6 <__fp_cmp>
     e44:	08 f4       	brcc	.+2      	; 0xe48 <__cmpsf2+0x6>
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	08 95       	ret

00000e4a <__divsf3>:
     e4a:	0c d0       	rcall	.+24     	; 0xe64 <__divsf3x>
     e4c:	0f c1       	rjmp	.+542    	; 0x106c <__fp_round>
     e4e:	07 d1       	rcall	.+526    	; 0x105e <__fp_pscB>
     e50:	40 f0       	brcs	.+16     	; 0xe62 <__divsf3+0x18>
     e52:	fe d0       	rcall	.+508    	; 0x1050 <__fp_pscA>
     e54:	30 f0       	brcs	.+12     	; 0xe62 <__divsf3+0x18>
     e56:	21 f4       	brne	.+8      	; 0xe60 <__divsf3+0x16>
     e58:	5f 3f       	cpi	r21, 0xFF	; 255
     e5a:	19 f0       	breq	.+6      	; 0xe62 <__divsf3+0x18>
     e5c:	f0 c0       	rjmp	.+480    	; 0x103e <__fp_inf>
     e5e:	51 11       	cpse	r21, r1
     e60:	39 c1       	rjmp	.+626    	; 0x10d4 <__fp_szero>
     e62:	f3 c0       	rjmp	.+486    	; 0x104a <__fp_nan>

00000e64 <__divsf3x>:
     e64:	14 d1       	rcall	.+552    	; 0x108e <__fp_split3>
     e66:	98 f3       	brcs	.-26     	; 0xe4e <__divsf3+0x4>

00000e68 <__divsf3_pse>:
     e68:	99 23       	and	r25, r25
     e6a:	c9 f3       	breq	.-14     	; 0xe5e <__divsf3+0x14>
     e6c:	55 23       	and	r21, r21
     e6e:	b1 f3       	breq	.-20     	; 0xe5c <__divsf3+0x12>
     e70:	95 1b       	sub	r25, r21
     e72:	55 0b       	sbc	r21, r21
     e74:	bb 27       	eor	r27, r27
     e76:	aa 27       	eor	r26, r26
     e78:	62 17       	cp	r22, r18
     e7a:	73 07       	cpc	r23, r19
     e7c:	84 07       	cpc	r24, r20
     e7e:	38 f0       	brcs	.+14     	; 0xe8e <__divsf3_pse+0x26>
     e80:	9f 5f       	subi	r25, 0xFF	; 255
     e82:	5f 4f       	sbci	r21, 0xFF	; 255
     e84:	22 0f       	add	r18, r18
     e86:	33 1f       	adc	r19, r19
     e88:	44 1f       	adc	r20, r20
     e8a:	aa 1f       	adc	r26, r26
     e8c:	a9 f3       	breq	.-22     	; 0xe78 <__divsf3_pse+0x10>
     e8e:	33 d0       	rcall	.+102    	; 0xef6 <__divsf3_pse+0x8e>
     e90:	0e 2e       	mov	r0, r30
     e92:	3a f0       	brmi	.+14     	; 0xea2 <__divsf3_pse+0x3a>
     e94:	e0 e8       	ldi	r30, 0x80	; 128
     e96:	30 d0       	rcall	.+96     	; 0xef8 <__divsf3_pse+0x90>
     e98:	91 50       	subi	r25, 0x01	; 1
     e9a:	50 40       	sbci	r21, 0x00	; 0
     e9c:	e6 95       	lsr	r30
     e9e:	00 1c       	adc	r0, r0
     ea0:	ca f7       	brpl	.-14     	; 0xe94 <__divsf3_pse+0x2c>
     ea2:	29 d0       	rcall	.+82     	; 0xef6 <__divsf3_pse+0x8e>
     ea4:	fe 2f       	mov	r31, r30
     ea6:	27 d0       	rcall	.+78     	; 0xef6 <__divsf3_pse+0x8e>
     ea8:	66 0f       	add	r22, r22
     eaa:	77 1f       	adc	r23, r23
     eac:	88 1f       	adc	r24, r24
     eae:	bb 1f       	adc	r27, r27
     eb0:	26 17       	cp	r18, r22
     eb2:	37 07       	cpc	r19, r23
     eb4:	48 07       	cpc	r20, r24
     eb6:	ab 07       	cpc	r26, r27
     eb8:	b0 e8       	ldi	r27, 0x80	; 128
     eba:	09 f0       	breq	.+2      	; 0xebe <__divsf3_pse+0x56>
     ebc:	bb 0b       	sbc	r27, r27
     ebe:	80 2d       	mov	r24, r0
     ec0:	bf 01       	movw	r22, r30
     ec2:	ff 27       	eor	r31, r31
     ec4:	93 58       	subi	r25, 0x83	; 131
     ec6:	5f 4f       	sbci	r21, 0xFF	; 255
     ec8:	2a f0       	brmi	.+10     	; 0xed4 <__divsf3_pse+0x6c>
     eca:	9e 3f       	cpi	r25, 0xFE	; 254
     ecc:	51 05       	cpc	r21, r1
     ece:	68 f0       	brcs	.+26     	; 0xeea <__divsf3_pse+0x82>
     ed0:	b6 c0       	rjmp	.+364    	; 0x103e <__fp_inf>
     ed2:	00 c1       	rjmp	.+512    	; 0x10d4 <__fp_szero>
     ed4:	5f 3f       	cpi	r21, 0xFF	; 255
     ed6:	ec f3       	brlt	.-6      	; 0xed2 <__divsf3_pse+0x6a>
     ed8:	98 3e       	cpi	r25, 0xE8	; 232
     eda:	dc f3       	brlt	.-10     	; 0xed2 <__divsf3_pse+0x6a>
     edc:	86 95       	lsr	r24
     ede:	77 95       	ror	r23
     ee0:	67 95       	ror	r22
     ee2:	b7 95       	ror	r27
     ee4:	f7 95       	ror	r31
     ee6:	9f 5f       	subi	r25, 0xFF	; 255
     ee8:	c9 f7       	brne	.-14     	; 0xedc <__divsf3_pse+0x74>
     eea:	88 0f       	add	r24, r24
     eec:	91 1d       	adc	r25, r1
     eee:	96 95       	lsr	r25
     ef0:	87 95       	ror	r24
     ef2:	97 f9       	bld	r25, 7
     ef4:	08 95       	ret
     ef6:	e1 e0       	ldi	r30, 0x01	; 1
     ef8:	66 0f       	add	r22, r22
     efa:	77 1f       	adc	r23, r23
     efc:	88 1f       	adc	r24, r24
     efe:	bb 1f       	adc	r27, r27
     f00:	62 17       	cp	r22, r18
     f02:	73 07       	cpc	r23, r19
     f04:	84 07       	cpc	r24, r20
     f06:	ba 07       	cpc	r27, r26
     f08:	20 f0       	brcs	.+8      	; 0xf12 <__divsf3_pse+0xaa>
     f0a:	62 1b       	sub	r22, r18
     f0c:	73 0b       	sbc	r23, r19
     f0e:	84 0b       	sbc	r24, r20
     f10:	ba 0b       	sbc	r27, r26
     f12:	ee 1f       	adc	r30, r30
     f14:	88 f7       	brcc	.-30     	; 0xef8 <__divsf3_pse+0x90>
     f16:	e0 95       	com	r30
     f18:	08 95       	ret

00000f1a <__fixsfsi>:
     f1a:	04 d0       	rcall	.+8      	; 0xf24 <__fixunssfsi>
     f1c:	68 94       	set
     f1e:	b1 11       	cpse	r27, r1
     f20:	d9 c0       	rjmp	.+434    	; 0x10d4 <__fp_szero>
     f22:	08 95       	ret

00000f24 <__fixunssfsi>:
     f24:	bc d0       	rcall	.+376    	; 0x109e <__fp_splitA>
     f26:	88 f0       	brcs	.+34     	; 0xf4a <__fixunssfsi+0x26>
     f28:	9f 57       	subi	r25, 0x7F	; 127
     f2a:	90 f0       	brcs	.+36     	; 0xf50 <__fixunssfsi+0x2c>
     f2c:	b9 2f       	mov	r27, r25
     f2e:	99 27       	eor	r25, r25
     f30:	b7 51       	subi	r27, 0x17	; 23
     f32:	a0 f0       	brcs	.+40     	; 0xf5c <__fixunssfsi+0x38>
     f34:	d1 f0       	breq	.+52     	; 0xf6a <__fixunssfsi+0x46>
     f36:	66 0f       	add	r22, r22
     f38:	77 1f       	adc	r23, r23
     f3a:	88 1f       	adc	r24, r24
     f3c:	99 1f       	adc	r25, r25
     f3e:	1a f0       	brmi	.+6      	; 0xf46 <__fixunssfsi+0x22>
     f40:	ba 95       	dec	r27
     f42:	c9 f7       	brne	.-14     	; 0xf36 <__fixunssfsi+0x12>
     f44:	12 c0       	rjmp	.+36     	; 0xf6a <__fixunssfsi+0x46>
     f46:	b1 30       	cpi	r27, 0x01	; 1
     f48:	81 f0       	breq	.+32     	; 0xf6a <__fixunssfsi+0x46>
     f4a:	c3 d0       	rcall	.+390    	; 0x10d2 <__fp_zero>
     f4c:	b1 e0       	ldi	r27, 0x01	; 1
     f4e:	08 95       	ret
     f50:	c0 c0       	rjmp	.+384    	; 0x10d2 <__fp_zero>
     f52:	67 2f       	mov	r22, r23
     f54:	78 2f       	mov	r23, r24
     f56:	88 27       	eor	r24, r24
     f58:	b8 5f       	subi	r27, 0xF8	; 248
     f5a:	39 f0       	breq	.+14     	; 0xf6a <__fixunssfsi+0x46>
     f5c:	b9 3f       	cpi	r27, 0xF9	; 249
     f5e:	cc f3       	brlt	.-14     	; 0xf52 <__fixunssfsi+0x2e>
     f60:	86 95       	lsr	r24
     f62:	77 95       	ror	r23
     f64:	67 95       	ror	r22
     f66:	b3 95       	inc	r27
     f68:	d9 f7       	brne	.-10     	; 0xf60 <__fixunssfsi+0x3c>
     f6a:	3e f4       	brtc	.+14     	; 0xf7a <__fixunssfsi+0x56>
     f6c:	90 95       	com	r25
     f6e:	80 95       	com	r24
     f70:	70 95       	com	r23
     f72:	61 95       	neg	r22
     f74:	7f 4f       	sbci	r23, 0xFF	; 255
     f76:	8f 4f       	sbci	r24, 0xFF	; 255
     f78:	9f 4f       	sbci	r25, 0xFF	; 255
     f7a:	08 95       	ret

00000f7c <__floatunsisf>:
     f7c:	e8 94       	clt
     f7e:	09 c0       	rjmp	.+18     	; 0xf92 <__floatsisf+0x12>

00000f80 <__floatsisf>:
     f80:	97 fb       	bst	r25, 7
     f82:	3e f4       	brtc	.+14     	; 0xf92 <__floatsisf+0x12>
     f84:	90 95       	com	r25
     f86:	80 95       	com	r24
     f88:	70 95       	com	r23
     f8a:	61 95       	neg	r22
     f8c:	7f 4f       	sbci	r23, 0xFF	; 255
     f8e:	8f 4f       	sbci	r24, 0xFF	; 255
     f90:	9f 4f       	sbci	r25, 0xFF	; 255
     f92:	99 23       	and	r25, r25
     f94:	a9 f0       	breq	.+42     	; 0xfc0 <__floatsisf+0x40>
     f96:	f9 2f       	mov	r31, r25
     f98:	96 e9       	ldi	r25, 0x96	; 150
     f9a:	bb 27       	eor	r27, r27
     f9c:	93 95       	inc	r25
     f9e:	f6 95       	lsr	r31
     fa0:	87 95       	ror	r24
     fa2:	77 95       	ror	r23
     fa4:	67 95       	ror	r22
     fa6:	b7 95       	ror	r27
     fa8:	f1 11       	cpse	r31, r1
     faa:	f8 cf       	rjmp	.-16     	; 0xf9c <__floatsisf+0x1c>
     fac:	fa f4       	brpl	.+62     	; 0xfec <__floatsisf+0x6c>
     fae:	bb 0f       	add	r27, r27
     fb0:	11 f4       	brne	.+4      	; 0xfb6 <__floatsisf+0x36>
     fb2:	60 ff       	sbrs	r22, 0
     fb4:	1b c0       	rjmp	.+54     	; 0xfec <__floatsisf+0x6c>
     fb6:	6f 5f       	subi	r22, 0xFF	; 255
     fb8:	7f 4f       	sbci	r23, 0xFF	; 255
     fba:	8f 4f       	sbci	r24, 0xFF	; 255
     fbc:	9f 4f       	sbci	r25, 0xFF	; 255
     fbe:	16 c0       	rjmp	.+44     	; 0xfec <__floatsisf+0x6c>
     fc0:	88 23       	and	r24, r24
     fc2:	11 f0       	breq	.+4      	; 0xfc8 <__floatsisf+0x48>
     fc4:	96 e9       	ldi	r25, 0x96	; 150
     fc6:	11 c0       	rjmp	.+34     	; 0xfea <__floatsisf+0x6a>
     fc8:	77 23       	and	r23, r23
     fca:	21 f0       	breq	.+8      	; 0xfd4 <__floatsisf+0x54>
     fcc:	9e e8       	ldi	r25, 0x8E	; 142
     fce:	87 2f       	mov	r24, r23
     fd0:	76 2f       	mov	r23, r22
     fd2:	05 c0       	rjmp	.+10     	; 0xfde <__floatsisf+0x5e>
     fd4:	66 23       	and	r22, r22
     fd6:	71 f0       	breq	.+28     	; 0xff4 <__floatsisf+0x74>
     fd8:	96 e8       	ldi	r25, 0x86	; 134
     fda:	86 2f       	mov	r24, r22
     fdc:	70 e0       	ldi	r23, 0x00	; 0
     fde:	60 e0       	ldi	r22, 0x00	; 0
     fe0:	2a f0       	brmi	.+10     	; 0xfec <__floatsisf+0x6c>
     fe2:	9a 95       	dec	r25
     fe4:	66 0f       	add	r22, r22
     fe6:	77 1f       	adc	r23, r23
     fe8:	88 1f       	adc	r24, r24
     fea:	da f7       	brpl	.-10     	; 0xfe2 <__floatsisf+0x62>
     fec:	88 0f       	add	r24, r24
     fee:	96 95       	lsr	r25
     ff0:	87 95       	ror	r24
     ff2:	97 f9       	bld	r25, 7
     ff4:	08 95       	ret

00000ff6 <__fp_cmp>:
     ff6:	99 0f       	add	r25, r25
     ff8:	00 08       	sbc	r0, r0
     ffa:	55 0f       	add	r21, r21
     ffc:	aa 0b       	sbc	r26, r26
     ffe:	e0 e8       	ldi	r30, 0x80	; 128
    1000:	fe ef       	ldi	r31, 0xFE	; 254
    1002:	16 16       	cp	r1, r22
    1004:	17 06       	cpc	r1, r23
    1006:	e8 07       	cpc	r30, r24
    1008:	f9 07       	cpc	r31, r25
    100a:	c0 f0       	brcs	.+48     	; 0x103c <__fp_cmp+0x46>
    100c:	12 16       	cp	r1, r18
    100e:	13 06       	cpc	r1, r19
    1010:	e4 07       	cpc	r30, r20
    1012:	f5 07       	cpc	r31, r21
    1014:	98 f0       	brcs	.+38     	; 0x103c <__fp_cmp+0x46>
    1016:	62 1b       	sub	r22, r18
    1018:	73 0b       	sbc	r23, r19
    101a:	84 0b       	sbc	r24, r20
    101c:	95 0b       	sbc	r25, r21
    101e:	39 f4       	brne	.+14     	; 0x102e <__fp_cmp+0x38>
    1020:	0a 26       	eor	r0, r26
    1022:	61 f0       	breq	.+24     	; 0x103c <__fp_cmp+0x46>
    1024:	23 2b       	or	r18, r19
    1026:	24 2b       	or	r18, r20
    1028:	25 2b       	or	r18, r21
    102a:	21 f4       	brne	.+8      	; 0x1034 <__fp_cmp+0x3e>
    102c:	08 95       	ret
    102e:	0a 26       	eor	r0, r26
    1030:	09 f4       	brne	.+2      	; 0x1034 <__fp_cmp+0x3e>
    1032:	a1 40       	sbci	r26, 0x01	; 1
    1034:	a6 95       	lsr	r26
    1036:	8f ef       	ldi	r24, 0xFF	; 255
    1038:	81 1d       	adc	r24, r1
    103a:	81 1d       	adc	r24, r1
    103c:	08 95       	ret

0000103e <__fp_inf>:
    103e:	97 f9       	bld	r25, 7
    1040:	9f 67       	ori	r25, 0x7F	; 127
    1042:	80 e8       	ldi	r24, 0x80	; 128
    1044:	70 e0       	ldi	r23, 0x00	; 0
    1046:	60 e0       	ldi	r22, 0x00	; 0
    1048:	08 95       	ret

0000104a <__fp_nan>:
    104a:	9f ef       	ldi	r25, 0xFF	; 255
    104c:	80 ec       	ldi	r24, 0xC0	; 192
    104e:	08 95       	ret

00001050 <__fp_pscA>:
    1050:	00 24       	eor	r0, r0
    1052:	0a 94       	dec	r0
    1054:	16 16       	cp	r1, r22
    1056:	17 06       	cpc	r1, r23
    1058:	18 06       	cpc	r1, r24
    105a:	09 06       	cpc	r0, r25
    105c:	08 95       	ret

0000105e <__fp_pscB>:
    105e:	00 24       	eor	r0, r0
    1060:	0a 94       	dec	r0
    1062:	12 16       	cp	r1, r18
    1064:	13 06       	cpc	r1, r19
    1066:	14 06       	cpc	r1, r20
    1068:	05 06       	cpc	r0, r21
    106a:	08 95       	ret

0000106c <__fp_round>:
    106c:	09 2e       	mov	r0, r25
    106e:	03 94       	inc	r0
    1070:	00 0c       	add	r0, r0
    1072:	11 f4       	brne	.+4      	; 0x1078 <__fp_round+0xc>
    1074:	88 23       	and	r24, r24
    1076:	52 f0       	brmi	.+20     	; 0x108c <__fp_round+0x20>
    1078:	bb 0f       	add	r27, r27
    107a:	40 f4       	brcc	.+16     	; 0x108c <__fp_round+0x20>
    107c:	bf 2b       	or	r27, r31
    107e:	11 f4       	brne	.+4      	; 0x1084 <__fp_round+0x18>
    1080:	60 ff       	sbrs	r22, 0
    1082:	04 c0       	rjmp	.+8      	; 0x108c <__fp_round+0x20>
    1084:	6f 5f       	subi	r22, 0xFF	; 255
    1086:	7f 4f       	sbci	r23, 0xFF	; 255
    1088:	8f 4f       	sbci	r24, 0xFF	; 255
    108a:	9f 4f       	sbci	r25, 0xFF	; 255
    108c:	08 95       	ret

0000108e <__fp_split3>:
    108e:	57 fd       	sbrc	r21, 7
    1090:	90 58       	subi	r25, 0x80	; 128
    1092:	44 0f       	add	r20, r20
    1094:	55 1f       	adc	r21, r21
    1096:	59 f0       	breq	.+22     	; 0x10ae <__fp_splitA+0x10>
    1098:	5f 3f       	cpi	r21, 0xFF	; 255
    109a:	71 f0       	breq	.+28     	; 0x10b8 <__fp_splitA+0x1a>
    109c:	47 95       	ror	r20

0000109e <__fp_splitA>:
    109e:	88 0f       	add	r24, r24
    10a0:	97 fb       	bst	r25, 7
    10a2:	99 1f       	adc	r25, r25
    10a4:	61 f0       	breq	.+24     	; 0x10be <__fp_splitA+0x20>
    10a6:	9f 3f       	cpi	r25, 0xFF	; 255
    10a8:	79 f0       	breq	.+30     	; 0x10c8 <__fp_splitA+0x2a>
    10aa:	87 95       	ror	r24
    10ac:	08 95       	ret
    10ae:	12 16       	cp	r1, r18
    10b0:	13 06       	cpc	r1, r19
    10b2:	14 06       	cpc	r1, r20
    10b4:	55 1f       	adc	r21, r21
    10b6:	f2 cf       	rjmp	.-28     	; 0x109c <__fp_split3+0xe>
    10b8:	46 95       	lsr	r20
    10ba:	f1 df       	rcall	.-30     	; 0x109e <__fp_splitA>
    10bc:	08 c0       	rjmp	.+16     	; 0x10ce <__fp_splitA+0x30>
    10be:	16 16       	cp	r1, r22
    10c0:	17 06       	cpc	r1, r23
    10c2:	18 06       	cpc	r1, r24
    10c4:	99 1f       	adc	r25, r25
    10c6:	f1 cf       	rjmp	.-30     	; 0x10aa <__fp_splitA+0xc>
    10c8:	86 95       	lsr	r24
    10ca:	71 05       	cpc	r23, r1
    10cc:	61 05       	cpc	r22, r1
    10ce:	08 94       	sec
    10d0:	08 95       	ret

000010d2 <__fp_zero>:
    10d2:	e8 94       	clt

000010d4 <__fp_szero>:
    10d4:	bb 27       	eor	r27, r27
    10d6:	66 27       	eor	r22, r22
    10d8:	77 27       	eor	r23, r23
    10da:	cb 01       	movw	r24, r22
    10dc:	97 f9       	bld	r25, 7
    10de:	08 95       	ret

000010e0 <__gesf2>:
    10e0:	8a df       	rcall	.-236    	; 0xff6 <__fp_cmp>
    10e2:	08 f4       	brcc	.+2      	; 0x10e6 <__gesf2+0x6>
    10e4:	8f ef       	ldi	r24, 0xFF	; 255
    10e6:	08 95       	ret

000010e8 <__mulsf3>:
    10e8:	0b d0       	rcall	.+22     	; 0x1100 <__mulsf3x>
    10ea:	c0 cf       	rjmp	.-128    	; 0x106c <__fp_round>
    10ec:	b1 df       	rcall	.-158    	; 0x1050 <__fp_pscA>
    10ee:	28 f0       	brcs	.+10     	; 0x10fa <__mulsf3+0x12>
    10f0:	b6 df       	rcall	.-148    	; 0x105e <__fp_pscB>
    10f2:	18 f0       	brcs	.+6      	; 0x10fa <__mulsf3+0x12>
    10f4:	95 23       	and	r25, r21
    10f6:	09 f0       	breq	.+2      	; 0x10fa <__mulsf3+0x12>
    10f8:	a2 cf       	rjmp	.-188    	; 0x103e <__fp_inf>
    10fa:	a7 cf       	rjmp	.-178    	; 0x104a <__fp_nan>
    10fc:	11 24       	eor	r1, r1
    10fe:	ea cf       	rjmp	.-44     	; 0x10d4 <__fp_szero>

00001100 <__mulsf3x>:
    1100:	c6 df       	rcall	.-116    	; 0x108e <__fp_split3>
    1102:	a0 f3       	brcs	.-24     	; 0x10ec <__mulsf3+0x4>

00001104 <__mulsf3_pse>:
    1104:	95 9f       	mul	r25, r21
    1106:	d1 f3       	breq	.-12     	; 0x10fc <__mulsf3+0x14>
    1108:	95 0f       	add	r25, r21
    110a:	50 e0       	ldi	r21, 0x00	; 0
    110c:	55 1f       	adc	r21, r21
    110e:	62 9f       	mul	r22, r18
    1110:	f0 01       	movw	r30, r0
    1112:	72 9f       	mul	r23, r18
    1114:	bb 27       	eor	r27, r27
    1116:	f0 0d       	add	r31, r0
    1118:	b1 1d       	adc	r27, r1
    111a:	63 9f       	mul	r22, r19
    111c:	aa 27       	eor	r26, r26
    111e:	f0 0d       	add	r31, r0
    1120:	b1 1d       	adc	r27, r1
    1122:	aa 1f       	adc	r26, r26
    1124:	64 9f       	mul	r22, r20
    1126:	66 27       	eor	r22, r22
    1128:	b0 0d       	add	r27, r0
    112a:	a1 1d       	adc	r26, r1
    112c:	66 1f       	adc	r22, r22
    112e:	82 9f       	mul	r24, r18
    1130:	22 27       	eor	r18, r18
    1132:	b0 0d       	add	r27, r0
    1134:	a1 1d       	adc	r26, r1
    1136:	62 1f       	adc	r22, r18
    1138:	73 9f       	mul	r23, r19
    113a:	b0 0d       	add	r27, r0
    113c:	a1 1d       	adc	r26, r1
    113e:	62 1f       	adc	r22, r18
    1140:	83 9f       	mul	r24, r19
    1142:	a0 0d       	add	r26, r0
    1144:	61 1d       	adc	r22, r1
    1146:	22 1f       	adc	r18, r18
    1148:	74 9f       	mul	r23, r20
    114a:	33 27       	eor	r19, r19
    114c:	a0 0d       	add	r26, r0
    114e:	61 1d       	adc	r22, r1
    1150:	23 1f       	adc	r18, r19
    1152:	84 9f       	mul	r24, r20
    1154:	60 0d       	add	r22, r0
    1156:	21 1d       	adc	r18, r1
    1158:	82 2f       	mov	r24, r18
    115a:	76 2f       	mov	r23, r22
    115c:	6a 2f       	mov	r22, r26
    115e:	11 24       	eor	r1, r1
    1160:	9f 57       	subi	r25, 0x7F	; 127
    1162:	50 40       	sbci	r21, 0x00	; 0
    1164:	8a f0       	brmi	.+34     	; 0x1188 <__mulsf3_pse+0x84>
    1166:	e1 f0       	breq	.+56     	; 0x11a0 <__mulsf3_pse+0x9c>
    1168:	88 23       	and	r24, r24
    116a:	4a f0       	brmi	.+18     	; 0x117e <__mulsf3_pse+0x7a>
    116c:	ee 0f       	add	r30, r30
    116e:	ff 1f       	adc	r31, r31
    1170:	bb 1f       	adc	r27, r27
    1172:	66 1f       	adc	r22, r22
    1174:	77 1f       	adc	r23, r23
    1176:	88 1f       	adc	r24, r24
    1178:	91 50       	subi	r25, 0x01	; 1
    117a:	50 40       	sbci	r21, 0x00	; 0
    117c:	a9 f7       	brne	.-22     	; 0x1168 <__mulsf3_pse+0x64>
    117e:	9e 3f       	cpi	r25, 0xFE	; 254
    1180:	51 05       	cpc	r21, r1
    1182:	70 f0       	brcs	.+28     	; 0x11a0 <__mulsf3_pse+0x9c>
    1184:	5c cf       	rjmp	.-328    	; 0x103e <__fp_inf>
    1186:	a6 cf       	rjmp	.-180    	; 0x10d4 <__fp_szero>
    1188:	5f 3f       	cpi	r21, 0xFF	; 255
    118a:	ec f3       	brlt	.-6      	; 0x1186 <__mulsf3_pse+0x82>
    118c:	98 3e       	cpi	r25, 0xE8	; 232
    118e:	dc f3       	brlt	.-10     	; 0x1186 <__mulsf3_pse+0x82>
    1190:	86 95       	lsr	r24
    1192:	77 95       	ror	r23
    1194:	67 95       	ror	r22
    1196:	b7 95       	ror	r27
    1198:	f7 95       	ror	r31
    119a:	e7 95       	ror	r30
    119c:	9f 5f       	subi	r25, 0xFF	; 255
    119e:	c1 f7       	brne	.-16     	; 0x1190 <__mulsf3_pse+0x8c>
    11a0:	fe 2b       	or	r31, r30
    11a2:	88 0f       	add	r24, r24
    11a4:	91 1d       	adc	r25, r1
    11a6:	96 95       	lsr	r25
    11a8:	87 95       	ror	r24
    11aa:	97 f9       	bld	r25, 7
    11ac:	08 95       	ret

000011ae <__tablejump2__>:
    11ae:	ee 0f       	add	r30, r30
    11b0:	ff 1f       	adc	r31, r31

000011b2 <__tablejump__>:
    11b2:	05 90       	lpm	r0, Z+
    11b4:	f4 91       	lpm	r31, Z
    11b6:	e0 2d       	mov	r30, r0
    11b8:	19 94       	eijmp

000011ba <__ashrdi3>:
    11ba:	97 fb       	bst	r25, 7
    11bc:	10 f8       	bld	r1, 0

000011be <__lshrdi3>:
    11be:	16 94       	lsr	r1
    11c0:	00 08       	sbc	r0, r0
    11c2:	0f 93       	push	r16
    11c4:	08 30       	cpi	r16, 0x08	; 8
    11c6:	98 f0       	brcs	.+38     	; 0x11ee <__lshrdi3+0x30>
    11c8:	08 50       	subi	r16, 0x08	; 8
    11ca:	23 2f       	mov	r18, r19
    11cc:	34 2f       	mov	r19, r20
    11ce:	45 2f       	mov	r20, r21
    11d0:	56 2f       	mov	r21, r22
    11d2:	67 2f       	mov	r22, r23
    11d4:	78 2f       	mov	r23, r24
    11d6:	89 2f       	mov	r24, r25
    11d8:	90 2d       	mov	r25, r0
    11da:	f4 cf       	rjmp	.-24     	; 0x11c4 <__lshrdi3+0x6>
    11dc:	05 94       	asr	r0
    11de:	97 95       	ror	r25
    11e0:	87 95       	ror	r24
    11e2:	77 95       	ror	r23
    11e4:	67 95       	ror	r22
    11e6:	57 95       	ror	r21
    11e8:	47 95       	ror	r20
    11ea:	37 95       	ror	r19
    11ec:	27 95       	ror	r18
    11ee:	0a 95       	dec	r16
    11f0:	aa f7       	brpl	.-22     	; 0x11dc <__lshrdi3+0x1e>
    11f2:	0f 91       	pop	r16
    11f4:	08 95       	ret

000011f6 <__adddi3>:
    11f6:	2a 0d       	add	r18, r10
    11f8:	3b 1d       	adc	r19, r11
    11fa:	4c 1d       	adc	r20, r12
    11fc:	5d 1d       	adc	r21, r13
    11fe:	6e 1d       	adc	r22, r14
    1200:	7f 1d       	adc	r23, r15
    1202:	80 1f       	adc	r24, r16
    1204:	91 1f       	adc	r25, r17
    1206:	08 95       	ret

00001208 <fdevopen>:
    1208:	0f 93       	push	r16
    120a:	1f 93       	push	r17
    120c:	cf 93       	push	r28
    120e:	df 93       	push	r29
    1210:	ec 01       	movw	r28, r24
    1212:	8b 01       	movw	r16, r22
    1214:	00 97       	sbiw	r24, 0x00	; 0
    1216:	31 f4       	brne	.+12     	; 0x1224 <fdevopen+0x1c>
    1218:	61 15       	cp	r22, r1
    121a:	71 05       	cpc	r23, r1
    121c:	19 f4       	brne	.+6      	; 0x1224 <fdevopen+0x1c>
    121e:	80 e0       	ldi	r24, 0x00	; 0
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	37 c0       	rjmp	.+110    	; 0x1292 <fdevopen+0x8a>
    1224:	6e e0       	ldi	r22, 0x0E	; 14
    1226:	70 e0       	ldi	r23, 0x00	; 0
    1228:	81 e0       	ldi	r24, 0x01	; 1
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	63 d2       	rcall	.+1222   	; 0x16f4 <calloc>
    122e:	fc 01       	movw	r30, r24
    1230:	00 97       	sbiw	r24, 0x00	; 0
    1232:	a9 f3       	breq	.-22     	; 0x121e <fdevopen+0x16>
    1234:	80 e8       	ldi	r24, 0x80	; 128
    1236:	83 83       	std	Z+3, r24	; 0x03
    1238:	01 15       	cp	r16, r1
    123a:	11 05       	cpc	r17, r1
    123c:	71 f0       	breq	.+28     	; 0x125a <fdevopen+0x52>
    123e:	13 87       	std	Z+11, r17	; 0x0b
    1240:	02 87       	std	Z+10, r16	; 0x0a
    1242:	81 e8       	ldi	r24, 0x81	; 129
    1244:	83 83       	std	Z+3, r24	; 0x03
    1246:	80 91 70 03 	lds	r24, 0x0370
    124a:	90 91 71 03 	lds	r25, 0x0371
    124e:	89 2b       	or	r24, r25
    1250:	21 f4       	brne	.+8      	; 0x125a <fdevopen+0x52>
    1252:	f0 93 71 03 	sts	0x0371, r31
    1256:	e0 93 70 03 	sts	0x0370, r30
    125a:	20 97       	sbiw	r28, 0x00	; 0
    125c:	c9 f0       	breq	.+50     	; 0x1290 <fdevopen+0x88>
    125e:	d1 87       	std	Z+9, r29	; 0x09
    1260:	c0 87       	std	Z+8, r28	; 0x08
    1262:	83 81       	ldd	r24, Z+3	; 0x03
    1264:	82 60       	ori	r24, 0x02	; 2
    1266:	83 83       	std	Z+3, r24	; 0x03
    1268:	80 91 72 03 	lds	r24, 0x0372
    126c:	90 91 73 03 	lds	r25, 0x0373
    1270:	89 2b       	or	r24, r25
    1272:	71 f4       	brne	.+28     	; 0x1290 <fdevopen+0x88>
    1274:	f0 93 73 03 	sts	0x0373, r31
    1278:	e0 93 72 03 	sts	0x0372, r30
    127c:	80 91 74 03 	lds	r24, 0x0374
    1280:	90 91 75 03 	lds	r25, 0x0375
    1284:	89 2b       	or	r24, r25
    1286:	21 f4       	brne	.+8      	; 0x1290 <fdevopen+0x88>
    1288:	f0 93 75 03 	sts	0x0375, r31
    128c:	e0 93 74 03 	sts	0x0374, r30
    1290:	cf 01       	movw	r24, r30
    1292:	df 91       	pop	r29
    1294:	cf 91       	pop	r28
    1296:	1f 91       	pop	r17
    1298:	0f 91       	pop	r16
    129a:	08 95       	ret

0000129c <printf>:
    129c:	cf 93       	push	r28
    129e:	df 93       	push	r29
    12a0:	cd b7       	in	r28, 0x3d	; 61
    12a2:	de b7       	in	r29, 0x3e	; 62
    12a4:	fe 01       	movw	r30, r28
    12a6:	36 96       	adiw	r30, 0x06	; 6
    12a8:	61 91       	ld	r22, Z+
    12aa:	71 91       	ld	r23, Z+
    12ac:	af 01       	movw	r20, r30
    12ae:	80 91 72 03 	lds	r24, 0x0372
    12b2:	90 91 73 03 	lds	r25, 0x0373
    12b6:	30 d0       	rcall	.+96     	; 0x1318 <vfprintf>
    12b8:	df 91       	pop	r29
    12ba:	cf 91       	pop	r28
    12bc:	08 95       	ret

000012be <puts>:
    12be:	0f 93       	push	r16
    12c0:	1f 93       	push	r17
    12c2:	cf 93       	push	r28
    12c4:	df 93       	push	r29
    12c6:	e0 91 72 03 	lds	r30, 0x0372
    12ca:	f0 91 73 03 	lds	r31, 0x0373
    12ce:	23 81       	ldd	r18, Z+3	; 0x03
    12d0:	21 ff       	sbrs	r18, 1
    12d2:	1b c0       	rjmp	.+54     	; 0x130a <puts+0x4c>
    12d4:	ec 01       	movw	r28, r24
    12d6:	00 e0       	ldi	r16, 0x00	; 0
    12d8:	10 e0       	ldi	r17, 0x00	; 0
    12da:	89 91       	ld	r24, Y+
    12dc:	60 91 72 03 	lds	r22, 0x0372
    12e0:	70 91 73 03 	lds	r23, 0x0373
    12e4:	db 01       	movw	r26, r22
    12e6:	18 96       	adiw	r26, 0x08	; 8
    12e8:	ed 91       	ld	r30, X+
    12ea:	fc 91       	ld	r31, X
    12ec:	19 97       	sbiw	r26, 0x09	; 9
    12ee:	88 23       	and	r24, r24
    12f0:	31 f0       	breq	.+12     	; 0x12fe <puts+0x40>
    12f2:	19 95       	eicall
    12f4:	89 2b       	or	r24, r25
    12f6:	89 f3       	breq	.-30     	; 0x12da <puts+0x1c>
    12f8:	0f ef       	ldi	r16, 0xFF	; 255
    12fa:	1f ef       	ldi	r17, 0xFF	; 255
    12fc:	ee cf       	rjmp	.-36     	; 0x12da <puts+0x1c>
    12fe:	8a e0       	ldi	r24, 0x0A	; 10
    1300:	19 95       	eicall
    1302:	89 2b       	or	r24, r25
    1304:	11 f4       	brne	.+4      	; 0x130a <puts+0x4c>
    1306:	c8 01       	movw	r24, r16
    1308:	02 c0       	rjmp	.+4      	; 0x130e <puts+0x50>
    130a:	8f ef       	ldi	r24, 0xFF	; 255
    130c:	9f ef       	ldi	r25, 0xFF	; 255
    130e:	df 91       	pop	r29
    1310:	cf 91       	pop	r28
    1312:	1f 91       	pop	r17
    1314:	0f 91       	pop	r16
    1316:	08 95       	ret

00001318 <vfprintf>:
    1318:	2f 92       	push	r2
    131a:	3f 92       	push	r3
    131c:	4f 92       	push	r4
    131e:	5f 92       	push	r5
    1320:	6f 92       	push	r6
    1322:	7f 92       	push	r7
    1324:	8f 92       	push	r8
    1326:	9f 92       	push	r9
    1328:	af 92       	push	r10
    132a:	bf 92       	push	r11
    132c:	cf 92       	push	r12
    132e:	df 92       	push	r13
    1330:	ef 92       	push	r14
    1332:	ff 92       	push	r15
    1334:	0f 93       	push	r16
    1336:	1f 93       	push	r17
    1338:	cf 93       	push	r28
    133a:	df 93       	push	r29
    133c:	cd b7       	in	r28, 0x3d	; 61
    133e:	de b7       	in	r29, 0x3e	; 62
    1340:	2c 97       	sbiw	r28, 0x0c	; 12
    1342:	0f b6       	in	r0, 0x3f	; 63
    1344:	f8 94       	cli
    1346:	de bf       	out	0x3e, r29	; 62
    1348:	0f be       	out	0x3f, r0	; 63
    134a:	cd bf       	out	0x3d, r28	; 61
    134c:	7c 01       	movw	r14, r24
    134e:	6b 01       	movw	r12, r22
    1350:	8a 01       	movw	r16, r20
    1352:	fc 01       	movw	r30, r24
    1354:	17 82       	std	Z+7, r1	; 0x07
    1356:	16 82       	std	Z+6, r1	; 0x06
    1358:	83 81       	ldd	r24, Z+3	; 0x03
    135a:	81 ff       	sbrs	r24, 1
    135c:	b0 c1       	rjmp	.+864    	; 0x16be <vfprintf+0x3a6>
    135e:	ce 01       	movw	r24, r28
    1360:	01 96       	adiw	r24, 0x01	; 1
    1362:	4c 01       	movw	r8, r24
    1364:	f7 01       	movw	r30, r14
    1366:	93 81       	ldd	r25, Z+3	; 0x03
    1368:	f6 01       	movw	r30, r12
    136a:	93 fd       	sbrc	r25, 3
    136c:	85 91       	lpm	r24, Z+
    136e:	93 ff       	sbrs	r25, 3
    1370:	81 91       	ld	r24, Z+
    1372:	6f 01       	movw	r12, r30
    1374:	88 23       	and	r24, r24
    1376:	09 f4       	brne	.+2      	; 0x137a <vfprintf+0x62>
    1378:	9e c1       	rjmp	.+828    	; 0x16b6 <vfprintf+0x39e>
    137a:	85 32       	cpi	r24, 0x25	; 37
    137c:	39 f4       	brne	.+14     	; 0x138c <vfprintf+0x74>
    137e:	93 fd       	sbrc	r25, 3
    1380:	85 91       	lpm	r24, Z+
    1382:	93 ff       	sbrs	r25, 3
    1384:	81 91       	ld	r24, Z+
    1386:	6f 01       	movw	r12, r30
    1388:	85 32       	cpi	r24, 0x25	; 37
    138a:	21 f4       	brne	.+8      	; 0x1394 <vfprintf+0x7c>
    138c:	b7 01       	movw	r22, r14
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	0f d3       	rcall	.+1566   	; 0x19b0 <fputc>
    1392:	e8 cf       	rjmp	.-48     	; 0x1364 <vfprintf+0x4c>
    1394:	51 2c       	mov	r5, r1
    1396:	31 2c       	mov	r3, r1
    1398:	20 e0       	ldi	r18, 0x00	; 0
    139a:	20 32       	cpi	r18, 0x20	; 32
    139c:	a0 f4       	brcc	.+40     	; 0x13c6 <vfprintf+0xae>
    139e:	8b 32       	cpi	r24, 0x2B	; 43
    13a0:	69 f0       	breq	.+26     	; 0x13bc <vfprintf+0xa4>
    13a2:	30 f4       	brcc	.+12     	; 0x13b0 <vfprintf+0x98>
    13a4:	80 32       	cpi	r24, 0x20	; 32
    13a6:	59 f0       	breq	.+22     	; 0x13be <vfprintf+0xa6>
    13a8:	83 32       	cpi	r24, 0x23	; 35
    13aa:	69 f4       	brne	.+26     	; 0x13c6 <vfprintf+0xae>
    13ac:	20 61       	ori	r18, 0x10	; 16
    13ae:	2c c0       	rjmp	.+88     	; 0x1408 <vfprintf+0xf0>
    13b0:	8d 32       	cpi	r24, 0x2D	; 45
    13b2:	39 f0       	breq	.+14     	; 0x13c2 <vfprintf+0xaa>
    13b4:	80 33       	cpi	r24, 0x30	; 48
    13b6:	39 f4       	brne	.+14     	; 0x13c6 <vfprintf+0xae>
    13b8:	21 60       	ori	r18, 0x01	; 1
    13ba:	26 c0       	rjmp	.+76     	; 0x1408 <vfprintf+0xf0>
    13bc:	22 60       	ori	r18, 0x02	; 2
    13be:	24 60       	ori	r18, 0x04	; 4
    13c0:	23 c0       	rjmp	.+70     	; 0x1408 <vfprintf+0xf0>
    13c2:	28 60       	ori	r18, 0x08	; 8
    13c4:	21 c0       	rjmp	.+66     	; 0x1408 <vfprintf+0xf0>
    13c6:	27 fd       	sbrc	r18, 7
    13c8:	27 c0       	rjmp	.+78     	; 0x1418 <vfprintf+0x100>
    13ca:	30 ed       	ldi	r19, 0xD0	; 208
    13cc:	38 0f       	add	r19, r24
    13ce:	3a 30       	cpi	r19, 0x0A	; 10
    13d0:	78 f4       	brcc	.+30     	; 0x13f0 <vfprintf+0xd8>
    13d2:	26 ff       	sbrs	r18, 6
    13d4:	06 c0       	rjmp	.+12     	; 0x13e2 <vfprintf+0xca>
    13d6:	fa e0       	ldi	r31, 0x0A	; 10
    13d8:	5f 9e       	mul	r5, r31
    13da:	30 0d       	add	r19, r0
    13dc:	11 24       	eor	r1, r1
    13de:	53 2e       	mov	r5, r19
    13e0:	13 c0       	rjmp	.+38     	; 0x1408 <vfprintf+0xf0>
    13e2:	8a e0       	ldi	r24, 0x0A	; 10
    13e4:	38 9e       	mul	r3, r24
    13e6:	30 0d       	add	r19, r0
    13e8:	11 24       	eor	r1, r1
    13ea:	33 2e       	mov	r3, r19
    13ec:	20 62       	ori	r18, 0x20	; 32
    13ee:	0c c0       	rjmp	.+24     	; 0x1408 <vfprintf+0xf0>
    13f0:	8e 32       	cpi	r24, 0x2E	; 46
    13f2:	21 f4       	brne	.+8      	; 0x13fc <vfprintf+0xe4>
    13f4:	26 fd       	sbrc	r18, 6
    13f6:	5f c1       	rjmp	.+702    	; 0x16b6 <vfprintf+0x39e>
    13f8:	20 64       	ori	r18, 0x40	; 64
    13fa:	06 c0       	rjmp	.+12     	; 0x1408 <vfprintf+0xf0>
    13fc:	8c 36       	cpi	r24, 0x6C	; 108
    13fe:	11 f4       	brne	.+4      	; 0x1404 <vfprintf+0xec>
    1400:	20 68       	ori	r18, 0x80	; 128
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <vfprintf+0xf0>
    1404:	88 36       	cpi	r24, 0x68	; 104
    1406:	41 f4       	brne	.+16     	; 0x1418 <vfprintf+0x100>
    1408:	f6 01       	movw	r30, r12
    140a:	93 fd       	sbrc	r25, 3
    140c:	85 91       	lpm	r24, Z+
    140e:	93 ff       	sbrs	r25, 3
    1410:	81 91       	ld	r24, Z+
    1412:	6f 01       	movw	r12, r30
    1414:	81 11       	cpse	r24, r1
    1416:	c1 cf       	rjmp	.-126    	; 0x139a <vfprintf+0x82>
    1418:	98 2f       	mov	r25, r24
    141a:	9f 7d       	andi	r25, 0xDF	; 223
    141c:	95 54       	subi	r25, 0x45	; 69
    141e:	93 30       	cpi	r25, 0x03	; 3
    1420:	28 f4       	brcc	.+10     	; 0x142c <vfprintf+0x114>
    1422:	0c 5f       	subi	r16, 0xFC	; 252
    1424:	1f 4f       	sbci	r17, 0xFF	; 255
    1426:	ff e3       	ldi	r31, 0x3F	; 63
    1428:	f9 83       	std	Y+1, r31	; 0x01
    142a:	0d c0       	rjmp	.+26     	; 0x1446 <vfprintf+0x12e>
    142c:	83 36       	cpi	r24, 0x63	; 99
    142e:	31 f0       	breq	.+12     	; 0x143c <vfprintf+0x124>
    1430:	83 37       	cpi	r24, 0x73	; 115
    1432:	71 f0       	breq	.+28     	; 0x1450 <vfprintf+0x138>
    1434:	83 35       	cpi	r24, 0x53	; 83
    1436:	09 f0       	breq	.+2      	; 0x143a <vfprintf+0x122>
    1438:	57 c0       	rjmp	.+174    	; 0x14e8 <vfprintf+0x1d0>
    143a:	21 c0       	rjmp	.+66     	; 0x147e <vfprintf+0x166>
    143c:	f8 01       	movw	r30, r16
    143e:	80 81       	ld	r24, Z
    1440:	89 83       	std	Y+1, r24	; 0x01
    1442:	0e 5f       	subi	r16, 0xFE	; 254
    1444:	1f 4f       	sbci	r17, 0xFF	; 255
    1446:	44 24       	eor	r4, r4
    1448:	43 94       	inc	r4
    144a:	51 2c       	mov	r5, r1
    144c:	54 01       	movw	r10, r8
    144e:	14 c0       	rjmp	.+40     	; 0x1478 <vfprintf+0x160>
    1450:	38 01       	movw	r6, r16
    1452:	f2 e0       	ldi	r31, 0x02	; 2
    1454:	6f 0e       	add	r6, r31
    1456:	71 1c       	adc	r7, r1
    1458:	f8 01       	movw	r30, r16
    145a:	a0 80       	ld	r10, Z
    145c:	b1 80       	ldd	r11, Z+1	; 0x01
    145e:	26 ff       	sbrs	r18, 6
    1460:	03 c0       	rjmp	.+6      	; 0x1468 <vfprintf+0x150>
    1462:	65 2d       	mov	r22, r5
    1464:	70 e0       	ldi	r23, 0x00	; 0
    1466:	02 c0       	rjmp	.+4      	; 0x146c <vfprintf+0x154>
    1468:	6f ef       	ldi	r22, 0xFF	; 255
    146a:	7f ef       	ldi	r23, 0xFF	; 255
    146c:	c5 01       	movw	r24, r10
    146e:	2c 87       	std	Y+12, r18	; 0x0c
    1470:	94 d2       	rcall	.+1320   	; 0x199a <strnlen>
    1472:	2c 01       	movw	r4, r24
    1474:	83 01       	movw	r16, r6
    1476:	2c 85       	ldd	r18, Y+12	; 0x0c
    1478:	2f 77       	andi	r18, 0x7F	; 127
    147a:	22 2e       	mov	r2, r18
    147c:	16 c0       	rjmp	.+44     	; 0x14aa <vfprintf+0x192>
    147e:	38 01       	movw	r6, r16
    1480:	f2 e0       	ldi	r31, 0x02	; 2
    1482:	6f 0e       	add	r6, r31
    1484:	71 1c       	adc	r7, r1
    1486:	f8 01       	movw	r30, r16
    1488:	a0 80       	ld	r10, Z
    148a:	b1 80       	ldd	r11, Z+1	; 0x01
    148c:	26 ff       	sbrs	r18, 6
    148e:	03 c0       	rjmp	.+6      	; 0x1496 <vfprintf+0x17e>
    1490:	65 2d       	mov	r22, r5
    1492:	70 e0       	ldi	r23, 0x00	; 0
    1494:	02 c0       	rjmp	.+4      	; 0x149a <vfprintf+0x182>
    1496:	6f ef       	ldi	r22, 0xFF	; 255
    1498:	7f ef       	ldi	r23, 0xFF	; 255
    149a:	c5 01       	movw	r24, r10
    149c:	2c 87       	std	Y+12, r18	; 0x0c
    149e:	6b d2       	rcall	.+1238   	; 0x1976 <strnlen_P>
    14a0:	2c 01       	movw	r4, r24
    14a2:	2c 85       	ldd	r18, Y+12	; 0x0c
    14a4:	20 68       	ori	r18, 0x80	; 128
    14a6:	22 2e       	mov	r2, r18
    14a8:	83 01       	movw	r16, r6
    14aa:	23 fc       	sbrc	r2, 3
    14ac:	19 c0       	rjmp	.+50     	; 0x14e0 <vfprintf+0x1c8>
    14ae:	83 2d       	mov	r24, r3
    14b0:	90 e0       	ldi	r25, 0x00	; 0
    14b2:	48 16       	cp	r4, r24
    14b4:	59 06       	cpc	r5, r25
    14b6:	a0 f4       	brcc	.+40     	; 0x14e0 <vfprintf+0x1c8>
    14b8:	b7 01       	movw	r22, r14
    14ba:	80 e2       	ldi	r24, 0x20	; 32
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	78 d2       	rcall	.+1264   	; 0x19b0 <fputc>
    14c0:	3a 94       	dec	r3
    14c2:	f5 cf       	rjmp	.-22     	; 0x14ae <vfprintf+0x196>
    14c4:	f5 01       	movw	r30, r10
    14c6:	27 fc       	sbrc	r2, 7
    14c8:	85 91       	lpm	r24, Z+
    14ca:	27 fe       	sbrs	r2, 7
    14cc:	81 91       	ld	r24, Z+
    14ce:	5f 01       	movw	r10, r30
    14d0:	b7 01       	movw	r22, r14
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	6d d2       	rcall	.+1242   	; 0x19b0 <fputc>
    14d6:	31 10       	cpse	r3, r1
    14d8:	3a 94       	dec	r3
    14da:	f1 e0       	ldi	r31, 0x01	; 1
    14dc:	4f 1a       	sub	r4, r31
    14de:	51 08       	sbc	r5, r1
    14e0:	41 14       	cp	r4, r1
    14e2:	51 04       	cpc	r5, r1
    14e4:	79 f7       	brne	.-34     	; 0x14c4 <vfprintf+0x1ac>
    14e6:	de c0       	rjmp	.+444    	; 0x16a4 <vfprintf+0x38c>
    14e8:	84 36       	cpi	r24, 0x64	; 100
    14ea:	11 f0       	breq	.+4      	; 0x14f0 <vfprintf+0x1d8>
    14ec:	89 36       	cpi	r24, 0x69	; 105
    14ee:	31 f5       	brne	.+76     	; 0x153c <vfprintf+0x224>
    14f0:	f8 01       	movw	r30, r16
    14f2:	27 ff       	sbrs	r18, 7
    14f4:	07 c0       	rjmp	.+14     	; 0x1504 <vfprintf+0x1ec>
    14f6:	60 81       	ld	r22, Z
    14f8:	71 81       	ldd	r23, Z+1	; 0x01
    14fa:	82 81       	ldd	r24, Z+2	; 0x02
    14fc:	93 81       	ldd	r25, Z+3	; 0x03
    14fe:	0c 5f       	subi	r16, 0xFC	; 252
    1500:	1f 4f       	sbci	r17, 0xFF	; 255
    1502:	08 c0       	rjmp	.+16     	; 0x1514 <vfprintf+0x1fc>
    1504:	60 81       	ld	r22, Z
    1506:	71 81       	ldd	r23, Z+1	; 0x01
    1508:	88 27       	eor	r24, r24
    150a:	77 fd       	sbrc	r23, 7
    150c:	80 95       	com	r24
    150e:	98 2f       	mov	r25, r24
    1510:	0e 5f       	subi	r16, 0xFE	; 254
    1512:	1f 4f       	sbci	r17, 0xFF	; 255
    1514:	2f 76       	andi	r18, 0x6F	; 111
    1516:	b2 2e       	mov	r11, r18
    1518:	97 ff       	sbrs	r25, 7
    151a:	09 c0       	rjmp	.+18     	; 0x152e <vfprintf+0x216>
    151c:	90 95       	com	r25
    151e:	80 95       	com	r24
    1520:	70 95       	com	r23
    1522:	61 95       	neg	r22
    1524:	7f 4f       	sbci	r23, 0xFF	; 255
    1526:	8f 4f       	sbci	r24, 0xFF	; 255
    1528:	9f 4f       	sbci	r25, 0xFF	; 255
    152a:	20 68       	ori	r18, 0x80	; 128
    152c:	b2 2e       	mov	r11, r18
    152e:	2a e0       	ldi	r18, 0x0A	; 10
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	a4 01       	movw	r20, r8
    1534:	6f d2       	rcall	.+1246   	; 0x1a14 <__ultoa_invert>
    1536:	a8 2e       	mov	r10, r24
    1538:	a8 18       	sub	r10, r8
    153a:	43 c0       	rjmp	.+134    	; 0x15c2 <vfprintf+0x2aa>
    153c:	85 37       	cpi	r24, 0x75	; 117
    153e:	29 f4       	brne	.+10     	; 0x154a <vfprintf+0x232>
    1540:	2f 7e       	andi	r18, 0xEF	; 239
    1542:	b2 2e       	mov	r11, r18
    1544:	2a e0       	ldi	r18, 0x0A	; 10
    1546:	30 e0       	ldi	r19, 0x00	; 0
    1548:	25 c0       	rjmp	.+74     	; 0x1594 <vfprintf+0x27c>
    154a:	f2 2f       	mov	r31, r18
    154c:	f9 7f       	andi	r31, 0xF9	; 249
    154e:	bf 2e       	mov	r11, r31
    1550:	8f 36       	cpi	r24, 0x6F	; 111
    1552:	c1 f0       	breq	.+48     	; 0x1584 <vfprintf+0x26c>
    1554:	18 f4       	brcc	.+6      	; 0x155c <vfprintf+0x244>
    1556:	88 35       	cpi	r24, 0x58	; 88
    1558:	79 f0       	breq	.+30     	; 0x1578 <vfprintf+0x260>
    155a:	ad c0       	rjmp	.+346    	; 0x16b6 <vfprintf+0x39e>
    155c:	80 37       	cpi	r24, 0x70	; 112
    155e:	19 f0       	breq	.+6      	; 0x1566 <vfprintf+0x24e>
    1560:	88 37       	cpi	r24, 0x78	; 120
    1562:	21 f0       	breq	.+8      	; 0x156c <vfprintf+0x254>
    1564:	a8 c0       	rjmp	.+336    	; 0x16b6 <vfprintf+0x39e>
    1566:	2f 2f       	mov	r18, r31
    1568:	20 61       	ori	r18, 0x10	; 16
    156a:	b2 2e       	mov	r11, r18
    156c:	b4 fe       	sbrs	r11, 4
    156e:	0d c0       	rjmp	.+26     	; 0x158a <vfprintf+0x272>
    1570:	8b 2d       	mov	r24, r11
    1572:	84 60       	ori	r24, 0x04	; 4
    1574:	b8 2e       	mov	r11, r24
    1576:	09 c0       	rjmp	.+18     	; 0x158a <vfprintf+0x272>
    1578:	24 ff       	sbrs	r18, 4
    157a:	0a c0       	rjmp	.+20     	; 0x1590 <vfprintf+0x278>
    157c:	9f 2f       	mov	r25, r31
    157e:	96 60       	ori	r25, 0x06	; 6
    1580:	b9 2e       	mov	r11, r25
    1582:	06 c0       	rjmp	.+12     	; 0x1590 <vfprintf+0x278>
    1584:	28 e0       	ldi	r18, 0x08	; 8
    1586:	30 e0       	ldi	r19, 0x00	; 0
    1588:	05 c0       	rjmp	.+10     	; 0x1594 <vfprintf+0x27c>
    158a:	20 e1       	ldi	r18, 0x10	; 16
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	02 c0       	rjmp	.+4      	; 0x1594 <vfprintf+0x27c>
    1590:	20 e1       	ldi	r18, 0x10	; 16
    1592:	32 e0       	ldi	r19, 0x02	; 2
    1594:	f8 01       	movw	r30, r16
    1596:	b7 fe       	sbrs	r11, 7
    1598:	07 c0       	rjmp	.+14     	; 0x15a8 <vfprintf+0x290>
    159a:	60 81       	ld	r22, Z
    159c:	71 81       	ldd	r23, Z+1	; 0x01
    159e:	82 81       	ldd	r24, Z+2	; 0x02
    15a0:	93 81       	ldd	r25, Z+3	; 0x03
    15a2:	0c 5f       	subi	r16, 0xFC	; 252
    15a4:	1f 4f       	sbci	r17, 0xFF	; 255
    15a6:	06 c0       	rjmp	.+12     	; 0x15b4 <vfprintf+0x29c>
    15a8:	60 81       	ld	r22, Z
    15aa:	71 81       	ldd	r23, Z+1	; 0x01
    15ac:	80 e0       	ldi	r24, 0x00	; 0
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	0e 5f       	subi	r16, 0xFE	; 254
    15b2:	1f 4f       	sbci	r17, 0xFF	; 255
    15b4:	a4 01       	movw	r20, r8
    15b6:	2e d2       	rcall	.+1116   	; 0x1a14 <__ultoa_invert>
    15b8:	a8 2e       	mov	r10, r24
    15ba:	a8 18       	sub	r10, r8
    15bc:	fb 2d       	mov	r31, r11
    15be:	ff 77       	andi	r31, 0x7F	; 127
    15c0:	bf 2e       	mov	r11, r31
    15c2:	b6 fe       	sbrs	r11, 6
    15c4:	0b c0       	rjmp	.+22     	; 0x15dc <vfprintf+0x2c4>
    15c6:	2b 2d       	mov	r18, r11
    15c8:	2e 7f       	andi	r18, 0xFE	; 254
    15ca:	a5 14       	cp	r10, r5
    15cc:	50 f4       	brcc	.+20     	; 0x15e2 <vfprintf+0x2ca>
    15ce:	b4 fe       	sbrs	r11, 4
    15d0:	0a c0       	rjmp	.+20     	; 0x15e6 <vfprintf+0x2ce>
    15d2:	b2 fc       	sbrc	r11, 2
    15d4:	08 c0       	rjmp	.+16     	; 0x15e6 <vfprintf+0x2ce>
    15d6:	2b 2d       	mov	r18, r11
    15d8:	2e 7e       	andi	r18, 0xEE	; 238
    15da:	05 c0       	rjmp	.+10     	; 0x15e6 <vfprintf+0x2ce>
    15dc:	7a 2c       	mov	r7, r10
    15de:	2b 2d       	mov	r18, r11
    15e0:	03 c0       	rjmp	.+6      	; 0x15e8 <vfprintf+0x2d0>
    15e2:	7a 2c       	mov	r7, r10
    15e4:	01 c0       	rjmp	.+2      	; 0x15e8 <vfprintf+0x2d0>
    15e6:	75 2c       	mov	r7, r5
    15e8:	24 ff       	sbrs	r18, 4
    15ea:	0d c0       	rjmp	.+26     	; 0x1606 <vfprintf+0x2ee>
    15ec:	fe 01       	movw	r30, r28
    15ee:	ea 0d       	add	r30, r10
    15f0:	f1 1d       	adc	r31, r1
    15f2:	80 81       	ld	r24, Z
    15f4:	80 33       	cpi	r24, 0x30	; 48
    15f6:	11 f4       	brne	.+4      	; 0x15fc <vfprintf+0x2e4>
    15f8:	29 7e       	andi	r18, 0xE9	; 233
    15fa:	09 c0       	rjmp	.+18     	; 0x160e <vfprintf+0x2f6>
    15fc:	22 ff       	sbrs	r18, 2
    15fe:	06 c0       	rjmp	.+12     	; 0x160c <vfprintf+0x2f4>
    1600:	73 94       	inc	r7
    1602:	73 94       	inc	r7
    1604:	04 c0       	rjmp	.+8      	; 0x160e <vfprintf+0x2f6>
    1606:	82 2f       	mov	r24, r18
    1608:	86 78       	andi	r24, 0x86	; 134
    160a:	09 f0       	breq	.+2      	; 0x160e <vfprintf+0x2f6>
    160c:	73 94       	inc	r7
    160e:	23 fd       	sbrc	r18, 3
    1610:	12 c0       	rjmp	.+36     	; 0x1636 <vfprintf+0x31e>
    1612:	20 ff       	sbrs	r18, 0
    1614:	06 c0       	rjmp	.+12     	; 0x1622 <vfprintf+0x30a>
    1616:	5a 2c       	mov	r5, r10
    1618:	73 14       	cp	r7, r3
    161a:	18 f4       	brcc	.+6      	; 0x1622 <vfprintf+0x30a>
    161c:	53 0c       	add	r5, r3
    161e:	57 18       	sub	r5, r7
    1620:	73 2c       	mov	r7, r3
    1622:	73 14       	cp	r7, r3
    1624:	60 f4       	brcc	.+24     	; 0x163e <vfprintf+0x326>
    1626:	b7 01       	movw	r22, r14
    1628:	80 e2       	ldi	r24, 0x20	; 32
    162a:	90 e0       	ldi	r25, 0x00	; 0
    162c:	2c 87       	std	Y+12, r18	; 0x0c
    162e:	c0 d1       	rcall	.+896    	; 0x19b0 <fputc>
    1630:	73 94       	inc	r7
    1632:	2c 85       	ldd	r18, Y+12	; 0x0c
    1634:	f6 cf       	rjmp	.-20     	; 0x1622 <vfprintf+0x30a>
    1636:	73 14       	cp	r7, r3
    1638:	10 f4       	brcc	.+4      	; 0x163e <vfprintf+0x326>
    163a:	37 18       	sub	r3, r7
    163c:	01 c0       	rjmp	.+2      	; 0x1640 <vfprintf+0x328>
    163e:	31 2c       	mov	r3, r1
    1640:	24 ff       	sbrs	r18, 4
    1642:	11 c0       	rjmp	.+34     	; 0x1666 <vfprintf+0x34e>
    1644:	b7 01       	movw	r22, r14
    1646:	80 e3       	ldi	r24, 0x30	; 48
    1648:	90 e0       	ldi	r25, 0x00	; 0
    164a:	2c 87       	std	Y+12, r18	; 0x0c
    164c:	b1 d1       	rcall	.+866    	; 0x19b0 <fputc>
    164e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1650:	22 ff       	sbrs	r18, 2
    1652:	16 c0       	rjmp	.+44     	; 0x1680 <vfprintf+0x368>
    1654:	21 ff       	sbrs	r18, 1
    1656:	03 c0       	rjmp	.+6      	; 0x165e <vfprintf+0x346>
    1658:	88 e5       	ldi	r24, 0x58	; 88
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <vfprintf+0x34a>
    165e:	88 e7       	ldi	r24, 0x78	; 120
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	b7 01       	movw	r22, r14
    1664:	0c c0       	rjmp	.+24     	; 0x167e <vfprintf+0x366>
    1666:	82 2f       	mov	r24, r18
    1668:	86 78       	andi	r24, 0x86	; 134
    166a:	51 f0       	breq	.+20     	; 0x1680 <vfprintf+0x368>
    166c:	21 fd       	sbrc	r18, 1
    166e:	02 c0       	rjmp	.+4      	; 0x1674 <vfprintf+0x35c>
    1670:	80 e2       	ldi	r24, 0x20	; 32
    1672:	01 c0       	rjmp	.+2      	; 0x1676 <vfprintf+0x35e>
    1674:	8b e2       	ldi	r24, 0x2B	; 43
    1676:	27 fd       	sbrc	r18, 7
    1678:	8d e2       	ldi	r24, 0x2D	; 45
    167a:	b7 01       	movw	r22, r14
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	98 d1       	rcall	.+816    	; 0x19b0 <fputc>
    1680:	a5 14       	cp	r10, r5
    1682:	30 f4       	brcc	.+12     	; 0x1690 <vfprintf+0x378>
    1684:	b7 01       	movw	r22, r14
    1686:	80 e3       	ldi	r24, 0x30	; 48
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	92 d1       	rcall	.+804    	; 0x19b0 <fputc>
    168c:	5a 94       	dec	r5
    168e:	f8 cf       	rjmp	.-16     	; 0x1680 <vfprintf+0x368>
    1690:	aa 94       	dec	r10
    1692:	f4 01       	movw	r30, r8
    1694:	ea 0d       	add	r30, r10
    1696:	f1 1d       	adc	r31, r1
    1698:	80 81       	ld	r24, Z
    169a:	b7 01       	movw	r22, r14
    169c:	90 e0       	ldi	r25, 0x00	; 0
    169e:	88 d1       	rcall	.+784    	; 0x19b0 <fputc>
    16a0:	a1 10       	cpse	r10, r1
    16a2:	f6 cf       	rjmp	.-20     	; 0x1690 <vfprintf+0x378>
    16a4:	33 20       	and	r3, r3
    16a6:	09 f4       	brne	.+2      	; 0x16aa <vfprintf+0x392>
    16a8:	5d ce       	rjmp	.-838    	; 0x1364 <vfprintf+0x4c>
    16aa:	b7 01       	movw	r22, r14
    16ac:	80 e2       	ldi	r24, 0x20	; 32
    16ae:	90 e0       	ldi	r25, 0x00	; 0
    16b0:	7f d1       	rcall	.+766    	; 0x19b0 <fputc>
    16b2:	3a 94       	dec	r3
    16b4:	f7 cf       	rjmp	.-18     	; 0x16a4 <vfprintf+0x38c>
    16b6:	f7 01       	movw	r30, r14
    16b8:	86 81       	ldd	r24, Z+6	; 0x06
    16ba:	97 81       	ldd	r25, Z+7	; 0x07
    16bc:	02 c0       	rjmp	.+4      	; 0x16c2 <vfprintf+0x3aa>
    16be:	8f ef       	ldi	r24, 0xFF	; 255
    16c0:	9f ef       	ldi	r25, 0xFF	; 255
    16c2:	2c 96       	adiw	r28, 0x0c	; 12
    16c4:	0f b6       	in	r0, 0x3f	; 63
    16c6:	f8 94       	cli
    16c8:	de bf       	out	0x3e, r29	; 62
    16ca:	0f be       	out	0x3f, r0	; 63
    16cc:	cd bf       	out	0x3d, r28	; 61
    16ce:	df 91       	pop	r29
    16d0:	cf 91       	pop	r28
    16d2:	1f 91       	pop	r17
    16d4:	0f 91       	pop	r16
    16d6:	ff 90       	pop	r15
    16d8:	ef 90       	pop	r14
    16da:	df 90       	pop	r13
    16dc:	cf 90       	pop	r12
    16de:	bf 90       	pop	r11
    16e0:	af 90       	pop	r10
    16e2:	9f 90       	pop	r9
    16e4:	8f 90       	pop	r8
    16e6:	7f 90       	pop	r7
    16e8:	6f 90       	pop	r6
    16ea:	5f 90       	pop	r5
    16ec:	4f 90       	pop	r4
    16ee:	3f 90       	pop	r3
    16f0:	2f 90       	pop	r2
    16f2:	08 95       	ret

000016f4 <calloc>:
    16f4:	0f 93       	push	r16
    16f6:	1f 93       	push	r17
    16f8:	cf 93       	push	r28
    16fa:	df 93       	push	r29
    16fc:	86 9f       	mul	r24, r22
    16fe:	80 01       	movw	r16, r0
    1700:	87 9f       	mul	r24, r23
    1702:	10 0d       	add	r17, r0
    1704:	96 9f       	mul	r25, r22
    1706:	10 0d       	add	r17, r0
    1708:	11 24       	eor	r1, r1
    170a:	c8 01       	movw	r24, r16
    170c:	0d d0       	rcall	.+26     	; 0x1728 <malloc>
    170e:	ec 01       	movw	r28, r24
    1710:	00 97       	sbiw	r24, 0x00	; 0
    1712:	21 f0       	breq	.+8      	; 0x171c <calloc+0x28>
    1714:	a8 01       	movw	r20, r16
    1716:	60 e0       	ldi	r22, 0x00	; 0
    1718:	70 e0       	ldi	r23, 0x00	; 0
    171a:	38 d1       	rcall	.+624    	; 0x198c <memset>
    171c:	ce 01       	movw	r24, r28
    171e:	df 91       	pop	r29
    1720:	cf 91       	pop	r28
    1722:	1f 91       	pop	r17
    1724:	0f 91       	pop	r16
    1726:	08 95       	ret

00001728 <malloc>:
    1728:	cf 93       	push	r28
    172a:	df 93       	push	r29
    172c:	82 30       	cpi	r24, 0x02	; 2
    172e:	91 05       	cpc	r25, r1
    1730:	10 f4       	brcc	.+4      	; 0x1736 <malloc+0xe>
    1732:	82 e0       	ldi	r24, 0x02	; 2
    1734:	90 e0       	ldi	r25, 0x00	; 0
    1736:	e0 91 78 03 	lds	r30, 0x0378
    173a:	f0 91 79 03 	lds	r31, 0x0379
    173e:	20 e0       	ldi	r18, 0x00	; 0
    1740:	30 e0       	ldi	r19, 0x00	; 0
    1742:	a0 e0       	ldi	r26, 0x00	; 0
    1744:	b0 e0       	ldi	r27, 0x00	; 0
    1746:	30 97       	sbiw	r30, 0x00	; 0
    1748:	39 f1       	breq	.+78     	; 0x1798 <malloc+0x70>
    174a:	40 81       	ld	r20, Z
    174c:	51 81       	ldd	r21, Z+1	; 0x01
    174e:	48 17       	cp	r20, r24
    1750:	59 07       	cpc	r21, r25
    1752:	b8 f0       	brcs	.+46     	; 0x1782 <malloc+0x5a>
    1754:	48 17       	cp	r20, r24
    1756:	59 07       	cpc	r21, r25
    1758:	71 f4       	brne	.+28     	; 0x1776 <malloc+0x4e>
    175a:	82 81       	ldd	r24, Z+2	; 0x02
    175c:	93 81       	ldd	r25, Z+3	; 0x03
    175e:	10 97       	sbiw	r26, 0x00	; 0
    1760:	29 f0       	breq	.+10     	; 0x176c <malloc+0x44>
    1762:	13 96       	adiw	r26, 0x03	; 3
    1764:	9c 93       	st	X, r25
    1766:	8e 93       	st	-X, r24
    1768:	12 97       	sbiw	r26, 0x02	; 2
    176a:	2c c0       	rjmp	.+88     	; 0x17c4 <malloc+0x9c>
    176c:	90 93 79 03 	sts	0x0379, r25
    1770:	80 93 78 03 	sts	0x0378, r24
    1774:	27 c0       	rjmp	.+78     	; 0x17c4 <malloc+0x9c>
    1776:	21 15       	cp	r18, r1
    1778:	31 05       	cpc	r19, r1
    177a:	31 f0       	breq	.+12     	; 0x1788 <malloc+0x60>
    177c:	42 17       	cp	r20, r18
    177e:	53 07       	cpc	r21, r19
    1780:	18 f0       	brcs	.+6      	; 0x1788 <malloc+0x60>
    1782:	a9 01       	movw	r20, r18
    1784:	db 01       	movw	r26, r22
    1786:	01 c0       	rjmp	.+2      	; 0x178a <malloc+0x62>
    1788:	ef 01       	movw	r28, r30
    178a:	9a 01       	movw	r18, r20
    178c:	bd 01       	movw	r22, r26
    178e:	df 01       	movw	r26, r30
    1790:	02 80       	ldd	r0, Z+2	; 0x02
    1792:	f3 81       	ldd	r31, Z+3	; 0x03
    1794:	e0 2d       	mov	r30, r0
    1796:	d7 cf       	rjmp	.-82     	; 0x1746 <malloc+0x1e>
    1798:	21 15       	cp	r18, r1
    179a:	31 05       	cpc	r19, r1
    179c:	f9 f0       	breq	.+62     	; 0x17dc <malloc+0xb4>
    179e:	28 1b       	sub	r18, r24
    17a0:	39 0b       	sbc	r19, r25
    17a2:	24 30       	cpi	r18, 0x04	; 4
    17a4:	31 05       	cpc	r19, r1
    17a6:	80 f4       	brcc	.+32     	; 0x17c8 <malloc+0xa0>
    17a8:	8a 81       	ldd	r24, Y+2	; 0x02
    17aa:	9b 81       	ldd	r25, Y+3	; 0x03
    17ac:	61 15       	cp	r22, r1
    17ae:	71 05       	cpc	r23, r1
    17b0:	21 f0       	breq	.+8      	; 0x17ba <malloc+0x92>
    17b2:	fb 01       	movw	r30, r22
    17b4:	93 83       	std	Z+3, r25	; 0x03
    17b6:	82 83       	std	Z+2, r24	; 0x02
    17b8:	04 c0       	rjmp	.+8      	; 0x17c2 <malloc+0x9a>
    17ba:	90 93 79 03 	sts	0x0379, r25
    17be:	80 93 78 03 	sts	0x0378, r24
    17c2:	fe 01       	movw	r30, r28
    17c4:	32 96       	adiw	r30, 0x02	; 2
    17c6:	44 c0       	rjmp	.+136    	; 0x1850 <malloc+0x128>
    17c8:	fe 01       	movw	r30, r28
    17ca:	e2 0f       	add	r30, r18
    17cc:	f3 1f       	adc	r31, r19
    17ce:	81 93       	st	Z+, r24
    17d0:	91 93       	st	Z+, r25
    17d2:	22 50       	subi	r18, 0x02	; 2
    17d4:	31 09       	sbc	r19, r1
    17d6:	39 83       	std	Y+1, r19	; 0x01
    17d8:	28 83       	st	Y, r18
    17da:	3a c0       	rjmp	.+116    	; 0x1850 <malloc+0x128>
    17dc:	20 91 76 03 	lds	r18, 0x0376
    17e0:	30 91 77 03 	lds	r19, 0x0377
    17e4:	23 2b       	or	r18, r19
    17e6:	41 f4       	brne	.+16     	; 0x17f8 <malloc+0xd0>
    17e8:	20 91 02 02 	lds	r18, 0x0202
    17ec:	30 91 03 02 	lds	r19, 0x0203
    17f0:	30 93 77 03 	sts	0x0377, r19
    17f4:	20 93 76 03 	sts	0x0376, r18
    17f8:	20 91 00 02 	lds	r18, 0x0200
    17fc:	30 91 01 02 	lds	r19, 0x0201
    1800:	21 15       	cp	r18, r1
    1802:	31 05       	cpc	r19, r1
    1804:	41 f4       	brne	.+16     	; 0x1816 <malloc+0xee>
    1806:	2d b7       	in	r18, 0x3d	; 61
    1808:	3e b7       	in	r19, 0x3e	; 62
    180a:	40 91 04 02 	lds	r20, 0x0204
    180e:	50 91 05 02 	lds	r21, 0x0205
    1812:	24 1b       	sub	r18, r20
    1814:	35 0b       	sbc	r19, r21
    1816:	e0 91 76 03 	lds	r30, 0x0376
    181a:	f0 91 77 03 	lds	r31, 0x0377
    181e:	e2 17       	cp	r30, r18
    1820:	f3 07       	cpc	r31, r19
    1822:	a0 f4       	brcc	.+40     	; 0x184c <malloc+0x124>
    1824:	2e 1b       	sub	r18, r30
    1826:	3f 0b       	sbc	r19, r31
    1828:	28 17       	cp	r18, r24
    182a:	39 07       	cpc	r19, r25
    182c:	78 f0       	brcs	.+30     	; 0x184c <malloc+0x124>
    182e:	ac 01       	movw	r20, r24
    1830:	4e 5f       	subi	r20, 0xFE	; 254
    1832:	5f 4f       	sbci	r21, 0xFF	; 255
    1834:	24 17       	cp	r18, r20
    1836:	35 07       	cpc	r19, r21
    1838:	48 f0       	brcs	.+18     	; 0x184c <malloc+0x124>
    183a:	4e 0f       	add	r20, r30
    183c:	5f 1f       	adc	r21, r31
    183e:	50 93 77 03 	sts	0x0377, r21
    1842:	40 93 76 03 	sts	0x0376, r20
    1846:	81 93       	st	Z+, r24
    1848:	91 93       	st	Z+, r25
    184a:	02 c0       	rjmp	.+4      	; 0x1850 <malloc+0x128>
    184c:	e0 e0       	ldi	r30, 0x00	; 0
    184e:	f0 e0       	ldi	r31, 0x00	; 0
    1850:	cf 01       	movw	r24, r30
    1852:	df 91       	pop	r29
    1854:	cf 91       	pop	r28
    1856:	08 95       	ret

00001858 <free>:
    1858:	cf 93       	push	r28
    185a:	df 93       	push	r29
    185c:	00 97       	sbiw	r24, 0x00	; 0
    185e:	09 f4       	brne	.+2      	; 0x1862 <free+0xa>
    1860:	87 c0       	rjmp	.+270    	; 0x1970 <free+0x118>
    1862:	fc 01       	movw	r30, r24
    1864:	32 97       	sbiw	r30, 0x02	; 2
    1866:	13 82       	std	Z+3, r1	; 0x03
    1868:	12 82       	std	Z+2, r1	; 0x02
    186a:	c0 91 78 03 	lds	r28, 0x0378
    186e:	d0 91 79 03 	lds	r29, 0x0379
    1872:	20 97       	sbiw	r28, 0x00	; 0
    1874:	81 f4       	brne	.+32     	; 0x1896 <free+0x3e>
    1876:	20 81       	ld	r18, Z
    1878:	31 81       	ldd	r19, Z+1	; 0x01
    187a:	28 0f       	add	r18, r24
    187c:	39 1f       	adc	r19, r25
    187e:	80 91 76 03 	lds	r24, 0x0376
    1882:	90 91 77 03 	lds	r25, 0x0377
    1886:	82 17       	cp	r24, r18
    1888:	93 07       	cpc	r25, r19
    188a:	79 f5       	brne	.+94     	; 0x18ea <free+0x92>
    188c:	f0 93 77 03 	sts	0x0377, r31
    1890:	e0 93 76 03 	sts	0x0376, r30
    1894:	6d c0       	rjmp	.+218    	; 0x1970 <free+0x118>
    1896:	de 01       	movw	r26, r28
    1898:	20 e0       	ldi	r18, 0x00	; 0
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	ae 17       	cp	r26, r30
    189e:	bf 07       	cpc	r27, r31
    18a0:	50 f4       	brcc	.+20     	; 0x18b6 <free+0x5e>
    18a2:	12 96       	adiw	r26, 0x02	; 2
    18a4:	4d 91       	ld	r20, X+
    18a6:	5c 91       	ld	r21, X
    18a8:	13 97       	sbiw	r26, 0x03	; 3
    18aa:	9d 01       	movw	r18, r26
    18ac:	41 15       	cp	r20, r1
    18ae:	51 05       	cpc	r21, r1
    18b0:	09 f1       	breq	.+66     	; 0x18f4 <free+0x9c>
    18b2:	da 01       	movw	r26, r20
    18b4:	f3 cf       	rjmp	.-26     	; 0x189c <free+0x44>
    18b6:	b3 83       	std	Z+3, r27	; 0x03
    18b8:	a2 83       	std	Z+2, r26	; 0x02
    18ba:	40 81       	ld	r20, Z
    18bc:	51 81       	ldd	r21, Z+1	; 0x01
    18be:	84 0f       	add	r24, r20
    18c0:	95 1f       	adc	r25, r21
    18c2:	8a 17       	cp	r24, r26
    18c4:	9b 07       	cpc	r25, r27
    18c6:	71 f4       	brne	.+28     	; 0x18e4 <free+0x8c>
    18c8:	8d 91       	ld	r24, X+
    18ca:	9c 91       	ld	r25, X
    18cc:	11 97       	sbiw	r26, 0x01	; 1
    18ce:	84 0f       	add	r24, r20
    18d0:	95 1f       	adc	r25, r21
    18d2:	02 96       	adiw	r24, 0x02	; 2
    18d4:	91 83       	std	Z+1, r25	; 0x01
    18d6:	80 83       	st	Z, r24
    18d8:	12 96       	adiw	r26, 0x02	; 2
    18da:	8d 91       	ld	r24, X+
    18dc:	9c 91       	ld	r25, X
    18de:	13 97       	sbiw	r26, 0x03	; 3
    18e0:	93 83       	std	Z+3, r25	; 0x03
    18e2:	82 83       	std	Z+2, r24	; 0x02
    18e4:	21 15       	cp	r18, r1
    18e6:	31 05       	cpc	r19, r1
    18e8:	29 f4       	brne	.+10     	; 0x18f4 <free+0x9c>
    18ea:	f0 93 79 03 	sts	0x0379, r31
    18ee:	e0 93 78 03 	sts	0x0378, r30
    18f2:	3e c0       	rjmp	.+124    	; 0x1970 <free+0x118>
    18f4:	d9 01       	movw	r26, r18
    18f6:	13 96       	adiw	r26, 0x03	; 3
    18f8:	fc 93       	st	X, r31
    18fa:	ee 93       	st	-X, r30
    18fc:	12 97       	sbiw	r26, 0x02	; 2
    18fe:	4d 91       	ld	r20, X+
    1900:	5d 91       	ld	r21, X+
    1902:	a4 0f       	add	r26, r20
    1904:	b5 1f       	adc	r27, r21
    1906:	ea 17       	cp	r30, r26
    1908:	fb 07       	cpc	r31, r27
    190a:	79 f4       	brne	.+30     	; 0x192a <free+0xd2>
    190c:	80 81       	ld	r24, Z
    190e:	91 81       	ldd	r25, Z+1	; 0x01
    1910:	84 0f       	add	r24, r20
    1912:	95 1f       	adc	r25, r21
    1914:	02 96       	adiw	r24, 0x02	; 2
    1916:	d9 01       	movw	r26, r18
    1918:	11 96       	adiw	r26, 0x01	; 1
    191a:	9c 93       	st	X, r25
    191c:	8e 93       	st	-X, r24
    191e:	82 81       	ldd	r24, Z+2	; 0x02
    1920:	93 81       	ldd	r25, Z+3	; 0x03
    1922:	13 96       	adiw	r26, 0x03	; 3
    1924:	9c 93       	st	X, r25
    1926:	8e 93       	st	-X, r24
    1928:	12 97       	sbiw	r26, 0x02	; 2
    192a:	e0 e0       	ldi	r30, 0x00	; 0
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	8a 81       	ldd	r24, Y+2	; 0x02
    1930:	9b 81       	ldd	r25, Y+3	; 0x03
    1932:	00 97       	sbiw	r24, 0x00	; 0
    1934:	19 f0       	breq	.+6      	; 0x193c <free+0xe4>
    1936:	fe 01       	movw	r30, r28
    1938:	ec 01       	movw	r28, r24
    193a:	f9 cf       	rjmp	.-14     	; 0x192e <free+0xd6>
    193c:	ce 01       	movw	r24, r28
    193e:	02 96       	adiw	r24, 0x02	; 2
    1940:	28 81       	ld	r18, Y
    1942:	39 81       	ldd	r19, Y+1	; 0x01
    1944:	82 0f       	add	r24, r18
    1946:	93 1f       	adc	r25, r19
    1948:	20 91 76 03 	lds	r18, 0x0376
    194c:	30 91 77 03 	lds	r19, 0x0377
    1950:	28 17       	cp	r18, r24
    1952:	39 07       	cpc	r19, r25
    1954:	69 f4       	brne	.+26     	; 0x1970 <free+0x118>
    1956:	30 97       	sbiw	r30, 0x00	; 0
    1958:	29 f4       	brne	.+10     	; 0x1964 <free+0x10c>
    195a:	10 92 79 03 	sts	0x0379, r1
    195e:	10 92 78 03 	sts	0x0378, r1
    1962:	02 c0       	rjmp	.+4      	; 0x1968 <free+0x110>
    1964:	13 82       	std	Z+3, r1	; 0x03
    1966:	12 82       	std	Z+2, r1	; 0x02
    1968:	d0 93 77 03 	sts	0x0377, r29
    196c:	c0 93 76 03 	sts	0x0376, r28
    1970:	df 91       	pop	r29
    1972:	cf 91       	pop	r28
    1974:	08 95       	ret

00001976 <strnlen_P>:
    1976:	fc 01       	movw	r30, r24
    1978:	05 90       	lpm	r0, Z+
    197a:	61 50       	subi	r22, 0x01	; 1
    197c:	70 40       	sbci	r23, 0x00	; 0
    197e:	01 10       	cpse	r0, r1
    1980:	d8 f7       	brcc	.-10     	; 0x1978 <strnlen_P+0x2>
    1982:	80 95       	com	r24
    1984:	90 95       	com	r25
    1986:	8e 0f       	add	r24, r30
    1988:	9f 1f       	adc	r25, r31
    198a:	08 95       	ret

0000198c <memset>:
    198c:	dc 01       	movw	r26, r24
    198e:	01 c0       	rjmp	.+2      	; 0x1992 <memset+0x6>
    1990:	6d 93       	st	X+, r22
    1992:	41 50       	subi	r20, 0x01	; 1
    1994:	50 40       	sbci	r21, 0x00	; 0
    1996:	e0 f7       	brcc	.-8      	; 0x1990 <memset+0x4>
    1998:	08 95       	ret

0000199a <strnlen>:
    199a:	fc 01       	movw	r30, r24
    199c:	61 50       	subi	r22, 0x01	; 1
    199e:	70 40       	sbci	r23, 0x00	; 0
    19a0:	01 90       	ld	r0, Z+
    19a2:	01 10       	cpse	r0, r1
    19a4:	d8 f7       	brcc	.-10     	; 0x199c <strnlen+0x2>
    19a6:	80 95       	com	r24
    19a8:	90 95       	com	r25
    19aa:	8e 0f       	add	r24, r30
    19ac:	9f 1f       	adc	r25, r31
    19ae:	08 95       	ret

000019b0 <fputc>:
    19b0:	0f 93       	push	r16
    19b2:	1f 93       	push	r17
    19b4:	cf 93       	push	r28
    19b6:	df 93       	push	r29
    19b8:	18 2f       	mov	r17, r24
    19ba:	09 2f       	mov	r16, r25
    19bc:	eb 01       	movw	r28, r22
    19be:	8b 81       	ldd	r24, Y+3	; 0x03
    19c0:	81 fd       	sbrc	r24, 1
    19c2:	03 c0       	rjmp	.+6      	; 0x19ca <fputc+0x1a>
    19c4:	8f ef       	ldi	r24, 0xFF	; 255
    19c6:	9f ef       	ldi	r25, 0xFF	; 255
    19c8:	20 c0       	rjmp	.+64     	; 0x1a0a <fputc+0x5a>
    19ca:	82 ff       	sbrs	r24, 2
    19cc:	10 c0       	rjmp	.+32     	; 0x19ee <fputc+0x3e>
    19ce:	4e 81       	ldd	r20, Y+6	; 0x06
    19d0:	5f 81       	ldd	r21, Y+7	; 0x07
    19d2:	2c 81       	ldd	r18, Y+4	; 0x04
    19d4:	3d 81       	ldd	r19, Y+5	; 0x05
    19d6:	42 17       	cp	r20, r18
    19d8:	53 07       	cpc	r21, r19
    19da:	7c f4       	brge	.+30     	; 0x19fa <fputc+0x4a>
    19dc:	e8 81       	ld	r30, Y
    19de:	f9 81       	ldd	r31, Y+1	; 0x01
    19e0:	9f 01       	movw	r18, r30
    19e2:	2f 5f       	subi	r18, 0xFF	; 255
    19e4:	3f 4f       	sbci	r19, 0xFF	; 255
    19e6:	39 83       	std	Y+1, r19	; 0x01
    19e8:	28 83       	st	Y, r18
    19ea:	10 83       	st	Z, r17
    19ec:	06 c0       	rjmp	.+12     	; 0x19fa <fputc+0x4a>
    19ee:	e8 85       	ldd	r30, Y+8	; 0x08
    19f0:	f9 85       	ldd	r31, Y+9	; 0x09
    19f2:	81 2f       	mov	r24, r17
    19f4:	19 95       	eicall
    19f6:	89 2b       	or	r24, r25
    19f8:	29 f7       	brne	.-54     	; 0x19c4 <fputc+0x14>
    19fa:	2e 81       	ldd	r18, Y+6	; 0x06
    19fc:	3f 81       	ldd	r19, Y+7	; 0x07
    19fe:	2f 5f       	subi	r18, 0xFF	; 255
    1a00:	3f 4f       	sbci	r19, 0xFF	; 255
    1a02:	3f 83       	std	Y+7, r19	; 0x07
    1a04:	2e 83       	std	Y+6, r18	; 0x06
    1a06:	81 2f       	mov	r24, r17
    1a08:	90 2f       	mov	r25, r16
    1a0a:	df 91       	pop	r29
    1a0c:	cf 91       	pop	r28
    1a0e:	1f 91       	pop	r17
    1a10:	0f 91       	pop	r16
    1a12:	08 95       	ret

00001a14 <__ultoa_invert>:
    1a14:	fa 01       	movw	r30, r20
    1a16:	aa 27       	eor	r26, r26
    1a18:	28 30       	cpi	r18, 0x08	; 8
    1a1a:	51 f1       	breq	.+84     	; 0x1a70 <__ultoa_invert+0x5c>
    1a1c:	20 31       	cpi	r18, 0x10	; 16
    1a1e:	81 f1       	breq	.+96     	; 0x1a80 <__ultoa_invert+0x6c>
    1a20:	e8 94       	clt
    1a22:	6f 93       	push	r22
    1a24:	6e 7f       	andi	r22, 0xFE	; 254
    1a26:	6e 5f       	subi	r22, 0xFE	; 254
    1a28:	7f 4f       	sbci	r23, 0xFF	; 255
    1a2a:	8f 4f       	sbci	r24, 0xFF	; 255
    1a2c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a2e:	af 4f       	sbci	r26, 0xFF	; 255
    1a30:	b1 e0       	ldi	r27, 0x01	; 1
    1a32:	3e d0       	rcall	.+124    	; 0x1ab0 <__ultoa_invert+0x9c>
    1a34:	b4 e0       	ldi	r27, 0x04	; 4
    1a36:	3c d0       	rcall	.+120    	; 0x1ab0 <__ultoa_invert+0x9c>
    1a38:	67 0f       	add	r22, r23
    1a3a:	78 1f       	adc	r23, r24
    1a3c:	89 1f       	adc	r24, r25
    1a3e:	9a 1f       	adc	r25, r26
    1a40:	a1 1d       	adc	r26, r1
    1a42:	68 0f       	add	r22, r24
    1a44:	79 1f       	adc	r23, r25
    1a46:	8a 1f       	adc	r24, r26
    1a48:	91 1d       	adc	r25, r1
    1a4a:	a1 1d       	adc	r26, r1
    1a4c:	6a 0f       	add	r22, r26
    1a4e:	71 1d       	adc	r23, r1
    1a50:	81 1d       	adc	r24, r1
    1a52:	91 1d       	adc	r25, r1
    1a54:	a1 1d       	adc	r26, r1
    1a56:	20 d0       	rcall	.+64     	; 0x1a98 <__ultoa_invert+0x84>
    1a58:	09 f4       	brne	.+2      	; 0x1a5c <__ultoa_invert+0x48>
    1a5a:	68 94       	set
    1a5c:	3f 91       	pop	r19
    1a5e:	2a e0       	ldi	r18, 0x0A	; 10
    1a60:	26 9f       	mul	r18, r22
    1a62:	11 24       	eor	r1, r1
    1a64:	30 19       	sub	r19, r0
    1a66:	30 5d       	subi	r19, 0xD0	; 208
    1a68:	31 93       	st	Z+, r19
    1a6a:	de f6       	brtc	.-74     	; 0x1a22 <__ultoa_invert+0xe>
    1a6c:	cf 01       	movw	r24, r30
    1a6e:	08 95       	ret
    1a70:	46 2f       	mov	r20, r22
    1a72:	47 70       	andi	r20, 0x07	; 7
    1a74:	40 5d       	subi	r20, 0xD0	; 208
    1a76:	41 93       	st	Z+, r20
    1a78:	b3 e0       	ldi	r27, 0x03	; 3
    1a7a:	0f d0       	rcall	.+30     	; 0x1a9a <__ultoa_invert+0x86>
    1a7c:	c9 f7       	brne	.-14     	; 0x1a70 <__ultoa_invert+0x5c>
    1a7e:	f6 cf       	rjmp	.-20     	; 0x1a6c <__ultoa_invert+0x58>
    1a80:	46 2f       	mov	r20, r22
    1a82:	4f 70       	andi	r20, 0x0F	; 15
    1a84:	40 5d       	subi	r20, 0xD0	; 208
    1a86:	4a 33       	cpi	r20, 0x3A	; 58
    1a88:	18 f0       	brcs	.+6      	; 0x1a90 <__ultoa_invert+0x7c>
    1a8a:	49 5d       	subi	r20, 0xD9	; 217
    1a8c:	31 fd       	sbrc	r19, 1
    1a8e:	40 52       	subi	r20, 0x20	; 32
    1a90:	41 93       	st	Z+, r20
    1a92:	02 d0       	rcall	.+4      	; 0x1a98 <__ultoa_invert+0x84>
    1a94:	a9 f7       	brne	.-22     	; 0x1a80 <__ultoa_invert+0x6c>
    1a96:	ea cf       	rjmp	.-44     	; 0x1a6c <__ultoa_invert+0x58>
    1a98:	b4 e0       	ldi	r27, 0x04	; 4
    1a9a:	a6 95       	lsr	r26
    1a9c:	97 95       	ror	r25
    1a9e:	87 95       	ror	r24
    1aa0:	77 95       	ror	r23
    1aa2:	67 95       	ror	r22
    1aa4:	ba 95       	dec	r27
    1aa6:	c9 f7       	brne	.-14     	; 0x1a9a <__ultoa_invert+0x86>
    1aa8:	00 97       	sbiw	r24, 0x00	; 0
    1aaa:	61 05       	cpc	r22, r1
    1aac:	71 05       	cpc	r23, r1
    1aae:	08 95       	ret
    1ab0:	9b 01       	movw	r18, r22
    1ab2:	ac 01       	movw	r20, r24
    1ab4:	0a 2e       	mov	r0, r26
    1ab6:	06 94       	lsr	r0
    1ab8:	57 95       	ror	r21
    1aba:	47 95       	ror	r20
    1abc:	37 95       	ror	r19
    1abe:	27 95       	ror	r18
    1ac0:	ba 95       	dec	r27
    1ac2:	c9 f7       	brne	.-14     	; 0x1ab6 <__ultoa_invert+0xa2>
    1ac4:	62 0f       	add	r22, r18
    1ac6:	73 1f       	adc	r23, r19
    1ac8:	84 1f       	adc	r24, r20
    1aca:	95 1f       	adc	r25, r21
    1acc:	a0 1d       	adc	r26, r0
    1ace:	08 95       	ret

00001ad0 <_exit>:
    1ad0:	f8 94       	cli

00001ad2 <__stop_program>:
    1ad2:	ff cf       	rjmp	.-2      	; 0x1ad2 <__stop_program>
