#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  1 09:18:09 2023
# Process ID: 22204
# Current directory: E:/ComputerOrnazation/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29172 E:\ComputerOrnazation\lab6\cache.xpr
# Log file: E:/ComputerOrnazation/lab6/vivado.log
# Journal file: E:/ComputerOrnazation/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab6/cache.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/ComputerOrnazation/lab6/cache.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_cpu_wt' on this module [E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_mem_write' on this module [E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v:49]
ERROR: [VRFC 10-3180] cannot find port 'data_cpu_wt' on this module [E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_cpu_wt' on this module [E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab6/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab6/tb_behav.wcfg
WARNING: Simulation object /tb/cache/data_cpu_wt was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1110.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'wt_mem' on this module [E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab6/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab6/tb_behav.wcfg
WARNING: Simulation object /tb/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/mem_ready was not found in the design.
WARNING: Simulation object /tb/wt_mem was not found in the design.
WARNING: Simulation object /tb/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt_cpu was not found in the design.
WARNING: Simulation object /tb/cache/mem_ready was not found in the design.
WARNING: Simulation object /tb/cache/wt_mem was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_rd was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab6/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab6/tb_behav.wcfg
WARNING: Simulation object /tb/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/mem_ready was not found in the design.
WARNING: Simulation object /tb/wt_mem was not found in the design.
WARNING: Simulation object /tb/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt_cpu was not found in the design.
WARNING: Simulation object /tb/cache/mem_ready was not found in the design.
WARNING: Simulation object /tb/cache/wt_mem was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_rd was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab6/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab6/tb_behav.wcfg
WARNING: Simulation object /tb/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_wt was not found in the design.
WARNING: Simulation object /tb/cache/tag_out0 was not found in the design.
WARNING: Simulation object /tb/cache/tag_out1 was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/mem_ready was not found in the design.
WARNING: Simulation object /tb/wt_mem was not found in the design.
WARNING: Simulation object /tb/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt_cpu was not found in the design.
WARNING: Simulation object /tb/cache/mem_ready was not found in the design.
WARNING: Simulation object /tb/cache/wt_mem was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_rd was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab6/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab6/tb_behav.wcfg
WARNING: Simulation object /tb/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_wt was not found in the design.
WARNING: Simulation object /tb/cache/tag_out0 was not found in the design.
WARNING: Simulation object /tb/cache/tag_out1 was not found in the design.
WARNING: Simulation object /tb/cache/dout0 was not found in the design.
WARNING: Simulation object /tb/cache/dout1 was not found in the design.
WARNING: Simulation object /tb/cache/din0 was not found in the design.
WARNING: Simulation object /tb/cache/din1 was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/mem_ready was not found in the design.
WARNING: Simulation object /tb/wt_mem was not found in the design.
WARNING: Simulation object /tb/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt_cpu was not found in the design.
WARNING: Simulation object /tb/cache/mem_ready was not found in the design.
WARNING: Simulation object /tb/cache/wt_mem was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_rd was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab6/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab6/tb_behav.wcfg
WARNING: Simulation object /tb/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_wt was not found in the design.
WARNING: Simulation object /tb/cache/tag_out0 was not found in the design.
WARNING: Simulation object /tb/cache/tag_out1 was not found in the design.
WARNING: Simulation object /tb/cache/dout0 was not found in the design.
WARNING: Simulation object /tb/cache/dout1 was not found in the design.
WARNING: Simulation object /tb/cache/din0 was not found in the design.
WARNING: Simulation object /tb/cache/din1 was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/mem_ready was not found in the design.
WARNING: Simulation object /tb/wt_mem was not found in the design.
WARNING: Simulation object /tb/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt_cpu was not found in the design.
WARNING: Simulation object /tb/cache/mem_ready was not found in the design.
WARNING: Simulation object /tb/cache/wt_mem was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt0 was not found in the design.
WARNING: Simulation object /tb/cache/wt1 was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab6/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab6/tb_behav.wcfg
WARNING: Simulation object /tb/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_wt was not found in the design.
WARNING: Simulation object /tb/cache/tag_out0 was not found in the design.
WARNING: Simulation object /tb/cache/tag_out1 was not found in the design.
WARNING: Simulation object /tb/cache/dout0 was not found in the design.
WARNING: Simulation object /tb/cache/dout1 was not found in the design.
WARNING: Simulation object /tb/cache/din0 was not found in the design.
WARNING: Simulation object /tb/cache/din1 was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/cache/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/mem_ready was not found in the design.
WARNING: Simulation object /tb/wt_mem was not found in the design.
WARNING: Simulation object /tb/data_mem_wt was not found in the design.
WARNING: Simulation object /tb/data_mem_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt_cpu was not found in the design.
WARNING: Simulation object /tb/cache/mem_ready was not found in the design.
WARNING: Simulation object /tb/cache/wt_mem was not found in the design.
WARNING: Simulation object /tb/cache/data_cpu_rd was not found in the design.
WARNING: Simulation object /tb/cache/wt0 was not found in the design.
WARNING: Simulation object /tb/cache/wt1 was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:90]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'addr_mem' is not permitted [E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:99]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/Tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim'
"xelab -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:90]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'addr_mem' is not permitted [E:/ComputerOrnazation/lab6/cache.srcs/sim_1/new/tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:99]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/ComputerOrnazation/lab6/cache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  1 10:15:34 2023...
