git clone --depth 1 --no-tags https://github.com/Jovann2424/4-bit-dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694129558
git clone --depth 1 --no-tags https://github.com/Ayazz11/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694615374
git clone --depth 1 --no-tags https://github.com/radomirovicvladimir/Very-Large-Scale-Integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694618893
git clone --depth 1 --no-tags https://github.com/michealsafwat/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694691361
git clone --depth 1 --no-tags https://github.com/JimmyGan1012/EECS_151_Lab45.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697141268
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692984486
git clone --depth 1 --no-tags https://github.com/bhavinpt/mips-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692920438
git clone --depth 1 --no-tags https://github.com/Ghostdash/CPEN211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697463196
git clone --depth 1 --no-tags https://github.com/Wowpro7/Xilinx_UART_Tx_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697466016
git clone --depth 1 --no-tags https://github.com/Benisonpin/Caravel_Analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697071642
git clone --depth 1 --no-tags https://github.com/Sharathsv08/Prime-Number-Detection-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693503408
git clone --depth 1 --no-tags https://github.com/AliAkhgari/Stack-Based-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693051806
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt-analog-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692769413
git clone --depth 1 --no-tags https://github.com/reinierwalle/tiny_tapeout_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692689534
git clone --depth 1 --no-tags https://github.com/Hao-1014/hao_soclab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693730099
git clone --depth 1 --no-tags https://github.com/suraj4840/SIPO_015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696303728
git clone --depth 1 --no-tags https://github.com/CepSooep/CepSooep_CocoLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697463104
git clone --depth 1 --no-tags https://github.com/aa093094/Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694953046
git clone --depth 1 --no-tags https://github.com/syc-123/DynamicCircuit-new-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697334873
git clone --depth 1 --no-tags https://github.com/fe-dor/knapsack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698550916
git clone --depth 1 --no-tags https://github.com/suyeon240park/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697892807
git clone --depth 1 --no-tags https://github.com/db2260/PCI-Express.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699311895
git clone --depth 1 --no-tags https://github.com/yaseminbeyzaciftci/verilog1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693484844
git clone --depth 1 --no-tags https://github.com/AJAYGADI/-VERILOG-TB-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694017438
git clone --depth 1 --no-tags https://github.com/redaeljazouli/VHDL-Timer-and-Processor-Communication-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694197120
git clone --depth 1 --no-tags https://github.com/Drashti268/Multiplexers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694206488
git clone --depth 1 --no-tags https://github.com/ACMClassCourses/arch-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693213248
git clone --depth 1 --no-tags https://github.com/kevin127lam/ECE128-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693384107
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Fixed-Point-Multiplications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694309714
git clone --depth 1 --no-tags https://github.com/zashahoco/hdl2023fall-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694460215
git clone --depth 1 --no-tags https://github.com/michealsafwat/Cache-Controller-Implementation-with-Write-Through-Policy-for-single-cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694695991
git clone --depth 1 --no-tags https://github.com/NSYSU-kitsuneudon/Test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695415725
git clone --depth 1 --no-tags https://github.com/JorgeVelazquez55/I_fetch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696622092
git clone --depth 1 --no-tags https://github.com/Jetsama/CaravelTesting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696042924
git clone --depth 1 --no-tags https://github.com/JIAJIA4/NYCU-2023-SoC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694526532
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692714769
git clone --depth 1 --no-tags https://github.com/b08901102/SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692618903
git clone --depth 1 --no-tags https://github.com/vermaelectronics/CORDIC_BASED_DDFS_CODE_SANDEEP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692645890
git clone --depth 1 --no-tags https://github.com/HungPham2512/FPGA_7_segment_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692788520
git clone --depth 1 --no-tags https://github.com/JNario31/BCD-7-Segment-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695875665
git clone --depth 1 --no-tags https://github.com/VndrewJ/MECHENG371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696061277
git clone --depth 1 --no-tags https://github.com/shoaibahmed1085/trial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696206833
git clone --depth 1 --no-tags https://github.com/weini1234/IC-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696341520
git clone --depth 1 --no-tags https://github.com/bassantatef/RISC-V-Pipelined-processor-based-on-Harvard-architecture-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698626955
git clone --depth 1 --no-tags https://github.com/Jolllly-bot/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698055138
git clone --depth 1 --no-tags https://github.com/eslamaoao/CLK_DIV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697591606
git clone --depth 1 --no-tags https://github.com/pavankumarsimma/coa_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697412245
git clone --depth 1 --no-tags https://github.com/MayankP2003/HDL_Bits_Solution-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698906651
git clone --depth 1 --no-tags https://github.com/Pbunker926/mdio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699122428
git clone --depth 1 --no-tags https://github.com/militaovitor01/AC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696038380
git clone --depth 1 --no-tags https://github.com/Blattvorhang/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697177307
git clone --depth 1 --no-tags https://github.com/YotamElharar/Mini-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697996956
git clone --depth 1 --no-tags https://github.com/shengxsheng/SOC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694238687
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/UART_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698291593
git clone --depth 1 --no-tags https://github.com/1YEN-Toru/MCOC115-VD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695385602
git clone --depth 1 --no-tags https://github.com/rocksavagetech/dynamicfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697069396
git clone --depth 1 --no-tags https://github.com/Manish0120/16-bit-multiplier-using-verilog-booths-method.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693741198
git clone --depth 1 --no-tags https://github.com/SuperSaish/8_bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693843963
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/mod-16-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692652225
git clone --depth 1 --no-tags https://github.com/uec-hanken/crypto-opencores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694230279
git clone --depth 1 --no-tags https://github.com/KunalKokate/Full-Adder-using-Synopsys-VCS-Verdi-at-UMN-TwinCities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692591555
git clone --depth 1 --no-tags https://github.com/AlbertoSaretto/AE_Project-Trafficlight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696726265
git clone --depth 1 --no-tags https://github.com/suemkwon/Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695297869
git clone --depth 1 --no-tags https://github.com/BrianBeerbower/Mips-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696554377
git clone --depth 1 --no-tags https://github.com/maiomar88/Digital-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699359782
git clone --depth 1 --no-tags https://github.com/minhsun-c/Verilog-CSL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699865361
git clone --depth 1 --no-tags https://github.com/salehhesham244/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700078042
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/4-bit-adder-with-pipeline-registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692656052
git clone --depth 1 --no-tags https://github.com/AliAkhgari/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693051317
git clone --depth 1 --no-tags https://github.com/WarrenNou/ECE-128-LAB-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699132833
git clone --depth 1 --no-tags https://github.com/PlutoHu21/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698918371
git clone --depth 1 --no-tags https://github.com/DylanTburg/ELEN21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699109815
git clone --depth 1 --no-tags https://github.com/SuperSaish/Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694067111
git clone --depth 1 --no-tags https://github.com/Hazel5l/Digital_Logic_Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694107468
git clone --depth 1 --no-tags https://github.com/Krishna-456/CPU-using-12-bit-registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693427790
git clone --depth 1 --no-tags https://github.com/jieyingz56/ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694864658
git clone --depth 1 --no-tags https://github.com/Wowpro7/Xilinx_UART_Rx_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695958060
git clone --depth 1 --no-tags https://github.com/MayankP2003/N_bit_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695151086
git clone --depth 1 --no-tags https://github.com/suraj4840/Decoder_3_8_007.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695785797
git clone --depth 1 --no-tags https://github.com/OmarMongy/IEEE_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695649038
git clone --depth 1 --no-tags https://github.com/KIK313/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694674641
git clone --depth 1 --no-tags https://github.com/GangaKM/CLIP-SAFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695217195
git clone --depth 1 --no-tags https://github.com/SiangYong/SOC_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697690608
git clone --depth 1 --no-tags https://github.com/MaouAmir/FPGA-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697690301
git clone --depth 1 --no-tags https://github.com/kaylawan/Instruction-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693482971
git clone --depth 1 --no-tags https://github.com/terriellis120/PowerOptimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697380401
git clone --depth 1 --no-tags https://github.com/zhangshixuan1/PLD-FPGA_plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696199643
git clone --depth 1 --no-tags https://github.com/eslamaoao/DATA_SYNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697590819
git clone --depth 1 --no-tags https://github.com/VARSHA7CR/100days-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697648993
git clone --depth 1 --no-tags https://github.com/suraj4840/ALU_024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698347375
git clone --depth 1 --no-tags https://github.com/JNario31/De-10-Lite-Bouncing-Square-VGA-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699560725
git clone --depth 1 --no-tags https://github.com/Amperlazar/LogicDesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699691313
git clone --depth 1 --no-tags https://github.com/OmarBadr108/SYS_CTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699660421
git clone --depth 1 --no-tags https://github.com/sushilsahu1234/sushilsahu1234.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697414901
git clone --depth 1 --no-tags https://github.com/HenryHe0123/Toy-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696135197
git clone --depth 1 --no-tags https://github.com/KULeuven-COSIC/TIs_with_Non-Uniform_Inputs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699361641
git clone --depth 1 --no-tags https://github.com/Fergus4506/DigDes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694475619
git clone --depth 1 --no-tags https://github.com/Sushma-Ravindra/gas_leakage_detector_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699224456
