Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Tb3iomC_Fpga1_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Tb3iomC_Fpga1_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Tb3iomC_Fpga1_Top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : Tb3iomC_Fpga1_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\Func_Sel_AMux_Diff.v\" into library work
Parsing module <Func_Sel_AMux_Diff>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DO_Pwm.v\" into library work
Parsing module <DO_Pwm>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DO_Hall.v\" into library work
Parsing module <DO_Hall>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DO_Funct_Sel_AMux_SE.v\" into library work
Parsing module <DO_Funct_Sel_AMux_SE>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DO_Enc.v\" into library work
Parsing module <DO_Enc>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DigOut_Rails.v\" into library work
Parsing module <DigOut_Rails>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\Dac_Serial.v\" into library work
Parsing module <Dac_Serial>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\Test_Apps.v\" into library work
Parsing module <Test_Apps>.
Parsing verilog file "Address_Bus_Defs.v" included at line 52.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\More_Test.v\" into library work
Parsing module <More_Test>.
Parsing verilog file "Address_Bus_Defs.v" included at line 137.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DigOut_Apps.v\" into library work
Parsing module <DigOut_Apps>.
Parsing verilog file "Address_Bus_Defs.v" included at line 79.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DAC_Apps.v\" into library work
Parsing module <DAC_Apps>.
Parsing verilog file "Address_Bus_Defs.v" included at line 96.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\Apps_3.v\" into library work
Parsing module <Apps_3>.
Parsing verilog file "Address_Bus_Defs.v" included at line 81.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\Bdir_Bus_16.v\" into library work
Parsing module <BiDir_Bus_16>.
Analyzing Verilog file \"\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\Tb3iomC_Fpga1_Top.v\" into library work
Parsing module <Tb3iomC_Fpga1_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Tb3iomC_Fpga1_Top>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",CLKDV_DIVIDE=2,STARTUP_WAIT="TRUE",CLKIN_DIVIDE_BY_2="FALSE",CLKFX_MULTIPLY=4,CLKFX_DIVIDE=3,CLKIN_PERIOD=26.666,CLK_FEEDBACK="2X")>.

Elaborating module <BUFG>.

Elaborating module <BiDir_Bus_16(ab_offset=0,bus_id=0)>.

Elaborating module <Test_Apps(offset_to_add_to_ab=0,which_bus_instance=0)>.

Elaborating module <More_Test(offset_to_add_to_ab=0)>.

Elaborating module <Apps_3(offset_to_add_to_ab=0)>.

Elaborating module <DigOut_Apps>.

Elaborating module <DigOut_Rails(RAILS_DELAY_TIME_EXP=16)>.

Elaborating module <DO_Pwm>.

Elaborating module <DO_Enc>.

Elaborating module <DO_Hall>.
WARNING:HDLCompiler:1127 - "\\boa\dhiggins$\new_test_board\firmware\dsp\main_processor\documentation\engineering\digital_test_station_tb3\fpga_program\Xilinx_Prj_Tb3iomc_Fpga1\Rev_01.05.10_F1\Tb3iomC_Fpga1\DO_Hall.v" Line 41: Assignment to reset_combo ignored, since the identifier is never used

Elaborating module <Func_Sel_AMux_Diff>.

Elaborating module <DO_Funct_Sel_AMux_SE>.

Elaborating module <DAC_Apps>.

Elaborating module <Dac_Serial>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Tb3iomC_Fpga1_Top>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/tb3iomc_fpga1_top.v".
    Found 6-bit register for signal <resetCounter>.
    Found 6-bit adder for signal <resetCounter[5]_GND_1_o_add_1_OUT> created at line 185.
    Found 6-bit comparator greater for signal <dcm1ResetPll> created at line 190
    WARNING:Xst:2404 -  FFs/Latches <reset_helper1<0:0>> (without init value) have a constant value of 0 in block <Tb3iomC_Fpga1_Top>.
    WARNING:Xst:2404 -  FFs/Latches <reset_helper2<0:0>> (without init value) have a constant value of 0 in block <Tb3iomC_Fpga1_Top>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Tb3iomC_Fpga1_Top> synthesized.

Synthesizing Unit <BiDir_Bus_16>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/bdir_bus_16.v".
        ab_offset = 0
        bus_id = 0
    Found 2-bit register for signal <we_del>.
    Found 1-bit register for signal <output_enable_reg>.
    Found 1-bit tristate buffer for signal <db<15>> created at line 151
    Found 1-bit tristate buffer for signal <db<14>> created at line 151
    Found 1-bit tristate buffer for signal <db<13>> created at line 151
    Found 1-bit tristate buffer for signal <db<12>> created at line 151
    Found 1-bit tristate buffer for signal <db<11>> created at line 151
    Found 1-bit tristate buffer for signal <db<10>> created at line 151
    Found 1-bit tristate buffer for signal <db<9>> created at line 151
    Found 1-bit tristate buffer for signal <db<8>> created at line 151
    Found 1-bit tristate buffer for signal <db<7>> created at line 151
    Found 1-bit tristate buffer for signal <db<6>> created at line 151
    Found 1-bit tristate buffer for signal <db<5>> created at line 151
    Found 1-bit tristate buffer for signal <db<4>> created at line 151
    Found 1-bit tristate buffer for signal <db<3>> created at line 151
    Found 1-bit tristate buffer for signal <db<2>> created at line 151
    Found 1-bit tristate buffer for signal <db<1>> created at line 151
    Found 1-bit tristate buffer for signal <db<0>> created at line 151
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <BiDir_Bus_16> synthesized.

Synthesizing Unit <Test_Apps>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/test_apps.v".
        WRITE_STORED_VAL_1 = 8'b00000001
        WRITE_STORED_VAL_2 = 8'b00000010
        WRITE_RESET_COUNT_CLK = 8'b00000011
        WRITE_LED_FUNCTION = 8'b00000100
        WRITE_LED_DIRECTLY = 8'b00000101
        WRITE_DIGOUT_BANK_A_FUNCT = 8'b00000110
        WRITE_DIGOUT_BANK_B_FUNCT = 8'b00000111
        WRITE_DIGOUT_BANK_C_FUNCT = 8'b00001000
        WRITE_DIGOUT_BANK_D_FUNCT = 8'b00001001
        WRITE_DIGOUT_BANK_E_FUNCT = 8'b00001010
        WRITE_DIGOUT_BANK_F_FUNCT = 8'b00001011
        WRITE_DIFFOUT_1234_FUNCT = 8'b00001100
        WRITE_DIFFOUT_5678_FUNCT = 8'b00001101
        WRITE_DIGOUT_BANK_A_RAILS = 8'b00001110
        WRITE_DIGOUT_BANK_B_RAILS = 8'b00001111
        WRITE_DIGOUT_BANK_C_RAILS = 8'b00010000
        WRITE_DIGOUT_BANK_D_RAILS = 8'b00010001
        WRITE_DIGOUT_BANK_E_RAILS = 8'b00010010
        WRITE_DIGOUT_BANK_F_RAILS = 8'b00010011
        WRITE_DIGOUT_BANK_A_MODE = 8'b00010100
        WRITE_DIGOUT_BANK_B_MODE = 8'b00010101
        WRITE_DIGOUT_BANK_C_MODE = 8'b00010110
        WRITE_DIGOUT_BANK_D_MODE = 8'b00010111
        WRITE_DIGOUT_BANK_E_MODE = 8'b00011000
        WRITE_DIGOUT_BANK_F_MODE = 8'b00011001
        WRITE_DIGOUT_BANK_AB_STATE = 8'b00011010
        WRITE_DIGOUT_BANK_CD_STATE = 8'b00011011
        WRITE_DIGOUT_BANK_ED_STATE = 8'b00011100
        WRITE_DIFFOUT_ENABLE = 8'b00011101
        WRITE_DIFFOUT_STATE = 8'b00011110
        WRITE_TO_DAC = 8'b00100000
        WRITE_PWM_FREQ_LS16 = 8'b00110000
        WRITE_PWM_FREQ_MS16 = 8'b00110001
        WRITE_PWM_DTY_CYCL_LS16 = 8'b00110010
        WRITE_PWM_DTY_CYCL_MS16 = 8'b00110011
        WRITE_ENC1_FREQ_LS16 = 8'b00110100
        WRITE_ENC1_FREQ_MS16 = 8'b00110101
        WRITE_ENC1_INDEX_COUNT_LS16 = 8'b00110110
        WRITE_ENC1_INDEX_COUNT_MS16 = 8'b00110111
        WRITE_ENC1_DIR = 8'b00111000
        WRITE_ENC1_STOP_AFTER_LS16 = 8'b00111001
        WRITE_ENC1_STOP_AFTER_MS16 = 8'b00111010
        WRITE_ENC1_MANUAL_STOP = 8'b00111011
        WRITE_ENC2_FREQ_LS16 = 8'b00111100
        WRITE_ENC2_FREQ_MS16 = 8'b00111101
        WRITE_ENC2_INDEX_COUNT_LS16 = 8'b00111110
        WRITE_RELOAD_COUNT_CLK = 8'b00111111
        WRITE_ENC2_INDEX_COUNT_MS16 = 8'b01000000
        WRITE_ENC2_DIR = 8'b01000001
        WRITE_ENC2_STOP_AFTER_LS16 = 8'b01000010
        WRITE_ENC2_STOP_AFTER_MS16 = 8'b01000011
        WRITE_ENC2_MANUAL_STOP = 8'b01000100
        WRITE_HALL_FREQ_LS16 = 8'b01000101
        WRITE_HALL_FREQ_MS16 = 8'b01000110
        WRITE_HALL_DIR = 8'b01000111
        WRITE_HALL_PHASE = 8'b01001000
        READ_STORED_VAL_1 = 8'b00000101
        READ_STORED_VAL_2 = 8'b00000110
        READ_STORED_VAL_1XOR2 = 8'b00000111
        READ_COUNT_CLK_LOW = 8'b00001000
        READ_COUNT_CLK_HIGH = 8'b00001001
        READ_COUNT_WR_SV_1 = 8'b00001010
        READ_0x0000 = 8'b00001011
        READ_0xFFFF = 8'b00001100
        READ_0xA5A5 = 8'b00001101
        READ_0x5A5A = 8'b00001110
        READ_BUS_ID = 8'b00001111
        READ_FIRMWARE_TIMESTAMP_1 = 8'b11111000
        READ_FIRMWARE_TIMESTAMP_2 = 8'b11111001
        READ_FIRMWARE_TIMESTAMP_3 = 8'b11111010
        READ_FIRMWARE_REVISION_1 = 8'b11111011
        READ_FIRMWARE_REVISION_2 = 8'b11111100
        FW_TIMESTAMP_VALUE_1 = 16'b0001011100000101
        FW_TIMESTAMP_VALUE_2 = 16'b0010010000010110
        FW_TIMESTAMP_VALUE_3 = 16'b0001100010100101
        FW_REVISION_VALUE_1 = 16'b0000000100000101
        FW_REVISION_VALUE_2 = 16'b0000101000000001
        LED_DIRECTLY_FROM_DSP = 2'b00
        LED_FROM_COUNT_CLK = 2'b01
        LED_FROM_COUNT_WR_STORERD_VAL_1 = 2'b10
        LED_SLOLW_HEARTBEAT = 2'b11
        offset_to_add_to_ab = 0
        which_bus_instance = 0
    Found 16-bit register for signal <stored_val_2_reg>.
    Found 16-bit register for signal <db_out_TA_reg>.
    Found 16-bit register for signal <stored_val_1_reg>.
    Found 1-bit register for signal <data_from_TA_avail_reg>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <Test_Apps> synthesized.

Synthesizing Unit <More_Test>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/more_test.v".
        offset_to_add_to_ab = 0
        WRITE_STORED_VAL_1 = 8'b00000001
        WRITE_STORED_VAL_2 = 8'b00000010
        WRITE_RESET_COUNT_CLK = 8'b00000011
        WRITE_LED_FUNCTION = 8'b00000100
        WRITE_LED_DIRECTLY = 8'b00000101
        WRITE_DIGOUT_BANK_A_FUNCT = 8'b00000110
        WRITE_DIGOUT_BANK_B_FUNCT = 8'b00000111
        WRITE_DIGOUT_BANK_C_FUNCT = 8'b00001000
        WRITE_DIGOUT_BANK_D_FUNCT = 8'b00001001
        WRITE_DIGOUT_BANK_E_FUNCT = 8'b00001010
        WRITE_DIGOUT_BANK_F_FUNCT = 8'b00001011
        WRITE_DIFFOUT_1234_FUNCT = 8'b00001100
        WRITE_DIFFOUT_5678_FUNCT = 8'b00001101
        WRITE_DIGOUT_BANK_A_RAILS = 8'b00001110
        WRITE_DIGOUT_BANK_B_RAILS = 8'b00001111
        WRITE_DIGOUT_BANK_C_RAILS = 8'b00010000
        WRITE_DIGOUT_BANK_D_RAILS = 8'b00010001
        WRITE_DIGOUT_BANK_E_RAILS = 8'b00010010
        WRITE_DIGOUT_BANK_F_RAILS = 8'b00010011
        WRITE_DIGOUT_BANK_A_MODE = 8'b00010100
        WRITE_DIGOUT_BANK_B_MODE = 8'b00010101
        WRITE_DIGOUT_BANK_C_MODE = 8'b00010110
        WRITE_DIGOUT_BANK_D_MODE = 8'b00010111
        WRITE_DIGOUT_BANK_E_MODE = 8'b00011000
        WRITE_DIGOUT_BANK_F_MODE = 8'b00011001
        WRITE_DIGOUT_BANK_AB_STATE = 8'b00011010
        WRITE_DIGOUT_BANK_CD_STATE = 8'b00011011
        WRITE_DIGOUT_BANK_ED_STATE = 8'b00011100
        WRITE_DIFFOUT_ENABLE = 8'b00011101
        WRITE_DIFFOUT_STATE = 8'b00011110
        WRITE_TO_DAC = 8'b00100000
        WRITE_PWM_FREQ_LS16 = 8'b00110000
        WRITE_PWM_FREQ_MS16 = 8'b00110001
        WRITE_PWM_DTY_CYCL_LS16 = 8'b00110010
        WRITE_PWM_DTY_CYCL_MS16 = 8'b00110011
        WRITE_ENC1_FREQ_LS16 = 8'b00110100
        WRITE_ENC1_FREQ_MS16 = 8'b00110101
        WRITE_ENC1_INDEX_COUNT_LS16 = 8'b00110110
        WRITE_ENC1_INDEX_COUNT_MS16 = 8'b00110111
        WRITE_ENC1_DIR = 8'b00111000
        WRITE_ENC1_STOP_AFTER_LS16 = 8'b00111001
        WRITE_ENC1_STOP_AFTER_MS16 = 8'b00111010
        WRITE_ENC1_MANUAL_STOP = 8'b00111011
        WRITE_ENC2_FREQ_LS16 = 8'b00111100
        WRITE_ENC2_FREQ_MS16 = 8'b00111101
        WRITE_ENC2_INDEX_COUNT_LS16 = 8'b00111110
        WRITE_RELOAD_COUNT_CLK = 8'b00111111
        WRITE_ENC2_INDEX_COUNT_MS16 = 8'b01000000
        WRITE_ENC2_DIR = 8'b01000001
        WRITE_ENC2_STOP_AFTER_LS16 = 8'b01000010
        WRITE_ENC2_STOP_AFTER_MS16 = 8'b01000011
        WRITE_ENC2_MANUAL_STOP = 8'b01000100
        WRITE_HALL_FREQ_LS16 = 8'b01000101
        WRITE_HALL_FREQ_MS16 = 8'b01000110
        WRITE_HALL_DIR = 8'b01000111
        WRITE_HALL_PHASE = 8'b01001000
        READ_STORED_VAL_1 = 8'b00000101
        READ_STORED_VAL_2 = 8'b00000110
        READ_STORED_VAL_1XOR2 = 8'b00000111
        READ_COUNT_CLK_LOW = 8'b00001000
        READ_COUNT_CLK_HIGH = 8'b00001001
        READ_COUNT_WR_SV_1 = 8'b00001010
        READ_0x0000 = 8'b00001011
        READ_0xFFFF = 8'b00001100
        READ_0xA5A5 = 8'b00001101
        READ_0x5A5A = 8'b00001110
        READ_BUS_ID = 8'b00001111
        READ_FIRMWARE_TIMESTAMP_1 = 8'b11111000
        READ_FIRMWARE_TIMESTAMP_2 = 8'b11111001
        READ_FIRMWARE_TIMESTAMP_3 = 8'b11111010
        READ_FIRMWARE_REVISION_1 = 8'b11111011
        READ_FIRMWARE_REVISION_2 = 8'b11111100
        FW_TIMESTAMP_VALUE_1 = 16'b0001011100000101
        FW_TIMESTAMP_VALUE_2 = 16'b0010010000010110
        FW_TIMESTAMP_VALUE_3 = 16'b0001100010100101
        FW_REVISION_VALUE_1 = 16'b0000000100000101
        FW_REVISION_VALUE_2 = 16'b0000101000000001
        LED_DIRECTLY_FROM_DSP = 2'b00
        LED_FROM_COUNT_CLK = 2'b01
        LED_FROM_COUNT_WR_STORERD_VAL_1 = 2'b10
        LED_SLOLW_HEARTBEAT = 2'b11
    Found 2-bit register for signal <led_function>.
    Found 32-bit register for signal <count_clk>.
    Found 16-bit register for signal <count_wr_stored_val_1>.
    Found 16-bit register for signal <db_out_MT_reg>.
    Found 2-bit register for signal <led_from_dsp_reg>.
    Found 2-bit register for signal <led_out_reg>.
    Found 1-bit register for signal <write_stored_val_1>.
    Found 1-bit register for signal <read_stored_val_1>.
    Found 1-bit register for signal <reset_count_clk>.
    Found 1-bit register for signal <reload_count_clk>.
    Found 1-bit register for signal <data_from_MT_avail_reg>.
    Found 1-bit register for signal <hold_count_clk_reg>.
    Found 32-bit register for signal <count_clk_reg>.
    Found 32-bit adder for signal <count_clk[31]_GND_23_o_add_11_OUT> created at line 126.
    Found 16-bit adder for signal <count_wr_stored_val_1_wires_incr<15:0>> created at line 150.
    Found 16-bit subtractor for signal <count_wr_stored_val_1_wires_decr<15:0>> created at line 151.
    Found 2-bit 4-to-1 multiplexer for signal <led_out_reg[1]_led_from_dsp_reg[1]_mux_8_OUT> created at line 85.
    Found 16-bit 4-to-1 multiplexer for signal <_n0163> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 108 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <More_Test> synthesized.

Synthesizing Unit <Apps_3>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/apps_3.v".
        WRITE_STORED_VAL_1 = 8'b00000001
        WRITE_STORED_VAL_2 = 8'b00000010
        WRITE_RESET_COUNT_CLK = 8'b00000011
        WRITE_LED_FUNCTION = 8'b00000100
        WRITE_LED_DIRECTLY = 8'b00000101
        WRITE_DIGOUT_BANK_A_FUNCT = 8'b00000110
        WRITE_DIGOUT_BANK_B_FUNCT = 8'b00000111
        WRITE_DIGOUT_BANK_C_FUNCT = 8'b00001000
        WRITE_DIGOUT_BANK_D_FUNCT = 8'b00001001
        WRITE_DIGOUT_BANK_E_FUNCT = 8'b00001010
        WRITE_DIGOUT_BANK_F_FUNCT = 8'b00001011
        WRITE_DIFFOUT_1234_FUNCT = 8'b00001100
        WRITE_DIFFOUT_5678_FUNCT = 8'b00001101
        WRITE_DIGOUT_BANK_A_RAILS = 8'b00001110
        WRITE_DIGOUT_BANK_B_RAILS = 8'b00001111
        WRITE_DIGOUT_BANK_C_RAILS = 8'b00010000
        WRITE_DIGOUT_BANK_D_RAILS = 8'b00010001
        WRITE_DIGOUT_BANK_E_RAILS = 8'b00010010
        WRITE_DIGOUT_BANK_F_RAILS = 8'b00010011
        WRITE_DIGOUT_BANK_A_MODE = 8'b00010100
        WRITE_DIGOUT_BANK_B_MODE = 8'b00010101
        WRITE_DIGOUT_BANK_C_MODE = 8'b00010110
        WRITE_DIGOUT_BANK_D_MODE = 8'b00010111
        WRITE_DIGOUT_BANK_E_MODE = 8'b00011000
        WRITE_DIGOUT_BANK_F_MODE = 8'b00011001
        WRITE_DIGOUT_BANK_AB_STATE = 8'b00011010
        WRITE_DIGOUT_BANK_CD_STATE = 8'b00011011
        WRITE_DIGOUT_BANK_ED_STATE = 8'b00011100
        WRITE_DIFFOUT_ENABLE = 8'b00011101
        WRITE_DIFFOUT_STATE = 8'b00011110
        WRITE_TO_DAC = 8'b00100000
        WRITE_PWM_FREQ_LS16 = 8'b00110000
        WRITE_PWM_FREQ_MS16 = 8'b00110001
        WRITE_PWM_DTY_CYCL_LS16 = 8'b00110010
        WRITE_PWM_DTY_CYCL_MS16 = 8'b00110011
        WRITE_ENC1_FREQ_LS16 = 8'b00110100
        WRITE_ENC1_FREQ_MS16 = 8'b00110101
        WRITE_ENC1_INDEX_COUNT_LS16 = 8'b00110110
        WRITE_ENC1_INDEX_COUNT_MS16 = 8'b00110111
        WRITE_ENC1_DIR = 8'b00111000
        WRITE_ENC1_STOP_AFTER_LS16 = 8'b00111001
        WRITE_ENC1_STOP_AFTER_MS16 = 8'b00111010
        WRITE_ENC1_MANUAL_STOP = 8'b00111011
        WRITE_ENC2_FREQ_LS16 = 8'b00111100
        WRITE_ENC2_FREQ_MS16 = 8'b00111101
        WRITE_ENC2_INDEX_COUNT_LS16 = 8'b00111110
        WRITE_RELOAD_COUNT_CLK = 8'b00111111
        WRITE_ENC2_INDEX_COUNT_MS16 = 8'b01000000
        WRITE_ENC2_DIR = 8'b01000001
        WRITE_ENC2_STOP_AFTER_LS16 = 8'b01000010
        WRITE_ENC2_STOP_AFTER_MS16 = 8'b01000011
        WRITE_ENC2_MANUAL_STOP = 8'b01000100
        WRITE_HALL_FREQ_LS16 = 8'b01000101
        WRITE_HALL_FREQ_MS16 = 8'b01000110
        WRITE_HALL_DIR = 8'b01000111
        WRITE_HALL_PHASE = 8'b01001000
        READ_STORED_VAL_1 = 8'b00000101
        READ_STORED_VAL_2 = 8'b00000110
        READ_STORED_VAL_1XOR2 = 8'b00000111
        READ_COUNT_CLK_LOW = 8'b00001000
        READ_COUNT_CLK_HIGH = 8'b00001001
        READ_COUNT_WR_SV_1 = 8'b00001010
        READ_0x0000 = 8'b00001011
        READ_0xFFFF = 8'b00001100
        READ_0xA5A5 = 8'b00001101
        READ_0x5A5A = 8'b00001110
        READ_BUS_ID = 8'b00001111
        READ_FIRMWARE_TIMESTAMP_1 = 8'b11111000
        READ_FIRMWARE_TIMESTAMP_2 = 8'b11111001
        READ_FIRMWARE_TIMESTAMP_3 = 8'b11111010
        READ_FIRMWARE_REVISION_1 = 8'b11111011
        READ_FIRMWARE_REVISION_2 = 8'b11111100
        FW_TIMESTAMP_VALUE_1 = 16'b0001011100000101
        FW_TIMESTAMP_VALUE_2 = 16'b0010010000010110
        FW_TIMESTAMP_VALUE_3 = 16'b0001100010100101
        FW_REVISION_VALUE_1 = 16'b0000000100000101
        FW_REVISION_VALUE_2 = 16'b0000101000000001
        LED_DIRECTLY_FROM_DSP = 2'b00
        LED_FROM_COUNT_CLK = 2'b01
        LED_FROM_COUNT_WR_STORERD_VAL_1 = 2'b10
        LED_SLOLW_HEARTBEAT = 2'b11
        offset_to_add_to_ab = 0
    Found 16-bit register for signal <db_out_A3_reg>.
    Found 1-bit register for signal <data_from_A3_avail_reg>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Apps_3> synthesized.

Synthesizing Unit <DigOut_Apps>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/digout_apps.v".
        WRITE_STORED_VAL_1 = 8'b00000001
        WRITE_STORED_VAL_2 = 8'b00000010
        WRITE_RESET_COUNT_CLK = 8'b00000011
        WRITE_LED_FUNCTION = 8'b00000100
        WRITE_LED_DIRECTLY = 8'b00000101
        WRITE_DIGOUT_BANK_A_FUNCT = 8'b00000110
        WRITE_DIGOUT_BANK_B_FUNCT = 8'b00000111
        WRITE_DIGOUT_BANK_C_FUNCT = 8'b00001000
        WRITE_DIGOUT_BANK_D_FUNCT = 8'b00001001
        WRITE_DIGOUT_BANK_E_FUNCT = 8'b00001010
        WRITE_DIGOUT_BANK_F_FUNCT = 8'b00001011
        WRITE_DIFFOUT_1234_FUNCT = 8'b00001100
        WRITE_DIFFOUT_5678_FUNCT = 8'b00001101
        WRITE_DIGOUT_BANK_A_RAILS = 8'b00001110
        WRITE_DIGOUT_BANK_B_RAILS = 8'b00001111
        WRITE_DIGOUT_BANK_C_RAILS = 8'b00010000
        WRITE_DIGOUT_BANK_D_RAILS = 8'b00010001
        WRITE_DIGOUT_BANK_E_RAILS = 8'b00010010
        WRITE_DIGOUT_BANK_F_RAILS = 8'b00010011
        WRITE_DIGOUT_BANK_A_MODE = 8'b00010100
        WRITE_DIGOUT_BANK_B_MODE = 8'b00010101
        WRITE_DIGOUT_BANK_C_MODE = 8'b00010110
        WRITE_DIGOUT_BANK_D_MODE = 8'b00010111
        WRITE_DIGOUT_BANK_E_MODE = 8'b00011000
        WRITE_DIGOUT_BANK_F_MODE = 8'b00011001
        WRITE_DIGOUT_BANK_AB_STATE = 8'b00011010
        WRITE_DIGOUT_BANK_CD_STATE = 8'b00011011
        WRITE_DIGOUT_BANK_ED_STATE = 8'b00011100
        WRITE_DIFFOUT_ENABLE = 8'b00011101
        WRITE_DIFFOUT_STATE = 8'b00011110
        WRITE_TO_DAC = 8'b00100000
        WRITE_PWM_FREQ_LS16 = 8'b00110000
        WRITE_PWM_FREQ_MS16 = 8'b00110001
        WRITE_PWM_DTY_CYCL_LS16 = 8'b00110010
        WRITE_PWM_DTY_CYCL_MS16 = 8'b00110011
        WRITE_ENC1_FREQ_LS16 = 8'b00110100
        WRITE_ENC1_FREQ_MS16 = 8'b00110101
        WRITE_ENC1_INDEX_COUNT_LS16 = 8'b00110110
        WRITE_ENC1_INDEX_COUNT_MS16 = 8'b00110111
        WRITE_ENC1_DIR = 8'b00111000
        WRITE_ENC1_STOP_AFTER_LS16 = 8'b00111001
        WRITE_ENC1_STOP_AFTER_MS16 = 8'b00111010
        WRITE_ENC1_MANUAL_STOP = 8'b00111011
        WRITE_ENC2_FREQ_LS16 = 8'b00111100
        WRITE_ENC2_FREQ_MS16 = 8'b00111101
        WRITE_ENC2_INDEX_COUNT_LS16 = 8'b00111110
        WRITE_RELOAD_COUNT_CLK = 8'b00111111
        WRITE_ENC2_INDEX_COUNT_MS16 = 8'b01000000
        WRITE_ENC2_DIR = 8'b01000001
        WRITE_ENC2_STOP_AFTER_LS16 = 8'b01000010
        WRITE_ENC2_STOP_AFTER_MS16 = 8'b01000011
        WRITE_ENC2_MANUAL_STOP = 8'b01000100
        WRITE_HALL_FREQ_LS16 = 8'b01000101
        WRITE_HALL_FREQ_MS16 = 8'b01000110
        WRITE_HALL_DIR = 8'b01000111
        WRITE_HALL_PHASE = 8'b01001000
        READ_STORED_VAL_1 = 8'b00000101
        READ_STORED_VAL_2 = 8'b00000110
        READ_STORED_VAL_1XOR2 = 8'b00000111
        READ_COUNT_CLK_LOW = 8'b00001000
        READ_COUNT_CLK_HIGH = 8'b00001001
        READ_COUNT_WR_SV_1 = 8'b00001010
        READ_0x0000 = 8'b00001011
        READ_0xFFFF = 8'b00001100
        READ_0xA5A5 = 8'b00001101
        READ_0x5A5A = 8'b00001110
        READ_BUS_ID = 8'b00001111
        READ_FIRMWARE_TIMESTAMP_1 = 8'b11111000
        READ_FIRMWARE_TIMESTAMP_2 = 8'b11111001
        READ_FIRMWARE_TIMESTAMP_3 = 8'b11111010
        READ_FIRMWARE_REVISION_1 = 8'b11111011
        READ_FIRMWARE_REVISION_2 = 8'b11111100
        FW_TIMESTAMP_VALUE_1 = 16'b0001011100000101
        FW_TIMESTAMP_VALUE_2 = 16'b0010010000010110
        FW_TIMESTAMP_VALUE_3 = 16'b0001100010100101
        FW_REVISION_VALUE_1 = 16'b0000000100000101
        FW_REVISION_VALUE_2 = 16'b0000101000000001
        LED_DIRECTLY_FROM_DSP = 2'b00
        LED_FROM_COUNT_CLK = 2'b01
        LED_FROM_COUNT_WR_STORERD_VAL_1 = 2'b10
        LED_SLOLW_HEARTBEAT = 2'b11
    Found 1-bit register for signal <enc1_dir>.
    Found 1-bit register for signal <enc2_dir>.
    Found 1-bit register for signal <hall_phase>.
    Found 1-bit register for signal <hall_dir>.
    Found 32-bit register for signal <stored_pwm_freq>.
    Found 32-bit register for signal <stored_enc1_freq>.
    Found 32-bit register for signal <stored_enc1_index>.
    Found 32-bit register for signal <stored_enc2_freq>.
    Found 32-bit register for signal <stored_enc2_index>.
    Found 32-bit register for signal <stored_hall_freq>.
    Found 4-bit register for signal <stored_bank_b_rails>.
    Found 4-bit register for signal <stored_bank_c_rails>.
    Found 4-bit register for signal <stored_bank_d_rails>.
    Found 4-bit register for signal <stored_bank_e_rails>.
    Found 4-bit register for signal <stored_bank_f_rails>.
    Found 4-bit register for signal <stored_bank_a_rails>.
    Found 8-bit register for signal <stored_bank_a_mode>.
    Found 8-bit register for signal <stored_bank_b_mode>.
    Found 8-bit register for signal <stored_bank_c_mode>.
    Found 8-bit register for signal <stored_bank_d_mode>.
    Found 8-bit register for signal <stored_bank_e_mode>.
    Found 8-bit register for signal <stored_bank_f_mode>.
    Found 16-bit register for signal <stored_bank_b_funct>.
    Found 16-bit register for signal <stored_bank_c_funct>.
    Found 16-bit register for signal <stored_bank_d_funct>.
    Found 16-bit register for signal <stored_bank_e_funct>.
    Found 16-bit register for signal <stored_bank_f_funct>.
    Found 16-bit register for signal <stored_diff_1234_funct>.
    Found 16-bit register for signal <stored_diff_5678_funct>.
    Found 16-bit register for signal <stored_bank_a_funct>.
    Found 8-bit register for signal <stored_bank_ab_state>.
    Found 8-bit register for signal <stored_bank_cd_state>.
    Found 8-bit register for signal <stored_bank_ef_state>.
    Found 8-bit register for signal <stored_diff_state>.
    Found 2-bit register for signal <stored_diff_enable>.
    Found 32-bit register for signal <stored_enc1_stop_after>.
    Found 32-bit register for signal <stored_enc2_stop_after>.
    Found 32-bit register for signal <stored_pwm_dty_cycl>.
    Found 1-bit register for signal <enc1_manual_stop>.
    Found 1-bit register for signal <enc2_manual_stop>.
    Found 1-bit register for signal <rail_a_change_start>.
    Found 1-bit register for signal <rail_b_change_start>.
    Found 1-bit register for signal <rail_c_change_start>.
    Found 1-bit register for signal <rail_d_change_start>.
    Found 1-bit register for signal <rail_e_change_start>.
    Found 1-bit register for signal <rail_f_change_start>.
    Found 1-bit register for signal <pwm_reset>.
    Found 1-bit register for signal <enc1_reset>.
    Found 1-bit register for signal <enc2_reset>.
    Found 1-bit register for signal <hall_reset>.
    Summary:
	inferred 538 D-type flip-flop(s).
Unit <DigOut_Apps> synthesized.

Synthesizing Unit <DigOut_Rails>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/digout_rails.v".
        RAILS_DELAY_TIME_EXP = 16
    Found 5-bit register for signal <do_rails_reg>.
    Found 17-bit register for signal <do_rail_change_count>.
    Found 1-bit register for signal <rail_change_ack_reg>.
    Found 1-bit register for signal <do_rail_delay_active>.
    Found 17-bit adder for signal <n0036> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DigOut_Rails> synthesized.

Synthesizing Unit <DO_Pwm>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/do_pwm.v".
    Found 1-bit register for signal <pwm_counter<31>>.
    Found 1-bit register for signal <pwm_counter<30>>.
    Found 1-bit register for signal <pwm_counter<29>>.
    Found 1-bit register for signal <pwm_counter<28>>.
    Found 1-bit register for signal <pwm_counter<27>>.
    Found 1-bit register for signal <pwm_counter<26>>.
    Found 1-bit register for signal <pwm_counter<25>>.
    Found 1-bit register for signal <pwm_counter<24>>.
    Found 1-bit register for signal <pwm_counter<23>>.
    Found 1-bit register for signal <pwm_counter<22>>.
    Found 1-bit register for signal <pwm_counter<21>>.
    Found 1-bit register for signal <pwm_counter<20>>.
    Found 1-bit register for signal <pwm_counter<19>>.
    Found 1-bit register for signal <pwm_counter<18>>.
    Found 1-bit register for signal <pwm_counter<17>>.
    Found 1-bit register for signal <pwm_counter<16>>.
    Found 1-bit register for signal <pwm_counter<15>>.
    Found 1-bit register for signal <pwm_counter<14>>.
    Found 1-bit register for signal <pwm_counter<13>>.
    Found 1-bit register for signal <pwm_counter<12>>.
    Found 1-bit register for signal <pwm_counter<11>>.
    Found 1-bit register for signal <pwm_counter<10>>.
    Found 1-bit register for signal <pwm_counter<9>>.
    Found 1-bit register for signal <pwm_counter<8>>.
    Found 1-bit register for signal <pwm_counter<7>>.
    Found 1-bit register for signal <pwm_counter<6>>.
    Found 1-bit register for signal <pwm_counter<5>>.
    Found 1-bit register for signal <pwm_counter<4>>.
    Found 1-bit register for signal <pwm_counter<3>>.
    Found 1-bit register for signal <pwm_counter<2>>.
    Found 1-bit register for signal <pwm_counter<1>>.
    Found 1-bit register for signal <pwm_counter<0>>.
    Found 1-bit register for signal <pwm_output_reg>.
    Found 33-bit adder for signal <n0056> created at line 45.
    Found 32-bit comparator equal for signal <pwm_counter[31]_stored_pwm_freq[31]_equal_1_o> created at line 38
    Found 32-bit comparator not equal for signal <pwm_counter[31]_stored_pwm_dty_cycl[31]_equal_2_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <DO_Pwm> synthesized.

Synthesizing Unit <DO_Enc>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/do_enc.v".
        ENC_EDGE_1 = 2'b01
        ENC_EDGE_2 = 2'b10
        ENC_EDGE_3 = 2'b11
        ENC_EDGE_4 = 2'b00
    Found 2-bit register for signal <enc_pres_state>.
    Found 1-bit register for signal <enc_internal_clock>.
    Found 1-bit register for signal <enca_rising_edge>.
    Found 1-bit register for signal <enca_falling_edge>.
    Found 1-bit register for signal <stmac_saw_enc_clk_rising_edge>.
    Found 32-bit register for signal <enci_counter>.
    Found 1-bit register for signal <enci_output_reg>.
    Found 1-bit register for signal <saw_enca_rising_edge>.
    Found 1-bit register for signal <saw_enca_falling_edge>.
    Found 1-bit register for signal <halt_after_n_counts>.
    Found 1-bit register for signal <stopaft_saw_enc_clk_rising_edge>.
    Found 32-bit register for signal <enc_counter>.
    Found 1-bit register for signal <stop_after_n_counter<31>>.
    Found 1-bit register for signal <stop_after_n_counter<30>>.
    Found 1-bit register for signal <stop_after_n_counter<29>>.
    Found 1-bit register for signal <stop_after_n_counter<28>>.
    Found 1-bit register for signal <stop_after_n_counter<27>>.
    Found 1-bit register for signal <stop_after_n_counter<26>>.
    Found 1-bit register for signal <stop_after_n_counter<25>>.
    Found 1-bit register for signal <stop_after_n_counter<24>>.
    Found 1-bit register for signal <stop_after_n_counter<23>>.
    Found 1-bit register for signal <stop_after_n_counter<22>>.
    Found 1-bit register for signal <stop_after_n_counter<21>>.
    Found 1-bit register for signal <stop_after_n_counter<20>>.
    Found 1-bit register for signal <stop_after_n_counter<19>>.
    Found 1-bit register for signal <stop_after_n_counter<18>>.
    Found 1-bit register for signal <stop_after_n_counter<17>>.
    Found 1-bit register for signal <stop_after_n_counter<16>>.
    Found 1-bit register for signal <stop_after_n_counter<15>>.
    Found 1-bit register for signal <stop_after_n_counter<14>>.
    Found 1-bit register for signal <stop_after_n_counter<13>>.
    Found 1-bit register for signal <stop_after_n_counter<12>>.
    Found 1-bit register for signal <stop_after_n_counter<11>>.
    Found 1-bit register for signal <stop_after_n_counter<10>>.
    Found 1-bit register for signal <stop_after_n_counter<9>>.
    Found 1-bit register for signal <stop_after_n_counter<8>>.
    Found 1-bit register for signal <stop_after_n_counter<7>>.
    Found 1-bit register for signal <stop_after_n_counter<6>>.
    Found 1-bit register for signal <stop_after_n_counter<5>>.
    Found 1-bit register for signal <stop_after_n_counter<4>>.
    Found 1-bit register for signal <stop_after_n_counter<3>>.
    Found 1-bit register for signal <stop_after_n_counter<2>>.
    Found 1-bit register for signal <stop_after_n_counter<1>>.
    Found 1-bit register for signal <stop_after_n_counter<0>>.
    Found finite state machine <FSM_0> for signal <enc_pres_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <enci_counter[31]_GND_31_o_sub_48_OUT> created at line 249.
    Found 32-bit adder for signal <enc_counter[31]_GND_31_o_add_3_OUT> created at line 76.
    Found 32-bit adder for signal <enci_counter[31]_GND_31_o_add_37_OUT> created at line 227.
    Found 32-bit adder for signal <stop_after_n_counter[31]_GND_31_o_add_61_OUT> created at line 287.
    Found 32-bit comparator greater for signal <n0004> created at line 65
    Found 32-bit comparator lessequal for signal <n0056> created at line 222
    Found 32-bit comparator lessequal for signal <n0095> created at line 284
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DO_Enc> synthesized.

Synthesizing Unit <DO_Hall>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/do_hall.v".
        STATE_000 = 3'b000
        STATE_100 = 3'b100
        STATE_110 = 3'b110
        STATE_010 = 3'b010
        STATE_011 = 3'b011
        STATE_001 = 3'b001
        STATE_101 = 3'b101
        STATE_111 = 3'b111
    Found 3-bit register for signal <hall_pres_state>.
    Found 1-bit register for signal <hall_internal_clk>.
    Found 1-bit register for signal <stmac_saw_hall_clk_rising_edge>.
    Found 32-bit register for signal <hall_counter>.
    Found finite state machine <FSM_1> for signal <hall_pres_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <hall_counter[31]_GND_33_o_add_2_OUT> created at line 65.
    Found 32-bit comparator greater for signal <n0002> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DO_Hall> synthesized.

Synthesizing Unit <Func_Sel_AMux_Diff>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/func_sel_amux_diff.v".
        DO_FUNCT_LEVEL = 4'b0000
        DO_FUNCT_HALL_A = 4'b0001
        DO_FUNCT_HALL_B = 4'b0010
        DO_FUNCT_HALL_C = 4'b0011
        DO_FUNCT_ENC_A1 = 4'b0100
        DO_FUNCT_ENC_B1 = 4'b0101
        DO_FUNCT_ENC_I1 = 4'b0110
        DO_FUNCT_ENC_A2 = 4'b0111
        DO_FUNCT_ENC_B2 = 4'b1000
        DO_FUNCT_ENC_I2 = 4'b1001
        DO_FUNCT_PWM = 4'b1010
    Found 1-bit 13-to-1 multiplexer for signal <selected_function_sig_out_wire> created at line 41.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Func_Sel_AMux_Diff> synthesized.

Synthesizing Unit <DO_Funct_Sel_AMux_SE>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/do_funct_sel_amux_se.v".
        DO_FUNCT_LEVEL = 4'b0000
        DO_FUNCT_HALL_A = 4'b0001
        DO_FUNCT_HALL_B = 4'b0010
        DO_FUNCT_HALL_C = 4'b0011
        DO_FUNCT_ENC_A1 = 4'b0100
        DO_FUNCT_ENC_B1 = 4'b0101
        DO_FUNCT_ENC_I1 = 4'b0110
        DO_FUNCT_ENC_A2 = 4'b0111
        DO_FUNCT_ENC_B2 = 4'b1000
        DO_FUNCT_ENC_I2 = 4'b1001
        DO_FUNCT_PWM = 4'b1010
    Found 1-bit 13-to-1 multiplexer for signal <selected_function_sig_out_wire> created at line 47.
    Summary:
	inferred   5 Multiplexer(s).
Unit <DO_Funct_Sel_AMux_SE> synthesized.

Synthesizing Unit <DAC_Apps>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/dac_apps.v".
        WRITE_STORED_VAL_1 = 8'b00000001
        WRITE_STORED_VAL_2 = 8'b00000010
        WRITE_RESET_COUNT_CLK = 8'b00000011
        WRITE_LED_FUNCTION = 8'b00000100
        WRITE_LED_DIRECTLY = 8'b00000101
        WRITE_DIGOUT_BANK_A_FUNCT = 8'b00000110
        WRITE_DIGOUT_BANK_B_FUNCT = 8'b00000111
        WRITE_DIGOUT_BANK_C_FUNCT = 8'b00001000
        WRITE_DIGOUT_BANK_D_FUNCT = 8'b00001001
        WRITE_DIGOUT_BANK_E_FUNCT = 8'b00001010
        WRITE_DIGOUT_BANK_F_FUNCT = 8'b00001011
        WRITE_DIFFOUT_1234_FUNCT = 8'b00001100
        WRITE_DIFFOUT_5678_FUNCT = 8'b00001101
        WRITE_DIGOUT_BANK_A_RAILS = 8'b00001110
        WRITE_DIGOUT_BANK_B_RAILS = 8'b00001111
        WRITE_DIGOUT_BANK_C_RAILS = 8'b00010000
        WRITE_DIGOUT_BANK_D_RAILS = 8'b00010001
        WRITE_DIGOUT_BANK_E_RAILS = 8'b00010010
        WRITE_DIGOUT_BANK_F_RAILS = 8'b00010011
        WRITE_DIGOUT_BANK_A_MODE = 8'b00010100
        WRITE_DIGOUT_BANK_B_MODE = 8'b00010101
        WRITE_DIGOUT_BANK_C_MODE = 8'b00010110
        WRITE_DIGOUT_BANK_D_MODE = 8'b00010111
        WRITE_DIGOUT_BANK_E_MODE = 8'b00011000
        WRITE_DIGOUT_BANK_F_MODE = 8'b00011001
        WRITE_DIGOUT_BANK_AB_STATE = 8'b00011010
        WRITE_DIGOUT_BANK_CD_STATE = 8'b00011011
        WRITE_DIGOUT_BANK_ED_STATE = 8'b00011100
        WRITE_DIFFOUT_ENABLE = 8'b00011101
        WRITE_DIFFOUT_STATE = 8'b00011110
        WRITE_TO_DAC = 8'b00100000
        WRITE_PWM_FREQ_LS16 = 8'b00110000
        WRITE_PWM_FREQ_MS16 = 8'b00110001
        WRITE_PWM_DTY_CYCL_LS16 = 8'b00110010
        WRITE_PWM_DTY_CYCL_MS16 = 8'b00110011
        WRITE_ENC1_FREQ_LS16 = 8'b00110100
        WRITE_ENC1_FREQ_MS16 = 8'b00110101
        WRITE_ENC1_INDEX_COUNT_LS16 = 8'b00110110
        WRITE_ENC1_INDEX_COUNT_MS16 = 8'b00110111
        WRITE_ENC1_DIR = 8'b00111000
        WRITE_ENC1_STOP_AFTER_LS16 = 8'b00111001
        WRITE_ENC1_STOP_AFTER_MS16 = 8'b00111010
        WRITE_ENC1_MANUAL_STOP = 8'b00111011
        WRITE_ENC2_FREQ_LS16 = 8'b00111100
        WRITE_ENC2_FREQ_MS16 = 8'b00111101
        WRITE_ENC2_INDEX_COUNT_LS16 = 8'b00111110
        WRITE_RELOAD_COUNT_CLK = 8'b00111111
        WRITE_ENC2_INDEX_COUNT_MS16 = 8'b01000000
        WRITE_ENC2_DIR = 8'b01000001
        WRITE_ENC2_STOP_AFTER_LS16 = 8'b01000010
        WRITE_ENC2_STOP_AFTER_MS16 = 8'b01000011
        WRITE_ENC2_MANUAL_STOP = 8'b01000100
        WRITE_HALL_FREQ_LS16 = 8'b01000101
        WRITE_HALL_FREQ_MS16 = 8'b01000110
        WRITE_HALL_DIR = 8'b01000111
        WRITE_HALL_PHASE = 8'b01001000
        READ_STORED_VAL_1 = 8'b00000101
        READ_STORED_VAL_2 = 8'b00000110
        READ_STORED_VAL_1XOR2 = 8'b00000111
        READ_COUNT_CLK_LOW = 8'b00001000
        READ_COUNT_CLK_HIGH = 8'b00001001
        READ_COUNT_WR_SV_1 = 8'b00001010
        READ_0x0000 = 8'b00001011
        READ_0xFFFF = 8'b00001100
        READ_0xA5A5 = 8'b00001101
        READ_0x5A5A = 8'b00001110
        READ_BUS_ID = 8'b00001111
        READ_FIRMWARE_TIMESTAMP_1 = 8'b11111000
        READ_FIRMWARE_TIMESTAMP_2 = 8'b11111001
        READ_FIRMWARE_TIMESTAMP_3 = 8'b11111010
        READ_FIRMWARE_REVISION_1 = 8'b11111011
        READ_FIRMWARE_REVISION_2 = 8'b11111100
        FW_TIMESTAMP_VALUE_1 = 16'b0001011100000101
        FW_TIMESTAMP_VALUE_2 = 16'b0010010000010110
        FW_TIMESTAMP_VALUE_3 = 16'b0001100010100101
        FW_REVISION_VALUE_1 = 16'b0000000100000101
        FW_REVISION_VALUE_2 = 16'b0000101000000001
        LED_DIRECTLY_FROM_DSP = 2'b00
        LED_FROM_COUNT_CLK = 2'b01
        LED_FROM_COUNT_WR_STORERD_VAL_1 = 2'b10
        LED_SLOLW_HEARTBEAT = 2'b11
        DAC_VALUE_NEEDS_TX_INIT = 16'b1111111111111111
        TSM_idle = 2'b00
        TSM_got_data = 2'b01
        TSM_sending = 2'b10
        TSM_clean_up = 2'b11
        DAC7311_FORMAT = 2'b00
        AD5449_FORMAT_A = 2'b01
        AD5449_FORMAT_B = 2'b10
    Found 1-bit register for signal <dac_ad5449_clr_reg>.
    Found 16-bit register for signal <dac_value_needs_tx>.
    Found 192-bit register for signal <n0160[191:0]>.
    Found 16-bit register for signal <dac_index_mask>.
    Found 2-bit register for signal <tsm_state>.
    Found 2-bit register for signal <data_format_option>.
    Found 12-bit register for signal <dac_serial_data_in_reg>.
    Found 1-bit register for signal <clean_up_done>.
    Found 1-bit register for signal <tx_start_strobe_reg>.
    Found finite state machine <FSM_2> for signal <tsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | xclk (rising_edge)                             |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 241 D-type flip-flop(s).
	inferred  76 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DAC_Apps> synthesized.

Synthesizing Unit <Dac_Serial>.
    Related source file is "//boa/dhiggins$/new_test_board/firmware/dsp/main_processor/documentation/engineering/digital_test_station_tb3/fpga_program/xilinx_prj_tb3iomc_fpga1/rev_01.05.10_f1/tb3iomc_fpga1/dac_serial.v".
        idle = 2'b00
        tx_start = 2'b01
        tx_on = 2'b10
        iTrue = 1'b1
        iFalse = 1'b0
        max_serial_clk_count = 5'b11111
        DAC7311_FORMAT = 2'b00
        AD5449_FORMAT_A = 2'b01
        AD5449_FORMAT_B = 2'b10
    Found 1-bit register for signal <sync_reg>.
    Found 17-bit register for signal <tx_data>.
    Found 6-bit register for signal <clk_counter>.
    Found 2-bit register for signal <main_state>.
    Found 1-bit register for signal <serial_clk_reg>.
    Found finite state machine <FSM_3> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <clk_counter[5]_GND_38_o_add_19_OUT> created at line 139.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  60 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Dac_Serial> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 16-bit addsub                                         : 1
 17-bit adder                                          : 6
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 6-bit adder                                           : 2
# Registers                                            : 230
 1-bit register                                        : 159
 12-bit register                                       : 1
 16-bit register                                       : 16
 17-bit register                                       : 7
 192-bit register                                      : 1
 2-bit register                                        : 6
 32-bit register                                       : 16
 4-bit register                                        : 6
 5-bit register                                        : 6
 6-bit register                                        : 2
 8-bit register                                        : 10
# Comparators                                          : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 371
 1-bit 13-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 234
 12-bit 2-to-1 multiplexer                             : 31
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 15
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 21
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 5
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DO_Enc>.
The following registers are absorbed into counter <enc_counter>: 1 register on signal <enc_counter>.
Unit <DO_Enc> synthesized (advanced).

Synthesizing (advanced) Unit <DO_Hall>.
The following registers are absorbed into counter <hall_counter>: 1 register on signal <hall_counter>.
Unit <DO_Hall> synthesized (advanced).

Synthesizing (advanced) Unit <Dac_Serial>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
Unit <Dac_Serial> synthesized (advanced).

Synthesizing (advanced) Unit <More_Test>.
The following registers are absorbed into counter <count_wr_stored_val_1>: 1 register on signal <count_wr_stored_val_1>.
Unit <More_Test> synthesized (advanced).

Synthesizing (advanced) Unit <Tb3iomC_Fpga1_Top>.
The following registers are absorbed into counter <resetCounter>: 1 register on signal <resetCounter>.
Unit <Tb3iomC_Fpga1_Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 17-bit adder                                          : 6
 32-bit adder                                          : 5
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
# Counters                                             : 6
 16-bit updown counter                                 : 1
 32-bit up counter                                     : 3
 6-bit up counter                                      : 2
# Registers                                            : 1284
 Flip-Flops                                            : 1284
# Comparators                                          : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 725
 1-bit 13-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 623
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 15
 32-bit 2-to-1 multiplexer                             : 18
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 5
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <BDB/DO/DO_Enc_1/FSM_0> on signal <enc_pres_state[1:2]> with user encoding.
Optimizing FSM <BDB/DO/DO_Enc_2/FSM_0> on signal <enc_pres_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 11    | 11
 00    | 00
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <BDB/DO/DO_Hall_1/FSM_1> on signal <hall_pres_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 011
 101   | 010
 011   | 110
 110   | 111
 111   | 101
 010   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <BDB/DAC/FSM_2> on signal <tsm_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <BDB/DAC/Dac_Serial/FSM_3> on signal <main_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <db_out_A3_reg_3> in Unit <Apps_3> is equivalent to the following 3 FFs/Latches, which will be removed : <db_out_A3_reg_6> <db_out_A3_reg_14> <db_out_A3_reg_15> 
INFO:Xst:2261 - The FF/Latch <db_out_A3_reg_1> in Unit <Apps_3> is equivalent to the following 2 FFs/Latches, which will be removed : <db_out_A3_reg_4> <db_out_A3_reg_13> 
INFO:Xst:2261 - The FF/Latch <db_out_A3_reg_5> in Unit <Apps_3> is equivalent to the following FF/Latch, which will be removed : <db_out_A3_reg_7> 

Optimizing unit <Tb3iomC_Fpga1_Top> ...

Optimizing unit <Test_Apps> ...

Optimizing unit <More_Test> ...

Optimizing unit <Apps_3> ...

Optimizing unit <DigOut_Apps> ...

Optimizing unit <DigOut_Rails> ...

Optimizing unit <DO_Pwm> ...

Optimizing unit <DO_Enc> ...

Optimizing unit <DO_Hall> ...

Optimizing unit <DAC_Apps> ...
INFO:Xst:2261 - The FF/Latch <dac_index_mask_14> in Unit <DAC_Apps> is equivalent to the following FF/Latch, which will be removed : <data_format_option_1> 
INFO:Xst:2261 - The FF/Latch <dac_index_mask_15> in Unit <DAC_Apps> is equivalent to the following FF/Latch, which will be removed : <data_format_option_0> 

Optimizing unit <Dac_Serial> ...
WARNING:Xst:1710 - FF/Latch <resetCounter_5> (without init value) has a constant value of 0 in block <Tb3iomC_Fpga1_Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <BDB/DAC/Dac_Serial/serial_clk_reg> in Unit <Tb3iomC_Fpga1_Top> is equivalent to the following FF/Latch, which will be removed : <BDB/DAC/Dac_Serial/clk_counter_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Tb3iomC_Fpga1_Top, actual ratio is 51.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal xclk_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.
FlipFlop BDB/DAC/dac_ad5449_clr_reg has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1410
 Flip-Flops                                            : 1410

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Tb3iomC_Fpga1_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3344
#      GND                         : 1
#      INV                         : 80
#      LUT1                        : 277
#      LUT2                        : 241
#      LUT3                        : 161
#      LUT4                        : 647
#      LUT5                        : 148
#      LUT6                        : 698
#      MUXCY                       : 589
#      MUXF7                       : 37
#      VCC                         : 1
#      XORCY                       : 464
# FlipFlops/Latches                : 1410
#      FDC                         : 267
#      FDCE                        : 730
#      FDE                         : 37
#      FDP                         : 16
#      FDPE                        : 360
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 145
#      IBUF                        : 13
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 115
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1408  out of  11440    12%  
 Number of Slice LUTs:                 2252  out of   5720    39%  
    Number used as Logic:              2252  out of   5720    39%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2427
   Number with an unused Flip Flop:    1019  out of   2427    41%  
   Number with an unused LUT:           175  out of   2427     7%  
   Number of fully used LUT-FF pairs:  1233  out of   2427    50%  
   Number of unique control sets:        60

IO Utilization: 
 Number of IOs:                         145
 Number of bonded IOBs:                 145  out of    160    90%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkDspIn                           | IBUFG+BUFG             | 1126  |
clkDspIn                           | dcm0:CLK2X             | 284   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.318ns (Maximum Frequency: 75.086MHz)
   Minimum input arrival time before clock: 9.197ns
   Maximum output required time after clock: 8.891ns
   Maximum combinational path delay: 10.432ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDspIn'
  Clock period: 13.318ns (frequency: 75.086MHz)
  Total number of paths / destination ports: 250860 / 2438
-------------------------------------------------------------------------
Delay:               6.659ns (Levels of Logic = 5)
  Source:            BDB/DO/stored_enc2_stop_after_25 (FF)
  Destination:       BDB/DO/DO_Enc_2/stop_after_n_counter_0 (FF)
  Source Clock:      clkDspIn rising
  Destination Clock: clkDspIn rising 2.0X

  Data Path: BDB/DO/stored_enc2_stop_after_25 to BDB/DO/DO_Enc_2/stop_after_n_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.259  BDB/DO/stored_enc2_stop_after_25 (BDB/DO/stored_enc2_stop_after_25)
     LUT6:I0->O            1   0.254   1.112  BDB/DO/DO_Enc_2/_n0220<31>5 (BDB/DO/DO_Enc_2/_n0220<31>4)
     LUT6:I1->O            2   0.254   0.726  BDB/DO/DO_Enc_2/_n0220<31>7 (BDB/DO/DO_Enc_2/_n0220)
     LUT3:I2->O            1   0.254   0.000  BDB/DO/DO_Enc_2/Mmux_stop_after_n_counter[31]_GND_31_o_mux_66_OUT1011_lut (BDB/DO/DO_Enc_2/Mmux_stop_after_n_counter[31]_GND_31_o_mux_66_OUT1011_lut)
     MUXCY:S->O           32   0.427   1.520  BDB/DO/DO_Enc_2/Mmux_stop_after_n_counter[31]_GND_31_o_mux_66_OUT1011_cy (BDB/DO/DO_Enc_2/Mmux_stop_after_n_counter[31]_GND_31_o_mux_66_OUT101)
     LUT4:I3->O            1   0.254   0.000  BDB/DO/DO_Enc_2/Mmux_stop_after_n_counter[31]_GND_31_o_mux_66_OUT210 (BDB/DO/DO_Enc_2/stop_after_n_counter[31]_GND_31_o_mux_66_OUT<10>)
     FDC:D                     0.074          BDB/DO/DO_Enc_2/stop_after_n_counter_10
    ----------------------------------------
    Total                      6.659ns (2.042ns logic, 4.617ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkDspIn'
  Total number of paths / destination ports: 17475 / 3088
-------------------------------------------------------------------------
Offset:              9.197ns (Levels of Logic = 5)
  Source:            ab<0> (PAD)
  Destination:       BDB/DO/stored_enc2_freq_31 (FF)
  Destination Clock: clkDspIn rising

  Data Path: ab<0> to BDB/DO/stored_enc2_freq_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           290   1.328   2.712  ab_0_IBUF (ab_0_IBUF)
     LUT5:I1->O            8   0.254   1.220  BDB/DO/ab[7]_GND_26_o_equal_11_o<7>21 (BDB/DO/ab[7]_GND_26_o_equal_11_o<7>2)
     LUT4:I0->O           18   0.254   1.665  BDB/DO/ab[7]_GND_26_o_equal_38_o<7>1 (BDB/DO/ab[7]_GND_26_o_equal_38_o)
     LUT6:I1->O           16   0.254   1.182  BDB/DO/ab[7]_stored_enc2_freq[31]_select_92_OUT<16>1 (BDB/DO/ab[7]_stored_enc2_freq[31]_select_92_OUT<16>1)
     LUT4:I3->O            1   0.254   0.000  BDB/DO/ab[7]_stored_enc2_freq[31]_select_92_OUT<16>2 (BDB/DO/ab[7]_stored_enc2_freq[31]_select_92_OUT<16>)
     FDPE:D                    0.074          BDB/DO/stored_enc2_freq_16
    ----------------------------------------
    Total                      9.197ns (2.418ns logic, 6.779ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkDspIn'
  Total number of paths / destination ports: 1637 / 131
-------------------------------------------------------------------------
Offset:              8.891ns (Levels of Logic = 5)
  Source:            BDB/DO/DO_Hall_1/hall_pres_state_FSM_FFd1 (FF)
  Destination:       dig_out_a_top<3> (PAD)
  Source Clock:      clkDspIn rising 2.0X

  Data Path: BDB/DO/DO_Hall_1/hall_pres_state_FSM_FFd1 to dig_out_a_top<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.069  BDB/DO/DO_Hall_1/hall_pres_state_FSM_FFd1 (BDB/DO/DO_Hall_1/hall_pres_state_FSM_FFd1)
     LUT5:I2->O           32   0.235   1.796  BDB/DO/DO_Hall_1/Mmux_hall_a_output11 (BDB/DO/hall_a_output)
     LUT6:I2->O            1   0.254   0.000  BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_7 (BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_7)
     MUXF7:I0->O           2   0.163   1.002  BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_5_f7 (BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_5_f7)
     LUT6:I2->O            1   0.254   0.681  BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_signal_out_top1 (dig_out_f_top_3_OBUF)
     OBUF:I->O                 2.912          dig_out_f_top_3_OBUF (dig_out_f_top<3>)
    ----------------------------------------
    Total                      8.891ns (4.343ns logic, 4.548ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1120 / 56
-------------------------------------------------------------------------
Delay:               10.432ns (Levels of Logic = 6)
  Source:            dsp_reset (PAD)
  Destination:       dig_out_a_top<3> (PAD)

  Data Path: dsp_reset to dig_out_a_top<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.328   1.788  dsp_reset_IBUF (dsp_reset_IBUF)
     LUT5:I0->O           32   0.254   1.796  BDB/DO/DO_Hall_1/Mmux_hall_a_output11 (BDB/DO/hall_a_output)
     LUT6:I2->O            1   0.254   0.000  BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_7 (BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_7)
     MUXF7:I0->O           2   0.163   1.002  BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_5_f7 (BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_sig_out_wire_5_f7)
     LUT6:I2->O            1   0.254   0.681  BDB/DO/Funct_Sel_DO_F4/Mmux_selected_function_signal_out_top1 (dig_out_f_top_3_OBUF)
     OBUF:I->O                 2.912          dig_out_f_top_3_OBUF (dig_out_f_top<3>)
    ----------------------------------------
    Total                     10.432ns (5.165ns logic, 5.267ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkDspIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkDspIn       |    7.532|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.25 secs
 
--> 

Total memory usage is 145752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    6 (   0 filtered)

