

================================================================
== Vitis HLS Report for 'compute_and_insert_ip_checksum'
================================================================
* Date:           Wed Nov  3 14:22:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.816 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.400 ns|  12.400 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln227 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:227]   --->   Operation 14 'specpipeline' 'specpipeline_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ip_header_out, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 15 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %tmp_i, void %compute_and_insert_ip_checksum.exit, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:249]   --->   Operation 16 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%ip_header_out_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ip_header_out" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'ip_header_out_read' <Predicate = (tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = trunc i1024 %ip_header_out_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'trunc' 'currWord_data_V_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %ip_header_out_read"   --->   Operation 19 'trunc' 'trunc_ln674' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_i_i_i = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln674, i1 0"   --->   Operation 20 'bitconcatenate' 'mul_i_i_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 8, i32 15"   --->   Operation 21 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i1024 %ip_header_out_read"   --->   Operation 22 'trunc' 'trunc_ln674_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_2, i8 %p_Result_i"   --->   Operation 23 'bitconcatenate' 'p_Result_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%icmp_ln1057 = icmp_ne  i4 %trunc_ln674, i4 0"   --->   Operation 24 'icmp' 'icmp_ln1057' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.24ns)   --->   "%lhs = select i1 %icmp_ln1057, i16 %p_Result_s, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 25 'select' 'lhs' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_14_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 24, i32 31"   --->   Operation 26 'partselect' 'p_Result_14_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_15_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 16, i32 23"   --->   Operation 27 'partselect' 'p_Result_15_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_15_i, i8 %p_Result_14_i"   --->   Operation 28 'bitconcatenate' 'p_Result_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln1057_1 = icmp_ne  i4 %trunc_ln674, i4 0"   --->   Operation 29 'icmp' 'icmp_ln1057_1' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.24ns)   --->   "%rhs = select i1 %icmp_ln1057_1, i16 %p_Result_13, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 30 'select' 'rhs' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_16_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 40, i32 47"   --->   Operation 31 'partselect' 'p_Result_16_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_17_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 32, i32 39"   --->   Operation 32 'partselect' 'p_Result_17_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_17_i, i8 %p_Result_16_i"   --->   Operation 33 'bitconcatenate' 'p_Result_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %ip_header_out_read, i32 1, i32 3"   --->   Operation 34 'partselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.49ns)   --->   "%icmp_ln1057_2 = icmp_ne  i3 %tmp, i3 0"   --->   Operation 35 'icmp' 'icmp_ln1057_2' <Predicate = (tmp_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.24ns)   --->   "%lhs_1 = select i1 %icmp_ln1057_2, i16 %p_Result_14, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 36 'select' 'lhs_1' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_18_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 56, i32 63"   --->   Operation 37 'partselect' 'p_Result_18_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_19_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 48, i32 55"   --->   Operation 38 'partselect' 'p_Result_19_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_19_i, i8 %p_Result_18_i"   --->   Operation 39 'bitconcatenate' 'p_Result_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %ip_header_out_read, i32 1, i32 3"   --->   Operation 40 'partselect' 'tmp_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.49ns)   --->   "%icmp_ln1057_3 = icmp_ne  i3 %tmp_15, i3 0"   --->   Operation 41 'icmp' 'icmp_ln1057_3' <Predicate = (tmp_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.24ns)   --->   "%rhs_1 = select i1 %icmp_ln1057_3, i16 %p_Result_15, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 42 'select' 'rhs_1' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln1057_4 = icmp_ugt  i4 %trunc_ln674, i4 2"   --->   Operation 43 'icmp' 'icmp_ln1057_4' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%p_Result_22_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 104, i32 111"   --->   Operation 44 'partselect' 'p_Result_22_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%p_Result_23_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 96, i32 103"   --->   Operation 45 'partselect' 'p_Result_23_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%p_Result_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_23_i, i8 %p_Result_22_i"   --->   Operation 46 'bitconcatenate' 'p_Result_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i1024.i32.i32, i1024 %ip_header_out_read, i32 2, i32 3"   --->   Operation 47 'partselect' 'tmp_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.34ns)   --->   "%icmp_ln1057_5 = icmp_ne  i2 %tmp_16, i2 0"   --->   Operation 48 'icmp' 'icmp_ln1057_5' <Predicate = (tmp_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%lhs_2 = select i1 %icmp_ln1057_5, i16 %p_Result_17, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 49 'select' 'lhs_2' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%p_Result_24_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 120, i32 127"   --->   Operation 50 'partselect' 'p_Result_24_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%p_Result_25_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 112, i32 119"   --->   Operation 51 'partselect' 'p_Result_25_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%p_Result_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_25_i, i8 %p_Result_24_i"   --->   Operation 52 'bitconcatenate' 'p_Result_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i1024.i32.i32, i1024 %ip_header_out_read, i32 2, i32 3"   --->   Operation 53 'partselect' 'tmp_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.34ns)   --->   "%icmp_ln1057_6 = icmp_ne  i2 %tmp_17, i2 0"   --->   Operation 54 'icmp' 'icmp_ln1057_6' <Predicate = (tmp_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%rhs_2 = select i1 %icmp_ln1057_6, i16 %p_Result_18, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 55 'select' 'rhs_2' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 136, i32 143"   --->   Operation 56 'partselect' 'p_Result_26_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_27_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 128, i32 135"   --->   Operation 57 'partselect' 'p_Result_27_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_27_i, i8 %p_Result_26_i"   --->   Operation 58 'bitconcatenate' 'p_Result_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.65ns)   --->   "%icmp_ln1057_7 = icmp_ugt  i4 %trunc_ln674, i4 4"   --->   Operation 59 'icmp' 'icmp_ln1057_7' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.24ns)   --->   "%lhs_3 = select i1 %icmp_ln1057_7, i16 %p_Result_19, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 60 'select' 'lhs_3' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 152, i32 159"   --->   Operation 61 'partselect' 'p_Result_28_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_29_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 144, i32 151"   --->   Operation 62 'partselect' 'p_Result_29_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_29_i, i8 %p_Result_28_i"   --->   Operation 63 'bitconcatenate' 'p_Result_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.63ns)   --->   "%icmp_ln1057_8 = icmp_ugt  i5 %mul_i_i_i, i5 9"   --->   Operation 64 'icmp' 'icmp_ln1057_8' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.24ns)   --->   "%rhs_3 = select i1 %icmp_ln1057_8, i16 %p_Result_20, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 65 'select' 'rhs_3' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_30_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 168, i32 175"   --->   Operation 66 'partselect' 'p_Result_30_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_31_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 160, i32 167"   --->   Operation 67 'partselect' 'p_Result_31_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_31_i, i8 %p_Result_30_i"   --->   Operation 68 'bitconcatenate' 'p_Result_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln1057_9 = icmp_ugt  i4 %trunc_ln674, i4 5"   --->   Operation 69 'icmp' 'icmp_ln1057_9' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.24ns)   --->   "%lhs_4 = select i1 %icmp_ln1057_9, i16 %p_Result_21, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 70 'select' 'lhs_4' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_32_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 184, i32 191"   --->   Operation 71 'partselect' 'p_Result_32_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_33_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 176, i32 183"   --->   Operation 72 'partselect' 'p_Result_33_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_33_i, i8 %p_Result_32_i"   --->   Operation 73 'bitconcatenate' 'p_Result_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.63ns)   --->   "%icmp_ln1057_10 = icmp_ugt  i5 %mul_i_i_i, i5 11"   --->   Operation 74 'icmp' 'icmp_ln1057_10' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.24ns)   --->   "%rhs_4 = select i1 %icmp_ln1057_10, i16 %p_Result_22, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 75 'select' 'rhs_4' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_34_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 200, i32 207"   --->   Operation 76 'partselect' 'p_Result_34_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_35_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 192, i32 199"   --->   Operation 77 'partselect' 'p_Result_35_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_35_i, i8 %p_Result_34_i"   --->   Operation 78 'bitconcatenate' 'p_Result_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.65ns)   --->   "%icmp_ln1057_11 = icmp_ugt  i4 %trunc_ln674, i4 6"   --->   Operation 79 'icmp' 'icmp_ln1057_11' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.24ns)   --->   "%lhs_5 = select i1 %icmp_ln1057_11, i16 %p_Result_23, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 80 'select' 'lhs_5' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_36_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 216, i32 223"   --->   Operation 81 'partselect' 'p_Result_36_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_37_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 208, i32 215"   --->   Operation 82 'partselect' 'p_Result_37_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_37_i, i8 %p_Result_36_i"   --->   Operation 83 'bitconcatenate' 'p_Result_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln1057_12 = icmp_ugt  i5 %mul_i_i_i, i5 13"   --->   Operation 84 'icmp' 'icmp_ln1057_12' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.24ns)   --->   "%rhs_5 = select i1 %icmp_ln1057_12, i16 %p_Result_24, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 85 'select' 'rhs_5' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_38_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 232, i32 239"   --->   Operation 86 'partselect' 'p_Result_38_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_39_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 224, i32 231"   --->   Operation 87 'partselect' 'p_Result_39_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_39_i, i8 %p_Result_38_i"   --->   Operation 88 'bitconcatenate' 'p_Result_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ip_header_out_read, i32 3"   --->   Operation 89 'bitselect' 'tmp_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.24ns)   --->   "%lhs_6 = select i1 %tmp_18, i16 %p_Result_25, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 90 'select' 'lhs_6' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_40_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 248, i32 255"   --->   Operation 91 'partselect' 'p_Result_40_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_41_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 240, i32 247"   --->   Operation 92 'partselect' 'p_Result_41_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_41_i, i8 %p_Result_40_i"   --->   Operation 93 'bitconcatenate' 'p_Result_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.24ns)   --->   "%rhs_6 = select i1 %tmp_18, i16 %p_Result_26, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 94 'select' 'rhs_6' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_42_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 264, i32 271"   --->   Operation 95 'partselect' 'p_Result_42_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_43_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 256, i32 263"   --->   Operation 96 'partselect' 'p_Result_43_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_43_i, i8 %p_Result_42_i"   --->   Operation 97 'bitconcatenate' 'p_Result_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.65ns)   --->   "%icmp_ln1057_13 = icmp_ugt  i4 %trunc_ln674, i4 8"   --->   Operation 98 'icmp' 'icmp_ln1057_13' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.24ns)   --->   "%lhs_7 = select i1 %icmp_ln1057_13, i16 %p_Result_27, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 99 'select' 'lhs_7' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_44_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 280, i32 287"   --->   Operation 100 'partselect' 'p_Result_44_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_45_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 272, i32 279"   --->   Operation 101 'partselect' 'p_Result_45_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_45_i, i8 %p_Result_44_i"   --->   Operation 102 'bitconcatenate' 'p_Result_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.63ns)   --->   "%icmp_ln1057_14 = icmp_ugt  i5 %mul_i_i_i, i5 17"   --->   Operation 103 'icmp' 'icmp_ln1057_14' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.24ns)   --->   "%rhs_7 = select i1 %icmp_ln1057_14, i16 %p_Result_28, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 104 'select' 'rhs_7' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_46_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 296, i32 303"   --->   Operation 105 'partselect' 'p_Result_46_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_47_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 288, i32 295"   --->   Operation 106 'partselect' 'p_Result_47_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_47_i, i8 %p_Result_46_i"   --->   Operation 107 'bitconcatenate' 'p_Result_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.65ns)   --->   "%icmp_ln1057_15 = icmp_ugt  i4 %trunc_ln674, i4 9"   --->   Operation 108 'icmp' 'icmp_ln1057_15' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.24ns)   --->   "%lhs_8 = select i1 %icmp_ln1057_15, i16 %p_Result_29, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 109 'select' 'lhs_8' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_48_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 312, i32 319"   --->   Operation 110 'partselect' 'p_Result_48_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_49_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 304, i32 311"   --->   Operation 111 'partselect' 'p_Result_49_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_49_i, i8 %p_Result_48_i"   --->   Operation 112 'bitconcatenate' 'p_Result_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.63ns)   --->   "%icmp_ln1057_16 = icmp_ugt  i5 %mul_i_i_i, i5 19"   --->   Operation 113 'icmp' 'icmp_ln1057_16' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.24ns)   --->   "%rhs_8 = select i1 %icmp_ln1057_16, i16 %p_Result_30, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 114 'select' 'rhs_8' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_50_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 328, i32 335"   --->   Operation 115 'partselect' 'p_Result_50_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_51_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 320, i32 327"   --->   Operation 116 'partselect' 'p_Result_51_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_51_i, i8 %p_Result_50_i"   --->   Operation 117 'bitconcatenate' 'p_Result_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln1057_17 = icmp_ugt  i4 %trunc_ln674, i4 10"   --->   Operation 118 'icmp' 'icmp_ln1057_17' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.24ns)   --->   "%lhs_9 = select i1 %icmp_ln1057_17, i16 %p_Result_31, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 119 'select' 'lhs_9' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_52_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 344, i32 351"   --->   Operation 120 'partselect' 'p_Result_52_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_53_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 336, i32 343"   --->   Operation 121 'partselect' 'p_Result_53_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_53_i, i8 %p_Result_52_i"   --->   Operation 122 'bitconcatenate' 'p_Result_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.63ns)   --->   "%icmp_ln1057_18 = icmp_ugt  i5 %mul_i_i_i, i5 21"   --->   Operation 123 'icmp' 'icmp_ln1057_18' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.24ns)   --->   "%rhs_9 = select i1 %icmp_ln1057_18, i16 %p_Result_32, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 124 'select' 'rhs_9' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_54_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 360, i32 367"   --->   Operation 125 'partselect' 'p_Result_54_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_55_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 352, i32 359"   --->   Operation 126 'partselect' 'p_Result_55_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_55_i, i8 %p_Result_54_i"   --->   Operation 127 'bitconcatenate' 'p_Result_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.65ns)   --->   "%icmp_ln1057_19 = icmp_ugt  i4 %trunc_ln674, i4 11"   --->   Operation 128 'icmp' 'icmp_ln1057_19' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.24ns)   --->   "%lhs_10 = select i1 %icmp_ln1057_19, i16 %p_Result_33, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 129 'select' 'lhs_10' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_56_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 376, i32 383"   --->   Operation 130 'partselect' 'p_Result_56_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_57_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 368, i32 375"   --->   Operation 131 'partselect' 'p_Result_57_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_57_i, i8 %p_Result_56_i"   --->   Operation 132 'bitconcatenate' 'p_Result_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.63ns)   --->   "%icmp_ln1057_20 = icmp_ugt  i5 %mul_i_i_i, i5 23"   --->   Operation 133 'icmp' 'icmp_ln1057_20' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.24ns)   --->   "%rhs_10 = select i1 %icmp_ln1057_20, i16 %p_Result_34, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 134 'select' 'rhs_10' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_58_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 392, i32 399"   --->   Operation 135 'partselect' 'p_Result_58_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_59_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 384, i32 391"   --->   Operation 136 'partselect' 'p_Result_59_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_59_i, i8 %p_Result_58_i"   --->   Operation 137 'bitconcatenate' 'p_Result_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln1057_21 = icmp_ugt  i4 %trunc_ln674, i4 12"   --->   Operation 138 'icmp' 'icmp_ln1057_21' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.24ns)   --->   "%lhs_11 = select i1 %icmp_ln1057_21, i16 %p_Result_35, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 139 'select' 'lhs_11' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_60_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 408, i32 415"   --->   Operation 140 'partselect' 'p_Result_60_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_61_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 400, i32 407"   --->   Operation 141 'partselect' 'p_Result_61_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_61_i, i8 %p_Result_60_i"   --->   Operation 142 'bitconcatenate' 'p_Result_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.63ns)   --->   "%icmp_ln1057_22 = icmp_ugt  i5 %mul_i_i_i, i5 25"   --->   Operation 143 'icmp' 'icmp_ln1057_22' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.24ns)   --->   "%rhs_11 = select i1 %icmp_ln1057_22, i16 %p_Result_36, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 144 'select' 'rhs_11' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_62_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 424, i32 431"   --->   Operation 145 'partselect' 'p_Result_62_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_63_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 416, i32 423"   --->   Operation 146 'partselect' 'p_Result_63_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_63_i, i8 %p_Result_62_i"   --->   Operation 147 'bitconcatenate' 'p_Result_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.65ns)   --->   "%icmp_ln1057_23 = icmp_ugt  i4 %trunc_ln674, i4 13"   --->   Operation 148 'icmp' 'icmp_ln1057_23' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.24ns)   --->   "%lhs_12 = select i1 %icmp_ln1057_23, i16 %p_Result_37, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 149 'select' 'lhs_12' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_64_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 440, i32 447"   --->   Operation 150 'partselect' 'p_Result_64_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_65_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 432, i32 439"   --->   Operation 151 'partselect' 'p_Result_65_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_65_i, i8 %p_Result_64_i"   --->   Operation 152 'bitconcatenate' 'p_Result_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.63ns)   --->   "%icmp_ln1057_24 = icmp_ugt  i5 %mul_i_i_i, i5 27"   --->   Operation 153 'icmp' 'icmp_ln1057_24' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.24ns)   --->   "%rhs_12 = select i1 %icmp_ln1057_24, i16 %p_Result_38, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 154 'select' 'rhs_12' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_66_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 456, i32 463"   --->   Operation 155 'partselect' 'p_Result_66_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_67_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 448, i32 455"   --->   Operation 156 'partselect' 'p_Result_67_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_67_i, i8 %p_Result_66_i"   --->   Operation 157 'bitconcatenate' 'p_Result_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.65ns)   --->   "%icmp_ln1057_25 = icmp_eq  i4 %trunc_ln674, i4 15"   --->   Operation 158 'icmp' 'icmp_ln1057_25' <Predicate = (tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.24ns)   --->   "%lhs_13 = select i1 %icmp_ln1057_25, i16 %p_Result_39, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 159 'select' 'lhs_13' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_68_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 472, i32 479"   --->   Operation 160 'partselect' 'p_Result_68_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_69_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 464, i32 471"   --->   Operation 161 'partselect' 'p_Result_69_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_69_i, i8 %p_Result_68_i"   --->   Operation 162 'bitconcatenate' 'p_Result_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.24ns)   --->   "%rhs_13 = select i1 %icmp_ln1057_25, i16 %p_Result_40, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 163 'select' 'rhs_13' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%zext_ln225_4 = zext i16 %lhs_2"   --->   Operation 164 'zext' 'zext_ln225_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node ret_25)   --->   "%zext_ln225_5 = zext i16 %rhs_2"   --->   Operation 165 'zext' 'zext_ln225_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.78ns) (out node of the LUT)   --->   "%ret_25 = add i17 %zext_ln225_5, i17 %zext_ln225_4"   --->   Operation 166 'add' 'ret_25' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %ip_header_out_read, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 167 'partselect' 'tmp_8' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node ret_38)   --->   "%p_Result_20_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 72, i32 79"   --->   Operation 168 'partselect' 'p_Result_20_i' <Predicate = (tmp_i & icmp_ln1057_4)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node ret_38)   --->   "%p_Result_21_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 64, i32 71"   --->   Operation 169 'partselect' 'p_Result_21_i' <Predicate = (tmp_i & icmp_ln1057_4)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node ret_38)   --->   "%p_Result_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_21_i, i8 %p_Result_20_i"   --->   Operation 170 'bitconcatenate' 'p_Result_16' <Predicate = (tmp_i & icmp_ln1057_4)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node ret_38)   --->   "%rhs_15 = select i1 %icmp_ln1057_4, i16 %p_Result_16, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 171 'select' 'rhs_15' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i16 %lhs"   --->   Operation 172 'zext' 'zext_ln225' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i16 %rhs"   --->   Operation 173 'zext' 'zext_ln225_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.78ns)   --->   "%add_ln1525_1 = add i16 %rhs, i16 %lhs"   --->   Operation 174 'add' 'add_ln1525_1' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.78ns)   --->   "%ret = add i17 %zext_ln225_1, i17 %zext_ln225"   --->   Operation 175 'add' 'ret' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i16 %lhs_1"   --->   Operation 176 'zext' 'zext_ln225_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i16 %rhs_1"   --->   Operation 177 'zext' 'zext_ln225_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.78ns)   --->   "%add_ln1525_3 = add i16 %rhs_1, i16 %lhs_1"   --->   Operation 178 'add' 'add_ln1525_3' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.78ns)   --->   "%ret_24 = add i17 %zext_ln225_3, i17 %zext_ln225_2"   --->   Operation 179 'add' 'ret_24' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i16 %lhs_3"   --->   Operation 180 'zext' 'zext_ln225_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i16 %rhs_3"   --->   Operation 181 'zext' 'zext_ln225_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_6 = add i16 %rhs_3, i16 %lhs_3"   --->   Operation 182 'add' 'add_ln1525_6' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/1] (0.78ns)   --->   "%ret_26 = add i17 %zext_ln225_7, i17 %zext_ln225_6"   --->   Operation 183 'add' 'ret_26' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i16 %lhs_4"   --->   Operation 184 'zext' 'zext_ln225_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i16 %rhs_4"   --->   Operation 185 'zext' 'zext_ln225_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.78ns)   --->   "%add_ln1525_8 = add i16 %rhs_4, i16 %lhs_4"   --->   Operation 186 'add' 'add_ln1525_8' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.78ns)   --->   "%ret_27 = add i17 %zext_ln225_9, i17 %zext_ln225_8"   --->   Operation 187 'add' 'ret_27' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln225_10 = zext i16 %lhs_5"   --->   Operation 188 'zext' 'zext_ln225_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln225_11 = zext i16 %rhs_5"   --->   Operation 189 'zext' 'zext_ln225_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_10 = add i16 %rhs_5, i16 %lhs_5"   --->   Operation 190 'add' 'add_ln1525_10' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.78ns)   --->   "%ret_28 = add i17 %zext_ln225_11, i17 %zext_ln225_10"   --->   Operation 191 'add' 'ret_28' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln225_12 = zext i16 %lhs_6"   --->   Operation 192 'zext' 'zext_ln225_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln225_13 = zext i16 %rhs_6"   --->   Operation 193 'zext' 'zext_ln225_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.78ns)   --->   "%add_ln1525_12 = add i16 %rhs_6, i16 %lhs_6"   --->   Operation 194 'add' 'add_ln1525_12' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.78ns)   --->   "%ret_29 = add i17 %zext_ln225_13, i17 %zext_ln225_12"   --->   Operation 195 'add' 'ret_29' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln225_14 = zext i16 %lhs_7"   --->   Operation 196 'zext' 'zext_ln225_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln225_15 = zext i16 %rhs_7"   --->   Operation 197 'zext' 'zext_ln225_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln1525_15 = add i16 %rhs_7, i16 %lhs_7"   --->   Operation 198 'add' 'add_ln1525_15' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.78ns)   --->   "%ret_30 = add i17 %zext_ln225_15, i17 %zext_ln225_14"   --->   Operation 199 'add' 'ret_30' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln225_16 = zext i16 %lhs_8"   --->   Operation 200 'zext' 'zext_ln225_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln225_17 = zext i16 %rhs_8"   --->   Operation 201 'zext' 'zext_ln225_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln1525_18 = add i16 %rhs_8, i16 %lhs_8"   --->   Operation 202 'add' 'add_ln1525_18' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.78ns)   --->   "%ret_31 = add i17 %zext_ln225_17, i17 %zext_ln225_16"   --->   Operation 203 'add' 'ret_31' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln225_18 = zext i16 %lhs_9"   --->   Operation 204 'zext' 'zext_ln225_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln225_19 = zext i16 %rhs_9"   --->   Operation 205 'zext' 'zext_ln225_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_22 = add i16 %rhs_9, i16 %lhs_9"   --->   Operation 206 'add' 'add_ln1525_22' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.78ns)   --->   "%ret_32 = add i17 %zext_ln225_19, i17 %zext_ln225_18"   --->   Operation 207 'add' 'ret_32' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln225_20 = zext i16 %lhs_10"   --->   Operation 208 'zext' 'zext_ln225_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln225_21 = zext i16 %rhs_10"   --->   Operation 209 'zext' 'zext_ln225_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.78ns)   --->   "%add_ln1525_28 = add i16 %rhs_10, i16 %lhs_10"   --->   Operation 210 'add' 'add_ln1525_28' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.78ns)   --->   "%ret_33 = add i17 %zext_ln225_21, i17 %zext_ln225_20"   --->   Operation 211 'add' 'ret_33' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln225_22 = zext i16 %lhs_11"   --->   Operation 212 'zext' 'zext_ln225_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln225_23 = zext i16 %rhs_11"   --->   Operation 213 'zext' 'zext_ln225_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_35 = add i16 %rhs_11, i16 %lhs_11"   --->   Operation 214 'add' 'add_ln1525_35' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (0.78ns)   --->   "%ret_34 = add i17 %zext_ln225_23, i17 %zext_ln225_22"   --->   Operation 215 'add' 'ret_34' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln225_24 = zext i16 %lhs_12"   --->   Operation 216 'zext' 'zext_ln225_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln225_25 = zext i16 %rhs_12"   --->   Operation 217 'zext' 'zext_ln225_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln1525_37 = add i16 %rhs_12, i16 %lhs_12"   --->   Operation 218 'add' 'add_ln1525_37' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.78ns)   --->   "%ret_35 = add i17 %zext_ln225_25, i17 %zext_ln225_24"   --->   Operation 219 'add' 'ret_35' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln225_26 = zext i16 %lhs_13"   --->   Operation 220 'zext' 'zext_ln225_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln225_27 = zext i16 %rhs_13"   --->   Operation 221 'zext' 'zext_ln225_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_14 = add i16 %rhs_13, i16 %lhs_13"   --->   Operation 222 'add' 'add_ln1525_14' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.78ns)   --->   "%ret_36 = add i17 %zext_ln225_27, i17 %zext_ln225_26"   --->   Operation 223 'add' 'ret_36' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln225_28 = zext i17 %ret_24"   --->   Operation 224 'zext' 'zext_ln225_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln225_29 = zext i17 %ret"   --->   Operation 225 'zext' 'zext_ln225_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_16 = add i16 %add_ln1525_3, i16 %add_ln1525_1"   --->   Operation 226 'add' 'add_ln1525_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.79ns)   --->   "%ret_37 = add i18 %zext_ln225_28, i18 %zext_ln225_29"   --->   Operation 227 'add' 'ret_37' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node ret_38)   --->   "%zext_ln225_30 = zext i17 %ret_25"   --->   Operation 228 'zext' 'zext_ln225_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node ret_38)   --->   "%zext_ln225_31 = zext i16 %rhs_15"   --->   Operation 229 'zext' 'zext_ln225_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.79ns) (out node of the LUT)   --->   "%ret_38 = add i18 %zext_ln225_30, i18 %zext_ln225_31"   --->   Operation 230 'add' 'ret_38' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln225_32 = zext i17 %ret_27"   --->   Operation 231 'zext' 'zext_ln225_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln225_33 = zext i17 %ret_26"   --->   Operation 232 'zext' 'zext_ln225_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_19 = add i16 %add_ln1525_8, i16 %add_ln1525_6"   --->   Operation 233 'add' 'add_ln1525_19' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.79ns)   --->   "%ret_39 = add i18 %zext_ln225_32, i18 %zext_ln225_33"   --->   Operation 234 'add' 'ret_39' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln225_34 = zext i17 %ret_29"   --->   Operation 235 'zext' 'zext_ln225_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln225_35 = zext i17 %ret_28"   --->   Operation 236 'zext' 'zext_ln225_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_21 = add i16 %add_ln1525_12, i16 %add_ln1525_10"   --->   Operation 237 'add' 'add_ln1525_21' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%ret_40 = add i18 %zext_ln225_34, i18 %zext_ln225_35"   --->   Operation 238 'add' 'ret_40' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln225_36 = zext i17 %ret_31"   --->   Operation 239 'zext' 'zext_ln225_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln225_37 = zext i17 %ret_30"   --->   Operation 240 'zext' 'zext_ln225_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_23 = add i16 %add_ln1525_18, i16 %add_ln1525_15"   --->   Operation 241 'add' 'add_ln1525_23' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.79ns)   --->   "%ret_41 = add i18 %zext_ln225_36, i18 %zext_ln225_37"   --->   Operation 242 'add' 'ret_41' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln225_38 = zext i17 %ret_33"   --->   Operation 243 'zext' 'zext_ln225_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln225_39 = zext i17 %ret_32"   --->   Operation 244 'zext' 'zext_ln225_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_25 = add i16 %add_ln1525_28, i16 %add_ln1525_22"   --->   Operation 245 'add' 'add_ln1525_25' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [1/1] (0.79ns)   --->   "%ret_42 = add i18 %zext_ln225_38, i18 %zext_ln225_39"   --->   Operation 246 'add' 'ret_42' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln225_40 = zext i17 %ret_35"   --->   Operation 247 'zext' 'zext_ln225_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln225_41 = zext i17 %ret_34"   --->   Operation 248 'zext' 'zext_ln225_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_31 = add i16 %add_ln1525_37, i16 %add_ln1525_35"   --->   Operation 249 'add' 'add_ln1525_31' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [1/1] (0.79ns)   --->   "%ret_43 = add i18 %zext_ln225_40, i18 %zext_ln225_41"   --->   Operation 250 'add' 'ret_43' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln225_42 = zext i18 %ret_38"   --->   Operation 251 'zext' 'zext_ln225_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln225_43 = zext i18 %ret_37"   --->   Operation 252 'zext' 'zext_ln225_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln1525 = trunc i18 %ret_38"   --->   Operation 253 'trunc' 'trunc_ln1525' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.79ns)   --->   "%ret_44 = add i19 %zext_ln225_42, i19 %zext_ln225_43"   --->   Operation 254 'add' 'ret_44' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln225_44 = zext i18 %ret_40"   --->   Operation 255 'zext' 'zext_ln225_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln225_45 = zext i18 %ret_39"   --->   Operation 256 'zext' 'zext_ln225_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.79ns)   --->   "%ret_45 = add i19 %zext_ln225_44, i19 %zext_ln225_45"   --->   Operation 257 'add' 'ret_45' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln225_46 = zext i18 %ret_42"   --->   Operation 258 'zext' 'zext_ln225_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln225_47 = zext i18 %ret_41"   --->   Operation 259 'zext' 'zext_ln225_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.79ns)   --->   "%ret_46 = add i19 %zext_ln225_46, i19 %zext_ln225_47"   --->   Operation 260 'add' 'ret_46' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln225_48 = zext i17 %ret_36"   --->   Operation 261 'zext' 'zext_ln225_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln225_49 = zext i18 %ret_43"   --->   Operation 262 'zext' 'zext_ln225_49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.79ns)   --->   "%ret_47 = add i19 %zext_ln225_49, i19 %zext_ln225_48"   --->   Operation 263 'add' 'ret_47' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_26 = add i16 %trunc_ln1525, i16 %add_ln1525_16"   --->   Operation 264 'add' 'add_ln1525_26' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_27 = add i16 %add_ln1525_21, i16 %add_ln1525_19"   --->   Operation 265 'add' 'add_ln1525_27' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_29 = add i16 %add_ln1525_25, i16 %add_ln1525_23"   --->   Operation 266 'add' 'add_ln1525_29' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_30 = add i16 %add_ln1525_31, i16 %add_ln1525_14"   --->   Operation 267 'add' 'add_ln1525_30' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1525_32 = add i16 %add_ln1525_30, i16 %add_ln1525_29"   --->   Operation 268 'add' 'add_ln1525_32' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 269 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525_33 = add i16 %add_ln1525_26, i16 %add_ln1525_27"   --->   Operation 269 'add' 'add_ln1525_33' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 270 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1525 = add i16 %add_ln1525_33, i16 %add_ln1525_32"   --->   Operation 270 'add' 'add_ln1525' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln225_50 = zext i19 %ret_45"   --->   Operation 271 'zext' 'zext_ln225_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln225_51 = zext i19 %ret_44"   --->   Operation 272 'zext' 'zext_ln225_51' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.80ns)   --->   "%ret_48 = add i20 %zext_ln225_50, i20 %zext_ln225_51"   --->   Operation 273 'add' 'ret_48' <Predicate = (tmp_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln225_52 = zext i19 %ret_47"   --->   Operation 274 'zext' 'zext_ln225_52' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln225_53 = zext i19 %ret_46"   --->   Operation 275 'zext' 'zext_ln225_53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.80ns)   --->   "%ret_49 = add i20 %zext_ln225_52, i20 %zext_ln225_53"   --->   Operation 276 'add' 'ret_49' <Predicate = (tmp_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln225_54 = zext i20 %ret_49"   --->   Operation 277 'zext' 'zext_ln225_54' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln225_55 = zext i20 %ret_48"   --->   Operation 278 'zext' 'zext_ln225_55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.80ns)   --->   "%ret_50 = add i21 %zext_ln225_54, i21 %zext_ln225_55"   --->   Operation 279 'add' 'ret_50' <Predicate = (tmp_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%p_Result_71_i = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %ret_50, i32 16, i32 20"   --->   Operation 280 'partselect' 'p_Result_71_i' <Predicate = (tmp_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.57>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i16 %add_ln1525"   --->   Operation 281 'zext' 'zext_ln217' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i5 %p_Result_71_i"   --->   Operation 282 'zext' 'zext_ln217_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln217_2 = zext i5 %p_Result_71_i"   --->   Operation 283 'zext' 'zext_ln217_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.78ns)   --->   "%p_Val2_30 = add i17 %zext_ln217, i17 %zext_ln217_1"   --->   Operation 284 'add' 'p_Val2_30' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_30, i32 16"   --->   Operation 285 'bitselect' 'tmp_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln217_3 = zext i1 %tmp_19"   --->   Operation 286 'zext' 'zext_ln217_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.70ns)   --->   "%add_ln217 = add i6 %zext_ln217_2, i6 %zext_ln217_3"   --->   Operation 287 'add' 'add_ln217' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln217_4 = zext i6 %add_ln217"   --->   Operation 288 'zext' 'zext_ln217_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.78ns)   --->   "%p_Val2_31 = add i16 %zext_ln217_4, i16 %add_ln1525"   --->   Operation 289 'add' 'p_Val2_31' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.29ns)   --->   "%p_Val2_32 = xor i16 %p_Val2_31, i16 65535"   --->   Operation 290 'xor' 'p_Val2_32' <Predicate = (tmp_i)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i16 %p_Val2_32"   --->   Operation 291 'trunc' 'trunc_ln674_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_74_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_Val2_32, i32 8, i32 15"   --->   Operation 292 'partselect' 'p_Result_74_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_41_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_3, i8 %p_Result_74_i"   --->   Operation 293 'bitconcatenate' 'tmp_41_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_41 = partset i512 @_ssdm_op_PartSet.i512.i512.i16.i32.i32, i512 %currWord_data_V_1, i16 %tmp_41_i, i32 80, i32 95"   --->   Operation 294 'partset' 'p_Result_41' <Predicate = (tmp_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp_8, i512 %p_Result_41" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 295 'bitconcatenate' 'tmp_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %tmp_9" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 296 'zext' 'zext_ln174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (1.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ip_header_checksum, i1024 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 297 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln300 = br void %compute_and_insert_ip_checksum.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:300]   --->   Operation 298 'br' 'br_ln300' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 299 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 2.58ns
The critical path consists of the following:
	fifo read operation ('ip_header_out_read', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ip_header_out' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [15]  (1.45 ns)
	'icmp' operation ('icmp_ln1057_6') [56]  (0.343 ns)
	'select' operation ('rhs', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260) [57]  (0 ns)
	'add' operation ('ret') [176]  (0.785 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'select' operation ('rhs', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260) [45]  (0 ns)
	'add' operation ('ret') [227]  (0.791 ns)
	'add' operation ('add_ln1525_26') [263]  (0.675 ns)
	'add' operation ('add_ln1525_33') [274]  (0.675 ns)
	'add' operation ('add_ln1525') [275]  (0.675 ns)

 <State 3>: 1.61ns
The critical path consists of the following:
	'add' operation ('ret') [265]  (0.803 ns)
	'add' operation ('ret') [276]  (0.809 ns)

 <State 4>: 2.57ns
The critical path consists of the following:
	'add' operation ('__Val2__') [281]  (0.785 ns)
	'add' operation ('add_ln217') [284]  (0.707 ns)
	'add' operation ('__Val2__') [286]  (0.785 ns)
	'xor' operation ('__Val2__') [287]  (0.293 ns)

 <State 5>: 1.45ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'ip_header_checksum' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [295]  (1.45 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
