Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 11:58:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       236         
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.888     -594.643                    274                 1149        0.035        0.000                      0                 1149        3.750        0.000                       0                   435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -4.888     -594.643                    274                 1145        0.035        0.000                      0                 1145        3.750        0.000                       0                   435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.188        0.000                      0                    4        1.441        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          274  Failing Endpoints,  Worst Slack       -4.888ns,  Total Violation     -594.643ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.881ns  (logic 3.139ns (21.094%)  route 11.742ns (78.906%))
  Logic Levels:           19  (LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 r  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 r  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 r  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 r  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.584    17.417    sm/D_registers_q[7][0]_i_20_n_0_alias
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.541 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=2, routed)           0.301    17.843    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.967 r  sm/D_registers_q[7][0]_i_3_comp/O
                         net (fo=23, routed)          0.849    18.815    sm/D_registers_q_reg[7][31]_i_37_0[0]
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.124    18.939 r  sm/D_states_q[1]_i_4_comp/O
                         net (fo=1, routed)           0.955    19.894    sm/D_states_q[1]_i_4_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    20.018    sm/D_states_d__0[1]
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.029    15.131    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -20.018    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.794ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 3.263ns (22.100%)  route 11.502ns (77.900%))
  Logic Levels:           20  (LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 r  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 r  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 r  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 r  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.439    17.272    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I2_O)        0.124    17.396 r  L_reg/D_states_q[3]_i_31/O
                         net (fo=1, routed)           0.403    17.799    sm/D_states_q[3]_i_29_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    17.923 f  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.620    18.543    sm/D_states_q[3]_i_30_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.667 r  sm/D_states_q[3]_i_29/O
                         net (fo=1, routed)           0.598    19.266    sm/D_states_q[3]_i_29_n_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I3_O)        0.124    19.390 r  sm/D_states_q[3]_i_4_comp/O
                         net (fo=1, routed)           0.388    19.778    sm/D_states_q[3]_i_4_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.902 r  sm/D_states_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.902    sm/D_states_d__0[3]
    SLICE_X48Y64         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X48Y64         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y64         FDSE (Setup_fdse_C_D)        0.031    15.108    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -19.902    
  -------------------------------------------------------------------
                         slack                                 -4.794    

Slack (VIOLATED) :        -4.768ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.667ns  (logic 3.139ns (21.402%)  route 11.528ns (78.598%))
  Logic Levels:           19  (LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 f  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 f  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 f  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 f  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 f  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 f  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 f  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.584    17.417    sm/D_registers_q[7][0]_i_20_n_0_alias
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.541 r  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=2, routed)           0.301    17.843    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.967 f  sm/D_registers_q[7][0]_i_3_comp/O
                         net (fo=23, routed)          0.419    18.385    sm/D_registers_q_reg[7][31]_i_37_0[0]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.509 r  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.666    19.176    sm/D_states_q[7]_i_9_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.300 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.504    19.804    sm/D_states_d__0[7]
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y63         FDSE (Setup_fdse_C_D)       -0.028    15.036    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -19.804    
  -------------------------------------------------------------------
                         slack                                 -4.768    

Slack (VIOLATED) :        -4.766ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 3.015ns (21.266%)  route 11.163ns (78.734%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 r  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 r  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 r  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 r  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.584    17.417    sm/D_registers_q[7][0]_i_20_n_0_alias
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.541 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=2, routed)           0.301    17.843    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.967 r  sm/D_registers_q[7][0]_i_3_comp/O
                         net (fo=23, routed)          0.553    18.520    sm/D_registers_q_reg[7][31]_i_37_0[0]
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.124    18.644 r  sm/ram_reg_i_13_comp/O
                         net (fo=1, routed)           0.671    19.315    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -19.315    
  -------------------------------------------------------------------
                         slack                                 -4.766    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.644ns  (logic 3.263ns (22.283%)  route 11.381ns (77.717%))
  Logic Levels:           20  (LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 r  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 r  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 r  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 r  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.584    17.417    sm/D_registers_q[7][0]_i_20_n_0_alias
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.541 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=2, routed)           0.301    17.843    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.967 r  sm/D_registers_q[7][0]_i_3_comp/O
                         net (fo=23, routed)          0.419    18.385    sm/D_registers_q_reg[7][31]_i_37_0[0]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.509 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.307    18.816    sm/D_states_q[7]_i_9_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124    18.940 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.302    19.242    sm/D_states_q[6]_i_5_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.366 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.414    19.781    sm/D_states_d__0[6]
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)       -0.061    15.016    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -19.781    
  -------------------------------------------------------------------
                         slack                                 -4.765    

Slack (VIOLATED) :        -4.694ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.652ns  (logic 3.263ns (22.270%)  route 11.389ns (77.730%))
  Logic Levels:           20  (LUT5=1 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 f  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 f  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 f  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 f  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 f  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 f  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 f  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.584    17.417    sm/D_registers_q[7][0]_i_20_n_0_alias
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.541 r  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=2, routed)           0.301    17.843    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.967 f  sm/D_registers_q[7][0]_i_3_comp/O
                         net (fo=23, routed)          0.255    18.221    sm/D_registers_q_reg[7][31]_i_37_0[0]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    18.345 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.554    18.899    sm/D_states_q[4]_i_12_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.023 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.642    19.665    sm/D_states_q[4]_i_5_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I4_O)        0.124    19.789 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000    19.789    sm/D_states_d__0[4]
    SLICE_X53Y64         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X53Y64         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X53Y64         FDSE (Setup_fdse_C_D)        0.031    15.095    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -19.789    
  -------------------------------------------------------------------
                         slack                                 -4.694    

Slack (VIOLATED) :        -4.694ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.668ns  (logic 3.263ns (22.245%)  route 11.405ns (77.755%))
  Logic Levels:           20  (LUT4=1 LUT5=1 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 f  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 f  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 f  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 f  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 f  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 f  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 f  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.584    17.417    sm/D_registers_q[7][0]_i_20_n_0_alias
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.541 r  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=2, routed)           0.301    17.843    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.967 f  sm/D_registers_q[7][0]_i_3_comp/O
                         net (fo=23, routed)          0.640    18.606    sm/D_registers_q_reg[7][31]_i_37_0[0]
    SLICE_X46Y65         LUT4 (Prop_lut4_I0_O)        0.124    18.730 f  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.525    19.255    sm/D_states_q[2]_i_20_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.124    19.379 r  sm/D_states_q[2]_i_5_comp_1/O
                         net (fo=1, routed)           0.302    19.681    sm/D_states_q[2]_i_5_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124    19.805 r  sm/D_states_q[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.805    sm/D_states_d__0[2]
    SLICE_X48Y63         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.275    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)        0.032    15.112    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -19.805    
  -------------------------------------------------------------------
                         slack                                 -4.694    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.060ns  (logic 3.015ns (21.443%)  route 11.045ns (78.557%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          0.991    10.095    L_reg/M_sm_ra1[2]
    SLICE_X49Y57         MUXF7 (Prop_muxf7_S_O)       0.276    10.371 f  L_reg/ram_reg_i_31/O
                         net (fo=19, routed)          0.851    11.222    sm/M_alum_a[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.299    11.521 r  sm/D_registers_q[7][7]_i_13/O
                         net (fo=2, routed)           0.556    12.077    sm/D_registers_q[7][7]_i_13_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.201 r  sm/D_registers_q[7][7]_i_9/O
                         net (fo=4, routed)           0.430    12.631    sm/D_registers_q[7][7]_i_9_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  sm/D_registers_q[7][6]_i_4/O
                         net (fo=2, routed)           0.799    13.554    sm/D_registers_q[7][6]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.678 r  sm/D_registers_q[7][0]_i_30/O
                         net (fo=1, routed)           0.426    14.104    sm/D_registers_q[7][0]_i_30_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.228 r  sm/D_registers_q[7][0]_i_29/O
                         net (fo=1, routed)           0.279    14.507    sm/D_registers_q[7][0]_i_29_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  sm/D_registers_q[7][0]_i_27/O
                         net (fo=1, routed)           0.562    15.193    sm/D_registers_q[7][0]_i_27_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.317 r  sm/D_registers_q[7][0]_i_26/O
                         net (fo=1, routed)           0.430    15.747    sm/D_registers_q[7][0]_i_26_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.299    16.170    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  sm/D_registers_q[7][0]_i_23/O
                         net (fo=1, routed)           0.415    16.709    L_reg/D_states_q[3]_i_31_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.833 r  L_reg/D_registers_q[7][0]_i_20/O
                         net (fo=2, routed)           0.584    17.417    sm/D_registers_q[7][0]_i_20_n_0_alias
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.541 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=2, routed)           0.301    17.843    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.967 r  sm/D_registers_q[7][0]_i_3_comp/O
                         net (fo=23, routed)          0.566    18.533    sm/D_registers_q_reg[7][31]_i_37_0[0]
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.657 r  sm/ram_reg_i_13__0_comp/O
                         net (fo=1, routed)           0.540    19.197    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.119    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.553    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -19.197    
  -------------------------------------------------------------------
                         slack                                 -4.644    

Slack (VIOLATED) :        -4.618ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.341ns  (logic 2.564ns (17.879%)  route 11.777ns (82.121%))
  Logic Levels:           17  (LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          1.333    10.437    sm/M_sm_ra1[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I1_O)        0.124    10.561 f  sm/D_registers_q[7][2]_i_9/O
                         net (fo=2, routed)           0.946    11.508    sm/D_registers_q[7][2]_i_9_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.632 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.452    12.084    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.208 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.447    12.655    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X47Y60         LUT5 (Prop_lut5_I0_O)        0.124    12.779 r  sm/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.456    13.235    sm/D_registers_q[7][12]_i_15_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.359 r  sm/D_registers_q[7][12]_i_9/O
                         net (fo=3, routed)           0.296    13.655    sm/D_registers_q[7][12]_i_9_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124    13.779 r  sm/D_registers_q[7][13]_i_9/O
                         net (fo=4, routed)           0.451    14.229    sm/D_registers_q[7][13]_i_9_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.353 r  sm/D_registers_q[7][15]_i_9/O
                         net (fo=2, routed)           0.501    14.854    sm/D_registers_q[7][15]_i_9_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.978 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=1, routed)           0.306    15.284    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.408 f  sm/D_registers_q[7][15]_i_2/O
                         net (fo=2, routed)           0.600    16.007    sm/M_alum_out[15]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124    16.131 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.636    16.767    sm/D_states_q[7]_i_51_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124    16.891 f  sm/D_states_q[7]_i_43/O
                         net (fo=1, routed)           0.643    17.534    sm/D_states_q[7]_i_43_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.658 f  sm/D_states_q[7]_i_31/O
                         net (fo=1, routed)           1.091    18.749    sm/D_states_q[7]_i_31_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.873 r  sm/D_states_q[7]_i_1_comp/O
                         net (fo=8, routed)           0.604    19.478    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.842    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X51Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.860    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -19.478    
  -------------------------------------------------------------------
                         slack                                 -4.618    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.335ns  (logic 2.564ns (17.886%)  route 11.771ns (82.114%))
  Logic Levels:           17  (LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=198, routed)         1.401     6.994    sm/D_states_q[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.118 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.781     7.899    sm/ram_reg_i_143_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.151     8.174    sm/ram_reg_i_122_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  sm/ram_reg_i_96/O
                         net (fo=1, routed)           0.682     8.980    sm/ram_reg_i_96_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     9.104 r  sm/ram_reg_i_45/O
                         net (fo=35, routed)          1.333    10.437    sm/M_sm_ra1[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I1_O)        0.124    10.561 f  sm/D_registers_q[7][2]_i_9/O
                         net (fo=2, routed)           0.946    11.508    sm/D_registers_q[7][2]_i_9_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.632 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.452    12.084    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.208 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.447    12.655    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X47Y60         LUT5 (Prop_lut5_I0_O)        0.124    12.779 r  sm/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.456    13.235    sm/D_registers_q[7][12]_i_15_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.359 r  sm/D_registers_q[7][12]_i_9/O
                         net (fo=3, routed)           0.296    13.655    sm/D_registers_q[7][12]_i_9_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124    13.779 r  sm/D_registers_q[7][13]_i_9/O
                         net (fo=4, routed)           0.451    14.229    sm/D_registers_q[7][13]_i_9_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.353 r  sm/D_registers_q[7][15]_i_9/O
                         net (fo=2, routed)           0.501    14.854    sm/D_registers_q[7][15]_i_9_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.124    14.978 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=1, routed)           0.306    15.284    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.408 f  sm/D_registers_q[7][15]_i_2/O
                         net (fo=2, routed)           0.600    16.007    sm/M_alum_out[15]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124    16.131 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.636    16.767    sm/D_states_q[7]_i_51_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124    16.891 f  sm/D_states_q[7]_i_43/O
                         net (fo=1, routed)           0.643    17.534    sm/D_states_q[7]_i_43_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.658 f  sm/D_states_q[7]_i_31/O
                         net (fo=1, routed)           1.091    18.749    sm/D_states_q[7]_i_31_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.873 r  sm/D_states_q[7]_i_1_comp/O
                         net (fo=8, routed)           0.599    19.472    sm/D_states_q[7]_i_1_n_0
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y63         FDSE (Setup_fdse_C_CE)      -0.169    14.895    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -19.472    
  -------------------------------------------------------------------
                         slack                                 -4.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.856    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.856    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.856    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.856    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y49         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.649 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.235     1.883    reset_cond/D_stage_d[3]
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.833     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y52         FDPE (Hold_fdpe_C_D)         0.070     1.847    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.833    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.833    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.833    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.833    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.918    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y65         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y65         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X30Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y64   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y56   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y60   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y58   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y53   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y61   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y66   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.934ns (17.394%)  route 4.436ns (82.606%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=231, routed)         1.874     7.467    sm/D_states_q_reg[7]_0[1]
    SLICE_X52Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.617 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           2.005     9.622    sm/D_states_q_reg[0]_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.328     9.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.507    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.427    14.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X36Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.695    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.934ns (17.394%)  route 4.436ns (82.606%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=231, routed)         1.874     7.467    sm/D_states_q_reg[7]_0[1]
    SLICE_X52Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.617 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           2.005     9.622    sm/D_states_q_reg[0]_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.328     9.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.507    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.427    14.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X36Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.695    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.934ns (17.394%)  route 4.436ns (82.606%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=231, routed)         1.874     7.467    sm/D_states_q_reg[7]_0[1]
    SLICE_X52Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.617 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           2.005     9.622    sm/D_states_q_reg[0]_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.328     9.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.507    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.427    14.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X36Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.695    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.934ns (17.394%)  route 4.436ns (82.606%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=231, routed)         1.874     7.467    sm/D_states_q_reg[7]_0[1]
    SLICE_X52Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.617 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           2.005     9.622    sm/D_states_q_reg[0]_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.328     9.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.507    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.427    14.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X36Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.695    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.209ns (15.216%)  route 1.165ns (84.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=127, routed)         0.970     2.638    sm/D_states_q_reg[7]_0[4]
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.045     2.683 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     2.877    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.209ns (15.216%)  route 1.165ns (84.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=127, routed)         0.970     2.638    sm/D_states_q_reg[7]_0[4]
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.045     2.683 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     2.877    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.209ns (15.216%)  route 1.165ns (84.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=127, routed)         0.970     2.638    sm/D_states_q_reg[7]_0[4]
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.045     2.683 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     2.877    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.209ns (15.216%)  route 1.165ns (84.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X50Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=127, routed)         0.970     2.638    sm/D_states_q_reg[7]_0[4]
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.045     2.683 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     2.877    fifo_reset_cond/AS[0]
    SLICE_X36Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.441    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.645ns  (logic 11.173ns (31.345%)  route 24.472ns (68.655%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.913     7.511    L_reg/M_sm_timer[9]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.635 r  L_reg/L_6439eb07_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.112     8.747    L_reg/L_6439eb07_remainder0_carry_i_21__1_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.871 r  L_reg/L_6439eb07_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.332    10.203    L_reg/L_6439eb07_remainder0_carry__0_i_9__1_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.327 f  L_reg/L_6439eb07_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.466    10.793    L_reg/L_6439eb07_remainder0_carry_i_15__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  L_reg/L_6439eb07_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.737    11.653    L_reg/L_6439eb07_remainder0_carry_i_8__1_n_0
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.777 r  L_reg/L_6439eb07_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.536    12.313    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.033 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.463    14.496    L_reg/L_6439eb07_remainder0_3[5]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.799 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.879    15.679    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.803 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.520    16.323    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.148    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.027    17.498    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.356    17.854 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.952    18.806    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.354    19.160 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.035    20.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.556    21.077    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.584 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.584    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.012 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.589    22.601    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.306    22.907 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.382    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.506 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.374    24.880    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    25.004 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.844    L_reg/i__carry_i_13__3_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    25.968 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.721    26.689    L_reg/i__carry_i_18__3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.813 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.557    27.370    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y49         LUT3 (Prop_lut3_I1_O)        0.119    27.489 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.015    28.504    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.332    28.836 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.836    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.386 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    29.386    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.500 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.500    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.813 f  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.679    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.306    30.985 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.124    31.372 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.565    31.938    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.124    32.062 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.740    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124    32.864 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.028    33.892    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I2_O)        0.152    34.044 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.971    37.014    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    40.787 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.787    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.540ns  (logic 11.161ns (31.403%)  route 24.379ns (68.597%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.913     7.511    L_reg/M_sm_timer[9]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.635 r  L_reg/L_6439eb07_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.112     8.747    L_reg/L_6439eb07_remainder0_carry_i_21__1_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.871 r  L_reg/L_6439eb07_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.332    10.203    L_reg/L_6439eb07_remainder0_carry__0_i_9__1_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.327 f  L_reg/L_6439eb07_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.466    10.793    L_reg/L_6439eb07_remainder0_carry_i_15__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  L_reg/L_6439eb07_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.737    11.653    L_reg/L_6439eb07_remainder0_carry_i_8__1_n_0
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.777 r  L_reg/L_6439eb07_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.536    12.313    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.033 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.463    14.496    L_reg/L_6439eb07_remainder0_3[5]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.799 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.879    15.679    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.803 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.520    16.323    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.148    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.027    17.498    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.356    17.854 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.952    18.806    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.354    19.160 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.035    20.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.556    21.077    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.584 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.584    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.012 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.589    22.601    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.306    22.907 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.382    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.506 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.374    24.880    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    25.004 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.844    L_reg/i__carry_i_13__3_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    25.968 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.721    26.689    L_reg/i__carry_i_18__3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.813 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.557    27.370    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y49         LUT3 (Prop_lut3_I1_O)        0.119    27.489 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.015    28.504    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.332    28.836 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.836    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.386 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    29.386    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.500 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.500    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.813 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.679    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.306    30.985 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.124    31.372 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.597    31.969    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.093 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.542    32.635    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124    32.759 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.048    33.806    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.150    33.956 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.963    36.919    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.682 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.682    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.527ns  (logic 10.925ns (30.752%)  route 24.602ns (69.248%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.913     7.511    L_reg/M_sm_timer[9]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.635 r  L_reg/L_6439eb07_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.112     8.747    L_reg/L_6439eb07_remainder0_carry_i_21__1_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.871 r  L_reg/L_6439eb07_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.332    10.203    L_reg/L_6439eb07_remainder0_carry__0_i_9__1_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.327 f  L_reg/L_6439eb07_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.466    10.793    L_reg/L_6439eb07_remainder0_carry_i_15__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  L_reg/L_6439eb07_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.737    11.653    L_reg/L_6439eb07_remainder0_carry_i_8__1_n_0
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.777 r  L_reg/L_6439eb07_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.536    12.313    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.033 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.463    14.496    L_reg/L_6439eb07_remainder0_3[5]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.799 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.879    15.679    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.803 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.520    16.323    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.148    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.027    17.498    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.356    17.854 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.952    18.806    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.354    19.160 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.035    20.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.556    21.077    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.584 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.584    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.012 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.589    22.601    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.306    22.907 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.382    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.506 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.374    24.880    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    25.004 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.844    L_reg/i__carry_i_13__3_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    25.968 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.721    26.689    L_reg/i__carry_i_18__3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.813 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.557    27.370    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y49         LUT3 (Prop_lut3_I1_O)        0.119    27.489 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.015    28.504    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.332    28.836 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.836    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.386 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    29.386    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.500 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.500    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.813 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.679    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.306    30.985 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.124    31.372 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.565    31.938    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.124    32.062 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.738    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.124    32.862 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.194    34.055    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I1_O)        0.124    34.179 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.937    37.116    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.669 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.669    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.440ns  (logic 10.927ns (30.834%)  route 24.512ns (69.166%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.913     7.511    L_reg/M_sm_timer[9]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.635 r  L_reg/L_6439eb07_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.112     8.747    L_reg/L_6439eb07_remainder0_carry_i_21__1_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.871 r  L_reg/L_6439eb07_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.332    10.203    L_reg/L_6439eb07_remainder0_carry__0_i_9__1_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.327 f  L_reg/L_6439eb07_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.466    10.793    L_reg/L_6439eb07_remainder0_carry_i_15__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  L_reg/L_6439eb07_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.737    11.653    L_reg/L_6439eb07_remainder0_carry_i_8__1_n_0
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.777 r  L_reg/L_6439eb07_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.536    12.313    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.033 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.463    14.496    L_reg/L_6439eb07_remainder0_3[5]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.799 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.879    15.679    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.803 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.520    16.323    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.148    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.027    17.498    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.356    17.854 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.952    18.806    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.354    19.160 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.035    20.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.556    21.077    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.584 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.584    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.012 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.589    22.601    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.306    22.907 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.382    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.506 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.374    24.880    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    25.004 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.844    L_reg/i__carry_i_13__3_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    25.968 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.721    26.689    L_reg/i__carry_i_18__3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.813 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.557    27.370    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y49         LUT3 (Prop_lut3_I1_O)        0.119    27.489 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.015    28.504    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.332    28.836 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.836    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.386 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    29.386    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.500 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.500    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.813 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.679    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.306    30.985 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.124    31.372 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.565    31.938    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.124    32.062 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.738    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.124    32.862 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.042    33.903    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124    34.027 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.999    37.026    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.582 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.582    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.421ns  (logic 11.817ns (33.362%)  route 23.604ns (66.638%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.838     7.498    L_reg/M_sm_pbc[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.622 f  L_reg/L_6439eb07_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.088     8.710    L_reg/L_6439eb07_remainder0_carry_i_25__0_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.834 f  L_reg/L_6439eb07_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.851     9.685    L_reg/L_6439eb07_remainder0_carry_i_12__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.837 f  L_reg/L_6439eb07_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.505    L_reg/L_6439eb07_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.865 r  L_reg/L_6439eb07_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.146    12.011    L_reg/L_6439eb07_remainder0_carry_i_10__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.326    12.337 r  L_reg/L_6439eb07_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.337    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.917 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/O[2]
                         net (fo=1, routed)           0.645    13.562    L_reg/L_6439eb07_remainder0_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.330    13.892 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.361    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.332    15.585 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.678    16.262    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.386 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.096    17.482    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.152    17.634 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.482    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.354    18.836 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.723    19.559    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.332    19.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.534    20.425    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.945 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.945    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.062 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.063    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.386 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.961    22.348    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.306    22.654 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.087    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.211 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.269    24.479    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.628 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.628    25.256    L_reg/i__carry_i_13__1_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.358    25.614 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.873    26.487    L_reg/i__carry_i_18__1_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    26.813 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.224    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.118    27.342 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    27.918    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.794 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.794    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.908 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.908    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.242 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.116    30.358    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.303    30.661 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.941    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.065 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.902    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.124    32.026 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    32.834    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.958 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.986    33.943    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.124    34.067 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.950    37.018    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.563 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.563    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.329ns  (logic 11.999ns (33.965%)  route 23.329ns (66.035%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.838     7.498    L_reg/M_sm_pbc[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.622 f  L_reg/L_6439eb07_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.088     8.710    L_reg/L_6439eb07_remainder0_carry_i_25__0_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.834 f  L_reg/L_6439eb07_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.851     9.685    L_reg/L_6439eb07_remainder0_carry_i_12__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.837 f  L_reg/L_6439eb07_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.505    L_reg/L_6439eb07_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.865 r  L_reg/L_6439eb07_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.146    12.011    L_reg/L_6439eb07_remainder0_carry_i_10__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.326    12.337 r  L_reg/L_6439eb07_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.337    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.917 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/O[2]
                         net (fo=1, routed)           0.645    13.562    L_reg/L_6439eb07_remainder0_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.330    13.892 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.361    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.332    15.585 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.678    16.262    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.386 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.096    17.482    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.152    17.634 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.482    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.354    18.836 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.723    19.559    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.332    19.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.534    20.425    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.945 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.945    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.062 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.063    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.386 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.961    22.348    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.306    22.654 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.087    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.211 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.269    24.479    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.628 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.628    25.256    L_reg/i__carry_i_13__1_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.358    25.614 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.873    26.487    L_reg/i__carry_i_18__1_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    26.813 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.224    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.118    27.342 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    27.918    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.794 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.794    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.908 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.908    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.242 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.116    30.358    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.303    30.661 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.941    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.065 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.902    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.124    32.026 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    32.834    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.958 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.986    33.943    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.154    34.097 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.676    36.773    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.471 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.471    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.268ns  (logic 12.054ns (34.177%)  route 23.215ns (65.823%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.838     7.498    L_reg/M_sm_pbc[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.622 f  L_reg/L_6439eb07_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.088     8.710    L_reg/L_6439eb07_remainder0_carry_i_25__0_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.834 f  L_reg/L_6439eb07_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.851     9.685    L_reg/L_6439eb07_remainder0_carry_i_12__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.837 f  L_reg/L_6439eb07_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.505    L_reg/L_6439eb07_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.865 r  L_reg/L_6439eb07_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.146    12.011    L_reg/L_6439eb07_remainder0_carry_i_10__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.326    12.337 r  L_reg/L_6439eb07_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.337    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.917 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/O[2]
                         net (fo=1, routed)           0.645    13.562    L_reg/L_6439eb07_remainder0_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.330    13.892 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.361    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.332    15.585 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.678    16.262    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.386 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.096    17.482    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.152    17.634 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.482    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.354    18.836 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.723    19.559    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.332    19.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.534    20.425    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.945 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.945    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.062 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.063    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.386 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.961    22.348    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.306    22.654 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.087    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.211 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.269    24.479    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.628 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.628    25.256    L_reg/i__carry_i_13__1_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.358    25.614 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.873    26.487    L_reg/i__carry_i_18__1_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    26.813 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.224    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.118    27.342 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    27.918    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.794 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.794    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.908 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.908    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.242 f  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.116    30.358    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.303    30.661 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.941    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.065 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.902    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.124    32.026 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.294    32.320    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124    32.444 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.123    33.566    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I2_O)        0.152    33.718 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.939    36.657    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.410 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.410    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.266ns  (logic 11.816ns (33.504%)  route 23.451ns (66.496%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.838     7.498    L_reg/M_sm_pbc[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.622 f  L_reg/L_6439eb07_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.088     8.710    L_reg/L_6439eb07_remainder0_carry_i_25__0_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.834 f  L_reg/L_6439eb07_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.851     9.685    L_reg/L_6439eb07_remainder0_carry_i_12__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.837 f  L_reg/L_6439eb07_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.505    L_reg/L_6439eb07_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.865 r  L_reg/L_6439eb07_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.146    12.011    L_reg/L_6439eb07_remainder0_carry_i_10__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.326    12.337 r  L_reg/L_6439eb07_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.337    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.917 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/O[2]
                         net (fo=1, routed)           0.645    13.562    L_reg/L_6439eb07_remainder0_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.330    13.892 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.361    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.332    15.585 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.678    16.262    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.386 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.096    17.482    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.152    17.634 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.482    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.354    18.836 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.723    19.559    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.332    19.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.534    20.425    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.945 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.945    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.062 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.063    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.386 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.961    22.348    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.306    22.654 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.087    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.211 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.269    24.479    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.628 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.628    25.256    L_reg/i__carry_i_13__1_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.358    25.614 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.873    26.487    L_reg/i__carry_i_18__1_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    26.813 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.224    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.118    27.342 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    27.918    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.794 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.794    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.908 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.908    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.242 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.116    30.358    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.303    30.661 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.941    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.065 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.902    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.124    32.026 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    32.834    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.958 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.813    33.770    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.124    33.894 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.970    36.865    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.408 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.408    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.261ns  (logic 12.007ns (34.051%)  route 23.254ns (65.949%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.838     7.498    L_reg/M_sm_pbc[3]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.622 f  L_reg/L_6439eb07_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.088     8.710    L_reg/L_6439eb07_remainder0_carry_i_25__0_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.834 f  L_reg/L_6439eb07_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.851     9.685    L_reg/L_6439eb07_remainder0_carry_i_12__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.837 f  L_reg/L_6439eb07_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.505    L_reg/L_6439eb07_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.360    10.865 r  L_reg/L_6439eb07_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.146    12.011    L_reg/L_6439eb07_remainder0_carry_i_10__0_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.326    12.337 r  L_reg/L_6439eb07_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.337    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.917 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/O[2]
                         net (fo=1, routed)           0.645    13.562    L_reg/L_6439eb07_remainder0_1[2]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.330    13.892 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.361    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.332    15.585 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.678    16.262    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.386 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.096    17.482    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I1_O)        0.152    17.634 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.482    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.354    18.836 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.723    19.559    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.332    19.891 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.534    20.425    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.945 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.945    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.062 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.063    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.386 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.961    22.348    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.306    22.654 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.087    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.211 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.269    24.479    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.149    24.628 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.628    25.256    L_reg/i__carry_i_13__1_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.358    25.614 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.873    26.487    L_reg/i__carry_i_18__1_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.326    26.813 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.410    27.224    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.118    27.342 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    27.918    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.326    28.244 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.244    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.794 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.794    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.908 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.908    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.242 r  bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.116    30.358    bseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.303    30.661 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.941    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.065 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.902    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.124    32.026 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    32.834    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    32.958 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.813    33.770    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.150    33.920 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.774    36.694    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.403 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.403    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.221ns  (logic 11.155ns (31.673%)  route 24.066ns (68.327%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.913     7.511    L_reg/M_sm_timer[9]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.635 r  L_reg/L_6439eb07_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.112     8.747    L_reg/L_6439eb07_remainder0_carry_i_21__1_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.871 r  L_reg/L_6439eb07_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.332    10.203    L_reg/L_6439eb07_remainder0_carry__0_i_9__1_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.327 f  L_reg/L_6439eb07_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.466    10.793    L_reg/L_6439eb07_remainder0_carry_i_15__1_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.917 r  L_reg/L_6439eb07_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.737    11.653    L_reg/L_6439eb07_remainder0_carry_i_8__1_n_0
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.777 r  L_reg/L_6439eb07_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.536    12.313    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.033 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.463    14.496    L_reg/L_6439eb07_remainder0_3[5]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.799 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.879    15.679    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.803 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.520    16.323    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.148    16.471 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.027    17.498    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.356    17.854 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.952    18.806    L_reg/i__carry_i_19__3_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.354    19.160 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.035    20.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.556    21.077    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.584 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.584    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.698 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.699    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.012 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.589    22.601    L_reg/L_6439eb07_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.306    22.907 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.475    23.382    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.506 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.374    24.880    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    25.004 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.844    L_reg/i__carry_i_13__3_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I1_O)        0.124    25.968 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.721    26.689    L_reg/i__carry_i_18__3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    26.813 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.557    27.370    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y49         LUT3 (Prop_lut3_I1_O)        0.119    27.489 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.015    28.504    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.332    28.836 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.836    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.386 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    29.386    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.500 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.500    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.813 r  timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    30.679    timerseg_driver/decimal_renderer/L_6439eb07_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.306    30.985 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.124    31.372 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.565    31.938    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.124    32.062 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.738    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.124    32.862 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.042    33.903    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.153    34.056 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.552    36.609    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    40.363 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.363    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.373ns (70.127%)  route 0.585ns (29.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=5, routed)           0.585     2.234    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.466 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.466    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.386ns (68.999%)  route 0.623ns (31.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.623     2.266    matbot_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.511 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.511    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.369ns (67.526%)  route 0.658ns (32.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.658     2.307    mataddr_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.535 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.535    mataddr[4]
    J4                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.401ns (68.226%)  route 0.653ns (31.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.653     2.289    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.562 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.562    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.368ns (64.031%)  route 0.768ns (35.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.768     2.410    mattop_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.637 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.637    mattop[0]
    G1                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.370ns (62.890%)  route 0.809ns (37.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.809     2.452    matbot_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.682 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.682    matbot[0]
    J1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.364ns (62.352%)  route 0.824ns (37.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.824     2.467    matbot_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.691 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.691    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.366ns (60.215%)  route 0.902ns (39.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.902     2.569    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.771 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.771    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.456ns (57.570%)  route 1.073ns (42.430%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.301     1.973    bseg_driver/ctr/S[0]
    SLICE_X47Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.018 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.790    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.037 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.037    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.479ns (57.181%)  route 1.107ns (42.819%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.672 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.353     2.025    bseg_driver/ctr/S[0]
    SLICE_X47Y41         LUT2 (Prop_lut2_I1_O)        0.046     2.071 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.825    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     4.093 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.093    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.782ns  (logic 1.643ns (28.413%)  route 4.139ns (71.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.883    reset_cond/butt_reset_IBUF
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.007 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.775     5.782    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.439     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.333ns  (logic 1.643ns (30.805%)  route 3.690ns (69.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.883    reset_cond/butt_reset_IBUF
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.007 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.326     5.333    reset_cond/M_reset_cond_in
    SLICE_X43Y49         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y49         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 1.643ns (33.012%)  route 3.334ns (66.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.883    reset_cond/butt_reset_IBUF
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.007 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.970     4.977    reset_cond/M_reset_cond_in
    SLICE_X39Y43         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y43         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 1.643ns (33.012%)  route 3.334ns (66.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.883    reset_cond/butt_reset_IBUF
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.007 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.970     4.977    reset_cond/M_reset_cond_in
    SLICE_X39Y43         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y43         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.515ns (34.567%)  route 2.867ns (65.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.867     4.382    forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435     4.839    forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.500ns (34.506%)  route 2.848ns (65.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.848     4.348    forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D[0]
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435     4.839    forLoop_idx_0_742985809[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.506ns (35.715%)  route 2.711ns (64.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.711     4.218    forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D[0]
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436     4.840    forLoop_idx_0_742985809[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.200ns  (logic 1.529ns (36.403%)  route 2.671ns (63.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.671     4.200    forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D[0]
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435     4.839    forLoop_idx_0_742985809[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.534ns (36.617%)  route 2.656ns (63.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.656     4.190    forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D[0]
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436     4.840    forLoop_idx_0_742985809[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.062ns  (logic 1.516ns (37.323%)  route 2.546ns (62.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.546     4.062    forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435     4.839    forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.285ns (21.110%)  route 1.065ns (78.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.065     1.350    cond_butt_next_play/sync/D[0]
    SLICE_X33Y48         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.284ns (19.310%)  route 1.185ns (80.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.185     1.469    forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.829     2.019    forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.302ns (20.077%)  route 1.201ns (79.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.201     1.503    forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D[0]
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.830     2.020    forLoop_idx_0_742985809[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.274ns (18.052%)  route 1.243ns (81.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.243     1.517    forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D[0]
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.830     2.020    forLoop_idx_0_742985809[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  forLoop_idx_0_742985809[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.296ns (19.239%)  route 1.244ns (80.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.244     1.541    forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D[0]
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.829     2.019    forLoop_idx_0_742985809[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.268ns (17.199%)  route 1.290ns (82.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.290     1.557    forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D[0]
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.829     2.019    forLoop_idx_0_742985809[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  forLoop_idx_0_742985809[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.282ns (17.738%)  route 1.308ns (82.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.308     1.590    forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.829     2.019    forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  forLoop_idx_0_1682070977[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.331ns (18.933%)  route 1.419ns (81.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.061     1.347    reset_cond/butt_reset_IBUF
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.392 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.358     1.750    reset_cond/M_reset_cond_in
    SLICE_X39Y43         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y43         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.331ns (18.933%)  route 1.419ns (81.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.061     1.347    reset_cond/butt_reset_IBUF
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.392 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.358     1.750    reset_cond/M_reset_cond_in
    SLICE_X39Y43         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y43         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.331ns (17.378%)  route 1.575ns (82.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.061     1.347    reset_cond/butt_reset_IBUF
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.392 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.514     1.907    reset_cond/M_reset_cond_in
    SLICE_X43Y49         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y49         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





