Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_Tool/Vivado_2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f2478a823b764b0883516d8363c7957b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_tb_func_impl xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <clk_wiz_4> not found while processing module instance <instance_name> [D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sim_1/new/top_tb.v:61]
ERROR: [VRFC 10-2063] Module <blk_mem_gen_0> not found while processing module instance <your_instance_name> [D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sim_1/new/top_tb.v:117]
ERROR: [VRFC 10-3180] cannot find port 'ena' on this module [D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/data_waiting_area_ctrl.v:118]
ERROR: [VRFC 10-3180] cannot find port 'ena' on this module [D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/data_waiting_area_ctrl_1.v:105]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
