// Seed: 259062056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15;
  logic [7:0][1] id_16 (id_2);
endmodule
module module_1 (
    output logic   id_0,
    output supply1 id_1,
    output logic   id_2
);
  assign id_2 = id_4;
  initial if (1'b0) id_0 <= ~-1;
  always begin : LABEL_0
    id_0 <= 1;
    id_2 <= 1;
    id_0 = id_4;
  end
  parameter id_5 = -1'b0 == 1;
  assign id_1 = - -1'd0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic id_6;
  assign id_2 = id_6;
endmodule
