// Seed: 1806182900
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5
);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wire id_2,
    input wire id_3
    , id_10,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    output uwire id_8
);
  reg id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.type_9 = 0;
  for (id_12 = {id_4, 1}; 1; id_11 = 1)
  if (1) uwire id_13, id_14;
  else assign id_12 = id_12;
  assign id_14 = 1;
  always id_11 <= 1;
  id_15 :
  assert property (@(id_4 or posedge id_12) !1'b0);
  wire id_16;
endmodule
