Analysis & Synthesis report for top
Tue Dec 17 21:17:23 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated
 19. Source assignments for riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated
 20. Source assignments for riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated
 21. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated
 22. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated
 23. Source assignments for riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated
 24. Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated
 25. Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated
 26. Source assignments for riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated
 27. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2
 28. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2
 29. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4
 30. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:regOut
 31. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:pc
 32. Parameter Settings for User Entity Instance: riscv_core:rv32i|IRAM:imem
 33. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:IF_ID
 34. Parameter Settings for User Entity Instance: riscv_core:rv32i|regFile:rf
 35. Parameter Settings for User Entity Instance: riscv_core:rv32i|immGen:immGen
 36. Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf
 37. Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1
 38. Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2
 39. Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3
 40. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:ID_EX
 41. Parameter Settings for User Entity Instance: riscv_core:rv32i|alu:alu
 42. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu
 43. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1
 44. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2
 45. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3
 46. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4
 47. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5
 48. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6
 49. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7
 50. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8
 51. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9
 52. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator
 53. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder
 54. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder
 55. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr
 56. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder
 57. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult
 58. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3
 59. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition
 60. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub
 61. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process
 62. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0
 63. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2
 64. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod
 65. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod
 66. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0
 67. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1
 68. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0
 69. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1
 70. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2
 71. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3
 72. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4
 73. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10
 74. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11
 75. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12
 76. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13
 77. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14
 78. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15
 79. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16
 80. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17
 81. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18
 82. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19
 83. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20
 84. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21
 85. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22
 86. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23
 87. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24
 88. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25
 89. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26
 90. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27
 91. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28
 92. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4
 93. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5
 94. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6
 95. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7
 96. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8
 97. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9
 98. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub1
 99. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub3
100. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1
101. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3
102. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6
103. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub7
104. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8
105. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4
106. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub4
107. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5
108. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7
109. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8
110. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9
111. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1
112. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2
113. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3
114. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare
115. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:EX_MEM
116. Parameter Settings for User Entity Instance: riscv_core:rv32i|DRAM:dmem
117. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:MEM_WB
118. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0
119. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0
120. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1
121. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0
122. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0
123. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0
124. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0
125. altsyncram Parameter Settings by Entity Instance
126. lpm_mult Parameter Settings by Entity Instance
127. altshift_taps Parameter Settings by Entity Instance
128. Port Connectivity Checks: "riscv_core:rv32i|register:MEM_WB"
129. Port Connectivity Checks: "riscv_core:rv32i|register:EX_MEM"
130. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst"
131. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"
132. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst"
133. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst"
134. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"
135. Port Connectivity Checks: "riscv_core:rv32i|IRAM:imem"
136. Port Connectivity Checks: "riscv_core:rv32i"
137. Elapsed Time Per Partition
138. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 17 21:17:23 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,163                                           ;
;     Total combinational functions  ; 4,334                                           ;
;     Dedicated logic registers      ; 2,266                                           ;
; Total registers                    ; 2266                                            ;
; Total pins                         ; 30                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 34,555                                          ;
; Embedded Multiplier 9-bit elements ; 23                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone II         ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                       ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ../riscv_core/riscv.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v                                            ;         ;
; fpu_add_sub.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v                        ;         ;
; fpu_mult.v                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v                           ;         ;
; fpu_div.v                                              ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v                            ;         ;
; fpu_compare.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v                        ;         ;
; fpu_sqrt.v                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v                           ;         ;
; fpu_convert.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v                        ;         ;
; fpu_convert_float_integer.v                            ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v          ;         ;
; ../riscv_core/alu.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v                                              ;         ;
; ../riscv_core/aluSource.v                              ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v                                        ;         ;
; ../riscv_core/controlUnit.v                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v                                      ;         ;
; ../riscv_core/forwadingUnit.v                          ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v                                    ;         ;
; ../riscv_core/hdu.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v                                              ;         ;
; ../riscv_core/immGen.v                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v                                           ;         ;
; ../riscv_core/regFile.v                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v                                          ;         ;
; ../riscv_core/DRAM.v                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v                                             ;         ;
; ../riscv_core/IRAM.v                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v                                             ;         ;
; ../riscv_core/mux.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v                                              ;         ;
; ../riscv_core/FPU.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v                                              ;         ;
; ../riscv_core/FPU_Controller.v                         ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU_Controller.v                                   ;         ;
; /users/naqas/desktop/github/risc-v/riscv_core/imem.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /users/naqas/desktop/github/risc-v/riscv_core/imem.hex                                             ;         ;
; /users/naqas/desktop/github/risc-v/riscv_core/dmem.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /users/naqas/desktop/github/risc-v/riscv_core/dmem.hex                                             ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal130.inc                                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                   ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_2rc1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_2rc1.tdf               ;         ;
; lpm_add_sub.tdf                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                  ;         ;
; addcore.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                      ;         ;
; look_add.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                     ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                     ;         ;
; altshift.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                     ;         ;
; alt_stratix_add_sub.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                          ;         ;
; db/add_sub_ore.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_ore.tdf                   ;         ;
; db/add_sub_lre.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_lre.tdf                   ;         ;
; db/add_sub_l6i.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_l6i.tdf                   ;         ;
; db/add_sub_nqe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_nqe.tdf                   ;         ;
; db/add_sub_bsi.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_bsi.tdf                   ;         ;
; db/add_sub_6se.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_6se.tdf                   ;         ;
; lpm_compare.tdf                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                  ;         ;
; comptree.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                                     ;         ;
; db/cmpr_aag.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_aag.tdf                      ;         ;
; db/add_sub_fjd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_fjd.tdf                   ;         ;
; db/add_sub_gna.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_gna.tdf                   ;         ;
; db/add_sub_egg.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_egg.tdf                   ;         ;
; db/add_sub_7pb.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_7pb.tdf                   ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;         ;
; multcore.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                     ;         ;
; db/mult_2ft.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_2ft.tdf                      ;         ;
; db/altsyncram_fvo.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fvo.tdf                ;         ;
; fpu_div.hex                                            ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.hex                          ;         ;
; db/add_sub_iki.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_iki.tdf                   ;         ;
; db/add_sub_voh.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_voh.tdf                   ;         ;
; db/add_sub_vdf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_vdf.tdf                   ;         ;
; db/add_sub_74f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_74f.tdf                   ;         ;
; db/cmpr_1jg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_1jg.tdf                      ;         ;
; db/mult_g8s.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_g8s.tdf                      ;         ;
; db/mult_e8s.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_e8s.tdf                      ;         ;
; db/mult_n8s.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_n8s.tdf                      ;         ;
; db/mult_l8s.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/mult_l8s.tdf                      ;         ;
; db/cmpr_nrg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_nrg.tdf                      ;         ;
; db/cmpr_mrg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_mrg.tdf                      ;         ;
; db/add_sub_chd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_chd.tdf                   ;         ;
; db/add_sub_kid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_kid.tdf                   ;         ;
; db/add_sub_lid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_lid.tdf                   ;         ;
; db/add_sub_mid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_mid.tdf                   ;         ;
; db/add_sub_nid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_nid.tdf                   ;         ;
; db/add_sub_oid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_oid.tdf                   ;         ;
; db/add_sub_pid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_pid.tdf                   ;         ;
; db/add_sub_qid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_qid.tdf                   ;         ;
; db/add_sub_rid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_rid.tdf                   ;         ;
; db/add_sub_sid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_sid.tdf                   ;         ;
; db/add_sub_tid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_tid.tdf                   ;         ;
; db/add_sub_uid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_uid.tdf                   ;         ;
; db/add_sub_vid.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_vid.tdf                   ;         ;
; db/add_sub_0jd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_0jd.tdf                   ;         ;
; db/add_sub_1jd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_1jd.tdf                   ;         ;
; db/add_sub_2jd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_2jd.tdf                   ;         ;
; db/add_sub_6hd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_6hd.tdf                   ;         ;
; db/add_sub_7hd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_7hd.tdf                   ;         ;
; db/add_sub_8hd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_8hd.tdf                   ;         ;
; db/add_sub_9hd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_9hd.tdf                   ;         ;
; db/add_sub_ahd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_ahd.tdf                   ;         ;
; db/add_sub_bhd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_bhd.tdf                   ;         ;
; db/add_sub_jse.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_jse.tdf                   ;         ;
; db/add_sub_8se.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_8se.tdf                   ;         ;
; db/add_sub_dbf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_dbf.tdf                   ;         ;
; db/add_sub_7re.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_7re.tdf                   ;         ;
; db/cmpr_khg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_khg.tdf                      ;         ;
; db/add_sub_5re.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_5re.tdf                   ;         ;
; db/add_sub_ebf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_ebf.tdf                   ;         ;
; db/add_sub_gbf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_gbf.tdf                   ;         ;
; db/add_sub_mse.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_mse.tdf                   ;         ;
; db/cmpr_dhg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_dhg.tdf                      ;         ;
; db/cmpr_ehg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_ehg.tdf                      ;         ;
; db/altsyncram_mth1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_mth1.tdf               ;         ;
; db/top.ram0_DRAM_ceed8afa.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif    ;         ;
; db/altsyncram_93h1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_93h1.tdf               ;         ;
; db/top.ram0_regfile_4c8ea16e.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_regfile_4c8ea16e.hdl.mif ;         ;
; db/altsyncram_fv61.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_fv61.tdf               ;         ;
; db/top.ram0_IRAM_c4ed73f3.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_IRAM_c4ed73f3.hdl.mif    ;         ;
; altshift_taps.tdf                                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                ;         ;
; lpm_counter.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                  ;         ;
; lpm_compare.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                  ;         ;
; lpm_constant.inc                                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                 ;         ;
; db/shift_taps_7hm.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_7hm.tdf                ;         ;
; db/altsyncram_40b1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_40b1.tdf               ;         ;
; db/cntr_5mf.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_5mf.tdf                      ;         ;
; db/cmpr_8cc.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_8cc.tdf                      ;         ;
; db/cntr_r5h.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_r5h.tdf                      ;         ;
; db/shift_taps_pfm.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_pfm.tdf                ;         ;
; db/altsyncram_2ta1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_2ta1.tdf               ;         ;
; db/cntr_ikf.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_ikf.tdf                      ;         ;
; db/cntr_94h.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_94h.tdf                      ;         ;
; db/shift_taps_1gm.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/shift_taps_1gm.tdf                ;         ;
; db/altsyncram_p461.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/altsyncram_p461.tdf               ;         ;
; db/add_sub_gvd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/add_sub_gvd.tdf                   ;         ;
; db/cntr_kkf.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_kkf.tdf                      ;         ;
; db/cmpr_6cc.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cmpr_6cc.tdf                      ;         ;
; db/cntr_74h.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/cntr_74h.tdf                      ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 5,163    ;
;                                             ;          ;
; Total combinational functions               ; 4334     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1670     ;
;     -- 3 input functions                    ; 1708     ;
;     -- <=2 input functions                  ; 956      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3279     ;
;     -- arithmetic mode                      ; 1055     ;
;                                             ;          ;
; Total registers                             ; 2266     ;
;     -- Dedicated logic registers            ; 2266     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 30       ;
; Total memory bits                           ; 34555    ;
; Embedded Multiplier 9-bit elements          ; 23       ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 2572     ;
; Total fan-out                               ; 25357    ;
; Average fan-out                             ; 3.65     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                            ; 4334 (1)          ; 2266 (0)     ; 34555       ; 23           ; 1       ; 11        ; 30   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |riscv_core:rv32i|                                                                                           ; 4305 (496)        ; 2266 (0)     ; 34555       ; 23           ; 1       ; 11        ; 0    ; 0            ; |top|riscv_core:rv32i                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |DRAM:dmem|                                                                                               ; 86 (86)           ; 76 (76)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|DRAM:dmem                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_mth1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |FPU:fpu|                                                                                                 ; 2758 (161)        ; 1654 (0)     ; 4859        ; 23           ; 1       ; 11        ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |fpu_add_sub:fpu_add_sub_inst|                                                                         ; 742 (0)           ; 314 (0)      ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|                             ; 742 (283)         ; 314 (220)    ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component                                                                                                                                                                                                                                                                                                ; work         ;
;                |altshift_taps:sign_dffe31_rtl_0|                                                                ; 9 (0)             ; 6 (0)        ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0                                                                                                                                                                                                                                                                ; work         ;
;                   |shift_taps_1gm:auto_generated|                                                               ; 9 (2)             ; 6 (3)        ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                      |altsyncram_p461:altsyncram4|                                                              ; 0 (0)             ; 0 (0)        ; 117         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4                                                                                                                                                                                                      ; work         ;
;                      |cntr_74h:cntr5|                                                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_74h:cntr5                                                                                                                                                                                                                   ; work         ;
;                      |cntr_kkf:cntr1|                                                                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1                                                                                                                                                                                                                   ; work         ;
;                |fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|                                                  ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift                                                                                                                                                                                                                                                  ; work         ;
;                |fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|                                                  ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift                                                                                                                                                                                                                                                  ; work         ;
;                |fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|                                         ; 26 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                         ; work         ;
;                   |fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|                                   ; 11 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                               ; work         ;
;                      |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|                                ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                     ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ; work         ;
;                      |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                     ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ; work         ;
;                            |fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30 ; work         ;
;                |fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                         ; 25 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                         ; work         ;
;                   |fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                               ; work         ;
;                      |fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                     ; work         ;
;                         |fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ; work         ;
;                   |fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|                                   ; 4 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                               ; work         ;
;                      |fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                     ; work         ;
;                         |fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ; work         ;
;                      |fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                     ; work         ;
;                         |fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ; work         ;
;                |lpm_add_sub:add_sub1|                                                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_ore:auto_generated|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub2|                                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_ore:auto_generated|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2|add_sub_ore:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub3|                                                                           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_lre:auto_generated|                                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub4|                                                                           ; 55 (0)            ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_l6i:auto_generated|                                                                  ; 55 (55)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4|add_sub_l6i:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub5|                                                                           ; 54 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_l6i:auto_generated|                                                                  ; 54 (54)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub6|                                                                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_nqe:auto_generated|                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub7|                                                                           ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_bsi:auto_generated|                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub8|                                                                           ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_6se:auto_generated|                                                                  ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:add_sub9|                                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_nqe:auto_generated|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                    ; work         ;
;                   |cmpr_aag:auto_generated|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated                                                                                                                                                                                                                            ; work         ;
;          |fpu_compare:fpu_compare_inst|                                                                         ; 62 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|                             ; 62 (20)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component                                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_compare:cmpr1|                                                                              ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_compare:cmpr2|                                                                              ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_compare:cmpr3|                                                                              ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3|cmpr_nrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_compare:cmpr4|                                                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_mrg:auto_generated|                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4|cmpr_mrg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |fpu_convert:fpu_convert_inst|                                                                         ; 251 (0)           ; 210 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|                             ; 251 (96)          ; 210 (146)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component                                                                                                                                                                                                                                                                                                ; work         ;
;                |fpu_convert_altbarrel_shift_brf:altbarrel_shift5|                                               ; 115 (115)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5                                                                                                                                                                                                                                               ; work         ;
;                |fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|                                       ; 33 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                                       ; work         ;
;                   |fpu_convert_altpriority_encoder_r08:altpriority_encoder9|                                    ; 9 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                                              ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder18|                                ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18                                                                                                                    ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                          ; work         ;
;                      |fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                                                                    ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder20|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6e8:altpriority_encoder20                                                          ; work         ;
;                   |fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|                                   ; 6 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                                             ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder11|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11                                                                                                                   ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                         ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder12|                                ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12                                                                                                                   ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                         ; work         ;
;                |lpm_add_sub:add_sub3|                                                                           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ; work         ;
;                   |add_sub_8se:auto_generated|                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3|add_sub_8se:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |lpm_compare:cmpr4|                                                                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_khg:auto_generated|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4|cmpr_khg:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |fpu_convert_float_integer:fpu_convert_float_integer_inst|                                             ; 370 (0)           ; 237 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component| ; 370 (130)         ; 237 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component                                                                                                                                                                                                                                        ; work         ;
;                |fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|                                 ; 171 (171)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6                                                                                                                                                                         ; work         ;
;                |lpm_add_sub:add_sub7|                                                                           ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_ebf:auto_generated|                                                                  ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7|add_sub_ebf:auto_generated                                                                                                                                                                                        ; work         ;
;                |lpm_add_sub:add_sub8|                                                                           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_gbf:auto_generated|                                                                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8|add_sub_gbf:auto_generated                                                                                                                                                                                        ; work         ;
;                |lpm_add_sub:add_sub9|                                                                           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                   ; work         ;
;                   |add_sub_mse:auto_generated|                                                                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9|add_sub_mse:auto_generated                                                                                                                                                                                        ; work         ;
;                |lpm_compare:cmpr1|                                                                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1                                                                                                                                                                                                                      ; work         ;
;                   |cmpr_nrg:auto_generated|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated                                                                                                                                                                                              ; work         ;
;                |lpm_compare:cmpr2|                                                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2                                                                                                                                                                                                                      ; work         ;
;                   |cmpr_dhg:auto_generated|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2|cmpr_dhg:auto_generated                                                                                                                                                                                              ; work         ;
;                |lpm_compare:cmpr3|                                                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3                                                                                                                                                                                                                      ; work         ;
;                   |cmpr_khg:auto_generated|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3|cmpr_khg:auto_generated                                                                                                                                                                                              ; work         ;
;                |lpm_compare:max_shift_compare|                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare                                                                                                                                                                                                          ; work         ;
;                   |cmpr_ehg:auto_generated|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare|cmpr_ehg:auto_generated                                                                                                                                                                                  ; work         ;
;          |fpu_div:fpu_div_inst|                                                                                 ; 251 (0)           ; 227 (0)      ; 4632        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|                                             ; 251 (0)           ; 227 (0)      ; 4632        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |fpu_div_altfp_div_pst_t2j:altfp_div_pst1|                                                       ; 251 (96)          ; 227 (204)    ; 4632        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1                                                                                                                                                                                                                                                                               ; work         ;
;                   |altshift_taps:exp_result_dffe_0_rtl_0|                                                       ; 4 (0)             ; 4 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                         ; work         ;
;                      |shift_taps_pfm:auto_generated|                                                            ; 4 (0)             ; 4 (1)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated                                                                                                                                                                                                           ; work         ;
;                         |altsyncram_2ta1:altsyncram2|                                                           ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2                                                                                                                                                                               ; work         ;
;                         |cntr_94h:cntr3|                                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_94h:cntr3                                                                                                                                                                                            ; work         ;
;                         |cntr_ikf:cntr1|                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1                                                                                                                                                                                            ; work         ;
;                   |altsyncram:altsyncram3|                                                                      ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                        ; work         ;
;                      |altsyncram_fvo:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated                                                                                                                                                                                                                          ; work         ;
;                   |lpm_add_sub:bias_addition|                                                                   ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_iki:auto_generated|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated                                                                                                                                                                                                                          ; work         ;
;                   |lpm_add_sub:exp_sub|                                                                         ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                           ; work         ;
;                      |add_sub_voh:auto_generated|                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:quotient_process|                                                                ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                  ; work         ;
;                      |add_sub_vdf:auto_generated|                                                               ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_vdf:auto_generated                                                                                                                                                                                                                       ; work         ;
;                   |lpm_add_sub:remainder_sub_0|                                                                 ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                   ; work         ;
;                      |add_sub_74f:auto_generated|                                                               ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_74f:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |lpm_compare:cmpr2|                                                                           ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                             ; work         ;
;                      |cmpr_1jg:auto_generated|                                                                  ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2|cmpr_1jg:auto_generated                                                                                                                                                                                                                                     ; work         ;
;                   |lpm_mult:a1_prod|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                              ; work         ;
;                      |mult_g8s:auto_generated|                                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_mult:b1_prod|                                                                            ; 16 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                              ; work         ;
;                      |mult_e8s:auto_generated|                                                                  ; 16 (16)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_mult:q_partial_0|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                          ; work         ;
;                      |mult_n8s:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_mult:q_partial_1|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                          ; work         ;
;                      |mult_n8s:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_mult:remainder_mult_0|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                     ; work         ;
;                      |mult_l8s:auto_generated|                                                                  ; 18 (18)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated                                                                                                                                                                                                                             ; work         ;
;          |fpu_mult:fpu_mult_inst|                                                                               ; 213 (0)           ; 203 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|                                         ; 213 (139)         ; 203 (121)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:exp_add_adder|                                                                      ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                        ; work         ;
;                   |add_sub_fjd:auto_generated|                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_add_sub:exp_adj_adder|                                                                      ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                        ; work         ;
;                   |add_sub_gna:auto_generated|                                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_mult:man_product2_mult|                                                                     ; 55 (0)            ; 73 (0)       ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                       ; work         ;
;                   |mult_2ft:auto_generated|                                                                     ; 55 (55)           ; 73 (73)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;          |fpu_sqrt:fpu_sqrt_inst|                                                                               ; 708 (0)           ; 460 (0)      ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|                                         ; 708 (92)          ; 460 (83)     ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |altshift_taps:exp_ff20c_rtl_0|                                                                  ; 12 (0)            ; 9 (0)        ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0                                                                                                                                                                                                                                                                                    ; work         ;
;                   |shift_taps_7hm:auto_generated|                                                               ; 12 (0)            ; 9 (1)        ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                      |altsyncram_40b1:altsyncram2|                                                              ; 0 (0)             ; 0 (0)        ; 110         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2                                                                                                                                                                                                                          ; work         ;
;                      |cntr_5mf:cntr1|                                                                           ; 7 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_5mf:cntr1                                                                                                                                                                                                                                       ; work         ;
;                         |cmpr_8cc:cmpr5|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_5mf:cntr1|cmpr_8cc:cmpr5                                                                                                                                                                                                                        ; work         ;
;                      |cntr_r5h:cntr3|                                                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_r5h:cntr3                                                                                                                                                                                                                                       ; work         ;
;                |fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|                                                    ; 604 (294)         ; 368 (368)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub10|                                                                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_chd:auto_generated|                                                               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_chd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub11|                                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_kid:auto_generated|                                                               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_kid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub12|                                                                       ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_lid:auto_generated|                                                               ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_lid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub13|                                                                       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_mid:auto_generated|                                                               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_mid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub14|                                                                       ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_nid:auto_generated|                                                               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_nid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub15|                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_oid:auto_generated|                                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub16|                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_oid:auto_generated|                                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub17|                                                                       ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_nid:auto_generated|                                                               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_nid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub18|                                                                       ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_oid:auto_generated|                                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_oid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub19|                                                                       ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_pid:auto_generated|                                                               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_pid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub20|                                                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_qid:auto_generated|                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_qid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub21|                                                                       ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_rid:auto_generated|                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_rid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub22|                                                                       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_sid:auto_generated|                                                               ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_sid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub23|                                                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_tid:auto_generated|                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_tid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub24|                                                                       ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_uid:auto_generated|                                                               ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_uid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub25|                                                                       ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_vid:auto_generated|                                                               ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_vid:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub26|                                                                       ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_0jd:auto_generated|                                                               ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_0jd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub27|                                                                       ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27                                                                                                                                                                                                                                                ; work         ;
;                      |add_sub_1jd:auto_generated|                                                               ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_1jd:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_7hd:auto_generated|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_7hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_8hd:auto_generated|                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_8hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                        ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_9hd:auto_generated|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_9hd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_ahd:auto_generated|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_ahd:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:add_sub9|                                                                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bhd:auto_generated|                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_bhd:auto_generated                                                                                                                                                                                                                      ; work         ;
;       |HDU:HDU|                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|HDU:HDU                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |IRAM:imem|                                                                                               ; 30 (30)           ; 1 (1)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|IRAM:imem                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_fv61:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |WB_MUX:WB_MUX|                                                                                           ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|WB_MUX:WB_MUX                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |alu:alu|                                                                                                 ; 446 (446)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|alu:alu                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |aluSource:aluSource|                                                                                     ; 170 (170)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|aluSource:aluSource                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |controlUnit:CU|                                                                                          ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|controlUnit:CU                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |float_regFile:float_rf|                                                                                  ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|float_regFile:float_rf                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:registers[0][31]__1|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_2rc1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:registers[0][31]__2|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_2rc1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:registers[0][31]__3|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_2rc1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |forwardingUnit:fu|                                                                                       ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|forwardingUnit:fu                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |fpuController:fpuController|                                                                             ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|fpuController:fpuController                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |immGen:immGen|                                                                                           ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|immGen:immGen                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |memOut_MUX:memOut_MUX|                                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|memOut_MUX:memOut_MUX                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |pcIn_MUX:pcIn_MUX|                                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|pcIn_MUX:pcIn_MUX                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |regFile:rf|                                                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:registers_rtl_0|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:registers_rtl_1|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_93h1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |register:EX_MEM|                                                                                         ; 60 (60)           ; 145 (145)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|register:EX_MEM                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |register:ID_EX|                                                                                          ; 17 (17)           ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|register:ID_EX                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |register:IF_ID|                                                                                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|register:IF_ID                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |register:MEM_WB|                                                                                         ; 24 (24)           ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|register:MEM_WB                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |register:pc|                                                                                             ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|register:pc                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |register:regOut|                                                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|riscv_core:rv32i|register:regOut                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |sevSegDec:s0|                                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s0                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sevSegDec:s1|                                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s1                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sevSegDec:s2|                                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s2                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sevSegDec:s3|                                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sevSegDec:s3                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; Name                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/top.ram0_DRAM_ceed8afa.hdl.mif    ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 3            ; 39           ; 3            ; 39           ; 117   ; None                                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 12           ; 2            ; 12           ; 24    ; None                                 ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608  ; fpu_div.hex                          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 11           ; 10           ; 11           ; 10           ; 110   ; None                                 ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; db/top.ram0_IRAM_c4ed73f3.hdl.mif    ;
; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                 ;
; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                 ;
; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                 ;
; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 23          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                               ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                        ; IP Include File                                                                           ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Altera ; ALTFP_ADD_SUB ; 13.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst                             ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_add_sub.v               ;
; Altera ; ALTFP_COMPARE ; 13.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst                             ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_compare.v               ;
; Altera ; ALTFP_CONVERT ; 13.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert_float_integer.v ;
; Altera ; ALTFP_CONVERT ; 13.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst                             ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_convert.v               ;
; Altera ; ALTFP_DIV     ; 13.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst                                     ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_div.v                   ;
; Altera ; ALTFP_MULT    ; 13.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst                                   ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_mult.v                  ;
; Altera ; ALTFP_SQRT    ; 13.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst                                   ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/fpu_sqrt.v                  ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|dir_pipe[0]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|dir_pipe[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[31]                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[31..53] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[16]                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[16]                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[15]                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[15]                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[43]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[43]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[42]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[42]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[41]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[41]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[40]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[40]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[38]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[38]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[37]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[37]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[36]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[36]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff0[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[31]         ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg1                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[31]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[7]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[30]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[6]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[29]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[5]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[28]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[4]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[27]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[3]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[26]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[2]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[25]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[1]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[24]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_in_ff[0]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[23]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[22]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[22]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[21]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[21]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[21]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[21]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[20]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[20]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[20]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[20]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[19]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[19]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[19]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[19]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[18]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[18]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[18]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[18]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[17]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[17]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[17]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[17]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[16]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[16]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[16]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[16]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[15]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[15]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[15]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[15]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[14]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[14]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[14]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[14]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[13]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[13]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[13]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[13]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[12]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[12]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[12]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[12]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[11]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[11]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[11]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[11]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[10]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[10]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[10]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[10]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[9]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[9]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[9]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[9]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[8]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[8]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[8]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[8]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[7]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[7]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[7]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[7]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[6]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[6]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[6]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[6]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[5]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[5]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[5]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[5]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[4]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[4]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[4]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[4]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[3]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[3]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[3]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[3]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[2]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[2]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[2]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[2]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[1]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[1]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[1]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[1]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|man_a_dffe1_dffe1[0]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[0]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_in_ff[0]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[0]          ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or2_reg1                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or1_reg1          ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or1_reg1                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or2_reg1          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff1[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg1       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg2                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg1       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff2[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg3                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg2       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff3[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg4                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff4[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|sign_int_a_reg5                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff5[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[31]                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[0]                                                                                                                                                ; Merged with riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lsb_dffe                                                                                        ;
; riscv_core:rv32i|register:ID_EX|out[40]                                                                                                                                                                                                                                 ; Merged with riscv_core:rv32i|register:ID_EX|out[55]                                                                                                                                                                   ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_all_one_ff                                                                                                                                                ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg1          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_not_zero_ff                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg1           ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff0[0]                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg2           ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff1[0]                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg3           ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff2[0]                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_or_reg4           ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or_reg2                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or_reg2           ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or_reg3                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or_reg3           ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff0[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_0                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff1[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff2[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff3[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_3                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sign_node_ff4[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_4                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mag_int_a_reg[0]                                                                                                                            ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[0]          ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mag_int_a_reg2[0]                                                                                                                           ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|mantissa_input_reg[0] ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[20]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[22]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[22]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[24]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[24]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[26]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[26]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[28]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[28]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[30]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[30]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[32]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[32]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[36]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[36]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[38]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[38]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[40]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[40]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[42]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[42]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[44]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[44]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[46]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[46]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[48]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[48]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[52]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[52]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[54]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[54]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[56]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[56]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[58]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[58]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[60]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[60]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[62]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[62]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[64]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[64]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[66]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[66]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[68]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[68]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[70]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[70]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[72]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[72]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[74]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[74]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[76]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[76]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[78]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[78]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[80]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[80]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[50]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[50]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[82]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[82]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[34]                                                                                                                                                           ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[2]                                                                                                                                                                                                                          ; Merged with riscv_core:rv32i|register:EX_MEM|out[73]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[4]                                                                                                                                                                                                                          ; Merged with riscv_core:rv32i|register:EX_MEM|out[74]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[6]                                                                                                                                                                                                                          ; Merged with riscv_core:rv32i|register:EX_MEM|out[75]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[8]                                                                                                                                                                                                                          ; Merged with riscv_core:rv32i|register:EX_MEM|out[76]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[10]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|register:EX_MEM|out[77]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[12]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|register:EX_MEM|out[78]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[14]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|register:EX_MEM|out[79]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[16]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|register:EX_MEM|out[80]                                                                                                                                                                  ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[18]                                                                                                                                                                                                                         ; Merged with riscv_core:rv32i|register:EX_MEM|out[81]                                                                                                                                                                  ;
; Total Number of Removed Registers = 181                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|dir_pipe[0] ; Stuck at GND              ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[31] ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                               ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[16]                       ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[16]                              ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_k_dffe_0[15]                       ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|quotient_j_dffe[15]                              ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[49]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[49]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[48]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[48]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[47]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[47]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[46]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[46]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[45]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[45]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[44]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[44]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[43]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[43]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[42]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[42]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[41]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[41]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[40]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[40]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[39]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[39]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[38]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[38]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[37]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[37]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[36]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[36]                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2266  ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 225   ;
; Number of registers using Asynchronous Clear ; 2182  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 571   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                      ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[34]                                                                                                                                                                        ; 1       ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; 12      ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; 39      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; 10      ;
; Total number of inverted registers = 4                                                                                                                                                                                 ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                             ;
+-------------------------------------------------+--------------------------------------+
; Register Name                                   ; RAM Name                             ;
+-------------------------------------------------+--------------------------------------+
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[0]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[1]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[2]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[3]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[4]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[5]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[6]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[7]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[8]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[9]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[10] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[11] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[12] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[13] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[14] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[15] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[16] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[17] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[18] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[19] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[20] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[21] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[22] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[23] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[24] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[25] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[26] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[27] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[28] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[29] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[30] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[31] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[32] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[33] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[34] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[35] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[36] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[37] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[38] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[39] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[40] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[41] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[42] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[43] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[44] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[45] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[46] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[47] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[48] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[49] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[50] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[51] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[52] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[53] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[54] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[55] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[56] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[57] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[58] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[59] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[60] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[61] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[62] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[63] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[64] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[65] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[66] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[67] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[68] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[69] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[70] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[71] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[72] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[73] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[74] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[75] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[76] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[77] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[78] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[79] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[80] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[81] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[82] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
+-------------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                               ; Megafunction                                                                                                                                                         ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; riscv_core:rv32i|regFile:rf|dataA[0..31]                                                                                                                                                                    ; riscv_core:rv32i|regFile:rf|registers_rtl_0                                                                                                                          ; RAM        ;
; riscv_core:rv32i|regFile:rf|dataB[0..31]                                                                                                                                                                    ; riscv_core:rv32i|regFile:rf|registers_rtl_1                                                                                                                          ; RAM        ;
; riscv_core:rv32i|register:IF_ID|out[32..63]                                                                                                                                                                 ; riscv_core:rv32i|IRAM:imem|MEM_rtl_0                                                                                                                                 ; RAM        ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff212c[0..7]                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff211c[0..7]                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff210c[0..7]                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff29c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff28c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff27c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff26c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff25c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff24c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff23c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff22c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff21c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c[0..7]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff12[0]                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff11[0]                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff10[0]                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff9[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff8[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff7[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff6[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff5[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff4[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff3[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff2[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff1[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|infinity_ff0[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff12[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff11[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff10[0]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff9[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff8[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff7[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff6[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff5[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff4[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff3[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff2[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff1[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|nan_man_ff0[0]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0                                            ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_3[0..7]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_2[0..7]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_1[0..7]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0[0..7]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[5..8]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[5..8]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[5..8]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[5..8]                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_res_dffe4                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_res_dffe3                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg4            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg3            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exp_and_reg2            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_infinity_ff1                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_infinity_dffe_1                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_infinity_dffe_0                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_nan_ff1                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_nan_dffe_1                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_is_nan_dffe_0                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_not_zero_ff1                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_not_zero_dffe_1                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|input_not_zero_dffe_0                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|exponent_bus_pre_reg[0..7]                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|exponent_bus_pre_reg2[0..7]                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|exponent_bus_pre_reg3[0..7]                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_is_not_zero_dffe4                                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_is_not_zero_dffe3                                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_res_is_not_zero_dffe31                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_4                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_3                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_2                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_dffe_4                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_dffe_3                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_is_infinity_dffe_2                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_zero_b_not_dffe_4                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_zero_b_not_dffe_3                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|a_zero_b_not_dffe_2                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_dffe_4                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_dffe_3                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b_is_infinity_dffe_2                                           ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|divbyzero_pipe_dffe_4                                          ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|divbyzero_pipe_dffe_3                                          ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|divbyzero_pipe_dffe_2                                          ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|overflow_dffe_2                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|overflow_dffe_1                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|overflow_dffe_0                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|underflow_dffe_2                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|underflow_dffe_1                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|underflow_dffe_0                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|round_bit_dffe3                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|round_bit_dffe31                                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|round_bit_dffe21                                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe3                                                                ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe31                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe21                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit2_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit2_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit2_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit1_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit1_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|below_lower_limit1_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|equal_upper_limit_reg3  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|equal_upper_limit_reg2  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|equal_upper_limit_reg1  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exceed_upper_limit_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exceed_upper_limit_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|exceed_upper_limit_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe21[0..7]                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|exp_res_dffe2[0..7]                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|data_exp_dffe1[0..7]                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[9..12]                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[9..12]                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[9..12]                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0                        ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:pc|out[30]                                                                                                                                                                                                                                ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:pc|out[7]                                                                                                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[17]                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[17]                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[37] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[27]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[27]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[57]                                                                                                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[85]                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[18]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[30]                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[23]                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[69]                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[25]                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[132]                                                                                                                                                                                                                            ;
; 37:1               ; 7 bits    ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[87]                                                                                                                                                                                                                            ;
; 38:1               ; 7 bits    ; 175 LEs       ; 91 LEs               ; 84 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[93]                                                                                                                                                                                                                            ;
; 39:1               ; 4 bits    ; 104 LEs       ; 56 LEs               ; 48 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[100]                                                                                                                                                                                                                           ;
; 40:1               ; 2 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[101]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|WB_MUX:WB_MUX|Mux20                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|riscv_core:rv32i|DRAM:dmem|Mux0                                                                                                                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_tmp_output[30]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[8]                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|riscv_core:rv32i|aluSource:aluSource|Mux40                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|riscv_core:rv32i|aluSource:aluSource|Mux25                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|riscv_core:rv32i|FPU:fpu|r4_dataB[0]                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[0]                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift|result[2]                                                                                 ;
; 38:1               ; 4 bits    ; 100 LEs       ; 52 LEs               ; 48 LEs                 ; No         ; |top|riscv_core:rv32i|aluResult[7]                                                                                                                                                                                                                                       ;
; 39:1               ; 2 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; No         ; |top|riscv_core:rv32i|aluResult[2]                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_fv61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:regOut ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:pc ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|IRAM:imem ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 32    ; Signed Integer                                 ;
; addrWidth      ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:IF_ID ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 96    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|regFile:rf ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 32    ; Signed Integer                                  ;
; addrWidth      ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|immGen:immGen ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
; addrWidth      ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2rc1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2rc1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2rc1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:ID_EX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 140   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|alu:alu ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_ore ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_ore ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_lre ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_l6i ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_l6i ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_bsi ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 26          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_6se ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                           ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED     ; Untyped                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                        ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                             ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER         ; cmpr_aag   ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                 ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                   ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_fjd ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                            ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_gna ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                            ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                    ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_egg ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_7pb ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                      ;
; LPM_WIDTHA                                     ; 24         ; Signed Integer                                                                                                      ;
; LPM_WIDTHB                                     ; 24         ; Signed Integer                                                                                                      ;
; LPM_WIDTHP                                     ; 48         ; Signed Integer                                                                                                      ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                             ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                             ;
; LPM_PIPELINE                                   ; 2          ; Signed Integer                                                                                                      ;
; LATENCY                                        ; 0          ; Untyped                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_2ft   ; Untyped                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                             ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; fpu_div.hex          ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_fvo       ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                      ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_iki ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_voh ; Untyped                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_vdf ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 50          ; Signed Integer                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_74f ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 23         ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                               ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_1jg   ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                         ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTHA                                     ; 25         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHB                                     ; 10         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHP                                     ; 35         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                      ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                               ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                      ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_g8s   ; Untyped                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                      ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                         ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTHA                                     ; 24         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHB                                     ; 10         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHP                                     ; 34         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                      ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                               ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                      ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_e8s   ; Untyped                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                      ;
+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                             ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                   ;
; LPM_WIDTHA                                     ; 17         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHB                                     ; 17         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHP                                     ; 34         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                          ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                   ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_n8s   ; Untyped                                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                          ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1 ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                             ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                   ;
; LPM_WIDTHA                                     ; 17         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHB                                     ; 17         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHP                                     ; 34         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                          ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                   ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_n8s   ; Untyped                                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                          ;
+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                  ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                        ;
; LPM_WIDTHA                                     ; 34         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHB                                     ; 17         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHP                                     ; 51         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                                               ;
; LPM_PIPELINE                                   ; 1          ; Signed Integer                                                                                                                                        ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_l8s   ; Untyped                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                               ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                              ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                              ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                              ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 7          ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                              ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_mrg   ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_chd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_kid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 11          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_lid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_mid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_nid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_oid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_oid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_nid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_oid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_qid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_rid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_sid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_tid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 20          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_uid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_vid ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_0jd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_1jd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_2jd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_6hd ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_7hd ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_8hd ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_9hd ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ahd ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_bhd ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_chd ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_1jd ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_jse ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_8se ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_dbf ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_dbf ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_7re ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                              ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                              ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; cmpr_khg   ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_8se ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_5re ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_ebf ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_gbf ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_mse ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1 ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                         ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                      ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_nrg   ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                               ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2 ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                         ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                      ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_dhg   ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                               ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3 ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                         ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8          ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                      ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_khg   ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                               ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                                                  ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cmpr_ehg   ; Untyped                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                                                           ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:EX_MEM ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 158   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|DRAM:dmem ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 32    ; Signed Integer                                 ;
; addrWidth      ; 9     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:MEM_WB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 153   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0 ;
+------------------------------------+-----------------------------------+-------------------------+
; Parameter Name                     ; Value                             ; Type                    ;
+------------------------------------+-----------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                 ;
; WIDTH_A                            ; 32                                ; Untyped                 ;
; WIDTHAD_A                          ; 9                                 ; Untyped                 ;
; NUMWORDS_A                         ; 512                               ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                 ;
; WIDTH_B                            ; 32                                ; Untyped                 ;
; WIDTHAD_B                          ; 9                                 ; Untyped                 ;
; NUMWORDS_B                         ; 512                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                 ;
; BYTE_SIZE                          ; 8                                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                 ;
; INIT_FILE                          ; db/top.ram0_DRAM_ceed8afa.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_mth1                   ; Untyped                 ;
+------------------------------------+-----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                ; Type                        ;
+------------------------------------+--------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                     ;
; WIDTH_A                            ; 32                                   ; Untyped                     ;
; WIDTHAD_A                          ; 5                                    ; Untyped                     ;
; NUMWORDS_A                         ; 32                                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WIDTH_B                            ; 32                                   ; Untyped                     ;
; WIDTHAD_B                          ; 5                                    ; Untyped                     ;
; NUMWORDS_B                         ; 32                                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II                           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_93h1                      ; Untyped                     ;
+------------------------------------+--------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1 ;
+------------------------------------+--------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                ; Type                        ;
+------------------------------------+--------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                     ;
; WIDTH_A                            ; 32                                   ; Untyped                     ;
; WIDTHAD_A                          ; 5                                    ; Untyped                     ;
; NUMWORDS_A                         ; 32                                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WIDTH_B                            ; 32                                   ; Untyped                     ;
; WIDTHAD_B                          ; 5                                    ; Untyped                     ;
; NUMWORDS_B                         ; 32                                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II                           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_93h1                      ; Untyped                     ;
+------------------------------------+--------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0 ;
+------------------------------------+-----------------------------------+-------------------------+
; Parameter Name                     ; Value                             ; Type                    ;
+------------------------------------+-----------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                 ;
; OPERATION_MODE                     ; ROM                               ; Untyped                 ;
; WIDTH_A                            ; 32                                ; Untyped                 ;
; WIDTHAD_A                          ; 8                                 ; Untyped                 ;
; NUMWORDS_A                         ; 256                               ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                 ;
; WIDTH_B                            ; 1                                 ; Untyped                 ;
; WIDTHAD_B                          ; 1                                 ; Untyped                 ;
; NUMWORDS_B                         ; 1                                 ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                 ;
; BYTE_SIZE                          ; 8                                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                 ;
; INIT_FILE                          ; db/top.ram0_IRAM_c4ed73f3.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_fv61                   ; Untyped                 ;
+------------------------------------+-----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                   ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                                                                                                ;
; WIDTH          ; 10             ; Untyped                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_7hm ; Untyped                                                                                                                                                ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                              ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                           ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                           ;
; WIDTH          ; 12             ; Untyped                                                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_pfm ; Untyped                                                                                                                                                                                           ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                    ;
; WIDTH          ; 39             ; Untyped                                                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_1gm ; Untyped                                                                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                                                   ;
; Entity Instance                           ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                  ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                      ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod          ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 35                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
;     -- LPM_WIDTHA                     ; 34                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 51                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                  ;
; Entity Instance            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0                                            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 13                                                                                                                                                                                 ;
;     -- WIDTH               ; 10                                                                                                                                                                                 ;
; Entity Instance            ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                  ;
;     -- WIDTH               ; 12                                                                                                                                                                                 ;
; Entity Instance            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                  ;
;     -- WIDTH               ; 39                                                                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|register:MEM_WB"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; out[152..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[147..146] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[144..138] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[135..133] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|register:EX_MEM"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[35] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst"       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; nan      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst"                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; division_by_zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nan              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|IRAM:imem" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; DIN  ; Input ; Info     ; Stuck at GND                 ;
; wren ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i"                                                                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dataOut[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; av_chipselect   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_address      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_read_n       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_readdata     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_write_n      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_writedata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_waitrequest  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 17 21:16:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 20 design units, including 20 entities, in source file /users/naqas/desktop/github/risc-v/riscv_core/riscv.v
    Info (12023): Found entity 1: alu
    Info (12023): Found entity 2: aluSource
    Info (12023): Found entity 3: controlUnit
    Info (12023): Found entity 4: forwardingUnit
    Info (12023): Found entity 5: HDU
    Info (12023): Found entity 6: immGen
    Info (12023): Found entity 7: float_regFile
    Info (12023): Found entity 8: regFile
    Info (12023): Found entity 9: register
    Info (12023): Found entity 10: DRAM
    Info (12023): Found entity 11: IRAM
    Info (12023): Found entity 12: WB_MUX
    Info (12023): Found entity 13: memOut_MUX
    Info (12023): Found entity 14: pcIn_MUX
    Info (12023): Found entity 15: FPU
    Info (12023): Found entity 16: fpuController
    Info (12023): Found entity 17: top
    Info (12023): Found entity 18: riscv_core
    Info (12023): Found entity 19: sevSegDec
    Info (12023): Found entity 20: tb
Info (12021): Found 22 design units, including 22 entities, in source file fpu_add_sub.v
    Info (12023): Found entity 1: fpu_add_sub_altbarrel_shift_h0e
    Info (12023): Found entity 2: fpu_add_sub_altbarrel_shift_6hb
    Info (12023): Found entity 3: fpu_add_sub_altpriority_encoder_3v7
    Info (12023): Found entity 4: fpu_add_sub_altpriority_encoder_3e8
    Info (12023): Found entity 5: fpu_add_sub_altpriority_encoder_6v7
    Info (12023): Found entity 6: fpu_add_sub_altpriority_encoder_6e8
    Info (12023): Found entity 7: fpu_add_sub_altpriority_encoder_bv7
    Info (12023): Found entity 8: fpu_add_sub_altpriority_encoder_be8
    Info (12023): Found entity 9: fpu_add_sub_altpriority_encoder_r08
    Info (12023): Found entity 10: fpu_add_sub_altpriority_encoder_rf8
    Info (12023): Found entity 11: fpu_add_sub_altpriority_encoder_qb6
    Info (12023): Found entity 12: fpu_add_sub_altpriority_encoder_nh8
    Info (12023): Found entity 13: fpu_add_sub_altpriority_encoder_qh8
    Info (12023): Found entity 14: fpu_add_sub_altpriority_encoder_vh8
    Info (12023): Found entity 15: fpu_add_sub_altpriority_encoder_fj8
    Info (12023): Found entity 16: fpu_add_sub_altpriority_encoder_n28
    Info (12023): Found entity 17: fpu_add_sub_altpriority_encoder_q28
    Info (12023): Found entity 18: fpu_add_sub_altpriority_encoder_v28
    Info (12023): Found entity 19: fpu_add_sub_altpriority_encoder_f48
    Info (12023): Found entity 20: fpu_add_sub_altpriority_encoder_e48
    Info (12023): Found entity 21: fpu_add_sub_altfp_add_sub_vtn
    Info (12023): Found entity 22: fpu_add_sub
Info (12021): Found 2 design units, including 2 entities, in source file fpu_mult.v
    Info (12023): Found entity 1: fpu_mult_altfp_mult_0gr
    Info (12023): Found entity 2: fpu_mult
Info (12021): Found 3 design units, including 3 entities, in source file fpu_div.v
    Info (12023): Found entity 1: fpu_div_altfp_div_pst_t2j
    Info (12023): Found entity 2: fpu_div_altfp_div_bnm
    Info (12023): Found entity 3: fpu_div
Info (12021): Found 2 design units, including 2 entities, in source file fpu_compare.v
    Info (12023): Found entity 1: fpu_compare_altfp_compare_0uc
    Info (12023): Found entity 2: fpu_compare
Info (12021): Found 3 design units, including 3 entities, in source file fpu_sqrt.v
    Info (12023): Found entity 1: fpu_sqrt_alt_sqrt_block_kfb
    Info (12023): Found entity 2: fpu_sqrt_altfp_sqrt_sef
    Info (12023): Found entity 3: fpu_sqrt
Info (12021): Found 12 design units, including 12 entities, in source file fpu_convert.v
    Info (12023): Found entity 1: fpu_convert_altbarrel_shift_brf
    Info (12023): Found entity 2: fpu_convert_altpriority_encoder_3e8
    Info (12023): Found entity 3: fpu_convert_altpriority_encoder_6e8
    Info (12023): Found entity 4: fpu_convert_altpriority_encoder_be8
    Info (12023): Found entity 5: fpu_convert_altpriority_encoder_rf8
    Info (12023): Found entity 6: fpu_convert_altpriority_encoder_3v7
    Info (12023): Found entity 7: fpu_convert_altpriority_encoder_6v7
    Info (12023): Found entity 8: fpu_convert_altpriority_encoder_bv7
    Info (12023): Found entity 9: fpu_convert_altpriority_encoder_r08
    Info (12023): Found entity 10: fpu_convert_altpriority_encoder_qb6
    Info (12023): Found entity 11: fpu_convert_altfp_convert_hvn
    Info (12023): Found entity 12: fpu_convert
Info (12021): Found 3 design units, including 3 entities, in source file fpu_convert_float_integer.v
    Info (12023): Found entity 1: fpu_convert_float_integer_altbarrel_shift_grf
    Info (12023): Found entity 2: fpu_convert_float_integer_altfp_convert_o6q
    Info (12023): Found entity 3: fpu_convert_float_integer
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "riscv_core" for hierarchy "riscv_core:rv32i"
Warning (10230): Verilog HDL assignment warning at riscv.v(119): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:regOut"
Info (12128): Elaborating entity "pcIn_MUX" for hierarchy "riscv_core:rv32i|pcIn_MUX:pcIn_MUX"
Info (12128): Elaborating entity "IRAM" for hierarchy "riscv_core:rv32i|IRAM:imem"
Warning (10850): Verilog HDL warning at IRAM.v(11): number of words (22) in memory file does not match the number of elements in the address range [0:255]
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:IF_ID"
Info (12128): Elaborating entity "regFile" for hierarchy "riscv_core:rv32i|regFile:rf"
Info (12128): Elaborating entity "immGen" for hierarchy "riscv_core:rv32i|immGen:immGen"
Info (12128): Elaborating entity "controlUnit" for hierarchy "riscv_core:rv32i|controlUnit:CU"
Info (12128): Elaborating entity "float_regFile" for hierarchy "riscv_core:rv32i|float_regFile:float_rf"
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12128): Elaborating entity "altsyncram" for hierarchy "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1"
Info (12133): Instantiated megafunction "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rc1.tdf
    Info (12023): Found entity 1: altsyncram_2rc1
Info (12128): Elaborating entity "altsyncram_2rc1" for hierarchy "riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated"
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:ID_EX"
Info (12128): Elaborating entity "aluSource" for hierarchy "riscv_core:rv32i|aluSource:aluSource"
Info (12128): Elaborating entity "alu" for hierarchy "riscv_core:rv32i|alu:alu"
Info (12128): Elaborating entity "fpuController" for hierarchy "riscv_core:rv32i|fpuController:fpuController"
Info (12128): Elaborating entity "FPU" for hierarchy "riscv_core:rv32i|FPU:fpu"
Info (12128): Elaborating entity "fpu_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"
Info (12128): Elaborating entity "fpu_add_sub_altfp_add_sub_vtn" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component"
Info (12128): Elaborating entity "fpu_add_sub_altbarrel_shift_h0e" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift"
Info (12128): Elaborating entity "fpu_add_sub_altbarrel_shift_6hb" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_qb6" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_r08" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_bv7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_6v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_3v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder16"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_3e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_6e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_be8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_rf8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_e48" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_fj8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_vh8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_qh8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_nh8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_f48" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_v28" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_q28" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35"
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_n28" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder37"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ore.tdf
    Info (12023): Found entity 1: add_sub_ore
Info (12128): Elaborating entity "add_sub_ore" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf
    Info (12023): Found entity 1: add_sub_lre
Info (12128): Elaborating entity "add_sub_lre" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "28"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l6i.tdf
    Info (12023): Found entity 1: add_sub_l6i
Info (12128): Elaborating entity "add_sub_l6i" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4|add_sub_l6i:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf
    Info (12023): Found entity 1: add_sub_nqe
Info (12128): Elaborating entity "add_sub_nqe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bsi.tdf
    Info (12023): Found entity 1: add_sub_bsi
Info (12128): Elaborating entity "add_sub_bsi" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6se.tdf
    Info (12023): Found entity 1: add_sub_6se
Info (12128): Elaborating entity "add_sub_6se" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf
    Info (12023): Found entity 1: cmpr_aag
Info (12128): Elaborating entity "cmpr_aag" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated"
Info (12128): Elaborating entity "fpu_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst"
Info (12128): Elaborating entity "fpu_mult_altfp_mult_0gr" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fjd.tdf
    Info (12023): Found entity 1: add_sub_fjd
Info (12128): Elaborating entity "add_sub_fjd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder" with the following parameter:
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gna.tdf
    Info (12023): Found entity 1: add_sub_gna
Info (12128): Elaborating entity "add_sub_gna" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf
    Info (12023): Found entity 1: add_sub_egg
Info (12128): Elaborating entity "add_sub_egg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf
    Info (12023): Found entity 1: add_sub_7pb
Info (12128): Elaborating entity "add_sub_7pb" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder|add_sub_7pb:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2ft.tdf
    Info (12023): Found entity 1: mult_2ft
Info (12128): Elaborating entity "mult_2ft" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated"
Info (12128): Elaborating entity "fpu_div" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst"
Info (12128): Elaborating entity "fpu_div_altfp_div_bnm" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component"
Info (12128): Elaborating entity "fpu_div_altfp_div_pst_t2j" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3" with the following parameter:
    Info (12134): Parameter "init_file" = "fpu_div.hex"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvo.tdf
    Info (12023): Found entity 1: altsyncram_fvo
Info (12128): Elaborating entity "altsyncram_fvo" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_iki.tdf
    Info (12023): Found entity 1: add_sub_iki
Info (12128): Elaborating entity "add_sub_iki" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_voh.tdf
    Info (12023): Found entity 1: add_sub_voh
Info (12128): Elaborating entity "add_sub_voh" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vdf.tdf
    Info (12023): Found entity 1: add_sub_vdf
Info (12128): Elaborating entity "add_sub_vdf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_vdf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_74f.tdf
    Info (12023): Found entity 1: add_sub_74f
Info (12128): Elaborating entity "add_sub_74f" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_74f:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1jg.tdf
    Info (12023): Found entity 1: cmpr_1jg
Info (12128): Elaborating entity "cmpr_1jg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2|cmpr_1jg:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "25"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "35"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_g8s.tdf
    Info (12023): Found entity 1: mult_g8s
Info (12128): Elaborating entity "mult_g8s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e8s.tdf
    Info (12023): Found entity 1: mult_e8s
Info (12128): Elaborating entity "mult_e8s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_n8s.tdf
    Info (12023): Found entity 1: mult_n8s
Info (12128): Elaborating entity "mult_n8s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "34"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "51"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8s.tdf
    Info (12023): Found entity 1: mult_l8s
Info (12128): Elaborating entity "mult_l8s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated"
Info (12128): Elaborating entity "fpu_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst"
Info (12128): Elaborating entity "fpu_compare_altfp_compare_0uc" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_nrg.tdf
    Info (12023): Found entity 1: cmpr_nrg
Info (12128): Elaborating entity "cmpr_nrg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mrg.tdf
    Info (12023): Found entity 1: cmpr_mrg
Info (12128): Elaborating entity "cmpr_mrg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4|cmpr_mrg:auto_generated"
Info (12128): Elaborating entity "fpu_sqrt" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"
Info (12128): Elaborating entity "fpu_sqrt_altfp_sqrt_sef" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component"
Info (12128): Elaborating entity "fpu_sqrt_alt_sqrt_block_kfb" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_chd.tdf
    Info (12023): Found entity 1: add_sub_chd
Info (12128): Elaborating entity "add_sub_chd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_chd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kid.tdf
    Info (12023): Found entity 1: add_sub_kid
Info (12128): Elaborating entity "add_sub_kid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_kid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lid.tdf
    Info (12023): Found entity 1: add_sub_lid
Info (12128): Elaborating entity "add_sub_lid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_lid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mid.tdf
    Info (12023): Found entity 1: add_sub_mid
Info (12128): Elaborating entity "add_sub_mid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_mid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nid.tdf
    Info (12023): Found entity 1: add_sub_nid
Info (12128): Elaborating entity "add_sub_nid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_nid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oid.tdf
    Info (12023): Found entity 1: add_sub_oid
Info (12128): Elaborating entity "add_sub_oid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_oid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pid.tdf
    Info (12023): Found entity 1: add_sub_pid
Info (12128): Elaborating entity "add_sub_pid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_pid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qid.tdf
    Info (12023): Found entity 1: add_sub_qid
Info (12128): Elaborating entity "add_sub_qid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_qid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rid.tdf
    Info (12023): Found entity 1: add_sub_rid
Info (12128): Elaborating entity "add_sub_rid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_rid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sid.tdf
    Info (12023): Found entity 1: add_sub_sid
Info (12128): Elaborating entity "add_sub_sid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_sid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tid.tdf
    Info (12023): Found entity 1: add_sub_tid
Info (12128): Elaborating entity "add_sub_tid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_tid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uid.tdf
    Info (12023): Found entity 1: add_sub_uid
Info (12128): Elaborating entity "add_sub_uid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_uid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vid.tdf
    Info (12023): Found entity 1: add_sub_vid
Info (12128): Elaborating entity "add_sub_vid" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_vid:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0jd.tdf
    Info (12023): Found entity 1: add_sub_0jd
Info (12128): Elaborating entity "add_sub_0jd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_0jd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1jd.tdf
    Info (12023): Found entity 1: add_sub_1jd
Info (12128): Elaborating entity "add_sub_1jd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_1jd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2jd.tdf
    Info (12023): Found entity 1: add_sub_2jd
Info (12128): Elaborating entity "add_sub_2jd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_2jd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6hd.tdf
    Info (12023): Found entity 1: add_sub_6hd
Info (12128): Elaborating entity "add_sub_6hd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_6hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7hd.tdf
    Info (12023): Found entity 1: add_sub_7hd
Info (12128): Elaborating entity "add_sub_7hd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_7hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8hd.tdf
    Info (12023): Found entity 1: add_sub_8hd
Info (12128): Elaborating entity "add_sub_8hd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_8hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9hd.tdf
    Info (12023): Found entity 1: add_sub_9hd
Info (12128): Elaborating entity "add_sub_9hd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_9hd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ahd.tdf
    Info (12023): Found entity 1: add_sub_ahd
Info (12128): Elaborating entity "add_sub_ahd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_ahd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bhd.tdf
    Info (12023): Found entity 1: add_sub_bhd
Info (12128): Elaborating entity "add_sub_bhd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_bhd:auto_generated"
Info (12128): Elaborating entity "fpu_convert" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst"
Info (12128): Elaborating entity "fpu_convert_altfp_convert_hvn" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component"
Info (12128): Elaborating entity "fpu_convert_altbarrel_shift_brf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_qb6" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_rf8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_be8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_6e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_3e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_r08" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_bv7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_6v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19"
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_3v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jse.tdf
    Info (12023): Found entity 1: add_sub_jse
Info (12128): Elaborating entity "add_sub_jse" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1|add_sub_jse:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8se.tdf
    Info (12023): Found entity 1: add_sub_8se
Info (12128): Elaborating entity "add_sub_8se" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3|add_sub_8se:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf
    Info (12023): Found entity 1: add_sub_dbf
Info (12128): Elaborating entity "add_sub_dbf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6|add_sub_dbf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7re.tdf
    Info (12023): Found entity 1: add_sub_7re
Info (12128): Elaborating entity "add_sub_7re" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8|add_sub_7re:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_khg.tdf
    Info (12023): Found entity 1: cmpr_khg
Info (12128): Elaborating entity "cmpr_khg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4|cmpr_khg:auto_generated"
Info (12128): Elaborating entity "fpu_convert_float_integer" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst"
Info (12128): Elaborating entity "fpu_convert_float_integer_altfp_convert_o6q" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component"
Info (12128): Elaborating entity "fpu_convert_float_integer_altbarrel_shift_grf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5re.tdf
    Info (12023): Found entity 1: add_sub_5re
Info (12128): Elaborating entity "add_sub_5re" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5|add_sub_5re:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf
    Info (12023): Found entity 1: add_sub_ebf
Info (12128): Elaborating entity "add_sub_ebf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7|add_sub_ebf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gbf.tdf
    Info (12023): Found entity 1: add_sub_gbf
Info (12128): Elaborating entity "add_sub_gbf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8|add_sub_gbf:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mse.tdf
    Info (12023): Found entity 1: add_sub_mse
Info (12128): Elaborating entity "add_sub_mse" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9|add_sub_mse:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf
    Info (12023): Found entity 1: cmpr_dhg
Info (12128): Elaborating entity "cmpr_dhg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2|cmpr_dhg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare"
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ehg.tdf
    Info (12023): Found entity 1: cmpr_ehg
Info (12128): Elaborating entity "cmpr_ehg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare|cmpr_ehg:auto_generated"
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:EX_MEM"
Info (12128): Elaborating entity "DRAM" for hierarchy "riscv_core:rv32i|DRAM:dmem"
Warning (10850): Verilog HDL warning at DRAM.v(13): number of words (96) in memory file does not match the number of elements in the address range [0:511]
Info (12128): Elaborating entity "memOut_MUX" for hierarchy "riscv_core:rv32i|memOut_MUX:memOut_MUX"
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:MEM_WB"
Info (12128): Elaborating entity "WB_MUX" for hierarchy "riscv_core:rv32i|WB_MUX:WB_MUX"
Info (12128): Elaborating entity "HDU" for hierarchy "riscv_core:rv32i|HDU:HDU"
Info (12128): Elaborating entity "forwardingUnit" for hierarchy "riscv_core:rv32i|forwardingUnit:fu"
Info (12128): Elaborating entity "sevSegDec" for hierarchy "sevSegDec:s0"
Info (13014): Ignored 326 buffer(s)
    Info (13019): Ignored 326 SOFT buffer(s)
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "riscv_core:rv32i|DRAM:dmem|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|regFile:rf|registers_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|regFile:rf|registers_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|DRAM:dmem|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_DRAM_ceed8afa.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|regFile:rf|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|regFile:rf|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|IRAM:imem|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_IRAM_c4ed73f3.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff20c_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|exp_result_dffe_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 12
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 39
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_DRAM_ceed8afa.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mth1.tdf
    Info (12023): Found entity 1: altsyncram_mth1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_DRAM_ceed8afa.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_regFile_4c8ea16e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_93h1.tdf
    Info (12023): Found entity 1: altsyncram_93h1
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_IRAM_c4ed73f3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fv61.tdf
    Info (12023): Found entity 1: altsyncram_fv61
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_IRAM_c4ed73f3.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus13_cyclone2/db/top.ram0_IRAM_c4ed73f3.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7hm.tdf
    Info (12023): Found entity 1: shift_taps_7hm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40b1.tdf
    Info (12023): Found entity 1: altsyncram_40b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5mf.tdf
    Info (12023): Found entity 1: cntr_5mf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r5h.tdf
    Info (12023): Found entity 1: cntr_r5h
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_pfm.tdf
    Info (12023): Found entity 1: shift_taps_pfm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ta1.tdf
    Info (12023): Found entity 1: altsyncram_2ta1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf
    Info (12023): Found entity 1: cntr_ikf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_94h.tdf
    Info (12023): Found entity 1: cntr_94h
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "39"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1gm.tdf
    Info (12023): Found entity 1: shift_taps_1gm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p461.tdf
    Info (12023): Found entity 1: altsyncram_p461
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info (12023): Found entity 1: add_sub_gvd
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf
    Info (12023): Found entity 1: cntr_74h
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5824 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 5477 logic cells
    Info (21064): Implemented 294 RAM segments
    Info (21062): Implemented 23 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Tue Dec 17 21:17:23 2019
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:25


