// Seed: 3289649794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  assign module_1.id_12 = 0;
  output wire id_8;
  output tri1 id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2
    , id_18,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input tri id_9,
    output supply1 id_10,
    input wire id_11,
    output wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    input tri id_16
);
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
