=N:[UVMSource] Using sources from '/home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2'
=N:[UsageMeter (2024-06-16 01:53:49 -0600)] Using /etc/ssl/certs as location of CA certificates to verify license server.
=N:[UsageMeter (2024-06-16 01:53:49 -0600)] usage server initial connection
=N:[License] 
Licensed for Metrics Design Automation.
=N:[License] New lease granted.
Analyzing...
Elaborating...
  Top-level modules:
    $unit
    top_hvl
    top
=W:[IneffectiveDynamicCast]:
    The following dynamic $cast cases will always be false    

    /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_callback.svh:521:9              class uvm_pkg::uvm_callbacks#(class uvm_pkg::uvm_phase,class uvm_pkg::uvm_phase_cb)    class uvm_pkg::uvm_callbacks#(class uvm_pkg::uvm_phase,class uvm_pkg::uvm_callback)    
    Included from /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_base.svh:76:12                                                                                                                                                                                  
    Included from /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/uvm_pkg.sv:31:12                                                                                                                                                                                         

    /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_callback.svh:671:12             class uvm_pkg::uvm_phase                                                               class uvm_pkg::uvm_report_object                                                       
    Included from /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_base.svh:76:12                                                                                                                                                                                  

    /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_callback.svh:731:10             class uvm_pkg::uvm_component                                                           class uvm_pkg::uvm_phase                                                               
    Included from /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_base.svh:76:12                                                                                                                                                                                  

    /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_callback.svh:808:10             class uvm_pkg::uvm_component                                                           class uvm_pkg::uvm_phase                                                               
    Included from /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_base.svh:76:12                                                                                                                                                                                  

=W:[ExprStmtNotVoid]:
    The following expressions used as statements do not have void type:    

    ../testbench/gen_sequence.sv:62:4               int    
    Included from ../testbench/testbench.sv:6:10           

    ../testbench/gen_sequence.sv:90:8               int    
    Included from ../testbench/testbench.sv:6:10           

    ../testbench/gen_sequence.sv:110:7              int    
    Included from ../testbench/testbench.sv:6:10           

=W:[MissingCallbackAcc]:
    Only waveforms for signals with callback access can be dumped.                     
    For $dumpvars to be useful command options +acc+b or -acc-specs should be used.    


    ../rtl/top_hdl.sv:50:9    

  Found 10 unique specialization(s) of 10 design element(s).
=W:[MissingTimescale]:
    It is illegal for some design elements to have time specifications    
    while others don't.  A complete time specification includes           
    both a time unit and time precision.                                  

        Have complete time spec    Have no/incomplete time spec    

        darkpll                    instructions_data_struc         
        darkriscv                  intf_soc                        
        darksocv                   top                             
        darkuart                   top_hvl                         
                                   uvm_pkg                         

Optimizing...
Building models...
PLI/VPI access: (none) 
Simulation time precision is 1ps.
  [1/10] module $root: 1838 functions, 4049 basic blocks
  [2/10] module $pkgs: 1 functions, 2 basic blocks
  [3/10] CU scope $unit: 60 functions, 541 basic blocks
  [4/10] module top_hvl: 2 functions, 6 basic blocks
  [5/10] module top: 5 functions, 14 basic blocks
  [7/10] package uvm_pkg: 6 submodules, 3855 functions, 41419 basic blocks
  [8/10] package instructions_data_struc: 1 functions, 2 basic blocks
  [9/10] interface intf_soc: 1 functions, 2 basic blocks
  [10/10] module darksocv: 60 functions, 1402 basic blocks
Linking image.so...
Using default typical min/typ/max.
=S:Begin run-time elaboration and static initialization...
=N:Starting event scheduler...
UVM_INFO @ 0: reporter [RNTST] Running test test_basic...
=N:[dumpVCD] ../rtl/top_hdl.sv:49: preparing VCD dump to 'darksocv.vcd'.
UVM_INFO @ 0: uvm_test_top.env [uvm_test_top.env] End_of_build_phase
----------------------------------------------------------
Name                   Type                    Size  Value
----------------------------------------------------------
env                    darksocv_env            -     @351 
  drv                  darksocv_driver         -     @371 
    rsp_port           uvm_analysis_port       -     @390 
    seq_item_port      uvm_seq_item_pull_port  -     @380 
  seqr                 uvm_sequencer           -     @400 
    rsp_export         uvm_analysis_export     -     @409 
    seq_item_export    uvm_seq_item_pull_imp   -     @527 
    arbitration_queue  array                   0     -    
    lock_queue         array                   0     -    
    num_last_reqs      integral                32    'd1  
    num_last_rsps      integral                32    'd1  
  uvc2_env             darksocv_uvc2_env       -     @362 
----------------------------------------------------------
UVM_INFO @ 0: uvm_test_top.env.uvc2_env [uvm_test_top.env.uvc2_env] End_of_build_phase UVC 2
----------------------------------------------------
Name             Type                    Size  Value
----------------------------------------------------
uvc2_env         darksocv_uvc2_env       -     @362 
  agent_passive  darksocv_agent_passive  -     @545 
----------------------------------------------------
UVM_INFO ../testbench/uvc2_passive_agent.sv(21) @ 0: uvm_test_top.env.uvc2_env.agent_passive [uvm_test_top.env.uvc2_env.agent_passive] This is Passive agent
UVM_INFO @ 0: uvm_test_top.env.uvc2_env.agent_passive.monitor2 [uvm_test_top.env.uvc2_env.agent_passive.monitor2] End_of_build_phase Monitor 2
-------------------------------
Name      Type      Size  Value
-------------------------------
monitor2  uvc2_mon  -     @562 
-------------------------------
UVM_INFO @ 0: uvm_test_top.env.uvc2_env.agent_passive [uvm_test_top.env.uvc2_env.agent_passive] Passive agent connect phase
UVM_INFO @ 0: uvm_test_top [uvm_test_top] End_of_elaboration
------------------------------------------------------------
Name                     Type                    Size  Value
------------------------------------------------------------
uvm_test_top             test_basic              -     @333 
  env                    darksocv_env            -     @351 
    drv                  darksocv_driver         -     @371 
      rsp_port           uvm_analysis_port       -     @390 
      seq_item_port      uvm_seq_item_pull_port  -     @380 
    seqr                 uvm_sequencer           -     @400 
      rsp_export         uvm_analysis_export     -     @409 
      seq_item_export    uvm_seq_item_pull_imp   -     @527 
      arbitration_queue  array                   0     -    
      lock_queue         array                   0     -    
      num_last_reqs      integral                32    'd1  
      num_last_rsps      integral                32    'd1  
    uvc2_env             darksocv_uvc2_env       -     @362 
      agent_passive      darksocv_agent_passive  -     @545 
        monitor2         uvc2_mon                -     @562 
------------------------------------------------------------
UVM_INFO @ 0: uvm_test_top.env.uvc2_env.agent_passive.monitor2 [uvm_test_top.env.uvc2_env.agent_passive.monitor2] Start run phase monitor 2
UVM_INFO ../testbench/driver.sv(143) @ 0: uvm_test_top.env.drv [Driver] Sending RESET signal to SoC
UVM_INFO ../testbench/driver.sv(131) @ 10000: uvm_test_top.env.drv [Driver] Loading memory in SoC
------------- SLT -------------
------------- SLL -------------
------------- SRL -------------
------------- SLT -------------
------------- SRL -------------
------------- SLTU -------------
------------- SRLI -------------
------------- OR -------------
------------- SRLI -------------
------------- SRLI -------------
------------- SLL -------------
------------- SLTU -------------
------------- OR -------------
------------- ADD -------------
------------- SRLI -------------
------------- SRLI -------------
------------- SLL -------------
------------- SLTU -------------
------------- AND -------------
------------- SLTU -------------
------------- SRLI -------------
------------- SLT -------------
------------- SLT -------------
------------- SLT -------------
------------- SRLI -------------
------------- OR -------------
------------- SLL -------------
------------- ADD -------------
------------- ADD -------------
------------- OR -------------
------------- ADD -------------
------------- SRLI -------------
------------- AND -------------
------------- SRL -------------
------------- XOR -------------
------------- SRL -------------
------------- OR -------------
------------- SRL -------------
------------- OR -------------
------------- SLTU -------------
------------- SLTU -------------
------------- OR -------------
------------- AND -------------
------------- SRLI -------------
------------- SLTU -------------
------------- SRL -------------
------------- OR -------------
------------- SRLI -------------
------------- ADD -------------
------------- ADD -------------
------------- SLL -------------
------------- ADD -------------
------------- XOR -------------
------------- SLTU -------------
------------- AND -------------
------------- SLL -------------
------------- OR -------------
------------- XOR -------------
------------- SLL -------------
------------- SRL -------------
------------- XOR -------------
------------- AND -------------
------------- SRL -------------
------------- SLL -------------
------------- XOR -------------
------------- AND -------------
------------- SLT -------------
------------- ADD -------------
------------- ADD -------------
------------- SLTU -------------
------------- SLL -------------
------------- ADD -------------
------------- AND -------------
------------- SRLI -------------
------------- SRL -------------
------------- SRLI -------------
------------- OR -------------
------------- AND -------------
------------- XOR -------------
------------- AND -------------
------------- SLT -------------
------------- ADD -------------
------------- SLT -------------
------------- OR -------------
------------- XOR -------------
------------- SLTU -------------
------------- SRLI -------------
------------- XOR -------------
------------- OR -------------
------------- SRLI -------------
------------- SLTU -------------
------------- XOR -------------
------------- SRL -------------
------------- ADD -------------
------------- SLTU -------------
------------- XOR -------------
------------- OR -------------
------------- AND -------------
------------- SLL -------------
------------- SLTU -------------
------------- SLL -------------
------------- SRLI -------------
------------- ADD -------------
------------- SRLI -------------
------------- ADD -------------
------------- SLT -------------
------------- SLT -------------
------------- OR -------------
------------- SRLI -------------
------------- SLL -------------
------------- SRL -------------
------------- AND -------------
------------- ADD -------------
------------- SLL -------------
------------- AND -------------
------------- XOR -------------
------------- AND -------------
------------- SRL -------------
------------- OR -------------
------------- XOR -------------
------------- SRL -------------
------------- SRL -------------
------------- XOR -------------
------------- XOR -------------
------------- ADD -------------
------------- OR -------------
------------- SLTU -------------
------------- SLT -------------
------------- SLT -------------
------------- SLL -------------
------------- SRLI -------------
------------- OR -------------
------------- ADD -------------
------------- SLT -------------
------------- OR -------------
------------- AND -------------
------------- XOR -------------
------------- OR -------------
------------- SLTU -------------
------------- SRLI -------------
------------- SLTU -------------
------------- ADD -------------
------------- SLT -------------
------------- ADD -------------
------------- SLL -------------
------------- SRLI -------------
------------- AND -------------
------------- SRL -------------
------------- OR -------------
------------- SRLI -------------
------------- OR -------------
------------- ADD -------------
------------- SRLI -------------
------------- XOR -------------
------------- SLTU -------------
------------- OR -------------
------------- SRLI -------------
------------- SLL -------------
------------- SLTU -------------
------------- ADD -------------
------------- SLL -------------
------------- SLT -------------
------------- OR -------------
------------- SRL -------------
------------- SLTU -------------
------------- SLT -------------
------------- XOR -------------
------------- OR -------------
------------- SLTU -------------
------------- ADD -------------
------------- SRLI -------------
------------- SLT -------------
------------- SRL -------------
------------- SRL -------------
------------- XOR -------------
------------- AND -------------
------------- SLT -------------
------------- SLT -------------
------------- SRLI -------------
------------- ADD -------------
------------- SLL -------------
------------- SRLI -------------
------------- OR -------------
------------- SLT -------------
------------- AND -------------
------------- ADD -------------
------------- ADD -------------
------------- SRLI -------------
------------- SRL -------------
------------- XOR -------------
------------- SLTU -------------
------------- SLT -------------
------------- ADD -------------
------------- SLL -------------
------------- SLTU -------------
------------- SLL -------------
------------- SLTU -------------
------------- SLT -------------
------------- AND -------------
------------- XOR -------------
------------- SLTU -------------
------------- AND -------------
------------- SLT -------------
------------- OR -------------
------------- SRL -------------
------------- AND -------------
------------- SLTU -------------
------------- SLL -------------
------------- ADD -------------
------------- SRLI -------------
------------- SRL -------------
------------- SRL -------------
------------- XOR -------------
------------- SLL -------------
------------- SRL -------------
------------- SRLI -------------
------------- SRLI -------------
------------- SRL -------------
------------- SLTU -------------
------------- SLL -------------
------------- SLL -------------
------------- AND -------------
------------- SRL -------------
------------- SLL -------------
------------- OR -------------
------------- SLL -------------
------------- XOR -------------
------------- ADD -------------
------------- SLTU -------------
------------- SRLI -------------
------------- SLL -------------
------------- ADD -------------
------------- SRL -------------
------------- OR -------------
------------- SRLI -------------
------------- ADD -------------
------------- AND -------------
------------- OR -------------
------------- SLT -------------
------------- ADD -------------
------------- SRLI -------------
------------- AND -------------
------------- SLL -------------
------------- SLT -------------
------------- SRL -------------
------------- AND -------------
------------- SLTU -------------
------------- ADD -------------
------------- SLL -------------
------------- SLT -------------
------------- AND -------------
------------- XOR -------------
------------- XOR -------------
------------- ADD -------------
------------- SRLI -------------
------------- SLTU -------------
------------- AND -------------
------------- SRLI -------------
------------- SLT -------------
------------- SRL -------------
------------- ADD -------------
------------- SLT -------------
------------- SLL -------------
UVM_INFO /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_objection.svh(1270) @ 10010000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_report_server.svh(847) @ 10010000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   11
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[Driver]     2
[RNTST]     1
[TEST_DONE]     1
[uvm_test_top]     1
[uvm_test_top.env]     1
[uvm_test_top.env.uvc2_env]     1
[uvm_test_top.env.uvc2_env.agent_passive]     2
[uvm_test_top.env.uvc2_env.agent_passive.monitor2]     2

=T:Simulation terminated by $finish at time 10010000 (/home/ricardo/metrics-ca/dsim/20240422.0.0/uvm/1.2/src/base/uvm_root.svh:517);
Run directory: /home/ricardo/Documents/UCR/2024/Verif/verif_darkrisc/sim
  System timescale is 1ps / 1ps
  Metrics DSim version: 20240422.0.0 (b:R #c:0 h:d894f4c124 os:debian_11)
  Random seed: 123
