{
  "Top": "positDiv",
  "RtlTop": "positDiv",
  "RtlPrefix": "",
  "RtlSubPrefix": "positDiv_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xazu3teg",
    "Package": "-sfvc784",
    "Speed": "-1Q-q",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "POSIT",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "x",
          "name": "x",
          "usage": "data",
          "direction": "in"
        }]
    },
    "y": {
      "index": "1",
      "direction": "in",
      "srcType": "POSIT",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "y",
          "name": "y",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "POSIT",
    "srcSize": "64",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "positDiv"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 30",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "positDiv",
    "Version": "1.0",
    "DisplayName": "Positdiv",
    "Revision": "2113982665",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_positDiv_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/posit.hpp",
      "..\/..\/posit_lib.cpp"
    ],
    "TestBench": ["..\/..\/posit_mul_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/positDiv_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/positDiv_sparsemux_7_2_5_1_1.vhd",
      "impl\/vhdl\/positDiv_udiv_25ns_13ns_25_29_seq_1.vhd",
      "impl\/vhdl\/positDiv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/positDiv_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/positDiv_sparsemux_7_2_5_1_1.v",
      "impl\/verilog\/positDiv_udiv_25ns_13ns_25_29_seq_1.v",
      "impl\/verilog\/positDiv.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/positDiv.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "x": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"x": "DATA"},
      "ports": ["x"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "y": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"y": "DATA"},
      "ports": ["y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "y"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "64"
    },
    "x": {
      "dir": "in",
      "width": "64"
    },
    "y": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "positDiv",
      "BindInstances": "sign_fu_215_p2 isZero_fu_221_p2 sf_r_fu_271_p2 icmp_ln697_fu_285_p2 udiv_25ns_13ns_25_29_seq_1_U1 sf_r_2_fu_327_p2 sf_r_3_fu_332_p3 mantissa_fu_351_p3 icmp_ln729_fu_377_p2 regime_2_fu_383_p3 icmp_ln732_fu_391_p2 icmp_ln733_fu_397_p2 add_ln736_fu_411_p2 sub_ln736_fu_417_p2 SREG_fu_423_p3 REM_fu_431_p2 icmp_ln738_fu_437_p2 icmp_ln739_fu_453_p2 shl_ln744_fu_471_p2 xor_ln744_fu_481_p2 exponent_2_fu_565_p6 xor_ln732_fu_493_p2 and_ln733_fu_499_p2 sparsemux_7_2_5_1_1_U2 or_ln738_fu_533_p2 or_ln738_1_fu_539_p2 xor_ln738_fu_545_p2 and_ln739_fu_551_p2 sparsemux_7_2_1_1_1_U3 xor_ln749_fu_585_p2 exponent_3_fu_590_p2 mantissa_2_fu_596_p3 sign_1_fu_603_p2 select_ln749_fu_608_p3"
    },
    "Info": {"positDiv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"positDiv": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "15",
          "LatencyWorst": "29",
          "PipelineIIMin": "2",
          "PipelineIIMax": "30",
          "PipelineII": "2 ~ 30",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.129"
        },
        "Area": {
          "FF": "374",
          "AVAIL_FF": "144000",
          "UTIL_FF": "~0",
          "LUT": "672",
          "AVAIL_LUT": "72000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "576",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "48",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-05 22:25:20 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
