--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml SevenSegment.twx SevenSegment.ncd -o SevenSegment.twr
SevenSegment.pcf

Design file:              SevenSegment.ncd
Physical constraint file: SevenSegment.pcf
Device,package,speed:     xc3s50a,vq100,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Sum<0>      |    3.754(R)|   -0.505(R)|CLK_BUFGP         |   0.000|
Sum<1>      |    3.646(R)|   -0.588(R)|CLK_BUFGP         |   0.000|
Sum<2>      |    3.827(R)|   -0.653(R)|CLK_BUFGP         |   0.000|
Sum<3>      |    3.983(R)|   -0.948(R)|CLK_BUFGP         |   0.000|
Sum<4>      |    3.286(R)|   -0.324(R)|CLK_BUFGP         |   0.000|
Sum<5>      |    3.559(R)|   -0.713(R)|CLK_BUFGP         |   0.000|
Sum<6>      |    3.440(R)|   -0.533(R)|CLK_BUFGP         |   0.000|
Sum<7>      |    3.546(R)|   -0.788(R)|CLK_BUFGP         |   0.000|
Sum<8>      |    3.568(R)|   -0.740(R)|CLK_BUFGP         |   0.000|
Sum<9>      |    3.824(R)|   -1.114(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.408|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 25 18:52:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



