<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p352" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_352{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_352{left:670px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.03px;}
#t3_352{left:83px;bottom:81px;letter-spacing:-0.16px;}
#t4_352{left:468px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_352{left:138px;bottom:967px;letter-spacing:0.13px;}
#t6_352{left:206px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t7_352{left:804px;bottom:967px;letter-spacing:-0.16px;}
#t8_352{left:206px;bottom:951px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t9_352{left:804px;bottom:951px;letter-spacing:-0.16px;}
#ta_352{left:138px;bottom:915px;letter-spacing:0.12px;}
#tb_352{left:204px;bottom:915px;letter-spacing:0.12px;word-spacing:0.02px;}
#tc_352{left:138px;bottom:889px;letter-spacing:0.07px;word-spacing:0.06px;}
#td_352{left:138px;bottom:856px;letter-spacing:0.11px;}
#te_352{left:226px;bottom:856px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#tf_352{left:358px;bottom:856px;}
#tg_352{left:379px;bottom:856px;letter-spacing:-0.17px;}
#th_352{left:138px;bottom:830px;letter-spacing:0.11px;word-spacing:0.68px;}
#ti_352{left:813px;bottom:830px;letter-spacing:-0.42px;}
#tj_352{left:830px;bottom:830px;letter-spacing:0.12px;}
#tk_352{left:137px;bottom:812px;letter-spacing:0.11px;}
#tl_352{left:154px;bottom:812px;letter-spacing:0.1px;}
#tm_352{left:424px;bottom:812px;letter-spacing:0.06px;}
#tn_352{left:444px;bottom:812px;letter-spacing:0.1px;}
#to_352{left:619px;bottom:812px;letter-spacing:0.11px;}
#tp_352{left:640px;bottom:812px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tq_352{left:137px;bottom:786px;letter-spacing:0.11px;}
#tr_352{left:446px;bottom:786px;letter-spacing:0.13px;}
#ts_352{left:511px;bottom:786px;letter-spacing:0.07px;word-spacing:0.04px;}
#tt_352{left:550px;bottom:786px;letter-spacing:0.14px;}
#tu_352{left:615px;bottom:786px;letter-spacing:0.07px;word-spacing:0.06px;}
#tv_352{left:137px;bottom:767px;letter-spacing:0.11px;word-spacing:1.29px;}
#tw_352{left:137px;bottom:749px;letter-spacing:0.12px;}
#tx_352{left:137px;bottom:723px;letter-spacing:0.11px;word-spacing:-0.13px;}
#ty_352{left:137px;bottom:705px;letter-spacing:0.11px;word-spacing:0.82px;}
#tz_352{left:137px;bottom:686px;letter-spacing:0.1px;word-spacing:-0.33px;}
#t10_352{left:137px;bottom:668px;letter-spacing:0.11px;word-spacing:0.3px;}
#t11_352{left:137px;bottom:650px;letter-spacing:0.1px;word-spacing:-0.35px;}
#t12_352{left:137px;bottom:631px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t13_352{left:137px;bottom:598px;letter-spacing:0.11px;}
#t14_352{left:137px;bottom:572px;letter-spacing:0.1px;}
#t15_352{left:324px;bottom:572px;letter-spacing:0.18px;}
#t16_352{left:418px;bottom:572px;letter-spacing:0.1px;word-spacing:0.01px;}
#t17_352{left:778px;bottom:572px;letter-spacing:-0.42px;}
#t18_352{left:795px;bottom:572px;letter-spacing:0.09px;}
#t19_352{left:821px;bottom:572px;letter-spacing:0.11px;}
#t1a_352{left:838px;bottom:572px;}
#t1b_352{left:137px;bottom:546px;letter-spacing:0.1px;}
#t1c_352{left:137px;bottom:512px;letter-spacing:0.13px;}
#t1d_352{left:165px;bottom:488px;letter-spacing:-0.15px;}
#t1e_352{left:206px;bottom:488px;}
#t1f_352{left:227px;bottom:488px;letter-spacing:-0.17px;}
#t1g_352{left:165px;bottom:471px;letter-spacing:-0.11px;}
#t1h_352{left:198px;bottom:471px;}
#t1i_352{left:218px;bottom:471px;letter-spacing:-0.15px;}
#t1j_352{left:165px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1k_352{left:193px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1l_352{left:220px;bottom:421px;letter-spacing:-0.16px;}
#t1m_352{left:335px;bottom:418px;}
#t1n_352{left:376px;bottom:421px;}
#t1o_352{left:397px;bottom:421px;letter-spacing:-0.18px;}
#t1p_352{left:430px;bottom:418px;}
#t1q_352{left:220px;bottom:404px;letter-spacing:-0.16px;}
#t1r_352{left:335px;bottom:402px;}
#t1s_352{left:357px;bottom:404px;}
#t1t_352{left:377px;bottom:404px;letter-spacing:-0.15px;}
#t1u_352{left:410px;bottom:402px;letter-spacing:-0.09px;}
#t1v_352{left:220px;bottom:387px;letter-spacing:-0.16px;}
#t1w_352{left:335px;bottom:385px;}
#t1x_352{left:357px;bottom:387px;}
#t1y_352{left:377px;bottom:387px;letter-spacing:-0.15px;}
#t1z_352{left:410px;bottom:385px;letter-spacing:-0.09px;}
#t20_352{left:220px;bottom:370px;letter-spacing:-0.16px;}
#t21_352{left:335px;bottom:368px;}
#t22_352{left:376px;bottom:370px;}
#t23_352{left:397px;bottom:370px;}
#t24_352{left:405px;bottom:377px;letter-spacing:-0.09px;}
#t25_352{left:193px;bottom:353px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t26_352{left:220px;bottom:337px;letter-spacing:-0.15px;}
#t27_352{left:344px;bottom:337px;}
#t28_352{left:364px;bottom:337px;letter-spacing:-0.15px;}
#t29_352{left:193px;bottom:320px;letter-spacing:-0.18px;}
#t2a_352{left:220px;bottom:303px;letter-spacing:-0.15px;}
#t2b_352{left:344px;bottom:303px;}
#t2c_352{left:364px;bottom:303px;letter-spacing:-0.15px;}
#t2d_352{left:397px;bottom:301px;letter-spacing:-0.02px;}
#t2e_352{left:220px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t2f_352{left:311px;bottom:284px;letter-spacing:-0.05px;}
#t2g_352{left:339px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t2h_352{left:247px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2i_352{left:247px;bottom:252px;letter-spacing:-0.16px;}
#t2j_352{left:247px;bottom:236px;letter-spacing:-0.16px;}
#t2k_352{left:247px;bottom:219px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2l_352{left:247px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t2m_352{left:338px;bottom:200px;letter-spacing:-0.05px;}
#t2n_352{left:366px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t2o_352{left:275px;bottom:185px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2p_352{left:728px;bottom:183px;}
#t2q_352{left:769px;bottom:185px;letter-spacing:-0.15px;}
#t2r_352{left:794px;bottom:192px;}
#t2s_352{left:275px;bottom:168px;letter-spacing:-0.17px;}
#t2t_352{left:275px;bottom:152px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2u_352{left:596px;bottom:150px;}
#t2v_352{left:638px;bottom:152px;letter-spacing:-0.15px;}
#t2w_352{left:662px;bottom:158px;}
#t2x_352{left:684px;bottom:152px;letter-spacing:-0.17px;}
#t2y_352{left:302px;bottom:135px;letter-spacing:-0.16px;}
#t2z_352{left:121px;bottom:1061px;letter-spacing:-0.16px;}
#t30_352{left:231px;bottom:1061px;letter-spacing:-0.16px;}
#t31_352{left:253px;bottom:1061px;letter-spacing:-0.16px;}
#t32_352{left:341px;bottom:1061px;letter-spacing:-0.16px;}
#t33_352{left:363px;bottom:1061px;letter-spacing:-0.16px;}
#t34_352{left:451px;bottom:1061px;letter-spacing:-0.16px;}
#t35_352{left:473px;bottom:1061px;letter-spacing:-0.16px;}
#t36_352{left:561px;bottom:1061px;letter-spacing:-0.98px;}
#t37_352{left:583px;bottom:1061px;letter-spacing:-0.16px;}
#t38_352{left:740px;bottom:1061px;}
#t39_352{left:762px;bottom:1061px;}
#t3a_352{left:806px;bottom:1061px;}
#t3b_352{left:165px;bottom:1033px;letter-spacing:-0.18px;}
#t3c_352{left:161px;bottom:1016px;letter-spacing:-0.13px;}
#t3d_352{left:292px;bottom:1033px;letter-spacing:-0.22px;}
#t3e_352{left:285px;bottom:1016px;letter-spacing:-0.15px;}
#t3f_352{left:408px;bottom:1024px;letter-spacing:-0.07px;}
#t3g_352{left:517px;bottom:1024px;letter-spacing:-0.2px;}
#t3h_352{left:662px;bottom:1033px;}
#t3i_352{left:640px;bottom:1016px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t3j_352{left:779px;bottom:1024px;letter-spacing:-0.09px;}
#t3k_352{left:178px;bottom:996px;}
#t3l_352{left:300px;bottom:996px;}
#t3m_352{left:410px;bottom:996px;}
#t3n_352{left:520px;bottom:996px;}
#t3o_352{left:663px;bottom:996px;}
#t3p_352{left:784px;bottom:996px;}

.s1_352{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_352{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s3_352{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_352{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_352{font-size:14px;font-family:Courier_vm;color:#000;}
.s6_352{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_352{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s8_352{font-size:14px;font-family:Wingdings3_vw;color:#000;}
.s9_352{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_352{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#000;}
.sb_352{font-size:11px;font-family:Courier_vm;color:#000;}
.sc_352{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sd_352{font-size:14px;font-family:TimesNewRomanPSMT_vi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts352" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_vw;
	src: url("fonts/Wingdings3_vw.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg352Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg352" style="-webkit-user-select: none;"><object width="935" height="1210" data="352/352.svg" type="image/svg+xml" id="pdf352" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_352" class="t s1_352">MTC0 </span><span id="t2_352" class="t s2_352">Move to Coprocessor 0 </span>
<span id="t3_352" class="t s3_352">383 </span><span id="t4_352" class="t s3_352">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span>
<span id="t5_352" class="t s4_352">Format: </span><span id="t6_352" class="t s5_352">MTC0 rt, rd </span><span id="t7_352" class="t s6_352">MIPS32 </span>
<span id="t8_352" class="t s5_352">MTC0 rt, rd, sel </span><span id="t9_352" class="t s6_352">MIPS32 </span>
<span id="ta_352" class="t s4_352">Purpose: </span><span id="tb_352" class="t s7_352">Move to Coprocessor 0 </span>
<span id="tc_352" class="t s7_352">To move the contents of a general register to a coprocessor 0 register. </span>
<span id="td_352" class="t s4_352">Description: </span><span id="te_352" class="t s5_352">CPR[0, rd, sel] </span><span id="tf_352" class="t s8_352"> </span><span id="tg_352" class="t s5_352">GPR[rt] </span>
<span id="th_352" class="t s7_352">The contents of general register rt are loaded into the coprocessor 0 register specified by the combination of </span><span id="ti_352" class="t s9_352">rd </span><span id="tj_352" class="t s7_352">and </span>
<span id="tk_352" class="t s9_352">sel</span><span id="tl_352" class="t s7_352">. Not all coprocessor 0 registers support the </span><span id="tm_352" class="t s9_352">sel </span><span id="tn_352" class="t s7_352">field. In those instances, the </span><span id="to_352" class="t s9_352">sel </span><span id="tp_352" class="t s7_352">field must be set to zero. </span>
<span id="tq_352" class="t s7_352">When the CP0 destination register specified is the </span><span id="tr_352" class="t sa_352">EntryLo0 </span><span id="ts_352" class="t s7_352">or the </span><span id="tt_352" class="t sa_352">EntryLo1 </span><span id="tu_352" class="t s7_352">register, bits 31:30 appear </span>
<span id="tv_352" class="t s7_352">in the RI/XI fields of the destination register. This feature supports MIPS32 backward compatibility on a MIPS64 </span>
<span id="tw_352" class="t s7_352">implementation. </span>
<span id="tx_352" class="t s7_352">In Release 5, for a 32-bit processor, the MTC0 instruction writes all zeroes to the high-order bits of selected CP0 reg- </span>
<span id="ty_352" class="t s7_352">isters that have been extended beyond 32 bits. This is required for compatibility with legacy software that does not </span>
<span id="tz_352" class="t s7_352">use MTHC0, yet has hardware support for extended CP0 registers (such as for Extended Physical Addressing (XPA)). </span>
<span id="t10_352" class="t s7_352">Because MTC0 overwrites the result of MTHC0, software must first read the high-order bits before writing the low- </span>
<span id="t11_352" class="t s7_352">order bits, then write the high-order bits back either modified or unmodified. For initialization of an extended register, </span>
<span id="t12_352" class="t s7_352">software may first write the low-order bits, then the high-order bits, without first reading the high-order bits. </span>
<span id="t13_352" class="t s4_352">Restrictions: </span>
<span id="t14_352" class="t s7_352">Pre-Release 6: The results are </span><span id="t15_352" class="t s4_352">UNDEFINED </span><span id="t16_352" class="t s7_352">if coprocessor 0 does not contain a register as specified by </span><span id="t17_352" class="t s9_352">rd </span><span id="t18_352" class="t s7_352">and </span><span id="t19_352" class="t s9_352">sel</span><span id="t1a_352" class="t s7_352">. </span>
<span id="t1b_352" class="t s7_352">Release 6: Writes to a register that is reserved or not defined for the current core configuration are ignored. </span>
<span id="t1c_352" class="t s4_352">Operation: </span>
<span id="t1d_352" class="t s5_352">data </span><span id="t1e_352" class="t s8_352"> </span><span id="t1f_352" class="t s5_352">GPR[rt] </span>
<span id="t1g_352" class="t s5_352">reg </span><span id="t1h_352" class="t s8_352"> </span><span id="t1i_352" class="t s5_352">rd </span>
<span id="t1j_352" class="t s5_352">if IsCoprocessorRegisterImplemented (0, reg, sel) then </span>
<span id="t1k_352" class="t s5_352">if (reg,sel = EntryLo1 or EntryLo0) then </span>
<span id="t1l_352" class="t s5_352">CPR[0,reg,sel] </span>
<span id="t1m_352" class="t sb_352">29..0 </span>
<span id="t1n_352" class="t s8_352"> </span><span id="t1o_352" class="t s5_352">data </span>
<span id="t1p_352" class="t sb_352">29..0 </span>
<span id="t1q_352" class="t s5_352">CPR[0,reg,sel] </span>
<span id="t1r_352" class="t sb_352">63 </span>
<span id="t1s_352" class="t s8_352"> </span><span id="t1t_352" class="t s5_352">data </span>
<span id="t1u_352" class="t sb_352">31 </span>
<span id="t1v_352" class="t s5_352">CPR[0,reg,sel] </span>
<span id="t1w_352" class="t sb_352">62 </span>
<span id="t1x_352" class="t s8_352"> </span><span id="t1y_352" class="t s5_352">data </span>
<span id="t1z_352" class="t sb_352">30 </span>
<span id="t20_352" class="t s5_352">CPR[0,reg,sel] </span>
<span id="t21_352" class="t sb_352">61:30 </span>
<span id="t22_352" class="t s8_352"> </span><span id="t23_352" class="t s5_352">0 </span>
<span id="t24_352" class="t sb_352">32 </span>
<span id="t25_352" class="t s5_352">elseif (Width(CPR[0,reg,sel]) = 64) then </span>
<span id="t26_352" class="t s5_352">CPR[0,reg,sel] </span><span id="t27_352" class="t s8_352"> </span><span id="t28_352" class="t s5_352">data </span>
<span id="t29_352" class="t s5_352">else </span>
<span id="t2a_352" class="t s5_352">CPR[0,reg,sel] </span><span id="t2b_352" class="t s8_352"> </span><span id="t2c_352" class="t s5_352">data </span>
<span id="t2d_352" class="t sb_352">31..0 </span>
<span id="t2e_352" class="t s5_352">if (Config5 </span>
<span id="t2f_352" class="t sb_352">XPA </span>
<span id="t2g_352" class="t s5_352">= 1) then </span>
<span id="t2h_352" class="t s5_352">// The most-significant bit may vary by register. Only supported </span>
<span id="t2i_352" class="t s5_352">// bits should be written 0. Extended LLAddr is not written with 0s, </span>
<span id="t2j_352" class="t s5_352">// as it is a read-only register. BadVAddr is not written with 0s, as </span>
<span id="t2k_352" class="t s5_352">// it is read-only </span>
<span id="t2l_352" class="t s5_352">if (Config3 </span>
<span id="t2m_352" class="t sb_352">LPA </span>
<span id="t2n_352" class="t s5_352">= 1) then </span>
<span id="t2o_352" class="t s5_352">if (reg,sel = EntryLo0 or EntryLo1) then CPR[0,reg,sel] </span>
<span id="t2p_352" class="t sb_352">63:32 </span>
<span id="t2q_352" class="t s5_352">= 0 </span>
<span id="t2r_352" class="t sb_352">32 </span>
<span id="t2s_352" class="t s5_352">endif </span>
<span id="t2t_352" class="t s5_352">if (reg,sel = MAAR) then CPR[0,reg,sel] </span>
<span id="t2u_352" class="t sb_352">63:32 </span>
<span id="t2v_352" class="t s5_352">= 0 </span>
<span id="t2w_352" class="t sb_352">32 </span>
<span id="t2x_352" class="t s5_352">endif </span>
<span id="t2y_352" class="t s5_352">// TagLo is zeroed only if the implementation-dependent bits </span>
<span id="t2z_352" class="t sc_352">31 </span><span id="t30_352" class="t sc_352">26 </span><span id="t31_352" class="t sc_352">25 </span><span id="t32_352" class="t sc_352">21 </span><span id="t33_352" class="t sc_352">20 </span><span id="t34_352" class="t sc_352">16 </span><span id="t35_352" class="t sc_352">15 </span><span id="t36_352" class="t sc_352">11 </span><span id="t37_352" class="t sc_352">10 </span><span id="t38_352" class="t sc_352">3 </span><span id="t39_352" class="t sc_352">2 </span><span id="t3a_352" class="t sc_352">0 </span>
<span id="t3b_352" class="t sd_352">COP0 </span>
<span id="t3c_352" class="t sd_352">010000 </span>
<span id="t3d_352" class="t sd_352">MT </span>
<span id="t3e_352" class="t sd_352">00100 </span>
<span id="t3f_352" class="t sd_352">rt </span><span id="t3g_352" class="t sd_352">rd </span>
<span id="t3h_352" class="t sd_352">0 </span>
<span id="t3i_352" class="t sd_352">0000 000 </span>
<span id="t3j_352" class="t sd_352">sel </span>
<span id="t3k_352" class="t sc_352">6 </span><span id="t3l_352" class="t sc_352">5 </span><span id="t3m_352" class="t sc_352">5 </span><span id="t3n_352" class="t sc_352">5 </span><span id="t3o_352" class="t sc_352">8 </span><span id="t3p_352" class="t sc_352">3 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
