div_gen_0.vhd,vhdl,xil_defaultlib,../../../../klt_ddc.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
