
*** Running vivado
    with args -log stream_acc_design_cordic_stream_acc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stream_acc_design_cordic_stream_acc_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source stream_acc_design_cordic_stream_acc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/sdup/lab/5/tut5_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top stream_acc_design_cordic_stream_acc_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12296 
WARNING: [Synth 8-2507] parameter declaration becomes local in cordic_stream_acc_v1_0_S00_AXIS with formal parameter declaration list [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0_S00_AXIS.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in cordic_stream_acc_v1_0_M00_AXIS with formal parameter declaration list [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0_M00_AXIS.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 407.652 ; gain = 113.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stream_acc_design_cordic_stream_acc_0_0' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_cordic_stream_acc_0_0/synth/stream_acc_design_cordic_stream_acc_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cordic_stream_acc_v1_0' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:134]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_pipe_rtl' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:69]
	Parameter W bound to: 16 - type: integer 
	Parameter FXP_MUL bound to: 1024 - type: integer 
	Parameter PIPE_LATENCY bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_step' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized0' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized0' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized1' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized1' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized2' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized2' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized3' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 4 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized3' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized4' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 5 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized4' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized5' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 6 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized5' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized6' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 7 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized6' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized7' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 8 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized7' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized8' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 9 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized8' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic_step__parameterized9' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
	Parameter step bound to: 10 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_step__parameterized9' (1#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'mul_Kn' [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:38]
	Parameter W bound to: 16 - type: integer 
	Parameter FXP_SHIFT bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element val_reg was removed.  [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:54]
WARNING: [Synth 8-6014] Unused sequential element val_0_2_4_5_7_9_reg was removed.  [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:62]
INFO: [Synth 8-6155] done synthesizing module 'mul_Kn' (2#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:38]
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipe_rtl' (3#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:69]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity cordic_stream_acc_v1_0 does not have driver. [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:158]
INFO: [Synth 8-6155] done synthesizing module 'cordic_stream_acc_v1_0' (4#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:134]
INFO: [Synth 8-6155] done synthesizing module 'stream_acc_design_cordic_stream_acc_0_0' (5#1) [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_cordic_stream_acc_0_0/synth/stream_acc_design_cordic_stream_acc_0_0.v:57]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design cordic_stream_acc_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 444.855 ; gain = 150.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 444.855 ; gain = 150.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 444.855 ; gain = 150.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 799.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 802.621 ; gain = 2.676
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 802.621 ; gain = 508.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 802.621 ; gain = 508.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 802.621 ; gain = 508.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/5/stream_acc_system/stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v:20]
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 802.621 ; gain = 508.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 33    
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 22    
	               16 Bit    Registers := 46    
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic_step 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_step__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module mul_Kn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
Module cordic_pipe_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/cordic_pipe_rtl_inst/valid_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design stream_acc_design_cordic_stream_acc_0_0 has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[11]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[12]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[13]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[14]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/cos_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/sin_out_reg[15]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[3]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[4]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[5]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[6]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[7]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[8]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[10]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[11]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[12]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[13]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[14]' (FDE) to 'inst/cordic_pipe_rtl_inst/cordic_step_0/angle_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[0]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_0_reg[0]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_5_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[1]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[2]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[2]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[3]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[3]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[4]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[4]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[5]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[5]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[6]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[6]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[7]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[7]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[8]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[8]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[9]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[9]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[10]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[10]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[11]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[11]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[12]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[12]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[13]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[13]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[14]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[14]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_0_reg[15]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[26]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[27]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[28]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[29]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[30]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[31]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[26]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[27]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[28]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[29]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[30]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[31]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[26]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[27]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[28]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[29]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[30]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[31]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[26]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[27]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[28]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[29]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[30]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[31]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[26]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[27]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[28]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[29]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[30]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[31]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[15]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[16]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[17]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[18]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[19]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[20]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[21]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[22]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[23]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[24]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_2_reg[25]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[4]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[5]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[5]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[6]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[6]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[7]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[7]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[8]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[8]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[9]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[9]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_4_reg[10]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_5_reg[10]' (FDE) to 'inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_sin/val_9_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/mul_Kn_cos/val_9_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/sin_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/sin_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/sin_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/sin_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/sin_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/sin_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/sin_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cordic_pipe_rtl_inst/cordic_step_1/cos_out_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 802.621 ; gain = 508.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 803.094 ; gain = 508.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 804.281 ; gain = 510.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   170|
|2     |LUT1   |    21|
|3     |LUT2   |   309|
|4     |LUT3   |   262|
|5     |LUT4   |   161|
|6     |LUT5   |     2|
|7     |LUT6   |     4|
|8     |FDRE   |   814|
|9     |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+----------------------------+------+
|      |Instance                 |Module                      |Cells |
+------+-------------------------+----------------------------+------+
|1     |top                      |                            |  1747|
|2     |  inst                   |cordic_stream_acc_v1_0      |  1747|
|3     |    cordic_pipe_rtl_inst |cordic_pipe_rtl             |  1747|
|4     |      cordic_step_0      |cordic_step                 |    57|
|5     |      cordic_step_1      |cordic_step__parameterized0 |    87|
|6     |      cordic_step_10     |cordic_step__parameterized9 |    34|
|7     |      cordic_step_2      |cordic_step__parameterized1 |   117|
|8     |      cordic_step_3      |cordic_step__parameterized2 |   122|
|9     |      cordic_step_4      |cordic_step__parameterized3 |   135|
|10    |      cordic_step_5      |cordic_step__parameterized4 |   138|
|11    |      cordic_step_6      |cordic_step__parameterized5 |   140|
|12    |      cordic_step_7      |cordic_step__parameterized6 |   141|
|13    |      cordic_step_8      |cordic_step__parameterized7 |   142|
|14    |      cordic_step_9      |cordic_step__parameterized8 |   124|
|15    |      mul_Kn_cos         |mul_Kn                      |   245|
|16    |      mul_Kn_sin         |mul_Kn_0                    |   245|
+------+-------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 816.520 ; gain = 522.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 816.520 ; gain = 164.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 816.520 ; gain = 522.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 824.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
279 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 824.188 ; gain = 537.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 824.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/sdup/lab/5/stream_acc_system/stream_acc_system.runs/stream_acc_design_cordic_stream_acc_0_0_synth_1/stream_acc_design_cordic_stream_acc_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP stream_acc_design_cordic_stream_acc_0_0, cache-ID = 9efdf217248b96c9
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 824.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/sdup/lab/5/stream_acc_system/stream_acc_system.runs/stream_acc_design_cordic_stream_acc_0_0_synth_1/stream_acc_design_cordic_stream_acc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stream_acc_design_cordic_stream_acc_0_0_utilization_synth.rpt -pb stream_acc_design_cordic_stream_acc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 12:28:08 2023...
