// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] data_0_V_read;
input  [31:0] data_1_V_read;
input  [31:0] data_2_V_read;
input  [31:0] data_3_V_read;
input  [31:0] data_4_V_read;
input  [31:0] data_5_V_read;
output  [188:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] exp_table3_address0;
reg    exp_table3_ce0;
wire   [17:0] exp_table3_q0;
wire   [9:0] exp_table3_address1;
reg    exp_table3_ce1;
wire   [17:0] exp_table3_q1;
wire   [9:0] exp_table3_address2;
reg    exp_table3_ce2;
wire   [17:0] exp_table3_q2;
wire   [9:0] exp_table3_address3;
reg    exp_table3_ce3;
wire   [17:0] exp_table3_q3;
wire   [9:0] exp_table3_address4;
reg    exp_table3_ce4;
wire   [17:0] exp_table3_q4;
wire   [9:0] exp_table3_address5;
reg    exp_table3_ce5;
wire   [17:0] exp_table3_q5;
wire   [9:0] exp_table3_address6;
reg    exp_table3_ce6;
wire   [17:0] exp_table3_q6;
wire   [9:0] exp_table3_address7;
reg    exp_table3_ce7;
wire   [17:0] exp_table3_q7;
wire   [9:0] exp_table3_address8;
reg    exp_table3_ce8;
wire   [17:0] exp_table3_q8;
wire   [9:0] exp_table3_address9;
reg    exp_table3_ce9;
wire   [17:0] exp_table3_q9;
wire   [9:0] exp_table3_address10;
reg    exp_table3_ce10;
wire   [17:0] exp_table3_q10;
wire   [9:0] exp_table3_address11;
reg    exp_table3_ce11;
wire   [17:0] exp_table3_q11;
wire   [9:0] exp_table3_address12;
reg    exp_table3_ce12;
wire   [17:0] exp_table3_q12;
wire   [9:0] exp_table3_address13;
reg    exp_table3_ce13;
wire   [17:0] exp_table3_q13;
wire   [9:0] exp_table3_address14;
reg    exp_table3_ce14;
wire   [17:0] exp_table3_q14;
wire   [9:0] exp_table3_address15;
reg    exp_table3_ce15;
wire   [17:0] exp_table3_q15;
wire   [9:0] exp_table3_address16;
reg    exp_table3_ce16;
wire   [17:0] exp_table3_q16;
wire   [9:0] exp_table3_address17;
reg    exp_table3_ce17;
wire   [17:0] exp_table3_q17;
wire   [9:0] exp_table3_address18;
reg    exp_table3_ce18;
wire   [17:0] exp_table3_q18;
wire   [9:0] exp_table3_address19;
reg    exp_table3_ce19;
wire   [17:0] exp_table3_q19;
wire   [9:0] exp_table3_address20;
reg    exp_table3_ce20;
wire   [17:0] exp_table3_q20;
wire   [9:0] exp_table3_address21;
reg    exp_table3_ce21;
wire   [17:0] exp_table3_q21;
wire   [9:0] exp_table3_address22;
reg    exp_table3_ce22;
wire   [17:0] exp_table3_q22;
wire   [9:0] exp_table3_address23;
reg    exp_table3_ce23;
wire   [17:0] exp_table3_q23;
wire   [9:0] exp_table3_address24;
reg    exp_table3_ce24;
wire   [17:0] exp_table3_q24;
wire   [9:0] exp_table3_address25;
reg    exp_table3_ce25;
wire   [17:0] exp_table3_q25;
wire   [9:0] exp_table3_address26;
reg    exp_table3_ce26;
wire   [17:0] exp_table3_q26;
wire   [9:0] exp_table3_address27;
reg    exp_table3_ce27;
wire   [17:0] exp_table3_q27;
wire   [9:0] exp_table3_address28;
reg    exp_table3_ce28;
wire   [17:0] exp_table3_q28;
wire   [9:0] exp_table3_address29;
reg    exp_table3_ce29;
wire   [17:0] exp_table3_q29;
wire   [9:0] invert_table4_address0;
reg    invert_table4_ce0;
wire   [14:0] invert_table4_q0;
wire   [9:0] invert_table4_address1;
reg    invert_table4_ce1;
wire   [14:0] invert_table4_q1;
wire   [9:0] invert_table4_address2;
reg    invert_table4_ce2;
wire   [14:0] invert_table4_q2;
wire   [9:0] invert_table4_address3;
reg    invert_table4_ce3;
wire   [14:0] invert_table4_q3;
wire   [9:0] invert_table4_address4;
reg    invert_table4_ce4;
wire   [14:0] invert_table4_q4;
wire   [9:0] invert_table4_address5;
reg    invert_table4_ce5;
wire   [14:0] invert_table4_q5;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln256_fu_724_p1;
wire   [63:0] zext_ln256_1_fu_867_p1;
wire   [63:0] zext_ln256_2_fu_1010_p1;
wire   [63:0] zext_ln256_3_fu_1153_p1;
wire   [63:0] zext_ln256_4_fu_1296_p1;
wire   [63:0] zext_ln256_5_fu_1435_p1;
wire   [63:0] zext_ln256_6_fu_1574_p1;
wire   [63:0] zext_ln256_7_fu_1713_p1;
wire   [63:0] zext_ln256_8_fu_1852_p1;
wire   [63:0] zext_ln256_9_fu_1991_p1;
wire   [63:0] zext_ln256_10_fu_2130_p1;
wire   [63:0] zext_ln256_11_fu_2269_p1;
wire   [63:0] zext_ln256_12_fu_2408_p1;
wire   [63:0] zext_ln256_13_fu_2547_p1;
wire   [63:0] zext_ln256_14_fu_2686_p1;
wire   [63:0] zext_ln256_15_fu_2825_p1;
wire   [63:0] zext_ln256_16_fu_2964_p1;
wire   [63:0] zext_ln256_17_fu_3103_p1;
wire   [63:0] zext_ln256_18_fu_3242_p1;
wire   [63:0] zext_ln256_19_fu_3381_p1;
wire   [63:0] zext_ln256_20_fu_3520_p1;
wire   [63:0] zext_ln256_21_fu_3659_p1;
wire   [63:0] zext_ln256_22_fu_3798_p1;
wire   [63:0] zext_ln256_23_fu_3937_p1;
wire   [63:0] zext_ln256_24_fu_4076_p1;
wire   [63:0] zext_ln256_25_fu_4215_p1;
wire   [63:0] zext_ln256_26_fu_4354_p1;
wire   [63:0] zext_ln256_27_fu_4493_p1;
wire   [63:0] zext_ln256_28_fu_4632_p1;
wire   [63:0] zext_ln256_29_fu_4771_p1;
wire   [63:0] zext_ln268_fu_5072_p1;
wire   [63:0] zext_ln268_1_fu_5193_p1;
wire   [63:0] zext_ln268_2_fu_5314_p1;
wire   [63:0] zext_ln268_3_fu_5435_p1;
wire   [63:0] zext_ln268_4_fu_5556_p1;
wire   [63:0] zext_ln268_5_fu_5677_p1;
wire  signed [32:0] sext_ln703_1_fu_586_p1;
wire  signed [32:0] sext_ln703_fu_582_p1;
wire   [32:0] sub_ln1193_fu_590_p2;
wire   [14:0] tmp_1_fu_604_p4;
wire   [42:0] shl_ln_fu_596_p3;
wire   [17:0] trunc_ln851_fu_624_p1;
wire   [23:0] p_Result_5_0_1_fu_628_p3;
wire  signed [15:0] sext_ln850_fu_614_p1;
wire   [0:0] icmp_ln851_fu_636_p2;
wire   [15:0] add_ln700_fu_642_p2;
wire   [0:0] icmp_ln850_fu_618_p2;
wire   [15:0] select_ln851_fu_648_p3;
wire   [15:0] select_ln850_fu_656_p3;
wire   [14:0] trunc_ln253_fu_664_p1;
wire   [15:0] add_ln253_fu_668_p2;
wire   [0:0] tmp_2_fu_680_p3;
wire   [14:0] add_ln253_30_fu_674_p2;
wire   [14:0] select_ln254_fu_688_p3;
wire   [4:0] tmp_4_fu_700_p4;
wire   [0:0] icmp_ln255_fu_710_p2;
wire   [9:0] trunc_ln254_fu_696_p1;
wire   [9:0] select_ln255_fu_716_p3;
wire  signed [32:0] sext_ln703_2_fu_729_p1;
wire   [32:0] sub_ln1193_1_fu_733_p2;
wire   [14:0] tmp_3_fu_747_p4;
wire   [42:0] shl_ln1118_1_fu_739_p3;
wire   [17:0] trunc_ln851_1_fu_767_p1;
wire   [23:0] p_Result_5_0_2_fu_771_p3;
wire  signed [15:0] sext_ln850_1_fu_757_p1;
wire   [0:0] icmp_ln851_6_fu_779_p2;
wire   [15:0] add_ln700_1_fu_785_p2;
wire   [0:0] icmp_ln850_1_fu_761_p2;
wire   [15:0] select_ln851_6_fu_791_p3;
wire   [15:0] select_ln850_1_fu_799_p3;
wire   [14:0] trunc_ln253_1_fu_807_p1;
wire   [15:0] add_ln253_1_fu_811_p2;
wire   [0:0] tmp_6_fu_823_p3;
wire   [14:0] add_ln253_31_fu_817_p2;
wire   [14:0] select_ln254_1_fu_831_p3;
wire   [4:0] tmp_8_fu_843_p4;
wire   [0:0] icmp_ln255_1_fu_853_p2;
wire   [9:0] trunc_ln254_1_fu_839_p1;
wire   [9:0] select_ln255_1_fu_859_p3;
wire  signed [32:0] sext_ln703_3_fu_872_p1;
wire   [32:0] sub_ln1193_2_fu_876_p2;
wire   [14:0] tmp_5_fu_890_p4;
wire   [42:0] shl_ln1118_2_fu_882_p3;
wire   [17:0] trunc_ln851_2_fu_910_p1;
wire   [23:0] p_Result_5_0_3_fu_914_p3;
wire  signed [15:0] sext_ln850_2_fu_900_p1;
wire   [0:0] icmp_ln851_7_fu_922_p2;
wire   [15:0] add_ln700_2_fu_928_p2;
wire   [0:0] icmp_ln850_2_fu_904_p2;
wire   [15:0] select_ln851_7_fu_934_p3;
wire   [15:0] select_ln850_2_fu_942_p3;
wire   [14:0] trunc_ln253_2_fu_950_p1;
wire   [15:0] add_ln253_2_fu_954_p2;
wire   [0:0] tmp_11_fu_966_p3;
wire   [14:0] add_ln253_32_fu_960_p2;
wire   [14:0] select_ln254_2_fu_974_p3;
wire   [4:0] tmp_13_fu_986_p4;
wire   [0:0] icmp_ln255_2_fu_996_p2;
wire   [9:0] trunc_ln254_2_fu_982_p1;
wire   [9:0] select_ln255_2_fu_1002_p3;
wire  signed [32:0] sext_ln703_4_fu_1015_p1;
wire   [32:0] sub_ln1193_3_fu_1019_p2;
wire   [14:0] tmp_7_fu_1033_p4;
wire   [42:0] shl_ln1118_3_fu_1025_p3;
wire   [17:0] trunc_ln851_3_fu_1053_p1;
wire   [23:0] p_Result_5_0_4_fu_1057_p3;
wire  signed [15:0] sext_ln850_3_fu_1043_p1;
wire   [0:0] icmp_ln851_8_fu_1065_p2;
wire   [15:0] add_ln700_3_fu_1071_p2;
wire   [0:0] icmp_ln850_3_fu_1047_p2;
wire   [15:0] select_ln851_8_fu_1077_p3;
wire   [15:0] select_ln850_3_fu_1085_p3;
wire   [14:0] trunc_ln253_3_fu_1093_p1;
wire   [15:0] add_ln253_3_fu_1097_p2;
wire   [0:0] tmp_15_fu_1109_p3;
wire   [14:0] add_ln253_33_fu_1103_p2;
wire   [14:0] select_ln254_3_fu_1117_p3;
wire   [4:0] tmp_17_fu_1129_p4;
wire   [0:0] icmp_ln255_3_fu_1139_p2;
wire   [9:0] trunc_ln254_3_fu_1125_p1;
wire   [9:0] select_ln255_3_fu_1145_p3;
wire  signed [32:0] sext_ln703_5_fu_1158_p1;
wire   [32:0] sub_ln1193_4_fu_1162_p2;
wire   [14:0] tmp_9_fu_1176_p4;
wire   [42:0] shl_ln1118_4_fu_1168_p3;
wire   [17:0] trunc_ln851_4_fu_1196_p1;
wire   [23:0] p_Result_5_0_5_fu_1200_p3;
wire  signed [15:0] sext_ln850_4_fu_1186_p1;
wire   [0:0] icmp_ln851_9_fu_1208_p2;
wire   [15:0] add_ln700_4_fu_1214_p2;
wire   [0:0] icmp_ln850_4_fu_1190_p2;
wire   [15:0] select_ln851_9_fu_1220_p3;
wire   [15:0] select_ln850_4_fu_1228_p3;
wire   [14:0] trunc_ln253_4_fu_1236_p1;
wire   [15:0] add_ln253_4_fu_1240_p2;
wire   [0:0] tmp_19_fu_1252_p3;
wire   [14:0] add_ln253_34_fu_1246_p2;
wire   [14:0] select_ln254_4_fu_1260_p3;
wire   [4:0] tmp_21_fu_1272_p4;
wire   [0:0] icmp_ln255_4_fu_1282_p2;
wire   [9:0] trunc_ln254_4_fu_1268_p1;
wire   [9:0] select_ln255_4_fu_1288_p3;
wire   [32:0] sub_ln1193_5_fu_1301_p2;
wire   [14:0] tmp_s_fu_1315_p4;
wire   [42:0] shl_ln1118_5_fu_1307_p3;
wire   [17:0] trunc_ln851_5_fu_1335_p1;
wire   [23:0] p_Result_5_1_fu_1339_p3;
wire  signed [15:0] sext_ln850_5_fu_1325_p1;
wire   [0:0] icmp_ln851_10_fu_1347_p2;
wire   [15:0] add_ln700_5_fu_1353_p2;
wire   [0:0] icmp_ln850_5_fu_1329_p2;
wire   [15:0] select_ln851_10_fu_1359_p3;
wire   [15:0] select_ln850_5_fu_1367_p3;
wire   [14:0] trunc_ln253_5_fu_1375_p1;
wire   [15:0] add_ln253_5_fu_1379_p2;
wire   [0:0] tmp_23_fu_1391_p3;
wire   [14:0] add_ln253_35_fu_1385_p2;
wire   [14:0] select_ln254_5_fu_1399_p3;
wire   [4:0] tmp_25_fu_1411_p4;
wire   [0:0] icmp_ln255_5_fu_1421_p2;
wire   [9:0] trunc_ln254_5_fu_1407_p1;
wire   [9:0] select_ln255_5_fu_1427_p3;
wire   [32:0] sub_ln1193_6_fu_1440_p2;
wire   [14:0] tmp_10_fu_1454_p4;
wire   [42:0] shl_ln1118_6_fu_1446_p3;
wire   [17:0] trunc_ln851_6_fu_1474_p1;
wire   [23:0] p_Result_5_1_2_fu_1478_p3;
wire  signed [15:0] sext_ln850_6_fu_1464_p1;
wire   [0:0] icmp_ln851_11_fu_1486_p2;
wire   [15:0] add_ln700_6_fu_1492_p2;
wire   [0:0] icmp_ln850_6_fu_1468_p2;
wire   [15:0] select_ln851_11_fu_1498_p3;
wire   [15:0] select_ln850_6_fu_1506_p3;
wire   [14:0] trunc_ln253_6_fu_1514_p1;
wire   [15:0] add_ln253_6_fu_1518_p2;
wire   [0:0] tmp_27_fu_1530_p3;
wire   [14:0] add_ln253_36_fu_1524_p2;
wire   [14:0] select_ln254_6_fu_1538_p3;
wire   [4:0] tmp_29_fu_1550_p4;
wire   [0:0] icmp_ln255_6_fu_1560_p2;
wire   [9:0] trunc_ln254_6_fu_1546_p1;
wire   [9:0] select_ln255_6_fu_1566_p3;
wire   [32:0] sub_ln1193_7_fu_1579_p2;
wire   [14:0] tmp_12_fu_1593_p4;
wire   [42:0] shl_ln1118_7_fu_1585_p3;
wire   [17:0] trunc_ln851_7_fu_1613_p1;
wire   [23:0] p_Result_5_1_3_fu_1617_p3;
wire  signed [15:0] sext_ln850_7_fu_1603_p1;
wire   [0:0] icmp_ln851_12_fu_1625_p2;
wire   [15:0] add_ln700_7_fu_1631_p2;
wire   [0:0] icmp_ln850_7_fu_1607_p2;
wire   [15:0] select_ln851_12_fu_1637_p3;
wire   [15:0] select_ln850_7_fu_1645_p3;
wire   [14:0] trunc_ln253_7_fu_1653_p1;
wire   [15:0] add_ln253_7_fu_1657_p2;
wire   [0:0] tmp_31_fu_1669_p3;
wire   [14:0] add_ln253_37_fu_1663_p2;
wire   [14:0] select_ln254_7_fu_1677_p3;
wire   [4:0] tmp_33_fu_1689_p4;
wire   [0:0] icmp_ln255_7_fu_1699_p2;
wire   [9:0] trunc_ln254_7_fu_1685_p1;
wire   [9:0] select_ln255_7_fu_1705_p3;
wire   [32:0] sub_ln1193_8_fu_1718_p2;
wire   [14:0] tmp_14_fu_1732_p4;
wire   [42:0] shl_ln1118_8_fu_1724_p3;
wire   [17:0] trunc_ln851_8_fu_1752_p1;
wire   [23:0] p_Result_5_1_4_fu_1756_p3;
wire  signed [15:0] sext_ln850_8_fu_1742_p1;
wire   [0:0] icmp_ln851_13_fu_1764_p2;
wire   [15:0] add_ln700_8_fu_1770_p2;
wire   [0:0] icmp_ln850_8_fu_1746_p2;
wire   [15:0] select_ln851_13_fu_1776_p3;
wire   [15:0] select_ln850_8_fu_1784_p3;
wire   [14:0] trunc_ln253_8_fu_1792_p1;
wire   [15:0] add_ln253_8_fu_1796_p2;
wire   [0:0] tmp_35_fu_1808_p3;
wire   [14:0] add_ln253_38_fu_1802_p2;
wire   [14:0] select_ln254_8_fu_1816_p3;
wire   [4:0] tmp_37_fu_1828_p4;
wire   [0:0] icmp_ln255_8_fu_1838_p2;
wire   [9:0] trunc_ln254_8_fu_1824_p1;
wire   [9:0] select_ln255_8_fu_1844_p3;
wire   [32:0] sub_ln1193_9_fu_1857_p2;
wire   [14:0] tmp_16_fu_1871_p4;
wire   [42:0] shl_ln1118_9_fu_1863_p3;
wire   [17:0] trunc_ln851_9_fu_1891_p1;
wire   [23:0] p_Result_5_1_5_fu_1895_p3;
wire  signed [15:0] sext_ln850_9_fu_1881_p1;
wire   [0:0] icmp_ln851_14_fu_1903_p2;
wire   [15:0] add_ln700_9_fu_1909_p2;
wire   [0:0] icmp_ln850_9_fu_1885_p2;
wire   [15:0] select_ln851_14_fu_1915_p3;
wire   [15:0] select_ln850_9_fu_1923_p3;
wire   [14:0] trunc_ln253_9_fu_1931_p1;
wire   [15:0] add_ln253_9_fu_1935_p2;
wire   [0:0] tmp_39_fu_1947_p3;
wire   [14:0] add_ln253_39_fu_1941_p2;
wire   [14:0] select_ln254_9_fu_1955_p3;
wire   [4:0] tmp_41_fu_1967_p4;
wire   [0:0] icmp_ln255_9_fu_1977_p2;
wire   [9:0] trunc_ln254_9_fu_1963_p1;
wire   [9:0] select_ln255_9_fu_1983_p3;
wire   [32:0] sub_ln1193_10_fu_1996_p2;
wire   [14:0] tmp_18_fu_2010_p4;
wire   [42:0] shl_ln1118_s_fu_2002_p3;
wire   [17:0] trunc_ln851_10_fu_2030_p1;
wire   [23:0] p_Result_5_2_fu_2034_p3;
wire  signed [15:0] sext_ln850_10_fu_2020_p1;
wire   [0:0] icmp_ln851_15_fu_2042_p2;
wire   [15:0] add_ln700_10_fu_2048_p2;
wire   [0:0] icmp_ln850_10_fu_2024_p2;
wire   [15:0] select_ln851_15_fu_2054_p3;
wire   [15:0] select_ln850_10_fu_2062_p3;
wire   [14:0] trunc_ln253_10_fu_2070_p1;
wire   [15:0] add_ln253_10_fu_2074_p2;
wire   [0:0] tmp_43_fu_2086_p3;
wire   [14:0] add_ln253_40_fu_2080_p2;
wire   [14:0] select_ln254_10_fu_2094_p3;
wire   [4:0] tmp_45_fu_2106_p4;
wire   [0:0] icmp_ln255_10_fu_2116_p2;
wire   [9:0] trunc_ln254_10_fu_2102_p1;
wire   [9:0] select_ln255_10_fu_2122_p3;
wire   [32:0] sub_ln1193_11_fu_2135_p2;
wire   [14:0] tmp_20_fu_2149_p4;
wire   [42:0] shl_ln1118_10_fu_2141_p3;
wire   [17:0] trunc_ln851_11_fu_2169_p1;
wire   [23:0] p_Result_5_2_1_fu_2173_p3;
wire  signed [15:0] sext_ln850_11_fu_2159_p1;
wire   [0:0] icmp_ln851_16_fu_2181_p2;
wire   [15:0] add_ln700_11_fu_2187_p2;
wire   [0:0] icmp_ln850_11_fu_2163_p2;
wire   [15:0] select_ln851_16_fu_2193_p3;
wire   [15:0] select_ln850_11_fu_2201_p3;
wire   [14:0] trunc_ln253_11_fu_2209_p1;
wire   [15:0] add_ln253_11_fu_2213_p2;
wire   [0:0] tmp_47_fu_2225_p3;
wire   [14:0] add_ln253_41_fu_2219_p2;
wire   [14:0] select_ln254_11_fu_2233_p3;
wire   [4:0] tmp_49_fu_2245_p4;
wire   [0:0] icmp_ln255_11_fu_2255_p2;
wire   [9:0] trunc_ln254_11_fu_2241_p1;
wire   [9:0] select_ln255_11_fu_2261_p3;
wire   [32:0] sub_ln1193_12_fu_2274_p2;
wire   [14:0] tmp_22_fu_2288_p4;
wire   [42:0] shl_ln1118_11_fu_2280_p3;
wire   [17:0] trunc_ln851_12_fu_2308_p1;
wire   [23:0] p_Result_5_2_3_fu_2312_p3;
wire  signed [15:0] sext_ln850_12_fu_2298_p1;
wire   [0:0] icmp_ln851_17_fu_2320_p2;
wire   [15:0] add_ln700_12_fu_2326_p2;
wire   [0:0] icmp_ln850_12_fu_2302_p2;
wire   [15:0] select_ln851_17_fu_2332_p3;
wire   [15:0] select_ln850_12_fu_2340_p3;
wire   [14:0] trunc_ln253_12_fu_2348_p1;
wire   [15:0] add_ln253_12_fu_2352_p2;
wire   [0:0] tmp_51_fu_2364_p3;
wire   [14:0] add_ln253_42_fu_2358_p2;
wire   [14:0] select_ln254_12_fu_2372_p3;
wire   [4:0] tmp_53_fu_2384_p4;
wire   [0:0] icmp_ln255_12_fu_2394_p2;
wire   [9:0] trunc_ln254_12_fu_2380_p1;
wire   [9:0] select_ln255_12_fu_2400_p3;
wire   [32:0] sub_ln1193_13_fu_2413_p2;
wire   [14:0] tmp_24_fu_2427_p4;
wire   [42:0] shl_ln1118_12_fu_2419_p3;
wire   [17:0] trunc_ln851_13_fu_2447_p1;
wire   [23:0] p_Result_5_2_4_fu_2451_p3;
wire  signed [15:0] sext_ln850_13_fu_2437_p1;
wire   [0:0] icmp_ln851_18_fu_2459_p2;
wire   [15:0] add_ln700_13_fu_2465_p2;
wire   [0:0] icmp_ln850_13_fu_2441_p2;
wire   [15:0] select_ln851_18_fu_2471_p3;
wire   [15:0] select_ln850_13_fu_2479_p3;
wire   [14:0] trunc_ln253_13_fu_2487_p1;
wire   [15:0] add_ln253_13_fu_2491_p2;
wire   [0:0] tmp_55_fu_2503_p3;
wire   [14:0] add_ln253_43_fu_2497_p2;
wire   [14:0] select_ln254_13_fu_2511_p3;
wire   [4:0] tmp_57_fu_2523_p4;
wire   [0:0] icmp_ln255_13_fu_2533_p2;
wire   [9:0] trunc_ln254_13_fu_2519_p1;
wire   [9:0] select_ln255_13_fu_2539_p3;
wire   [32:0] sub_ln1193_14_fu_2552_p2;
wire   [14:0] tmp_26_fu_2566_p4;
wire   [42:0] shl_ln1118_13_fu_2558_p3;
wire   [17:0] trunc_ln851_14_fu_2586_p1;
wire   [23:0] p_Result_5_2_5_fu_2590_p3;
wire  signed [15:0] sext_ln850_14_fu_2576_p1;
wire   [0:0] icmp_ln851_19_fu_2598_p2;
wire   [15:0] add_ln700_14_fu_2604_p2;
wire   [0:0] icmp_ln850_14_fu_2580_p2;
wire   [15:0] select_ln851_19_fu_2610_p3;
wire   [15:0] select_ln850_14_fu_2618_p3;
wire   [14:0] trunc_ln253_14_fu_2626_p1;
wire   [15:0] add_ln253_14_fu_2630_p2;
wire   [0:0] tmp_59_fu_2642_p3;
wire   [14:0] add_ln253_44_fu_2636_p2;
wire   [14:0] select_ln254_14_fu_2650_p3;
wire   [4:0] tmp_61_fu_2662_p4;
wire   [0:0] icmp_ln255_14_fu_2672_p2;
wire   [9:0] trunc_ln254_14_fu_2658_p1;
wire   [9:0] select_ln255_14_fu_2678_p3;
wire   [32:0] sub_ln1193_15_fu_2691_p2;
wire   [14:0] tmp_28_fu_2705_p4;
wire   [42:0] shl_ln1118_14_fu_2697_p3;
wire   [17:0] trunc_ln851_15_fu_2725_p1;
wire   [23:0] p_Result_5_3_fu_2729_p3;
wire  signed [15:0] sext_ln850_15_fu_2715_p1;
wire   [0:0] icmp_ln851_20_fu_2737_p2;
wire   [15:0] add_ln700_15_fu_2743_p2;
wire   [0:0] icmp_ln850_15_fu_2719_p2;
wire   [15:0] select_ln851_20_fu_2749_p3;
wire   [15:0] select_ln850_15_fu_2757_p3;
wire   [14:0] trunc_ln253_15_fu_2765_p1;
wire   [15:0] add_ln253_15_fu_2769_p2;
wire   [0:0] tmp_63_fu_2781_p3;
wire   [14:0] add_ln253_45_fu_2775_p2;
wire   [14:0] select_ln254_15_fu_2789_p3;
wire   [4:0] tmp_65_fu_2801_p4;
wire   [0:0] icmp_ln255_15_fu_2811_p2;
wire   [9:0] trunc_ln254_15_fu_2797_p1;
wire   [9:0] select_ln255_15_fu_2817_p3;
wire   [32:0] sub_ln1193_16_fu_2830_p2;
wire   [14:0] tmp_30_fu_2844_p4;
wire   [42:0] shl_ln1118_15_fu_2836_p3;
wire   [17:0] trunc_ln851_16_fu_2864_p1;
wire   [23:0] p_Result_5_3_1_fu_2868_p3;
wire  signed [15:0] sext_ln850_16_fu_2854_p1;
wire   [0:0] icmp_ln851_21_fu_2876_p2;
wire   [15:0] add_ln700_16_fu_2882_p2;
wire   [0:0] icmp_ln850_16_fu_2858_p2;
wire   [15:0] select_ln851_21_fu_2888_p3;
wire   [15:0] select_ln850_16_fu_2896_p3;
wire   [14:0] trunc_ln253_16_fu_2904_p1;
wire   [15:0] add_ln253_16_fu_2908_p2;
wire   [0:0] tmp_67_fu_2920_p3;
wire   [14:0] add_ln253_46_fu_2914_p2;
wire   [14:0] select_ln254_16_fu_2928_p3;
wire   [4:0] tmp_69_fu_2940_p4;
wire   [0:0] icmp_ln255_16_fu_2950_p2;
wire   [9:0] trunc_ln254_16_fu_2936_p1;
wire   [9:0] select_ln255_16_fu_2956_p3;
wire   [32:0] sub_ln1193_17_fu_2969_p2;
wire   [14:0] tmp_32_fu_2983_p4;
wire   [42:0] shl_ln1118_16_fu_2975_p3;
wire   [17:0] trunc_ln851_17_fu_3003_p1;
wire   [23:0] p_Result_5_3_2_fu_3007_p3;
wire  signed [15:0] sext_ln850_17_fu_2993_p1;
wire   [0:0] icmp_ln851_22_fu_3015_p2;
wire   [15:0] add_ln700_17_fu_3021_p2;
wire   [0:0] icmp_ln850_17_fu_2997_p2;
wire   [15:0] select_ln851_22_fu_3027_p3;
wire   [15:0] select_ln850_17_fu_3035_p3;
wire   [14:0] trunc_ln253_17_fu_3043_p1;
wire   [15:0] add_ln253_17_fu_3047_p2;
wire   [0:0] tmp_71_fu_3059_p3;
wire   [14:0] add_ln253_47_fu_3053_p2;
wire   [14:0] select_ln254_17_fu_3067_p3;
wire   [4:0] tmp_73_fu_3079_p4;
wire   [0:0] icmp_ln255_17_fu_3089_p2;
wire   [9:0] trunc_ln254_17_fu_3075_p1;
wire   [9:0] select_ln255_17_fu_3095_p3;
wire   [32:0] sub_ln1193_18_fu_3108_p2;
wire   [14:0] tmp_34_fu_3122_p4;
wire   [42:0] shl_ln1118_17_fu_3114_p3;
wire   [17:0] trunc_ln851_18_fu_3142_p1;
wire   [23:0] p_Result_5_3_4_fu_3146_p3;
wire  signed [15:0] sext_ln850_18_fu_3132_p1;
wire   [0:0] icmp_ln851_23_fu_3154_p2;
wire   [15:0] add_ln700_18_fu_3160_p2;
wire   [0:0] icmp_ln850_18_fu_3136_p2;
wire   [15:0] select_ln851_23_fu_3166_p3;
wire   [15:0] select_ln850_18_fu_3174_p3;
wire   [14:0] trunc_ln253_18_fu_3182_p1;
wire   [15:0] add_ln253_18_fu_3186_p2;
wire   [0:0] tmp_74_fu_3198_p3;
wire   [14:0] add_ln253_48_fu_3192_p2;
wire   [14:0] select_ln254_18_fu_3206_p3;
wire   [4:0] tmp_75_fu_3218_p4;
wire   [0:0] icmp_ln255_18_fu_3228_p2;
wire   [9:0] trunc_ln254_18_fu_3214_p1;
wire   [9:0] select_ln255_18_fu_3234_p3;
wire   [32:0] sub_ln1193_19_fu_3247_p2;
wire   [14:0] tmp_36_fu_3261_p4;
wire   [42:0] shl_ln1118_18_fu_3253_p3;
wire   [17:0] trunc_ln851_19_fu_3281_p1;
wire   [23:0] p_Result_5_3_5_fu_3285_p3;
wire  signed [15:0] sext_ln850_19_fu_3271_p1;
wire   [0:0] icmp_ln851_24_fu_3293_p2;
wire   [15:0] add_ln700_19_fu_3299_p2;
wire   [0:0] icmp_ln850_19_fu_3275_p2;
wire   [15:0] select_ln851_24_fu_3305_p3;
wire   [15:0] select_ln850_19_fu_3313_p3;
wire   [14:0] trunc_ln253_19_fu_3321_p1;
wire   [15:0] add_ln253_19_fu_3325_p2;
wire   [0:0] tmp_76_fu_3337_p3;
wire   [14:0] add_ln253_49_fu_3331_p2;
wire   [14:0] select_ln254_19_fu_3345_p3;
wire   [4:0] tmp_77_fu_3357_p4;
wire   [0:0] icmp_ln255_19_fu_3367_p2;
wire   [9:0] trunc_ln254_19_fu_3353_p1;
wire   [9:0] select_ln255_19_fu_3373_p3;
wire   [32:0] sub_ln1193_20_fu_3386_p2;
wire   [14:0] tmp_38_fu_3400_p4;
wire   [42:0] shl_ln1118_19_fu_3392_p3;
wire   [17:0] trunc_ln851_20_fu_3420_p1;
wire   [23:0] p_Result_5_4_fu_3424_p3;
wire  signed [15:0] sext_ln850_20_fu_3410_p1;
wire   [0:0] icmp_ln851_25_fu_3432_p2;
wire   [15:0] add_ln700_20_fu_3438_p2;
wire   [0:0] icmp_ln850_20_fu_3414_p2;
wire   [15:0] select_ln851_25_fu_3444_p3;
wire   [15:0] select_ln850_20_fu_3452_p3;
wire   [14:0] trunc_ln253_20_fu_3460_p1;
wire   [15:0] add_ln253_20_fu_3464_p2;
wire   [0:0] tmp_78_fu_3476_p3;
wire   [14:0] add_ln253_50_fu_3470_p2;
wire   [14:0] select_ln254_20_fu_3484_p3;
wire   [4:0] tmp_79_fu_3496_p4;
wire   [0:0] icmp_ln255_20_fu_3506_p2;
wire   [9:0] trunc_ln254_20_fu_3492_p1;
wire   [9:0] select_ln255_20_fu_3512_p3;
wire   [32:0] sub_ln1193_21_fu_3525_p2;
wire   [14:0] tmp_40_fu_3539_p4;
wire   [42:0] shl_ln1118_20_fu_3531_p3;
wire   [17:0] trunc_ln851_21_fu_3559_p1;
wire   [23:0] p_Result_5_4_1_fu_3563_p3;
wire  signed [15:0] sext_ln850_21_fu_3549_p1;
wire   [0:0] icmp_ln851_26_fu_3571_p2;
wire   [15:0] add_ln700_21_fu_3577_p2;
wire   [0:0] icmp_ln850_21_fu_3553_p2;
wire   [15:0] select_ln851_26_fu_3583_p3;
wire   [15:0] select_ln850_21_fu_3591_p3;
wire   [14:0] trunc_ln253_21_fu_3599_p1;
wire   [15:0] add_ln253_21_fu_3603_p2;
wire   [0:0] tmp_80_fu_3615_p3;
wire   [14:0] add_ln253_51_fu_3609_p2;
wire   [14:0] select_ln254_21_fu_3623_p3;
wire   [4:0] tmp_81_fu_3635_p4;
wire   [0:0] icmp_ln255_21_fu_3645_p2;
wire   [9:0] trunc_ln254_21_fu_3631_p1;
wire   [9:0] select_ln255_21_fu_3651_p3;
wire   [32:0] sub_ln1193_22_fu_3664_p2;
wire   [14:0] tmp_42_fu_3678_p4;
wire   [42:0] shl_ln1118_21_fu_3670_p3;
wire   [17:0] trunc_ln851_22_fu_3698_p1;
wire   [23:0] p_Result_5_4_2_fu_3702_p3;
wire  signed [15:0] sext_ln850_22_fu_3688_p1;
wire   [0:0] icmp_ln851_27_fu_3710_p2;
wire   [15:0] add_ln700_22_fu_3716_p2;
wire   [0:0] icmp_ln850_22_fu_3692_p2;
wire   [15:0] select_ln851_27_fu_3722_p3;
wire   [15:0] select_ln850_22_fu_3730_p3;
wire   [14:0] trunc_ln253_22_fu_3738_p1;
wire   [15:0] add_ln253_22_fu_3742_p2;
wire   [0:0] tmp_82_fu_3754_p3;
wire   [14:0] add_ln253_52_fu_3748_p2;
wire   [14:0] select_ln254_22_fu_3762_p3;
wire   [4:0] tmp_83_fu_3774_p4;
wire   [0:0] icmp_ln255_22_fu_3784_p2;
wire   [9:0] trunc_ln254_22_fu_3770_p1;
wire   [9:0] select_ln255_22_fu_3790_p3;
wire   [32:0] sub_ln1193_23_fu_3803_p2;
wire   [14:0] tmp_44_fu_3817_p4;
wire   [42:0] shl_ln1118_22_fu_3809_p3;
wire   [17:0] trunc_ln851_23_fu_3837_p1;
wire   [23:0] p_Result_5_4_3_fu_3841_p3;
wire  signed [15:0] sext_ln850_23_fu_3827_p1;
wire   [0:0] icmp_ln851_28_fu_3849_p2;
wire   [15:0] add_ln700_23_fu_3855_p2;
wire   [0:0] icmp_ln850_23_fu_3831_p2;
wire   [15:0] select_ln851_28_fu_3861_p3;
wire   [15:0] select_ln850_23_fu_3869_p3;
wire   [14:0] trunc_ln253_23_fu_3877_p1;
wire   [15:0] add_ln253_23_fu_3881_p2;
wire   [0:0] tmp_84_fu_3893_p3;
wire   [14:0] add_ln253_53_fu_3887_p2;
wire   [14:0] select_ln254_23_fu_3901_p3;
wire   [4:0] tmp_85_fu_3913_p4;
wire   [0:0] icmp_ln255_23_fu_3923_p2;
wire   [9:0] trunc_ln254_23_fu_3909_p1;
wire   [9:0] select_ln255_23_fu_3929_p3;
wire   [32:0] sub_ln1193_24_fu_3942_p2;
wire   [14:0] tmp_46_fu_3956_p4;
wire   [42:0] shl_ln1118_23_fu_3948_p3;
wire   [17:0] trunc_ln851_24_fu_3976_p1;
wire   [23:0] p_Result_5_4_5_fu_3980_p3;
wire  signed [15:0] sext_ln850_24_fu_3966_p1;
wire   [0:0] icmp_ln851_29_fu_3988_p2;
wire   [15:0] add_ln700_24_fu_3994_p2;
wire   [0:0] icmp_ln850_24_fu_3970_p2;
wire   [15:0] select_ln851_29_fu_4000_p3;
wire   [15:0] select_ln850_24_fu_4008_p3;
wire   [14:0] trunc_ln253_24_fu_4016_p1;
wire   [15:0] add_ln253_24_fu_4020_p2;
wire   [0:0] tmp_86_fu_4032_p3;
wire   [14:0] add_ln253_54_fu_4026_p2;
wire   [14:0] select_ln254_24_fu_4040_p3;
wire   [4:0] tmp_87_fu_4052_p4;
wire   [0:0] icmp_ln255_24_fu_4062_p2;
wire   [9:0] trunc_ln254_24_fu_4048_p1;
wire   [9:0] select_ln255_24_fu_4068_p3;
wire   [32:0] sub_ln1193_25_fu_4081_p2;
wire   [14:0] tmp_48_fu_4095_p4;
wire   [42:0] shl_ln1118_24_fu_4087_p3;
wire   [17:0] trunc_ln851_25_fu_4115_p1;
wire   [23:0] p_Result_5_5_fu_4119_p3;
wire  signed [15:0] sext_ln850_25_fu_4105_p1;
wire   [0:0] icmp_ln851_30_fu_4127_p2;
wire   [15:0] add_ln700_25_fu_4133_p2;
wire   [0:0] icmp_ln850_25_fu_4109_p2;
wire   [15:0] select_ln851_30_fu_4139_p3;
wire   [15:0] select_ln850_25_fu_4147_p3;
wire   [14:0] trunc_ln253_25_fu_4155_p1;
wire   [15:0] add_ln253_25_fu_4159_p2;
wire   [0:0] tmp_88_fu_4171_p3;
wire   [14:0] add_ln253_55_fu_4165_p2;
wire   [14:0] select_ln254_25_fu_4179_p3;
wire   [4:0] tmp_89_fu_4191_p4;
wire   [0:0] icmp_ln255_25_fu_4201_p2;
wire   [9:0] trunc_ln254_25_fu_4187_p1;
wire   [9:0] select_ln255_25_fu_4207_p3;
wire   [32:0] sub_ln1193_26_fu_4220_p2;
wire   [14:0] tmp_50_fu_4234_p4;
wire   [42:0] shl_ln1118_25_fu_4226_p3;
wire   [17:0] trunc_ln851_26_fu_4254_p1;
wire   [23:0] p_Result_5_5_1_fu_4258_p3;
wire  signed [15:0] sext_ln850_26_fu_4244_p1;
wire   [0:0] icmp_ln851_31_fu_4266_p2;
wire   [15:0] add_ln700_26_fu_4272_p2;
wire   [0:0] icmp_ln850_26_fu_4248_p2;
wire   [15:0] select_ln851_31_fu_4278_p3;
wire   [15:0] select_ln850_26_fu_4286_p3;
wire   [14:0] trunc_ln253_26_fu_4294_p1;
wire   [15:0] add_ln253_26_fu_4298_p2;
wire   [0:0] tmp_90_fu_4310_p3;
wire   [14:0] add_ln253_56_fu_4304_p2;
wire   [14:0] select_ln254_26_fu_4318_p3;
wire   [4:0] tmp_91_fu_4330_p4;
wire   [0:0] icmp_ln255_26_fu_4340_p2;
wire   [9:0] trunc_ln254_26_fu_4326_p1;
wire   [9:0] select_ln255_26_fu_4346_p3;
wire   [32:0] sub_ln1193_27_fu_4359_p2;
wire   [14:0] tmp_52_fu_4373_p4;
wire   [42:0] shl_ln1118_26_fu_4365_p3;
wire   [17:0] trunc_ln851_27_fu_4393_p1;
wire   [23:0] p_Result_5_5_2_fu_4397_p3;
wire  signed [15:0] sext_ln850_27_fu_4383_p1;
wire   [0:0] icmp_ln851_32_fu_4405_p2;
wire   [15:0] add_ln700_27_fu_4411_p2;
wire   [0:0] icmp_ln850_27_fu_4387_p2;
wire   [15:0] select_ln851_32_fu_4417_p3;
wire   [15:0] select_ln850_27_fu_4425_p3;
wire   [14:0] trunc_ln253_27_fu_4433_p1;
wire   [15:0] add_ln253_27_fu_4437_p2;
wire   [0:0] tmp_92_fu_4449_p3;
wire   [14:0] add_ln253_57_fu_4443_p2;
wire   [14:0] select_ln254_27_fu_4457_p3;
wire   [4:0] tmp_93_fu_4469_p4;
wire   [0:0] icmp_ln255_27_fu_4479_p2;
wire   [9:0] trunc_ln254_27_fu_4465_p1;
wire   [9:0] select_ln255_27_fu_4485_p3;
wire   [32:0] sub_ln1193_28_fu_4498_p2;
wire   [14:0] tmp_54_fu_4512_p4;
wire   [42:0] shl_ln1118_27_fu_4504_p3;
wire   [17:0] trunc_ln851_28_fu_4532_p1;
wire   [23:0] p_Result_5_5_3_fu_4536_p3;
wire  signed [15:0] sext_ln850_28_fu_4522_p1;
wire   [0:0] icmp_ln851_33_fu_4544_p2;
wire   [15:0] add_ln700_28_fu_4550_p2;
wire   [0:0] icmp_ln850_28_fu_4526_p2;
wire   [15:0] select_ln851_33_fu_4556_p3;
wire   [15:0] select_ln850_28_fu_4564_p3;
wire   [14:0] trunc_ln253_28_fu_4572_p1;
wire   [15:0] add_ln253_28_fu_4576_p2;
wire   [0:0] tmp_94_fu_4588_p3;
wire   [14:0] add_ln253_58_fu_4582_p2;
wire   [14:0] select_ln254_28_fu_4596_p3;
wire   [4:0] tmp_95_fu_4608_p4;
wire   [0:0] icmp_ln255_28_fu_4618_p2;
wire   [9:0] trunc_ln254_28_fu_4604_p1;
wire   [9:0] select_ln255_28_fu_4624_p3;
wire   [32:0] sub_ln1193_29_fu_4637_p2;
wire   [14:0] tmp_56_fu_4651_p4;
wire   [42:0] shl_ln1118_28_fu_4643_p3;
wire   [17:0] trunc_ln851_29_fu_4671_p1;
wire   [23:0] p_Result_5_5_4_fu_4675_p3;
wire  signed [15:0] sext_ln850_29_fu_4661_p1;
wire   [0:0] icmp_ln851_34_fu_4683_p2;
wire   [15:0] add_ln700_29_fu_4689_p2;
wire   [0:0] icmp_ln850_29_fu_4665_p2;
wire   [15:0] select_ln851_34_fu_4695_p3;
wire   [15:0] select_ln850_29_fu_4703_p3;
wire   [14:0] trunc_ln253_29_fu_4711_p1;
wire   [15:0] add_ln253_29_fu_4715_p2;
wire   [0:0] tmp_96_fu_4727_p3;
wire   [14:0] add_ln253_59_fu_4721_p2;
wire   [14:0] select_ln254_29_fu_4735_p3;
wire   [4:0] tmp_97_fu_4747_p4;
wire   [0:0] icmp_ln255_29_fu_4757_p2;
wire   [9:0] trunc_ln254_29_fu_4743_p1;
wire   [9:0] select_ln255_29_fu_4763_p3;
wire   [17:0] add_ln703_fu_4776_p2;
wire   [17:0] add_ln703_2_fu_4788_p2;
wire   [17:0] add_ln703_3_fu_4794_p2;
wire   [17:0] add_ln703_1_fu_4782_p2;
wire   [17:0] add_ln703_5_fu_4806_p2;
wire   [17:0] add_ln703_7_fu_4818_p2;
wire   [17:0] add_ln703_8_fu_4824_p2;
wire   [17:0] add_ln703_6_fu_4812_p2;
wire   [17:0] add_ln703_10_fu_4836_p2;
wire   [17:0] add_ln703_12_fu_4848_p2;
wire   [17:0] add_ln703_13_fu_4854_p2;
wire   [17:0] add_ln703_11_fu_4842_p2;
wire   [17:0] add_ln703_15_fu_4866_p2;
wire   [17:0] add_ln703_17_fu_4878_p2;
wire   [17:0] add_ln703_18_fu_4884_p2;
wire   [17:0] add_ln703_16_fu_4872_p2;
wire   [17:0] add_ln703_20_fu_4896_p2;
wire   [17:0] add_ln703_22_fu_4908_p2;
wire   [17:0] add_ln703_23_fu_4914_p2;
wire   [17:0] add_ln703_21_fu_4902_p2;
wire   [17:0] add_ln703_25_fu_4926_p2;
wire   [17:0] add_ln703_27_fu_4938_p2;
wire   [17:0] add_ln703_28_fu_4944_p2;
wire   [17:0] add_ln703_26_fu_4932_p2;
wire   [17:0] add_ln703_4_fu_4800_p2;
wire   [11:0] tmp_58_fu_4964_p4;
wire   [27:0] shl_ln1118_29_fu_4956_p3;
wire   [5:0] trunc_ln851_30_fu_4984_p1;
wire   [9:0] p_Result_2_fu_4988_p3;
wire  signed [12:0] sext_ln850_30_fu_4974_p1;
wire   [0:0] icmp_ln851_35_fu_4996_p2;
wire   [12:0] add_ln700_30_fu_5002_p2;
wire   [0:0] icmp_ln850_30_fu_4978_p2;
wire   [12:0] select_ln851_35_fu_5008_p3;
wire   [12:0] select_ln850_30_fu_5016_p3;
wire   [0:0] tmp_98_fu_5028_p3;
wire   [11:0] trunc_ln265_fu_5024_p1;
wire   [11:0] select_ln265_fu_5036_p3;
wire   [1:0] tmp_99_fu_5048_p4;
wire   [0:0] icmp_ln266_fu_5058_p2;
wire   [9:0] trunc_ln265_1_fu_5044_p1;
wire   [9:0] select_ln266_fu_5064_p3;
wire   [17:0] add_ln703_9_fu_4830_p2;
wire   [11:0] tmp_60_fu_5085_p4;
wire   [27:0] shl_ln1118_30_fu_5077_p3;
wire   [5:0] trunc_ln851_31_fu_5105_p1;
wire   [9:0] p_Result_2_1_fu_5109_p3;
wire  signed [12:0] sext_ln850_31_fu_5095_p1;
wire   [0:0] icmp_ln851_1_fu_5117_p2;
wire   [12:0] add_ln700_31_fu_5123_p2;
wire   [0:0] icmp_ln850_31_fu_5099_p2;
wire   [12:0] select_ln851_1_fu_5129_p3;
wire   [12:0] select_ln850_31_fu_5137_p3;
wire   [0:0] tmp_100_fu_5149_p3;
wire   [11:0] trunc_ln265_2_fu_5145_p1;
wire   [11:0] select_ln265_1_fu_5157_p3;
wire   [1:0] tmp_101_fu_5169_p4;
wire   [0:0] icmp_ln266_1_fu_5179_p2;
wire   [9:0] trunc_ln265_3_fu_5165_p1;
wire   [9:0] select_ln266_1_fu_5185_p3;
wire   [17:0] add_ln703_14_fu_4860_p2;
wire   [11:0] tmp_62_fu_5206_p4;
wire   [27:0] shl_ln1118_31_fu_5198_p3;
wire   [5:0] trunc_ln851_32_fu_5226_p1;
wire   [9:0] p_Result_2_2_fu_5230_p3;
wire  signed [12:0] sext_ln850_32_fu_5216_p1;
wire   [0:0] icmp_ln851_2_fu_5238_p2;
wire   [12:0] add_ln700_32_fu_5244_p2;
wire   [0:0] icmp_ln850_32_fu_5220_p2;
wire   [12:0] select_ln851_2_fu_5250_p3;
wire   [12:0] select_ln850_32_fu_5258_p3;
wire   [0:0] tmp_102_fu_5270_p3;
wire   [11:0] trunc_ln265_4_fu_5266_p1;
wire   [11:0] select_ln265_2_fu_5278_p3;
wire   [1:0] tmp_103_fu_5290_p4;
wire   [0:0] icmp_ln266_2_fu_5300_p2;
wire   [9:0] trunc_ln265_5_fu_5286_p1;
wire   [9:0] select_ln266_2_fu_5306_p3;
wire   [17:0] add_ln703_19_fu_4890_p2;
wire   [11:0] tmp_64_fu_5327_p4;
wire   [27:0] shl_ln1118_32_fu_5319_p3;
wire   [5:0] trunc_ln851_33_fu_5347_p1;
wire   [9:0] p_Result_2_3_fu_5351_p3;
wire  signed [12:0] sext_ln850_33_fu_5337_p1;
wire   [0:0] icmp_ln851_3_fu_5359_p2;
wire   [12:0] add_ln700_33_fu_5365_p2;
wire   [0:0] icmp_ln850_33_fu_5341_p2;
wire   [12:0] select_ln851_3_fu_5371_p3;
wire   [12:0] select_ln850_33_fu_5379_p3;
wire   [0:0] tmp_104_fu_5391_p3;
wire   [11:0] trunc_ln265_6_fu_5387_p1;
wire   [11:0] select_ln265_3_fu_5399_p3;
wire   [1:0] tmp_105_fu_5411_p4;
wire   [0:0] icmp_ln266_3_fu_5421_p2;
wire   [9:0] trunc_ln265_7_fu_5407_p1;
wire   [9:0] select_ln266_3_fu_5427_p3;
wire   [17:0] add_ln703_24_fu_4920_p2;
wire   [11:0] tmp_66_fu_5448_p4;
wire   [27:0] shl_ln1118_33_fu_5440_p3;
wire   [5:0] trunc_ln851_34_fu_5468_p1;
wire   [9:0] p_Result_2_4_fu_5472_p3;
wire  signed [12:0] sext_ln850_34_fu_5458_p1;
wire   [0:0] icmp_ln851_4_fu_5480_p2;
wire   [12:0] add_ln700_34_fu_5486_p2;
wire   [0:0] icmp_ln850_34_fu_5462_p2;
wire   [12:0] select_ln851_4_fu_5492_p3;
wire   [12:0] select_ln850_34_fu_5500_p3;
wire   [0:0] tmp_106_fu_5512_p3;
wire   [11:0] trunc_ln265_8_fu_5508_p1;
wire   [11:0] select_ln265_4_fu_5520_p3;
wire   [1:0] tmp_107_fu_5532_p4;
wire   [0:0] icmp_ln266_4_fu_5542_p2;
wire   [9:0] trunc_ln265_9_fu_5528_p1;
wire   [9:0] select_ln266_4_fu_5548_p3;
wire   [17:0] add_ln703_29_fu_4950_p2;
wire   [11:0] tmp_68_fu_5569_p4;
wire   [27:0] shl_ln1118_34_fu_5561_p3;
wire   [5:0] trunc_ln851_35_fu_5589_p1;
wire   [9:0] p_Result_2_5_fu_5593_p3;
wire  signed [12:0] sext_ln850_35_fu_5579_p1;
wire   [0:0] icmp_ln851_5_fu_5601_p2;
wire   [12:0] add_ln700_35_fu_5607_p2;
wire   [0:0] icmp_ln850_35_fu_5583_p2;
wire   [12:0] select_ln851_5_fu_5613_p3;
wire   [12:0] select_ln850_35_fu_5621_p3;
wire   [0:0] tmp_108_fu_5633_p3;
wire   [11:0] trunc_ln265_10_fu_5629_p1;
wire   [11:0] select_ln265_5_fu_5641_p3;
wire   [1:0] tmp_109_fu_5653_p4;
wire   [0:0] icmp_ln266_5_fu_5663_p2;
wire   [9:0] trunc_ln265_11_fu_5649_p1;
wire   [9:0] select_ln266_5_fu_5669_p3;
wire   [28:0] shl_ln1_fu_5682_p3;
wire   [28:0] shl_ln728_1_fu_5694_p3;
wire   [28:0] shl_ln728_2_fu_5706_p3;
wire   [28:0] shl_ln728_3_fu_5718_p3;
wire   [28:0] shl_ln728_4_fu_5730_p3;
wire   [31:0] zext_ln728_4_fu_5738_p1;
wire   [31:0] zext_ln728_3_fu_5726_p1;
wire   [31:0] zext_ln728_2_fu_5714_p1;
wire   [31:0] zext_ln728_1_fu_5702_p1;
wire   [31:0] zext_ln728_fu_5690_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

softmax_exp_table3 #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table3_address0),
    .ce0(exp_table3_ce0),
    .q0(exp_table3_q0),
    .address1(exp_table3_address1),
    .ce1(exp_table3_ce1),
    .q1(exp_table3_q1),
    .address2(exp_table3_address2),
    .ce2(exp_table3_ce2),
    .q2(exp_table3_q2),
    .address3(exp_table3_address3),
    .ce3(exp_table3_ce3),
    .q3(exp_table3_q3),
    .address4(exp_table3_address4),
    .ce4(exp_table3_ce4),
    .q4(exp_table3_q4),
    .address5(exp_table3_address5),
    .ce5(exp_table3_ce5),
    .q5(exp_table3_q5),
    .address6(exp_table3_address6),
    .ce6(exp_table3_ce6),
    .q6(exp_table3_q6),
    .address7(exp_table3_address7),
    .ce7(exp_table3_ce7),
    .q7(exp_table3_q7),
    .address8(exp_table3_address8),
    .ce8(exp_table3_ce8),
    .q8(exp_table3_q8),
    .address9(exp_table3_address9),
    .ce9(exp_table3_ce9),
    .q9(exp_table3_q9),
    .address10(exp_table3_address10),
    .ce10(exp_table3_ce10),
    .q10(exp_table3_q10),
    .address11(exp_table3_address11),
    .ce11(exp_table3_ce11),
    .q11(exp_table3_q11),
    .address12(exp_table3_address12),
    .ce12(exp_table3_ce12),
    .q12(exp_table3_q12),
    .address13(exp_table3_address13),
    .ce13(exp_table3_ce13),
    .q13(exp_table3_q13),
    .address14(exp_table3_address14),
    .ce14(exp_table3_ce14),
    .q14(exp_table3_q14),
    .address15(exp_table3_address15),
    .ce15(exp_table3_ce15),
    .q15(exp_table3_q15),
    .address16(exp_table3_address16),
    .ce16(exp_table3_ce16),
    .q16(exp_table3_q16),
    .address17(exp_table3_address17),
    .ce17(exp_table3_ce17),
    .q17(exp_table3_q17),
    .address18(exp_table3_address18),
    .ce18(exp_table3_ce18),
    .q18(exp_table3_q18),
    .address19(exp_table3_address19),
    .ce19(exp_table3_ce19),
    .q19(exp_table3_q19),
    .address20(exp_table3_address20),
    .ce20(exp_table3_ce20),
    .q20(exp_table3_q20),
    .address21(exp_table3_address21),
    .ce21(exp_table3_ce21),
    .q21(exp_table3_q21),
    .address22(exp_table3_address22),
    .ce22(exp_table3_ce22),
    .q22(exp_table3_q22),
    .address23(exp_table3_address23),
    .ce23(exp_table3_ce23),
    .q23(exp_table3_q23),
    .address24(exp_table3_address24),
    .ce24(exp_table3_ce24),
    .q24(exp_table3_q24),
    .address25(exp_table3_address25),
    .ce25(exp_table3_ce25),
    .q25(exp_table3_q25),
    .address26(exp_table3_address26),
    .ce26(exp_table3_ce26),
    .q26(exp_table3_q26),
    .address27(exp_table3_address27),
    .ce27(exp_table3_ce27),
    .q27(exp_table3_q27),
    .address28(exp_table3_address28),
    .ce28(exp_table3_ce28),
    .q28(exp_table3_q28),
    .address29(exp_table3_address29),
    .ce29(exp_table3_ce29),
    .q29(exp_table3_q29)
);

softmax_invert_table4 #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table4_address0),
    .ce0(invert_table4_ce0),
    .q0(invert_table4_q0),
    .address1(invert_table4_address1),
    .ce1(invert_table4_ce1),
    .q1(invert_table4_q1),
    .address2(invert_table4_address2),
    .ce2(invert_table4_ce2),
    .q2(invert_table4_q2),
    .address3(invert_table4_address3),
    .ce3(invert_table4_ce3),
    .q3(invert_table4_q3),
    .address4(invert_table4_address4),
    .ce4(invert_table4_ce4),
    .q4(invert_table4_q4),
    .address5(invert_table4_address5),
    .ce5(invert_table4_ce5),
    .q5(invert_table4_q5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce0 = 1'b1;
    end else begin
        exp_table3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce1 = 1'b1;
    end else begin
        exp_table3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce10 = 1'b1;
    end else begin
        exp_table3_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce11 = 1'b1;
    end else begin
        exp_table3_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce12 = 1'b1;
    end else begin
        exp_table3_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce13 = 1'b1;
    end else begin
        exp_table3_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce14 = 1'b1;
    end else begin
        exp_table3_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce15 = 1'b1;
    end else begin
        exp_table3_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce16 = 1'b1;
    end else begin
        exp_table3_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce17 = 1'b1;
    end else begin
        exp_table3_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce18 = 1'b1;
    end else begin
        exp_table3_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce19 = 1'b1;
    end else begin
        exp_table3_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce2 = 1'b1;
    end else begin
        exp_table3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce20 = 1'b1;
    end else begin
        exp_table3_ce20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce21 = 1'b1;
    end else begin
        exp_table3_ce21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce22 = 1'b1;
    end else begin
        exp_table3_ce22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce23 = 1'b1;
    end else begin
        exp_table3_ce23 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce24 = 1'b1;
    end else begin
        exp_table3_ce24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce25 = 1'b1;
    end else begin
        exp_table3_ce25 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce26 = 1'b1;
    end else begin
        exp_table3_ce26 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce27 = 1'b1;
    end else begin
        exp_table3_ce27 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce28 = 1'b1;
    end else begin
        exp_table3_ce28 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce29 = 1'b1;
    end else begin
        exp_table3_ce29 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce3 = 1'b1;
    end else begin
        exp_table3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce4 = 1'b1;
    end else begin
        exp_table3_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce5 = 1'b1;
    end else begin
        exp_table3_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce6 = 1'b1;
    end else begin
        exp_table3_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce7 = 1'b1;
    end else begin
        exp_table3_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce8 = 1'b1;
    end else begin
        exp_table3_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce9 = 1'b1;
    end else begin
        exp_table3_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce0 = 1'b1;
    end else begin
        invert_table4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce1 = 1'b1;
    end else begin
        invert_table4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce2 = 1'b1;
    end else begin
        invert_table4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce3 = 1'b1;
    end else begin
        invert_table4_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce4 = 1'b1;
    end else begin
        invert_table4_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce5 = 1'b1;
    end else begin
        invert_table4_ce5 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln253_10_fu_2074_p2 = (16'd512 + select_ln850_10_fu_2062_p3);

assign add_ln253_11_fu_2213_p2 = (16'd512 + select_ln850_11_fu_2201_p3);

assign add_ln253_12_fu_2352_p2 = (16'd512 + select_ln850_12_fu_2340_p3);

assign add_ln253_13_fu_2491_p2 = (16'd512 + select_ln850_13_fu_2479_p3);

assign add_ln253_14_fu_2630_p2 = (16'd512 + select_ln850_14_fu_2618_p3);

assign add_ln253_15_fu_2769_p2 = (16'd512 + select_ln850_15_fu_2757_p3);

assign add_ln253_16_fu_2908_p2 = (16'd512 + select_ln850_16_fu_2896_p3);

assign add_ln253_17_fu_3047_p2 = (16'd512 + select_ln850_17_fu_3035_p3);

assign add_ln253_18_fu_3186_p2 = (16'd512 + select_ln850_18_fu_3174_p3);

assign add_ln253_19_fu_3325_p2 = (16'd512 + select_ln850_19_fu_3313_p3);

assign add_ln253_1_fu_811_p2 = (16'd512 + select_ln850_1_fu_799_p3);

assign add_ln253_20_fu_3464_p2 = (16'd512 + select_ln850_20_fu_3452_p3);

assign add_ln253_21_fu_3603_p2 = (16'd512 + select_ln850_21_fu_3591_p3);

assign add_ln253_22_fu_3742_p2 = (16'd512 + select_ln850_22_fu_3730_p3);

assign add_ln253_23_fu_3881_p2 = (16'd512 + select_ln850_23_fu_3869_p3);

assign add_ln253_24_fu_4020_p2 = (16'd512 + select_ln850_24_fu_4008_p3);

assign add_ln253_25_fu_4159_p2 = (16'd512 + select_ln850_25_fu_4147_p3);

assign add_ln253_26_fu_4298_p2 = (16'd512 + select_ln850_26_fu_4286_p3);

assign add_ln253_27_fu_4437_p2 = (16'd512 + select_ln850_27_fu_4425_p3);

assign add_ln253_28_fu_4576_p2 = (16'd512 + select_ln850_28_fu_4564_p3);

assign add_ln253_29_fu_4715_p2 = (16'd512 + select_ln850_29_fu_4703_p3);

assign add_ln253_2_fu_954_p2 = (16'd512 + select_ln850_2_fu_942_p3);

assign add_ln253_30_fu_674_p2 = (15'd512 + trunc_ln253_fu_664_p1);

assign add_ln253_31_fu_817_p2 = (15'd512 + trunc_ln253_1_fu_807_p1);

assign add_ln253_32_fu_960_p2 = (15'd512 + trunc_ln253_2_fu_950_p1);

assign add_ln253_33_fu_1103_p2 = (15'd512 + trunc_ln253_3_fu_1093_p1);

assign add_ln253_34_fu_1246_p2 = (15'd512 + trunc_ln253_4_fu_1236_p1);

assign add_ln253_35_fu_1385_p2 = (15'd512 + trunc_ln253_5_fu_1375_p1);

assign add_ln253_36_fu_1524_p2 = (15'd512 + trunc_ln253_6_fu_1514_p1);

assign add_ln253_37_fu_1663_p2 = (15'd512 + trunc_ln253_7_fu_1653_p1);

assign add_ln253_38_fu_1802_p2 = (15'd512 + trunc_ln253_8_fu_1792_p1);

assign add_ln253_39_fu_1941_p2 = (15'd512 + trunc_ln253_9_fu_1931_p1);

assign add_ln253_3_fu_1097_p2 = (16'd512 + select_ln850_3_fu_1085_p3);

assign add_ln253_40_fu_2080_p2 = (15'd512 + trunc_ln253_10_fu_2070_p1);

assign add_ln253_41_fu_2219_p2 = (15'd512 + trunc_ln253_11_fu_2209_p1);

assign add_ln253_42_fu_2358_p2 = (15'd512 + trunc_ln253_12_fu_2348_p1);

assign add_ln253_43_fu_2497_p2 = (15'd512 + trunc_ln253_13_fu_2487_p1);

assign add_ln253_44_fu_2636_p2 = (15'd512 + trunc_ln253_14_fu_2626_p1);

assign add_ln253_45_fu_2775_p2 = (15'd512 + trunc_ln253_15_fu_2765_p1);

assign add_ln253_46_fu_2914_p2 = (15'd512 + trunc_ln253_16_fu_2904_p1);

assign add_ln253_47_fu_3053_p2 = (15'd512 + trunc_ln253_17_fu_3043_p1);

assign add_ln253_48_fu_3192_p2 = (15'd512 + trunc_ln253_18_fu_3182_p1);

assign add_ln253_49_fu_3331_p2 = (15'd512 + trunc_ln253_19_fu_3321_p1);

assign add_ln253_4_fu_1240_p2 = (16'd512 + select_ln850_4_fu_1228_p3);

assign add_ln253_50_fu_3470_p2 = (15'd512 + trunc_ln253_20_fu_3460_p1);

assign add_ln253_51_fu_3609_p2 = (15'd512 + trunc_ln253_21_fu_3599_p1);

assign add_ln253_52_fu_3748_p2 = (15'd512 + trunc_ln253_22_fu_3738_p1);

assign add_ln253_53_fu_3887_p2 = (15'd512 + trunc_ln253_23_fu_3877_p1);

assign add_ln253_54_fu_4026_p2 = (15'd512 + trunc_ln253_24_fu_4016_p1);

assign add_ln253_55_fu_4165_p2 = (15'd512 + trunc_ln253_25_fu_4155_p1);

assign add_ln253_56_fu_4304_p2 = (15'd512 + trunc_ln253_26_fu_4294_p1);

assign add_ln253_57_fu_4443_p2 = (15'd512 + trunc_ln253_27_fu_4433_p1);

assign add_ln253_58_fu_4582_p2 = (15'd512 + trunc_ln253_28_fu_4572_p1);

assign add_ln253_59_fu_4721_p2 = (15'd512 + trunc_ln253_29_fu_4711_p1);

assign add_ln253_5_fu_1379_p2 = (16'd512 + select_ln850_5_fu_1367_p3);

assign add_ln253_6_fu_1518_p2 = (16'd512 + select_ln850_6_fu_1506_p3);

assign add_ln253_7_fu_1657_p2 = (16'd512 + select_ln850_7_fu_1645_p3);

assign add_ln253_8_fu_1796_p2 = (16'd512 + select_ln850_8_fu_1784_p3);

assign add_ln253_9_fu_1935_p2 = (16'd512 + select_ln850_9_fu_1923_p3);

assign add_ln253_fu_668_p2 = (16'd512 + select_ln850_fu_656_p3);

assign add_ln700_10_fu_2048_p2 = ($signed(16'd1) + $signed(sext_ln850_10_fu_2020_p1));

assign add_ln700_11_fu_2187_p2 = ($signed(16'd1) + $signed(sext_ln850_11_fu_2159_p1));

assign add_ln700_12_fu_2326_p2 = ($signed(16'd1) + $signed(sext_ln850_12_fu_2298_p1));

assign add_ln700_13_fu_2465_p2 = ($signed(16'd1) + $signed(sext_ln850_13_fu_2437_p1));

assign add_ln700_14_fu_2604_p2 = ($signed(16'd1) + $signed(sext_ln850_14_fu_2576_p1));

assign add_ln700_15_fu_2743_p2 = ($signed(16'd1) + $signed(sext_ln850_15_fu_2715_p1));

assign add_ln700_16_fu_2882_p2 = ($signed(16'd1) + $signed(sext_ln850_16_fu_2854_p1));

assign add_ln700_17_fu_3021_p2 = ($signed(16'd1) + $signed(sext_ln850_17_fu_2993_p1));

assign add_ln700_18_fu_3160_p2 = ($signed(16'd1) + $signed(sext_ln850_18_fu_3132_p1));

assign add_ln700_19_fu_3299_p2 = ($signed(16'd1) + $signed(sext_ln850_19_fu_3271_p1));

assign add_ln700_1_fu_785_p2 = ($signed(16'd1) + $signed(sext_ln850_1_fu_757_p1));

assign add_ln700_20_fu_3438_p2 = ($signed(16'd1) + $signed(sext_ln850_20_fu_3410_p1));

assign add_ln700_21_fu_3577_p2 = ($signed(16'd1) + $signed(sext_ln850_21_fu_3549_p1));

assign add_ln700_22_fu_3716_p2 = ($signed(16'd1) + $signed(sext_ln850_22_fu_3688_p1));

assign add_ln700_23_fu_3855_p2 = ($signed(16'd1) + $signed(sext_ln850_23_fu_3827_p1));

assign add_ln700_24_fu_3994_p2 = ($signed(16'd1) + $signed(sext_ln850_24_fu_3966_p1));

assign add_ln700_25_fu_4133_p2 = ($signed(16'd1) + $signed(sext_ln850_25_fu_4105_p1));

assign add_ln700_26_fu_4272_p2 = ($signed(16'd1) + $signed(sext_ln850_26_fu_4244_p1));

assign add_ln700_27_fu_4411_p2 = ($signed(16'd1) + $signed(sext_ln850_27_fu_4383_p1));

assign add_ln700_28_fu_4550_p2 = ($signed(16'd1) + $signed(sext_ln850_28_fu_4522_p1));

assign add_ln700_29_fu_4689_p2 = ($signed(16'd1) + $signed(sext_ln850_29_fu_4661_p1));

assign add_ln700_2_fu_928_p2 = ($signed(16'd1) + $signed(sext_ln850_2_fu_900_p1));

assign add_ln700_30_fu_5002_p2 = ($signed(13'd1) + $signed(sext_ln850_30_fu_4974_p1));

assign add_ln700_31_fu_5123_p2 = ($signed(13'd1) + $signed(sext_ln850_31_fu_5095_p1));

assign add_ln700_32_fu_5244_p2 = ($signed(13'd1) + $signed(sext_ln850_32_fu_5216_p1));

assign add_ln700_33_fu_5365_p2 = ($signed(13'd1) + $signed(sext_ln850_33_fu_5337_p1));

assign add_ln700_34_fu_5486_p2 = ($signed(13'd1) + $signed(sext_ln850_34_fu_5458_p1));

assign add_ln700_35_fu_5607_p2 = ($signed(13'd1) + $signed(sext_ln850_35_fu_5579_p1));

assign add_ln700_3_fu_1071_p2 = ($signed(16'd1) + $signed(sext_ln850_3_fu_1043_p1));

assign add_ln700_4_fu_1214_p2 = ($signed(16'd1) + $signed(sext_ln850_4_fu_1186_p1));

assign add_ln700_5_fu_1353_p2 = ($signed(16'd1) + $signed(sext_ln850_5_fu_1325_p1));

assign add_ln700_6_fu_1492_p2 = ($signed(16'd1) + $signed(sext_ln850_6_fu_1464_p1));

assign add_ln700_7_fu_1631_p2 = ($signed(16'd1) + $signed(sext_ln850_7_fu_1603_p1));

assign add_ln700_8_fu_1770_p2 = ($signed(16'd1) + $signed(sext_ln850_8_fu_1742_p1));

assign add_ln700_9_fu_1909_p2 = ($signed(16'd1) + $signed(sext_ln850_9_fu_1881_p1));

assign add_ln700_fu_642_p2 = ($signed(16'd1) + $signed(sext_ln850_fu_614_p1));

assign add_ln703_10_fu_4836_p2 = (exp_table3_q12 + exp_table3_q11);

assign add_ln703_11_fu_4842_p2 = (add_ln703_10_fu_4836_p2 + exp_table3_q13);

assign add_ln703_12_fu_4848_p2 = (18'd1024 + exp_table3_q14);

assign add_ln703_13_fu_4854_p2 = (add_ln703_12_fu_4848_p2 + exp_table3_q10);

assign add_ln703_14_fu_4860_p2 = (add_ln703_13_fu_4854_p2 + add_ln703_11_fu_4842_p2);

assign add_ln703_15_fu_4866_p2 = (exp_table3_q17 + exp_table3_q16);

assign add_ln703_16_fu_4872_p2 = (add_ln703_15_fu_4866_p2 + exp_table3_q18);

assign add_ln703_17_fu_4878_p2 = (18'd1024 + exp_table3_q19);

assign add_ln703_18_fu_4884_p2 = (add_ln703_17_fu_4878_p2 + exp_table3_q15);

assign add_ln703_19_fu_4890_p2 = (add_ln703_18_fu_4884_p2 + add_ln703_16_fu_4872_p2);

assign add_ln703_1_fu_4782_p2 = (add_ln703_fu_4776_p2 + exp_table3_q3);

assign add_ln703_20_fu_4896_p2 = (exp_table3_q22 + exp_table3_q21);

assign add_ln703_21_fu_4902_p2 = (add_ln703_20_fu_4896_p2 + exp_table3_q23);

assign add_ln703_22_fu_4908_p2 = (18'd1024 + exp_table3_q24);

assign add_ln703_23_fu_4914_p2 = (add_ln703_22_fu_4908_p2 + exp_table3_q20);

assign add_ln703_24_fu_4920_p2 = (add_ln703_23_fu_4914_p2 + add_ln703_21_fu_4902_p2);

assign add_ln703_25_fu_4926_p2 = (exp_table3_q29 + exp_table3_q27);

assign add_ln703_26_fu_4932_p2 = (add_ln703_25_fu_4926_p2 + exp_table3_q28);

assign add_ln703_27_fu_4938_p2 = (18'd1024 + exp_table3_q25);

assign add_ln703_28_fu_4944_p2 = (add_ln703_27_fu_4938_p2 + exp_table3_q26);

assign add_ln703_29_fu_4950_p2 = (add_ln703_28_fu_4944_p2 + add_ln703_26_fu_4932_p2);

assign add_ln703_2_fu_4788_p2 = (18'd1024 + exp_table3_q4);

assign add_ln703_3_fu_4794_p2 = (add_ln703_2_fu_4788_p2 + exp_table3_q0);

assign add_ln703_4_fu_4800_p2 = (add_ln703_3_fu_4794_p2 + add_ln703_1_fu_4782_p2);

assign add_ln703_5_fu_4806_p2 = (exp_table3_q7 + exp_table3_q6);

assign add_ln703_6_fu_4812_p2 = (add_ln703_5_fu_4806_p2 + exp_table3_q8);

assign add_ln703_7_fu_4818_p2 = (18'd1024 + exp_table3_q9);

assign add_ln703_8_fu_4824_p2 = (add_ln703_7_fu_4818_p2 + exp_table3_q5);

assign add_ln703_9_fu_4830_p2 = (add_ln703_8_fu_4824_p2 + add_ln703_6_fu_4812_p2);

assign add_ln703_fu_4776_p2 = (exp_table3_q2 + exp_table3_q1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{invert_table4_q5}, {14'd0}}, {zext_ln728_4_fu_5738_p1}}, {zext_ln728_3_fu_5726_p1}}, {zext_ln728_2_fu_5714_p1}}, {zext_ln728_1_fu_5702_p1}}, {zext_ln728_fu_5690_p1}};

assign exp_table3_address0 = zext_ln256_fu_724_p1;

assign exp_table3_address1 = zext_ln256_1_fu_867_p1;

assign exp_table3_address10 = zext_ln256_10_fu_2130_p1;

assign exp_table3_address11 = zext_ln256_11_fu_2269_p1;

assign exp_table3_address12 = zext_ln256_12_fu_2408_p1;

assign exp_table3_address13 = zext_ln256_13_fu_2547_p1;

assign exp_table3_address14 = zext_ln256_14_fu_2686_p1;

assign exp_table3_address15 = zext_ln256_15_fu_2825_p1;

assign exp_table3_address16 = zext_ln256_16_fu_2964_p1;

assign exp_table3_address17 = zext_ln256_17_fu_3103_p1;

assign exp_table3_address18 = zext_ln256_18_fu_3242_p1;

assign exp_table3_address19 = zext_ln256_19_fu_3381_p1;

assign exp_table3_address2 = zext_ln256_2_fu_1010_p1;

assign exp_table3_address20 = zext_ln256_20_fu_3520_p1;

assign exp_table3_address21 = zext_ln256_21_fu_3659_p1;

assign exp_table3_address22 = zext_ln256_22_fu_3798_p1;

assign exp_table3_address23 = zext_ln256_23_fu_3937_p1;

assign exp_table3_address24 = zext_ln256_24_fu_4076_p1;

assign exp_table3_address25 = zext_ln256_25_fu_4215_p1;

assign exp_table3_address26 = zext_ln256_26_fu_4354_p1;

assign exp_table3_address27 = zext_ln256_27_fu_4493_p1;

assign exp_table3_address28 = zext_ln256_28_fu_4632_p1;

assign exp_table3_address29 = zext_ln256_29_fu_4771_p1;

assign exp_table3_address3 = zext_ln256_3_fu_1153_p1;

assign exp_table3_address4 = zext_ln256_4_fu_1296_p1;

assign exp_table3_address5 = zext_ln256_5_fu_1435_p1;

assign exp_table3_address6 = zext_ln256_6_fu_1574_p1;

assign exp_table3_address7 = zext_ln256_7_fu_1713_p1;

assign exp_table3_address8 = zext_ln256_8_fu_1852_p1;

assign exp_table3_address9 = zext_ln256_9_fu_1991_p1;

assign icmp_ln255_10_fu_2116_p2 = ((tmp_45_fu_2106_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_11_fu_2255_p2 = ((tmp_49_fu_2245_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_12_fu_2394_p2 = ((tmp_53_fu_2384_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_13_fu_2533_p2 = ((tmp_57_fu_2523_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_14_fu_2672_p2 = ((tmp_61_fu_2662_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_15_fu_2811_p2 = ((tmp_65_fu_2801_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_16_fu_2950_p2 = ((tmp_69_fu_2940_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_17_fu_3089_p2 = ((tmp_73_fu_3079_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_18_fu_3228_p2 = ((tmp_75_fu_3218_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_19_fu_3367_p2 = ((tmp_77_fu_3357_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_1_fu_853_p2 = ((tmp_8_fu_843_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_20_fu_3506_p2 = ((tmp_79_fu_3496_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_21_fu_3645_p2 = ((tmp_81_fu_3635_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_22_fu_3784_p2 = ((tmp_83_fu_3774_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_23_fu_3923_p2 = ((tmp_85_fu_3913_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_24_fu_4062_p2 = ((tmp_87_fu_4052_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_25_fu_4201_p2 = ((tmp_89_fu_4191_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_26_fu_4340_p2 = ((tmp_91_fu_4330_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_27_fu_4479_p2 = ((tmp_93_fu_4469_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_28_fu_4618_p2 = ((tmp_95_fu_4608_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_29_fu_4757_p2 = ((tmp_97_fu_4747_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_2_fu_996_p2 = ((tmp_13_fu_986_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_3_fu_1139_p2 = ((tmp_17_fu_1129_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_4_fu_1282_p2 = ((tmp_21_fu_1272_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_5_fu_1421_p2 = ((tmp_25_fu_1411_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_6_fu_1560_p2 = ((tmp_29_fu_1550_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_7_fu_1699_p2 = ((tmp_33_fu_1689_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_8_fu_1838_p2 = ((tmp_37_fu_1828_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_9_fu_1977_p2 = ((tmp_41_fu_1967_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_710_p2 = ((tmp_4_fu_700_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_1_fu_5179_p2 = ((tmp_101_fu_5169_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_2_fu_5300_p2 = ((tmp_103_fu_5290_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_3_fu_5421_p2 = ((tmp_105_fu_5411_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_4_fu_5542_p2 = ((tmp_107_fu_5532_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_5_fu_5663_p2 = ((tmp_109_fu_5653_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_5058_p2 = ((tmp_99_fu_5048_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln850_10_fu_2024_p2 = (($signed(shl_ln1118_s_fu_2002_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_11_fu_2163_p2 = (($signed(shl_ln1118_10_fu_2141_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_12_fu_2302_p2 = (($signed(shl_ln1118_11_fu_2280_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_13_fu_2441_p2 = (($signed(shl_ln1118_12_fu_2419_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_14_fu_2580_p2 = (($signed(shl_ln1118_13_fu_2558_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_15_fu_2719_p2 = (($signed(shl_ln1118_14_fu_2697_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_16_fu_2858_p2 = (($signed(shl_ln1118_15_fu_2836_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_17_fu_2997_p2 = (($signed(shl_ln1118_16_fu_2975_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_18_fu_3136_p2 = (($signed(shl_ln1118_17_fu_3114_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_19_fu_3275_p2 = (($signed(shl_ln1118_18_fu_3253_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_1_fu_761_p2 = (($signed(shl_ln1118_1_fu_739_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_20_fu_3414_p2 = (($signed(shl_ln1118_19_fu_3392_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_21_fu_3553_p2 = (($signed(shl_ln1118_20_fu_3531_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_22_fu_3692_p2 = (($signed(shl_ln1118_21_fu_3670_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_23_fu_3831_p2 = (($signed(shl_ln1118_22_fu_3809_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_24_fu_3970_p2 = (($signed(shl_ln1118_23_fu_3948_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_25_fu_4109_p2 = (($signed(shl_ln1118_24_fu_4087_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_26_fu_4248_p2 = (($signed(shl_ln1118_25_fu_4226_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_27_fu_4387_p2 = (($signed(shl_ln1118_26_fu_4365_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_28_fu_4526_p2 = (($signed(shl_ln1118_27_fu_4504_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_29_fu_4665_p2 = (($signed(shl_ln1118_28_fu_4643_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_2_fu_904_p2 = (($signed(shl_ln1118_2_fu_882_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_30_fu_4978_p2 = (($signed(shl_ln1118_29_fu_4956_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_31_fu_5099_p2 = (($signed(shl_ln1118_30_fu_5077_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_32_fu_5220_p2 = (($signed(shl_ln1118_31_fu_5198_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_33_fu_5341_p2 = (($signed(shl_ln1118_32_fu_5319_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_34_fu_5462_p2 = (($signed(shl_ln1118_33_fu_5440_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_35_fu_5583_p2 = (($signed(shl_ln1118_34_fu_5561_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_3_fu_1047_p2 = (($signed(shl_ln1118_3_fu_1025_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_4_fu_1190_p2 = (($signed(shl_ln1118_4_fu_1168_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_5_fu_1329_p2 = (($signed(shl_ln1118_5_fu_1307_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_6_fu_1468_p2 = (($signed(shl_ln1118_6_fu_1446_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_7_fu_1607_p2 = (($signed(shl_ln1118_7_fu_1585_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_8_fu_1746_p2 = (($signed(shl_ln1118_8_fu_1724_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_9_fu_1885_p2 = (($signed(shl_ln1118_9_fu_1863_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_618_p2 = (($signed(shl_ln_fu_596_p3) < $signed(43'd8796093022193)) ? 1'b1 : 1'b0);

assign icmp_ln851_10_fu_1347_p2 = ((p_Result_5_1_fu_1339_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_11_fu_1486_p2 = ((p_Result_5_1_2_fu_1478_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_12_fu_1625_p2 = ((p_Result_5_1_3_fu_1617_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_13_fu_1764_p2 = ((p_Result_5_1_4_fu_1756_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_14_fu_1903_p2 = ((p_Result_5_1_5_fu_1895_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_15_fu_2042_p2 = ((p_Result_5_2_fu_2034_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_16_fu_2181_p2 = ((p_Result_5_2_1_fu_2173_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_17_fu_2320_p2 = ((p_Result_5_2_3_fu_2312_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_18_fu_2459_p2 = ((p_Result_5_2_4_fu_2451_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_19_fu_2598_p2 = ((p_Result_5_2_5_fu_2590_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_5117_p2 = ((p_Result_2_1_fu_5109_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_20_fu_2737_p2 = ((p_Result_5_3_fu_2729_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_21_fu_2876_p2 = ((p_Result_5_3_1_fu_2868_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_22_fu_3015_p2 = ((p_Result_5_3_2_fu_3007_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_23_fu_3154_p2 = ((p_Result_5_3_4_fu_3146_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_24_fu_3293_p2 = ((p_Result_5_3_5_fu_3285_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_25_fu_3432_p2 = ((p_Result_5_4_fu_3424_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_26_fu_3571_p2 = ((p_Result_5_4_1_fu_3563_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_27_fu_3710_p2 = ((p_Result_5_4_2_fu_3702_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_28_fu_3849_p2 = ((p_Result_5_4_3_fu_3841_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_29_fu_3988_p2 = ((p_Result_5_4_5_fu_3980_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_5238_p2 = ((p_Result_2_2_fu_5230_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_30_fu_4127_p2 = ((p_Result_5_5_fu_4119_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_31_fu_4266_p2 = ((p_Result_5_5_1_fu_4258_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_32_fu_4405_p2 = ((p_Result_5_5_2_fu_4397_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_33_fu_4544_p2 = ((p_Result_5_5_3_fu_4536_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_34_fu_4683_p2 = ((p_Result_5_5_4_fu_4675_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_35_fu_4996_p2 = ((p_Result_2_fu_4988_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_5359_p2 = ((p_Result_2_3_fu_5351_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_5480_p2 = ((p_Result_2_4_fu_5472_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_5601_p2 = ((p_Result_2_5_fu_5593_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_779_p2 = ((p_Result_5_0_2_fu_771_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_922_p2 = ((p_Result_5_0_3_fu_914_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_8_fu_1065_p2 = ((p_Result_5_0_4_fu_1057_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_9_fu_1208_p2 = ((p_Result_5_0_5_fu_1200_p3 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_636_p2 = ((p_Result_5_0_1_fu_628_p3 == 24'd0) ? 1'b1 : 1'b0);

assign invert_table4_address0 = zext_ln268_fu_5072_p1;

assign invert_table4_address1 = zext_ln268_1_fu_5193_p1;

assign invert_table4_address2 = zext_ln268_2_fu_5314_p1;

assign invert_table4_address3 = zext_ln268_3_fu_5435_p1;

assign invert_table4_address4 = zext_ln268_4_fu_5556_p1;

assign invert_table4_address5 = zext_ln268_5_fu_5677_p1;

assign p_Result_2_1_fu_5109_p3 = {{trunc_ln851_31_fu_5105_p1}, {4'd0}};

assign p_Result_2_2_fu_5230_p3 = {{trunc_ln851_32_fu_5226_p1}, {4'd0}};

assign p_Result_2_3_fu_5351_p3 = {{trunc_ln851_33_fu_5347_p1}, {4'd0}};

assign p_Result_2_4_fu_5472_p3 = {{trunc_ln851_34_fu_5468_p1}, {4'd0}};

assign p_Result_2_5_fu_5593_p3 = {{trunc_ln851_35_fu_5589_p1}, {4'd0}};

assign p_Result_2_fu_4988_p3 = {{trunc_ln851_30_fu_4984_p1}, {4'd0}};

assign p_Result_5_0_1_fu_628_p3 = {{trunc_ln851_fu_624_p1}, {6'd0}};

assign p_Result_5_0_2_fu_771_p3 = {{trunc_ln851_1_fu_767_p1}, {6'd0}};

assign p_Result_5_0_3_fu_914_p3 = {{trunc_ln851_2_fu_910_p1}, {6'd0}};

assign p_Result_5_0_4_fu_1057_p3 = {{trunc_ln851_3_fu_1053_p1}, {6'd0}};

assign p_Result_5_0_5_fu_1200_p3 = {{trunc_ln851_4_fu_1196_p1}, {6'd0}};

assign p_Result_5_1_2_fu_1478_p3 = {{trunc_ln851_6_fu_1474_p1}, {6'd0}};

assign p_Result_5_1_3_fu_1617_p3 = {{trunc_ln851_7_fu_1613_p1}, {6'd0}};

assign p_Result_5_1_4_fu_1756_p3 = {{trunc_ln851_8_fu_1752_p1}, {6'd0}};

assign p_Result_5_1_5_fu_1895_p3 = {{trunc_ln851_9_fu_1891_p1}, {6'd0}};

assign p_Result_5_1_fu_1339_p3 = {{trunc_ln851_5_fu_1335_p1}, {6'd0}};

assign p_Result_5_2_1_fu_2173_p3 = {{trunc_ln851_11_fu_2169_p1}, {6'd0}};

assign p_Result_5_2_3_fu_2312_p3 = {{trunc_ln851_12_fu_2308_p1}, {6'd0}};

assign p_Result_5_2_4_fu_2451_p3 = {{trunc_ln851_13_fu_2447_p1}, {6'd0}};

assign p_Result_5_2_5_fu_2590_p3 = {{trunc_ln851_14_fu_2586_p1}, {6'd0}};

assign p_Result_5_2_fu_2034_p3 = {{trunc_ln851_10_fu_2030_p1}, {6'd0}};

assign p_Result_5_3_1_fu_2868_p3 = {{trunc_ln851_16_fu_2864_p1}, {6'd0}};

assign p_Result_5_3_2_fu_3007_p3 = {{trunc_ln851_17_fu_3003_p1}, {6'd0}};

assign p_Result_5_3_4_fu_3146_p3 = {{trunc_ln851_18_fu_3142_p1}, {6'd0}};

assign p_Result_5_3_5_fu_3285_p3 = {{trunc_ln851_19_fu_3281_p1}, {6'd0}};

assign p_Result_5_3_fu_2729_p3 = {{trunc_ln851_15_fu_2725_p1}, {6'd0}};

assign p_Result_5_4_1_fu_3563_p3 = {{trunc_ln851_21_fu_3559_p1}, {6'd0}};

assign p_Result_5_4_2_fu_3702_p3 = {{trunc_ln851_22_fu_3698_p1}, {6'd0}};

assign p_Result_5_4_3_fu_3841_p3 = {{trunc_ln851_23_fu_3837_p1}, {6'd0}};

assign p_Result_5_4_5_fu_3980_p3 = {{trunc_ln851_24_fu_3976_p1}, {6'd0}};

assign p_Result_5_4_fu_3424_p3 = {{trunc_ln851_20_fu_3420_p1}, {6'd0}};

assign p_Result_5_5_1_fu_4258_p3 = {{trunc_ln851_26_fu_4254_p1}, {6'd0}};

assign p_Result_5_5_2_fu_4397_p3 = {{trunc_ln851_27_fu_4393_p1}, {6'd0}};

assign p_Result_5_5_3_fu_4536_p3 = {{trunc_ln851_28_fu_4532_p1}, {6'd0}};

assign p_Result_5_5_4_fu_4675_p3 = {{trunc_ln851_29_fu_4671_p1}, {6'd0}};

assign p_Result_5_5_fu_4119_p3 = {{trunc_ln851_25_fu_4115_p1}, {6'd0}};

assign select_ln254_10_fu_2094_p3 = ((tmp_43_fu_2086_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_40_fu_2080_p2);

assign select_ln254_11_fu_2233_p3 = ((tmp_47_fu_2225_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_41_fu_2219_p2);

assign select_ln254_12_fu_2372_p3 = ((tmp_51_fu_2364_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_42_fu_2358_p2);

assign select_ln254_13_fu_2511_p3 = ((tmp_55_fu_2503_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_43_fu_2497_p2);

assign select_ln254_14_fu_2650_p3 = ((tmp_59_fu_2642_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_44_fu_2636_p2);

assign select_ln254_15_fu_2789_p3 = ((tmp_63_fu_2781_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_45_fu_2775_p2);

assign select_ln254_16_fu_2928_p3 = ((tmp_67_fu_2920_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_46_fu_2914_p2);

assign select_ln254_17_fu_3067_p3 = ((tmp_71_fu_3059_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_47_fu_3053_p2);

assign select_ln254_18_fu_3206_p3 = ((tmp_74_fu_3198_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_48_fu_3192_p2);

assign select_ln254_19_fu_3345_p3 = ((tmp_76_fu_3337_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_49_fu_3331_p2);

assign select_ln254_1_fu_831_p3 = ((tmp_6_fu_823_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_31_fu_817_p2);

assign select_ln254_20_fu_3484_p3 = ((tmp_78_fu_3476_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_50_fu_3470_p2);

assign select_ln254_21_fu_3623_p3 = ((tmp_80_fu_3615_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_51_fu_3609_p2);

assign select_ln254_22_fu_3762_p3 = ((tmp_82_fu_3754_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_52_fu_3748_p2);

assign select_ln254_23_fu_3901_p3 = ((tmp_84_fu_3893_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_53_fu_3887_p2);

assign select_ln254_24_fu_4040_p3 = ((tmp_86_fu_4032_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_54_fu_4026_p2);

assign select_ln254_25_fu_4179_p3 = ((tmp_88_fu_4171_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_55_fu_4165_p2);

assign select_ln254_26_fu_4318_p3 = ((tmp_90_fu_4310_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_56_fu_4304_p2);

assign select_ln254_27_fu_4457_p3 = ((tmp_92_fu_4449_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_57_fu_4443_p2);

assign select_ln254_28_fu_4596_p3 = ((tmp_94_fu_4588_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_58_fu_4582_p2);

assign select_ln254_29_fu_4735_p3 = ((tmp_96_fu_4727_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_59_fu_4721_p2);

assign select_ln254_2_fu_974_p3 = ((tmp_11_fu_966_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_32_fu_960_p2);

assign select_ln254_3_fu_1117_p3 = ((tmp_15_fu_1109_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_33_fu_1103_p2);

assign select_ln254_4_fu_1260_p3 = ((tmp_19_fu_1252_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_34_fu_1246_p2);

assign select_ln254_5_fu_1399_p3 = ((tmp_23_fu_1391_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_35_fu_1385_p2);

assign select_ln254_6_fu_1538_p3 = ((tmp_27_fu_1530_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_36_fu_1524_p2);

assign select_ln254_7_fu_1677_p3 = ((tmp_31_fu_1669_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_37_fu_1663_p2);

assign select_ln254_8_fu_1816_p3 = ((tmp_35_fu_1808_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_38_fu_1802_p2);

assign select_ln254_9_fu_1955_p3 = ((tmp_39_fu_1947_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_39_fu_1941_p2);

assign select_ln254_fu_688_p3 = ((tmp_2_fu_680_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_30_fu_674_p2);

assign select_ln255_10_fu_2122_p3 = ((icmp_ln255_10_fu_2116_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_10_fu_2102_p1);

assign select_ln255_11_fu_2261_p3 = ((icmp_ln255_11_fu_2255_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_11_fu_2241_p1);

assign select_ln255_12_fu_2400_p3 = ((icmp_ln255_12_fu_2394_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_12_fu_2380_p1);

assign select_ln255_13_fu_2539_p3 = ((icmp_ln255_13_fu_2533_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_13_fu_2519_p1);

assign select_ln255_14_fu_2678_p3 = ((icmp_ln255_14_fu_2672_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_14_fu_2658_p1);

assign select_ln255_15_fu_2817_p3 = ((icmp_ln255_15_fu_2811_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_15_fu_2797_p1);

assign select_ln255_16_fu_2956_p3 = ((icmp_ln255_16_fu_2950_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_16_fu_2936_p1);

assign select_ln255_17_fu_3095_p3 = ((icmp_ln255_17_fu_3089_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_17_fu_3075_p1);

assign select_ln255_18_fu_3234_p3 = ((icmp_ln255_18_fu_3228_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_18_fu_3214_p1);

assign select_ln255_19_fu_3373_p3 = ((icmp_ln255_19_fu_3367_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_19_fu_3353_p1);

assign select_ln255_1_fu_859_p3 = ((icmp_ln255_1_fu_853_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_1_fu_839_p1);

assign select_ln255_20_fu_3512_p3 = ((icmp_ln255_20_fu_3506_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_20_fu_3492_p1);

assign select_ln255_21_fu_3651_p3 = ((icmp_ln255_21_fu_3645_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_21_fu_3631_p1);

assign select_ln255_22_fu_3790_p3 = ((icmp_ln255_22_fu_3784_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_22_fu_3770_p1);

assign select_ln255_23_fu_3929_p3 = ((icmp_ln255_23_fu_3923_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_23_fu_3909_p1);

assign select_ln255_24_fu_4068_p3 = ((icmp_ln255_24_fu_4062_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_24_fu_4048_p1);

assign select_ln255_25_fu_4207_p3 = ((icmp_ln255_25_fu_4201_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_25_fu_4187_p1);

assign select_ln255_26_fu_4346_p3 = ((icmp_ln255_26_fu_4340_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_26_fu_4326_p1);

assign select_ln255_27_fu_4485_p3 = ((icmp_ln255_27_fu_4479_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_27_fu_4465_p1);

assign select_ln255_28_fu_4624_p3 = ((icmp_ln255_28_fu_4618_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_28_fu_4604_p1);

assign select_ln255_29_fu_4763_p3 = ((icmp_ln255_29_fu_4757_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_29_fu_4743_p1);

assign select_ln255_2_fu_1002_p3 = ((icmp_ln255_2_fu_996_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_2_fu_982_p1);

assign select_ln255_3_fu_1145_p3 = ((icmp_ln255_3_fu_1139_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_3_fu_1125_p1);

assign select_ln255_4_fu_1288_p3 = ((icmp_ln255_4_fu_1282_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_4_fu_1268_p1);

assign select_ln255_5_fu_1427_p3 = ((icmp_ln255_5_fu_1421_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_5_fu_1407_p1);

assign select_ln255_6_fu_1566_p3 = ((icmp_ln255_6_fu_1560_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_6_fu_1546_p1);

assign select_ln255_7_fu_1705_p3 = ((icmp_ln255_7_fu_1699_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_7_fu_1685_p1);

assign select_ln255_8_fu_1844_p3 = ((icmp_ln255_8_fu_1838_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_8_fu_1824_p1);

assign select_ln255_9_fu_1983_p3 = ((icmp_ln255_9_fu_1977_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_9_fu_1963_p1);

assign select_ln255_fu_716_p3 = ((icmp_ln255_fu_710_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_fu_696_p1);

assign select_ln265_1_fu_5157_p3 = ((tmp_100_fu_5149_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_2_fu_5145_p1);

assign select_ln265_2_fu_5278_p3 = ((tmp_102_fu_5270_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_4_fu_5266_p1);

assign select_ln265_3_fu_5399_p3 = ((tmp_104_fu_5391_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_6_fu_5387_p1);

assign select_ln265_4_fu_5520_p3 = ((tmp_106_fu_5512_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_8_fu_5508_p1);

assign select_ln265_5_fu_5641_p3 = ((tmp_108_fu_5633_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_10_fu_5629_p1);

assign select_ln265_fu_5036_p3 = ((tmp_98_fu_5028_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_fu_5024_p1);

assign select_ln266_1_fu_5185_p3 = ((icmp_ln266_1_fu_5179_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_3_fu_5165_p1);

assign select_ln266_2_fu_5306_p3 = ((icmp_ln266_2_fu_5300_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_5_fu_5286_p1);

assign select_ln266_3_fu_5427_p3 = ((icmp_ln266_3_fu_5421_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_7_fu_5407_p1);

assign select_ln266_4_fu_5548_p3 = ((icmp_ln266_4_fu_5542_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_9_fu_5528_p1);

assign select_ln266_5_fu_5669_p3 = ((icmp_ln266_5_fu_5663_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_11_fu_5649_p1);

assign select_ln266_fu_5064_p3 = ((icmp_ln266_fu_5058_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_1_fu_5044_p1);

assign select_ln850_10_fu_2062_p3 = ((icmp_ln850_10_fu_2024_p2[0:0] === 1'b1) ? select_ln851_15_fu_2054_p3 : sext_ln850_10_fu_2020_p1);

assign select_ln850_11_fu_2201_p3 = ((icmp_ln850_11_fu_2163_p2[0:0] === 1'b1) ? select_ln851_16_fu_2193_p3 : sext_ln850_11_fu_2159_p1);

assign select_ln850_12_fu_2340_p3 = ((icmp_ln850_12_fu_2302_p2[0:0] === 1'b1) ? select_ln851_17_fu_2332_p3 : sext_ln850_12_fu_2298_p1);

assign select_ln850_13_fu_2479_p3 = ((icmp_ln850_13_fu_2441_p2[0:0] === 1'b1) ? select_ln851_18_fu_2471_p3 : sext_ln850_13_fu_2437_p1);

assign select_ln850_14_fu_2618_p3 = ((icmp_ln850_14_fu_2580_p2[0:0] === 1'b1) ? select_ln851_19_fu_2610_p3 : sext_ln850_14_fu_2576_p1);

assign select_ln850_15_fu_2757_p3 = ((icmp_ln850_15_fu_2719_p2[0:0] === 1'b1) ? select_ln851_20_fu_2749_p3 : sext_ln850_15_fu_2715_p1);

assign select_ln850_16_fu_2896_p3 = ((icmp_ln850_16_fu_2858_p2[0:0] === 1'b1) ? select_ln851_21_fu_2888_p3 : sext_ln850_16_fu_2854_p1);

assign select_ln850_17_fu_3035_p3 = ((icmp_ln850_17_fu_2997_p2[0:0] === 1'b1) ? select_ln851_22_fu_3027_p3 : sext_ln850_17_fu_2993_p1);

assign select_ln850_18_fu_3174_p3 = ((icmp_ln850_18_fu_3136_p2[0:0] === 1'b1) ? select_ln851_23_fu_3166_p3 : sext_ln850_18_fu_3132_p1);

assign select_ln850_19_fu_3313_p3 = ((icmp_ln850_19_fu_3275_p2[0:0] === 1'b1) ? select_ln851_24_fu_3305_p3 : sext_ln850_19_fu_3271_p1);

assign select_ln850_1_fu_799_p3 = ((icmp_ln850_1_fu_761_p2[0:0] === 1'b1) ? select_ln851_6_fu_791_p3 : sext_ln850_1_fu_757_p1);

assign select_ln850_20_fu_3452_p3 = ((icmp_ln850_20_fu_3414_p2[0:0] === 1'b1) ? select_ln851_25_fu_3444_p3 : sext_ln850_20_fu_3410_p1);

assign select_ln850_21_fu_3591_p3 = ((icmp_ln850_21_fu_3553_p2[0:0] === 1'b1) ? select_ln851_26_fu_3583_p3 : sext_ln850_21_fu_3549_p1);

assign select_ln850_22_fu_3730_p3 = ((icmp_ln850_22_fu_3692_p2[0:0] === 1'b1) ? select_ln851_27_fu_3722_p3 : sext_ln850_22_fu_3688_p1);

assign select_ln850_23_fu_3869_p3 = ((icmp_ln850_23_fu_3831_p2[0:0] === 1'b1) ? select_ln851_28_fu_3861_p3 : sext_ln850_23_fu_3827_p1);

assign select_ln850_24_fu_4008_p3 = ((icmp_ln850_24_fu_3970_p2[0:0] === 1'b1) ? select_ln851_29_fu_4000_p3 : sext_ln850_24_fu_3966_p1);

assign select_ln850_25_fu_4147_p3 = ((icmp_ln850_25_fu_4109_p2[0:0] === 1'b1) ? select_ln851_30_fu_4139_p3 : sext_ln850_25_fu_4105_p1);

assign select_ln850_26_fu_4286_p3 = ((icmp_ln850_26_fu_4248_p2[0:0] === 1'b1) ? select_ln851_31_fu_4278_p3 : sext_ln850_26_fu_4244_p1);

assign select_ln850_27_fu_4425_p3 = ((icmp_ln850_27_fu_4387_p2[0:0] === 1'b1) ? select_ln851_32_fu_4417_p3 : sext_ln850_27_fu_4383_p1);

assign select_ln850_28_fu_4564_p3 = ((icmp_ln850_28_fu_4526_p2[0:0] === 1'b1) ? select_ln851_33_fu_4556_p3 : sext_ln850_28_fu_4522_p1);

assign select_ln850_29_fu_4703_p3 = ((icmp_ln850_29_fu_4665_p2[0:0] === 1'b1) ? select_ln851_34_fu_4695_p3 : sext_ln850_29_fu_4661_p1);

assign select_ln850_2_fu_942_p3 = ((icmp_ln850_2_fu_904_p2[0:0] === 1'b1) ? select_ln851_7_fu_934_p3 : sext_ln850_2_fu_900_p1);

assign select_ln850_30_fu_5016_p3 = ((icmp_ln850_30_fu_4978_p2[0:0] === 1'b1) ? select_ln851_35_fu_5008_p3 : sext_ln850_30_fu_4974_p1);

assign select_ln850_31_fu_5137_p3 = ((icmp_ln850_31_fu_5099_p2[0:0] === 1'b1) ? select_ln851_1_fu_5129_p3 : sext_ln850_31_fu_5095_p1);

assign select_ln850_32_fu_5258_p3 = ((icmp_ln850_32_fu_5220_p2[0:0] === 1'b1) ? select_ln851_2_fu_5250_p3 : sext_ln850_32_fu_5216_p1);

assign select_ln850_33_fu_5379_p3 = ((icmp_ln850_33_fu_5341_p2[0:0] === 1'b1) ? select_ln851_3_fu_5371_p3 : sext_ln850_33_fu_5337_p1);

assign select_ln850_34_fu_5500_p3 = ((icmp_ln850_34_fu_5462_p2[0:0] === 1'b1) ? select_ln851_4_fu_5492_p3 : sext_ln850_34_fu_5458_p1);

assign select_ln850_35_fu_5621_p3 = ((icmp_ln850_35_fu_5583_p2[0:0] === 1'b1) ? select_ln851_5_fu_5613_p3 : sext_ln850_35_fu_5579_p1);

assign select_ln850_3_fu_1085_p3 = ((icmp_ln850_3_fu_1047_p2[0:0] === 1'b1) ? select_ln851_8_fu_1077_p3 : sext_ln850_3_fu_1043_p1);

assign select_ln850_4_fu_1228_p3 = ((icmp_ln850_4_fu_1190_p2[0:0] === 1'b1) ? select_ln851_9_fu_1220_p3 : sext_ln850_4_fu_1186_p1);

assign select_ln850_5_fu_1367_p3 = ((icmp_ln850_5_fu_1329_p2[0:0] === 1'b1) ? select_ln851_10_fu_1359_p3 : sext_ln850_5_fu_1325_p1);

assign select_ln850_6_fu_1506_p3 = ((icmp_ln850_6_fu_1468_p2[0:0] === 1'b1) ? select_ln851_11_fu_1498_p3 : sext_ln850_6_fu_1464_p1);

assign select_ln850_7_fu_1645_p3 = ((icmp_ln850_7_fu_1607_p2[0:0] === 1'b1) ? select_ln851_12_fu_1637_p3 : sext_ln850_7_fu_1603_p1);

assign select_ln850_8_fu_1784_p3 = ((icmp_ln850_8_fu_1746_p2[0:0] === 1'b1) ? select_ln851_13_fu_1776_p3 : sext_ln850_8_fu_1742_p1);

assign select_ln850_9_fu_1923_p3 = ((icmp_ln850_9_fu_1885_p2[0:0] === 1'b1) ? select_ln851_14_fu_1915_p3 : sext_ln850_9_fu_1881_p1);

assign select_ln850_fu_656_p3 = ((icmp_ln850_fu_618_p2[0:0] === 1'b1) ? select_ln851_fu_648_p3 : sext_ln850_fu_614_p1);

assign select_ln851_10_fu_1359_p3 = ((icmp_ln851_10_fu_1347_p2[0:0] === 1'b1) ? sext_ln850_5_fu_1325_p1 : add_ln700_5_fu_1353_p2);

assign select_ln851_11_fu_1498_p3 = ((icmp_ln851_11_fu_1486_p2[0:0] === 1'b1) ? sext_ln850_6_fu_1464_p1 : add_ln700_6_fu_1492_p2);

assign select_ln851_12_fu_1637_p3 = ((icmp_ln851_12_fu_1625_p2[0:0] === 1'b1) ? sext_ln850_7_fu_1603_p1 : add_ln700_7_fu_1631_p2);

assign select_ln851_13_fu_1776_p3 = ((icmp_ln851_13_fu_1764_p2[0:0] === 1'b1) ? sext_ln850_8_fu_1742_p1 : add_ln700_8_fu_1770_p2);

assign select_ln851_14_fu_1915_p3 = ((icmp_ln851_14_fu_1903_p2[0:0] === 1'b1) ? sext_ln850_9_fu_1881_p1 : add_ln700_9_fu_1909_p2);

assign select_ln851_15_fu_2054_p3 = ((icmp_ln851_15_fu_2042_p2[0:0] === 1'b1) ? sext_ln850_10_fu_2020_p1 : add_ln700_10_fu_2048_p2);

assign select_ln851_16_fu_2193_p3 = ((icmp_ln851_16_fu_2181_p2[0:0] === 1'b1) ? sext_ln850_11_fu_2159_p1 : add_ln700_11_fu_2187_p2);

assign select_ln851_17_fu_2332_p3 = ((icmp_ln851_17_fu_2320_p2[0:0] === 1'b1) ? sext_ln850_12_fu_2298_p1 : add_ln700_12_fu_2326_p2);

assign select_ln851_18_fu_2471_p3 = ((icmp_ln851_18_fu_2459_p2[0:0] === 1'b1) ? sext_ln850_13_fu_2437_p1 : add_ln700_13_fu_2465_p2);

assign select_ln851_19_fu_2610_p3 = ((icmp_ln851_19_fu_2598_p2[0:0] === 1'b1) ? sext_ln850_14_fu_2576_p1 : add_ln700_14_fu_2604_p2);

assign select_ln851_1_fu_5129_p3 = ((icmp_ln851_1_fu_5117_p2[0:0] === 1'b1) ? sext_ln850_31_fu_5095_p1 : add_ln700_31_fu_5123_p2);

assign select_ln851_20_fu_2749_p3 = ((icmp_ln851_20_fu_2737_p2[0:0] === 1'b1) ? sext_ln850_15_fu_2715_p1 : add_ln700_15_fu_2743_p2);

assign select_ln851_21_fu_2888_p3 = ((icmp_ln851_21_fu_2876_p2[0:0] === 1'b1) ? sext_ln850_16_fu_2854_p1 : add_ln700_16_fu_2882_p2);

assign select_ln851_22_fu_3027_p3 = ((icmp_ln851_22_fu_3015_p2[0:0] === 1'b1) ? sext_ln850_17_fu_2993_p1 : add_ln700_17_fu_3021_p2);

assign select_ln851_23_fu_3166_p3 = ((icmp_ln851_23_fu_3154_p2[0:0] === 1'b1) ? sext_ln850_18_fu_3132_p1 : add_ln700_18_fu_3160_p2);

assign select_ln851_24_fu_3305_p3 = ((icmp_ln851_24_fu_3293_p2[0:0] === 1'b1) ? sext_ln850_19_fu_3271_p1 : add_ln700_19_fu_3299_p2);

assign select_ln851_25_fu_3444_p3 = ((icmp_ln851_25_fu_3432_p2[0:0] === 1'b1) ? sext_ln850_20_fu_3410_p1 : add_ln700_20_fu_3438_p2);

assign select_ln851_26_fu_3583_p3 = ((icmp_ln851_26_fu_3571_p2[0:0] === 1'b1) ? sext_ln850_21_fu_3549_p1 : add_ln700_21_fu_3577_p2);

assign select_ln851_27_fu_3722_p3 = ((icmp_ln851_27_fu_3710_p2[0:0] === 1'b1) ? sext_ln850_22_fu_3688_p1 : add_ln700_22_fu_3716_p2);

assign select_ln851_28_fu_3861_p3 = ((icmp_ln851_28_fu_3849_p2[0:0] === 1'b1) ? sext_ln850_23_fu_3827_p1 : add_ln700_23_fu_3855_p2);

assign select_ln851_29_fu_4000_p3 = ((icmp_ln851_29_fu_3988_p2[0:0] === 1'b1) ? sext_ln850_24_fu_3966_p1 : add_ln700_24_fu_3994_p2);

assign select_ln851_2_fu_5250_p3 = ((icmp_ln851_2_fu_5238_p2[0:0] === 1'b1) ? sext_ln850_32_fu_5216_p1 : add_ln700_32_fu_5244_p2);

assign select_ln851_30_fu_4139_p3 = ((icmp_ln851_30_fu_4127_p2[0:0] === 1'b1) ? sext_ln850_25_fu_4105_p1 : add_ln700_25_fu_4133_p2);

assign select_ln851_31_fu_4278_p3 = ((icmp_ln851_31_fu_4266_p2[0:0] === 1'b1) ? sext_ln850_26_fu_4244_p1 : add_ln700_26_fu_4272_p2);

assign select_ln851_32_fu_4417_p3 = ((icmp_ln851_32_fu_4405_p2[0:0] === 1'b1) ? sext_ln850_27_fu_4383_p1 : add_ln700_27_fu_4411_p2);

assign select_ln851_33_fu_4556_p3 = ((icmp_ln851_33_fu_4544_p2[0:0] === 1'b1) ? sext_ln850_28_fu_4522_p1 : add_ln700_28_fu_4550_p2);

assign select_ln851_34_fu_4695_p3 = ((icmp_ln851_34_fu_4683_p2[0:0] === 1'b1) ? sext_ln850_29_fu_4661_p1 : add_ln700_29_fu_4689_p2);

assign select_ln851_35_fu_5008_p3 = ((icmp_ln851_35_fu_4996_p2[0:0] === 1'b1) ? sext_ln850_30_fu_4974_p1 : add_ln700_30_fu_5002_p2);

assign select_ln851_3_fu_5371_p3 = ((icmp_ln851_3_fu_5359_p2[0:0] === 1'b1) ? sext_ln850_33_fu_5337_p1 : add_ln700_33_fu_5365_p2);

assign select_ln851_4_fu_5492_p3 = ((icmp_ln851_4_fu_5480_p2[0:0] === 1'b1) ? sext_ln850_34_fu_5458_p1 : add_ln700_34_fu_5486_p2);

assign select_ln851_5_fu_5613_p3 = ((icmp_ln851_5_fu_5601_p2[0:0] === 1'b1) ? sext_ln850_35_fu_5579_p1 : add_ln700_35_fu_5607_p2);

assign select_ln851_6_fu_791_p3 = ((icmp_ln851_6_fu_779_p2[0:0] === 1'b1) ? sext_ln850_1_fu_757_p1 : add_ln700_1_fu_785_p2);

assign select_ln851_7_fu_934_p3 = ((icmp_ln851_7_fu_922_p2[0:0] === 1'b1) ? sext_ln850_2_fu_900_p1 : add_ln700_2_fu_928_p2);

assign select_ln851_8_fu_1077_p3 = ((icmp_ln851_8_fu_1065_p2[0:0] === 1'b1) ? sext_ln850_3_fu_1043_p1 : add_ln700_3_fu_1071_p2);

assign select_ln851_9_fu_1220_p3 = ((icmp_ln851_9_fu_1208_p2[0:0] === 1'b1) ? sext_ln850_4_fu_1186_p1 : add_ln700_4_fu_1214_p2);

assign select_ln851_fu_648_p3 = ((icmp_ln851_fu_636_p2[0:0] === 1'b1) ? sext_ln850_fu_614_p1 : add_ln700_fu_642_p2);

assign sext_ln703_1_fu_586_p1 = $signed(data_1_V_read);

assign sext_ln703_2_fu_729_p1 = $signed(data_2_V_read);

assign sext_ln703_3_fu_872_p1 = $signed(data_3_V_read);

assign sext_ln703_4_fu_1015_p1 = $signed(data_4_V_read);

assign sext_ln703_5_fu_1158_p1 = $signed(data_5_V_read);

assign sext_ln703_fu_582_p1 = $signed(data_0_V_read);

assign sext_ln850_10_fu_2020_p1 = $signed(tmp_18_fu_2010_p4);

assign sext_ln850_11_fu_2159_p1 = $signed(tmp_20_fu_2149_p4);

assign sext_ln850_12_fu_2298_p1 = $signed(tmp_22_fu_2288_p4);

assign sext_ln850_13_fu_2437_p1 = $signed(tmp_24_fu_2427_p4);

assign sext_ln850_14_fu_2576_p1 = $signed(tmp_26_fu_2566_p4);

assign sext_ln850_15_fu_2715_p1 = $signed(tmp_28_fu_2705_p4);

assign sext_ln850_16_fu_2854_p1 = $signed(tmp_30_fu_2844_p4);

assign sext_ln850_17_fu_2993_p1 = $signed(tmp_32_fu_2983_p4);

assign sext_ln850_18_fu_3132_p1 = $signed(tmp_34_fu_3122_p4);

assign sext_ln850_19_fu_3271_p1 = $signed(tmp_36_fu_3261_p4);

assign sext_ln850_1_fu_757_p1 = $signed(tmp_3_fu_747_p4);

assign sext_ln850_20_fu_3410_p1 = $signed(tmp_38_fu_3400_p4);

assign sext_ln850_21_fu_3549_p1 = $signed(tmp_40_fu_3539_p4);

assign sext_ln850_22_fu_3688_p1 = $signed(tmp_42_fu_3678_p4);

assign sext_ln850_23_fu_3827_p1 = $signed(tmp_44_fu_3817_p4);

assign sext_ln850_24_fu_3966_p1 = $signed(tmp_46_fu_3956_p4);

assign sext_ln850_25_fu_4105_p1 = $signed(tmp_48_fu_4095_p4);

assign sext_ln850_26_fu_4244_p1 = $signed(tmp_50_fu_4234_p4);

assign sext_ln850_27_fu_4383_p1 = $signed(tmp_52_fu_4373_p4);

assign sext_ln850_28_fu_4522_p1 = $signed(tmp_54_fu_4512_p4);

assign sext_ln850_29_fu_4661_p1 = $signed(tmp_56_fu_4651_p4);

assign sext_ln850_2_fu_900_p1 = $signed(tmp_5_fu_890_p4);

assign sext_ln850_30_fu_4974_p1 = $signed(tmp_58_fu_4964_p4);

assign sext_ln850_31_fu_5095_p1 = $signed(tmp_60_fu_5085_p4);

assign sext_ln850_32_fu_5216_p1 = $signed(tmp_62_fu_5206_p4);

assign sext_ln850_33_fu_5337_p1 = $signed(tmp_64_fu_5327_p4);

assign sext_ln850_34_fu_5458_p1 = $signed(tmp_66_fu_5448_p4);

assign sext_ln850_35_fu_5579_p1 = $signed(tmp_68_fu_5569_p4);

assign sext_ln850_3_fu_1043_p1 = $signed(tmp_7_fu_1033_p4);

assign sext_ln850_4_fu_1186_p1 = $signed(tmp_9_fu_1176_p4);

assign sext_ln850_5_fu_1325_p1 = $signed(tmp_s_fu_1315_p4);

assign sext_ln850_6_fu_1464_p1 = $signed(tmp_10_fu_1454_p4);

assign sext_ln850_7_fu_1603_p1 = $signed(tmp_12_fu_1593_p4);

assign sext_ln850_8_fu_1742_p1 = $signed(tmp_14_fu_1732_p4);

assign sext_ln850_9_fu_1881_p1 = $signed(tmp_16_fu_1871_p4);

assign sext_ln850_fu_614_p1 = $signed(tmp_1_fu_604_p4);

assign shl_ln1118_10_fu_2141_p3 = {{sub_ln1193_11_fu_2135_p2}, {10'd0}};

assign shl_ln1118_11_fu_2280_p3 = {{sub_ln1193_12_fu_2274_p2}, {10'd0}};

assign shl_ln1118_12_fu_2419_p3 = {{sub_ln1193_13_fu_2413_p2}, {10'd0}};

assign shl_ln1118_13_fu_2558_p3 = {{sub_ln1193_14_fu_2552_p2}, {10'd0}};

assign shl_ln1118_14_fu_2697_p3 = {{sub_ln1193_15_fu_2691_p2}, {10'd0}};

assign shl_ln1118_15_fu_2836_p3 = {{sub_ln1193_16_fu_2830_p2}, {10'd0}};

assign shl_ln1118_16_fu_2975_p3 = {{sub_ln1193_17_fu_2969_p2}, {10'd0}};

assign shl_ln1118_17_fu_3114_p3 = {{sub_ln1193_18_fu_3108_p2}, {10'd0}};

assign shl_ln1118_18_fu_3253_p3 = {{sub_ln1193_19_fu_3247_p2}, {10'd0}};

assign shl_ln1118_19_fu_3392_p3 = {{sub_ln1193_20_fu_3386_p2}, {10'd0}};

assign shl_ln1118_1_fu_739_p3 = {{sub_ln1193_1_fu_733_p2}, {10'd0}};

assign shl_ln1118_20_fu_3531_p3 = {{sub_ln1193_21_fu_3525_p2}, {10'd0}};

assign shl_ln1118_21_fu_3670_p3 = {{sub_ln1193_22_fu_3664_p2}, {10'd0}};

assign shl_ln1118_22_fu_3809_p3 = {{sub_ln1193_23_fu_3803_p2}, {10'd0}};

assign shl_ln1118_23_fu_3948_p3 = {{sub_ln1193_24_fu_3942_p2}, {10'd0}};

assign shl_ln1118_24_fu_4087_p3 = {{sub_ln1193_25_fu_4081_p2}, {10'd0}};

assign shl_ln1118_25_fu_4226_p3 = {{sub_ln1193_26_fu_4220_p2}, {10'd0}};

assign shl_ln1118_26_fu_4365_p3 = {{sub_ln1193_27_fu_4359_p2}, {10'd0}};

assign shl_ln1118_27_fu_4504_p3 = {{sub_ln1193_28_fu_4498_p2}, {10'd0}};

assign shl_ln1118_28_fu_4643_p3 = {{sub_ln1193_29_fu_4637_p2}, {10'd0}};

assign shl_ln1118_29_fu_4956_p3 = {{add_ln703_4_fu_4800_p2}, {10'd0}};

assign shl_ln1118_2_fu_882_p3 = {{sub_ln1193_2_fu_876_p2}, {10'd0}};

assign shl_ln1118_30_fu_5077_p3 = {{add_ln703_9_fu_4830_p2}, {10'd0}};

assign shl_ln1118_31_fu_5198_p3 = {{add_ln703_14_fu_4860_p2}, {10'd0}};

assign shl_ln1118_32_fu_5319_p3 = {{add_ln703_19_fu_4890_p2}, {10'd0}};

assign shl_ln1118_33_fu_5440_p3 = {{add_ln703_24_fu_4920_p2}, {10'd0}};

assign shl_ln1118_34_fu_5561_p3 = {{add_ln703_29_fu_4950_p2}, {10'd0}};

assign shl_ln1118_3_fu_1025_p3 = {{sub_ln1193_3_fu_1019_p2}, {10'd0}};

assign shl_ln1118_4_fu_1168_p3 = {{sub_ln1193_4_fu_1162_p2}, {10'd0}};

assign shl_ln1118_5_fu_1307_p3 = {{sub_ln1193_5_fu_1301_p2}, {10'd0}};

assign shl_ln1118_6_fu_1446_p3 = {{sub_ln1193_6_fu_1440_p2}, {10'd0}};

assign shl_ln1118_7_fu_1585_p3 = {{sub_ln1193_7_fu_1579_p2}, {10'd0}};

assign shl_ln1118_8_fu_1724_p3 = {{sub_ln1193_8_fu_1718_p2}, {10'd0}};

assign shl_ln1118_9_fu_1863_p3 = {{sub_ln1193_9_fu_1857_p2}, {10'd0}};

assign shl_ln1118_s_fu_2002_p3 = {{sub_ln1193_10_fu_1996_p2}, {10'd0}};

assign shl_ln1_fu_5682_p3 = {{invert_table4_q0}, {14'd0}};

assign shl_ln728_1_fu_5694_p3 = {{invert_table4_q1}, {14'd0}};

assign shl_ln728_2_fu_5706_p3 = {{invert_table4_q2}, {14'd0}};

assign shl_ln728_3_fu_5718_p3 = {{invert_table4_q3}, {14'd0}};

assign shl_ln728_4_fu_5730_p3 = {{invert_table4_q4}, {14'd0}};

assign shl_ln_fu_596_p3 = {{sub_ln1193_fu_590_p2}, {10'd0}};

assign sub_ln1193_10_fu_1996_p2 = ($signed(sext_ln703_fu_582_p1) - $signed(sext_ln703_2_fu_729_p1));

assign sub_ln1193_11_fu_2135_p2 = ($signed(sext_ln703_1_fu_586_p1) - $signed(sext_ln703_2_fu_729_p1));

assign sub_ln1193_12_fu_2274_p2 = ($signed(sext_ln703_3_fu_872_p1) - $signed(sext_ln703_2_fu_729_p1));

assign sub_ln1193_13_fu_2413_p2 = ($signed(sext_ln703_4_fu_1015_p1) - $signed(sext_ln703_2_fu_729_p1));

assign sub_ln1193_14_fu_2552_p2 = ($signed(sext_ln703_5_fu_1158_p1) - $signed(sext_ln703_2_fu_729_p1));

assign sub_ln1193_15_fu_2691_p2 = ($signed(sext_ln703_fu_582_p1) - $signed(sext_ln703_3_fu_872_p1));

assign sub_ln1193_16_fu_2830_p2 = ($signed(sext_ln703_1_fu_586_p1) - $signed(sext_ln703_3_fu_872_p1));

assign sub_ln1193_17_fu_2969_p2 = ($signed(sext_ln703_2_fu_729_p1) - $signed(sext_ln703_3_fu_872_p1));

assign sub_ln1193_18_fu_3108_p2 = ($signed(sext_ln703_4_fu_1015_p1) - $signed(sext_ln703_3_fu_872_p1));

assign sub_ln1193_19_fu_3247_p2 = ($signed(sext_ln703_5_fu_1158_p1) - $signed(sext_ln703_3_fu_872_p1));

assign sub_ln1193_1_fu_733_p2 = ($signed(sext_ln703_2_fu_729_p1) - $signed(sext_ln703_fu_582_p1));

assign sub_ln1193_20_fu_3386_p2 = ($signed(sext_ln703_fu_582_p1) - $signed(sext_ln703_4_fu_1015_p1));

assign sub_ln1193_21_fu_3525_p2 = ($signed(sext_ln703_1_fu_586_p1) - $signed(sext_ln703_4_fu_1015_p1));

assign sub_ln1193_22_fu_3664_p2 = ($signed(sext_ln703_2_fu_729_p1) - $signed(sext_ln703_4_fu_1015_p1));

assign sub_ln1193_23_fu_3803_p2 = ($signed(sext_ln703_3_fu_872_p1) - $signed(sext_ln703_4_fu_1015_p1));

assign sub_ln1193_24_fu_3942_p2 = ($signed(sext_ln703_5_fu_1158_p1) - $signed(sext_ln703_4_fu_1015_p1));

assign sub_ln1193_25_fu_4081_p2 = ($signed(sext_ln703_fu_582_p1) - $signed(sext_ln703_5_fu_1158_p1));

assign sub_ln1193_26_fu_4220_p2 = ($signed(sext_ln703_1_fu_586_p1) - $signed(sext_ln703_5_fu_1158_p1));

assign sub_ln1193_27_fu_4359_p2 = ($signed(sext_ln703_2_fu_729_p1) - $signed(sext_ln703_5_fu_1158_p1));

assign sub_ln1193_28_fu_4498_p2 = ($signed(sext_ln703_3_fu_872_p1) - $signed(sext_ln703_5_fu_1158_p1));

assign sub_ln1193_29_fu_4637_p2 = ($signed(sext_ln703_4_fu_1015_p1) - $signed(sext_ln703_5_fu_1158_p1));

assign sub_ln1193_2_fu_876_p2 = ($signed(sext_ln703_3_fu_872_p1) - $signed(sext_ln703_fu_582_p1));

assign sub_ln1193_3_fu_1019_p2 = ($signed(sext_ln703_4_fu_1015_p1) - $signed(sext_ln703_fu_582_p1));

assign sub_ln1193_4_fu_1162_p2 = ($signed(sext_ln703_5_fu_1158_p1) - $signed(sext_ln703_fu_582_p1));

assign sub_ln1193_5_fu_1301_p2 = ($signed(sext_ln703_fu_582_p1) - $signed(sext_ln703_1_fu_586_p1));

assign sub_ln1193_6_fu_1440_p2 = ($signed(sext_ln703_2_fu_729_p1) - $signed(sext_ln703_1_fu_586_p1));

assign sub_ln1193_7_fu_1579_p2 = ($signed(sext_ln703_3_fu_872_p1) - $signed(sext_ln703_1_fu_586_p1));

assign sub_ln1193_8_fu_1718_p2 = ($signed(sext_ln703_4_fu_1015_p1) - $signed(sext_ln703_1_fu_586_p1));

assign sub_ln1193_9_fu_1857_p2 = ($signed(sext_ln703_5_fu_1158_p1) - $signed(sext_ln703_1_fu_586_p1));

assign sub_ln1193_fu_590_p2 = ($signed(sext_ln703_1_fu_586_p1) - $signed(sext_ln703_fu_582_p1));

assign tmp_100_fu_5149_p3 = select_ln850_31_fu_5137_p3[32'd12];

assign tmp_101_fu_5169_p4 = {{select_ln265_1_fu_5157_p3[11:10]}};

assign tmp_102_fu_5270_p3 = select_ln850_32_fu_5258_p3[32'd12];

assign tmp_103_fu_5290_p4 = {{select_ln265_2_fu_5278_p3[11:10]}};

assign tmp_104_fu_5391_p3 = select_ln850_33_fu_5379_p3[32'd12];

assign tmp_105_fu_5411_p4 = {{select_ln265_3_fu_5399_p3[11:10]}};

assign tmp_106_fu_5512_p3 = select_ln850_34_fu_5500_p3[32'd12];

assign tmp_107_fu_5532_p4 = {{select_ln265_4_fu_5520_p3[11:10]}};

assign tmp_108_fu_5633_p3 = select_ln850_35_fu_5621_p3[32'd12];

assign tmp_109_fu_5653_p4 = {{select_ln265_5_fu_5641_p3[11:10]}};

assign tmp_10_fu_1454_p4 = {{sub_ln1193_6_fu_1440_p2[32:18]}};

assign tmp_11_fu_966_p3 = add_ln253_2_fu_954_p2[32'd15];

assign tmp_12_fu_1593_p4 = {{sub_ln1193_7_fu_1579_p2[32:18]}};

assign tmp_13_fu_986_p4 = {{select_ln254_2_fu_974_p3[14:10]}};

assign tmp_14_fu_1732_p4 = {{sub_ln1193_8_fu_1718_p2[32:18]}};

assign tmp_15_fu_1109_p3 = add_ln253_3_fu_1097_p2[32'd15];

assign tmp_16_fu_1871_p4 = {{sub_ln1193_9_fu_1857_p2[32:18]}};

assign tmp_17_fu_1129_p4 = {{select_ln254_3_fu_1117_p3[14:10]}};

assign tmp_18_fu_2010_p4 = {{sub_ln1193_10_fu_1996_p2[32:18]}};

assign tmp_19_fu_1252_p3 = add_ln253_4_fu_1240_p2[32'd15];

assign tmp_1_fu_604_p4 = {{sub_ln1193_fu_590_p2[32:18]}};

assign tmp_20_fu_2149_p4 = {{sub_ln1193_11_fu_2135_p2[32:18]}};

assign tmp_21_fu_1272_p4 = {{select_ln254_4_fu_1260_p3[14:10]}};

assign tmp_22_fu_2288_p4 = {{sub_ln1193_12_fu_2274_p2[32:18]}};

assign tmp_23_fu_1391_p3 = add_ln253_5_fu_1379_p2[32'd15];

assign tmp_24_fu_2427_p4 = {{sub_ln1193_13_fu_2413_p2[32:18]}};

assign tmp_25_fu_1411_p4 = {{select_ln254_5_fu_1399_p3[14:10]}};

assign tmp_26_fu_2566_p4 = {{sub_ln1193_14_fu_2552_p2[32:18]}};

assign tmp_27_fu_1530_p3 = add_ln253_6_fu_1518_p2[32'd15];

assign tmp_28_fu_2705_p4 = {{sub_ln1193_15_fu_2691_p2[32:18]}};

assign tmp_29_fu_1550_p4 = {{select_ln254_6_fu_1538_p3[14:10]}};

assign tmp_2_fu_680_p3 = add_ln253_fu_668_p2[32'd15];

assign tmp_30_fu_2844_p4 = {{sub_ln1193_16_fu_2830_p2[32:18]}};

assign tmp_31_fu_1669_p3 = add_ln253_7_fu_1657_p2[32'd15];

assign tmp_32_fu_2983_p4 = {{sub_ln1193_17_fu_2969_p2[32:18]}};

assign tmp_33_fu_1689_p4 = {{select_ln254_7_fu_1677_p3[14:10]}};

assign tmp_34_fu_3122_p4 = {{sub_ln1193_18_fu_3108_p2[32:18]}};

assign tmp_35_fu_1808_p3 = add_ln253_8_fu_1796_p2[32'd15];

assign tmp_36_fu_3261_p4 = {{sub_ln1193_19_fu_3247_p2[32:18]}};

assign tmp_37_fu_1828_p4 = {{select_ln254_8_fu_1816_p3[14:10]}};

assign tmp_38_fu_3400_p4 = {{sub_ln1193_20_fu_3386_p2[32:18]}};

assign tmp_39_fu_1947_p3 = add_ln253_9_fu_1935_p2[32'd15];

assign tmp_3_fu_747_p4 = {{sub_ln1193_1_fu_733_p2[32:18]}};

assign tmp_40_fu_3539_p4 = {{sub_ln1193_21_fu_3525_p2[32:18]}};

assign tmp_41_fu_1967_p4 = {{select_ln254_9_fu_1955_p3[14:10]}};

assign tmp_42_fu_3678_p4 = {{sub_ln1193_22_fu_3664_p2[32:18]}};

assign tmp_43_fu_2086_p3 = add_ln253_10_fu_2074_p2[32'd15];

assign tmp_44_fu_3817_p4 = {{sub_ln1193_23_fu_3803_p2[32:18]}};

assign tmp_45_fu_2106_p4 = {{select_ln254_10_fu_2094_p3[14:10]}};

assign tmp_46_fu_3956_p4 = {{sub_ln1193_24_fu_3942_p2[32:18]}};

assign tmp_47_fu_2225_p3 = add_ln253_11_fu_2213_p2[32'd15];

assign tmp_48_fu_4095_p4 = {{sub_ln1193_25_fu_4081_p2[32:18]}};

assign tmp_49_fu_2245_p4 = {{select_ln254_11_fu_2233_p3[14:10]}};

assign tmp_4_fu_700_p4 = {{select_ln254_fu_688_p3[14:10]}};

assign tmp_50_fu_4234_p4 = {{sub_ln1193_26_fu_4220_p2[32:18]}};

assign tmp_51_fu_2364_p3 = add_ln253_12_fu_2352_p2[32'd15];

assign tmp_52_fu_4373_p4 = {{sub_ln1193_27_fu_4359_p2[32:18]}};

assign tmp_53_fu_2384_p4 = {{select_ln254_12_fu_2372_p3[14:10]}};

assign tmp_54_fu_4512_p4 = {{sub_ln1193_28_fu_4498_p2[32:18]}};

assign tmp_55_fu_2503_p3 = add_ln253_13_fu_2491_p2[32'd15];

assign tmp_56_fu_4651_p4 = {{sub_ln1193_29_fu_4637_p2[32:18]}};

assign tmp_57_fu_2523_p4 = {{select_ln254_13_fu_2511_p3[14:10]}};

assign tmp_58_fu_4964_p4 = {{add_ln703_4_fu_4800_p2[17:6]}};

assign tmp_59_fu_2642_p3 = add_ln253_14_fu_2630_p2[32'd15];

assign tmp_5_fu_890_p4 = {{sub_ln1193_2_fu_876_p2[32:18]}};

assign tmp_60_fu_5085_p4 = {{add_ln703_9_fu_4830_p2[17:6]}};

assign tmp_61_fu_2662_p4 = {{select_ln254_14_fu_2650_p3[14:10]}};

assign tmp_62_fu_5206_p4 = {{add_ln703_14_fu_4860_p2[17:6]}};

assign tmp_63_fu_2781_p3 = add_ln253_15_fu_2769_p2[32'd15];

assign tmp_64_fu_5327_p4 = {{add_ln703_19_fu_4890_p2[17:6]}};

assign tmp_65_fu_2801_p4 = {{select_ln254_15_fu_2789_p3[14:10]}};

assign tmp_66_fu_5448_p4 = {{add_ln703_24_fu_4920_p2[17:6]}};

assign tmp_67_fu_2920_p3 = add_ln253_16_fu_2908_p2[32'd15];

assign tmp_68_fu_5569_p4 = {{add_ln703_29_fu_4950_p2[17:6]}};

assign tmp_69_fu_2940_p4 = {{select_ln254_16_fu_2928_p3[14:10]}};

assign tmp_6_fu_823_p3 = add_ln253_1_fu_811_p2[32'd15];

assign tmp_71_fu_3059_p3 = add_ln253_17_fu_3047_p2[32'd15];

assign tmp_73_fu_3079_p4 = {{select_ln254_17_fu_3067_p3[14:10]}};

assign tmp_74_fu_3198_p3 = add_ln253_18_fu_3186_p2[32'd15];

assign tmp_75_fu_3218_p4 = {{select_ln254_18_fu_3206_p3[14:10]}};

assign tmp_76_fu_3337_p3 = add_ln253_19_fu_3325_p2[32'd15];

assign tmp_77_fu_3357_p4 = {{select_ln254_19_fu_3345_p3[14:10]}};

assign tmp_78_fu_3476_p3 = add_ln253_20_fu_3464_p2[32'd15];

assign tmp_79_fu_3496_p4 = {{select_ln254_20_fu_3484_p3[14:10]}};

assign tmp_7_fu_1033_p4 = {{sub_ln1193_3_fu_1019_p2[32:18]}};

assign tmp_80_fu_3615_p3 = add_ln253_21_fu_3603_p2[32'd15];

assign tmp_81_fu_3635_p4 = {{select_ln254_21_fu_3623_p3[14:10]}};

assign tmp_82_fu_3754_p3 = add_ln253_22_fu_3742_p2[32'd15];

assign tmp_83_fu_3774_p4 = {{select_ln254_22_fu_3762_p3[14:10]}};

assign tmp_84_fu_3893_p3 = add_ln253_23_fu_3881_p2[32'd15];

assign tmp_85_fu_3913_p4 = {{select_ln254_23_fu_3901_p3[14:10]}};

assign tmp_86_fu_4032_p3 = add_ln253_24_fu_4020_p2[32'd15];

assign tmp_87_fu_4052_p4 = {{select_ln254_24_fu_4040_p3[14:10]}};

assign tmp_88_fu_4171_p3 = add_ln253_25_fu_4159_p2[32'd15];

assign tmp_89_fu_4191_p4 = {{select_ln254_25_fu_4179_p3[14:10]}};

assign tmp_8_fu_843_p4 = {{select_ln254_1_fu_831_p3[14:10]}};

assign tmp_90_fu_4310_p3 = add_ln253_26_fu_4298_p2[32'd15];

assign tmp_91_fu_4330_p4 = {{select_ln254_26_fu_4318_p3[14:10]}};

assign tmp_92_fu_4449_p3 = add_ln253_27_fu_4437_p2[32'd15];

assign tmp_93_fu_4469_p4 = {{select_ln254_27_fu_4457_p3[14:10]}};

assign tmp_94_fu_4588_p3 = add_ln253_28_fu_4576_p2[32'd15];

assign tmp_95_fu_4608_p4 = {{select_ln254_28_fu_4596_p3[14:10]}};

assign tmp_96_fu_4727_p3 = add_ln253_29_fu_4715_p2[32'd15];

assign tmp_97_fu_4747_p4 = {{select_ln254_29_fu_4735_p3[14:10]}};

assign tmp_98_fu_5028_p3 = select_ln850_30_fu_5016_p3[32'd12];

assign tmp_99_fu_5048_p4 = {{select_ln265_fu_5036_p3[11:10]}};

assign tmp_9_fu_1176_p4 = {{sub_ln1193_4_fu_1162_p2[32:18]}};

assign tmp_s_fu_1315_p4 = {{sub_ln1193_5_fu_1301_p2[32:18]}};

assign trunc_ln253_10_fu_2070_p1 = select_ln850_10_fu_2062_p3[14:0];

assign trunc_ln253_11_fu_2209_p1 = select_ln850_11_fu_2201_p3[14:0];

assign trunc_ln253_12_fu_2348_p1 = select_ln850_12_fu_2340_p3[14:0];

assign trunc_ln253_13_fu_2487_p1 = select_ln850_13_fu_2479_p3[14:0];

assign trunc_ln253_14_fu_2626_p1 = select_ln850_14_fu_2618_p3[14:0];

assign trunc_ln253_15_fu_2765_p1 = select_ln850_15_fu_2757_p3[14:0];

assign trunc_ln253_16_fu_2904_p1 = select_ln850_16_fu_2896_p3[14:0];

assign trunc_ln253_17_fu_3043_p1 = select_ln850_17_fu_3035_p3[14:0];

assign trunc_ln253_18_fu_3182_p1 = select_ln850_18_fu_3174_p3[14:0];

assign trunc_ln253_19_fu_3321_p1 = select_ln850_19_fu_3313_p3[14:0];

assign trunc_ln253_1_fu_807_p1 = select_ln850_1_fu_799_p3[14:0];

assign trunc_ln253_20_fu_3460_p1 = select_ln850_20_fu_3452_p3[14:0];

assign trunc_ln253_21_fu_3599_p1 = select_ln850_21_fu_3591_p3[14:0];

assign trunc_ln253_22_fu_3738_p1 = select_ln850_22_fu_3730_p3[14:0];

assign trunc_ln253_23_fu_3877_p1 = select_ln850_23_fu_3869_p3[14:0];

assign trunc_ln253_24_fu_4016_p1 = select_ln850_24_fu_4008_p3[14:0];

assign trunc_ln253_25_fu_4155_p1 = select_ln850_25_fu_4147_p3[14:0];

assign trunc_ln253_26_fu_4294_p1 = select_ln850_26_fu_4286_p3[14:0];

assign trunc_ln253_27_fu_4433_p1 = select_ln850_27_fu_4425_p3[14:0];

assign trunc_ln253_28_fu_4572_p1 = select_ln850_28_fu_4564_p3[14:0];

assign trunc_ln253_29_fu_4711_p1 = select_ln850_29_fu_4703_p3[14:0];

assign trunc_ln253_2_fu_950_p1 = select_ln850_2_fu_942_p3[14:0];

assign trunc_ln253_3_fu_1093_p1 = select_ln850_3_fu_1085_p3[14:0];

assign trunc_ln253_4_fu_1236_p1 = select_ln850_4_fu_1228_p3[14:0];

assign trunc_ln253_5_fu_1375_p1 = select_ln850_5_fu_1367_p3[14:0];

assign trunc_ln253_6_fu_1514_p1 = select_ln850_6_fu_1506_p3[14:0];

assign trunc_ln253_7_fu_1653_p1 = select_ln850_7_fu_1645_p3[14:0];

assign trunc_ln253_8_fu_1792_p1 = select_ln850_8_fu_1784_p3[14:0];

assign trunc_ln253_9_fu_1931_p1 = select_ln850_9_fu_1923_p3[14:0];

assign trunc_ln253_fu_664_p1 = select_ln850_fu_656_p3[14:0];

assign trunc_ln254_10_fu_2102_p1 = select_ln254_10_fu_2094_p3[9:0];

assign trunc_ln254_11_fu_2241_p1 = select_ln254_11_fu_2233_p3[9:0];

assign trunc_ln254_12_fu_2380_p1 = select_ln254_12_fu_2372_p3[9:0];

assign trunc_ln254_13_fu_2519_p1 = select_ln254_13_fu_2511_p3[9:0];

assign trunc_ln254_14_fu_2658_p1 = select_ln254_14_fu_2650_p3[9:0];

assign trunc_ln254_15_fu_2797_p1 = select_ln254_15_fu_2789_p3[9:0];

assign trunc_ln254_16_fu_2936_p1 = select_ln254_16_fu_2928_p3[9:0];

assign trunc_ln254_17_fu_3075_p1 = select_ln254_17_fu_3067_p3[9:0];

assign trunc_ln254_18_fu_3214_p1 = select_ln254_18_fu_3206_p3[9:0];

assign trunc_ln254_19_fu_3353_p1 = select_ln254_19_fu_3345_p3[9:0];

assign trunc_ln254_1_fu_839_p1 = select_ln254_1_fu_831_p3[9:0];

assign trunc_ln254_20_fu_3492_p1 = select_ln254_20_fu_3484_p3[9:0];

assign trunc_ln254_21_fu_3631_p1 = select_ln254_21_fu_3623_p3[9:0];

assign trunc_ln254_22_fu_3770_p1 = select_ln254_22_fu_3762_p3[9:0];

assign trunc_ln254_23_fu_3909_p1 = select_ln254_23_fu_3901_p3[9:0];

assign trunc_ln254_24_fu_4048_p1 = select_ln254_24_fu_4040_p3[9:0];

assign trunc_ln254_25_fu_4187_p1 = select_ln254_25_fu_4179_p3[9:0];

assign trunc_ln254_26_fu_4326_p1 = select_ln254_26_fu_4318_p3[9:0];

assign trunc_ln254_27_fu_4465_p1 = select_ln254_27_fu_4457_p3[9:0];

assign trunc_ln254_28_fu_4604_p1 = select_ln254_28_fu_4596_p3[9:0];

assign trunc_ln254_29_fu_4743_p1 = select_ln254_29_fu_4735_p3[9:0];

assign trunc_ln254_2_fu_982_p1 = select_ln254_2_fu_974_p3[9:0];

assign trunc_ln254_3_fu_1125_p1 = select_ln254_3_fu_1117_p3[9:0];

assign trunc_ln254_4_fu_1268_p1 = select_ln254_4_fu_1260_p3[9:0];

assign trunc_ln254_5_fu_1407_p1 = select_ln254_5_fu_1399_p3[9:0];

assign trunc_ln254_6_fu_1546_p1 = select_ln254_6_fu_1538_p3[9:0];

assign trunc_ln254_7_fu_1685_p1 = select_ln254_7_fu_1677_p3[9:0];

assign trunc_ln254_8_fu_1824_p1 = select_ln254_8_fu_1816_p3[9:0];

assign trunc_ln254_9_fu_1963_p1 = select_ln254_9_fu_1955_p3[9:0];

assign trunc_ln254_fu_696_p1 = select_ln254_fu_688_p3[9:0];

assign trunc_ln265_10_fu_5629_p1 = select_ln850_35_fu_5621_p3[11:0];

assign trunc_ln265_11_fu_5649_p1 = select_ln265_5_fu_5641_p3[9:0];

assign trunc_ln265_1_fu_5044_p1 = select_ln265_fu_5036_p3[9:0];

assign trunc_ln265_2_fu_5145_p1 = select_ln850_31_fu_5137_p3[11:0];

assign trunc_ln265_3_fu_5165_p1 = select_ln265_1_fu_5157_p3[9:0];

assign trunc_ln265_4_fu_5266_p1 = select_ln850_32_fu_5258_p3[11:0];

assign trunc_ln265_5_fu_5286_p1 = select_ln265_2_fu_5278_p3[9:0];

assign trunc_ln265_6_fu_5387_p1 = select_ln850_33_fu_5379_p3[11:0];

assign trunc_ln265_7_fu_5407_p1 = select_ln265_3_fu_5399_p3[9:0];

assign trunc_ln265_8_fu_5508_p1 = select_ln850_34_fu_5500_p3[11:0];

assign trunc_ln265_9_fu_5528_p1 = select_ln265_4_fu_5520_p3[9:0];

assign trunc_ln265_fu_5024_p1 = select_ln850_30_fu_5016_p3[11:0];

assign trunc_ln851_10_fu_2030_p1 = sub_ln1193_10_fu_1996_p2[17:0];

assign trunc_ln851_11_fu_2169_p1 = sub_ln1193_11_fu_2135_p2[17:0];

assign trunc_ln851_12_fu_2308_p1 = sub_ln1193_12_fu_2274_p2[17:0];

assign trunc_ln851_13_fu_2447_p1 = sub_ln1193_13_fu_2413_p2[17:0];

assign trunc_ln851_14_fu_2586_p1 = sub_ln1193_14_fu_2552_p2[17:0];

assign trunc_ln851_15_fu_2725_p1 = sub_ln1193_15_fu_2691_p2[17:0];

assign trunc_ln851_16_fu_2864_p1 = sub_ln1193_16_fu_2830_p2[17:0];

assign trunc_ln851_17_fu_3003_p1 = sub_ln1193_17_fu_2969_p2[17:0];

assign trunc_ln851_18_fu_3142_p1 = sub_ln1193_18_fu_3108_p2[17:0];

assign trunc_ln851_19_fu_3281_p1 = sub_ln1193_19_fu_3247_p2[17:0];

assign trunc_ln851_1_fu_767_p1 = sub_ln1193_1_fu_733_p2[17:0];

assign trunc_ln851_20_fu_3420_p1 = sub_ln1193_20_fu_3386_p2[17:0];

assign trunc_ln851_21_fu_3559_p1 = sub_ln1193_21_fu_3525_p2[17:0];

assign trunc_ln851_22_fu_3698_p1 = sub_ln1193_22_fu_3664_p2[17:0];

assign trunc_ln851_23_fu_3837_p1 = sub_ln1193_23_fu_3803_p2[17:0];

assign trunc_ln851_24_fu_3976_p1 = sub_ln1193_24_fu_3942_p2[17:0];

assign trunc_ln851_25_fu_4115_p1 = sub_ln1193_25_fu_4081_p2[17:0];

assign trunc_ln851_26_fu_4254_p1 = sub_ln1193_26_fu_4220_p2[17:0];

assign trunc_ln851_27_fu_4393_p1 = sub_ln1193_27_fu_4359_p2[17:0];

assign trunc_ln851_28_fu_4532_p1 = sub_ln1193_28_fu_4498_p2[17:0];

assign trunc_ln851_29_fu_4671_p1 = sub_ln1193_29_fu_4637_p2[17:0];

assign trunc_ln851_2_fu_910_p1 = sub_ln1193_2_fu_876_p2[17:0];

assign trunc_ln851_30_fu_4984_p1 = add_ln703_4_fu_4800_p2[5:0];

assign trunc_ln851_31_fu_5105_p1 = add_ln703_9_fu_4830_p2[5:0];

assign trunc_ln851_32_fu_5226_p1 = add_ln703_14_fu_4860_p2[5:0];

assign trunc_ln851_33_fu_5347_p1 = add_ln703_19_fu_4890_p2[5:0];

assign trunc_ln851_34_fu_5468_p1 = add_ln703_24_fu_4920_p2[5:0];

assign trunc_ln851_35_fu_5589_p1 = add_ln703_29_fu_4950_p2[5:0];

assign trunc_ln851_3_fu_1053_p1 = sub_ln1193_3_fu_1019_p2[17:0];

assign trunc_ln851_4_fu_1196_p1 = sub_ln1193_4_fu_1162_p2[17:0];

assign trunc_ln851_5_fu_1335_p1 = sub_ln1193_5_fu_1301_p2[17:0];

assign trunc_ln851_6_fu_1474_p1 = sub_ln1193_6_fu_1440_p2[17:0];

assign trunc_ln851_7_fu_1613_p1 = sub_ln1193_7_fu_1579_p2[17:0];

assign trunc_ln851_8_fu_1752_p1 = sub_ln1193_8_fu_1718_p2[17:0];

assign trunc_ln851_9_fu_1891_p1 = sub_ln1193_9_fu_1857_p2[17:0];

assign trunc_ln851_fu_624_p1 = sub_ln1193_fu_590_p2[17:0];

assign zext_ln256_10_fu_2130_p1 = select_ln255_10_fu_2122_p3;

assign zext_ln256_11_fu_2269_p1 = select_ln255_11_fu_2261_p3;

assign zext_ln256_12_fu_2408_p1 = select_ln255_12_fu_2400_p3;

assign zext_ln256_13_fu_2547_p1 = select_ln255_13_fu_2539_p3;

assign zext_ln256_14_fu_2686_p1 = select_ln255_14_fu_2678_p3;

assign zext_ln256_15_fu_2825_p1 = select_ln255_15_fu_2817_p3;

assign zext_ln256_16_fu_2964_p1 = select_ln255_16_fu_2956_p3;

assign zext_ln256_17_fu_3103_p1 = select_ln255_17_fu_3095_p3;

assign zext_ln256_18_fu_3242_p1 = select_ln255_18_fu_3234_p3;

assign zext_ln256_19_fu_3381_p1 = select_ln255_19_fu_3373_p3;

assign zext_ln256_1_fu_867_p1 = select_ln255_1_fu_859_p3;

assign zext_ln256_20_fu_3520_p1 = select_ln255_20_fu_3512_p3;

assign zext_ln256_21_fu_3659_p1 = select_ln255_21_fu_3651_p3;

assign zext_ln256_22_fu_3798_p1 = select_ln255_22_fu_3790_p3;

assign zext_ln256_23_fu_3937_p1 = select_ln255_23_fu_3929_p3;

assign zext_ln256_24_fu_4076_p1 = select_ln255_24_fu_4068_p3;

assign zext_ln256_25_fu_4215_p1 = select_ln255_25_fu_4207_p3;

assign zext_ln256_26_fu_4354_p1 = select_ln255_26_fu_4346_p3;

assign zext_ln256_27_fu_4493_p1 = select_ln255_27_fu_4485_p3;

assign zext_ln256_28_fu_4632_p1 = select_ln255_28_fu_4624_p3;

assign zext_ln256_29_fu_4771_p1 = select_ln255_29_fu_4763_p3;

assign zext_ln256_2_fu_1010_p1 = select_ln255_2_fu_1002_p3;

assign zext_ln256_3_fu_1153_p1 = select_ln255_3_fu_1145_p3;

assign zext_ln256_4_fu_1296_p1 = select_ln255_4_fu_1288_p3;

assign zext_ln256_5_fu_1435_p1 = select_ln255_5_fu_1427_p3;

assign zext_ln256_6_fu_1574_p1 = select_ln255_6_fu_1566_p3;

assign zext_ln256_7_fu_1713_p1 = select_ln255_7_fu_1705_p3;

assign zext_ln256_8_fu_1852_p1 = select_ln255_8_fu_1844_p3;

assign zext_ln256_9_fu_1991_p1 = select_ln255_9_fu_1983_p3;

assign zext_ln256_fu_724_p1 = select_ln255_fu_716_p3;

assign zext_ln268_1_fu_5193_p1 = select_ln266_1_fu_5185_p3;

assign zext_ln268_2_fu_5314_p1 = select_ln266_2_fu_5306_p3;

assign zext_ln268_3_fu_5435_p1 = select_ln266_3_fu_5427_p3;

assign zext_ln268_4_fu_5556_p1 = select_ln266_4_fu_5548_p3;

assign zext_ln268_5_fu_5677_p1 = select_ln266_5_fu_5669_p3;

assign zext_ln268_fu_5072_p1 = select_ln266_fu_5064_p3;

assign zext_ln728_1_fu_5702_p1 = shl_ln728_1_fu_5694_p3;

assign zext_ln728_2_fu_5714_p1 = shl_ln728_2_fu_5706_p3;

assign zext_ln728_3_fu_5726_p1 = shl_ln728_3_fu_5718_p3;

assign zext_ln728_4_fu_5738_p1 = shl_ln728_4_fu_5730_p3;

assign zext_ln728_fu_5690_p1 = shl_ln1_fu_5682_p3;

endmodule //softmax
