# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

set_property PACKAGE_PIN J18 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN K18 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN M17 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN J16 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN J17 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN D20 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN C20 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN C17 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN C18 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN N19 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN N20 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN N17 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN N18 [get_ports reset_port_0]
set_property PACKAGE_PIN M15 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN M16 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN P16 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN R16 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN B19 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN G15 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN G16 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN F18 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN E18 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN K19 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN K20 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN J20 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN K21 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN J21 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN J22 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN P22 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN N15 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN P15 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN G20 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN G21 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN G17 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN F17 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN C15 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN B15 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN B17 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN A16 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN A17 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN L18 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN L19 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN L21 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN L22 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN M21 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN M22 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN J15 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN K15 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN R20 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN R21 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN P20 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN P21 [get_ports reset_port_1]
set_property PACKAGE_PIN E19 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN E20 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN F21 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN F22 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN A21 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN A22 [get_ports reset_port_2]
set_property PACKAGE_PIN D22 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN C22 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN E21 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN D21 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN B21 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN B22 [get_ports reset_port_3]

create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p]

