# Hierarchical_design_of_Alarm_Clock_in_Verilog

The design is not optimized and not meant for FPGA implementation.
