$date
	Fri Aug  7 16:22:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led2 $end
$var wire 1 " led1 $end
$var reg 1 # p1 $end
$var reg 1 $ p2 $end
$var reg 1 % p3 $end
$var reg 1 & p4 $end
$var reg 1 ' p5 $end
$var reg 1 ( p6 $end
$scope module G1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " Y $end
$var wire 1 ) notC $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$upscope $end
$scope module OP1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1"
1,
1)
0+
0*
0%
0$
0#
#2
0"
0,
0)
1+
1%
#3
1)
0%
1$
#4
0)
1%
#5
1"
1,
1)
0+
0%
0$
1#
#6
0"
0,
0)
1+
1%
#7
1"
1*
1)
0%
1$
#8
0"
0*
0)
1%
#9
1!
0(
0'
0&
#10
0!
1(
#11
0(
1'
#12
1(
#13
1!
0(
0'
1&
#14
1(
#15
0!
0(
1'
#16
1(
#20
