# Unexpected Behavior in VHDL Signal Assignment

This repository contains a VHDL code example demonstrating an uncommon error related to signal assignments and process handling. The code exhibits unexpected behavior, and the solution demonstrates how to correct it.

## Bug Description
The provided VHDL code snippet intends to assign the input data to the output with a simple register. However, the code might produce unexpected output, which may not correspond to the intended behavior. This is due to issues of signal assignments within the process. 

## Bug Solution
The solution showcases the corrected code and provides explanations addressing the potential problems encountered in the original code. This includes clarifying signal updates and ensuring proper dataflow.

## Files
* `bug.vhdl`: The original VHDL code containing the bug.
* `bugSolution.vhdl`: The corrected VHDL code resolving the bug.
