#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000027bedfdc560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027bedfdc6f0 .scope module, "tb" "tb" 3 46;
 .timescale -12 -12;
L_0000027bedfd1710 .functor NOT 1, L_0000027bee03d4d0, C4<0>, C4<0>, C4<0>;
L_0000027bedfd1a20 .functor XOR 3, L_0000027bee03eab0, L_0000027bee03d9d0, C4<000>, C4<000>;
L_0000027bedfd1080 .functor XOR 3, L_0000027bedfd1a20, L_0000027bee03da70, C4<000>, C4<000>;
v0000027bedfcc610_0 .net *"_ivl_10", 2 0, L_0000027bee03da70;  1 drivers
v0000027bedfcb8f0_0 .net *"_ivl_12", 2 0, L_0000027bedfd1080;  1 drivers
v0000027bedfcb990_0 .net *"_ivl_2", 2 0, L_0000027bee03edd0;  1 drivers
v0000027bedfcbd50_0 .net *"_ivl_4", 2 0, L_0000027bee03eab0;  1 drivers
v0000027bedfcc7f0_0 .net *"_ivl_6", 2 0, L_0000027bee03d9d0;  1 drivers
v0000027bedfcbf30_0 .net *"_ivl_8", 2 0, L_0000027bedfd1a20;  1 drivers
v0000027bedfcbdf0_0 .var "clk", 0 0;
v0000027bedfcbe90_0 .net "in", 7 0, v0000027bedfcc4d0_0;  1 drivers
v0000027bedfcc6b0_0 .net "pos_dut", 2 0, v0000027bedfcc390_0;  1 drivers
v0000027bedfcba30_0 .net "pos_ref", 2 0, v0000027bedfcc570_0;  1 drivers
v0000027bedfcc750_0 .var/2u "stats1", 159 0;
v0000027bedfcc070_0 .var/2u "strobe", 0 0;
v0000027bedfcc110_0 .net "tb_match", 0 0, L_0000027bee03d4d0;  1 drivers
v0000027bedfcbb70_0 .net "tb_mismatch", 0 0, L_0000027bedfd1710;  1 drivers
v0000027bedfcbc10_0 .net "wavedrom_enable", 0 0, v0000027bedfcbcb0_0;  1 drivers
v0000027bee03d110_0 .net "wavedrom_title", 511 0, v0000027bedfcc2f0_0;  1 drivers
L_0000027bee03edd0 .concat [ 3 0 0 0], v0000027bedfcc570_0;
L_0000027bee03eab0 .concat [ 3 0 0 0], v0000027bedfcc570_0;
L_0000027bee03d9d0 .concat [ 3 0 0 0], v0000027bedfcc390_0;
L_0000027bee03da70 .concat [ 3 0 0 0], v0000027bedfcc570_0;
L_0000027bee03d4d0 .cmp/eeq 3, L_0000027bee03edd0, L_0000027bedfd1080;
S_0000027bedfdc880 .scope module, "good1" "RefModule" 3 85, 4 2 0, S_0000027bedfdc6f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "pos";
v0000027bedfcc250_0 .net "in", 7 0, v0000027bedfcc4d0_0;  alias, 1 drivers
v0000027bedfcc570_0 .var "pos", 2 0;
E_0000027bedfca6d0 .event edge, v0000027bedfcc250_0;
S_0000027bedfe5e80 .scope module, "stim1" "stimulus_gen" 3 81, 3 6 0, S_0000027bedfdc6f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0000027bedfcbfd0_0 .net "clk", 0 0, v0000027bedfcbdf0_0;  1 drivers
v0000027bedfcc4d0_0 .var "in", 7 0;
v0000027bedfcbcb0_0 .var "wavedrom_enable", 0 0;
v0000027bedfcc2f0_0 .var "wavedrom_title", 511 0;
E_0000027bedfcaa50/0 .event negedge, v0000027bedfcbfd0_0;
E_0000027bedfcaa50/1 .event posedge, v0000027bedfcbfd0_0;
E_0000027bedfcaa50 .event/or E_0000027bedfcaa50/0, E_0000027bedfcaa50/1;
E_0000027bedfcaa90 .event negedge, v0000027bedfcbfd0_0;
E_0000027bedfcaad0 .event posedge, v0000027bedfcbfd0_0;
S_0000027bedfe6010 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000027bedfe5e80;
 .timescale -12 -12;
v0000027bedfcc430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000027bedfe61a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000027bedfe5e80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000027bedfa2f30 .scope module, "top_module1" "TopModule" 3 89, 5 3 0, S_0000027bedfdc6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "pos";
v0000027bedfcbad0_0 .net "in", 7 0, v0000027bedfcc4d0_0;  alias, 1 drivers
v0000027bedfcc390_0 .var "pos", 2 0;
S_0000027bedfa30c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 95, 3 95 0, S_0000027bedfdc6f0;
 .timescale -12 -12;
E_0000027bedfcab90 .event edge, v0000027bedfcc070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000027bedfcc070_0;
    %nor/r;
    %assign/vec4 v0000027bedfcc070_0, 0;
    %wait E_0000027bedfcab90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000027bedfe5e80;
T_3 ;
    %wait E_0000027bedfcaa90;
    %wait E_0000027bedfcaad0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000027bedfcc4d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027bedfcaad0;
    %load/vec4 v0000027bedfcc4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027bedfcc4d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000027bedfcc4d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027bedfcaad0;
    %load/vec4 v0000027bedfcc4d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027bedfcc4d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0000027bedfcaa90;
    %fork TD_tb.stim1.wavedrom_stop, S_0000027bedfe61a0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027bedfcaa50;
    %vpi_func 3 36 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %assign/vec4 v0000027bedfcc4d0_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 260, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027bedfcaa50;
    %load/vec4 v0000027bedfcc4d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027bedfcc4d0_0, 0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000027bedfdc880;
T_4 ;
    %wait E_0000027bedfca6d0;
    %load/vec4 v0000027bedfcc250_0;
    %dup/vec4;
    %pushi/vec4 1, 254, 8;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 253, 8;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 251, 8;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 247, 8;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 16, 239, 8;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 32, 223, 8;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 64, 191, 8;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 8;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027bedfcc570_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027bedfa2f30;
T_5 ;
    %wait E_0000027bedfca6d0;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0000027bedfcbad0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027bedfcc390_0, 0, 3;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027bedfdc6f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bedfcbdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bedfcc070_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000027bedfdc6f0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000027bedfcbdf0_0;
    %inv;
    %store/vec4 v0000027bedfcbdf0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000027bedfdc6f0;
T_8 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000001, v0000027bedfcbfd0_0, v0000027bedfcbb70_0, v0000027bedfcbe90_0, v0000027bedfcba30_0, v0000027bedfcc6b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000027bedfdc6f0;
T_9 ;
    %load/vec4 v0000027bedfcc750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 104 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "pos", &PV<v0000027bedfcc750_0, 64, 32>, &PV<v0000027bedfcc750_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has no mismatches.", "pos" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 107 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000027bedfcc750_0, 128, 32>, &PV<v0000027bedfcc750_0, 0, 32> {0 0 0};
    %vpi_call/w 3 108 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 109 "$display", "Mismatches: %1d in %1d samples", &PV<v0000027bedfcc750_0, 128, 32>, &PV<v0000027bedfcc750_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000027bedfdc6f0;
T_10 ;
    %wait E_0000027bedfcaa50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027bedfcc750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bedfcc750_0, 4, 32;
    %load/vec4 v0000027bedfcc110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000027bedfcc750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 120 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bedfcc750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027bedfcc750_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bedfcc750_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000027bedfcba30_0;
    %load/vec4 v0000027bedfcba30_0;
    %load/vec4 v0000027bedfcc6b0_0;
    %xor;
    %load/vec4 v0000027bedfcba30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000027bedfcc750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 124 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bedfcc750_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000027bedfcc750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bedfcc750_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027bedfdc6f0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 132 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 133 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob071_always_casez_test.sv";
    "dataset_code-complete-iccad2023/Prob071_always_casez_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob071_always_casez/Prob071_always_casez_sample01.sv";
