#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 16:33:31 2024
# Process ID: 16228
# Current directory: C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1
# Command line: vivado.exe -log main_FPGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_FPGA.tcl
# Log file: C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1/main_FPGA.vds
# Journal file: C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1\vivado.jou
# Running On        :SID
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-10210U CPU @ 1.60GHz
# CPU Frequency     :2112 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8415 MB
# Swap memory       :7343 MB
# Total Virtual     :15759 MB
# Available Virtual :2944 MB
#-----------------------------------------------------------
source main_FPGA.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 550.238 ; gain = 234.020
Command: read_checkpoint -auto_incremental -incremental C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/utils_1/imports/synth_1/testbench.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/utils_1/imports/synth_1/testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main_FPGA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.977 ; gain = 449.418
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'toggle' is not allowed [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:1017]
INFO: [Synth 8-6157] synthesizing module 'main_FPGA' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:1010]
INFO: [Synth 8-6157] synthesizing module 'topmodule' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:987]
INFO: [Synth 8-251] finout = x
 [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:998]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:377]
INFO: [Synth 8-6157] synthesizing module 'allreg' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:314]
INFO: [Synth 8-6155] done synthesizing module 'allreg' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:314]
INFO: [Synth 8-6157] synthesizing module 'incr' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:293]
INFO: [Synth 8-6155] done synthesizing module 'incr' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:293]
INFO: [Synth 8-6157] synthesizing module 'allregi' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:333]
INFO: [Synth 8-6155] done synthesizing module 'allregi' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:333]
INFO: [Synth 8-6157] synthesizing module 'Instr_Mem' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/new/Instr_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1/.Xil/Vivado-16228-SID/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1/.Xil/Vivado-16228-SID/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Mem' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/new/Instr_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'regbank' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:250]
INFO: [Synth 8-251] R[0] = x 
R[1] = x
R[2] = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[3] = x
R[4] = x
R[5] = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:286]
INFO: [Synth 8-6155] done synthesizing module 'regbank' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:250]
INFO: [Synth 8-6157] synthesizing module 'signextend1' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:361]
INFO: [Synth 8-6155] done synthesizing module 'signextend1' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:361]
INFO: [Synth 8-6157] synthesizing module 'Mux4_1' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:302]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_1' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:302]
INFO: [Synth 8-6157] synthesizing module 'Mux2_1' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:352]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_1' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:352]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:155]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:33]
INFO: [Synth 8-6157] synthesizing module 'carry_adder' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:2]
INFO: [Synth 8-6155] done synthesizing module 'carry_adder' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:2]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:33]
INFO: [Synth 8-6157] synthesizing module 'sub' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sub' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:54]
INFO: [Synth 8-6157] synthesizing module 'And' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:98]
INFO: [Synth 8-6155] done synthesizing module 'And' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:98]
INFO: [Synth 8-6157] synthesizing module 'Or' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:117]
INFO: [Synth 8-6155] done synthesizing module 'Or' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:117]
INFO: [Synth 8-6157] synthesizing module 'Xor' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:125]
INFO: [Synth 8-6155] done synthesizing module 'Xor' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:125]
INFO: [Synth 8-6157] synthesizing module 'Not' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:108]
INFO: [Synth 8-6155] done synthesizing module 'Not' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:108]
INFO: [Synth 8-6157] synthesizing module 'sla' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:67]
INFO: [Synth 8-6155] done synthesizing module 'sla' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:67]
INFO: [Synth 8-6157] synthesizing module 'sra' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:76]
INFO: [Synth 8-6155] done synthesizing module 'sra' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:76]
INFO: [Synth 8-6157] synthesizing module 'srl' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:89]
INFO: [Synth 8-6155] done synthesizing module 'srl' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:89]
INFO: [Synth 8-6157] synthesizing module 'ham' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:133]
INFO: [Synth 8-6155] done synthesizing module 'ham' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:133]
INFO: [Synth 8-6157] synthesizing module 'cmov' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:143]
INFO: [Synth 8-6155] done synthesizing module 'cmov' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:194]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:155]
INFO: [Synth 8-6157] synthesizing module 'Main_ram' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/new/Main_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'Main_Memory' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1/.Xil/Vivado-16228-SID/realtime/Main_Memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Main_Memory' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1/.Xil/Vivado-16228-SID/realtime/Main_Memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Main_ram' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/new/Main_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'conditionb' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:369]
INFO: [Synth 8-6155] done synthesizing module 'conditionb' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:369]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:377]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:435]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001100 is unreachable [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:455]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:517]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:577]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:641]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:724]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:781]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:845]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:896]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:455]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:435]
INFO: [Synth 8-6155] done synthesizing module 'topmodule' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:987]
INFO: [Synth 8-6155] done synthesizing module 'main_FPGA' (0#1) [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:1010]
WARNING: [Synth 8-7129] Port addr[31] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module Main_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[31] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[30] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[29] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[28] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[27] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[26] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[25] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[24] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[23] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[22] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[21] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[20] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[19] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[18] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[17] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[16] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[15] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[14] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[13] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[12] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[11] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[10] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[9] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[8] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[7] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[6] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[5] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[4] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[3] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[2] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[1] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2[0] in module Not is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module signextend1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module Instr_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module incr is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.191 ; gain = 574.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.191 ; gain = 574.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.191 ; gain = 574.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1553.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.gen/sources_1/ip/Main_Memory/Main_Memory/Main_Memory_in_context.xdc] for cell 'T0/data/MR/MRAM'
Finished Parsing XDC File [c:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.gen/sources_1/ip/Main_Memory/Main_Memory/Main_Memory_in_context.xdc] for cell 'T0/data/MR/MRAM'
Parsing XDC File [c:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'T0/data/IMEM/IRAM'
Finished Parsing XDC File [c:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'T0/data/IMEM/IRAM'
Parsing XDC File [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/constrs_1/new/FPGA_P_1.xdc]
Finished Parsing XDC File [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/constrs_1/new/FPGA_P_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/constrs_1/new/FPGA_P_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1657.059 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for T0/data/MR/MRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for T0/data/IMEM/IRAM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mainstate_reg' in module 'controlunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                     000000000001 |                           000000
                  iSTATE |                     000000000010 |                           000001
                 iSTATE9 |                     000000000100 |                           000010
                 iSTATE6 |                     000000001000 |                           000011
                 iSTATE7 |                     000000010000 |                           000100
                 iSTATE5 |                     000000100000 |                           000101
                 iSTATE4 |                     000001000000 |                           000110
                 iSTATE2 |                     000010000000 |                           000111
                 iSTATE3 |                     000100000000 |                           001000
                 iSTATE1 |                     001000000000 |                           001001
                iSTATE10 |                     010000000000 |                           001100
                 iSTATE8 |                     100000000000 |                           001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mainstate_reg' using encoding 'one-hot' in module 'controlunit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'T0/data/sg1' (signextend1) to 'T0/data/sg2'
INFO: [Synth 8-223] decloning instance 'T0/data/sg1' (signextend1) to 'T0/data/sg3'
INFO: [Synth 8-223] decloning instance 'T0/data/sg1' (signextend1) to 'T0/data/sg4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	  32 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---RAMs : 
	              512 Bit	(16 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 55    
	  13 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 13    
	  14 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 10    
	  12 Input    1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ir/data_reg' and it is trimmed from '32' to '26' bits. [C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/RISC_GRP17.v:347]
WARNING: [Synth 8-7129] Port sgen in module datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|main_FPGA   | T0/data/regb/R_reg | Implied   | 16 x 32              | RAM32M x 16  | 
+------------+--------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|main_FPGA   | T0/data/regb/R_reg | Implied   | 16 x 32              | RAM32M x 16  | 
+------------+--------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |Main_Memory   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |Main_Memory |     1|
|2     |blk_mem_gen |     1|
|3     |BUFG        |     2|
|4     |CARRY4      |    28|
|5     |LUT2        |    86|
|6     |LUT3        |    81|
|7     |LUT4        |    72|
|8     |LUT5        |   292|
|9     |LUT6        |   312|
|10    |MUXF7       |    26|
|11    |RAM32M      |    16|
|12    |FDRE        |   440|
|13    |FDSE        |     1|
|14    |IBUF        |     2|
|15    |OBUF        |    17|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1657.059 ; gain = 678.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1657.059 ; gain = 574.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1657.059 ; gain = 678.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1657.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1657.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

Synth Design complete | Checksum: a2987f23
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1657.059 ; gain = 1095.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1657.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.runs/synth_1/main_FPGA.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_FPGA_utilization_synth.rpt -pb main_FPGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 16:34:35 2024...
