$date
	Wed Nov 22 10:05:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gp_fifo_tb $end
$var wire 5 ! ocup [4:0] $end
$var wire 1 " full $end
$var wire 1 # error $end
$var wire 1 $ empty $end
$var wire 32 % data_out [31:0] $end
$var reg 1 & clk $end
$var reg 32 ' data_in [31:0] $end
$var reg 1 ( read_en $end
$var reg 1 ) reset $end
$var reg 1 * write_en $end
$scope module my_fifo $end
$var wire 1 & clk $end
$var wire 32 + data_in [31:0] $end
$var wire 1 ( read_en $end
$var wire 1 ) reset $end
$var wire 1 * write_en $end
$var reg 32 , data_out [31:0] $end
$var reg 1 $ empty $end
$var reg 1 # error $end
$var reg 5 - fifo_ocup [4:0] $end
$var reg 1 " full $end
$var reg 5 . next_read_ptr [4:0] $end
$var reg 5 / next_write_ptr [4:0] $end
$var reg 5 0 ocup [4:0] $end
$var reg 5 1 read_ptr_ff [4:0] $end
$var reg 5 2 write_ptr_ff [4:0] $end
$var integer 32 3 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
1)
0(
b0 '
1&
b0 %
1$
0#
0"
b0 !
$end
#5000
0&
#10000
b1 !
b1 0
b1 -
b1000000011010010110100101 %
b1000000011010010110100101 ,
0$
b1 2
b10 /
1&
b1000000011010010110100101 '
b1000000011010010110100101 +
1*
0)
#15000
0&
#20000
b10 !
b10 0
b10 -
b11 /
b10 2
1&
b1011101110111011 '
b1011101110111011 +
#25000
0&
#30000
b11 !
b11 0
b11 -
b100 /
b11 2
1&
b10000000000000001 '
b10000000000000001 +
#35000
0&
#40000
b10 !
b10 0
b10 -
b1011101110111011 %
b1011101110111011 ,
b1 1
b10 .
b11 /
1&
1(
0*
#45000
0&
#50000
b10000000000000001 %
b10000000000000001 ,
b10 1
b100 2
b101 /
b11 .
1&
b1000000001100110011001100 '
b1000000001100110011001100 +
1*
#55000
0&
#60000
b1 !
b1 0
b1 -
b1000000001100110011001100 %
b1000000001100110011001100 ,
b11 1
b100 /
b100 .
1&
0*
#65000
0&
#70000
b0 !
b0 0
b0 -
1#
b0 %
b0 ,
1$
b100 1
1&
#75000
0&
#80000
0#
1&
0(
#85000
0&
#90000
1&
#95000
0&
#100000
1&
#105000
0&
#110000
1&
#115000
0&
#120000
1&
