//              Copyright 2006-2008 Mentor Graphics Corporation
//                           All Rights Reserved.
//
//              THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY
//            INFORMATION WHICH IS THE PROPERTY OF MENTOR GRAPHICS
//           CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE
//                                  TERMS.
//
//                   Questa Verification Library (QVL)
//

/*************************************************************************
*
* PURPOSE     This file is part of Questa Verification Library (QVL).
*
* DESCRIPTION This monitor checks the PCI Express interface for compliance
*             with PCI Express Base specification. 
*
* REFERENCES  PCI Express Base Specification, Revision 1.0, July 22, 2002.
*             PCI Express Base Specification, Revision 1.0a, April 15,2003.
*             PCI Express Base Specification, Revision 1.1, March 28, 2005.
*
* INPUTS
*             areset                      - Asynchronous reset, active high
*             reset                       - Synchronous reset, active high
*
*             tx_clk                      - Transmit clock.
*             tx_symbols_plus             - Transmit symbols, D+ input.
*             tx_symbols_minus            - Transmit symbols, D- input.
*                                           This input is applicable only
*                                           in serial mode of operation.
*
*             rx_clk                      - Receive clock.
*             rx_symbols_plus             - Receive symbols, D+ input.
*             rx_symbols_minus            - Receive symbols, D- input. 
*                                           This input is applicable only 
*                                           in serial mode of operation.
*       
*             skip_link_training          - When set, the monitor
*                                           does not track the link 
*                                           training sequence. The
*                                           LTSSM state machine is inactive 
*                                           and default link width is maximum
*                                           link width specified by the user.
*                                           Monitor tracks all the training 
*                                           ordered sets as well as  
*                                           other ordered sets. 
*
*             extended_sync_enable       - Extended Synch bit of the Link
*                                           control register(offset 10h).
*
*             L0s_entry_supported        - Signal which indicates whether
*                                          transition to L0s ASPM state is
*                                          supported. 
*         
*             device_control_register    - Device control register.
*                                          (Off set 08h)
*
*             device_capabilities_register - Device capabilities register.
*                                          (Off set 04h)
*
*             phy_layer_checks_disable   - Disables all the physical layer
*                                          checks.
*
*             link_layer_checks_disable  - Disables all the link layer checks.
*
*             transaction_layer_checks_disable 
*
*                                        - Disables all the transaction layer
*                                          checks.
*
*             enable_vc_id                - A logic high in a bit enables
*                                           corresponding VC ID
*
*             tc_mapped_to_vc_id_0        - TC's mapped to VC ID 0
*             tc_mapped_to_vc_id_1        - TC's mapped to VC ID 1
*             tc_mapped_to_vc_id_2        - TC's mapped to VC ID 2
*             tc_mapped_to_vc_id_3        - TC's mapped to VC ID 3
*             tc_mapped_to_vc_id_4        - TC's mapped to VC ID 4
*             tc_mapped_to_vc_id_5        - TC's mapped to VC ID 5
*             tc_mapped_to_vc_id_6        - TC's mapped to VC ID 6
*             tc_mapped_to_vc_id_7        - TC's mapped to VC ID 7
*
* MONITOR INSTANTIATION
*
*       1. In a Root complex 
*       --------------------
*
*       +---------------+                 +-----------------+
*       | ROOT COMPLEX  |  Transmit       |                 |
*       |       +---+   |  Interface      |                 |
*       |       | M |<--|---------------->|   END POINT,    |
*       |       | O |   |                 |   SWITCH,       |
*       |       | N |   |                 |      OR         |
*       |       | I |   |                 |   BRIDGE        |
*       |       | T |   |  Receive        |                 |
*       |       | O |   |  Interface      |                 |
*       |       | R |<--|<----------------|                 |
*       |       +---+   |                 |                 |
*       |               |                 |                 |
*       +---------------+                 +-----------------+
*
*       2. In an End Point :
*       --------------------
*
*       Note : The end point can be a PCI Express end point or legacy end
*              point or a PCI Express/PCI X bridge.
*
*       +---------------+                 +-----------------+
*       |  END POINT    |  Transmit       |                 |
*       |       +---+   |  Interface      |                 |
*       |       | M |<--|---------------->|   ROOT COMPLEX  |
*       |       | O |   |                 |      OR         |
*       |       | N |   |                 |    SWITCH       |
*       |       | I |   |                 |                 |
*       |       | T |   |  Receive        |                 |
*       |       | O |   |  Interface      |                 |
*       |       | R |<--|<----------------|                 |
*       |       +---+   |                 |                 |
*       |               |                 |                 |
*       +---------------+                 +-----------------+
*
*       3. In a Switch :  
*       ----------------
*
*       Monitor instantiated in the downstream port of the switch.
*
*       +---------------+                 +-----------------+ 
*       | SWICTH        |  Transmit       |                 |
*       |       +---+   |  Interface      |                 | 
*       |       | M |<--|---------------->|   END POINT     |
*       |       | O |   |                 |     OR          | 
*       |       | N |   |                 |   BRIDGE        |
*       |       | I |   |                 |                 | 
*       |       | T |   |  Receive        |                 |
*       |       | O |   |  Interface      |                 | 
*       |       | R |<--|<----------------|                 |
*       |       +---+   |                 |                 | 
*       |               |                 |                 |
*       +---------------+                 +-----------------+
*
*       Monitor instantiated in the upstream port of the switch.
*
*       +---------------+                 +-----------------+  
*       | SWICTH        |  Transmit       |                 | 
*       |       +---+   |  Interface      |                 |  
*       |       | M |<--|---------------->|   ROOT COMPLEX  |
*       |       | O |   |                 |                 | 
*       |       | N |   |                 |                 |
*       |       | I |   |                 |                 |  
*       |       | T |   |  Receive        |                 | 
*       |       | O |   |  Interface      |                 |  
*       |       | R |<--|<----------------|                 | 
*       |       +---+   |                 |                 |  
*       |               |                 |                 | 
*       +---------------+                 +-----------------+  
*
* LAST MODIFIED DATE : Sep 30, 2005 
*
**************************************************************************/

`ifdef ZiCwDebug
`define ZiCwDebugDelay1 #1
`define ZiCwQuietIfNoCwDebug
`else
`define ZiCwDebugDelay1
`define ZiCwQuietIfNoCwDebug -quiet
`endif //ZiCwDebug

`ifdef QVL_SVA_INTERFACE
`define qvlmodule interface
`define qvlendmodule endinterface
`else
`define qvlmodule module
`define qvlendmodule endmodule
`endif


`ifdef QVL_ASSERT_ON
`define OVL_ASSERT_ON
`define OVL_SVA
`endif

`ifdef QVL_COVER_ON
  `ifdef QVL_SV_COVERGROUP_OFF
    // Do nothing
  `else
    `define QVL_SV_COVERGROUP
  `endif
  `ifdef QVL_MW_FINAL_COVER_OFF
    // Do nothing
  `else
    `define QVL_MW_FINAL_COVER
  `endif
`endif

`qvlmodule qvl_pci_express_monitor (
				 reset,
				 areset,
				 tx_clk,
				 tx_symbols_plus,
                                 tx_symbols_minus,
				 rx_clk,
				 rx_symbols_plus,
                                 rx_symbols_minus,
                                 skip_link_training,
				 extended_sync_enable,
				 device_control_register,
				 device_capabilities_register,
				 L0s_entry_supported,
				 phy_layer_checks_disable,
				 link_layer_checks_disable,
				 transaction_layer_checks_disable,
				 enable_vc_id,
				 tc_mapped_to_vc_id_0,
				 tc_mapped_to_vc_id_1,
				 tc_mapped_to_vc_id_2,
				 tc_mapped_to_vc_id_3,
				 tc_mapped_to_vc_id_4,
				 tc_mapped_to_vc_id_5,
				 tc_mapped_to_vc_id_6,
				 tc_mapped_to_vc_id_7
				 );

  // Parameter Constraints_Mode = 1, will configure some checks in this
  // monitor as constraints during 0-In Search.
 
  parameter Constraints_Mode = 0;
  wire [31:0] pw_Constraints_Mode = Constraints_Mode;

  // Parameter PCI_EXPRESS_DEVICE_TYPE specifies the device type where the 
  // monitor is instantiated. This parameter has to be set based on the 
  // PCI Express device in which monitor is instantiated.
  // 
  // Parameter value         Device
  //     0                   PCI Express end point.
  //     1                   Legacy PCI Express end point.
  //     4                   PCI Express Root Complex.
  //     5                   PCI Express switch, upstream port.
  //     6                   PCI Express switch, downstream port.
  //     7                   PCI Express to PCI/PCI-X bridge.
  //
  // By default, monitor is instantiated on the PCI Express end point
  // This information along with the Constraints_Mode will decide which checks
  // are to be turned into constraints during 0-In Search.
 
  parameter PCI_EXPRESS_DEVICE_TYPE = 0;
  wire [31:0] pw_PCI_EXPRESS_DEVICE_TYPE = PCI_EXPRESS_DEVICE_TYPE;

  // Parameter INTERFACE_TYPE specifies whether the input to the PCI Express
  // device is serial 10B symbols or parallel 10B symbols. 
  // Set this to 1 if the input to the PCI Express device is parallel 10B
  // symbols. By default, the input to the PCI Express device is serial 10B
  // symbols.

  parameter INTERFACE_TYPE = 0; 
  wire [31:0] pw_INTERFACE_TYPE = INTERFACE_TYPE;

  // Parameter MAX_LINK_WIDTH specifies the maximum width supported by the
  // PCI Express link. The link widths supported are 1,2,4,8,12,16 and 32.

  parameter MAX_LINK_WIDTH = 1;                                            
  wire [31:0] pw_MAX_LINK_WIDTH = MAX_LINK_WIDTH;

  // Parameter DOUBLE_DATA_RATE specifies the active edge of the tx_clk/rx_clk.
  // Set this parameter to 1 if tx_clk/rx_clk is active on both the edges.
  // Set this parameter to 0 if tx_clk/rx_clk is active on only rising edge.
  // By default, tx_clk/rx_clk is active on only one edge.

  parameter DOUBLE_DATA_RATE = 0;
  wire [31:0] pw_DOUBLE_DATA_RATE = DOUBLE_DATA_RATE;

  // Parameter MAX_REQUESTS_ADDR_WIDTH specifies the number of address bits
  // required to address the outstanding requests. This parameter in turn
  // configures the maximum number of outstanding requests. By default, the
  // maximum number of outstanding requests can be 32.
 
  parameter MAX_REQUESTS_ADDR_WIDTH = 5;
  wire [31:0] pw_MAX_REQUESTS_ADDR_WIDTH = MAX_REQUESTS_ADDR_WIDTH;

  // Parameter ELECTRICAL_IDLE_VAL specifies the 10 bit value which
  // indicates the electrical idle condition of the bus. This 10 bit
  // value specifies that the PCI Express bus is in electrical idle.
  // By default, a bit pattern of '0000000000' is considered to be electrical
  // idle condition.  
 
  parameter ELECTRICAL_IDLE_VAL = 0;
  wire [31:0] pw_ELECTRICAL_IDLE_VAL = ELECTRICAL_IDLE_VAL;
  
  // Parameter RESERVED_FIELD_CHECK_ENABLE configures the monitor to track the
  // reserved field of the transaction layer packets (TLPs), Data link layer
  // packets and other reserved fields. Set this parameter to 1 if the monitor
  // has to track for any non zero value in the reserved fields. By default,
  // the monitor does not tracks for existence of non zero value in the reserved
  // field.

  parameter RESERVED_FIELD_CHECK_ENABLE = 1;
  wire [31:0] pw_RESERVED_FIELD_CHECK_ENABLE = RESERVED_FIELD_CHECK_ENABLE;

  // Parameter VENDOR_SPECIFIC_ENCODING_ENABLE = 0 configures the monitor to
  // allow the usage of vendor specific encodings in the DLL packet type as
  // well as the vendor specific message codes.

  parameter VENDOR_SPECIFIC_ENCODING_ENABLE = 0;
  wire [31:0] pw_VENDOR_SPECIFIC_ENCODING_ENABLE = 
					     VENDOR_SPECIFIC_ENCODING_ENABLE;

  parameter OVERRIDE_TIMER_VALUE = 0;
  wire [31:0] pw_OVERRIDE_TIMER_VALUE = OVERRIDE_TIMER_VALUE;

  parameter REPLAY_TIMER_VALUE = 711;
  wire [31:0] pw_REPLAY_TIMER_VALUE = REPLAY_TIMER_VALUE;

  parameter ACKNAK_TIMER_VALUE = 237;
  wire [31:0] pw_ACKNAK_TIMER_VALUE = ACKNAK_TIMER_VALUE;

  // Parameter MIN_TS1_COUNT configures the minimum number of TS1 ordered sets
  // that must be transmitted before transitioning into Polling.Configuration
  // state from Polling.active state.

  parameter MIN_TS1_COUNT = 1024;
  wire [31:0] pw_MIN_TS1_COUNT = MIN_TS1_COUNT;

  // Parameter DESKEW_SUPPORT configures the monitor to support multi lane
  // deskew on the receive side. By default, multi lane deskew is not 
  // supported.

  parameter DESKEW_SUPPORT = 0;
  wire [31:0] pw_DESKEW_SUPPORT = DESKEW_SUPPORT;

  // Parameter VC_SUPPORT configures the TC/VC mapping.
  // By default, only VC0 is supported and all the TC's are mapped to VC0.
  // Set this parameter to 1, to support all the VC's and one to one
  // mapping between TC and VC. I,e TC0/VC0, TC1/VC1, TC2/VC2 ....
  // Set this parameter to 2, to enable required VC's and to specify the TC/VC
  // mapping through ports.

  parameter VC_SUPPORT = 0;
  wire [31:0] pw_VC_SUPPORT = VC_SUPPORT;

  // Parameter HOT_PLUG_MESSAGE_ENABLE allows hot plug signaling messages.
  // By default, monitor does not allow the transmission of hot plug
  // signaling messages as per PCIE 1.1 specification.

  parameter HOT_PLUG_MESSAGE_ENABLE = 0;

  // Parameter TX_SKEW_SUPPORT configures the monitor to support skew on
  // transmit lanes. By default, skew on transmit lanes is not supported.

  parameter TX_SKEW_SUPPORT = 0;

  // Parameter ENABLE_DATA_PLUS_MINUS_CHECK configures the monitor to
  // check whether the symbol_data_plus and symbol_data_minus signals
  // are properly hooked up or not. By default, this check is not done.
  // When properly hooked up, the symbol_data_plus will be either 
  // equal to symbol_data_minus or complementary of symbol_data_minus.

  parameter ENABLE_DATA_PLUS_MINUS_CHECK = 0;

  parameter ZI_PORT_WIDTH = (INTERFACE_TYPE == 0) ? MAX_LINK_WIDTH :
			    10 * MAX_LINK_WIDTH;

  // Input declarations 

  input reset; // Global synchronous reset signal
  input areset; // Global asynchronous reset signal
  input tx_clk; // Transmit interface clock
  input [ZI_PORT_WIDTH - 1 :0] tx_symbols_plus;
  input [ZI_PORT_WIDTH - 1 :0] tx_symbols_minus;  
  input rx_clk; // Receive clock
  input [ZI_PORT_WIDTH - 1 :0] rx_symbols_plus;
  input [ZI_PORT_WIDTH - 1 :0] rx_symbols_minus;

  input skip_link_training;
  input [15:0] device_control_register;
  input [31:0] device_capabilities_register;
  input extended_sync_enable;
  input L0s_entry_supported;
  input phy_layer_checks_disable;
  input link_layer_checks_disable;
  input transaction_layer_checks_disable;

  input [7:0] enable_vc_id;
  input [7:0] tc_mapped_to_vc_id_0;
  input [7:0] tc_mapped_to_vc_id_1;
  input [7:0] tc_mapped_to_vc_id_2;
  input [7:0] tc_mapped_to_vc_id_3;
  input [7:0] tc_mapped_to_vc_id_4;
  input [7:0] tc_mapped_to_vc_id_5;
  input [7:0] tc_mapped_to_vc_id_6;
  input [7:0] tc_mapped_to_vc_id_7;


  // Internal parameter declarations

  parameter ZI_SYMBOL_DATA_WIDTH = (INTERFACE_TYPE) ? 10 : 1;
 
  // Register declarations

  reg tx_posedge_toggle;
  reg tx_negedge_toggle;
  reg rx_posedge_toggle;
  reg rx_negedge_toggle;
  reg tx_lane_reverse_posedge;
  reg tx_lane_reverse_negedge;
  reg [MAX_LINK_WIDTH * 8 - 1:0] temp_int_tx_descrambled_data;
  reg rx_lane_reverse_posedge;
  reg rx_lane_reverse_negedge;
  reg [MAX_LINK_WIDTH * 8 - 1:0] temp_int_rx_descrambled_data;

  // Register declarations for gate signals

  reg [31:0] tx_clk_gate_lane;
  reg [31:0] rx_clk_gate_lane;

  // Register parameter_checks_active ensures that the
  // checks on the parameter fires only once.

  reg parameter_checks_active;

  reg [7:0] tx_n_fts_temp;
  reg [7:0] rx_n_fts_temp;
  reg tx_n_fts_field_not_same;
  reg rx_n_fts_field_not_same;

  // Register declarations for deskew support

  reg data_aligned_posedge; // Indicates that the data is aligned.
  reg r_data_aligned_posedge;
  reg [3:0] valid_bit_count_posedge;
  reg [31:0] active_lanes_bitmap_posedge;
 
  reg data_aligned_negedge;
  reg r_data_aligned_negedge;
  reg [3:0] valid_bit_count_negedge;
  reg [31:0] active_lanes_bitmap_negedge;

  reg tx_data_aligned_posedge;
  reg r_tx_data_aligned_posedge;
  reg [3:0] tx_valid_bit_count_posedge;
  reg [31:0] tx_active_lanes_bitmap_posedge;

  reg tx_data_aligned_negedge;
  reg r_tx_data_aligned_negedge;
  reg [3:0] tx_valid_bit_count_negedge;
  reg [31:0] tx_active_lanes_bitmap_negedge;

  // Wire declarations

  // Transmit interface signals. All these signals are outputs from the
  // lane receiver modules. Each bit corresponds to a lane receiver
  // module instantiation.

  wire [31:0] tx_d_or_k_code; // Asserted when a K code is detected. 
  wire [31:0] tx_valid_code; // Asserted whenever a valid 10b code is detected.
  wire [31:0] tx_current_rd; // Running disparity
  wire [31:0] tx_eidle; // Asserted when electrical idle is detected.
  wire [31:0] tx_10b_code_violation; // When deasserted this bit will indicate
                                     // that a 10B code violation has occurred.
  wire [31:0] xmtd_skp_os; // Asserted when a SKP ordered set is detected.
  wire [31:0] xmtd_idle_os; // Asserted when a IDL ordered set is detected.
  wire [31:0] xmtd_fts_os; // Asserted when a FTS ordered set is detected.
  wire [31:0] xmtd_ts1; // Asserted when a TS1 ordered set is detected.
  wire [31:0] xmtd_ts2; // Asserted when a TS2 ordered set is detected.
  wire [31:0] xmtd_lane_num; // Asserted when a valid lane number is 
                             // detected in TS1/TS2 ordered set.
  wire [31:0] xmtd_link_num; // Asserted when a valid link number is 
			     // detected in TS1/TS2 ordered set.
  wire [31:0] xmtd_reset; // Asserted when the reset bit in the TS1/TS2 

  wire [31:0] xmtd_loopback; // Asserted when loopback bit is set in TS1/TS2
  wire [31:0] xmtd_disable; // Asserted when disable bit is set in the TS1/TS2
  wire [31:0] xmtd_no_scramble; // Asserted when disable scrambling is set 
				// in TS1/TS2
  wire [31:0] xmtd_idle_data; // Asserted when idle data is detected.
  wire [31:0] xmtd_comp_pattern;  // Asserted when compliance pattern 
				  // is detected.
  wire xmting_dllp_tlp; // Asserted when a DLLP or a TLP is on the link.

  // Receive interface signals. All these signals are outputs from the
  // lane receiver modules. Each bit corresponds to a lane receiver 
  // module instantiation. 
 
  wire [31:0] rx_d_or_k_code; // Asserted when a K code is detected.
  wire [31:0] rx_valid_code; // Asserted whenever a valid 10b code is detected.
  wire [31:0] rx_current_rd; // Running disparity  
  wire [31:0] rx_eidle; // Asserted when electrical idle is detected.
  wire [31:0] rx_10b_code_violation; // When deasserted this bit will indicate
                                     // that a 10B code violation has occurred. 
  wire [31:0] rcvd_skp_os; // Asserted when a SKP ordered set is detected.
  wire [31:0] rcvd_idle_os; // Asserted when a IDL ordered set is detected.
  wire [31:0] rcvd_fts_os; // Asserted when a FTS ordered set is detected.
  wire [31:0] rcvd_ts1; // Asserted when a TS1 ordered set is detected.
  wire [31:0] rcvd_ts2; // Asserted when a TS2 ordered set is detected.
  wire [31:0] rcvd_lane_num; // Asserted when a valid lane number is 
                             // detected in TS1/TS2 ordered set.
  wire [31:0] rcvd_link_num; // Asserted when a valid link number is
                             // detected in TS1/TS2 ordered set. 
  wire [31:0] rcvd_reset; // Asserted when the reset bit in the TS1/TS2 
 
  wire [31:0] rcvd_loopback; // Asserted when loopback bit is set in TS1/TS2
  wire [31:0] rcvd_disable; // Asserted when disable bit is set in the TS1/TS2
  wire [31:0] rcvd_no_scramble; // Asserted when disable scrambling is set 
				// in TS1/TS2
  wire [31:0] rcvd_idle_data; // Asserted when idle data is detected. 
  wire [31:0] rcvd_comp_pattern;  // Asserted when compliance pattern 
				  // is detected.
  wire rcving_dllp_tlp; // Asserted when a DLLP or a TLP is on the link.

  wire [32 *10 - 1:0] tx_10b_data;
  wire [32 *10 - 1:0] rx_10b_data;
  wire [32 * 8 - 1:0] tx_8b_decoded_data;
  wire [32 * 8 - 1:0] rx_8b_decoded_data;
  wire [32 * 8 - 1:0] tx_descrambled_data;
  wire [32 * 8 - 1:0] rx_descrambled_data;
  wire [32 * 8 - 1:0] tx_n_fts;
  wire [32 * 8 - 1:0] rx_n_fts;

  wire [MAX_LINK_WIDTH * 8 - 1:0] int_tx_descrambled_data;
  wire [MAX_LINK_WIDTH * 8 - 1:0] int_rx_descrambled_data;
  wire [MAX_LINK_WIDTH - 1:0] int_tx_eidle;
  wire [MAX_LINK_WIDTH - 1:0] int_tx_10b_code_violation;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_skp_os;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_idle_os;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_fts_os;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_ts1;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_ts2;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_lane_num;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_link_num;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_reset;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_loopback;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_disable;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_no_scramble;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_idle_data;
  wire [MAX_LINK_WIDTH - 1:0] int_xmtd_comp_pattern;
  wire [MAX_LINK_WIDTH - 1:0] int_tx_valid; 
  wire [MAX_LINK_WIDTH - 1:0] int_tx_d_or_k_code; 
 
  wire [MAX_LINK_WIDTH - 1:0] int_rx_valid;         
  wire [MAX_LINK_WIDTH - 1:0] int_rx_d_or_k_code;
  wire [MAX_LINK_WIDTH - 1:0] int_rx_eidle;
  wire [MAX_LINK_WIDTH - 1:0] int_rx_10b_code_violation;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_skp_os;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_idle_os;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_fts_os;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_ts1;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_ts2;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_lane_num;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_link_num;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_reset;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_loopback;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_disable;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_no_scramble;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_idle_data;
  wire [MAX_LINK_WIDTH - 1:0] int_rcvd_comp_pattern;

  wire [32 * ZI_SYMBOL_DATA_WIDTH - 1:0] int_tx_symbols_p;
  wire [32 * ZI_SYMBOL_DATA_WIDTH - 1:0] int_tx_symbols_n;
  wire [32 * ZI_SYMBOL_DATA_WIDTH - 1:0] int_rx_symbols_p;
  wire [32 * ZI_SYMBOL_DATA_WIDTH - 1:0] int_rx_symbols_n;

  wire tx_level_select; // Transmit level select signal
  wire rx_level_select; // Receive level select signal

  wire [31:0] tx_lane_0_detected; // A logic high on any one of the bits 
				  // indicate that lane 0 is detected on 
				  // that lane 
  wire [31:0] rx_lane_0_detected; // A logic high on any one of the bits 
				  // indicate that lane 0 is detected on 
				  // that lane

  wire tlp_xmtd_tx; // TLP transmitted
  wire dllp_xmtd_tx; // DLLP transmitted
  wire [2:0] dllp_count_tx; // DLLPs transmitted in a symbol time
  wire [1:0] tlp_count_tx; // TLPs transmitted in a symbol time
  wire nullified_tlp_xmtd_tx; // Nullified TLP is transmitted
  wire tx_inc_sdp_stp;
  wire tx_inc_pad;
  wire tx_inc_end;
  wire tx_inc_stp_on_non_zero_lane;
 
  wire tlp_xmtd_rx; // TLP received 
  wire dllp_xmtd_rx; // DLLP received
  wire [2:0] dllp_count_rx; // DLLPs received in a symbol time
  wire [1:0] tlp_count_rx; // TLPs received in a symbol time
  wire nullified_tlp_xmtd_rx; // Nullified TLP is transmitted 
  wire rx_inc_sdp_stp; 
  wire rx_inc_pad;
  wire rx_inc_end; 
  wire rx_inc_stp_on_non_zero_lane;

  wire [1:0] rx_tlp_detected; // A TLP is detected
  wire [69:0] rx_tlp_pkt1; // TLP packet 1 contents
  wire [69:0] rx_tlp_pkt2; // TLP packet 2 contents
  wire [1:0] rx_malformed_tlp; // Malformed TLP
  wire [1:0] tx_tlp_detected;
  wire [69:0] tx_tlp_pkt1;
  wire [69:0] tx_tlp_pkt2;
  wire [1:0] tx_malformed_tlp;
  wire [1:0] tx_tlps_with_digests; // TLPs with TLP digest detected
  wire [1:0] tx_tlps_with_ecrc; // TLPs with ECRC detected
  wire [1:0] rx_tlps_with_digests;
  wire [1:0] rx_tlps_with_ecrc;
 
  wire tx_lane_reverse; // Lane reversal on transmit interface
  wire rx_lane_reverse; // Lane reversal on receive interface
 
  wire link_width_negotiated; 
  wire [5:0] link_width;
  wire [31:0] link_width_bitmap;
  wire phy_status;
  wire dll_status;
  wire [1:0] tx_retry_progress;
  wire [1:0] rx_retry_progress;
  wire [1:0] xmtd_lcrc_error;
  wire [1:0] rcvd_lcrc_error;

  // Statistics
  wire tx_dllp_ack_detected;
  wire tx_dllp_ack_ended;
  wire tx_dllp_nak_detected;
  wire tx_dllp_nak_ended;
  wire tx_dllp_pm_enter_L1_detected;
  wire tx_dllp_pm_enter_L1_ended;
  wire tx_dllp_pm_enter_L23_detected;
  wire tx_dllp_pm_enter_L23_ended;
  wire tx_dllp_pm_active_req_L0s_detected;
  wire tx_dllp_pm_active_req_L0s_ended;
  wire tx_dllp_pm_active_req_L1_detected;
  wire tx_dllp_pm_active_req_L1_ended;
  wire tx_dllp_pm_request_ack_detected;
  wire tx_dllp_pm_request_ack_ended;
  wire tx_dllp_vendor_specific_detected;
  wire tx_dllp_vendor_specific_ended;
  wire tx_dllp_initfc1_p_detected;
  wire tx_dllp_initfc1_p_ended;
  wire tx_dllp_initfc1_np_detected;
  wire tx_dllp_initfc1_np_ended;
  wire tx_dllp_initfc1_cpl_detected;
  wire tx_dllp_initfc1_cpl_ended;
  wire tx_dllp_initfc2_p_detected;
  wire tx_dllp_initfc2_p_ended;
  wire tx_dllp_initfc2_np_detected;
  wire tx_dllp_initfc2_np_ended;
  wire tx_dllp_updatefc_p_detected;
  wire tx_dllp_updatefc_p_ended;
  wire tx_dllp_updatefc_np_detected;
  wire tx_dllp_updatefc_np_ended;
  wire tx_dllp_updatefc_cpl_detected;
  wire tx_dllp_updatefc_cpl_ended;
  wire tx_detected_dllp_pkt_valid;
  wire [63:0] tx_detected_dllp_pkt;
  wire tx_ended_dllp_pkt_valid;
  wire [63:0] tx_ended_dllp_pkt;
  wire [11:0] tx_current_expected_tlp_seq_num;
  wire [11:0] tx_ack_nak_sequence_number_of_dllp;
  wire vc_tlp_transmitted;

  wire rx_dllp_ack_detected;
  wire rx_dllp_ack_ended;
  wire rx_dllp_nak_detected;
  wire rx_dllp_nak_ended;
  wire rx_dllp_pm_enter_L1_detected;
  wire rx_dllp_pm_enter_L1_ended;
  wire rx_dllp_pm_enter_L23_detected;
  wire rx_dllp_pm_enter_L23_ended;
  wire rx_dllp_pm_active_req_L0s_detected;
  wire rx_dllp_pm_active_req_L0s_ended;
  wire rx_dllp_pm_active_req_L1_detected;
  wire rx_dllp_pm_active_req_L1_ended;
  wire rx_dllp_pm_request_ack_detected;
  wire rx_dllp_pm_request_ack_ended;
  wire rx_dllp_vendor_specific_detected;
  wire rx_dllp_vendor_specific_ended;
  wire rx_dllp_initfc1_p_detected;
  wire rx_dllp_initfc1_p_ended;
  wire rx_dllp_initfc1_np_detected;
  wire rx_dllp_initfc1_np_ended;
  wire rx_dllp_initfc1_cpl_detected;
  wire rx_dllp_initfc1_cpl_ended;
  wire rx_dllp_initfc2_p_detected;
  wire rx_dllp_initfc2_p_ended;
  wire rx_dllp_initfc2_np_detected;
  wire rx_dllp_initfc2_np_ended;
  wire rx_dllp_initfc2_cpl_detected;
  wire rx_dllp_initfc2_cpl_ended;
  wire rx_dllp_updatefc_p_detected;
  wire rx_dllp_updatefc_p_ended;
  wire rx_dllp_updatefc_np_detected;
  wire rx_dllp_updatefc_np_ended;
  wire rx_dllp_updatefc_cpl_detected;
  wire rx_dllp_updatefc_cpl_ended;
  wire rx_detected_dllp_pkt_valid;
  wire [63:0] rx_detected_dllp_pkt;
  wire rx_ended_dllp_pkt_valid;
  wire [63:0] rx_ended_dllp_pkt;
  wire [11:0] rx_current_expected_tlp_seq_num;
  wire [11:0] rx_ack_nak_sequence_number_of_dllp;
  wire vc_tlp_received;

  wire [11:0] tx_num_outstanding_tlps;
  wire tx_incr_detected_duplicate_tlp;
  wire tx_incr_ended_duplicate_tlp;

  wire [11:0] rx_num_outstanding_tlps;
  wire rx_incr_detected_duplicate_tlp;
  wire rx_incr_ended_duplicate_tlp;

  wire [15:0] tx_replay_timer;
  wire [15:0] tx_acknak_timer;

  wire [15:0] rx_replay_timer;
  wire [15:0] rx_acknak_timer;

  wire [7:0] link_number_tx;
  wire [7:0] link_number_rx;

  wire disable_descramble;

  // Wire declarations for deskew

  wire deskew_fifo_flush; // To flush the deskew fifo
  wire deskew_fifo_read;
  wire deskew_fifo_read_temp;
  wire data_not_aligned; // Indicates that the data is not aligned.
  wire [31:0] deskew_fifo_full; // Full flag from deskew FIFOs.
  wire [31:0] com_read_from_fifo; // Asserted when COM is read from deskew FIFO
  wire [31:0] deskew_fifo_empty; // Empty flag from deskew FIFOs.
  wire fifo_empty; // Asserted when any of the deskew FIFOs are empty.
  wire [MAX_LINK_WIDTH - 1:0] masked_bitmap;
  wire com_read_from_all_lanes;
  wire data_aligned;
  wire r_data_aligned;
  wire [3:0] valid_bit_count;
  wire [31:0] active_lanes_bitmap;
  wire com_on_consecutive_lanes;

  // Wire declarations for transmit deskew

  wire tx_deskew_fifo_flush; // Flush the transmit FIFOs
  wire tx_deskew_fifo_read; // Enable reading of transmit FIFO
  wire tx_deskew_fifo_read_temp;
  wire tx_data_not_aligned;
  wire [31:0] tx_deskew_fifo_full;
  wire [31:0] tx_com_read_from_fifo;
  wire [31:0] tx_deskew_fifo_empty;
  wire tx_fifo_empty;
  wire [MAX_LINK_WIDTH - 1:0] tx_masked_bitmap;
  wire tx_data_aligned;
  wire r_tx_data_aligned;
  wire tx_com_read_from_all_lanes;
  wire [3:0] tx_valid_bit_count;
  wire [31:0] tx_active_lanes_bitmap;
  wire tx_com_on_consecutive_lanes;

  // Wire declarations for Power Management 

  wire xmtd_pm_active_state_nak_tlp;
  wire xmtd_pm_pme_tlp;
  wire xmtd_pme_turn_off_tlp;
  wire xmtd_pme_to_ack_tlp;
  wire [2:0] xmtd_pm_enter_command_flag;
  
  wire rcvd_pm_active_state_nak_tlp;
  wire rcvd_pm_pme_tlp; 
  wire rcvd_pme_turn_off_tlp;
  wire rcvd_pme_to_ack_tlp;
  wire [2:0] rcvd_pm_enter_command_flag;

  wire eidle_detected_tx;
  wire eidle_detected_rx;

  // Integer declarations

  integer index, index1, i, j;

  //-------------------------------------------------------------
  // Internal wires for TC/VC Mapping
  //------------------------------------------------------------

  wire [7:0] enable_vc_id_real;
  wire [7:0] tc_mapped_to_vc_id_0_real;
  wire [7:0] tc_mapped_to_vc_id_1_real;
  wire [7:0] tc_mapped_to_vc_id_2_real;
  wire [7:0] tc_mapped_to_vc_id_3_real;
  wire [7:0] tc_mapped_to_vc_id_4_real;
  wire [7:0] tc_mapped_to_vc_id_5_real;
  wire [7:0] tc_mapped_to_vc_id_6_real;
  wire [7:0] tc_mapped_to_vc_id_7_real;
  wire [7:0] tc_mapped_bitmap;
  wire compliance_check_enable;

  //-------------------------------------------------------------

//`ifxdef ZI_FOR_SEARCH
//  Currently not Supported for Search
//`endxif

`protected

    MTI!#Z_=ORz#EVRRX=^_A4[=3eBw;>G,Cj51k[G;T#7"n{a'YGiR*uRrD?qiCpv7**@vrOj$3G7#
    5j<}#$O~N-rJQ1+!u>|pmHjo;sKeW-nW1[[n[XBIT{?AGz7zAr@m'KJz,n1)p@n-a9m{m}2w5{0I
    aQ\]Q''^r^@[mG5Frjp2#ROx3pzrKTap%;DQsC{n3Z=pX<,R$!^sJmxua_77PAs@OCKnsI*BorxV
    o.Vv,pIZ\w\Y\}?7v@H<Tm:{xTr~C}TxYnprTC^?O*A_$l!KUnZl_X!DlY*BnY=QW<-DOo[i*+~>
    XT'U'QIj@pi@x,aLb"knOp\J@7G5AxnnI'$sis'a;ERKU]i=#Xs!_xs1Ep~j=C}3~J_,!+l#}As<
    eD~Bsud$oI+IjB72lU#IKo+y13xiH_CQ<CUUlCVpOm=]?\Q{!,'Osv5O2H7k_<Kp_[\\deiJ[]@Y
    WxKrVCkvZB,{BG^R-irWjkDWe^xmlj^s^2Q]^E1A7e{KB?8[I*=~$Y5e]_E|IEkD$HnUxX[!QeGU
    &'[AAG<{GWCO<GJWV\AAa2>@\HOn$$#v#[>BJus1^VBWm^^YD9=mqD{pkR?&VvJB*x!{Fo\Y\]JX
    rk=eIH\TE=R~5V<a!?e^_'Qu;]\rv(\W!u*/on_]N!sK![?ux_s+D<Bvu-jzu1Qk<5N@xTku_1},
    D?@THxkO~7A7!*<BHA'XXs7O3,zij^~Exnw^,ooZ1#I0a1onQ92V<2lCj-~wHBo'mr3$1^xr2*GZ
    [exG-DKRH\"}BBpi_[uTEZ\XUZ2Kj^>?+x3}~$uuouHjO1>E,!+G*DC0^U{H3=,}SZD!^~AY]2Uj
    U\G$3\j-+i\s{*o=?j]}3KY-[g>=C_<=T\WY'[pj$}K{W^,R#;f+Ts[*31=\orW+{<D?lw}YER=>
    ={I]$KX21B[X7YW=UWA8,;o_35#_0'-DT$ek[Nle=^VW77QVEIVKKeS<7z5{D@jY2uvE<_W*|^!*
    w]=x_\zk5>>IQ)x?^DLd/&e^-THO]=T]]{DlH2v!>'{$BC]izej\3TaI,zG'am^W1oD_^HUOmr*#
    C\w_E@~_A<7p2s]pp+B?Z^Su1YR#*#].gs7#</Q_DaCu'GE!'X[,_s;7-r0*>X$7Jn[5Y!HVA[n[
    bxmx-~awxzw5U^+Zk5J1:^;A't{TDE&T+K3[Kj=Q]!ZE-{KVrQTN~ru1Xn]5]XA+jOACH_oiqC-\
    !V*G*^^rTax@$l-Kp5{Ol~X^]p+lUv?T3EB;Xz'kG<,-$c5*VDxKn-#-px&XXpVzE?[|\n*JH_<n
    2RV!Vs?~HpEJOx?p3p#Edu>rJ[,*JsRn#Lkj}BO*CxQ{~W_yc4]X5syfoZ++$3vpgju*OjJI=Y^A
    l\p^^YT=zEp~QIV$uneoTp=2ww=-*Bz-oa{W3+x2'0[@pe2o[=O+w7_2aa-+J2-<mBjD;kh,=1]n
    '--/7u]vsV@jBb{]{+pziC*BiBuQ$_X1YK#zR7#>DvXUY2Vg-(:Ri!\(<O3_j_,i*HX-Ws<'ooHe
    MI>r\WQl-\vmn>']2aQ@lK{'w1Oe*Tzx\7I+~WY@jn'V7H[}[Zo!rR=5AGn7G9Ts?l@O'\dGHnr[
    *rzyYo$EUXY@rW>>szz1s*ZoGWnA7B!@3aJ,Z5]xmax2aAj~GwIpr7ZJqMp@~Z{>HJ7u\{V,~~zB
    JamRIr'Bse,KEnt-]THNw'<uY4]TEpB{X5,3VuRin*J5jT}RjH1C?$?[-@o]in}>n*X5zvMH'T_U
    -wTJo-Va1-C7jA=!XGj!1JHioA^%!v~o*H[o-Ij[GiJk/R1;x\zY2m*k'UOX$O@~U]TYum}irw1S
    =mV1hqw5VT3hrR=UQE&!YvC}w1\la-e{7V[zT>CL7m$n|,1j,*@V?z|Fe-eAvm>@<Do#oC?$~X,[
    V^mZqO1*3I!G=QrQxrARW8>snV^Y>OpI*$}KpI$--C?Saou}$HQ{wQ~a+XnA'9\;ewP[HW1B#{3(
    iOiTjZW2]v'[KDnW5]+nT9}*Eei+z}$}@$>x,;De[{'}OndIKxk57<Bxe]3Ymvvi5QioQiXa_{u{
    z!$7zi+#1\aJs#YjmAY<>_+spk?,?DiI]ovvR7[1Ykr},-K}p'Aaep*Bo;'n>Jo5vKK[AOJ~Q~=X
    s=#1vH=}j_sy]@Q^-Tn^oGX$zvxoVn<=.}K'{BBr^}l!1z'+*H[B#x@XQUB^lJ+{V"}VAYIdJovx
    ]HT~w+2[@RJ!Wwa*@V^>rEoGPRsk\C-o],CJDSGD}<Imo}ECQzV^v=k$k\2Ck_QmE@G]J'>U,*;n
    <2e:uQ{?Y7l+>a<@5uRG*7u?N2Vi@[QJD1rH;we1+'m$18Zj@GYRWX[1,D=;A$3lj}eU~EAX-=$z
    52;BOuM=]^lsZUK9?CkGECaa~o1uXx#J.@v\\0\HZu4-wGW,G]Bn1+U_D_QrpA^_@oHHo<=VD[$t
    r[;Hy*e7-/,poY_=K=^v,exknnmIQ!G1Izqlo$p@{5I|r5,p64X8$H'^Qz~;!+opQ,2WA{JKQB:M
    [2BZ^OAD;IBC,w_'lE!GH$X\:;5AQr3j7=#{XKwKe'x2**?Zmj+^>,zRErWVivoxE'?}-R^2#{o-
    Y1VYHB@DVp2uODAGRQG7jKDo=WRi=D6%-BsWDe-XR5<@-<HAG>w{U5vCTsa7=Qo]UaKvL[JGeHTQ
    $3}n7u5~-R5$U2\+k\hV;QUN7p'!aH2vBji]7HN!_H=H5V2'!$oE=*kjvG^Kwv=}D;'a5C*5'#Aq
    EI^o7Uw,XsBH?emGJUC<l_]Z72U>RpK]x@BB,>s5a^v-o1K3Xj'!?+TTKA5n5aO=Z<~*sm'-jT@p
    j+~$8RAHQATO!'Iv><vK^Rk~3$UB5>wI^m,$2O}WEPUl[GGvp[>x]}GMZaa>\YX!#,apb@*VUzUj
    n,Y_so],exR\}7]3+KB'#=A1zlRkXe}Qlkj;K^w7$}Z@jmO<\iem7[DX{Cjp'|wwp#})uH*1!]CU
    cTs]X)02CXZ3R+JNo@X@N\3u,sU+^VomX_Oz<CHYuYC>ljk=E_^O]x]_-IY>-@_5\^,Oz5nopeJs
    ^+oQU;GOnG9h=a^l$3QK-s'TE!5^'Axl[Ajp>lP?]YHPo7U1+I>@iBD_ol!2:Y2K{G+j$C@v}A}'
    <1~T^O=i2lG!@BW\HieH+HBKKY\;ROsKjG',sVX*JA1O}CTT\k-JBR?Vo,n\}Q}K*1#,lzi\,uG@
    Q]$KaHriQXT{]^lA]]~3nHA*?_I~o!]R{r#ee<eBi}XT[jJ1nnYaV@(Y\!7LEwA@vKTvlB<~!Y-!
    $^2<@GZk#5oQ*U>$Jppu^#[]'?uK[XSr^u5wV3~HRkanU=UsGo[$15$<Dz3|[OCzxrX5VAR]-U@H
    %R>2OvKBC~*[Xjar[l7-eepvv$Z<k[#e}x+KDi,?D]k[eA}W@VVxQ]E2^=CU^?ekkNS<DHJF'!Kj
    d!QB!?Bvkf9}5OBFeI<}rB_[loz1ZjKz*I1$w'a2CETOOelmAp$K<Ri~:!Ba5ix!E?BZ_UI$Y;V@
    @Q!e\CY{[''+WIk!YILYoo7*\Wn:-np~c_Zoln*CoFj[O_?]p]19S$A+I!=}n[#!k$Zu+<$k^$3*
    =B)~-REv[HHf+s=mQAWzI*ox$3,i}eH=@1B=<-XTx\ap&,5G-)\xsDGpXHlE<DgBQmV,_{VkV1Zo
    j#wK*1^7Ap*[\e[J11OueIeAe;5o[oiG@~<LHXHBWA1Ep2EEija?w{@=I?K,Z\?vmH@uf/W<K]pJ
    m'o!CV'^+=\_Oz-U1~A5lXU7'xm=Z'+-~^vQxokOEHZ\WubQWBAWv>J\Ol7]vkWPBWw_xv]C^k,3
    C3YQ/G^w-JzY2wl~u{rJQY*Huu]vA-Y!e"Xp{$3AoQ+}o'}}/;rTYA{T,kVYG5E\RpsX!-=i&:A[
    aC2^T@R*^7zsrj&jejQ{}wZDBCI{zXB>pAB-Xo$Z+l3iOZm]3\p]=\]$BZ$7w7YZe!GM[GREwVQ_
    "mQY7DaZj>lnpArV#*]<Zu5Cvn^2@,Yis^#$CVYC{=xvIRZDGA'p3<jeI1wmZ^Vma~QUk#$^]7Ax
    }^Z;@rs,a]mIZe$Wj5DxRE~X},x3\11?OXs>eXRZWH>7UrZ*}oE\!{'+JV-7$5>ua#U52!p?V2[@
    5x{IeQ-Trj'BRlo1x[=\RmXIYpkG~Y=x*I-{W;]DVQ<r=Dt,!oG_5=nOr[Al<3R7kDUQIVs<T~#1
    TC<inZUgr{O%>lp]lo1r{IB[oUA?uovss$]J&[QBumTA-w+HO*DA}=Ku;<e5KPUp>lG1E[Ba<'T*
    KBJ5$WRi!l&eJr*RpQOfDG'U7KD3\ml<G#x[q"vWA}KUQDE{X^Eu-2$;mHOwX}_O>Hze2kp_X37!
    3K}mlsiBkX2=X$z-UnIzY\U5Z7JEZJ@]}!_I{r*i_\_TprOu==^(,A[~MwnRaQ?GY"Azm=\0l,RE
    D]pVY\D>yxp1nDCK7<_jYl]QQJRHz$+'BA>-eovRok{Jme\'vSOkD^r>e^1[s,2Xw*o*-Jn>B2x3
    {nB3JuLRRO\7W{YH\;su>>u=27OD_jw=p7KQuj'e<VHJI}$'wZm3+RW.JC#rQGOTEijW5>lBv;@Q
    e#Yl?EH+1QlO37wJyTY<IN?BH>?AorlvrrBZAI=1iaeeI,?UIeq[B+DxV'QXAT-z&-1anQ+vWV#[
    ]EDo-N[p7ax\G+cl,\u]KV*YDZRelv$/r5<{,^~]ekIu935WAF13]~l5#wQ~E{G?JJb0VzG2;}iJ
    D-]'O]Z+~=a}]-3A:yx5!wV];{<v,v*Zu-v1<Q=lspRa[W8_B~*<QQI+rBs?Q@*EFW'?]lznAr@Q
    z#w,{U9"}^iB>CKR\rrR2jaT*V}AmjuVBZA!'v]7map,I;5nmskr+pz'%I=pwr'TJSP3pE7/>7Ha
    Em>U_xQJ<nC\BO<OMEoZ1aRGJn73l0XD=llre[FxBYDj7{~#-R[\HxmEn>J2*AUOmH+xV,*\k'Z~
    aW;Jw>ln+G-,}Rjn__BQL;wZX@xrkG}']]'}mxD>~=iD$,;Vs6Xzw-Ase!epKJvQ-mpvRworzY>O
    k\K-Qa_m;\W_A=IKzpE7#EP?aDeY:I\RmFKDlD+=$T!I*ob%KnK@uj5G}[XBA-pxn,JAqCOv]i\r
    A13Hox}!#5!lll!'i1uXa3Un22]iH}'D~UQ@@!}+H\37kQ*KU<Az$jDvrs'-E$w$$$-+u{lC-Y>7
    Eo<!oXHaU>j]~Q~V[Q>XpnTwm~p@ppz7-5Y2<zA^1*]}?~Q=wuo-2s3H7Jsv;e51*4|H]j_eAlx=
    W;u>Qv]k\Wv\,EG2rxG?RepK>+EEG+~H']G^-!;(JBD7_Y]+W<>?\7XRW^,z$E3]RsYxOtC51T_W
    e7l,KHG>{Z#H*[mB;7X*v@4me\^QsZYQ_17Qk;J$H[@{5#?iUZW;YV+A+p$or>=ql=<jo[nuspT;
    ^J^'t#+AkU^+{rXrHN,TAJ^O2w<1emY}wvxWwZ|n1>A^-R*{Qv^=\DY?R~Cl!-@?EUG6@1OHok^}
    |m{\jQYJeijRKQwEU{w]}k8-zik>h,\{~n=rTeGwTs!zB|'IQe"[E[n>lGB4>Ex}f[ZR~7G}uR=1
    QRIno}1uI?}l!VK]\[G@vQx\AODXE'5-Gkl1;jJrw1BwGWaU1uU{C/<UE$1R17I!QxRT3=3Bw1m^
    ~]?}\3BCs?\k[se]3'UTa;u{l__<2BIA=kHG,*!Ek2q.-\=]1*@I1[j\OU++_K\vW5mR5E\GJsTZ
    k=wHsOYi1+$!O}$uOJl31wG_Y]jJ;UYO(aD<24Nn,{5\$TA!77vsiXIKan@Ap}#V_>J&@xQi-Umx
    mY!BY'<#RV~KlWaCd>&}wnraxm}uwjOo!E{ezvY(UHvYUo?l/2V7,lA3QVACVK^}JoQ}J\ie*uB]
    op}OU|e%@5#$Iw;-T^_'vllaEv?uiEt@[r@I<vJ^@U#IWI37r]$_TrkoHTXvxosE=[\(R]@j-vps
    D5Z'}iE[DRR+jG+!2IE]E+aW55{{pI5Juxk{3+D2mDH2q[nK-G\+@#+m-Y2AuV]ijInY#Rp}pN[k
    n>]sD_I]Bl@Y<k'ZvW1AVQ}~QI=aTuc2s3uVm_1ODoK{U<Z$rd_I3nlVYHnlX_C<u-1u[H=Jvi_[
    *Wj2jJ1+A{}u]CVzJrk=5{zJI!ojo*Qnw@sVJs'#*mr;\,H}$$<=Ek$OliE]{YxH~<rU>3iYV^k7
    k,SiO!^z#UKeH_OVBCDPj!YR~BEGzu*T@Oj~dqERkCDK^TJ5#7r=-Z'\<r7s$EC#}Zj#nm_!nOls
    kC;,5~qCi'$Yns>AX<!^-o>9{,uBEE_+}GH5>[3HDe]<B;zXBmoTVDw]xBv@z+{';,-Is+=!]A@2
    RoQH$s'l2{]aQ;e;Y-\+;Ei?H>V<uQr[p\$->s+>=1-l*AO^{A*V/RuDRsK_RpTB@ZTaX3A^,R#r
    BCfQHWua$^1!7,7BAwV[Z=m7rJ\J^Kas<o[LeCUEo!^wU^jA1JD!<>El-QraGsIG<U\\zs~woEUu
    j3z'RlATupsimQ~vje<wxeHEVo!-,!jE<$V@}$52Br]Y{IB,{v\KBp3>U$V~QAHG~ROB.vsV$mU[
    CD1zZ+]7iejK57izUEY{1++x*R^7!1DasiXuk[13je$}'1YXXHDeG;XUlDiC@Er{@A*~{|!\X\M*
    ,=1Zj{x1-{_*AWU7D^V07_^ap[~nx#Y[\rA?},Yzzmo@J6vnz'YI[$HE?ef{[CIojJp2IspM3ae#
    Uo;AvJ\Y5uT>/CWDxI=r>\Ipz?<\2V,v]&-_u!sk^~us#!m{FwHQRG52V$HQ{kvOwV?vYfDzT^o*
    p3H,*-!O,K-$iBXa,D=2vKlmAozB;*9n_@wPYus'ja2{Fs@1]H+'C9c$;Q;=X;mRV'BVaD$?e~5s
    DWQ^n><5@rU_7I!zziW-\As-_}v<]==/EmEJ';mApU}jIUVQ\l5\E~CKw1{YOXnjps$@Ur$@OU@1
    s$k?V#=!(vE$zL]?7k*A]5V~Y#<R?#z\RRo}a-7-uJ=_=ro<-;k='[7R]TC1e@7s2[Tr{CCa]Z{h
    {p]J\+$G1o?<^!=wwOICN?{r!{7#V#YBU\GU^\;Hrsi_O#am+zG_HiIAoZ_^x7znwAnWK$}HEn}W
    C=,eB|v'k^,'R~wR:\nwWU[!}S_ij{_[^<KB]@'Q'B[^C-yj<7xg15n#\!EJ>r3_\jAum7*Y!eGr
    =_oC77T~t!_G5~I!Q+,VZhu*0"@_vnxCZw
`endprotected

  parameter ALIGN_S0 = 0;
  parameter ALIGN_S1 = 1;
  parameter ALIGN_S2 = 2;
  parameter ALIGN_S3 = 3;
  parameter ALIGN_S4 = 4;
  parameter ALIGN_S5 = 5;
  parameter NO_ALIGN_STATE = 6;

  reg [2:0] next_state_align;
  reg [2:0] present_state_align_posedge;
  reg [2:0] present_state_align_negedge;
  reg latch_compliance_pattern_detected_posedge;
  reg latch_compliance_pattern_detected_negedge;

  reg [2:0] tx_next_state_align;
  reg [2:0] tx_present_state_align_posedge;
  reg [2:0] tx_present_state_align_negedge;
  reg tx_latch_compliance_pattern_detected_posedge;
  reg tx_latch_compliance_pattern_detected_negedge;

  initial
    begin
      #0;
      next_state_align = ALIGN_S0;
      present_state_align_posedge = ALIGN_S0;
      present_state_align_negedge = ALIGN_S0;
      latch_compliance_pattern_detected_posedge = 1'b0;
      latch_compliance_pattern_detected_negedge = 1'b0;

      tx_next_state_align = ALIGN_S0;
      tx_present_state_align_posedge = ALIGN_S0;
      tx_present_state_align_negedge = ALIGN_S0;
      tx_latch_compliance_pattern_detected_posedge = 1'b0;
      tx_latch_compliance_pattern_detected_negedge = 1'b0;

      tx_data_aligned_posedge = 1'b0;
      tx_data_aligned_negedge = 1'b0;
      r_tx_data_aligned_posedge = 1'b0;
      r_tx_data_aligned_negedge = 1'b0;
      tx_valid_bit_count_posedge = 4'b0;
      tx_valid_bit_count_negedge = 4'b0;
      tx_active_lanes_bitmap_posedge = 32'b0;
      tx_active_lanes_bitmap_negedge = 32'b0;
    end

  wire comma_not_aligned;
  wire latch_compliance_pattern_detected;
  wire deactivate_not_all_lanes_checks;
  wire [2:0] present_state_align;
  wire deskew_control;
  wire parallel_valid;

  wire tx_comma_not_aligned;
  wire tx_latch_compliance_pattern_detected;
  wire tx_deactivate_not_all_lanes_checks;
  wire [2:0] tx_present_state_align;
  wire tx_parallel_valid;

`protected

    MTI!#UT^_G]7pal\Ox+aK#,_BRW<'$JB}?nZr"}?_I7~Y>1hUY'#<__*soC!BlV?DV;sinW#pDRT
    !712O?YD^_lQ@j/O8Mokx=]Opo<Y-+lR>O;HTzF?UE1RlDeH_z$TY}slR1#Y-Qeo5BTaj]-ZB{2V
    (^y{D?G+>^UBpY\u=EQ[@<eEp-3]\\_4?E#WaH3?=Bp1iTvp'~][=X+XvwEzZ\krkl<[}eHoPFtJ
    E#\vO+$~A\~ZwA~!R#~g=liGg0_#7K3Y?=;{rQ<'?DI3<J{GU3Z{{u+*[l#^C^}?K@41$#[nTK^v
    \QkZVR}OZ<!1a!7+-nO}u}R'D#rWQU3voHvjC-#eH<awAw!,C!JADBZTsX]z+jsu+'Z,mE~Z$z~[
    ^[Bw1_-a>Um*=nWU1#]a>-p"IpW^*J+QMxl*e{Q7$E#\~GnAuB>o*JYuUR--{E]O\h_-Z^}k*}&E
    j{rG'{l?}R@+Q33L*eAxNO?uWuGOUBw+aXQY#nnW]I\xKsYiX_4,r;5noWx/,DizYH=[j^EoBAo#
    YC;TkD?*_{_}a8rmB^IK[$atQp\npZIDN5W]-ivT}-=zo2$EpXA@^};pB}Qaw$\BiD#,5'3YHZGH
    =*A@#IZrmi5!B}wT=k[Rl6BZTw\JC4=fBo;Bpn5s\l,}q*}!KIjJZ=[i<Ylio82Qxvl~7ji>,nz}
    TsH1[isp{Ce,Y!WEZ=mBrA,3$>%AC'#a^jk3V3?EDVA$C;=,ZBwYC-AqBJ;]sv-km+]*j-=-q<Xn
    alK<[Y>]RnUJV>I;HsRikgT<m<*Eap11RJR2n*B]xz~wQ2RHu$Z,O^p]<!mGTKKO?K'uK?>1p=wT
    -*$iuIBn2#,J@$!'k~s+QW<QCIAsBeKIJ##Sfe[HaR[{-}+@n}j?@jWJO=[^lD\nD@}C*iTQ,h(g
    ><vz'*\X11e>@=I=51?o$e;CB{C;?+]$1_oiw'2*}uTW\1ECjo^~oZ$?a}r'=${}\vssQ~waVzlR
    {nJU!<~lIBHDW,~aOrQ_B+G;<$kK}?+DRu$ncE;-Z-sYwDO~QLU[zokHBZ^0]~U}03'Z<vGlRsl;
    ~5X~.rYk$,]%|_?Y',$2?o~BB[\#J@DHKI_5A)Jp7<B-G^hI>T[yD>Q}1JvKhsu;p_Y+~j~ZoQ~,
    <xB~lC;K@G_[{}J=-'07+\jDHnv.\1<G-pYTUDU3\<B-KoVUI@2@AQ_HelT\}T!>M\{Z-B*>[s#x
    W6{B#^PA-<,>A[@uU$<OYvlB$zI5?mHVhza\Xl5zz[V>UlY2moX!KNHp+T'\'WlH~sc_E+_\\?T]
    /s\a<Ks5,QW7'r#VUr!Ba_,{[},?^7][Hv|ilOIweopDl2}x3n]3TGKUX\;=7]ZW\Y[$ZVO1>n+z
    ;<GGIeWcIOw}C_s^>=JU_unYK[Yi+TsVIT<XkaAIl?1wjLv{2^Bx]@'H=_2>1!z;;$8JO!s%Q]rp
    Y7Y2WrG}Dau~]D@HvKI_je_*A[Tae-~EO5r?b4o'pneQoA;sKTwn^$+p;D{nJ2J>5J=~XXbH>$J<
    R@@m=koZRw,$w2z}e+{~]Q<z[@EK[Eajp)xK~Qx,#ar{B5^++Eial3NO2eOeE#RvH@#p7ECZ'2!i
    \Ex$Gizn+$i<H;z}s=rrOw~xB_lAs<^r=_=B^,QH5oarlnU-ojWC2nIti,v\u5-<IvHBG_{ZmlnU
    R$sVn<+oD?Q15^@UJRkTpe_B6i{EWj#5XXp?Y$Vkp}x?[*z^>w,7}k+rn-_Jvl_kwSm^Wl~T>ZGD
    [!To?T/5p{p,!Wr>oj#Z]ex-_Gj1TWx>B-zo3@=Kvn1D5x<$5+'V"Z<IOjeiw=onx5-;XeY,WB}k
    Ooo*vA1x+RUa?VuO,x3<{<=au,5]]Dzz7oWCU!OI~R'~2Bx-aTBVorpk^o]3[e}VpQU\eS'I+?UQ
    ?p~xZa>ee-<Bn@D?K~?Cps1;pIxVVXpJ<Vi+2V|0}E'Vs?HHGL1UDs*<HEXz>kV<7G|vsA_sXWG\
    7EE5Y+Cr*-3C''Q_]5V]^X3o,nj~+H>TrsBG-u?zAlsZX+z>a>Zl?@pOs@5p>J~Yu;X~vAY7T'*<
    <wY*s_$sE$j\WuODOU?RWZyWUT$7;_7ZQk';nvBOHTJY<J*GEWw!R}D7x!k$w^KL]E=j;v;niDzC
    O;RQ1%rfCQ=;6'Ys=H|97o#2ZEwos;1^sj?]<53Z'3+nEHpBAT[}ADm@1Vm*e}wR7rpH5BkpiT+~
    J,z-QvGnp*;Dqa*-A.EEkoDV$i?X~~*<pi1^$O@\r~(1fX=!n^,QJvBQ#.HU<z{D+2+HzwsxU$D?
    C;ot[_V{?<CwU-E?rJAEYonGXNm}Ev'w=Q(^tGGVA\K,HB#RH<-\oG]I;&xv_]sKWk}nRDo{GZ}x
    QX=XZ[zo^C5{EI,mQl\a@QHC!3\vj^;s}n_*\@'@V'LYBzlHpWO#l'*4p1x@\^Hmn57\}km$6jjp
    nBWV\.x-s=-X<}leZ*F{*^nC@EGaj*A+sDxgou@]oC{u@=Vr**=ssxKH|7@OKEI^-&eeiz7T}!7w
    ^Q1^{xEZex>AlKeUKX}}^;JYwGoeBU7'AVb*]_EADDi_wZE~pv<^~I-Dxz>vYr7+=KBlH3=ixYQh
    YD@m,l_BE5=^U'JxEOA~'D;eQjBxt/vkI-;R*2QGU><>J}T7@W&@v7B$eaEN}1XTos2Oj7\,rUu]
    -YR="1H,Ek\V![*Z<M\Gk}E,eB7.5?]D'~1WUj1@xw-Zx3\r^*jZV9vj]]l*O'jD~@,E=ac=~uv<
    o5<Dw5e.Gvnuk<V*#xD3\'ElAIupExp+XUO#QVu#^1QODk+O>>Xx9l$l7RD=J^jxoGkjRBeZ^vZW
    2l$UE}5C?_3@zhoUAx]{sRGj7Ea[W#EnUK152Ym>EnDkH}2]YHEmIpnp3-.|3]aOCs@sw<Cr3EQJ
    ]H@H7\oGP"%[=<1I5@U,5^!<9V{}X-_Gwo2's.\XGlDo\EH*,'HT<l+aGGE^?EkBm?C;m-TE*$.I
    {uo=[wOX7wwu,?Z=eJajRZ!ln^@5C\!DY\!j*uKFE{s!{po?T[+3eRs;Yb<oX}OpI]=-5mN=+olJ
    ,~^&>\Xu$p=@@$ViCu+U~v~~+r}D'zG{1ZGn#(QT5\=JoK]R,5_K'v=;vp7?-_?7>$Z_k=AVE}Wo
    ,TpwlO[kRH!1=_*3TUd@R{z@7em3C~$\XRs3OeA!}HW1A5$EW>{UEJwwXIYp>QlWp}ol#1##Y-k'
    WIIG1]lYi\mG,X[)]IiWAV{,"5mZW'a@D9CG[UXX{'+o]!I#<JD+lzw_vl>7AmsQprv<';BaB?-n
    On#<[eV!]zLAo5$rF_,w*rp\Vlw[@RUvlzr'$*<'?*Oj-[~U2eOKsCw7QnAvxiVu#5nHADZuA3T[
    ~IE\IVIwYGm<?18\5G#DT$'GGVI9]?BUIrlz=@ZJpZ\}CSHoU$eVuIFgQe11DA]nt''+Q$A's7k5
    oYNOCi57Qep]E$u?<'GvC;{@oo^7KaZp^inYVmHl1\]~enGhXOe,CUC}9~>W{IlH~e[{TC'C~\\m
    r$]BjQJ<;$j-Xo?JO,rG={R5p[5A~K+aViHJZN*D;wJ{erpn[C,pOo{G^Hs2D\R]rI-Eps>p[,W$
    s??7#?QWOR<{RY>TY$[1?I^'*GH_5_OlU7D$oGCA2!Oml+jR?~JA=3q3E~<vO#*io]'3,{!*evwH
    >wkhM[aonR=HoZTC**7JelGzGmTBlaEUnTVuz\!QYZ'RJz[=K9;9+j^RB'\,E7{\F7#+Akxv,#=C
    >7r}~K{onj-vpICj^^I-Yaw^xMI,@Zm}'Vu*T3v<3XAaDa!BBkAXUGGss5"iA@~'^AsOV51luG~g
    jlU<-R=n#^=rWSHz;XxG#VH++epl^~ip}DEpVOVG!?]r+E|@5i2)I_<]jpz~e2Bm1wa2B2o]^6GO
    TTz3Ju=e2AeXvni{>mhCo]_@neJapJYx#=R1]EJ=ZzTZ7Y-Vc=+O!~{[YiXIiR2JVOzTu\v'amY,
    U?HAvuhE~W3HRU-]+'#vMomp5o,7ra^zYT>Q;~x#~/'sK2B-DCe'YKG>D?,wTC>G+?WElHyDM:!p
    keZ_e{:I2sJVAD>rEzUY#>!}I3JxU>DKe[GE_IueR}nCzO5@zW=7Js$lKVI?awKu7R[JGD?;I<C]
    42GlZ3a3EljO$}=r1uslU-v!J*m}7zUv*~T@!2R{Q~]x~Jo8>.p5=QYAG[-l$Izj1WwV2TsC!GJn
    EX&R<>2{Ow}[[CH=_*x{EDmS_\WR'in7+7_#Q>T'^;=5$X*KYO3#;O'On]7r}onO$$pYaHs}#E-?
    deAu2Pn[T<.~D#O>$=I9XUx$5j#KrC2Kv!<,zT_>%a1!T9%[w+Yt-Q+n'B''^;'^I+{e,a*UrETE
    #{TZGoV2fO\T'27<!o}VlU\HDl5Gj#XUAH][3W$wv,~},1VaJr<{=C}<up$!wVjan:HoU,=+zRuz
    7$Q7E7ci[=[wV5O$m3+E}n{E'Xp[3{5#H85JxG@*'lsu^>1IT_B^>GVUEnJDwznIAs,HQ$Q!>oj3
    Z~qxE~u?$i?pC1srszwj~m-{<]i,Rsx@HRKeK_up#\Y^5GjU];JQ=aY37U@$vRxEk\J]3ev2^m~A
    $U5JQ~GK\nRzK}OOD*O,5<+$xu=DK-OuYTR\C[jE)-Xp;jHl-HswR}rZJKTn};I]s$>!<Q]}OB<~
    *@}YX--5xO$<3n5apy4;lH3R?-Ui+@!pOx<n$Wm]UH#\?VW#au;aspTZYC[2{^zZ{*'+s'_>tE\!
    ppRpeCpCI=+J<Ve;u+^Yv'=]x6_15re<*;em[ez$!\fO+{xzmUoW\,W[D7QfEI(e*JujD>Q/~I2e
    s7jHvwQe-Up$\z2+$i,p{zJeaxesQ1_w\-QO%Rr#]b5I>mepYHU=pGl7V^Zn!@(7HX^x_@pool=\
    D[~brzCT9s3-xOt\2r[.Q<,E*[3u|+>C\#[AC+s;{H67Q2e_<OGnGiZsk@5;s~-CuI,8{T^V!{sW
    6KD+D7iYjYBiv{>CjsYZBQupodDIG37{lmex{E?'_W+QK^KzRj-pv+'l@H$d#j_mo1<Q@VRKrR1Z
    6{]v=XRJ32Yn}oQUsTQY+ma[}~szK7dBiBR{Co{lRvJ@GA[p\DZ<^nU+'kE\kC?@{Jv-w2O!*m1o
    -Y;d1#{>3xnQ=BnO\YQ}-(YTUIgiQ>7u_,x+n$ksm~jlDz1?=#v1'WTl?*o,lY@~=7V),]$Axh['
    p3fL=31Q>5}r6B\QJio]~[ZVw?1}seT'nxumKU\2DMO@UBb?'l=66+QJ@aIl<<axm\^$Xz,H3>YA
    ]eixQwsvj+GwjKwB2pW2'~vK<3TJr[AUwiX-{V~2Uzx7~!N\pUXREV}C>n*YClU-{T$,OBG~O~Hj
    e\{RsAD>+<C!EZWA>e27!<kVZez?nwQsO}33vTCQvO'D)Q\-nHT_CM{-@u[zZ<osp}11Ev]}KOTv
    !aY{*YW}O{6Q\Y_{-l1Z>BRsO^Ev'_Xx'YXbeY^A}OXK=As2dl8IrJAEO@[QU2=mAnT^%QeZnJru
    GEu^<@o?mnTY+o7CwLEpWvLmpmpdjRx%UeT#p+liw]<ZQjUK,#[JDaj{Hr<!^m<sHzD@/Ox^[$V^
    K9D{xa|'~zmE&~SOuK+@nv[*i
`endprotected

  //-----------------------------------------------------------------
  // 10B/8B decoder module instantiations
  //-----------------------------------------------------------------

  qvl_pci_express_10b_8b_decoder #(
    /* Constraints_Mode */          Constraints_Mode,
    /* MAX_LINK_WIDTH */            MAX_LINK_WIDTH,
    /* TX_INTERFACE   */            1,
    /* DOUBLE_DATA_RATE */          DOUBLE_DATA_RATE)
    TX_DECODE (
	       .reset(reset),
	       .areset(areset),
	       .clk(tx_clk),
	       .level_select(tx_level_select),
	       .phy_layer_checks_disable(phy_layer_checks_disable),
	       .electrical_idle_detected(tx_eidle),
	       .pci_10b_data(tx_10b_data),
	       .pci_valid(tx_valid_code),
	       .pci_current_rd(tx_current_rd),

	       .pci_8b_data(tx_8b_decoded_data),
	       .pci_d_or_k_code(tx_d_or_k_code),
	       .pci_10b_code_violation(tx_10b_code_violation)
	       );

  qvl_pci_express_10b_8b_decoder #(
    /* Constraints_Mode */          Constraints_Mode,
    /* MAX_LINK_WIDTH */            MAX_LINK_WIDTH,
    /* TX_INTERFACE   */            0,
    /* DOUBLE_DATA_RATE */          DOUBLE_DATA_RATE)
    RX_DECODE (
	       .reset(reset),
	       .areset(areset),
	       .clk(rx_clk),
	       .level_select(rx_level_select),
	       .phy_layer_checks_disable(phy_layer_checks_disable),
	       .electrical_idle_detected(rx_eidle),
               .pci_10b_data(rx_10b_data), 
               .pci_valid(rx_valid_code), 
               .pci_current_rd(rx_current_rd),    
                
               .pci_8b_data(rx_8b_decoded_data),  
               .pci_d_or_k_code(rx_d_or_k_code),  
               .pci_10b_code_violation(rx_10b_code_violation) 
               ); 

  //-----------------------------------------------------------------
  // Lane receiver instantiations on transmit interface
  //-----------------------------------------------------------------

  // Lane 0

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode    */     Constraints_Mode,
    /* INTERFACE_TYPE      */    INTERFACE_TYPE,
    /* TX_INTERFACE        */    1, 
    /* PHY_LANE_NUMBER     */    0,
    /*DOUBLE_DATA_RATE     */    DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */    ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE00_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[0] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB0:LSB0]),
             .symbol_data_minus(int_tx_symbols_n[MSB0:LSB0]),

	     .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

	     .pci_8b_data(tx_8b_decoded_data[7:0]),
	     .pci_10b_code_violation_n(tx_10b_code_violation[0]),
	     .d_or_k_code(tx_d_or_k_code[0]),

	     .pci_10b_data(tx_10b_data[9:0]),
	     .parallel_symbol_valid(tx_valid_code[0]),
	     .current_rd(tx_current_rd[0]),

	     .deskew_fifo_read(tx_deskew_fifo_read),
	     .deskew_fifo_flush(tx_deskew_fifo_flush),
	     .com_read_from_fifo(tx_com_read_from_fifo[0]),
	     .fifo_almost_full(tx_deskew_fifo_full[0]),
	     .fifo_empty(tx_deskew_fifo_empty[0]),
	     .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[7:0]),
             .link_number(link_number_tx),
	     .lane_0_detected(tx_lane_0_detected[0]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[7:0]),
             .electrical_idle_detected(tx_eidle[0]),
	     .idle_data_detected(xmtd_idle_data[0]),
             .skp_os_detected(xmtd_skp_os[0]),
             .idle_os_detected(xmtd_idle_os[0]),
             .fts_os_detected(xmtd_fts_os[0]),
             .ts1_detected(xmtd_ts1[0]),
             .ts2_detected(xmtd_ts2[0]),
             .lane_num_detected(xmtd_lane_num[0]),
             .link_num_detected(xmtd_link_num[0]),
             .link_ctrl_reset_detected(xmtd_reset[0]),
             .loopback_detected(xmtd_loopback[0]),
             .disable_detected(xmtd_disable[0]),
             .disable_scrambling_detected(xmtd_no_scramble[0]),
             .compliance_pattern_detected(xmtd_comp_pattern[0]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 1

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode, 
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1, 
    /* PHY_LANE_NUMBER   */    1,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH, 
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE01_TX (
             .reset(reset),
             .areset(areset),
 
             .clk(tx_clk_gate_lane[1] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB1:LSB1]),  
             .symbol_data_minus(int_tx_symbols_n[MSB1:LSB1]),

	     .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[15:8]), 
             .pci_10b_code_violation_n(tx_10b_code_violation[1]), 
             .d_or_k_code(tx_d_or_k_code[1]), 
              
             .pci_10b_data(tx_10b_data[19:10]), 
             .parallel_symbol_valid(tx_valid_code[1]),
             .current_rd(tx_current_rd[1]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[1]),
             .fifo_almost_full(tx_deskew_fifo_full[1]),
             .fifo_empty(tx_deskew_fifo_empty[1]),
             .deskew_d_or_k_code(),
 
             .descramble_enable(!disable_descramble), 
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[15:8]), 
             .link_number(),
	     .lane_0_detected(tx_lane_0_detected[1]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[15:8]),
             .electrical_idle_detected(tx_eidle[1]),
	     .idle_data_detected(xmtd_idle_data[1]),
             .skp_os_detected(xmtd_skp_os[1]),
             .idle_os_detected(xmtd_idle_os[1]),
             .fts_os_detected(xmtd_fts_os[1]),
             .ts1_detected(xmtd_ts1[1]),
             .ts2_detected(xmtd_ts2[1]),
             .lane_num_detected(xmtd_lane_num[1]),
             .link_num_detected(xmtd_link_num[1]),
             .link_ctrl_reset_detected(xmtd_reset[1]),
             .loopback_detected(xmtd_loopback[1]),
             .disable_detected(xmtd_disable[1]),
             .disable_scrambling_detected(xmtd_no_scramble[1]),
             .compliance_pattern_detected(xmtd_comp_pattern[1]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 2

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1, 
    /* PHY_LANE_NUMBER   */    2,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE02_TX (
             .reset(reset),
             .areset(areset),
 
             .clk(tx_clk_gate_lane[2] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB2:LSB2]),  
             .symbol_data_minus(int_tx_symbols_n[MSB2:LSB2]),

	     .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[23:16]),               
             .pci_10b_code_violation_n(tx_10b_code_violation[2]),    
             .d_or_k_code(tx_d_or_k_code[2]),    
               
             .pci_10b_data(tx_10b_data[29:20]),  
             .parallel_symbol_valid(tx_valid_code[2]),    
             .current_rd(tx_current_rd[2]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[2]),
             .fifo_almost_full(tx_deskew_fifo_full[2]),
             .fifo_empty(tx_deskew_fifo_empty[2]),
             .deskew_d_or_k_code(),
 
             .descramble_enable(!disable_descramble), 
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[23:16]),
             .link_number(),
	     .lane_0_detected(tx_lane_0_detected[2]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[23:16]),
             .electrical_idle_detected(tx_eidle[2]),
	     .idle_data_detected(xmtd_idle_data[2]),
             .skp_os_detected(xmtd_skp_os[2]),
             .idle_os_detected(xmtd_idle_os[2]),
             .fts_os_detected(xmtd_fts_os[2]),
             .ts1_detected(xmtd_ts1[2]),
             .ts2_detected(xmtd_ts2[2]),
             .lane_num_detected(xmtd_lane_num[2]),
             .link_num_detected(xmtd_link_num[2]),
             .link_ctrl_reset_detected(xmtd_reset[2]),
             .loopback_detected(xmtd_loopback[2]),
             .disable_detected(xmtd_disable[2]),
             .disable_scrambling_detected(xmtd_no_scramble[2]),
             .compliance_pattern_detected(xmtd_comp_pattern[2]),
	     .compliance_check_enable(compliance_check_enable)
             );

   // Lane 3

   qvl_pci_express_lane_receiver #( 
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,  
    /* PHY_LANE_NUMBER   */    3,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE03_TX ( 
             .reset(reset), 
             .areset(areset), 
  
             .clk(tx_clk_gate_lane[3] & tx_clk), 
             .symbol_data_plus(int_tx_symbols_p[MSB3:LSB3]),   
             .symbol_data_minus(int_tx_symbols_n[MSB3:LSB3]), 

	     .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[31:24]),                
             .pci_10b_code_violation_n(tx_10b_code_violation[3]),       
             .d_or_k_code(tx_d_or_k_code[3]),     
                 
             .pci_10b_data(tx_10b_data[39:30]),     
             .parallel_symbol_valid(tx_valid_code[3]),     
             .current_rd(tx_current_rd[3]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[3]),
             .fifo_almost_full(tx_deskew_fifo_full[3]),
             .fifo_empty(tx_deskew_fifo_empty[3]),
             .deskew_d_or_k_code(),
  
             .descramble_enable(!disable_descramble),  
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[31:24]),
             .link_number(), 
	     .lane_0_detected(tx_lane_0_detected[3]),
             .dllp_tlp_on_link(xmting_dllp_tlp),  
             .descrambled_data(tx_descrambled_data[31:24]), 
             .electrical_idle_detected(tx_eidle[3]), 
	     .idle_data_detected(xmtd_idle_data[3]),
             .skp_os_detected(xmtd_skp_os[3]),    
             .idle_os_detected(xmtd_idle_os[3]),  
             .fts_os_detected(xmtd_fts_os[3]),    
             .ts1_detected(xmtd_ts1[3]),  
             .ts2_detected(xmtd_ts2[3]),  
             .lane_num_detected(xmtd_lane_num[3]), 
             .link_num_detected(xmtd_link_num[3]),
             .link_ctrl_reset_detected(xmtd_reset[3]),    
             .loopback_detected(xmtd_loopback[3]),   
             .disable_detected(xmtd_disable[3]),  
             .disable_scrambling_detected(xmtd_no_scramble[3]),   
             .compliance_pattern_detected(xmtd_comp_pattern[3]),
	     .compliance_check_enable(compliance_check_enable)
             );


  // Lane 4

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    4,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE04_TX (
             .reset(reset),
             .areset(areset),
   
             .clk(tx_clk_gate_lane[4] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB4:LSB4]),
             .symbol_data_minus(int_tx_symbols_n[MSB4:LSB4]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[39:32]),
             .pci_10b_code_violation_n(tx_10b_code_violation[4]),
             .d_or_k_code(tx_d_or_k_code[4]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[4]),
             .fifo_almost_full(tx_deskew_fifo_full[4]),
             .fifo_empty(tx_deskew_fifo_empty[4]),
             .deskew_d_or_k_code(),

             .pci_10b_data(tx_10b_data[49:40]),
             .parallel_symbol_valid(tx_valid_code[4]),
             .current_rd(tx_current_rd[4]),
             .n_fts(tx_n_fts[39:32]), 
             .descramble_enable(!disable_descramble),      
	     .lanes_with_lane_num(int_xmtd_lane_num),
             .link_number(),
	     .lane_0_detected(tx_lane_0_detected[4]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[39:32]),
             .electrical_idle_detected(tx_eidle[4]),
             .idle_data_detected(xmtd_idle_data[4]),
             .skp_os_detected(xmtd_skp_os[4]),
             .idle_os_detected(xmtd_idle_os[4]),
             .fts_os_detected(xmtd_fts_os[4]),
             .ts1_detected(xmtd_ts1[4]),
             .ts2_detected(xmtd_ts2[4]),
             .lane_num_detected(xmtd_lane_num[4]),
             .link_num_detected(xmtd_link_num[4]),
             .link_ctrl_reset_detected(xmtd_reset[4]),
             .loopback_detected(xmtd_loopback[4]),
             .disable_detected(xmtd_disable[4]),
             .disable_scrambling_detected(xmtd_no_scramble[4]),
             .compliance_pattern_detected(xmtd_comp_pattern[4]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 5

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    5,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE05_TX (
             .reset(reset),
             .areset(areset),
   
             .clk(tx_clk_gate_lane[5] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB5:LSB5]),
             .symbol_data_minus(int_tx_symbols_n[MSB5:LSB5]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[47:40]),
             .pci_10b_code_violation_n(tx_10b_code_violation[5]),
             .d_or_k_code(tx_d_or_k_code[5]),

             .pci_10b_data(tx_10b_data[59:50]),
             .parallel_symbol_valid(tx_valid_code[5]),
             .current_rd(tx_current_rd[5]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[5]),
             .fifo_almost_full(tx_deskew_fifo_full[5]),
             .fifo_empty(tx_deskew_fifo_empty[5]),
             .deskew_d_or_k_code(),
   
             .descramble_enable(!disable_descramble),      
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[47:40]),
             .link_number(),
	     .lane_0_detected(tx_lane_0_detected[5]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[47:40]),
             .electrical_idle_detected(tx_eidle[5]),
             .idle_data_detected(xmtd_idle_data[5]),
             .skp_os_detected(xmtd_skp_os[5]),
             .idle_os_detected(xmtd_idle_os[5]),
             .fts_os_detected(xmtd_fts_os[5]),
             .ts1_detected(xmtd_ts1[5]),
             .ts2_detected(xmtd_ts2[5]),
             .lane_num_detected(xmtd_lane_num[5]),
             .link_num_detected(xmtd_link_num[5]),
             .link_ctrl_reset_detected(xmtd_reset[5]),
             .loopback_detected(xmtd_loopback[5]),
             .disable_detected(xmtd_disable[5]),
             .disable_scrambling_detected(xmtd_no_scramble[5]),
             .compliance_pattern_detected(xmtd_comp_pattern[5]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 6

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    6,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE06_TX (
             .reset(reset),
             .areset(areset),
   
             .clk(tx_clk_gate_lane[6] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB6:LSB6]),
             .symbol_data_minus(int_tx_symbols_n[MSB6:LSB6]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[55:48]),
             .pci_10b_code_violation_n(tx_10b_code_violation[6]),
             .d_or_k_code(tx_d_or_k_code[6]),

             .pci_10b_data(tx_10b_data[69:60]),
             .parallel_symbol_valid(tx_valid_code[6]),
             .current_rd(tx_current_rd[6]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[6]),
             .fifo_almost_full(tx_deskew_fifo_full[6]),
             .fifo_empty(tx_deskew_fifo_empty[6]),
             .deskew_d_or_k_code(),
   
             .descramble_enable(!disable_descramble),      
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[55:48]),
             .link_number(),
	     .lane_0_detected(tx_lane_0_detected[6]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[55:48]),
             .electrical_idle_detected(tx_eidle[6]),
             .idle_data_detected(xmtd_idle_data[6]),
             .skp_os_detected(xmtd_skp_os[6]),
             .idle_os_detected(xmtd_idle_os[6]),
             .fts_os_detected(xmtd_fts_os[6]),
             .ts1_detected(xmtd_ts1[6]),
             .ts2_detected(xmtd_ts2[6]),
             .lane_num_detected(xmtd_lane_num[6]),
             .link_num_detected(xmtd_link_num[6]),
             .link_ctrl_reset_detected(xmtd_reset[6]),
             .loopback_detected(xmtd_loopback[6]),
             .disable_detected(xmtd_disable[6]),
             .disable_scrambling_detected(xmtd_no_scramble[6]),
             .compliance_pattern_detected(xmtd_comp_pattern[6]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 7

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    7,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE07_TX (
             .reset(reset),
             .areset(areset),
   
             .clk(tx_clk_gate_lane[7] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB7:LSB7]),
             .symbol_data_minus(int_tx_symbols_n[MSB7:LSB7]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[63:56]),
             .pci_10b_code_violation_n(tx_10b_code_violation[7]),
             .d_or_k_code(tx_d_or_k_code[7]),

             .pci_10b_data(tx_10b_data[79:70]),
             .parallel_symbol_valid(tx_valid_code[7]),
             .current_rd(tx_current_rd[7]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[7]),
             .fifo_almost_full(tx_deskew_fifo_full[7]),
             .fifo_empty(tx_deskew_fifo_empty[7]),
             .deskew_d_or_k_code(),
   
             .descramble_enable(!disable_descramble),      
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[63:56]),
             .link_number(),
	     .lane_0_detected(tx_lane_0_detected[7]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[63:56]),
             .electrical_idle_detected(tx_eidle[7]),
             .idle_data_detected(xmtd_idle_data[7]),
             .skp_os_detected(xmtd_skp_os[7]),
             .idle_os_detected(xmtd_idle_os[7]),
             .fts_os_detected(xmtd_fts_os[7]),
             .ts1_detected(xmtd_ts1[7]),
             .ts2_detected(xmtd_ts2[7]),
             .lane_num_detected(xmtd_lane_num[7]),
             .link_num_detected(xmtd_link_num[7]),
             .link_ctrl_reset_detected(xmtd_reset[7]),
             .loopback_detected(xmtd_loopback[7]),
             .disable_detected(xmtd_disable[7]),
             .disable_scrambling_detected(xmtd_no_scramble[7]),
             .compliance_pattern_detected(xmtd_comp_pattern[7]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 8

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    8,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE08_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[8] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB8:LSB8]),
             .symbol_data_minus(int_tx_symbols_n[MSB8:LSB8]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[71:64]),
             .pci_10b_code_violation_n(tx_10b_code_violation[8]),
             .d_or_k_code(tx_d_or_k_code[8]),

             .pci_10b_data(tx_10b_data[89:80]),
             .parallel_symbol_valid(tx_valid_code[8]),
             .current_rd(tx_current_rd[8]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[8]),
             .fifo_almost_full(tx_deskew_fifo_full[8]),
             .fifo_empty(tx_deskew_fifo_empty[8]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[71:64]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[8]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[71:64]),
             .electrical_idle_detected(tx_eidle[8]),
             .idle_data_detected(xmtd_idle_data[8]),
             .skp_os_detected(xmtd_skp_os[8]),
             .idle_os_detected(xmtd_idle_os[8]),
             .fts_os_detected(xmtd_fts_os[8]),
             .ts1_detected(xmtd_ts1[8]),
             .ts2_detected(xmtd_ts2[8]),
             .lane_num_detected(xmtd_lane_num[8]),
             .link_num_detected(xmtd_link_num[8]),
             .link_ctrl_reset_detected(xmtd_reset[8]),
             .loopback_detected(xmtd_loopback[8]),
             .disable_detected(xmtd_disable[8]),
             .disable_scrambling_detected(xmtd_no_scramble[8]),
             .compliance_pattern_detected(xmtd_comp_pattern[8]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 9

 qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    9,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE09_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[9] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB9:LSB9]),
             .symbol_data_minus(int_tx_symbols_n[MSB9:LSB9]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[79:72]),
             .pci_10b_code_violation_n(tx_10b_code_violation[9]),
             .d_or_k_code(tx_d_or_k_code[9]),

             .pci_10b_data(tx_10b_data[99:90]),
             .parallel_symbol_valid(tx_valid_code[9]),
             .current_rd(tx_current_rd[9]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[9]),
             .fifo_almost_full(tx_deskew_fifo_full[9]),
             .fifo_empty(tx_deskew_fifo_empty[9]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[79:72]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[9]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[79:72]),
             .electrical_idle_detected(tx_eidle[9]),
             .idle_data_detected(xmtd_idle_data[9]),
             .skp_os_detected(xmtd_skp_os[9]),
             .idle_os_detected(xmtd_idle_os[9]),
             .fts_os_detected(xmtd_fts_os[9]),
             .ts1_detected(xmtd_ts1[9]),
             .ts2_detected(xmtd_ts2[9]),
             .lane_num_detected(xmtd_lane_num[9]),
             .link_num_detected(xmtd_link_num[9]),
             .link_ctrl_reset_detected(xmtd_reset[9]),
             .loopback_detected(xmtd_loopback[9]),
             .disable_detected(xmtd_disable[9]),
             .disable_scrambling_detected(xmtd_no_scramble[9]),
             .compliance_pattern_detected(xmtd_comp_pattern[9]),
	     .compliance_check_enable(compliance_check_enable)
             ); 

  // Lane 10

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    10,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE10_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[10] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB10:LSB10]),
             .symbol_data_minus(int_tx_symbols_n[MSB10:LSB10]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[87:80]),
             .pci_10b_code_violation_n(tx_10b_code_violation[10]),
             .d_or_k_code(tx_d_or_k_code[10]),

             .pci_10b_data(tx_10b_data[109:100]),
             .parallel_symbol_valid(tx_valid_code[10]),
             .current_rd(tx_current_rd[10]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[10]),
             .fifo_almost_full(tx_deskew_fifo_full[10]),
             .fifo_empty(tx_deskew_fifo_empty[10]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[87:80]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[10]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[87:80]),
             .electrical_idle_detected(tx_eidle[10]),
             .idle_data_detected(xmtd_idle_data[10]),
             .skp_os_detected(xmtd_skp_os[10]),
             .idle_os_detected(xmtd_idle_os[10]),
             .fts_os_detected(xmtd_fts_os[10]),
             .ts1_detected(xmtd_ts1[10]),
             .ts2_detected(xmtd_ts2[10]),
             .lane_num_detected(xmtd_lane_num[10]),
             .link_num_detected(xmtd_link_num[10]),
             .link_ctrl_reset_detected(xmtd_reset[10]),
             .loopback_detected(xmtd_loopback[10]),
             .disable_detected(xmtd_disable[10]),
             .disable_scrambling_detected(xmtd_no_scramble[10]),
             .compliance_pattern_detected(xmtd_comp_pattern[10]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 11

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    11,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE11_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[11] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB11:LSB11]),
             .symbol_data_minus(int_tx_symbols_n[MSB11:LSB11]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[95:88]),
             .pci_10b_code_violation_n(tx_10b_code_violation[11]),
             .d_or_k_code(tx_d_or_k_code[11]),

             .pci_10b_data(tx_10b_data[119:110]),
             .parallel_symbol_valid(tx_valid_code[11]),
             .current_rd(tx_current_rd[11]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[11]),
             .fifo_almost_full(tx_deskew_fifo_full[11]),
             .fifo_empty(tx_deskew_fifo_empty[11]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[95:88]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[11]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[95:88]),
             .electrical_idle_detected(tx_eidle[11]),
             .idle_data_detected(xmtd_idle_data[11]),
             .skp_os_detected(xmtd_skp_os[11]),
             .idle_os_detected(xmtd_idle_os[11]),
             .fts_os_detected(xmtd_fts_os[11]),
             .ts1_detected(xmtd_ts1[11]),
             .ts2_detected(xmtd_ts2[11]),
             .lane_num_detected(xmtd_lane_num[11]),
             .link_num_detected(xmtd_link_num[11]),
             .link_ctrl_reset_detected(xmtd_reset[11]),
             .loopback_detected(xmtd_loopback[11]),
             .disable_detected(xmtd_disable[11]),
             .disable_scrambling_detected(xmtd_no_scramble[11]),
             .compliance_pattern_detected(xmtd_comp_pattern[11]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 12
 
  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    12,
    /* DOUBLE_DATA_RATE   */   DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE12_TX (
             .reset(reset),
             .areset(areset),
 
             .clk(tx_clk_gate_lane[12] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB12:LSB12]),
             .symbol_data_minus(int_tx_symbols_n[MSB12:LSB12]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[103:96]),
             .pci_10b_code_violation_n(tx_10b_code_violation[12]),
             .d_or_k_code(tx_d_or_k_code[12]),
 
             .pci_10b_data(tx_10b_data[129:120]),
             .parallel_symbol_valid(tx_valid_code[12]),
             .current_rd(tx_current_rd[12]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[12]),
             .fifo_almost_full(tx_deskew_fifo_full[12]),
             .fifo_empty(tx_deskew_fifo_empty[12]),
             .deskew_d_or_k_code(),
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[103:96]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[12]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[103:96]),
             .electrical_idle_detected(tx_eidle[12]),
             .idle_data_detected(xmtd_idle_data[12]),
             .skp_os_detected(xmtd_skp_os[12]),
             .idle_os_detected(xmtd_idle_os[12]),
             .fts_os_detected(xmtd_fts_os[12]),
             .ts1_detected(xmtd_ts1[12]),
             .ts2_detected(xmtd_ts2[12]),
             .lane_num_detected(xmtd_lane_num[12]),
             .link_num_detected(xmtd_link_num[12]),
             .link_ctrl_reset_detected(xmtd_reset[12]),
             .loopback_detected(xmtd_loopback[12]),
             .disable_detected(xmtd_disable[12]),
             .disable_scrambling_detected(xmtd_no_scramble[12]),
             .compliance_pattern_detected(xmtd_comp_pattern[12]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 13
 
  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    13,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE13_TX (
             .reset(reset),
             .areset(areset),
 
             .clk(tx_clk_gate_lane[13] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB13:LSB13]),
             .symbol_data_minus(int_tx_symbols_n[MSB13:LSB13]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[111:104]),
             .pci_10b_code_violation_n(tx_10b_code_violation[13]),
             .d_or_k_code(tx_d_or_k_code[13]),
 
             .pci_10b_data(tx_10b_data[139:130]),
             .parallel_symbol_valid(tx_valid_code[13]),
             .current_rd(tx_current_rd[13]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[13]),
             .fifo_almost_full(tx_deskew_fifo_full[13]),
             .fifo_empty(tx_deskew_fifo_empty[13]),
             .deskew_d_or_k_code(),
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[111:104]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[13]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[111:104]),
             .electrical_idle_detected(tx_eidle[13]),
             .idle_data_detected(xmtd_idle_data[13]),
             .skp_os_detected(xmtd_skp_os[13]),
             .idle_os_detected(xmtd_idle_os[13]),
             .fts_os_detected(xmtd_fts_os[13]),
             .ts1_detected(xmtd_ts1[13]),
             .ts2_detected(xmtd_ts2[13]),
             .lane_num_detected(xmtd_lane_num[13]),
             .link_num_detected(xmtd_link_num[13]),
             .link_ctrl_reset_detected(xmtd_reset[13]),
             .loopback_detected(xmtd_loopback[13]),
             .disable_detected(xmtd_disable[13]),
             .disable_scrambling_detected(xmtd_no_scramble[13]),
             .compliance_pattern_detected(xmtd_comp_pattern[13]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 14
 
  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    14,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE14_TX (
             .reset(reset),
             .areset(areset),
 
             .clk(tx_clk_gate_lane[14] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB14:LSB14]),
             .symbol_data_minus(int_tx_symbols_n[MSB14:LSB14]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[119:112]),
             .pci_10b_code_violation_n(tx_10b_code_violation[14]),
             .d_or_k_code(tx_d_or_k_code[14]),  
 
             .pci_10b_data(tx_10b_data[149:140]),
             .parallel_symbol_valid(tx_valid_code[14]),    
             .current_rd(tx_current_rd[14]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[14]),
             .fifo_almost_full(tx_deskew_fifo_full[14]),
             .fifo_empty(tx_deskew_fifo_empty[14]),
             .deskew_d_or_k_code(),
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[119:112]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[14]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[119:112]),
             .electrical_idle_detected(tx_eidle[14]),
             .idle_data_detected(xmtd_idle_data[14]),
             .skp_os_detected(xmtd_skp_os[14]), 
             .idle_os_detected(xmtd_idle_os[14]),
             .fts_os_detected(xmtd_fts_os[14]), 
             .ts1_detected(xmtd_ts1[14]),
             .ts2_detected(xmtd_ts2[14]),
             .lane_num_detected(xmtd_lane_num[14]),
             .link_num_detected(xmtd_link_num[14]),
             .link_ctrl_reset_detected(xmtd_reset[14]),
             .loopback_detected(xmtd_loopback[14]),
             .disable_detected(xmtd_disable[14]),
             .disable_scrambling_detected(xmtd_no_scramble[14]),
             .compliance_pattern_detected(xmtd_comp_pattern[14]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 15
 
  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    15,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE15_TX (
             .reset(reset),
             .areset(areset),
 
             .clk(tx_clk_gate_lane[15] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB15:LSB15]),
             .symbol_data_minus(int_tx_symbols_n[MSB15:LSB15]),
 
             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(tx_8b_decoded_data[127:120]),
             .pci_10b_code_violation_n(tx_10b_code_violation[15]),
             .d_or_k_code(tx_d_or_k_code[15]),  
 
             .pci_10b_data(tx_10b_data[159:150]),
             .parallel_symbol_valid(tx_valid_code[15]),    
             .current_rd(tx_current_rd[15]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[15]),
             .fifo_almost_full(tx_deskew_fifo_full[15]),
             .fifo_empty(tx_deskew_fifo_empty[15]),
             .deskew_d_or_k_code(),
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[127:120]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[15]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[127:120]),
             .electrical_idle_detected(tx_eidle[15]),
             .idle_data_detected(xmtd_idle_data[15]),
             .skp_os_detected(xmtd_skp_os[15]), 
             .idle_os_detected(xmtd_idle_os[15]),
             .fts_os_detected(xmtd_fts_os[15]), 
             .ts1_detected(xmtd_ts1[15]),
             .ts2_detected(xmtd_ts2[15]),
             .lane_num_detected(xmtd_lane_num[15]),
             .link_num_detected(xmtd_link_num[15]),
             .link_ctrl_reset_detected(xmtd_reset[15]),
             .loopback_detected(xmtd_loopback[15]),
             .disable_detected(xmtd_disable[15]),
             .disable_scrambling_detected(xmtd_no_scramble[15]),
             .compliance_pattern_detected(xmtd_comp_pattern[15]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 16

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    16,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE16_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[16] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB16:LSB16]),
             .symbol_data_minus(int_tx_symbols_n[MSB16:LSB16]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[135:128]),
             .pci_10b_code_violation_n(tx_10b_code_violation[16]),
             .d_or_k_code(tx_d_or_k_code[16]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[16]),
             .fifo_almost_full(tx_deskew_fifo_full[16]),
             .fifo_empty(tx_deskew_fifo_empty[16]),
             .deskew_d_or_k_code(),

             .pci_10b_data(tx_10b_data[169:160]),
             .parallel_symbol_valid(tx_valid_code[16]),
             .current_rd(tx_current_rd[16]),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[135:128]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[16]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[135:128]),
             .electrical_idle_detected(tx_eidle[16]),
             .idle_data_detected(xmtd_idle_data[16]),
             .skp_os_detected(xmtd_skp_os[16]),
             .idle_os_detected(xmtd_idle_os[16]),
             .fts_os_detected(xmtd_fts_os[16]),
             .ts1_detected(xmtd_ts1[16]),
             .ts2_detected(xmtd_ts2[16]),
             .lane_num_detected(xmtd_lane_num[16]),
             .link_num_detected(xmtd_link_num[16]),
             .link_ctrl_reset_detected(xmtd_reset[16]),
             .loopback_detected(xmtd_loopback[16]),
             .disable_detected(xmtd_disable[16]),
             .disable_scrambling_detected(xmtd_no_scramble[16]),
             .compliance_pattern_detected(xmtd_comp_pattern[16]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 17

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    17,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE17_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[17] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB17:LSB17]),
             .symbol_data_minus(int_tx_symbols_n[MSB17:LSB17]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[143:136]),
             .pci_10b_code_violation_n(tx_10b_code_violation[17]),
             .d_or_k_code(tx_d_or_k_code[17]),

             .pci_10b_data(tx_10b_data[179:170]),
             .parallel_symbol_valid(tx_valid_code[17]),
             .current_rd(tx_current_rd[17]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[17]),
             .fifo_almost_full(tx_deskew_fifo_full[17]),
             .fifo_empty(tx_deskew_fifo_empty[17]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[143:136]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[17]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[143:136]),
             .electrical_idle_detected(tx_eidle[17]),
             .idle_data_detected(xmtd_idle_data[17]),
             .skp_os_detected(xmtd_skp_os[17]),
             .idle_os_detected(xmtd_idle_os[17]),
             .fts_os_detected(xmtd_fts_os[17]),
             .ts1_detected(xmtd_ts1[17]),
             .ts2_detected(xmtd_ts2[17]),
             .lane_num_detected(xmtd_lane_num[17]),
             .link_num_detected(xmtd_link_num[17]),
             .link_ctrl_reset_detected(xmtd_reset[17]),
             .loopback_detected(xmtd_loopback[17]),
             .disable_detected(xmtd_disable[17]),
             .disable_scrambling_detected(xmtd_no_scramble[17]),
             .compliance_pattern_detected(xmtd_comp_pattern[17]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 18

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    18,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE18_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[18] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB18:LSB18]),
             .symbol_data_minus(int_tx_symbols_n[MSB18:LSB18]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[151:144]),
             .pci_10b_code_violation_n(tx_10b_code_violation[18]),
             .d_or_k_code(tx_d_or_k_code[18]),

             .pci_10b_data(tx_10b_data[189:180]),
             .parallel_symbol_valid(tx_valid_code[18]),
             .current_rd(tx_current_rd[18]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[18]),
             .fifo_almost_full(tx_deskew_fifo_full[18]),
             .fifo_empty(tx_deskew_fifo_empty[18]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[151:144]), 
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[18]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[151:144]),
             .electrical_idle_detected(tx_eidle[18]),
             .idle_data_detected(xmtd_idle_data[18]),
             .skp_os_detected(xmtd_skp_os[18]),
             .idle_os_detected(xmtd_idle_os[18]),
             .fts_os_detected(xmtd_fts_os[18]),
             .ts1_detected(xmtd_ts1[18]),
             .ts2_detected(xmtd_ts2[18]),
             .lane_num_detected(xmtd_lane_num[18]),
             .link_num_detected(xmtd_link_num[18]),
             .link_ctrl_reset_detected(xmtd_reset[18]),
             .loopback_detected(xmtd_loopback[18]),
             .disable_detected(xmtd_disable[18]),
             .disable_scrambling_detected(xmtd_no_scramble[18]),
             .compliance_pattern_detected(xmtd_comp_pattern[18]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 19

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    19,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK*/ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE19_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[19] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB19:LSB19]),
             .symbol_data_minus(int_tx_symbols_n[MSB19:LSB19]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[159:152]),
             .pci_10b_code_violation_n(tx_10b_code_violation[19]),
             .d_or_k_code(tx_d_or_k_code[19]),

             .pci_10b_data(tx_10b_data[199:190]),
             .parallel_symbol_valid(tx_valid_code[19]),
             .current_rd(tx_current_rd[19]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[19]),
             .fifo_almost_full(tx_deskew_fifo_full[19]),
             .fifo_empty(tx_deskew_fifo_empty[19]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[159:152]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[19]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[159:152]),
             .electrical_idle_detected(tx_eidle[19]),
             .idle_data_detected(xmtd_idle_data[19]),
             .skp_os_detected(xmtd_skp_os[19]),
             .idle_os_detected(xmtd_idle_os[19]),
             .fts_os_detected(xmtd_fts_os[19]),
             .ts1_detected(xmtd_ts1[19]),
             .ts2_detected(xmtd_ts2[19]),
             .lane_num_detected(xmtd_lane_num[19]),
             .link_num_detected(xmtd_link_num[19]),
             .link_ctrl_reset_detected(xmtd_reset[19]),
             .loopback_detected(xmtd_loopback[19]),
             .disable_detected(xmtd_disable[19]),
             .disable_scrambling_detected(xmtd_no_scramble[19]),
             .compliance_pattern_detected(xmtd_comp_pattern[19]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 20

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    20,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE20_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[20] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB20:LSB20]),
             .symbol_data_minus(int_tx_symbols_n[MSB20:LSB20]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[167:160]),
             .pci_10b_code_violation_n(tx_10b_code_violation[20]),
             .d_or_k_code(tx_d_or_k_code[20]),

             .pci_10b_data(tx_10b_data[209:200]),
             .parallel_symbol_valid(tx_valid_code[20]),
             .current_rd(tx_current_rd[20]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[20]),
             .fifo_almost_full(tx_deskew_fifo_full[20]),
             .fifo_empty(tx_deskew_fifo_empty[20]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[167:160]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[20]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[167:160]),
             .electrical_idle_detected(tx_eidle[20]),
             .idle_data_detected(xmtd_idle_data[20]),
             .skp_os_detected(xmtd_skp_os[20]),
             .idle_os_detected(xmtd_idle_os[20]),
             .fts_os_detected(xmtd_fts_os[20]),
             .ts1_detected(xmtd_ts1[20]),
             .ts2_detected(xmtd_ts2[20]),
             .lane_num_detected(xmtd_lane_num[20]),
             .link_num_detected(xmtd_link_num[20]),
             .link_ctrl_reset_detected(xmtd_reset[20]),
             .loopback_detected(xmtd_loopback[20]),
             .disable_detected(xmtd_disable[20]),
             .disable_scrambling_detected(xmtd_no_scramble[20]),
             .compliance_pattern_detected(xmtd_comp_pattern[20]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 21

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    21,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE21_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[21] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB21:LSB21]),
             .symbol_data_minus(int_tx_symbols_n[MSB21:LSB21]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[175:168]),
             .pci_10b_code_violation_n(tx_10b_code_violation[21]),
             .d_or_k_code(tx_d_or_k_code[21]),

             .pci_10b_data(tx_10b_data[219:210]),
             .parallel_symbol_valid(tx_valid_code[21]),
             .current_rd(tx_current_rd[21]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[21]),
             .fifo_almost_full(tx_deskew_fifo_full[21]),
             .fifo_empty(tx_deskew_fifo_empty[21]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[175:168]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[21]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[175:168]),
             .electrical_idle_detected(tx_eidle[21]),
             .idle_data_detected(xmtd_idle_data[21]),
             .skp_os_detected(xmtd_skp_os[21]),
             .idle_os_detected(xmtd_idle_os[21]),
             .fts_os_detected(xmtd_fts_os[21]),
             .ts1_detected(xmtd_ts1[21]),
             .ts2_detected(xmtd_ts2[21]),
             .lane_num_detected(xmtd_lane_num[21]),
             .link_num_detected(xmtd_link_num[21]),
             .link_ctrl_reset_detected(xmtd_reset[21]),
             .loopback_detected(xmtd_loopback[21]),
             .disable_detected(xmtd_disable[21]),
             .disable_scrambling_detected(xmtd_no_scramble[21]),
             .compliance_pattern_detected(xmtd_comp_pattern[21]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 22

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    22,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE22_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[22] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB22:LSB22]),
             .symbol_data_minus(int_tx_symbols_n[MSB22:LSB22]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[183:176]),
             .pci_10b_code_violation_n(tx_10b_code_violation[22]),
             .d_or_k_code(tx_d_or_k_code[22]),

             .pci_10b_data(tx_10b_data[229:220]),
             .parallel_symbol_valid(tx_valid_code[22]),
             .current_rd(tx_current_rd[22]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[22]),
             .fifo_almost_full(tx_deskew_fifo_full[22]),
             .fifo_empty(tx_deskew_fifo_empty[22]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[183:176]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[22]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[183:176]),
             .electrical_idle_detected(tx_eidle[22]),
             .idle_data_detected(xmtd_idle_data[22]),
             .skp_os_detected(xmtd_skp_os[22]),
             .idle_os_detected(xmtd_idle_os[22]),
             .fts_os_detected(xmtd_fts_os[22]),
             .ts1_detected(xmtd_ts1[22]),
             .ts2_detected(xmtd_ts2[22]),
             .lane_num_detected(xmtd_lane_num[22]),
             .link_num_detected(xmtd_link_num[22]),
             .link_ctrl_reset_detected(xmtd_reset[22]),
             .loopback_detected(xmtd_loopback[22]),
             .disable_detected(xmtd_disable[22]),
             .disable_scrambling_detected(xmtd_no_scramble[22]),
             .compliance_pattern_detected(xmtd_comp_pattern[22]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 23

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    23,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE23_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[23] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB23:LSB23]),
             .symbol_data_minus(int_tx_symbols_n[MSB23:LSB23]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[191:184]),
             .pci_10b_code_violation_n(tx_10b_code_violation[23]),
             .d_or_k_code(tx_d_or_k_code[23]),

             .pci_10b_data(tx_10b_data[239:230]),
             .parallel_symbol_valid(tx_valid_code[23]),
             .current_rd(tx_current_rd[23]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[23]),
             .fifo_almost_full(tx_deskew_fifo_full[23]),
             .fifo_empty(tx_deskew_fifo_empty[23]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[191:184]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[23]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[191:184]),
             .electrical_idle_detected(tx_eidle[23]),
             .idle_data_detected(xmtd_idle_data[23]),
             .skp_os_detected(xmtd_skp_os[23]),
             .idle_os_detected(xmtd_idle_os[23]),
             .fts_os_detected(xmtd_fts_os[23]),
             .ts1_detected(xmtd_ts1[23]),
             .ts2_detected(xmtd_ts2[23]),
             .lane_num_detected(xmtd_lane_num[23]),
             .link_num_detected(xmtd_link_num[23]),
             .link_ctrl_reset_detected(xmtd_reset[23]),
             .loopback_detected(xmtd_loopback[23]),
             .disable_detected(xmtd_disable[23]),
             .disable_scrambling_detected(xmtd_no_scramble[23]),
             .compliance_pattern_detected(xmtd_comp_pattern[23]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 24

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    24,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE24_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[24] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB24:LSB24]),
             .symbol_data_minus(int_tx_symbols_n[MSB24:LSB24]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[199:192]),
             .pci_10b_code_violation_n(tx_10b_code_violation[24]),
             .d_or_k_code(tx_d_or_k_code[24]),

             .pci_10b_data(tx_10b_data[249:240]),
             .parallel_symbol_valid(tx_valid_code[24]),
             .current_rd(tx_current_rd[24]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[24]),
             .fifo_almost_full(tx_deskew_fifo_full[24]),
             .fifo_empty(tx_deskew_fifo_empty[24]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[199:192]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[24]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[199:192]),
             .electrical_idle_detected(tx_eidle[24]),
             .idle_data_detected(xmtd_idle_data[24]),
             .skp_os_detected(xmtd_skp_os[24]),
             .idle_os_detected(xmtd_idle_os[24]),
             .fts_os_detected(xmtd_fts_os[24]),
             .ts1_detected(xmtd_ts1[24]),
             .ts2_detected(xmtd_ts2[24]),
             .lane_num_detected(xmtd_lane_num[24]),
             .link_num_detected(xmtd_link_num[24]),
             .link_ctrl_reset_detected(xmtd_reset[24]),
             .loopback_detected(xmtd_loopback[24]),
             .disable_detected(xmtd_disable[24]),
             .disable_scrambling_detected(xmtd_no_scramble[24]),
             .compliance_pattern_detected(xmtd_comp_pattern[24]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 25

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    25,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE25_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[25] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB25:LSB25]),
             .symbol_data_minus(int_tx_symbols_n[MSB25:LSB25]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[207:200]),
             .pci_10b_code_violation_n(tx_10b_code_violation[25]),
             .d_or_k_code(tx_d_or_k_code[25]),

             .pci_10b_data(tx_10b_data[259:250]),
             .parallel_symbol_valid(tx_valid_code[25]),
             .current_rd(tx_current_rd[25]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[25]),
             .fifo_almost_full(tx_deskew_fifo_full[25]),
             .fifo_empty(tx_deskew_fifo_empty[25]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[207:200]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[25]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[207:200]),
             .electrical_idle_detected(tx_eidle[25]),
             .idle_data_detected(xmtd_idle_data[25]),
             .skp_os_detected(xmtd_skp_os[25]),
             .idle_os_detected(xmtd_idle_os[25]),
             .fts_os_detected(xmtd_fts_os[25]),
             .ts1_detected(xmtd_ts1[25]),
             .ts2_detected(xmtd_ts2[25]),
             .lane_num_detected(xmtd_lane_num[25]),
             .link_num_detected(xmtd_link_num[25]),
             .link_ctrl_reset_detected(xmtd_reset[25]),
             .loopback_detected(xmtd_loopback[25]),
             .disable_detected(xmtd_disable[25]),
             .disable_scrambling_detected(xmtd_no_scramble[25]),
             .compliance_pattern_detected(xmtd_comp_pattern[25]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 26

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    26,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE26_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[26] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB26:LSB26]),
             .symbol_data_minus(int_tx_symbols_n[MSB26:LSB26]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[215:208]),
             .pci_10b_code_violation_n(tx_10b_code_violation[26]),
             .d_or_k_code(tx_d_or_k_code[26]),

             .pci_10b_data(tx_10b_data[269:260]),
             .parallel_symbol_valid(tx_valid_code[26]),
             .current_rd(tx_current_rd[26]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[26]),
             .fifo_almost_full(tx_deskew_fifo_full[26]),
             .fifo_empty(tx_deskew_fifo_empty[26]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[215:208]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[26]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[215:208]),
             .electrical_idle_detected(tx_eidle[26]),
             .idle_data_detected(xmtd_idle_data[26]),
             .skp_os_detected(xmtd_skp_os[26]),
             .idle_os_detected(xmtd_idle_os[26]),
             .fts_os_detected(xmtd_fts_os[26]),
             .ts1_detected(xmtd_ts1[26]),
             .ts2_detected(xmtd_ts2[26]),
             .lane_num_detected(xmtd_lane_num[26]),
             .link_num_detected(xmtd_link_num[26]),
             .link_ctrl_reset_detected(xmtd_reset[26]),
             .loopback_detected(xmtd_loopback[26]),
             .disable_detected(xmtd_disable[26]),
             .disable_scrambling_detected(xmtd_no_scramble[26]),
             .compliance_pattern_detected(xmtd_comp_pattern[26]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 27

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    27,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE27_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[27] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB27:LSB27]),
             .symbol_data_minus(int_tx_symbols_n[MSB27:LSB27]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[223:216]),
             .pci_10b_code_violation_n(tx_10b_code_violation[27]),
             .d_or_k_code(tx_d_or_k_code[27]),

             .pci_10b_data(tx_10b_data[279:270]),
             .parallel_symbol_valid(tx_valid_code[27]),
             .current_rd(tx_current_rd[27]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[27]),
             .fifo_almost_full(tx_deskew_fifo_full[27]),
             .fifo_empty(tx_deskew_fifo_empty[27]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[223:216]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[27]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[223:216]),
             .electrical_idle_detected(tx_eidle[27]),
             .idle_data_detected(xmtd_idle_data[27]),
             .skp_os_detected(xmtd_skp_os[27]),
             .idle_os_detected(xmtd_idle_os[27]),
             .fts_os_detected(xmtd_fts_os[27]),
             .ts1_detected(xmtd_ts1[27]),
             .ts2_detected(xmtd_ts2[27]),
             .lane_num_detected(xmtd_lane_num[27]),
             .link_num_detected(xmtd_link_num[27]),
             .link_ctrl_reset_detected(xmtd_reset[27]),
             .loopback_detected(xmtd_loopback[27]),
             .disable_detected(xmtd_disable[27]),
             .disable_scrambling_detected(xmtd_no_scramble[27]),
             .compliance_pattern_detected(xmtd_comp_pattern[27]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 28

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    28,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE28_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[28] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB28:LSB28]),
             .symbol_data_minus(int_tx_symbols_n[MSB28:LSB28]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[231:224]),
             .pci_10b_code_violation_n(tx_10b_code_violation[28]),
             .d_or_k_code(tx_d_or_k_code[28]),

             .pci_10b_data(tx_10b_data[289:280]),
             .parallel_symbol_valid(tx_valid_code[28]),
             .current_rd(tx_current_rd[28]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[28]),
             .fifo_almost_full(tx_deskew_fifo_full[28]),
             .fifo_empty(tx_deskew_fifo_empty[28]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[231:224]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[28]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[231:224]),
             .electrical_idle_detected(tx_eidle[28]),
             .idle_data_detected(xmtd_idle_data[28]),
             .skp_os_detected(xmtd_skp_os[28]),
             .idle_os_detected(xmtd_idle_os[28]),
             .fts_os_detected(xmtd_fts_os[28]),
             .ts1_detected(xmtd_ts1[28]),
             .ts2_detected(xmtd_ts2[28]),
             .lane_num_detected(xmtd_lane_num[28]),
             .link_num_detected(xmtd_link_num[28]),
             .link_ctrl_reset_detected(xmtd_reset[28]),
             .loopback_detected(xmtd_loopback[28]),
             .disable_detected(xmtd_disable[28]),
             .disable_scrambling_detected(xmtd_no_scramble[28]),
             .compliance_pattern_detected(xmtd_comp_pattern[28]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 29

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    29,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE29_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[29] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB29:LSB29]),
             .symbol_data_minus(int_tx_symbols_n[MSB29:LSB29]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[239:232]),
             .pci_10b_code_violation_n(tx_10b_code_violation[29]),
             .d_or_k_code(tx_d_or_k_code[29]),

             .pci_10b_data(tx_10b_data[299:290]),
             .parallel_symbol_valid(tx_valid_code[29]),
             .current_rd(tx_current_rd[29]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[29]),
             .fifo_almost_full(tx_deskew_fifo_full[29]),
             .fifo_empty(tx_deskew_fifo_empty[29]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[239:232]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[29]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[239:232]),
             .electrical_idle_detected(tx_eidle[29]),
             .idle_data_detected(xmtd_idle_data[29]),
             .skp_os_detected(xmtd_skp_os[29]),
             .idle_os_detected(xmtd_idle_os[29]),
             .fts_os_detected(xmtd_fts_os[29]),
             .ts1_detected(xmtd_ts1[29]),
             .ts2_detected(xmtd_ts2[29]),
             .lane_num_detected(xmtd_lane_num[29]),
             .link_num_detected(xmtd_link_num[29]),
             .link_ctrl_reset_detected(xmtd_reset[29]),
             .loopback_detected(xmtd_loopback[29]),
             .disable_detected(xmtd_disable[29]),
             .disable_scrambling_detected(xmtd_no_scramble[29]),
             .compliance_pattern_detected(xmtd_comp_pattern[29]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 30

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    30,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */         TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE30_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[30] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB30:LSB30]),
             .symbol_data_minus(int_tx_symbols_n[MSB30:LSB30]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[247:240]),
             .pci_10b_code_violation_n(tx_10b_code_violation[30]),
             .d_or_k_code(tx_d_or_k_code[30]),

             .pci_10b_data(tx_10b_data[309:300]),
             .parallel_symbol_valid(tx_valid_code[30]),
             .current_rd(tx_current_rd[30]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[30]),
             .fifo_almost_full(tx_deskew_fifo_full[30]),
             .fifo_empty(tx_deskew_fifo_empty[30]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[247:240]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[30]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[247:240]),
             .electrical_idle_detected(tx_eidle[30]),
             .idle_data_detected(xmtd_idle_data[30]),
             .skp_os_detected(xmtd_skp_os[30]),
             .idle_os_detected(xmtd_idle_os[30]),
             .fts_os_detected(xmtd_fts_os[30]),
             .ts1_detected(xmtd_ts1[30]),
             .ts2_detected(xmtd_ts2[30]),
             .lane_num_detected(xmtd_lane_num[30]),
             .link_num_detected(xmtd_link_num[30]),
             .link_ctrl_reset_detected(xmtd_reset[30]),
             .loopback_detected(xmtd_loopback[30]),
             .disable_detected(xmtd_disable[30]),
             .disable_scrambling_detected(xmtd_no_scramble[30]),
             .compliance_pattern_detected(xmtd_comp_pattern[30]),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 31

  qvl_pci_express_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    1,
    /* PHY_LANE_NUMBER   */    31,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */       MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       TX_SKEW_SUPPORT,
    /* PIPE_MONITOR */         0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE31_TX (
             .reset(reset),
             .areset(areset),

             .clk(tx_clk_gate_lane[31] & tx_clk),
             .symbol_data_plus(int_tx_symbols_p[MSB31:LSB31]),
             .symbol_data_minus(int_tx_symbols_n[MSB31:LSB31]),

             .level_select(tx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(tx_8b_decoded_data[255:248]),
             .pci_10b_code_violation_n(tx_10b_code_violation[31]),
             .d_or_k_code(tx_d_or_k_code[31]),

             .pci_10b_data(tx_10b_data[319:310]),
             .parallel_symbol_valid(tx_valid_code[31]),
             .current_rd(tx_current_rd[31]),

             .deskew_fifo_read(tx_deskew_fifo_read),
             .deskew_fifo_flush(tx_deskew_fifo_flush),
             .com_read_from_fifo(tx_com_read_from_fifo[31]),
             .fifo_almost_full(tx_deskew_fifo_full[31]),
             .fifo_empty(tx_deskew_fifo_empty[31]),
             .deskew_d_or_k_code(),

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_xmtd_lane_num),
	     .n_fts(tx_n_fts[255:248]),
             .link_number(),
             .lane_0_detected(tx_lane_0_detected[31]),
             .dllp_tlp_on_link(xmting_dllp_tlp),
             .descrambled_data(tx_descrambled_data[255:248]),
             .electrical_idle_detected(tx_eidle[31]),
             .idle_data_detected(xmtd_idle_data[31]),
             .skp_os_detected(xmtd_skp_os[31]),
             .idle_os_detected(xmtd_idle_os[31]),
             .fts_os_detected(xmtd_fts_os[31]),
             .ts1_detected(xmtd_ts1[31]),
             .ts2_detected(xmtd_ts2[31]),
             .lane_num_detected(xmtd_lane_num[31]),
             .link_num_detected(xmtd_link_num[31]),
             .link_ctrl_reset_detected(xmtd_reset[31]),
             .loopback_detected(xmtd_loopback[31]),
             .disable_detected(xmtd_disable[31]),
             .disable_scrambling_detected(xmtd_no_scramble[31]),
             .compliance_pattern_detected(xmtd_comp_pattern[31]),
	     .compliance_check_enable(compliance_check_enable)
             ); 

  //------------------------------------------------------------
  // Lane receiver module instantiations on the receive interface
  //------------------------------------------------------------

  // Lane 0

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode, 
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    0,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE00_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[0] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB0:LSB0]),
             .symbol_data_minus(int_rx_symbols_n[MSB0:LSB0]),

	     .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[7:0]),
             .pci_10b_code_violation_n(rx_10b_code_violation[0]),
             .d_or_k_code(rx_d_or_k_code[0]),

             .pci_10b_data(rx_10b_data[9:0]),
             .parallel_symbol_valid(rx_valid_code[0]),
             .current_rd(rx_current_rd[0]),

	     .deskew_fifo_read(deskew_fifo_read),
	     .deskew_fifo_flush(deskew_fifo_flush),
	     .com_read_from_fifo(com_read_from_fifo[0]),
	     .fifo_almost_full(deskew_fifo_full[0]),
	     .fifo_empty(deskew_fifo_empty[0]),

	     .rx_valid_in (1'b0), // Specific to PIPE

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[7:0]),
             .link_number(link_number_rx),
	     .lane_0_detected(rx_lane_0_detected[0]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[7:0]),
             .electrical_idle_detected(rx_eidle[0]),
	     .idle_data_detected(rcvd_idle_data[0]),
             .skp_os_detected(rcvd_skp_os[0]),
             .idle_os_detected(rcvd_idle_os[0]),
             .fts_os_detected(rcvd_fts_os[0]),
             .ts1_detected(rcvd_ts1[0]),
             .ts2_detected(rcvd_ts2[0]),
             .lane_num_detected(rcvd_lane_num[0]),
             .link_num_detected(rcvd_link_num[0]),
             .link_ctrl_reset_detected(rcvd_reset[0]),
             .loopback_detected(rcvd_loopback[0]),
             .disable_detected(rcvd_disable[0]),
             .disable_scrambling_detected(rcvd_no_scramble[0]),
             .compliance_pattern_detected(rcvd_comp_pattern[0]),
	     .deskew_d_or_k_code(),
	     .compliance_check_enable(compliance_check_enable)
             );

   // Lane 1

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode, 
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    1,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE01_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[1] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB1:LSB1]),
             .symbol_data_minus(int_rx_symbols_n[MSB1:LSB1]),

	     .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[15:8]),
             .pci_10b_code_violation_n(rx_10b_code_violation[1]),
             .d_or_k_code(rx_d_or_k_code[1]),
 
             .pci_10b_data(rx_10b_data[19:10]),
             .parallel_symbol_valid(rx_valid_code[1]),
             .current_rd(rx_current_rd[1]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[1]),
             .fifo_almost_full(deskew_fifo_full[1]),
             .fifo_empty(deskew_fifo_empty[1]),

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[15:8]),
             .link_number(),
	     .lane_0_detected(rx_lane_0_detected[1]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[15:8]),
             .electrical_idle_detected(rx_eidle[1]),
	     .idle_data_detected(rcvd_idle_data[1]),
             .skp_os_detected(rcvd_skp_os[1]),
             .idle_os_detected(rcvd_idle_os[1]),
             .fts_os_detected(rcvd_fts_os[1]),
             .ts1_detected(rcvd_ts1[1]),
             .ts2_detected(rcvd_ts2[1]),
             .lane_num_detected(rcvd_lane_num[1]),
             .link_num_detected(rcvd_link_num[1]),
             .link_ctrl_reset_detected(rcvd_reset[1]),
             .loopback_detected(rcvd_loopback[1]),
             .disable_detected(rcvd_disable[1]),
             .disable_scrambling_detected(rcvd_no_scramble[1]),
             .compliance_pattern_detected(rcvd_comp_pattern[1]),
	     .deskew_d_or_k_code(),
	     .compliance_check_enable(compliance_check_enable)
             );  
 
  // Lane 2
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode, 
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    2,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE02_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[2] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB2:LSB2]),
             .symbol_data_minus(int_rx_symbols_n[MSB2:LSB2]),

	     .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[23:16]),
             .pci_10b_code_violation_n(rx_10b_code_violation[2]),
             .d_or_k_code(rx_d_or_k_code[2]),
              
             .pci_10b_data(rx_10b_data[29:20]),
             .parallel_symbol_valid(rx_valid_code[2]),
             .current_rd(rx_current_rd[2]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[2]),
             .fifo_almost_full(deskew_fifo_full[2]),
	     .fifo_empty(deskew_fifo_empty[2]),

	     .rx_valid_in (1'b0), // Specific to PIPE 

 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[23:16]),
             .link_number(),
	     .lane_0_detected(rx_lane_0_detected[2]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[23:16]),
             .electrical_idle_detected(rx_eidle[2]),
	     .idle_data_detected(rcvd_idle_data[2]),
             .skp_os_detected(rcvd_skp_os[2]),
             .idle_os_detected(rcvd_idle_os[2]),
             .fts_os_detected(rcvd_fts_os[2]),
             .ts1_detected(rcvd_ts1[2]),
             .ts2_detected(rcvd_ts2[2]),
             .lane_num_detected(rcvd_lane_num[2]),
             .link_num_detected(rcvd_link_num[2]),
             .link_ctrl_reset_detected(rcvd_reset[2]),
             .loopback_detected(rcvd_loopback[2]),
             .disable_detected(rcvd_disable[2]),
             .disable_scrambling_detected(rcvd_no_scramble[2]),
             .compliance_pattern_detected(rcvd_comp_pattern[2]),
	     .deskew_d_or_k_code(),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 3
 
   qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    3,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE03_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[3] & rx_clk),    
             .symbol_data_plus(int_rx_symbols_p[MSB3:LSB3]),
             .symbol_data_minus(int_rx_symbols_n[MSB3:LSB3]),

	     .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[31:24]),
             .pci_10b_code_violation_n(rx_10b_code_violation[3]),
             .d_or_k_code(rx_d_or_k_code[3]),
              
             .pci_10b_data(rx_10b_data[39:30]),
             .parallel_symbol_valid(rx_valid_code[3]),
             .current_rd(rx_current_rd[3]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[3]),
             .fifo_almost_full(deskew_fifo_full[3]),
	     .fifo_empty(deskew_fifo_empty[3]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble), 
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[31:24]),
             .link_number(),
	     .lane_0_detected(rx_lane_0_detected[3]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[31:24]),
             .electrical_idle_detected(rx_eidle[3]),
	     .idle_data_detected(rcvd_idle_data[3]),
             .skp_os_detected(rcvd_skp_os[3]),
             .idle_os_detected(rcvd_idle_os[3]),
             .fts_os_detected(rcvd_fts_os[3]),
             .ts1_detected(rcvd_ts1[3]),
             .ts2_detected(rcvd_ts2[3]),
             .lane_num_detected(rcvd_lane_num[3]),
             .link_num_detected(rcvd_link_num[3]),
             .link_ctrl_reset_detected(rcvd_reset[3]),
             .loopback_detected(rcvd_loopback[3]),
             .disable_detected(rcvd_disable[3]),
             .disable_scrambling_detected(rcvd_no_scramble[3]),
             .compliance_pattern_detected(rcvd_comp_pattern[3]),
	     .deskew_d_or_k_code(),
	     .compliance_check_enable(compliance_check_enable)
             );

  // Lane 4

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    4,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE04_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[4] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB4:LSB4]),
             .symbol_data_minus(int_rx_symbols_n[MSB4:LSB4]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[39:32]),
             .pci_10b_code_violation_n(rx_10b_code_violation[4]),
             .d_or_k_code(rx_d_or_k_code[4]),

             .pci_10b_data(rx_10b_data[49:40]),
             .parallel_symbol_valid(rx_valid_code[4]),
             .current_rd(rx_current_rd[4]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[4]),
             .fifo_almost_full(deskew_fifo_full[4]),
	     .fifo_empty(deskew_fifo_empty[4]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 


             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[39:32]),
             .link_number(),
	     .lane_0_detected(rx_lane_0_detected[4]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[39:32]),
             .electrical_idle_detected(rx_eidle[4]),
             .idle_data_detected(rcvd_idle_data[4]),
             .skp_os_detected(rcvd_skp_os[4]),
             .idle_os_detected(rcvd_idle_os[4]),
             .fts_os_detected(rcvd_fts_os[4]),
             .ts1_detected(rcvd_ts1[4]),
             .ts2_detected(rcvd_ts2[4]),
             .lane_num_detected(rcvd_lane_num[4]),
             .link_num_detected(rcvd_link_num[4]),
             .link_ctrl_reset_detected(rcvd_reset[4]),
             .loopback_detected(rcvd_loopback[4]),
             .disable_detected(rcvd_disable[4]),
             .disable_scrambling_detected(rcvd_no_scramble[4]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[4])
             );

  // Lane 5

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    5,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE05_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[5] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB5:LSB5]),
             .symbol_data_minus(int_rx_symbols_n[MSB5:LSB5]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[47:40]),
             .pci_10b_code_violation_n(rx_10b_code_violation[5]),
             .d_or_k_code(rx_d_or_k_code[5]),

             .pci_10b_data(rx_10b_data[59:50]),
             .parallel_symbol_valid(rx_valid_code[5]),
             .current_rd(rx_current_rd[5]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[5]),
             .fifo_almost_full(deskew_fifo_full[5]),
	     .fifo_empty(deskew_fifo_empty[5]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[47:40]),
             .link_number(),
	     .lane_0_detected(rx_lane_0_detected[5]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[47:40]),
             .electrical_idle_detected(rx_eidle[5]),
             .idle_data_detected(rcvd_idle_data[5]),
             .skp_os_detected(rcvd_skp_os[5]),
             .idle_os_detected(rcvd_idle_os[5]),
             .fts_os_detected(rcvd_fts_os[5]),
             .ts1_detected(rcvd_ts1[5]),
             .ts2_detected(rcvd_ts2[5]),
             .lane_num_detected(rcvd_lane_num[5]),
             .link_num_detected(rcvd_link_num[5]),
             .link_ctrl_reset_detected(rcvd_reset[5]),
             .loopback_detected(rcvd_loopback[5]),
             .disable_detected(rcvd_disable[5]),
             .disable_scrambling_detected(rcvd_no_scramble[5]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[5])
             );

  // Lane 6
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    6,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE06_RX (
             .reset(reset),
             .areset(areset),
  
             .clk(rx_clk_gate_lane[6] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB6:LSB6]),
             .symbol_data_minus(int_rx_symbols_n[MSB6:LSB6]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[55:48]),
             .pci_10b_code_violation_n(rx_10b_code_violation[6]),
             .d_or_k_code(rx_d_or_k_code[6]),
 
             .pci_10b_data(rx_10b_data[69:60]),
             .parallel_symbol_valid(rx_valid_code[6]),
             .current_rd(rx_current_rd[6]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[6]),
             .fifo_almost_full(deskew_fifo_full[6]),
	     .fifo_empty(deskew_fifo_empty[6]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

  
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[55:48]),
             .link_number(),
	     .lane_0_detected(rx_lane_0_detected[6]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[55:48]),
             .electrical_idle_detected(rx_eidle[6]),
             .idle_data_detected(rcvd_idle_data[6]),
             .skp_os_detected(rcvd_skp_os[6]),
             .idle_os_detected(rcvd_idle_os[6]),
             .fts_os_detected(rcvd_fts_os[6]),
             .ts1_detected(rcvd_ts1[6]),
             .ts2_detected(rcvd_ts2[6]),
             .lane_num_detected(rcvd_lane_num[6]),
             .link_num_detected(rcvd_link_num[6]),
             .link_ctrl_reset_detected(rcvd_reset[6]),
             .loopback_detected(rcvd_loopback[6]),
             .disable_detected(rcvd_disable[6]),
             .disable_scrambling_detected(rcvd_no_scramble[6]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[6])
             );

  // Lane 7

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    7,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE07_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[7] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB7:LSB7]),
             .symbol_data_minus(int_rx_symbols_n[MSB7:LSB7]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[63:56]),
             .pci_10b_code_violation_n(rx_10b_code_violation[7]),
             .d_or_k_code(rx_d_or_k_code[7]),

             .pci_10b_data(rx_10b_data[79:70]),
             .parallel_symbol_valid(rx_valid_code[7]),
             .current_rd(rx_current_rd[7]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[7]),
             .fifo_almost_full(deskew_fifo_full[7]),
	     .fifo_empty(deskew_fifo_empty[7]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[63:56]),
             .link_number(),
	     .lane_0_detected(rx_lane_0_detected[7]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[63:56]),
             .electrical_idle_detected(rx_eidle[7]),
             .idle_data_detected(rcvd_idle_data[7]),
             .skp_os_detected(rcvd_skp_os[7]),
             .idle_os_detected(rcvd_idle_os[7]),
             .fts_os_detected(rcvd_fts_os[7]),
             .ts1_detected(rcvd_ts1[7]),
             .ts2_detected(rcvd_ts2[7]),
             .lane_num_detected(rcvd_lane_num[7]),
             .link_num_detected(rcvd_link_num[7]),
             .link_ctrl_reset_detected(rcvd_reset[7]),
             .loopback_detected(rcvd_loopback[7]),
             .disable_detected(rcvd_disable[7]),
             .disable_scrambling_detected(rcvd_no_scramble[7]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[7])
             ); 

  // Lane 8

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    8,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE08_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[8] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB8:LSB8]),
             .symbol_data_minus(int_rx_symbols_n[MSB8:LSB8]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[71:64]),
             .pci_10b_code_violation_n(rx_10b_code_violation[8]),
             .d_or_k_code(rx_d_or_k_code[8]),

             .pci_10b_data(rx_10b_data[89:80]),
             .parallel_symbol_valid(rx_valid_code[8]),
             .current_rd(rx_current_rd[8]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[8]),
             .fifo_almost_full(deskew_fifo_full[8]),
	     .fifo_empty(deskew_fifo_empty[8]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[71:64]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[8]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[71:64]),
             .electrical_idle_detected(rx_eidle[8]),
             .idle_data_detected(rcvd_idle_data[8]),
             .skp_os_detected(rcvd_skp_os[8]),
             .idle_os_detected(rcvd_idle_os[8]),
             .fts_os_detected(rcvd_fts_os[8]),
             .ts1_detected(rcvd_ts1[8]),
             .ts2_detected(rcvd_ts2[8]),
             .lane_num_detected(rcvd_lane_num[8]),
             .link_num_detected(rcvd_link_num[8]),
             .link_ctrl_reset_detected(rcvd_reset[8]),
             .loopback_detected(rcvd_loopback[8]),
             .disable_detected(rcvd_disable[8]),
             .disable_scrambling_detected(rcvd_no_scramble[8]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[8])
             );

  // Lane 9

 qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    9,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE09_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[9] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB9:LSB9]),
             .symbol_data_minus(int_rx_symbols_n[MSB9:LSB9]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[79:72]),
             .pci_10b_code_violation_n(rx_10b_code_violation[9]),
             .d_or_k_code(rx_d_or_k_code[9]),
 
             .pci_10b_data(rx_10b_data[99:90]),
             .parallel_symbol_valid(rx_valid_code[9]),
             .current_rd(rx_current_rd[9]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[9]),
             .fifo_almost_full(deskew_fifo_full[9]),
	     .fifo_empty(deskew_fifo_empty[9]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[79:72]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[9]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[79:72]),
             .electrical_idle_detected(rx_eidle[9]),
             .idle_data_detected(rcvd_idle_data[9]),
             .skp_os_detected(rcvd_skp_os[9]),
             .idle_os_detected(rcvd_idle_os[9]),
             .fts_os_detected(rcvd_fts_os[9]),
             .ts1_detected(rcvd_ts1[9]),
             .ts2_detected(rcvd_ts2[9]),
             .lane_num_detected(rcvd_lane_num[9]),
             .link_num_detected(rcvd_link_num[9]),
             .link_ctrl_reset_detected(rcvd_reset[9]),
             .loopback_detected(rcvd_loopback[9]),
             .disable_detected(rcvd_disable[9]),
             .disable_scrambling_detected(rcvd_no_scramble[9]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[9])
             );

  // Lane 10
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    10,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE10_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[10] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB10:LSB10]),
             .symbol_data_minus(int_rx_symbols_n[MSB10:LSB10]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[87:80]),
             .pci_10b_code_violation_n(rx_10b_code_violation[10]),
             .d_or_k_code(rx_d_or_k_code[10]),
 
             .pci_10b_data(rx_10b_data[109:100]),
             .parallel_symbol_valid(rx_valid_code[10]),
             .current_rd(rx_current_rd[10]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[10]),
             .fifo_almost_full(deskew_fifo_full[10]),
	     .fifo_empty(deskew_fifo_empty[10]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[87:80]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[10]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[87:80]),
             .electrical_idle_detected(rx_eidle[10]),
             .idle_data_detected(rcvd_idle_data[10]),
             .skp_os_detected(rcvd_skp_os[10]),
             .idle_os_detected(rcvd_idle_os[10]),
             .fts_os_detected(rcvd_fts_os[10]),
             .ts1_detected(rcvd_ts1[10]),
             .ts2_detected(rcvd_ts2[10]),
             .lane_num_detected(rcvd_lane_num[10]),
             .link_num_detected(rcvd_link_num[10]),
             .link_ctrl_reset_detected(rcvd_reset[10]),
             .loopback_detected(rcvd_loopback[10]),
             .disable_detected(rcvd_disable[10]),
             .disable_scrambling_detected(rcvd_no_scramble[10]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[10])
             );

  // Lane 11
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    11,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE11_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[11] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB11:LSB11]),
             .symbol_data_minus(int_rx_symbols_n[MSB11:LSB11]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[95:88]),
             .pci_10b_code_violation_n(rx_10b_code_violation[11]),
             .d_or_k_code(rx_d_or_k_code[11]),
 
             .pci_10b_data(rx_10b_data[119:110]),
             .parallel_symbol_valid(rx_valid_code[11]),
             .current_rd(rx_current_rd[11]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[11]),
             .fifo_almost_full(deskew_fifo_full[11]),
	     .fifo_empty(deskew_fifo_empty[11]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[95:88]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[11]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[95:88]),
             .electrical_idle_detected(rx_eidle[11]),
             .idle_data_detected(rcvd_idle_data[11]),
             .skp_os_detected(rcvd_skp_os[11]),
             .idle_os_detected(rcvd_idle_os[11]),
             .fts_os_detected(rcvd_fts_os[11]),
             .ts1_detected(rcvd_ts1[11]),
             .ts2_detected(rcvd_ts2[11]),
             .lane_num_detected(rcvd_lane_num[11]),
             .link_num_detected(rcvd_link_num[11]),
             .link_ctrl_reset_detected(rcvd_reset[11]),
             .loopback_detected(rcvd_loopback[11]),
             .disable_detected(rcvd_disable[11]),
             .disable_scrambling_detected(rcvd_no_scramble[11]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[11])
             );  

  // Lane 12

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    12,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE12_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[12] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB12:LSB12]),
             .symbol_data_minus(int_rx_symbols_n[MSB12:LSB12]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[103:96]),
             .pci_10b_code_violation_n(rx_10b_code_violation[12]),
             .d_or_k_code(rx_d_or_k_code[12]),

             .pci_10b_data(rx_10b_data[129:120]),
             .parallel_symbol_valid(rx_valid_code[12]),
             .current_rd(rx_current_rd[12]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[12]),
             .fifo_almost_full(deskew_fifo_full[12]),
	     .fifo_empty(deskew_fifo_empty[12]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),       
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[103:96]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[12]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[103:96]),
             .electrical_idle_detected(rx_eidle[12]),
             .idle_data_detected(rcvd_idle_data[12]),
             .skp_os_detected(rcvd_skp_os[12]),
             .idle_os_detected(rcvd_idle_os[12]),
             .fts_os_detected(rcvd_fts_os[12]),
             .ts1_detected(rcvd_ts1[12]),
             .ts2_detected(rcvd_ts2[12]),
             .lane_num_detected(rcvd_lane_num[12]),
             .link_num_detected(rcvd_link_num[12]),
             .link_ctrl_reset_detected(rcvd_reset[12]),
             .loopback_detected(rcvd_loopback[12]),
             .disable_detected(rcvd_disable[12]),
             .disable_scrambling_detected(rcvd_no_scramble[12]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[12])
             );
 
  // Lane 13

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    13,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE13_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[13] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB13:LSB13]),
             .symbol_data_minus(int_rx_symbols_n[MSB13:LSB13]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[111:104]),
             .pci_10b_code_violation_n(rx_10b_code_violation[13]),
             .d_or_k_code(rx_d_or_k_code[13]),

             .pci_10b_data(rx_10b_data[139:130]),
             .parallel_symbol_valid(rx_valid_code[13]),    
             .current_rd(rx_current_rd[13]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[13]),
             .fifo_almost_full(deskew_fifo_full[13]),
	     .fifo_empty(deskew_fifo_empty[13]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),       
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[111:104]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[13]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[111:104]),
             .electrical_idle_detected(rx_eidle[13]),   
             .idle_data_detected(rcvd_idle_data[13]),
             .skp_os_detected(rcvd_skp_os[13]),
             .idle_os_detected(rcvd_idle_os[13]),
             .fts_os_detected(rcvd_fts_os[13]), 
             .ts1_detected(rcvd_ts1[13]),
             .ts2_detected(rcvd_ts2[13]),
             .lane_num_detected(rcvd_lane_num[13]),
             .link_num_detected(rcvd_link_num[13]),
             .link_ctrl_reset_detected(rcvd_reset[13]),
             .loopback_detected(rcvd_loopback[13]),   
             .disable_detected(rcvd_disable[13]), 
             .disable_scrambling_detected(rcvd_no_scramble[13]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[13])
             );

  // Lane 14

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    14,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE14_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[14] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB14:LSB14]),
             .symbol_data_minus(int_rx_symbols_n[MSB14:LSB14]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[119:112]),
             .pci_10b_code_violation_n(rx_10b_code_violation[14]),
             .d_or_k_code(rx_d_or_k_code[14]),

             .pci_10b_data(rx_10b_data[149:140]),
             .parallel_symbol_valid(rx_valid_code[14]),    
             .current_rd(rx_current_rd[14]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[14]),
             .fifo_almost_full(deskew_fifo_full[14]),
	     .fifo_empty(deskew_fifo_empty[14]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),       
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[119:112]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[14]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[119:112]),
             .electrical_idle_detected(rx_eidle[14]),   
             .idle_data_detected(rcvd_idle_data[14]),
             .skp_os_detected(rcvd_skp_os[14]),
             .idle_os_detected(rcvd_idle_os[14]),
             .fts_os_detected(rcvd_fts_os[14]), 
             .ts1_detected(rcvd_ts1[14]),
             .ts2_detected(rcvd_ts2[14]),
             .lane_num_detected(rcvd_lane_num[14]),
             .link_num_detected(rcvd_link_num[14]),
             .link_ctrl_reset_detected(rcvd_reset[14]),
             .loopback_detected(rcvd_loopback[14]),   
             .disable_detected(rcvd_disable[14]), 
             .disable_scrambling_detected(rcvd_no_scramble[14]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[14])
             );

  // Lane 15

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    15,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE15_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[15] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB15:LSB15]),
             .symbol_data_minus(int_rx_symbols_n[MSB15:LSB15]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[127:120]),
             .pci_10b_code_violation_n(rx_10b_code_violation[15]),
             .d_or_k_code(rx_d_or_k_code[15]),

             .pci_10b_data(rx_10b_data[159:150]),
             .parallel_symbol_valid(rx_valid_code[15]),    
             .current_rd(rx_current_rd[15]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[15]),
             .fifo_almost_full(deskew_fifo_full[15]),
	     .fifo_empty(deskew_fifo_empty[15]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),       
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[127:120]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[15]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[127:120]),
             .electrical_idle_detected(rx_eidle[15]),   
             .idle_data_detected(rcvd_idle_data[15]),
             .skp_os_detected(rcvd_skp_os[15]),
             .idle_os_detected(rcvd_idle_os[15]),
             .fts_os_detected(rcvd_fts_os[15]), 
             .ts1_detected(rcvd_ts1[15]),
             .ts2_detected(rcvd_ts2[15]),
             .lane_num_detected(rcvd_lane_num[15]),
             .link_num_detected(rcvd_link_num[15]),
             .link_ctrl_reset_detected(rcvd_reset[15]),
             .loopback_detected(rcvd_loopback[15]),   
             .disable_detected(rcvd_disable[15]), 
             .disable_scrambling_detected(rcvd_no_scramble[15]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[15])
             );

  // Lane 16

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    16,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE16_RX (
             .reset(reset),
             .areset(areset),

             .clk(rx_clk_gate_lane[16] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB16:LSB16]),
             .symbol_data_minus(int_rx_symbols_n[MSB16:LSB16]),

             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),

             .pci_8b_data(rx_8b_decoded_data[135:128]),
             .pci_10b_code_violation_n(rx_10b_code_violation[16]),
             .d_or_k_code(rx_d_or_k_code[16]),
 
             .pci_10b_data(rx_10b_data[169:160]),
             .parallel_symbol_valid(rx_valid_code[16]),
             .current_rd(rx_current_rd[16]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[16]),
             .fifo_almost_full(deskew_fifo_full[16]),
	     .fifo_empty(deskew_fifo_empty[16]),

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[135:128]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[16]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[135:128]),
             .electrical_idle_detected(rx_eidle[16]),
             .idle_data_detected(rcvd_idle_data[16]),
             .skp_os_detected(rcvd_skp_os[16]),
             .idle_os_detected(rcvd_idle_os[16]),
             .fts_os_detected(rcvd_fts_os[16]),
             .ts1_detected(rcvd_ts1[16]),
             .ts2_detected(rcvd_ts2[16]),
             .lane_num_detected(rcvd_lane_num[16]),
             .link_num_detected(rcvd_link_num[16]),
             .link_ctrl_reset_detected(rcvd_reset[16]),
             .loopback_detected(rcvd_loopback[16]),
             .disable_detected(rcvd_disable[16]),
             .disable_scrambling_detected(rcvd_no_scramble[16]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[16])
             );

  // Lane 17

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    17,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE17_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[17] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB17:LSB17]),
             .symbol_data_minus(int_rx_symbols_n[MSB17:LSB17]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[143:136]),
             .pci_10b_code_violation_n(rx_10b_code_violation[17]),
             .d_or_k_code(rx_d_or_k_code[17]),
 
             .pci_10b_data(rx_10b_data[179:170]),
             .parallel_symbol_valid(rx_valid_code[17]),
             .current_rd(rx_current_rd[17]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[17]),
             .fifo_almost_full(deskew_fifo_full[17]),
	     .fifo_empty(deskew_fifo_empty[17]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[143:136]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[17]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[143:136]),
             .electrical_idle_detected(rx_eidle[17]),
             .idle_data_detected(rcvd_idle_data[17]),
             .skp_os_detected(rcvd_skp_os[17]),
             .idle_os_detected(rcvd_idle_os[17]),
             .fts_os_detected(rcvd_fts_os[17]),
             .ts1_detected(rcvd_ts1[17]),
             .ts2_detected(rcvd_ts2[17]),
             .lane_num_detected(rcvd_lane_num[17]),
             .link_num_detected(rcvd_link_num[17]),
             .link_ctrl_reset_detected(rcvd_reset[17]),
             .loopback_detected(rcvd_loopback[17]),
             .disable_detected(rcvd_disable[17]),
             .disable_scrambling_detected(rcvd_no_scramble[17]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[17])
             );

  // Lane 18
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    18,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE18_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[18] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB18:LSB18]),
             .symbol_data_minus(int_rx_symbols_n[MSB18:LSB18]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[151:144]),
             .pci_10b_code_violation_n(rx_10b_code_violation[18]),
             .d_or_k_code(rx_d_or_k_code[18]),
              
             .pci_10b_data(rx_10b_data[189:180]),
             .parallel_symbol_valid(rx_valid_code[18]),
             .current_rd(rx_current_rd[18]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[18]),
             .fifo_almost_full(deskew_fifo_full[18]),
	     .fifo_empty(deskew_fifo_empty[18]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[151:144]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[18]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[151:144]),
             .electrical_idle_detected(rx_eidle[18]),
             .idle_data_detected(rcvd_idle_data[18]),
             .skp_os_detected(rcvd_skp_os[18]),
             .idle_os_detected(rcvd_idle_os[18]),
             .fts_os_detected(rcvd_fts_os[18]),
             .ts1_detected(rcvd_ts1[18]),
             .ts2_detected(rcvd_ts2[18]),
             .lane_num_detected(rcvd_lane_num[18]),
             .link_num_detected(rcvd_link_num[18]),
             .link_ctrl_reset_detected(rcvd_reset[18]),
             .loopback_detected(rcvd_loopback[18]),
             .disable_detected(rcvd_disable[18]),
             .disable_scrambling_detected(rcvd_no_scramble[18]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[18])
             );

  // Lane 19

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    19,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE19_RX (
             .reset(reset),
             .areset(areset),
              
             .clk(rx_clk_gate_lane[19] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB19:LSB19]),
             .symbol_data_minus(int_rx_symbols_n[MSB19:LSB19]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[159:152]),
             .pci_10b_code_violation_n(rx_10b_code_violation[19]),
             .d_or_k_code(rx_d_or_k_code[19]),
 
             .pci_10b_data(rx_10b_data[199:190]),
             .parallel_symbol_valid(rx_valid_code[19]),
             .current_rd(rx_current_rd[19]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[19]),
             .fifo_almost_full(deskew_fifo_full[19]),
	     .fifo_empty(deskew_fifo_empty[19]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[159:152]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[19]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[159:152]),
             .electrical_idle_detected(rx_eidle[19]),
             .idle_data_detected(rcvd_idle_data[19]),
             .skp_os_detected(rcvd_skp_os[19]),
             .idle_os_detected(rcvd_idle_os[19]),
             .fts_os_detected(rcvd_fts_os[19]),
             .ts1_detected(rcvd_ts1[19]),
             .ts2_detected(rcvd_ts2[19]),
             .lane_num_detected(rcvd_lane_num[19]),
             .link_num_detected(rcvd_link_num[19]),
             .link_ctrl_reset_detected(rcvd_reset[19]),
             .loopback_detected(rcvd_loopback[19]),
             .disable_detected(rcvd_disable[19]),
             .disable_scrambling_detected(rcvd_no_scramble[19]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[19])
             );

  // Lane 20
              
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    20,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE20_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[20] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB20:LSB20]),
             .symbol_data_minus(int_rx_symbols_n[MSB20:LSB20]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[167:160]),
             .pci_10b_code_violation_n(rx_10b_code_violation[20]),
             .d_or_k_code(rx_d_or_k_code[20]),
 
             .pci_10b_data(rx_10b_data[209:200]),
             .parallel_symbol_valid(rx_valid_code[20]),
             .current_rd(rx_current_rd[20]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[20]),
             .fifo_almost_full(deskew_fifo_full[20]),
	     .fifo_empty(deskew_fifo_empty[20]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[167:160]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[20]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[167:160]),
             .electrical_idle_detected(rx_eidle[20]),
             .idle_data_detected(rcvd_idle_data[20]),
             .skp_os_detected(rcvd_skp_os[20]),
             .idle_os_detected(rcvd_idle_os[20]),
             .fts_os_detected(rcvd_fts_os[20]),
             .ts1_detected(rcvd_ts1[20]),
             .ts2_detected(rcvd_ts2[20]),
             .lane_num_detected(rcvd_lane_num[20]),
             .link_num_detected(rcvd_link_num[20]),
             .link_ctrl_reset_detected(rcvd_reset[20]),
             .loopback_detected(rcvd_loopback[20]),
             .disable_detected(rcvd_disable[20]),
             .disable_scrambling_detected(rcvd_no_scramble[20]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[20])
             );

  // Lane 21

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    21,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE21_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[21] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB21:LSB21]),
             .symbol_data_minus(int_rx_symbols_n[MSB21:LSB21]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[175:168]),
             .pci_10b_code_violation_n(rx_10b_code_violation[21]),
             .d_or_k_code(rx_d_or_k_code[21]),
 
             .pci_10b_data(rx_10b_data[219:210]),
             .parallel_symbol_valid(rx_valid_code[21]),
             .current_rd(rx_current_rd[21]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[21]),
             .fifo_almost_full(deskew_fifo_full[21]),
	     .fifo_empty(deskew_fifo_empty[21]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[175:168]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[21]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[175:168]),
             .electrical_idle_detected(rx_eidle[21]),
             .idle_data_detected(rcvd_idle_data[21]),
             .skp_os_detected(rcvd_skp_os[21]),
             .idle_os_detected(rcvd_idle_os[21]),
             .fts_os_detected(rcvd_fts_os[21]),
             .ts1_detected(rcvd_ts1[21]),
             .ts2_detected(rcvd_ts2[21]),
             .lane_num_detected(rcvd_lane_num[21]),
             .link_num_detected(rcvd_link_num[21]),
             .link_ctrl_reset_detected(rcvd_reset[21]),
             .loopback_detected(rcvd_loopback[21]),
             .disable_detected(rcvd_disable[21]),
             .disable_scrambling_detected(rcvd_no_scramble[21]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[21])
             );

  // Lane 22
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    22,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE22_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[22] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB22:LSB22]),
             .symbol_data_minus(int_rx_symbols_n[MSB22:LSB22]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[183:176]),
             .pci_10b_code_violation_n(rx_10b_code_violation[22]),
             .d_or_k_code(rx_d_or_k_code[22]),
     
             .pci_10b_data(rx_10b_data[229:220]),
             .parallel_symbol_valid(rx_valid_code[22]),
             .current_rd(rx_current_rd[22]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[22]),
             .fifo_almost_full(deskew_fifo_full[22]),
	     .fifo_empty(deskew_fifo_empty[22]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[183:176]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[22]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[183:176]),
             .electrical_idle_detected(rx_eidle[22]),
             .idle_data_detected(rcvd_idle_data[22]),
             .skp_os_detected(rcvd_skp_os[22]),
             .idle_os_detected(rcvd_idle_os[22]),
             .fts_os_detected(rcvd_fts_os[22]),
             .ts1_detected(rcvd_ts1[22]),
             .ts2_detected(rcvd_ts2[22]),
             .lane_num_detected(rcvd_lane_num[22]),
             .link_num_detected(rcvd_link_num[22]),
             .link_ctrl_reset_detected(rcvd_reset[22]),
             .loopback_detected(rcvd_loopback[22]),
             .disable_detected(rcvd_disable[22]),
             .disable_scrambling_detected(rcvd_no_scramble[22]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[22])
             );

  // Lane 23
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    23,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE23_RX (
             .reset(reset),
             .areset(areset),
              
             .clk(rx_clk_gate_lane[23] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB23:LSB23]),
             .symbol_data_minus(int_rx_symbols_n[MSB23:LSB23]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[191:184]),
             .pci_10b_code_violation_n(rx_10b_code_violation[23]),
             .d_or_k_code(rx_d_or_k_code[23]),
 
             .pci_10b_data(rx_10b_data[239:230]),
             .parallel_symbol_valid(rx_valid_code[23]),
             .current_rd(rx_current_rd[23]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[23]),
             .fifo_almost_full(deskew_fifo_full[23]),
	     .fifo_empty(deskew_fifo_empty[23]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[191:184]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[23]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[191:184]),
             .electrical_idle_detected(rx_eidle[23]),
             .idle_data_detected(rcvd_idle_data[23]),
             .skp_os_detected(rcvd_skp_os[23]),
             .idle_os_detected(rcvd_idle_os[23]),
             .fts_os_detected(rcvd_fts_os[23]),
             .ts1_detected(rcvd_ts1[23]),
             .ts2_detected(rcvd_ts2[23]),
             .lane_num_detected(rcvd_lane_num[23]),
             .link_num_detected(rcvd_link_num[23]),
             .link_ctrl_reset_detected(rcvd_reset[23]),
             .loopback_detected(rcvd_loopback[23]),
             .disable_detected(rcvd_disable[23]),
             .disable_scrambling_detected(rcvd_no_scramble[23]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[23])
             );

  // Lane 24
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    24,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE24_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[24] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB24:LSB24]),
             .symbol_data_minus(int_rx_symbols_n[MSB24:LSB24]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[199:192]),
             .pci_10b_code_violation_n(rx_10b_code_violation[24]),
             .d_or_k_code(rx_d_or_k_code[24]),
 
             .pci_10b_data(rx_10b_data[249:240]),
             .parallel_symbol_valid(rx_valid_code[24]),
             .current_rd(rx_current_rd[24]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[24]),
             .fifo_almost_full(deskew_fifo_full[24]),
	     .fifo_empty(deskew_fifo_empty[24]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[199:192]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[24]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[199:192]),
             .electrical_idle_detected(rx_eidle[24]),
             .idle_data_detected(rcvd_idle_data[24]),
             .skp_os_detected(rcvd_skp_os[24]),
             .idle_os_detected(rcvd_idle_os[24]),
             .fts_os_detected(rcvd_fts_os[24]),
             .ts1_detected(rcvd_ts1[24]),
             .ts2_detected(rcvd_ts2[24]),
             .lane_num_detected(rcvd_lane_num[24]),
             .link_num_detected(rcvd_link_num[24]),
             .link_ctrl_reset_detected(rcvd_reset[24]),
             .loopback_detected(rcvd_loopback[24]),
             .disable_detected(rcvd_disable[24]),
             .disable_scrambling_detected(rcvd_no_scramble[24]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[24])
             );

  // Lane 25
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    25,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE25_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[25] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB25:LSB25]),
             .symbol_data_minus(int_rx_symbols_n[MSB25:LSB25]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[207:200]),
             .pci_10b_code_violation_n(rx_10b_code_violation[25]),
             .d_or_k_code(rx_d_or_k_code[25]),
 
             .pci_10b_data(rx_10b_data[259:250]),
             .parallel_symbol_valid(rx_valid_code[25]),
             .current_rd(rx_current_rd[25]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[25]),
             .fifo_almost_full(deskew_fifo_full[25]),
	     .fifo_empty(deskew_fifo_empty[25]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 

             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[207:200]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[25]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[207:200]),
             .electrical_idle_detected(rx_eidle[25]),
             .idle_data_detected(rcvd_idle_data[25]),
             .skp_os_detected(rcvd_skp_os[25]),
             .idle_os_detected(rcvd_idle_os[25]),
             .fts_os_detected(rcvd_fts_os[25]),
             .ts1_detected(rcvd_ts1[25]),
             .ts2_detected(rcvd_ts2[25]),
             .lane_num_detected(rcvd_lane_num[25]),
             .link_num_detected(rcvd_link_num[25]),
             .link_ctrl_reset_detected(rcvd_reset[25]),
             .loopback_detected(rcvd_loopback[25]),
             .disable_detected(rcvd_disable[25]),
             .disable_scrambling_detected(rcvd_no_scramble[25]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[25])
             );

  // Lane 26
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    26,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE26_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[26] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB26:LSB26]),
             .symbol_data_minus(int_rx_symbols_n[MSB26:LSB26]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[215:208]),
             .pci_10b_code_violation_n(rx_10b_code_violation[26]),
             .d_or_k_code(rx_d_or_k_code[26]),
 
             .pci_10b_data(rx_10b_data[269:260]),
             .parallel_symbol_valid(rx_valid_code[26]),
             .current_rd(rx_current_rd[26]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[26]),
             .fifo_almost_full(deskew_fifo_full[26]),
	     .fifo_empty(deskew_fifo_empty[26]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[215:208]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[26]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[215:208]),
             .electrical_idle_detected(rx_eidle[26]),
             .idle_data_detected(rcvd_idle_data[26]),
             .skp_os_detected(rcvd_skp_os[26]),
             .idle_os_detected(rcvd_idle_os[26]),
             .fts_os_detected(rcvd_fts_os[26]),
             .ts1_detected(rcvd_ts1[26]),
             .ts2_detected(rcvd_ts2[26]),
             .lane_num_detected(rcvd_lane_num[26]),
             .link_num_detected(rcvd_link_num[26]),
             .link_ctrl_reset_detected(rcvd_reset[26]),
             .loopback_detected(rcvd_loopback[26]),
             .disable_detected(rcvd_disable[26]),
             .disable_scrambling_detected(rcvd_no_scramble[26]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[26])
             );

  // Lane 27

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    27,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE27_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[27] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB27:LSB27]),
             .symbol_data_minus(int_rx_symbols_n[MSB27:LSB27]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[223:216]),
             .pci_10b_code_violation_n(rx_10b_code_violation[27]),
             .d_or_k_code(rx_d_or_k_code[27]),
 
             .pci_10b_data(rx_10b_data[279:270]),
             .parallel_symbol_valid(rx_valid_code[27]),
             .current_rd(rx_current_rd[27]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[27]),
             .fifo_almost_full(deskew_fifo_full[27]),
	     .fifo_empty(deskew_fifo_empty[27]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[223:216]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[27]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[223:216]),
             .electrical_idle_detected(rx_eidle[27]),
             .idle_data_detected(rcvd_idle_data[27]),
             .skp_os_detected(rcvd_skp_os[27]),
             .idle_os_detected(rcvd_idle_os[27]),
             .fts_os_detected(rcvd_fts_os[27]),
             .ts1_detected(rcvd_ts1[27]),
             .ts2_detected(rcvd_ts2[27]),
             .lane_num_detected(rcvd_lane_num[27]),
             .link_num_detected(rcvd_link_num[27]),
             .link_ctrl_reset_detected(rcvd_reset[27]),
             .loopback_detected(rcvd_loopback[27]),
             .disable_detected(rcvd_disable[27]),
             .disable_scrambling_detected(rcvd_no_scramble[27]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[27])
             );

  // Lane 28
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    28,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE28_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[28] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB28:LSB28]),
             .symbol_data_minus(int_rx_symbols_n[MSB28:LSB28]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[231:224]),
             .pci_10b_code_violation_n(rx_10b_code_violation[28]),
             .d_or_k_code(rx_d_or_k_code[28]),
 
             .pci_10b_data(rx_10b_data[289:280]),
             .parallel_symbol_valid(rx_valid_code[28]),
             .current_rd(rx_current_rd[28]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[28]),
             .fifo_almost_full(deskew_fifo_full[28]),
	     .fifo_empty(deskew_fifo_empty[28]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
             .link_number(),
	     .n_fts(rx_n_fts[231:224]),
             .lane_0_detected(rx_lane_0_detected[28]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[231:224]),
             .electrical_idle_detected(rx_eidle[28]),
             .idle_data_detected(rcvd_idle_data[28]),
             .skp_os_detected(rcvd_skp_os[28]),
             .idle_os_detected(rcvd_idle_os[28]),
             .fts_os_detected(rcvd_fts_os[28]),
             .ts1_detected(rcvd_ts1[28]),
             .ts2_detected(rcvd_ts2[28]),
             .lane_num_detected(rcvd_lane_num[28]),
             .link_num_detected(rcvd_link_num[28]),
             .link_ctrl_reset_detected(rcvd_reset[28]),
             .loopback_detected(rcvd_loopback[28]),
             .disable_detected(rcvd_disable[28]),
             .disable_scrambling_detected(rcvd_no_scramble[28]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[28])
             );
  // Lane 29
 
  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    29,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE29_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[29] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB29:LSB29]),
             .symbol_data_minus(int_rx_symbols_n[MSB29:LSB29]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[239:232]),
             .pci_10b_code_violation_n(rx_10b_code_violation[29]),
             .d_or_k_code(rx_d_or_k_code[29]),
 
             .pci_10b_data(rx_10b_data[299:290]),
             .parallel_symbol_valid(rx_valid_code[29]),
             .current_rd(rx_current_rd[29]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[29]),
             .fifo_almost_full(deskew_fifo_full[29]),
	     .fifo_empty(deskew_fifo_empty[29]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[239:232]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[29]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[239:232]),
             .electrical_idle_detected(rx_eidle[29]),
             .idle_data_detected(rcvd_idle_data[29]),
             .skp_os_detected(rcvd_skp_os[29]),
             .idle_os_detected(rcvd_idle_os[29]),
             .fts_os_detected(rcvd_fts_os[29]),
             .ts1_detected(rcvd_ts1[29]),
             .ts2_detected(rcvd_ts2[29]),
             .lane_num_detected(rcvd_lane_num[29]),
             .link_num_detected(rcvd_link_num[29]),
             .link_ctrl_reset_detected(rcvd_reset[29]),
             .loopback_detected(rcvd_loopback[29]),
             .disable_detected(rcvd_disable[29]),
             .disable_scrambling_detected(rcvd_no_scramble[29]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[29])
             );

  // Lane 30

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    30,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE30_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[30] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB30:LSB30]),
             .symbol_data_minus(int_rx_symbols_n[MSB30:LSB30]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[247:240]),
             .pci_10b_code_violation_n(rx_10b_code_violation[30]),
             .d_or_k_code(rx_d_or_k_code[30]),
 
             .pci_10b_data(rx_10b_data[309:300]),
             .parallel_symbol_valid(rx_valid_code[30]),
             .current_rd(rx_current_rd[30]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[30]),
             .fifo_almost_full(deskew_fifo_full[30]),
	     .fifo_empty(deskew_fifo_empty[30]),

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[247:240]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[30]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[247:240]),
             .electrical_idle_detected(rx_eidle[30]),
             .idle_data_detected(rcvd_idle_data[30]),
             .skp_os_detected(rcvd_skp_os[30]),
             .idle_os_detected(rcvd_idle_os[30]),
             .fts_os_detected(rcvd_fts_os[30]),
             .ts1_detected(rcvd_ts1[30]),
             .ts2_detected(rcvd_ts2[30]),
             .lane_num_detected(rcvd_lane_num[30]),
             .link_num_detected(rcvd_link_num[30]),
             .link_ctrl_reset_detected(rcvd_reset[30]),
             .loopback_detected(rcvd_loopback[30]),
             .disable_detected(rcvd_disable[30]),
             .disable_scrambling_detected(rcvd_no_scramble[30]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[30])
             );

  // Lane 31

  qvl_pci_express_rx_lane_receiver #(
    /* Constraints_Mode */     Constraints_Mode,
    /* INTERFACE_TYPE    */    INTERFACE_TYPE,
    /* TX_INTERFACE      */    0,
    /* PHY_LANE_NUMBER   */    31,
    /* DOUBLE_DATA_RATE     */ DOUBLE_DATA_RATE,
    /* ELECTRICAL_IDLE_VAL */  ELECTRICAL_IDLE_VAL,
    /* MAX_LINK_WIDTH */         MAX_LINK_WIDTH,
    /* DESKEW_SUPPORT */       DESKEW_SUPPORT,
    /* PIPE_MONITOR */           0,
    /* ENABLE_DATA_PLUS_MINUS_CHECK */ ENABLE_DATA_PLUS_MINUS_CHECK)
    LANE31_RX (
             .reset(reset),
             .areset(areset),
 
             .clk(rx_clk_gate_lane[31] & rx_clk),
             .symbol_data_plus(int_rx_symbols_p[MSB31:LSB31]),
             .symbol_data_minus(int_rx_symbols_n[MSB31:LSB31]),
 
             .level_select(rx_level_select),
	     .phy_layer_checks_disable(phy_layer_checks_disable),
 
             .pci_8b_data(rx_8b_decoded_data[255:248]),
             .pci_10b_code_violation_n(rx_10b_code_violation[31]),
             .d_or_k_code(rx_d_or_k_code[31]),
 
             .pci_10b_data(rx_10b_data[319:310]),
             .parallel_symbol_valid(rx_valid_code[31]),
             .current_rd(rx_current_rd[31]),

             .deskew_fifo_read(deskew_fifo_read),
             .deskew_fifo_flush(deskew_fifo_flush),
             .com_read_from_fifo(com_read_from_fifo[31]),
             .fifo_almost_full(deskew_fifo_full[31]),
	     .fifo_empty(deskew_fifo_empty[31]), 

	     .rx_valid_in (1'b0), // Specific to PIPE 
 
             .descramble_enable(!disable_descramble),
	     .lanes_with_lane_num(int_rcvd_lane_num),
	     .n_fts(rx_n_fts[255:248]),
             .link_number(),
             .lane_0_detected(rx_lane_0_detected[31]),
             .dllp_tlp_on_link(rcving_dllp_tlp),
             .descrambled_data(rx_descrambled_data[255:248]),
             .electrical_idle_detected(rx_eidle[31]),
             .idle_data_detected(rcvd_idle_data[31]),
             .skp_os_detected(rcvd_skp_os[31]),
             .idle_os_detected(rcvd_idle_os[31]),
             .fts_os_detected(rcvd_fts_os[31]),
             .ts1_detected(rcvd_ts1[31]),
             .ts2_detected(rcvd_ts2[31]),
             .lane_num_detected(rcvd_lane_num[31]),
             .link_num_detected(rcvd_link_num[31]),
             .link_ctrl_reset_detected(rcvd_reset[31]),
             .loopback_detected(rcvd_loopback[31]),
             .disable_detected(rcvd_disable[31]),
             .disable_scrambling_detected(rcvd_no_scramble[31]),
	     .compliance_check_enable(compliance_check_enable),
	     .deskew_d_or_k_code(),
             .compliance_pattern_detected(rcvd_comp_pattern[31])
             );

  //----------------------------------------------------------
  // Link training module instantiations
  //----------------------------------------------------------

  assign int_tx_eidle = tx_eidle;
  assign int_tx_10b_code_violation = tx_10b_code_violation;
  assign int_xmtd_skp_os = xmtd_skp_os;
  assign int_xmtd_idle_os = xmtd_idle_os;
  assign int_xmtd_fts_os = xmtd_fts_os;
  assign int_xmtd_ts1 = xmtd_ts1;
  assign int_xmtd_ts2 = xmtd_ts2;
  assign int_xmtd_lane_num = xmtd_lane_num;
  assign int_xmtd_link_num = xmtd_link_num;
  assign int_xmtd_reset = xmtd_reset;
  assign int_xmtd_loopback = xmtd_loopback;
  assign int_xmtd_disable = xmtd_disable;
  assign int_xmtd_no_scramble = xmtd_no_scramble;
  assign int_xmtd_idle_data = xmtd_idle_data;
  assign int_xmtd_comp_pattern = xmtd_comp_pattern;

  assign int_rx_eidle = rx_eidle; 
  assign int_rx_10b_code_violation = rx_10b_code_violation; 
  assign int_rcvd_skp_os = rcvd_skp_os; 
  assign int_rcvd_idle_os = rcvd_idle_os; 
  assign int_rcvd_fts_os = rcvd_fts_os;
  assign int_rcvd_ts1 = rcvd_ts1; 
  assign int_rcvd_ts2 = rcvd_ts2; 
  assign int_rcvd_lane_num = rcvd_lane_num;    
  assign int_rcvd_link_num = rcvd_link_num;
  assign int_rcvd_reset = rcvd_reset; 
  assign int_rcvd_loopback = rcvd_loopback; 
  assign int_rcvd_disable = rcvd_disable; 
  assign int_rcvd_no_scramble = rcvd_no_scramble;
  assign int_rcvd_idle_data = rcvd_idle_data; 
  assign int_rcvd_comp_pattern = rcvd_comp_pattern;

  // tx link training module instantiation

  qvl_pci_express_link_training_monitor #(
    /* Constraints_Mode  */          Constraints_Mode,
    /* LINK_WIDTH           */       MAX_LINK_WIDTH,
    /* PCI_EXPRESS_DEVICE_TYPE */    PCI_EXPRESS_DEVICE_TYPE,
    /* DOUBLE_DATA_RATE      */      DOUBLE_DATA_RATE,
    /* MIN_TS1_COUNT */              MIN_TS1_COUNT)
              LINK_TRAIN(
			   .reset(reset),
                           .areset(areset),
                           .clk(tx_clk),
			   .rx_clk(rx_clk),
			   .level_select(tx_level_select),
			   .rx_level_select(rx_level_select),
			   .skip_link_training(skip_link_training),
			   .phy_layer_checks_disable(phy_layer_checks_disable),
			   .extended_fts_sequence(extended_sync_enable),
			   .tx_valid(int_tx_valid),
                           .tx_eidle(int_tx_eidle), 
			   .tx_code_violation(int_tx_10b_code_violation),
                           .xmtd_skip_ordered_set(int_xmtd_skp_os), 
                           .xmtd_idle_os(int_xmtd_idle_os), 
                           .xmtd_fts_os(int_xmtd_fts_os), 
                           .xmtd_ts1(int_xmtd_ts1),
                           .xmtd_ts2(int_xmtd_ts2), 
                           .xmtd_lane_num(int_xmtd_lane_num),
                           .xmtd_link_num(int_xmtd_link_num),
                           .xmtd_reset(int_xmtd_reset),
			   .xmtd_loopback(int_xmtd_loopback),
			   .xmtd_disable(int_xmtd_disable),
			   .xmtd_no_scramble(int_xmtd_no_scramble),
			   .xmtd_idle_data(int_xmtd_idle_data),
			   .xmtd_compliance_pattern(int_xmtd_comp_pattern),
			   .tx_dllp_tlp_on_link(xmting_dllp_tlp),

                           // Input ports

                           .int_rx_valid(int_rx_valid),
                           .int_rx_eidle(int_rx_eidle),
			   .int_rx_10b_code_violation(int_rx_10b_code_violation),
			   .int_rcvd_skip_ordered_set(int_rcvd_skp_os),
			   .int_rcvd_idle_os(int_rcvd_idle_os),
			   .int_rcvd_fts_os(int_rcvd_fts_os),
			   .int_rcvd_ts1(int_rcvd_ts1),
			   .int_rcvd_ts2(int_rcvd_ts2),
			   .int_rcvd_lane_num(int_rcvd_lane_num),
                           .int_rcvd_link_num(int_rcvd_link_num),
			   .int_rcvd_reset(int_rcvd_reset),
			   .int_rcvd_loopback(int_rcvd_loopback),
			   .int_rcvd_disable(int_rcvd_disable),
			   .int_rcvd_no_scramble(int_rcvd_no_scramble),
			   .int_rcvd_idle_data(int_rcvd_idle_data),
			   .rx_dllp_tlp_on_link(rcving_dllp_tlp),

	                   .tx_n_fts_field_not_same(tx_n_fts_field_not_same),
                           .rx_n_fts_field_not_same(rx_n_fts_field_not_same),


                           .rx_n_fts(rx_n_fts[7:0]),

                       .xmtd_pm_enter_command_flag(xmtd_pm_enter_command_flag),
                       .rcvd_pm_enter_command_flag(rcvd_pm_enter_command_flag),

			   .L0s_entry_supported(L0s_entry_supported),

			   // Output ports

                           .disable_descramble(disable_descramble),
			   .link_width_negotiated(link_width_negotiated),
                           .tx_link_width(link_width),
			   .link_width_bitmap(link_width_bitmap),
                           .tx_phy_status(phy_status),
			   .enable_compliance_pattern_check(compliance_check_enable),
                           .deskew_control(deskew_control)
                           );

  //-----------------------------------------------------------------
  // TX and RX monitor module instantiations
  //-----------------------------------------------------------------

  assign int_tx_valid = (tx_valid_code & link_width_bitmap);
  assign int_tx_d_or_k_code = tx_d_or_k_code;
 
  assign int_rx_valid = (rx_valid_code & link_width_bitmap);
  assign int_rx_d_or_k_code = rx_d_or_k_code;

  assign eidle_detected_tx = ((phy_status === 1'b0 &&
		   |(int_tx_eidle & active_lanes_bitmap) === 1'b1) ||
		   (phy_status === 1'b1 &&
		   |(int_tx_eidle & link_width_bitmap) === 1'b1));

  assign eidle_detected_rx = ((phy_status === 1'b0 &&
                   |(int_rx_eidle & active_lanes_bitmap) === 1'b1) ||
                   (phy_status === 1'b1 &&
                   |(int_rx_eidle & link_width_bitmap) === 1'b1)); 

  // tx monitor module instantiations

  qvl_pci_express_phy_monitor #(
    /* Constraints_Mode */         0,
    /* MAX_LINK_WIDTH */           MAX_LINK_WIDTH,
    /* DOUBLE_DATA_RATE */         DOUBLE_DATA_RATE,
    /* PCI_EXPRESS_DEVICE_TYPE */  PCI_EXPRESS_DEVICE_TYPE,
    /* TX_INTERFACE */             1,
    /* INTERFACE_TYPE */           INTERFACE_TYPE)
              TX_PHY_MON (
                         .reset(reset),
		         .areset(areset),
			 .clk(tx_clk),
                         .level_select(tx_level_select),
			 .phy_layer_checks_disable(phy_layer_checks_disable),
			 .descrambled_data(int_tx_descrambled_data),
                         .d_or_k_code(int_tx_d_or_k_code),
			 .valid(int_tx_valid),
			 .data_10b_code_violation_n(int_tx_10b_code_violation),
			 .link_width(link_width),
			 .phy_status(phy_status),
			 .dll_status(dll_status),
                         .skp_os_detected(|int_xmtd_skp_os),
			 .fts_os_detected(|int_xmtd_fts_os),
                         .idle_data_detected(|int_xmtd_idle_data),
			 .idle_os_detected(|int_xmtd_idle_os),
                         .electrical_idle_detected(eidle_detected_tx),
			 .no_check_edb(1'b0),  // Only for PIPE
			 .xmting_dllp_tlp(xmting_dllp_tlp),
			 .tlp_xmtd(tlp_xmtd_tx),
			 .tlp_count(tlp_count_tx),
			 .dllp_xmtd(dllp_xmtd_tx),
			 .dllp_count(dllp_count_tx),
			 .nullified_tlp_xmtd(nullified_tlp_xmtd_tx),
			 .inc_sdp_stp(tx_inc_sdp_stp),
			 .inc_pad(tx_inc_pad),
			 .inc_end(tx_inc_end),
			 .inc_stp_on_non_zero_lane(tx_inc_stp_on_non_zero_lane)
		         );

  // rx monitor module instantiations

  qvl_pci_express_phy_monitor #(
    /* Constraints_Mode */         Constraints_Mode,
    /* LINK_WIDTH */               MAX_LINK_WIDTH,
    /* DOUBLE_DATA_RATE */         DOUBLE_DATA_RATE,
    /* PCI_EXPRESS_DEVICE_TYPE */  PCI_EXPRESS_DEVICE_TYPE,
    /* TX_INTERFACE */             0,
    /* INTERFACE_TYPE */           INTERFACE_TYPE)
             RX_PHY_MON (
                         .reset(reset),
			 .areset(areset),
			 .clk(rx_clk),
                         .level_select(rx_level_select),
			 .phy_layer_checks_disable(phy_layer_checks_disable),
			 .descrambled_data(int_rx_descrambled_data),
                         .d_or_k_code(int_rx_d_or_k_code),
			 .valid(int_rx_valid),
			 .data_10b_code_violation_n(int_rx_10b_code_violation),
                         .link_width(link_width),
                         .phy_status(phy_status),
			 .dll_status(dll_status),
                         .skp_os_detected(|int_rcvd_skp_os),
			 .fts_os_detected(|int_rcvd_fts_os),
                         .idle_data_detected(|int_rcvd_idle_data),
		         .idle_os_detected(|int_rcvd_idle_os),
	                 .electrical_idle_detected(eidle_detected_rx),
			 .no_check_edb(1'b0), // Only for PIPE 
			 .xmting_dllp_tlp(rcving_dllp_tlp),
			 .tlp_xmtd(tlp_xmtd_rx),
			 .tlp_count(tlp_count_rx),
			 .dllp_xmtd(dllp_xmtd_rx),
			 .dllp_count(dllp_count_rx),
			 .nullified_tlp_xmtd(nullified_tlp_xmtd_rx),
			 .inc_sdp_stp(rx_inc_sdp_stp),
			 .inc_pad(rx_inc_pad),
			 .inc_end(rx_inc_end),
			 .inc_stp_on_non_zero_lane(rx_inc_stp_on_non_zero_lane)
			 );

  //-----------------------------------------------------------------
  // Transaction layer blocks instantiation 
  //-----------------------------------------------------------------
 
  qvl_pci_express_transaction_layer_pkt_monitor #(
  /* Constraints_Mode */                0,
  /* PCI_EXPRESS_DEVICE_TYPE */         PCI_EXPRESS_DEVICE_TYPE,
  /* MAX_LINK_WIDTH */                  MAX_LINK_WIDTH,       
  /* TX_INTERFACE */                             1,
  /* DOUBLE_DATA_RATE */                DOUBLE_DATA_RATE,
  /* RESERVED_FIELD_CHECK_ENABLE */     RESERVED_FIELD_CHECK_ENABLE,
  /* VENDOR_SPECIFIC_ENCODING_ENABLE */ VENDOR_SPECIFIC_ENCODING_ENABLE,
  /* HOT_PLUG_MESSAGE_ENABLE */         HOT_PLUG_MESSAGE_ENABLE)
 
  TRAN_TX(
          .reset(reset | eidle_detected_tx),
          .areset(areset),
          .level_select(tx_level_select),
          .clk(tx_clk),
	  .transaction_layer_checks_disable(transaction_layer_checks_disable),
          .descrambled_data(int_tx_descrambled_data),
          .data_d_or_k_code(int_tx_d_or_k_code),
          .data_10b_code_violation_n(int_tx_10b_code_violation),
          .valid_code(int_tx_valid),
          .link_width(link_width),
          .dll_status(dll_status),
          .extended_tag_field_enable(device_control_register[8]),
          .max_payload_size(device_control_register[7:5]),
	  .max_read_req_size(device_control_register[14:12]),
          .tc_mapped_bitmap(tc_mapped_bitmap),
	  .no_check_edb(1'b0),  // Only for PIPE
          .tlp_packet_detected(tx_tlp_detected),
          .tlp_pkt1(tx_tlp_pkt1),
          .tlp_pkt2(tx_tlp_pkt2),
          .malformed_tlp_detected(tx_malformed_tlp),
	  .inc_tlps_with_digests(tx_tlps_with_digests),
	  .inc_tlps_with_ecrc(tx_tlps_with_ecrc),
          .pm_active_state_nak_detected(xmtd_pm_active_state_nak_tlp),
          .pm_pme_detected(xmtd_pm_pme_tlp),
          .pme_turn_off_detected(xmtd_pme_turn_off_tlp),
          .pme_to_ack_detected(xmtd_pme_to_ack_tlp)
         );

  qvl_pci_express_transaction_layer_pkt_monitor #(
  /* Constraints_Mode */               Constraints_Mode,
  /* PCI_EXPRESS_DEVICE_TYPE */        PCI_EXPRESS_DEVICE_TYPE,
  /* MAXIMUM_LINK_WIDTH */             MAX_LINK_WIDTH,
  /* TX_INTERFACE */                             0,
  /* DOUBLE_DATA_RATE */               DOUBLE_DATA_RATE,
  /* RESERVED_FIELD_CHECK_ENABLE */    RESERVED_FIELD_CHECK_ENABLE,
  /* VENDOR_SPECIFIC_ENCODING_ENABLE */ VENDOR_SPECIFIC_ENCODING_ENABLE,
  /* HOT_PLUG_MESSAGE_ENABLE */         HOT_PLUG_MESSAGE_ENABLE)

  TRAN_RX(
          .reset(reset | eidle_detected_rx),
          .areset(areset),
          .level_select(rx_level_select),
          .clk(rx_clk),
	  .transaction_layer_checks_disable(transaction_layer_checks_disable),
          .descrambled_data(int_rx_descrambled_data),
          .data_d_or_k_code(int_rx_d_or_k_code),
          .data_10b_code_violation_n(int_rx_10b_code_violation),
          .valid_code(int_rx_valid),
          .link_width(link_width),
          .dll_status(dll_status),
          .extended_tag_field_enable(device_control_register[8]),
          .max_payload_size(device_control_register[7:5]),
	  .max_read_req_size(device_control_register[14:12]),
          .tc_mapped_bitmap(tc_mapped_bitmap),
	  .no_check_edb(1'b0),  // Only for PIPE
          .tlp_packet_detected(rx_tlp_detected),
          .tlp_pkt1(rx_tlp_pkt1),
          .tlp_pkt2(rx_tlp_pkt2),
          .malformed_tlp_detected(rx_malformed_tlp),
	  .inc_tlps_with_digests(rx_tlps_with_digests), 
	  .inc_tlps_with_ecrc(rx_tlps_with_ecrc),
          .pm_active_state_nak_detected(rcvd_pm_active_state_nak_tlp), 
          .pm_pme_detected(rcvd_pm_pme_tlp), 
          .pme_turn_off_detected(rcvd_pme_turn_off_tlp),  
          .pme_to_ack_detected(rcvd_pme_to_ack_tlp) 
         );

  // Transaction monitor instantiation

  qvl_pci_express_transaction_monitor #(
    /* Constraints_Mode */         Constraints_Mode, 
    /* DOUBLE_DATA_RATE */         DOUBLE_DATA_RATE,
    /* MAX_REQUESTS_ADDR_WIDTH */  MAX_REQUESTS_ADDR_WIDTH)
 
  TRAN_MON(
           .reset(reset),
           .areset(areset),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
	   .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
 
           .dll_status(dll_status),
	   .phy_status(phy_status)
           );

  //-----------------------------------------------------------------
  // Statistics module instantiation
  //-----------------------------------------------------------------

  qvl_pci_express_statistics #(
  /* DOUBLE_DATA_RATE */        DOUBLE_DATA_RATE)

         TX_STATS(
         .reset(reset),
         .areset(areset),
         .clk(tx_clk),
         .phy_status(phy_status),
         .descrambled_data(tx_descrambled_data[7:0]),
         .d_or_k_code(tx_d_or_k_code[0]),
         .valid(tx_valid_code[0]),
         .inc_tlp(tlp_xmtd_tx),
	 .tlp_count(tlp_count_tx),
         .inc_dllp(dllp_xmtd_tx),
	 .dllp_count(dllp_count_tx),
         .inc_nullified_tlp(nullified_tlp_xmtd_tx),
         .inc_ts1_os(|int_xmtd_ts1),
         .inc_ts2_os(|int_xmtd_ts2),
         .inc_reset(|int_xmtd_reset),
         .inc_loopback(|int_xmtd_loopback),
         .inc_disable(|int_xmtd_disable),
         .inc_no_scramble(|int_xmtd_no_scramble),
         .inc_fts_os(|int_xmtd_fts_os),
         .inc_idle_os(|int_xmtd_idle_os),
         .inc_skp_os(|int_xmtd_skp_os),
         .link_width(link_width),
         .link_number(link_number_tx),
         .inc_pad(tx_inc_pad), 
         .inc_sdp_stp(tx_inc_sdp_stp),
	 .inc_end(tx_inc_end),
	 .inc_stp_on_non_zero_lane(tx_inc_stp_on_non_zero_lane),
         .inc_idle_data(|int_xmtd_idle_data),
         .level_select(tx_level_select),
         .tlp_packet_detected(tx_tlp_detected),
         .tlp_pkt1(tx_tlp_pkt1),
         .tlp_pkt2(tx_tlp_pkt2),
         .inc_tlps_with_digests(tx_tlps_with_digests),
         .inc_tlps_with_ecrc(tx_tlps_with_ecrc),
	 .inc_tlps_with_lcrc(xmtd_lcrc_error),
	 .inc_malformed_tlps(tx_malformed_tlp),
          // DLL Statistics
         .dllp_ack_detected(tx_dllp_ack_detected),
         .dllp_ack_ended(tx_dllp_ack_ended),
         .dllp_nak_detected(tx_dllp_nak_detected),
         .dllp_nak_ended(tx_dllp_nak_ended),
         .dllp_pm_enter_L1_detected(tx_dllp_pm_enter_L1_detected),
         .dllp_pm_enter_L1_ended(tx_dllp_pm_enter_L1_ended),
         .dllp_pm_enter_L23_detected(tx_dllp_pm_enter_L23_detected),
         .dllp_pm_enter_L23_ended(tx_dllp_pm_enter_L23_ended),
         .dllp_pm_active_req_L0s_detected(tx_dllp_pm_active_req_L0s_detected),
         .dllp_pm_active_req_L0s_ended(tx_dllp_pm_active_req_L0s_ended),
         .dllp_pm_active_req_L1_detected(tx_dllp_pm_active_req_L1_detected),
         .dllp_pm_active_req_L1_ended(tx_dllp_pm_active_req_L1_ended),
         .dllp_pm_request_ack_detected(tx_dllp_pm_request_ack_detected),
         .dllp_pm_request_ack_ended(tx_dllp_pm_request_ack_ended),
         .dllp_vendor_specific_detected(tx_dllp_vendor_specific_detected),
         .dllp_vendor_specific_ended(tx_dllp_vendor_specific_ended),
         .dllp_initfc1_p_detected(tx_dllp_initfc1_p_detected),
         .dllp_initfc1_p_ended(tx_dllp_initfc1_p_ended),
         .dllp_initfc1_np_detected(tx_dllp_initfc1_np_detected),
         .dllp_initfc1_np_ended(tx_dllp_initfc1_np_ended),
         .dllp_initfc1_cpl_detected(tx_dllp_initfc1_cpl_detected),
         .dllp_initfc1_cpl_ended(tx_dllp_initfc1_cpl_ended),
         .dllp_initfc2_p_detected(tx_dllp_initfc2_p_detected),
         .dllp_initfc2_p_ended(tx_dllp_initfc2_p_ended),
         .dllp_initfc2_np_detected(tx_dllp_initfc2_np_detected),
         .dllp_initfc2_np_ended(tx_dllp_initfc2_np_ended),
         .dllp_initfc2_cpl_detected(tx_dllp_initfc2_cpl_detected),
         .dllp_initfc2_cpl_ended(tx_dllp_initfc2_cpl_ended),
         .dllp_updatefc_p_detected(tx_dllp_updatefc_p_detected),
         .dllp_updatefc_p_ended(tx_dllp_updatefc_p_ended),
         .dllp_updatefc_np_detected(tx_dllp_updatefc_np_detected),
         .dllp_updatefc_np_ended(tx_dllp_updatefc_np_ended),
         .dllp_updatefc_cpl_detected(tx_dllp_updatefc_cpl_detected),
         .dllp_updatefc_cpl_ended(tx_dllp_updatefc_cpl_ended),
         .detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
         .ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
         .detected_retry_progress(tx_retry_progress[1]),
         .ended_retry_progress(tx_retry_progress[0]),
         .current_expected_tlp_seq_num(tx_current_expected_tlp_seq_num),
         .ack_nak_sequence_number_of_dllp(tx_ack_nak_sequence_number_of_dllp),
         .replay_timer(tx_replay_timer),
         .acknak_timer(tx_acknak_timer),
         .num_outstanding_tlps(tx_num_outstanding_tlps),
         .incr_detected_duplicate_tlp(1'b0),
         .incr_ended_duplicate_tlp(1'b0),
         .vc_tlp_detected(vc_tlp_transmitted)
               );
 
  qvl_pci_express_statistics #(
  /* DOUBLE_DATA_RATE */          DOUBLE_DATA_RATE)

         RX_STATS(
         .reset(reset),
         .areset(areset),
         .clk(rx_clk),
         .phy_status(phy_status),
         .descrambled_data(rx_descrambled_data[7:0]),
         .d_or_k_code(rx_d_or_k_code[0]),
         .valid(rx_valid_code[0]),
         .inc_tlp(tlp_xmtd_rx),
	 .tlp_count(tlp_count_rx),
         .inc_dllp(dllp_xmtd_rx),
	 .dllp_count(dllp_count_rx),
         .inc_nullified_tlp(nullified_tlp_xmtd_rx),
         .inc_ts1_os(|int_rcvd_ts1),
         .inc_ts2_os(|int_rcvd_ts2),
         .inc_reset(|int_rcvd_reset),
         .inc_loopback(|int_rcvd_loopback),
         .inc_disable(|int_rcvd_disable),
         .inc_no_scramble(|int_rcvd_no_scramble),
         .inc_fts_os(|int_rcvd_fts_os),
         .inc_idle_os(|int_rcvd_idle_os),
         .inc_skp_os(|int_rcvd_skp_os),
         .link_width(link_width),
         .link_number(link_number_rx),
         .inc_pad(rx_inc_pad),
         .inc_sdp_stp(rx_inc_sdp_stp),
	 .inc_end(rx_inc_end),    
         .inc_stp_on_non_zero_lane(rx_inc_stp_on_non_zero_lane),
         .inc_idle_data(|int_rcvd_idle_data),
         .level_select(rx_level_select),
         .tlp_packet_detected(rx_tlp_detected),
         .tlp_pkt1(rx_tlp_pkt1),
         .tlp_pkt2(rx_tlp_pkt2),
         .inc_tlps_with_digests(rx_tlps_with_digests),
         .inc_tlps_with_ecrc(rx_tlps_with_ecrc),
         .inc_tlps_with_lcrc(rcvd_lcrc_error),
         .inc_malformed_tlps(rx_malformed_tlp),
          // DLL Statistics
         .dllp_ack_detected(rx_dllp_ack_detected),
         .dllp_ack_ended(rx_dllp_ack_ended),
         .dllp_nak_detected(rx_dllp_nak_detected),
         .dllp_nak_ended(rx_dllp_nak_ended),
         .dllp_pm_enter_L1_detected(rx_dllp_pm_enter_L1_detected),
         .dllp_pm_enter_L1_ended(rx_dllp_pm_enter_L1_ended),
         .dllp_pm_enter_L23_detected(rx_dllp_pm_enter_L23_detected),
         .dllp_pm_enter_L23_ended(rx_dllp_pm_enter_L23_ended),
         .dllp_pm_active_req_L0s_detected(rx_dllp_pm_active_req_L0s_detected),
         .dllp_pm_active_req_L0s_ended(rx_dllp_pm_active_req_L0s_ended),
         .dllp_pm_active_req_L1_detected(rx_dllp_pm_active_req_L1_detected),
         .dllp_pm_active_req_L1_ended(rx_dllp_pm_active_req_L1_ended),
         .dllp_pm_request_ack_detected(rx_dllp_pm_request_ack_detected),
         .dllp_pm_request_ack_ended(rx_dllp_pm_request_ack_ended),
         .dllp_vendor_specific_detected(rx_dllp_vendor_specific_detected),
         .dllp_vendor_specific_ended(rx_dllp_vendor_specific_ended),
         .dllp_initfc1_p_detected(rx_dllp_initfc1_p_detected),
         .dllp_initfc1_p_ended(rx_dllp_initfc1_p_ended),
         .dllp_initfc1_np_detected(rx_dllp_initfc1_np_detected),
         .dllp_initfc1_np_ended(rx_dllp_initfc1_np_ended),
         .dllp_initfc1_cpl_detected(rx_dllp_initfc1_cpl_detected),
         .dllp_initfc1_cpl_ended(rx_dllp_initfc1_cpl_ended),
         .dllp_initfc2_p_detected(rx_dllp_initfc2_p_detected),
         .dllp_initfc2_p_ended(rx_dllp_initfc2_p_ended),
         .dllp_initfc2_np_detected(rx_dllp_initfc2_np_detected),
         .dllp_initfc2_np_ended(rx_dllp_initfc2_np_ended),
         .dllp_initfc2_cpl_detected(rx_dllp_initfc2_cpl_detected),
         .dllp_initfc2_cpl_ended(rx_dllp_initfc2_cpl_ended),
         .dllp_updatefc_p_detected(rx_dllp_updatefc_p_detected),
         .dllp_updatefc_p_ended(rx_dllp_updatefc_p_ended),
         .dllp_updatefc_np_detected(rx_dllp_updatefc_np_detected),
         .dllp_updatefc_np_ended(rx_dllp_updatefc_np_ended),
         .dllp_updatefc_cpl_detected(rx_dllp_updatefc_cpl_detected),
         .dllp_updatefc_cpl_ended(rx_dllp_updatefc_cpl_ended),
         .detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
         .ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
         .detected_retry_progress(rx_retry_progress[1]),
         .ended_retry_progress(rx_retry_progress[0]),
         .current_expected_tlp_seq_num(rx_current_expected_tlp_seq_num),
         .ack_nak_sequence_number_of_dllp(rx_ack_nak_sequence_number_of_dllp),
         .replay_timer(rx_replay_timer),
         .acknak_timer(rx_acknak_timer),
         .num_outstanding_tlps(rx_num_outstanding_tlps),
         .incr_detected_duplicate_tlp(rx_incr_detected_duplicate_tlp),
         .incr_ended_duplicate_tlp(rx_incr_ended_duplicate_tlp),
         .vc_tlp_detected(vc_tlp_received)
         ); 

  //-----------------------------------------------------------------
  // Data Link layer monitor instantiation.
  //-----------------------------------------------------------------

  wire fc_init1_done;
  wire fc_init2_done;

  qvl_pci_express_link_layer_monitor #(
  /* Constraints_Mode */                Constraints_Mode,
  /* NUMBER_OF_LANES  */                MAX_LINK_WIDTH,
  /* DOUBLE_DATA_RATE */                DOUBLE_DATA_RATE,
  /* RESERVED_FIELD_CHECK_ENABLE */     RESERVED_FIELD_CHECK_ENABLE,
  /* VENDOR_SPECIFIC_ENCODING_ENABLE */ VENDOR_SPECIFIC_ENCODING_ENABLE,
  /* OVERRIDE_TIMER_VALUE */            OVERRIDE_TIMER_VALUE,
  /* REPLAY_TIMER_VALUE */              REPLAY_TIMER_VALUE,
  /* ACKNAK_TIMER_VALUE */              ACKNAK_TIMER_VALUE,
  /* DEVICE_TYPE */                     PCI_EXPRESS_DEVICE_TYPE)
          LINK_LAYER_MONITOR(
         .areset(areset),
         .reset(reset),
         .phy_status(phy_status),
         .link_layer_checks_disable(link_layer_checks_disable),
         .tx_10b_code_violation(!(&(int_tx_10b_code_violation | ~(link_width_bitmap)))),
	 .tx_link_clk(tx_clk),
         .tx_level_select(tx_level_select),
         .tx_descrambled_data(int_tx_descrambled_data),
         .tx_d_or_k_code(int_tx_d_or_k_code),
         .tx_valid_code(int_tx_valid),
         .rx_10b_code_violation(!(&(int_rx_10b_code_violation | ~(link_width_bitmap)))),
	 .rx_link_clk(rx_clk),
         .rx_level_select(rx_level_select),
         .rx_descrambled_data(int_rx_descrambled_data),
         .rx_d_or_k_code(int_rx_d_or_k_code),
         .rx_valid_code(int_rx_valid),
         .max_payload_size(device_control_register[7:5]),
	 .maximum_max_payload_size(device_capabilities_register[2:0]),
	 .max_read_req_size(device_control_register[14:12]),
         .link_operating_width(link_width),
         .link_up(dll_status),
         .tx_replay_timer_elapsed(),
         .tx_replay_num_elapsed(),
         // P,NP,Cpl DLL Type
         .tx_detected_lcrc_error(xmtd_lcrc_error[1]),
	 .tx_ended_lcrc_error(xmtd_lcrc_error[0]),
	 .tx_detected_retry_progress(tx_retry_progress[1]),
	 .tx_ended_retry_progress(tx_retry_progress[0]),
	 .rx_replay_timer_elapsed(),
	 .rx_replay_num_elapsed(),
         // P,NP,Cpl DLL Type
         .rx_detected_lcrc_error(rcvd_lcrc_error[1]),
         .rx_ended_lcrc_error(rcvd_lcrc_error[0]),
         .rx_detected_retry_progress(rx_retry_progress[1]),
	 .rx_ended_retry_progress(rx_retry_progress[0]),
         // Statistics
         .tx_dllp_ack_detected(tx_dllp_ack_detected),
         .tx_dllp_ack_ended(tx_dllp_ack_ended),
         .tx_dllp_nak_detected(tx_dllp_nak_detected),
         .tx_dllp_nak_ended(tx_dllp_nak_ended),
         .tx_dllp_pm_enter_L1_detected(tx_dllp_pm_enter_L1_detected),
         .tx_dllp_pm_enter_L1_ended(tx_dllp_pm_enter_L1_ended),
         .tx_dllp_pm_enter_L23_detected(tx_dllp_pm_enter_L23_detected),
         .tx_dllp_pm_enter_L23_ended(tx_dllp_pm_enter_L23_ended),
       .tx_dllp_pm_active_req_L0s_detected(tx_dllp_pm_active_req_L0s_detected),
         .tx_dllp_pm_active_req_L0s_ended(tx_dllp_pm_active_req_L0s_ended),
         .tx_dllp_pm_active_req_L1_detected(tx_dllp_pm_active_req_L1_detected),
         .tx_dllp_pm_active_req_L1_ended(tx_dllp_pm_active_req_L1_ended),
         .tx_dllp_pm_request_ack_detected(tx_dllp_pm_request_ack_detected),
         .tx_dllp_pm_request_ack_ended(tx_dllp_pm_request_ack_ended),
         .tx_dllp_vendor_specific_detected(tx_dllp_vendor_specific_detected),
         .tx_dllp_vendor_specific_ended(tx_dllp_vendor_specific_ended),
         .tx_dllp_initfc1_p_detected(tx_dllp_initfc1_p_detected),
         .tx_dllp_initfc1_p_ended(tx_dllp_initfc1_p_ended),
         .tx_dllp_initfc1_np_detected(tx_dllp_initfc1_np_detected),
         .tx_dllp_initfc1_np_ended(tx_dllp_initfc1_np_ended),
         .tx_dllp_initfc1_cpl_detected(tx_dllp_initfc1_cpl_detected),
         .tx_dllp_initfc1_cpl_ended(tx_dllp_initfc1_cpl_ended),
         .tx_dllp_initfc2_p_detected(tx_dllp_initfc2_p_detected),
         .tx_dllp_initfc2_p_ended(tx_dllp_initfc2_p_ended),
         .tx_dllp_initfc2_np_detected(tx_dllp_initfc2_np_detected),
         .tx_dllp_initfc2_np_ended(tx_dllp_initfc2_np_ended),
         .tx_dllp_initfc2_cpl_detected(tx_dllp_initfc2_cpl_detected),
         .tx_dllp_initfc2_cpl_ended(tx_dllp_initfc2_cpl_ended),
         .tx_dllp_updatefc_p_detected(tx_dllp_updatefc_p_detected),
         .tx_dllp_updatefc_p_ended(tx_dllp_updatefc_p_ended),
         .tx_dllp_updatefc_np_detected(tx_dllp_updatefc_np_detected),
         .tx_dllp_updatefc_np_ended(tx_dllp_updatefc_np_ended),
         .tx_dllp_updatefc_cpl_detected(tx_dllp_updatefc_cpl_detected),
         .tx_dllp_updatefc_cpl_ended(tx_dllp_updatefc_cpl_ended),
         .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
	 .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
         .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
	 .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
         .tx_next_tlp_seq_num(tx_current_expected_tlp_seq_num),
       .tx_ack_nak_sequence_number_of_dllp(tx_ack_nak_sequence_number_of_dllp),
         .tx_replay_timer(tx_replay_timer),
         .tx_acknak_timer(tx_acknak_timer),
         .tx_num_outstanding_tlps(tx_num_outstanding_tlps),
         .tx_incr_detected_duplicate_tlp(tx_incr_detected_duplicate_tlp),
         .tx_incr_ended_duplicate_tlp(tx_incr_ended_duplicate_tlp),
         .vc_tlp_transmitted(vc_tlp_transmitted),
         .rx_dllp_ack_detected(rx_dllp_ack_detected),
         .rx_dllp_ack_ended(rx_dllp_ack_ended),
         .rx_dllp_nak_detected(rx_dllp_nak_detected),
         .rx_dllp_nak_ended(rx_dllp_nak_ended),
         .rx_dllp_pm_enter_L1_detected(rx_dllp_pm_enter_L1_detected),
         .rx_dllp_pm_enter_L1_ended(rx_dllp_pm_enter_L1_ended),
         .rx_dllp_pm_enter_L23_detected(rx_dllp_pm_enter_L23_detected),
         .rx_dllp_pm_enter_L23_ended(rx_dllp_pm_enter_L23_ended),
       .rx_dllp_pm_active_req_L0s_detected(rx_dllp_pm_active_req_L0s_detected),
       .rx_dllp_pm_active_req_L0s_ended(rx_dllp_pm_active_req_L0s_ended),
         .rx_dllp_pm_active_req_L1_detected(rx_dllp_pm_active_req_L1_detected),
         .rx_dllp_pm_active_req_L1_ended(rx_dllp_pm_active_req_L1_ended),
         .rx_dllp_pm_request_ack_detected(rx_dllp_pm_request_ack_detected),
         .rx_dllp_pm_request_ack_ended(rx_dllp_pm_request_ack_ended),
         .rx_dllp_vendor_specific_detected(rx_dllp_vendor_specific_detected),
         .rx_dllp_vendor_specific_ended(rx_dllp_vendor_specific_ended),
         .rx_dllp_initfc1_p_detected(rx_dllp_initfc1_p_detected),
         .rx_dllp_initfc1_p_ended(rx_dllp_initfc1_p_ended),
         .rx_dllp_initfc1_np_detected(rx_dllp_initfc1_np_detected),
         .rx_dllp_initfc1_np_ended(rx_dllp_initfc1_np_ended),
         .rx_dllp_initfc1_cpl_detected(rx_dllp_initfc1_cpl_detected),
         .rx_dllp_initfc1_cpl_ended(rx_dllp_initfc1_cpl_ended),
         .rx_dllp_initfc2_p_detected(rx_dllp_initfc2_p_detected),
         .rx_dllp_initfc2_p_ended(rx_dllp_initfc2_p_ended),
         .rx_dllp_initfc2_np_detected(rx_dllp_initfc2_np_detected),
         .rx_dllp_initfc2_np_ended(rx_dllp_initfc2_np_ended),
         .rx_dllp_initfc2_cpl_detected(rx_dllp_initfc2_cpl_detected),
         .rx_dllp_initfc2_cpl_ended(rx_dllp_initfc2_cpl_ended),
         .rx_dllp_updatefc_p_detected(rx_dllp_updatefc_p_detected),
         .rx_dllp_updatefc_p_ended(rx_dllp_updatefc_p_ended),
         .rx_dllp_updatefc_np_detected(rx_dllp_updatefc_np_detected),
         .rx_dllp_updatefc_np_ended(rx_dllp_updatefc_np_ended),
         .rx_dllp_updatefc_cpl_detected(rx_dllp_updatefc_cpl_detected),
         .rx_dllp_updatefc_cpl_ended(rx_dllp_updatefc_cpl_ended),
         .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
	 .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
         .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
	 .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
         .rx_next_tlp_seq_num(rx_current_expected_tlp_seq_num),
       .rx_ack_nak_sequence_number_of_dllp(rx_ack_nak_sequence_number_of_dllp),
         .rx_replay_timer(rx_replay_timer),
         .rx_acknak_timer(rx_acknak_timer),
         .rx_num_outstanding_tlps(rx_num_outstanding_tlps),
         .rx_incr_detected_duplicate_tlp(rx_incr_detected_duplicate_tlp),
         .rx_incr_ended_duplicate_tlp(rx_incr_ended_duplicate_tlp),
         .vc_tlp_received(vc_tlp_received),
	 .extended_sync_enable(extended_sync_enable),
	 .L0s_entry_supported(L0s_entry_supported),
	 .tx_n_fts(tx_n_fts[7:0]),
	 .rx_n_fts(rx_n_fts[7:0]),
	 .fc_init1_done(fc_init1_done),
	 .fc_init2_done(fc_init2_done)
         );

  //--------------------------------------------------------------
  // Flow control module instantiation for VC0
  //--------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            0,
  /* VC_ID_STRING */                     "0.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC0_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[0]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_0_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(fc_init1_done),
           .fc_init2_done(fc_init2_done)
           ); 

  //---------------------------------------------------------------
  // Flow control module instantiation for VC1
  //---------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            1,
  /* VC_ID_STRING */                     "1.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC1_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[1]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_1_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(),
           .fc_init2_done()
           ); 

  //---------------------------------------------------------------
  // Flow control module instantiation for VC2
  //---------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            2,
  /* VC_ID_STRING */                     "2.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC2_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[2]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_2_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(),
           .fc_init2_done()
           );

  //---------------------------------------------------------------
  // Flow control module instantiation for VC3
  //---------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            3,
  /* VC_ID_STRING */                     "3.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC3_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[3]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_3_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(),
           .fc_init2_done()
           );

  //---------------------------------------------------------------
  // Flow control module instantiation for VC4
  //---------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            4,
  /* VC_ID_STRING */                     "4.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC4_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[4]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_4_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(),
           .fc_init2_done()
           ); 

  //---------------------------------------------------------------  
  // Flow control module instantiation for VC5
  //---------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            5,
  /* VC_ID_STRING */                     "5.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC5_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[5]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_5_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(),
           .fc_init2_done()
           );

  //---------------------------------------------------------------  
  // Flow control module instantiation for VC6
  //---------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            6,
  /* VC_ID_STRING */                     "6.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC6_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[6]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_6_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(),
           .fc_init2_done()
           );

  //---------------------------------------------------------------  
  // Flow control module instantiation for VC7
  //---------------------------------------------------------------

  qvl_pci_express_flow_control #(
  /* Constraints_Mode */                 Constraints_Mode,
  /* VC_ID */                            7,
  /* VC_ID_STRING */                     "7.",
  /* ZI_DOUBLE_DATA_RATE */              DOUBLE_DATA_RATE)
     VC7_FLOW_CTRL (.reset(reset),
           .areset(areset),
           .tx_clk(tx_clk),
           .rx_clk(rx_clk),
           .tx_level_select(tx_level_select),
           .rx_level_select(rx_level_select),
           .transaction_layer_checks_disable(transaction_layer_checks_disable),
           .link_layer_checks_disable(link_layer_checks_disable),
           .enable_vc_id(enable_vc_id_real[7]),
           .tc_mapped_to_vc_id(tc_mapped_to_vc_id_7_real),
           .xmtd_tlp(tx_tlp_detected),
           .xmtd_tlp_packet1(tx_tlp_pkt1),
           .xmtd_tlp_packet2(tx_tlp_pkt2),
           .xmtd_malformed_tlp(tx_malformed_tlp),
           .tx_retry_progress(tx_retry_progress),
           .xmtd_lcrc_error(xmtd_lcrc_error),
           .rcvd_tlp(rx_tlp_detected),
           .rcvd_tlp_packet1(rx_tlp_pkt1),
           .rcvd_tlp_packet2(rx_tlp_pkt2),
           .rcvd_malformed_tlp(rx_malformed_tlp),
           .rx_retry_progress(rx_retry_progress),
           .rcvd_lcrc_error(rcvd_lcrc_error),
           .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
           .tx_detected_dllp_pkt(tx_detected_dllp_pkt),
           .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
           .tx_ended_dllp_pkt(tx_ended_dllp_pkt),
           .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
           .rx_detected_dllp_pkt(rx_detected_dllp_pkt),
           .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
           .rx_ended_dllp_pkt(rx_ended_dllp_pkt),
           .tx_valid_code(|int_tx_valid),
           .rx_valid_code(|int_rx_valid),
           .data_link_up(dll_status),
           .phy_status(phy_status),
           .fc_init1_done(),
           .fc_init2_done()
           );

  //---------------------------------------------------------------
  // Power management module instantiation.
  //---------------------------------------------------------------

  qvl_pci_express_power_management_monitor #(
  /* Constraints_Mode   */              Constraints_Mode,
  /* PCI_EXPRESS_DEVICE_TYPE */         PCI_EXPRESS_DEVICE_TYPE,
  /* DOUBLE_DATA_RATE */                DOUBLE_DATA_RATE,
  /* MAX_LINK_WIDTH */                  MAX_LINK_WIDTH)
		PM_MONITOR (.reset(reset),
    .areset(areset),
    .tx_clk(tx_clk),
    .tx_level_select(tx_level_select),
    .xmtd_pm_active_state_nak_tlp(xmtd_pm_active_state_nak_tlp),
    .xmtd_pm_pme_tlp(xmtd_pm_pme_tlp),
    .xmtd_pme_turn_off_tlp(xmtd_pme_turn_off_tlp),
    .xmtd_pme_to_ack_tlp(xmtd_pme_to_ack_tlp),
    .xmtd_tlp(|tx_tlp_detected),
    .xmtd_idle_os(int_xmtd_idle_os),
    .tx_dllp_pm_enter_l1_detected(tx_dllp_pm_enter_L1_detected),
    .tx_dllp_pm_enter_l1_ended(tx_dllp_pm_enter_L1_ended),
    .tx_dllp_pm_enter_l23_detected(tx_dllp_pm_enter_L23_detected),
    .tx_dllp_pm_enter_l23_ended(tx_dllp_pm_enter_L23_ended),
    .tx_dllp_pm_active_req_l1_detected(tx_dllp_pm_active_req_L1_detected),
    .tx_dllp_pm_active_req_l1_ended(tx_dllp_pm_active_req_L1_ended),
    .tx_dllp_pm_request_ack_detected(tx_dllp_pm_request_ack_detected),
    .tx_dllp_pm_request_ack_ended(tx_dllp_pm_request_ack_ended),
    .tx_detected_dllp_pkt_valid(tx_detected_dllp_pkt_valid),
    .tx_ended_dllp_pkt_valid(tx_ended_dllp_pkt_valid),
    .tx_num_outstanding_tlps(tx_num_outstanding_tlps),

    .rx_clk(rx_clk),
    .rx_level_select(rx_level_select),
    .rcvd_pm_active_state_nak_tlp(rcvd_pm_active_state_nak_tlp),
    .rcvd_pm_pme_tlp(rcvd_pm_pme_tlp),
    .rcvd_pme_turn_off_tlp(rcvd_pme_turn_off_tlp),
    .rcvd_pme_to_ack_tlp(rcvd_pme_to_ack_tlp),
    .rcvd_tlp(|rx_tlp_detected),
    .rcvd_idle_os(int_rcvd_idle_os),
    .rx_dllp_pm_enter_l1_detected(rx_dllp_pm_enter_L1_detected),
    .rx_dllp_pm_enter_l1_ended(rx_dllp_pm_enter_L1_ended),
    .rx_dllp_pm_enter_l23_detected(rx_dllp_pm_enter_L23_detected),
    .rx_dllp_pm_enter_l23_ended(rx_dllp_pm_enter_L23_ended),
    .rx_dllp_pm_active_req_l1_detected(rx_dllp_pm_active_req_L1_detected),
    .rx_dllp_pm_active_req_l1_ended(rx_dllp_pm_active_req_L1_ended),
    .rx_dllp_pm_request_ack_detected(rx_dllp_pm_request_ack_detected),
    .rx_dllp_pm_request_ack_ended(rx_dllp_pm_request_ack_ended),
    .rx_detected_dllp_pkt_valid(rx_detected_dllp_pkt_valid),
    .rx_ended_dllp_pkt_valid(rx_ended_dllp_pkt_valid),
    .rx_num_outstanding_tlps(rx_num_outstanding_tlps),

    .pm_checks_disable(link_layer_checks_disable | transaction_layer_checks_disable),

    // Output ports

    .xmtd_pm_enter_command_flag(xmtd_pm_enter_command_flag),
    .rcvd_pm_enter_command_flag(rcvd_pm_enter_command_flag)

     );


  //---------------------------------------------------------------
  // Checks on parameters fire only with respect to posedge of 
  // receive clock. (Which clock does not matter here.)
  //---------------------------------------------------------------

  // Wire declarations for fire signals

`ifdef QVL_ZIN
  wire FIRE_PCI_EXPRESS_PARAM_DEVICE_TYPE_ERR;
  wire FIRE_PCI_EXPRESS_PARAM_MAX_LINK_WIDTH_ERR;
  wire FIRE_PCI_EXPRESS_RESERVED_VALUE_FOR_MAX_PAYLOAD;
  wire FIRE_PCI_EXPRESS_RESERVED_VALUE_FOR_MAX_READ_REQUEST; 
  wire FIRE_PCI_EXPRESS_DESKEW_LIMIT_EXCEEDED_P;
  wire FIRE_PCI_EXPRESS_DESKEW_LIMIT_EXCEEDED_N;
  wire FIRE_PCI_EXPRESS_COM_NOT_ALL_LANES_TX_P;
  wire FIRE_PCI_EXPRESS_COM_NOT_ALL_LANES_TX_N;
  wire FIRE_PCI_EXPRESS_COM_NOT_ALL_LANES_RX_P;
  wire FIRE_PCI_EXPRESS_COM_NOT_ALL_LANES_RX_N;
`endif
 

`protected

    MTI!#28kGx?;{K{pWG-Yzwm*Xs$p@!ad<$R?F^#5xNY#lxq!Y/s,v[dgKnm@5<U$,U3X7!B=*exH
    WzQ{r~W^u,UIYeHvH1z@,o!V];$+^e;7M\oQ2na.ja@,=#pBD"l~'<^C*<]5;B5Is!jCUaeI<zo=
    zeW]<\YW2{!{A'v@;ER2G[72oQvc5YTXfEWUK{[*ulG?XVo>!%;{QQ,VK~pe}?osQ{@aI_|w<vK^
    KYTn-WChC>-CQ+-l}+z#iOB[}Gow|&=JG@@j]vaY<*!wVl]Cnk(,V??d7++?OIE?D!2a}R~+IZZB
    uxeUrC-ekjTQ=^5?y>}~mx1Rwvzl2*n>@$XVWar7eFu]v^[k{Y'?Z[(QxXU7>,kA'jEAauORdA{K
    3F[*jYe#7k1=i<-D7inU@$'o#;-r]uCirp,m]JoBAm]XX'E?O2,W1A:Ew'{iRQapI{pEVIWA}lTC
    *Z31rwxX\]@%<'p{--'p%Xr*aujBwQwJ7C}W\oe*O7#BGRT33Dx$?[@oT?T2m#_{$jaA![xJ<1O+
    T}j'1$?~[pWa>E-~[sO_uW'EThop+-N7AuoI,Rx3='3lXmxRUvpzCUo1De,Dj#B5+Va=i~!I>CHE
    C{mpE@@{XlBQE>>E'{aoBT!TUQOEmpX?9B{-YUA=#@,!v@xv2TORA}_[ZB}V~Js1rTXUk1I?#O1<
    riRjil=3Wr~_GI'<^eHZz|x1$oMYOHA(WR[r3A+]1}{[H];xeJ5<zTeKezDVjYY>pJ+$,Uw~A$$}
    AwB]A=eW=FUw7I@jBZ,XWws-e{w-oJ<DV;=3~z=~]zG2<@m]@sL+OW77w5ja'<?E>*-UeQw]#+E#
    _E*J=<\5X+BjW5A\l=]z1mevz2<Kn<3F{j@[V';>/#5$xz>l3enO$UAr']>WX7ZJ-5G^G=|ER35E
    ?}Y1bT<X;U']<_V3U_w@J:VU@lo?W1KXe@IWJxEk=;G1+^KzHUO#G~ju!X*s+VGa5slTW23>I<ej
    o<_@xn2jO{Ve+_~xTHfVsX[&W*m3L1sB'MYK>v\~77-Ro;I{X,0'o>ElUGiY;5Vd!$!5v^X7$5*B
    KB^5Jj1p!+}TeU{e_Uv?vKKX<V+ZH{Xz1AGHjKsvwAU+eu{,'o\]bEU$=BV=-a=,ZJqE_^D!$T?p
    [Wj@\D'UBCiIC1arzB?$g\J273Xj;^HQax_-?eQ^@}3Z=T*k[7Z5A8VIAT}a\zY<x;QC+uj^,1]3
    V'aA5D3jvBs;J#r031{{emG7*>@VF(a9ADJA8nDK3Oi}_nE_i1~RR[P5Y]B3xJj?'711#n5I<x}Y
    _=>jiQ~AEu^JVU;)=@l^^v#3AEo-YTAY$3r^I1?x=$'J>>p'-V?B@+lk2^!<xK^rHxZWD>G$7npm
    b[#;+JjR^y@UJToCK+jW}E|^5wakrQ^:o3K$Zo-}B\j~OW7T=C-kfexJjaa<'7,^?Ci@+1~KK~r'
    I=xlE>eHYFe3n<]CZRKo[OQ:YA'Ik'#=l[_e$U}+YA@Y3<=]1+KEh*pxY9{9TRZ$Exml[jOmzoZ_
    ^m$^}Vk]vk1Y\Hl=kC,Vv'C3mDQ~2URTpi\!$ok*J5-o?=5[<GHo~AF5KT25CZ'6u]U75&eIm]kO
    Vix1WYRC;=@w=VImlQY_*mekXTWsEpRiHK\,[~CsY'+D^r]?'<MiQ~!VRa[YHzRB[1[+E$VduD+-
    ri7-{^R^=Yv<O>u}11[JRs<B<VlcBBm!x^iwPWT\'"|={-BNkao7<X^{BK'\nr)KQ=$Dkz]lw{vT
    $kU\wa3_~X@};{]nx@'n-[VF+v7+#AH$E.>OI@oXW@5i*'DKnj<[7R_<XRcsDa7se-V~'@^zI[ae
    VVO]EVG,si5ljK}Wx^[!VeOCK]rHe@#x3]Vl?UEC-_X;Y+~-r^-koC?YG~jAQw@BXBw>T7XC#uU*
    Jj}+l'n_Il\CU\=kV#GOja;e+3ZxXeur'5p@$'s}\oDx/SqFWU'[,^$+[wrj]=_U2G7a=1++l>HH
    @To3l*nVxQ;lzc/ka]Zkw7vsw^RAq<_;5jI\GX{li\p?u^RH1~ap^mHpoP^xQ;~{oBI5soO$kr;\
    kozU3V&a*veKB<~z-75Ga}$lwpO-}KG$uC?cr>jo}i,WI"&_!s@B\{U_HaTJ>}G4v{W@@CB+zi'm
    gw\E<DIOK=OZDLO#wBY5@2g_mX#r42E_~-Hw7Us]76R^3I^l3v{[+px>v-IXEmM[v+p#$2o%_Ye;
    lW$V7~-VSe@V33n2<HQW=7=IG$s5\Z]<QjR-z{1^-^5+vHvQJ=$53\\TBZee2lBOWYE#7#+l=+-A
    _Z^lm=K>#Tz-H5swlvU]H7xovr{u\nB1+7ll;m1;vT<Ts{YH3pvR{ie<3o!\Co[lHBCWTx^UvD=]
    zruXEVCI;~_BeujVZT*-u\OBT+BR2Mixi!>Yprv2ZEjaAaII#Vo8{X>UuB@\v}>YHV*r8'-lrOX$
    Za5\pOxYkq{B;JKUaB>B'{gREsKvOR;87]Rmx=$sOnVAiGC1TR5u~X]ZOGewzk7wK5uwJ}x@)-D'
    $!orHlmziI%|lGxvQAm#5o'#:wlji[kmX3$~leY'IWGTx#*RnO@XAzp>$^VkA,ACi[;\x:~wR#lV
    wr$Oi{Zrz@~<ri7kB<nnnn#9
`endprotected

  //--------------------------------------------------------------------------
  // OVL SVA Assertions are included here
  //--------------------------------------------------------------------------

`include "qvl_pci_express_monitor_assertions.inc"

`ifdef ZI_INLINED_PSL
`include "0in_ac_inline_for_mod_qvl_pci_express_monitor.inc"
`endif
`ifdef ZI_INLINED_CHX
`include "qvl_pci_express_monitor.zi_chx.inc"
`else
`ifdef ZI_INLINED_CHX_qvl_pci_express_monitor
`include "qvl_pci_express_monitor.zi_chx.inc"
`endif
`endif

`qvlendmodule // end of qvl_pci_express_monitor
