Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:10:53	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	786	12	1	false	0	0		0	
2019-04-12 16:10:57	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2196	212	1	false	0	0		0	
2019-04-12 16:11:01	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	638	9	3	false	0	0		0	
2019-04-12 16:11:05	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1856	242	0	false	0	0		0	
2019-04-12 16:11:09	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	890	9	1	false	0	0		0	
2019-04-12 16:11:13	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2090	103	1	false	0	0		0	
2019-04-12 16:11:18	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3610	158	0	false	0	0		0	
2019-04-12 16:11:21	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	736	12	1	false	0	0		0	
2019-04-12 16:11:26	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3416	284	4	false	0	0		0	
2019-04-12 16:11:30	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3330	243	4	false	0	0		0	
2019-04-12 16:11:34	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2774	56	1	false	0	0		0	
2019-04-12 16:11:38	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2838	59	1	false	0	0		0	
2019-04-12 16:11:42	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2786	145	1	false	0	0		0	
2019-04-12 16:11:47	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1850	59	0	false	0	0		0	
2019-04-12 16:11:51	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3626	149	0	false	0	0		0	
2019-04-12 16:11:55	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1558	65	0	false	0	0		0	
2019-04-12 16:11:59	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3012	147	0	false	0	0		0	
2019-04-12 16:12:04	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1952	65	0	false	0	0		0	
2019-04-12 16:12:08	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6462	133	1	false	0	0		0	
2019-04-12 16:12:12	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1256	10	0	false	0	0		0	
2019-04-12 16:12:16	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2046	105	0	false	0	0		0	
2019-04-12 16:12:24	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	786	12	1	false	0	0		0	
2019-04-12 16:12:28	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2196	212	1	false	0	0		0	
2019-04-12 16:12:32	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	638	9	3	false	0	0		0	
2019-04-12 16:12:37	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1856	242	0	false	0	0		0	
2019-04-12 16:12:41	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	890	9	1	false	0	0		0	
2019-04-12 16:12:45	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2090	103	1	false	0	0		0	
2019-04-12 16:12:50	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3610	158	0	false	0	0		0	
2019-04-12 16:12:54	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	736	12	1	false	0	0		0	
2019-04-12 16:12:59	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3416	284	4	false	0	0		0	
2019-04-12 16:13:03	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3330	243	4	false	0	0		0	
2019-04-12 16:13:08	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2774	56	1	false	0	0		0	
2019-04-12 16:13:12	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2838	59	1	false	0	0		0	
2019-04-12 16:13:17	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2786	145	1	false	0	0		0	
2019-04-12 16:13:22	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1850	59	0	false	0	0		0	
2019-04-12 16:13:26	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3626	149	0	false	0	0		0	
2019-04-12 16:13:31	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1558	65	0	false	0	0		0	
2019-04-12 16:13:36	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3012	147	0	false	0	0		0	
2019-04-12 16:13:40	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1952	65	0	false	0	0		0	
2019-04-12 16:13:44	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6462	133	1	false	0	0		0	
2019-04-12 16:13:49	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1256	10	0	false	0	0		0	
2019-04-12 16:13:53	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2046	105	0	false	0	0		0	
2019-04-12 16:14:01	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	788	12	1	false	0	0		0	
2019-04-12 16:14:05	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2164	212	1	false	0	0		0	
2019-04-12 16:14:10	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	636	9	3	false	0	0		0	
2019-04-12 16:14:15	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1840	242	0	false	0	0		0	
2019-04-12 16:14:19	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	884	9	1	false	0	0		0	
2019-04-12 16:14:24	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2064	103	1	false	0	0		0	
2019-04-12 16:14:28	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3634	158	0	false	0	0		0	
2019-04-12 16:14:33	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	738	12	1	false	0	0		0	
2019-04-12 16:14:37	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3382	284	4	false	0	0		0	
2019-04-12 16:14:42	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3296	243	4	false	0	0		0	
2019-04-12 16:14:47	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2762	56	1	false	0	0		0	
2019-04-12 16:14:51	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2824	59	1	false	0	0		0	
2019-04-12 16:14:56	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2764	145	1	false	0	0		0	
2019-04-12 16:15:01	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1842	59	0	false	0	0		0	
2019-04-12 16:15:06	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3592	149	0	false	0	0		0	
2019-04-12 16:15:10	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1548	65	0	false	0	0		0	
2019-04-12 16:15:15	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2988	147	0	false	0	0		0	
2019-04-12 16:15:20	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1942	65	0	false	0	0		0	
2019-04-12 16:15:25	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6490	133	1	false	0	0		0	
2019-04-12 16:15:29	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1254	10	0	false	0	0		0	
2019-04-12 16:15:34	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2020	105	0	false	0	0		0	
2019-04-12 16:15:40	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	788	12	1	false	0	0		0	
2019-04-12 16:15:42	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2158	206	1	false	0	0		0	
2019-04-12 16:15:46	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	636	9	3	false	0	0		0	
2019-04-12 16:15:49	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1834	236	0	false	0	0		0	
2019-04-12 16:15:52	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	884	9	1	false	0	0		0	
2019-04-12 16:15:55	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2058	97	1	false	0	0		0	
2019-04-12 16:15:58	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3628	152	0	false	0	0		0	
2019-04-12 16:16:01	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	738	12	1	false	0	0		0	
2019-04-12 16:16:04	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3376	278	4	false	0	0		0	
2019-04-12 16:16:07	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3290	237	4	false	0	0		0	
2019-04-12 16:16:10	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2758	52	1	false	0	0		0	
2019-04-12 16:16:13	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2820	55	1	false	0	0		0	
2019-04-12 16:16:16	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2758	139	1	false	0	0		0	
2019-04-12 16:16:19	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1842	59	0	false	0	0		0	
2019-04-12 16:16:23	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3586	143	0	false	0	0		0	
2019-04-12 16:16:26	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1548	65	0	false	0	0		0	
2019-04-12 16:16:29	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2982	141	0	false	0	0		0	
2019-04-12 16:16:32	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1942	65	0	false	0	0		0	
2019-04-12 16:16:35	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6490	133	1	false	0	0		0	
2019-04-12 16:16:39	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1254	10	0	false	0	0		0	
2019-04-12 16:16:42	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2014	99	0	false	0	0		0	
2019-04-12 16:16:48	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	788	12	1	false	0	0		0	
2019-04-12 16:16:50	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2160	206	1	false	0	0		0	
2019-04-12 16:16:53	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	624	9	3	false	0	0		0	
2019-04-12 16:16:56	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1810	236	0	false	0	0		0	
2019-04-12 16:16:59	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	872	9	1	false	0	0		0	
2019-04-12 16:17:01	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2058	97	1	false	0	0		0	
2019-04-12 16:17:04	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3642	152	0	false	0	0		0	
2019-04-12 16:17:07	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	738	12	1	false	0	0		0	
2019-04-12 16:17:10	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3356	278	4	false	0	0		0	
2019-04-12 16:17:13	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3270	237	4	false	0	0		0	
2019-04-12 16:17:16	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2532	52	1	false	0	0		0	
2019-04-12 16:17:18	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2594	55	1	false	0	0		0	
2019-04-12 16:17:21	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2748	139	1	false	0	0		0	
2019-04-12 16:17:24	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1842	59	0	false	0	0		0	
2019-04-12 16:17:27	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3590	143	0	false	0	0		0	
2019-04-12 16:17:31	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1534	65	0	false	0	0		0	
2019-04-12 16:17:34	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2982	141	0	false	0	0		0	
2019-04-12 16:17:37	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1942	65	0	false	0	0		0	
2019-04-12 16:17:39	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6446	133	1	false	0	0		0	
2019-04-12 16:17:42	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1242	10	0	false	0	0		0	
2019-04-12 16:17:45	44	44.60	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304827	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=16external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2018	99	0	false	0	0		0	
