17 Dec 2018   
CSCE 611.5  

## Lecture 5

### Review of MIPS architectures

3 instruction formats:
* **R-type**: Register type
    * Computational instructions (arith, logic, shift, comparison)
    * Fields:
        * rs, rt: 5 bits each, source registers
        * rd: 5 bits, destination register
        * op: 6 bits, opcode (0 for R-type instructions)
        * funct: 6 bits, function processor, i.e. what operation to perform
        * shamt: 5 bits, shift amount (only used for shift instructions, otherwise it's 0)
    * ex. 
        * Assembly: `add $1, $2, $3`
        * instruction mem:
            |op|rs|rt|rd|shamt|funct
        ----|--|--|--|--|-----|-----
        bits|6 |5 |5 |5 |5    |6
* **I-type**: Immediate operand
    * branches, load/stores, computational instructions with constant operand (e.g. increments)
* **J-type**: Jumping
    * Only two instruction, J and JAL

