lbl_8072A044:
/* 8072A044 00000000  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 8072A048 00000004  7C 08 02 A6 */	mflr r0
/* 8072A04C 00000008  90 01 00 74 */	stw r0, 0x74(r1)
/* 8072A050 0000000C  39 61 00 70 */	addi r11, r1, 0x70
/* 8072A054 00000010  4B C3 81 88 */	b _savegpr_29
/* 8072A058 00000014  7C 7D 1B 78 */	mr r29, r3
/* 8072A05C 00000018  3C 80 80 73 */	lis r4, lit_3789@ha
/* 8072A060 0000001C  3B E4 C1 80 */	addi r31, r4, lit_3789@l
/* 8072A064 00000020  3B C0 00 00 */	li r30, 0
/* 8072A068 00000024  A8 03 05 B4 */	lha r0, 0x5b4(r3)
/* 8072A06C 00000028  2C 00 00 03 */	cmpwi r0, 3
/* 8072A070 0000002C  41 82 03 B4 */	beq lbl_8072A424
/* 8072A074 00000030  40 80 00 1C */	bge lbl_8072A090
/* 8072A078 00000034  2C 00 00 01 */	cmpwi r0, 1
/* 8072A07C 00000038  41 82 00 48 */	beq lbl_8072A0C4
/* 8072A080 0000003C  40 80 01 34 */	bge lbl_8072A1B4
/* 8072A084 00000040  2C 00 00 00 */	cmpwi r0, 0
/* 8072A088 00000044  40 80 00 14 */	bge lbl_8072A09C
/* 8072A08C 00000048  48 00 05 D8 */	b lbl_8072A664
lbl_8072A090:
/* 8072A090 00000000  2C 00 00 05 */	cmpwi r0, 5
/* 8072A094 00000004  41 82 05 24 */	beq lbl_8072A5B8
/* 8072A098 00000008  48 00 05 CC */	b lbl_8072A664
lbl_8072A09C:
/* 8072A09C 00000000  38 80 00 07 */	li r4, 7
/* 8072A0A0 00000004  C0 3F 00 48 */	lfs f1, 0x48(r31)	/* effective address: 8072C1C8 */
/* 8072A0A4 00000008  38 A0 00 00 */	li r5, 0
/* 8072A0A8 0000000C  C0 5F 00 08 */	lfs f2, 8(r31)	/* effective address: 8072C188 */
/* 8072A0AC 00000010  4B FF F9 91 */	bl anm_init__FP10e_nz_classifUcf
/* 8072A0B0 00000014  38 00 00 01 */	li r0, 1
/* 8072A0B4 00000018  B0 1D 05 B4 */	sth r0, 0x5b4(r29)
/* 8072A0B8 0000001C  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 8072C184 */
/* 8072A0BC 00000020  D0 1D 05 2C */	stfs f0, 0x52c(r29)
/* 8072A0C0 00000024  48 00 05 A4 */	b lbl_8072A664
lbl_8072A0C4:
/* 8072A0C4 00000000  C0 1D 05 BC */	lfs f0, 0x5bc(r29)
/* 8072A0C8 00000004  D0 1D 05 C8 */	stfs f0, 0x5c8(r29)
/* 8072A0CC 00000008  C0 1D 05 C0 */	lfs f0, 0x5c0(r29)
/* 8072A0D0 0000000C  D0 1D 05 CC */	stfs f0, 0x5cc(r29)
/* 8072A0D4 00000010  C0 1D 05 C4 */	lfs f0, 0x5c4(r29)
/* 8072A0D8 00000014  D0 1D 05 D0 */	stfs f0, 0x5d0(r29)
/* 8072A0DC 00000018  38 61 00 38 */	addi r3, r1, 0x38
/* 8072A0E0 0000001C  38 9D 05 BC */	addi r4, r29, 0x5bc
/* 8072A0E4 00000020  38 BD 04 D0 */	addi r5, r29, 0x4d0
/* 8072A0E8 00000024  4B B3 CA 4C */	b __mi__4cXyzCFRC3Vec
/* 8072A0EC 00000028  C0 21 00 38 */	lfs f1, 0x38(r1)
/* 8072A0F0 0000002C  D0 21 00 44 */	stfs f1, 0x44(r1)
/* 8072A0F4 00000030  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 8072A0F8 00000034  D0 01 00 48 */	stfs f0, 0x48(r1)
/* 8072A0FC 00000038  C0 41 00 40 */	lfs f2, 0x40(r1)
/* 8072A100 0000003C  D0 41 00 4C */	stfs f2, 0x4c(r1)
/* 8072A104 00000040  4B B3 D5 70 */	b cM_atan2s__Fff
/* 8072A108 00000044  B0 7D 04 DE */	sth r3, 0x4de(r29)
/* 8072A10C 00000048  C0 01 00 44 */	lfs f0, 0x44(r1)
/* 8072A110 0000004C  EC 20 00 32 */	fmuls f1, f0, f0
/* 8072A114 00000050  C0 01 00 4C */	lfs f0, 0x4c(r1)
/* 8072A118 00000054  EC 00 00 32 */	fmuls f0, f0, f0
/* 8072A11C 00000058  EC 41 00 2A */	fadds f2, f1, f0
/* 8072A120 0000005C  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 8072C184 */
/* 8072A124 00000060  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8072A128 00000000  40 81 00 0C */	ble lbl_8072A134
/* 8072A12C 00000004  FC 00 10 34 */	frsqrte f0, f2
/* 8072A130 00000008  EC 40 00 B2 */	fmuls f2, f0, f2
lbl_8072A134:
/* 8072A134 00000000  C0 21 00 48 */	lfs f1, 0x48(r1)
/* 8072A138 00000004  4B B3 D5 3C */	b cM_atan2s__Fff
/* 8072A13C 00000008  7C 03 00 D0 */	neg r0, r3
/* 8072A140 0000000C  B0 1D 04 DC */	sth r0, 0x4dc(r29)
/* 8072A144 00000010  80 7D 05 E0 */	lwz r3, 0x5e0(r29)
/* 8072A148 00000014  38 80 00 01 */	li r4, 1
/* 8072A14C 00000018  88 03 00 11 */	lbz r0, 0x11(r3)
/* 8072A150 0000001C  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 8072A154 00000020  40 82 00 18 */	bne lbl_8072A16C
/* 8072A158 00000024  C0 3F 00 04 */	lfs f1, 4(r31)	/* effective address: 8072C184 */
/* 8072A15C 00000028  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 8072A160 0000002C  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8072A164 00000030  41 82 00 08 */	beq lbl_8072A16C
/* 8072A168 00000034  38 80 00 00 */	li r4, 0
lbl_8072A16C:
/* 8072A16C 00000000  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 8072A170 00000004  41 82 04 F4 */	beq lbl_8072A664
/* 8072A174 00000008  7F A3 EB 78 */	mr r3, r29
/* 8072A178 0000000C  38 80 00 06 */	li r4, 6
/* 8072A17C 00000010  C0 3F 00 7C */	lfs f1, 0x7c(r31)	/* effective address: 8072C1FC */
/* 8072A180 00000014  38 A0 00 00 */	li r5, 0
/* 8072A184 00000018  C0 5F 00 08 */	lfs f2, 8(r31)	/* effective address: 8072C188 */
/* 8072A188 0000001C  4B FF F8 B5 */	bl anm_init__FP10e_nz_classifUcf
/* 8072A18C 00000020  38 00 00 02 */	li r0, 2
/* 8072A190 00000024  B0 1D 05 B4 */	sth r0, 0x5b4(r29)
/* 8072A194 00000028  3C 60 80 73 */	lis r3, l_HIO@ha
/* 8072A198 0000002C  38 63 C4 34 */	addi r3, r3, l_HIO@l
/* 8072A19C 00000030  C0 03 00 10 */	lfs f0, 0x10(r3)	/* effective address: 8072C444 */
/* 8072A1A0 00000034  D0 1D 05 2C */	stfs f0, 0x52c(r29)
/* 8072A1A4 00000038  C0 1F 00 30 */	lfs f0, 0x30(r31)	/* effective address: 8072C1B0 */
/* 8072A1A8 0000003C  D0 1D 05 DC */	stfs f0, 0x5dc(r29)
/* 8072A1AC 00000040  38 00 00 14 */	li r0, 0x14
/* 8072A1B0 00000044  B0 1D 06 A2 */	sth r0, 0x6a2(r29)
lbl_8072A1B4:
/* 8072A1B4 00000000  3B C0 00 01 */	li r30, 1
/* 8072A1B8 00000004  38 61 00 2C */	addi r3, r1, 0x2c
/* 8072A1BC 00000008  38 9D 05 BC */	addi r4, r29, 0x5bc
/* 8072A1C0 0000000C  38 BD 04 D0 */	addi r5, r29, 0x4d0
/* 8072A1C4 00000010  4B B3 C9 70 */	b __mi__4cXyzCFRC3Vec
/* 8072A1C8 00000014  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 8072A1CC 00000018  D0 01 00 44 */	stfs f0, 0x44(r1)
/* 8072A1D0 0000001C  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 8072A1D4 00000020  D0 01 00 48 */	stfs f0, 0x48(r1)
/* 8072A1D8 00000024  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 8072A1DC 00000028  D0 01 00 4C */	stfs f0, 0x4c(r1)
/* 8072A1E0 0000002C  38 61 00 44 */	addi r3, r1, 0x44
/* 8072A1E4 00000030  4B C1 CF 54 */	b PSVECSquareMag
/* 8072A1E8 00000034  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 8072C184 */
/* 8072A1EC 00000038  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A1F0 00000000  40 81 00 58 */	ble lbl_8072A248
/* 8072A1F4 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 8072A1F8 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 8072C190 */
/* 8072A1FC 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A200 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 8072C198 */
/* 8072A204 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A208 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A20C 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A210 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A214 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A218 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A21C 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A220 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A224 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A228 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A22C 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A230 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A234 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A238 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A23C 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 8072A240 00000050  FC 20 08 18 */	frsp f1, f1
/* 8072A244 00000054  48 00 00 88 */	b lbl_8072A2CC
lbl_8072A248:
/* 8072A248 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 8072C1A0 */
/* 8072A24C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A250 00000000  40 80 00 10 */	bge lbl_8072A260
/* 8072A254 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8072A258 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 8072A25C 0000000C  48 00 00 70 */	b lbl_8072A2CC
lbl_8072A260:
/* 8072A260 00000000  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 8072A264 00000004  80 81 00 10 */	lwz r4, 0x10(r1)
/* 8072A268 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 8072A26C 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 8072A270 00000010  7C 03 00 00 */	cmpw r3, r0
/* 8072A274 00000014  41 82 00 14 */	beq lbl_8072A288
/* 8072A278 00000018  40 80 00 40 */	bge lbl_8072A2B8
/* 8072A27C 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 8072A280 00000020  41 82 00 20 */	beq lbl_8072A2A0
/* 8072A284 00000024  48 00 00 34 */	b lbl_8072A2B8
lbl_8072A288:
/* 8072A288 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8072A28C 00000004  41 82 00 0C */	beq lbl_8072A298
/* 8072A290 00000008  38 00 00 01 */	li r0, 1
/* 8072A294 0000000C  48 00 00 28 */	b lbl_8072A2BC
lbl_8072A298:
/* 8072A298 00000000  38 00 00 02 */	li r0, 2
/* 8072A29C 00000004  48 00 00 20 */	b lbl_8072A2BC
lbl_8072A2A0:
/* 8072A2A0 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8072A2A4 00000004  41 82 00 0C */	beq lbl_8072A2B0
/* 8072A2A8 00000008  38 00 00 05 */	li r0, 5
/* 8072A2AC 0000000C  48 00 00 10 */	b lbl_8072A2BC
lbl_8072A2B0:
/* 8072A2B0 00000000  38 00 00 03 */	li r0, 3
/* 8072A2B4 00000004  48 00 00 08 */	b lbl_8072A2BC
lbl_8072A2B8:
/* 8072A2B8 00000000  38 00 00 04 */	li r0, 4
lbl_8072A2BC:
/* 8072A2BC 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 8072A2C0 00000004  40 82 00 0C */	bne lbl_8072A2CC
/* 8072A2C4 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8072A2C8 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_8072A2CC:
/* 8072A2CC 00000000  C0 5F 00 80 */	lfs f2, 0x80(r31)	/* effective address: 8072C200 */
/* 8072A2D0 00000004  C0 1D 05 2C */	lfs f0, 0x52c(r29)
/* 8072A2D4 00000008  EC 02 00 32 */	fmuls f0, f2, f0
/* 8072A2D8 0000000C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A2DC 00000000  40 80 00 10 */	bge lbl_8072A2EC
/* 8072A2E0 00000004  38 00 00 03 */	li r0, 3
/* 8072A2E4 00000008  B0 1D 05 B4 */	sth r0, 0x5b4(r29)
/* 8072A2E8 0000000C  48 00 03 7C */	b lbl_8072A664
lbl_8072A2EC:
/* 8072A2EC 00000000  38 61 00 20 */	addi r3, r1, 0x20
/* 8072A2F0 00000004  38 9D 05 C8 */	addi r4, r29, 0x5c8
/* 8072A2F4 00000008  38 BD 05 BC */	addi r5, r29, 0x5bc
/* 8072A2F8 0000000C  4B B3 C8 3C */	b __mi__4cXyzCFRC3Vec
/* 8072A2FC 00000010  C0 01 00 20 */	lfs f0, 0x20(r1)
/* 8072A300 00000014  D0 01 00 44 */	stfs f0, 0x44(r1)
/* 8072A304 00000018  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 8072A308 0000001C  D0 01 00 48 */	stfs f0, 0x48(r1)
/* 8072A30C 00000020  C0 01 00 28 */	lfs f0, 0x28(r1)
/* 8072A310 00000024  D0 01 00 4C */	stfs f0, 0x4c(r1)
/* 8072A314 00000028  38 61 00 44 */	addi r3, r1, 0x44
/* 8072A318 0000002C  4B C1 CE 20 */	b PSVECSquareMag
/* 8072A31C 00000030  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 8072C184 */
/* 8072A320 00000034  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A324 00000000  40 81 00 58 */	ble lbl_8072A37C
/* 8072A328 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 8072A32C 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 8072C190 */
/* 8072A330 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A334 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 8072C198 */
/* 8072A338 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A33C 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A340 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A344 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A348 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A34C 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A350 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A354 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A358 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A35C 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A360 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A364 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A368 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A36C 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A370 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 8072A374 00000050  FC 20 08 18 */	frsp f1, f1
/* 8072A378 00000054  48 00 00 88 */	b lbl_8072A400
lbl_8072A37C:
/* 8072A37C 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 8072C1A0 */
/* 8072A380 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A384 00000000  40 80 00 10 */	bge lbl_8072A394
/* 8072A388 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8072A38C 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 8072A390 0000000C  48 00 00 70 */	b lbl_8072A400
lbl_8072A394:
/* 8072A394 00000000  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 8072A398 00000004  80 81 00 0C */	lwz r4, 0xc(r1)
/* 8072A39C 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 8072A3A0 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 8072A3A4 00000010  7C 03 00 00 */	cmpw r3, r0
/* 8072A3A8 00000014  41 82 00 14 */	beq lbl_8072A3BC
/* 8072A3AC 00000018  40 80 00 40 */	bge lbl_8072A3EC
/* 8072A3B0 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 8072A3B4 00000020  41 82 00 20 */	beq lbl_8072A3D4
/* 8072A3B8 00000024  48 00 00 34 */	b lbl_8072A3EC
lbl_8072A3BC:
/* 8072A3BC 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8072A3C0 00000004  41 82 00 0C */	beq lbl_8072A3CC
/* 8072A3C4 00000008  38 00 00 01 */	li r0, 1
/* 8072A3C8 0000000C  48 00 00 28 */	b lbl_8072A3F0
lbl_8072A3CC:
/* 8072A3CC 00000000  38 00 00 02 */	li r0, 2
/* 8072A3D0 00000004  48 00 00 20 */	b lbl_8072A3F0
lbl_8072A3D4:
/* 8072A3D4 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8072A3D8 00000004  41 82 00 0C */	beq lbl_8072A3E4
/* 8072A3DC 00000008  38 00 00 05 */	li r0, 5
/* 8072A3E0 0000000C  48 00 00 10 */	b lbl_8072A3F0
lbl_8072A3E4:
/* 8072A3E4 00000000  38 00 00 03 */	li r0, 3
/* 8072A3E8 00000004  48 00 00 08 */	b lbl_8072A3F0
lbl_8072A3EC:
/* 8072A3EC 00000000  38 00 00 04 */	li r0, 4
lbl_8072A3F0:
/* 8072A3F0 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 8072A3F4 00000004  40 82 00 0C */	bne lbl_8072A400
/* 8072A3F8 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8072A3FC 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_8072A400:
/* 8072A400 00000000  C0 1F 00 68 */	lfs f0, 0x68(r31)	/* effective address: 8072C1E8 */
/* 8072A404 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A408 00000000  41 81 00 10 */	bgt lbl_8072A418
/* 8072A40C 00000004  A8 1D 06 A2 */	lha r0, 0x6a2(r29)
/* 8072A410 00000008  2C 00 00 00 */	cmpwi r0, 0
/* 8072A414 0000000C  40 82 02 50 */	bne lbl_8072A664
lbl_8072A418:
/* 8072A418 00000000  38 00 00 05 */	li r0, 5
/* 8072A41C 00000004  B0 1D 05 B4 */	sth r0, 0x5b4(r29)
/* 8072A420 00000008  48 00 02 44 */	b lbl_8072A664
lbl_8072A424:
/* 8072A424 00000000  C0 1D 05 BC */	lfs f0, 0x5bc(r29)
/* 8072A428 00000004  D0 1D 05 C8 */	stfs f0, 0x5c8(r29)
/* 8072A42C 00000008  C0 1D 05 C0 */	lfs f0, 0x5c0(r29)
/* 8072A430 0000000C  D0 1D 05 CC */	stfs f0, 0x5cc(r29)
/* 8072A434 00000010  C0 1D 05 C4 */	lfs f0, 0x5c4(r29)
/* 8072A438 00000014  D0 1D 05 D0 */	stfs f0, 0x5d0(r29)
/* 8072A43C 00000018  3B C0 00 02 */	li r30, 2
/* 8072A440 0000001C  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 8072C184 */
/* 8072A444 00000020  D0 1D 05 2C */	stfs f0, 0x52c(r29)
/* 8072A448 00000024  38 7D 04 D0 */	addi r3, r29, 0x4d0
/* 8072A44C 00000028  C0 3D 05 BC */	lfs f1, 0x5bc(r29)
/* 8072A450 0000002C  C0 5F 00 08 */	lfs f2, 8(r31)	/* effective address: 8072C188 */
/* 8072A454 00000030  C0 7F 00 00 */	lfs f3, 0(r31)	/* effective address: 8072C180 */
/* 8072A458 00000034  4B B4 55 E4 */	b cLib_addCalc2__FPffff
/* 8072A45C 00000038  38 7D 04 D4 */	addi r3, r29, 0x4d4
/* 8072A460 0000003C  C0 3D 05 C0 */	lfs f1, 0x5c0(r29)
/* 8072A464 00000040  C0 5F 00 08 */	lfs f2, 8(r31)	/* effective address: 8072C188 */
/* 8072A468 00000044  C0 7F 00 00 */	lfs f3, 0(r31)	/* effective address: 8072C180 */
/* 8072A46C 00000048  4B B4 55 D0 */	b cLib_addCalc2__FPffff
/* 8072A470 0000004C  38 7D 04 D8 */	addi r3, r29, 0x4d8
/* 8072A474 00000050  C0 3D 05 C4 */	lfs f1, 0x5c4(r29)
/* 8072A478 00000054  C0 5F 00 08 */	lfs f2, 8(r31)	/* effective address: 8072C188 */
/* 8072A47C 00000058  C0 7F 00 00 */	lfs f3, 0(r31)	/* effective address: 8072C180 */
/* 8072A480 0000005C  4B B4 55 BC */	b cLib_addCalc2__FPffff
/* 8072A484 00000060  38 61 00 14 */	addi r3, r1, 0x14
/* 8072A488 00000064  38 9D 05 BC */	addi r4, r29, 0x5bc
/* 8072A48C 00000068  38 BD 04 D0 */	addi r5, r29, 0x4d0
/* 8072A490 0000006C  4B B3 C6 A4 */	b __mi__4cXyzCFRC3Vec
/* 8072A494 00000070  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 8072A498 00000074  D0 01 00 44 */	stfs f0, 0x44(r1)
/* 8072A49C 00000078  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 8072A4A0 0000007C  D0 01 00 48 */	stfs f0, 0x48(r1)
/* 8072A4A4 00000080  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 8072A4A8 00000084  D0 01 00 4C */	stfs f0, 0x4c(r1)
/* 8072A4AC 00000088  38 61 00 44 */	addi r3, r1, 0x44
/* 8072A4B0 0000008C  4B C1 CC 88 */	b PSVECSquareMag
/* 8072A4B4 00000090  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 8072C184 */
/* 8072A4B8 00000094  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A4BC 00000000  40 81 00 58 */	ble lbl_8072A514
/* 8072A4C0 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 8072A4C4 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 8072C190 */
/* 8072A4C8 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A4CC 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 8072C198 */
/* 8072A4D0 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A4D4 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A4D8 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A4DC 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A4E0 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A4E4 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A4E8 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A4EC 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A4F0 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A4F4 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 8072A4F8 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 8072A4FC 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 8072A500 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 8072A504 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 8072A508 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 8072A50C 00000050  FC 20 08 18 */	frsp f1, f1
/* 8072A510 00000054  48 00 00 88 */	b lbl_8072A598
lbl_8072A514:
/* 8072A514 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 8072C1A0 */
/* 8072A518 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A51C 00000000  40 80 00 10 */	bge lbl_8072A52C
/* 8072A520 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8072A524 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 8072A528 0000000C  48 00 00 70 */	b lbl_8072A598
lbl_8072A52C:
/* 8072A52C 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 8072A530 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 8072A534 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 8072A538 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 8072A53C 00000010  7C 03 00 00 */	cmpw r3, r0
/* 8072A540 00000014  41 82 00 14 */	beq lbl_8072A554
/* 8072A544 00000018  40 80 00 40 */	bge lbl_8072A584
/* 8072A548 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 8072A54C 00000020  41 82 00 20 */	beq lbl_8072A56C
/* 8072A550 00000024  48 00 00 34 */	b lbl_8072A584
lbl_8072A554:
/* 8072A554 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8072A558 00000004  41 82 00 0C */	beq lbl_8072A564
/* 8072A55C 00000008  38 00 00 01 */	li r0, 1
/* 8072A560 0000000C  48 00 00 28 */	b lbl_8072A588
lbl_8072A564:
/* 8072A564 00000000  38 00 00 02 */	li r0, 2
/* 8072A568 00000004  48 00 00 20 */	b lbl_8072A588
lbl_8072A56C:
/* 8072A56C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 8072A570 00000004  41 82 00 0C */	beq lbl_8072A57C
/* 8072A574 00000008  38 00 00 05 */	li r0, 5
/* 8072A578 0000000C  48 00 00 10 */	b lbl_8072A588
lbl_8072A57C:
/* 8072A57C 00000000  38 00 00 03 */	li r0, 3
/* 8072A580 00000004  48 00 00 08 */	b lbl_8072A588
lbl_8072A584:
/* 8072A584 00000000  38 00 00 04 */	li r0, 4
lbl_8072A588:
/* 8072A588 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 8072A58C 00000004  40 82 00 0C */	bne lbl_8072A598
/* 8072A590 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 8072A594 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_8072A598:
/* 8072A598 00000000  C0 1F 00 7C */	lfs f0, 0x7c(r31)	/* effective address: 8072C1FC */
/* 8072A59C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8072A5A0 00000000  40 80 00 C4 */	bge lbl_8072A664
/* 8072A5A4 00000004  38 00 00 03 */	li r0, 3
/* 8072A5A8 00000008  B0 1D 06 9A */	sth r0, 0x69a(r29)
/* 8072A5AC 0000000C  38 00 00 00 */	li r0, 0
/* 8072A5B0 00000010  B0 1D 05 B4 */	sth r0, 0x5b4(r29)
/* 8072A5B4 00000014  48 00 00 B0 */	b lbl_8072A664
lbl_8072A5B8:
/* 8072A5B8 00000000  38 7D 04 DC */	addi r3, r29, 0x4dc
/* 8072A5BC 00000004  38 80 00 00 */	li r4, 0
/* 8072A5C0 00000008  38 A0 00 01 */	li r5, 1
/* 8072A5C4 0000000C  38 C0 10 00 */	li r6, 0x1000
/* 8072A5C8 00000010  4B B4 60 40 */	b cLib_addCalcAngleS2__FPssss
/* 8072A5CC 00000014  80 1D 07 1C */	lwz r0, 0x71c(r29)
/* 8072A5D0 00000018  54 00 06 B5 */	rlwinm. r0, r0, 0, 0x1a, 0x1a
/* 8072A5D4 0000001C  40 82 00 10 */	bne lbl_8072A5E4
/* 8072A5D8 00000020  88 1D 08 C8 */	lbz r0, 0x8c8(r29)
/* 8072A5DC 00000024  7C 00 07 75 */	extsb. r0, r0
/* 8072A5E0 00000028  41 82 00 84 */	beq lbl_8072A664
lbl_8072A5E4:
/* 8072A5E4 00000000  38 00 00 00 */	li r0, 0
/* 8072A5E8 00000004  B0 1D 06 9A */	sth r0, 0x69a(r29)
/* 8072A5EC 00000008  C0 3F 00 3C */	lfs f1, 0x3c(r31)	/* effective address: 8072C1BC */
/* 8072A5F0 0000000C  4B B3 D3 64 */	b cM_rndF__Ff
/* 8072A5F4 00000010  C0 1F 00 3C */	lfs f0, 0x3c(r31)	/* effective address: 8072C1BC */
/* 8072A5F8 00000014  EC 00 08 2A */	fadds f0, f0, f1
/* 8072A5FC 00000018  FC 00 00 1E */	fctiwz f0, f0
/* 8072A600 0000001C  D8 01 00 50 */	stfd f0, 0x50(r1)
/* 8072A604 00000020  80 01 00 54 */	lwz r0, 0x54(r1)
/* 8072A608 00000024  B0 1D 06 A2 */	sth r0, 0x6a2(r29)
/* 8072A60C 00000028  38 00 00 02 */	li r0, 2
/* 8072A610 0000002C  B0 1D 05 B4 */	sth r0, 0x5b4(r29)
/* 8072A614 00000030  7F A3 EB 78 */	mr r3, r29
/* 8072A618 00000034  38 80 00 08 */	li r4, 8
/* 8072A61C 00000038  C0 3F 00 48 */	lfs f1, 0x48(r31)	/* effective address: 8072C1C8 */
/* 8072A620 0000003C  38 A0 00 02 */	li r5, 2
/* 8072A624 00000040  C0 5F 00 08 */	lfs f2, 8(r31)	/* effective address: 8072C188 */
/* 8072A628 00000044  4B FF F4 15 */	bl anm_init__FP10e_nz_classifUcf
/* 8072A62C 00000048  38 C0 00 00 */	li r6, 0
/* 8072A630 0000004C  B0 DD 04 DC */	sth r6, 0x4dc(r29)
/* 8072A634 00000050  3C 60 80 73 */	lis r3, data_8072C454@ha
/* 8072A638 00000054  38 A3 C4 54 */	addi r5, r3, data_8072C454@l
/* 8072A63C 00000058  88 85 00 00 */	lbz r4, 0(r5)	/* effective address: 8072C454 */
/* 8072A640 0000005C  3C 60 80 73 */	lis r3, stick_bit@ha
/* 8072A644 00000060  38 63 C2 84 */	addi r3, r3, stick_bit@l
/* 8072A648 00000064  88 1D 06 AC */	lbz r0, 0x6ac(r29)
/* 8072A64C 00000068  7C 00 07 74 */	extsb r0, r0
/* 8072A650 0000006C  7C 63 02 14 */	add r3, r3, r0
/* 8072A654 00000070  88 03 FF FF */	lbz r0, -1(r3)
/* 8072A658 00000074  7C 80 00 78 */	andc r0, r4, r0
/* 8072A65C 00000078  98 05 00 00 */	stb r0, 0(r5)	/* effective address: 8072C454 */
/* 8072A660 0000007C  98 DD 06 AC */	stb r6, 0x6ac(r29)
lbl_8072A664:
/* 8072A664 00000000  7F C3 F3 78 */	mr r3, r30
/* 8072A668 00000004  39 61 00 70 */	addi r11, r1, 0x70
/* 8072A66C 00000008  4B C3 7B BC */	b _restgpr_29
/* 8072A670 0000000C  80 01 00 74 */	lwz r0, 0x74(r1)
/* 8072A674 00000010  7C 08 03 A6 */	mtlr r0
/* 8072A678 00000014  38 21 00 70 */	addi r1, r1, 0x70
/* 8072A67C 00000018  4E 80 00 20 */	blr 
