<module name="IPU2_UNICACHE_MMU_AMMU" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CACHE_MMU_LARGE_ADDR_i_0" acronym="CACHE_MMU_LARGE_ADDR_i_0" offset="0x0" width="32" description="Large page address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_LARGE_ADDR_i_1" acronym="CACHE_MMU_LARGE_ADDR_i_1" offset="0x4" width="32" description="Large page address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_LARGE_ADDR_i_2" acronym="CACHE_MMU_LARGE_ADDR_i_2" offset="0x8" width="32" description="Large page address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_LARGE_ADDR_i_3" acronym="CACHE_MMU_LARGE_ADDR_i_3" offset="0xC" width="32" description="Large page address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_LARGE_XLTE_i_0" acronym="CACHE_MMU_LARGE_XLTE_i_0" offset="0x20" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_LARGE_XLTE_i_1" acronym="CACHE_MMU_LARGE_XLTE_i_1" offset="0x24" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_LARGE_XLTE_i_2" acronym="CACHE_MMU_LARGE_XLTE_i_2" offset="0x28" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_LARGE_XLTE_i_3" acronym="CACHE_MMU_LARGE_XLTE_i_3" offset="0x2C" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_LARGE_POLICY_i_0" acronym="CACHE_MMU_LARGE_POLICY_i_0" offset="0x40" width="32" description="Large page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Not_posted" token="L1_POSTED_0" description="Not posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="32_MiB" token="SIZE_0" description="32 MiB"/>
      <bitenum value="1" id="512_MiB" token="SIZE_1" description="512 MiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_LARGE_POLICY_i_1" acronym="CACHE_MMU_LARGE_POLICY_i_1" offset="0x44" width="32" description="Large page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Not_posted" token="L1_POSTED_0" description="Not posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="32_MiB" token="SIZE_0" description="32 MiB"/>
      <bitenum value="1" id="512_MiB" token="SIZE_1" description="512 MiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_LARGE_POLICY_i_2" acronym="CACHE_MMU_LARGE_POLICY_i_2" offset="0x48" width="32" description="Large page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Not_posted" token="L1_POSTED_0" description="Not posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="32_MiB" token="SIZE_0" description="32 MiB"/>
      <bitenum value="1" id="512_MiB" token="SIZE_1" description="512 MiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_LARGE_POLICY_i_3" acronym="CACHE_MMU_LARGE_POLICY_i_3" offset="0x4C" width="32" description="Large page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Not_posted" token="L1_POSTED_0" description="Not posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="32_MiB" token="SIZE_0" description="32 MiB"/>
      <bitenum value="1" id="512_MiB" token="SIZE_1" description="512 MiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_MED_ADDR_j_0" acronym="CACHE_MMU_MED_ADDR_j_0" offset="0x60" width="32" description="Medium page address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_MED_ADDR_j_1" acronym="CACHE_MMU_MED_ADDR_j_1" offset="0x64" width="32" description="Medium page address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_MED_XLTE_j_0" acronym="CACHE_MMU_MED_XLTE_j_0" offset="0xA0" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_MED_XLTE_j_1" acronym="CACHE_MMU_MED_XLTE_j_1" offset="0xA4" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_MED_POLICY_j_0" acronym="CACHE_MMU_MED_POLICY_j_0" offset="0xE0" width="32" description="Medium page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="128_KiB" token="SIZE_0" description="128 KiB"/>
      <bitenum value="1" id="256_KiB" token="SIZE_1" description="256 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_MED_POLICY_j_1" acronym="CACHE_MMU_MED_POLICY_j_1" offset="0xE4" width="32" description="Medium page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="128_KiB" token="SIZE_0" description="128 KiB"/>
      <bitenum value="1" id="256_KiB" token="SIZE_1" description="256 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_0" acronym="CACHE_MMU_SMALL_ADDR_k_0" offset="0x120" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_1" acronym="CACHE_MMU_SMALL_ADDR_k_1" offset="0x124" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_2" acronym="CACHE_MMU_SMALL_ADDR_k_2" offset="0x128" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_3" acronym="CACHE_MMU_SMALL_ADDR_k_3" offset="0x12C" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_4" acronym="CACHE_MMU_SMALL_ADDR_k_4" offset="0x130" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_5" acronym="CACHE_MMU_SMALL_ADDR_k_5" offset="0x134" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_6" acronym="CACHE_MMU_SMALL_ADDR_k_6" offset="0x138" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_7" acronym="CACHE_MMU_SMALL_ADDR_k_7" offset="0x13C" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_8" acronym="CACHE_MMU_SMALL_ADDR_k_8" offset="0x140" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_ADDR_k_9" acronym="CACHE_MMU_SMALL_ADDR_k_9" offset="0x144" width="32" description="Small page address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_0" acronym="CACHE_MMU_SMALL_XLTE_k_0" offset="0x1A0" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_1" acronym="CACHE_MMU_SMALL_XLTE_k_1" offset="0x1A4" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_2" acronym="CACHE_MMU_SMALL_XLTE_k_2" offset="0x1A8" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_3" acronym="CACHE_MMU_SMALL_XLTE_k_3" offset="0x1AC" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_4" acronym="CACHE_MMU_SMALL_XLTE_k_4" offset="0x1B0" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_5" acronym="CACHE_MMU_SMALL_XLTE_k_5" offset="0x1B4" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_6" acronym="CACHE_MMU_SMALL_XLTE_k_6" offset="0x1B8" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_7" acronym="CACHE_MMU_SMALL_XLTE_k_7" offset="0x1BC" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_8" acronym="CACHE_MMU_SMALL_XLTE_k_8" offset="0x1C0" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_XLTE_k_9" acronym="CACHE_MMU_SMALL_XLTE_k_9" offset="0x1C4" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_0" acronym="CACHE_MMU_SMALL_POLICY_k_0" offset="0x220" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_1" acronym="CACHE_MMU_SMALL_POLICY_k_1" offset="0x224" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_2" acronym="CACHE_MMU_SMALL_POLICY_k_2" offset="0x228" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_3" acronym="CACHE_MMU_SMALL_POLICY_k_3" offset="0x22C" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_4" acronym="CACHE_MMU_SMALL_POLICY_k_4" offset="0x230" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_5" acronym="CACHE_MMU_SMALL_POLICY_k_5" offset="0x234" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_6" acronym="CACHE_MMU_SMALL_POLICY_k_6" offset="0x238" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_7" acronym="CACHE_MMU_SMALL_POLICY_k_7" offset="0x23C" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_8" acronym="CACHE_MMU_SMALL_POLICY_k_8" offset="0x240" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_POLICY_k_9" acronym="CACHE_MMU_SMALL_POLICY_k_9" offset="0x244" width="32" description="Small page policy">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" id="Write_through" token="L1_WR_POLICY_0" description="Write through"/>
      <bitenum value="1" id="Write_back" token="L1_WR_POLICY_1" description="Write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" id="No_writes_are_allocated" token="L1_ALLOCATE_0" description="No writes are allocated"/>
      <bitenum value="1" id="Follow_sideband" token="L1_ALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-posted" token="L1_POSTED_0" description="Non-posted"/>
      <bitenum value="1" id="Posted" token="L1_POSTED_1" description="Posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" id="Non-cacheable" token="L1_CACHEABLE_0" description="Non-cacheable"/>
      <bitenum value="1" id="Cacheable" token="L1_CACHEABLE_1" description="Cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="Coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="Cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_send_exclusion_sideband" token="EXCLUSION_0" description="Do not send exclusion sideband"/>
      <bitenum value="1" id="Send_exclusion_sideband" token="EXCLUSION_1" description="Send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="Preload region" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_preload" token="PRELOAD_0" description="Do not preload"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="Read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="Execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="Volatile qualifier" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_follow_volatile_qualifier" token="VOLATILE_0" description="Do not follow volatile qualifier"/>
      <bitenum value="1" id="Follow_volatile_qualifier" token="VOLATILE_1" description="Follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="Size of page" range="" rwaccess="RW">
      <bitenum value="0" id="4_KiB" token="SIZE_0" description="4 KiB"/>
      <bitenum value="1" id="16_KiB" token="SIZE_1" description="16 KiB"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable page" range="" rwaccess="RW">
      <bitenum value="0" id="Page_not_enabled" token="ENABLE_0" description="Page not enabled"/>
      <bitenum value="1" id="Page_enabled" token="ENABLE_1" description="Page enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_0" acronym="CACHE_MMU_SMALL_MAINT_k_0" offset="0x2A0" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_1" acronym="CACHE_MMU_SMALL_MAINT_k_1" offset="0x2A4" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_2" acronym="CACHE_MMU_SMALL_MAINT_k_2" offset="0x2A8" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_3" acronym="CACHE_MMU_SMALL_MAINT_k_3" offset="0x2AC" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_4" acronym="CACHE_MMU_SMALL_MAINT_k_4" offset="0x2B0" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_5" acronym="CACHE_MMU_SMALL_MAINT_k_5" offset="0x2B4" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_6" acronym="CACHE_MMU_SMALL_MAINT_k_6" offset="0x2B8" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_7" acronym="CACHE_MMU_SMALL_MAINT_k_7" offset="0x2BC" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_8" acronym="CACHE_MMU_SMALL_MAINT_k_8" offset="0x2C0" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_SMALL_MAINT_k_9" acronym="CACHE_MMU_SMALL_MAINT_k_9" offset="0x2C4" width="32" description="Small page maintenance configuration">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="Invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="Evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload page" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_MAINT" acronym="CACHE_MMU_MAINT" offset="0x4A8" width="32" description="Maintenance configuration register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="G_FLUSH" width="1" begin="10" end="10" resetval="0" description="Global flush bit" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing,_global_flush_done" token="G_FLUSH_0" description="Do nothing, global flush done"/>
      <bitenum value="1" id="Invalidate_L1" token="G_FLUSH_1" description="Invalidate L1"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_CACHE1" width="1" begin="7" end="7" resetval="0" description="Do maintenance operation in L1 cache" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_perform_maintenance_operation" token="L1_CACHE1_0" description="Do not perform maintenance operation"/>
      <bitenum value="1" id="1" token="L1_CACHE1_1" description="Perform maintenance operation selected by the maintenance bits"/>
    </bitfield>
    <bitfield id="CPU_INTERRUPT" width="1" begin="6" end="6" resetval="0" description="Generate interrupt to cpu when maintenance operation initiated by CPU is complete" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_generate_interrupt" token="CPU_INTERRUPT_0" description="Do not generate interrupt"/>
      <bitenum value="1" id="Generate_interrupt" token="CPU_INTERRUPT_1" description="Generate interrupt"/>
    </bitfield>
    <bitfield id="HOST_INTERRUPT" width="1" begin="5" end="5" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_generate_interrupt" token="HOST_INTERRUPT_0" description="Do not generate interrupt"/>
      <bitenum value="1" id="Generate_interrupt" token="HOST_INTERRUPT_1" description="Generate interrupt"/>
    </bitfield>
    <bitfield id="INVALIDATE" width="1" begin="4" end="4" resetval="0" description="Invalidate lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="INVALIDATE_0" description="Do nothing"/>
      <bitenum value="1" id="Invalidate" token="INVALIDATE_1" description="Invalidate"/>
    </bitfield>
    <bitfield id="CLEAN" width="1" begin="3" end="3" resetval="0" description="Evict dirty lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="CLEAN_0" description="Do nothing"/>
      <bitenum value="1" id="Clean" token="CLEAN_1" description="Clean"/>
    </bitfield>
    <bitfield id="UNLOCK" width="1" begin="2" end="2" resetval="0" description="Unlock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="UNLOCK_0" description="Do nothing"/>
      <bitenum value="1" id="Unlock" token="UNLOCK_1" description="Unlock"/>
    </bitfield>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="LOCK_0" description="Do nothing"/>
      <bitenum value="1" id="Lock" token="LOCK_1" description="Lock"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="PRELOAD_0" description="Do nothing"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_MTSTART" acronym="CACHE_MMU_MTSTART" offset="0x4AC" width="32" description="Maintenance start configuration register">
    <bitfield id="BEGIN_ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="Start address of maintenance operations, resets to 0x0000 0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_MTEND" acronym="CACHE_MMU_MTEND" offset="0x4B0" width="32" description="Maintenance end configuration register">
    <bitfield id="END_ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="End address of maintenance operations, resets to 0x0000 0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MMU_MAINTST" acronym="CACHE_MMU_MAINTST" offset="0x4B4" width="32" description="Maintenance status register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATUS" width="1" begin="0" end="0" resetval="0" description="Status bit" range="" rwaccess="R">
      <bitenum value="0" id="Do_nothing,_maintenance_completed" token="STATUS_0_r" description="Do nothing, maintenance completed"/>
      <bitenum value="1" id="Maintenance_ongoing" token="STATUS_1_r" description="Maintenance ongoing"/>
    </bitfield>
  </register>
  <register id="CACHE_MMU_MMUCONFIG" acronym="CACHE_MMU_MMUCONFIG" offset="0x4B8" width="32" description="MMU configuration register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PRIVILEGE" width="1" begin="1" end="1" resetval="0" description="Privilege bit. Once this bit is set, only global flush, debugger, or hardware reset can clear." range="" rwaccess="RW">
      <bitenum value="0" id="CPU_can_access_everything." token="PRIVILEGE_0" description="CPU can access everything."/>
      <bitenum value="1" id="CPU_DMA_MMU_1" token="PRIVILEGE_1" description="CPU can only access maintenance, and DMA cannot access MMU at all."/>
    </bitfield>
    <bitfield id="MMU_LOCK" width="1" begin="0" end="0" resetval="0" description="MMU lock. Once this bit is set only a global flush, debugger, or hardware reset can clear." range="" rwaccess="RW">
      <bitenum value="0" id="CPU_can_access_everything." token="MMU_LOCK_0" description="CPU can access everything."/>
      <bitenum value="1" id="CPU_DMA_MMU._1" token="MMU_LOCK_1" description="CPU can only access maintenance, and DMA cannot access the MMU."/>
    </bitfield>
  </register>
</module>
