/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [5:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  reg [7:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [28:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [35:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_0z ? celloutsig_0_2z : in_data[59]);
  assign celloutsig_1_14z = !(celloutsig_1_2z[4] ? celloutsig_1_11z[15] : in_data[129]);
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_9z } + in_data[125:110];
  assign celloutsig_0_5z = { celloutsig_0_1z[5:1], celloutsig_0_0z } & { celloutsig_0_1z[14:10], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } & celloutsig_0_1z[8:0];
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z } & in_data[26:15];
  assign celloutsig_0_23z = { celloutsig_0_16z[3:2], celloutsig_0_3z } & celloutsig_0_5z[5:3];
  assign celloutsig_1_8z = celloutsig_1_4z / { 1'h1, celloutsig_1_6z[33:32] };
  assign celloutsig_1_18z = celloutsig_1_7z[4:0] / { 1'h1, celloutsig_1_7z[3:1], in_data[96] };
  assign celloutsig_1_1z = in_data[125:123] / { 1'h1, in_data[115:114] };
  assign celloutsig_0_0z = in_data[34:22] == in_data[20:8];
  assign celloutsig_0_3z = celloutsig_0_1z[9:7] === { in_data[95], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[4:0], celloutsig_1_2z } === { in_data[136:134], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_15z = in_data[76:70] === { celloutsig_0_13z[5:2], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[36:34] === { celloutsig_0_1z[10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_1z[13:0] >= { in_data[93:87], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_10z = celloutsig_0_5z[5:3] <= { celloutsig_0_8z[2:1], celloutsig_0_4z };
  assign celloutsig_1_0z = ! in_data[131:121];
  assign celloutsig_1_2z = { in_data[104:100], celloutsig_1_0z } % { 1'h1, in_data[155:151] };
  assign celloutsig_1_9z = { celloutsig_1_6z[12:3], celloutsig_1_1z } % { 1'h1, celloutsig_1_8z[1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_1z[9:5] % { 1'h1, celloutsig_0_1z[7:5], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_5z[3:1], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z } % { 1'h1, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_6z[3:2], celloutsig_0_9z } % { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_18z[6:1], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z } % { 1'h1, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_29z = { celloutsig_0_16z[7], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_10z } % { 1'h1, celloutsig_0_25z[14:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_19z = celloutsig_1_16z[2:0] % { 1'h1, celloutsig_1_8z[0], celloutsig_1_14z };
  assign celloutsig_0_7z = celloutsig_0_1z[7:5] % { 1'h1, celloutsig_0_5z[3], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_7z[1], celloutsig_0_7z } % { 1'h1, celloutsig_0_13z[4:2] };
  assign celloutsig_0_9z = - celloutsig_0_5z[4:0];
  assign celloutsig_0_17z = - celloutsig_0_9z[3:1];
  assign celloutsig_1_6z = { in_data[134:111], celloutsig_1_2z, celloutsig_1_2z } | { in_data[188:161], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_4z[2] & in_data[107];
  assign celloutsig_0_12z = | { celloutsig_0_11z, celloutsig_0_8z[3:0], celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[3:1] >> celloutsig_1_2z[4:2];
  assign celloutsig_1_16z = { in_data[148], celloutsig_1_4z } >> celloutsig_1_2z[4:1];
  assign celloutsig_1_7z = { celloutsig_1_6z[18:17], celloutsig_1_0z, celloutsig_1_1z } <<< { celloutsig_1_2z[2:0], celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_8z[7:0], celloutsig_0_4z } <<< { celloutsig_0_5z[4:2], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z } <<< { celloutsig_0_20z[3:1], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_30z = { celloutsig_0_20z, celloutsig_0_16z } >>> { celloutsig_0_18z[11:1], celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[19:5], celloutsig_0_0z } ~^ in_data[48:33];
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_13z = { celloutsig_0_9z[3:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_21z = 8'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_21z = { celloutsig_0_14z[6:5], celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_4z };
  assign { out_data[132:128], out_data[98:96], out_data[60:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
