
BSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b36c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  0800b53c  0800b53c  0001b53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b638  0800b638  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b638  0800b638  0001b638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b640  0800b640  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b640  0800b640  0001b640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b644  0800b644  0001b644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  20000074  0800b6bc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000590  0800b6bc  00020590  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018d5e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003573  00000000  00000000  00038e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  0003c378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011e0  00000000  00000000  0003d698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f26  00000000  00000000  0003e878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000180a5  00000000  00000000  0006779e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb133  00000000  00000000  0007f843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017a976  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000594c  00000000  00000000  0017a9c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b524 	.word	0x0800b524

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	0800b524 	.word	0x0800b524

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_uldivmod>:
 8000bec:	b953      	cbnz	r3, 8000c04 <__aeabi_uldivmod+0x18>
 8000bee:	b94a      	cbnz	r2, 8000c04 <__aeabi_uldivmod+0x18>
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	bf08      	it	eq
 8000bf4:	2800      	cmpeq	r0, #0
 8000bf6:	bf1c      	itt	ne
 8000bf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000c00:	f000 b974 	b.w	8000eec <__aeabi_idiv0>
 8000c04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c0c:	f000 f806 	bl	8000c1c <__udivmoddi4>
 8000c10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c18:	b004      	add	sp, #16
 8000c1a:	4770      	bx	lr

08000c1c <__udivmoddi4>:
 8000c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c20:	9d08      	ldr	r5, [sp, #32]
 8000c22:	4604      	mov	r4, r0
 8000c24:	468e      	mov	lr, r1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d14d      	bne.n	8000cc6 <__udivmoddi4+0xaa>
 8000c2a:	428a      	cmp	r2, r1
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	d969      	bls.n	8000d04 <__udivmoddi4+0xe8>
 8000c30:	fab2 f282 	clz	r2, r2
 8000c34:	b152      	cbz	r2, 8000c4c <__udivmoddi4+0x30>
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	f1c2 0120 	rsb	r1, r2, #32
 8000c3e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c42:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c46:	ea41 0e03 	orr.w	lr, r1, r3
 8000c4a:	4094      	lsls	r4, r2
 8000c4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c50:	0c21      	lsrs	r1, r4, #16
 8000c52:	fbbe f6f8 	udiv	r6, lr, r8
 8000c56:	fa1f f78c 	uxth.w	r7, ip
 8000c5a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c62:	fb06 f107 	mul.w	r1, r6, r7
 8000c66:	4299      	cmp	r1, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x64>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c72:	f080 811f 	bcs.w	8000eb4 <__udivmoddi4+0x298>
 8000c76:	4299      	cmp	r1, r3
 8000c78:	f240 811c 	bls.w	8000eb4 <__udivmoddi4+0x298>
 8000c7c:	3e02      	subs	r6, #2
 8000c7e:	4463      	add	r3, ip
 8000c80:	1a5b      	subs	r3, r3, r1
 8000c82:	b2a4      	uxth	r4, r4
 8000c84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c88:	fb08 3310 	mls	r3, r8, r0, r3
 8000c8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c90:	fb00 f707 	mul.w	r7, r0, r7
 8000c94:	42a7      	cmp	r7, r4
 8000c96:	d90a      	bls.n	8000cae <__udivmoddi4+0x92>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca0:	f080 810a 	bcs.w	8000eb8 <__udivmoddi4+0x29c>
 8000ca4:	42a7      	cmp	r7, r4
 8000ca6:	f240 8107 	bls.w	8000eb8 <__udivmoddi4+0x29c>
 8000caa:	4464      	add	r4, ip
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb2:	1be4      	subs	r4, r4, r7
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	b11d      	cbz	r5, 8000cc0 <__udivmoddi4+0xa4>
 8000cb8:	40d4      	lsrs	r4, r2
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0xc2>
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	f000 80ef 	beq.w	8000eae <__udivmoddi4+0x292>
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd6:	4630      	mov	r0, r6
 8000cd8:	4631      	mov	r1, r6
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	fab3 f683 	clz	r6, r3
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d14a      	bne.n	8000d7c <__udivmoddi4+0x160>
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xd4>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 80f9 	bhi.w	8000ee2 <__udivmoddi4+0x2c6>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	469e      	mov	lr, r3
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e0      	beq.n	8000cc0 <__udivmoddi4+0xa4>
 8000cfe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d02:	e7dd      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000d04:	b902      	cbnz	r2, 8000d08 <__udivmoddi4+0xec>
 8000d06:	deff      	udf	#255	; 0xff
 8000d08:	fab2 f282 	clz	r2, r2
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	f040 8092 	bne.w	8000e36 <__udivmoddi4+0x21a>
 8000d12:	eba1 010c 	sub.w	r1, r1, ip
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f fe8c 	uxth.w	lr, ip
 8000d1e:	2601      	movs	r6, #1
 8000d20:	0c20      	lsrs	r0, r4, #16
 8000d22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d26:	fb07 1113 	mls	r1, r7, r3, r1
 8000d2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2e:	fb0e f003 	mul.w	r0, lr, r3
 8000d32:	4288      	cmp	r0, r1
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x12c>
 8000d36:	eb1c 0101 	adds.w	r1, ip, r1
 8000d3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x12a>
 8000d40:	4288      	cmp	r0, r1
 8000d42:	f200 80cb 	bhi.w	8000edc <__udivmoddi4+0x2c0>
 8000d46:	4643      	mov	r3, r8
 8000d48:	1a09      	subs	r1, r1, r0
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d50:	fb07 1110 	mls	r1, r7, r0, r1
 8000d54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d58:	fb0e fe00 	mul.w	lr, lr, r0
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x156>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d68:	d202      	bcs.n	8000d70 <__udivmoddi4+0x154>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	f200 80bb 	bhi.w	8000ee6 <__udivmoddi4+0x2ca>
 8000d70:	4608      	mov	r0, r1
 8000d72:	eba4 040e 	sub.w	r4, r4, lr
 8000d76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d7a:	e79c      	b.n	8000cb6 <__udivmoddi4+0x9a>
 8000d7c:	f1c6 0720 	rsb	r7, r6, #32
 8000d80:	40b3      	lsls	r3, r6
 8000d82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d92:	431c      	orrs	r4, r3
 8000d94:	40f9      	lsrs	r1, r7
 8000d96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000da2:	0c20      	lsrs	r0, r4, #16
 8000da4:	fa1f fe8c 	uxth.w	lr, ip
 8000da8:	fb09 1118 	mls	r1, r9, r8, r1
 8000dac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db0:	fb08 f00e 	mul.w	r0, r8, lr
 8000db4:	4288      	cmp	r0, r1
 8000db6:	fa02 f206 	lsl.w	r2, r2, r6
 8000dba:	d90b      	bls.n	8000dd4 <__udivmoddi4+0x1b8>
 8000dbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc4:	f080 8088 	bcs.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dc8:	4288      	cmp	r0, r1
 8000dca:	f240 8085 	bls.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dce:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd2:	4461      	add	r1, ip
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ddc:	fb09 1110 	mls	r1, r9, r0, r1
 8000de0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	458e      	cmp	lr, r1
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x1e2>
 8000dec:	eb1c 0101 	adds.w	r1, ip, r1
 8000df0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df4:	d26c      	bcs.n	8000ed0 <__udivmoddi4+0x2b4>
 8000df6:	458e      	cmp	lr, r1
 8000df8:	d96a      	bls.n	8000ed0 <__udivmoddi4+0x2b4>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	4461      	add	r1, ip
 8000dfe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e02:	fba0 9402 	umull	r9, r4, r0, r2
 8000e06:	eba1 010e 	sub.w	r1, r1, lr
 8000e0a:	42a1      	cmp	r1, r4
 8000e0c:	46c8      	mov	r8, r9
 8000e0e:	46a6      	mov	lr, r4
 8000e10:	d356      	bcc.n	8000ec0 <__udivmoddi4+0x2a4>
 8000e12:	d053      	beq.n	8000ebc <__udivmoddi4+0x2a0>
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x212>
 8000e16:	ebb3 0208 	subs.w	r2, r3, r8
 8000e1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e22:	fa22 f306 	lsr.w	r3, r2, r6
 8000e26:	40f1      	lsrs	r1, r6
 8000e28:	431f      	orrs	r7, r3
 8000e2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2e:	2600      	movs	r6, #0
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	f1c2 0320 	rsb	r3, r2, #32
 8000e3a:	40d8      	lsrs	r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	fa21 f303 	lsr.w	r3, r1, r3
 8000e44:	4091      	lsls	r1, r2
 8000e46:	4301      	orrs	r1, r0
 8000e48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4c:	fa1f fe8c 	uxth.w	lr, ip
 8000e50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e54:	fb07 3610 	mls	r6, r7, r0, r3
 8000e58:	0c0b      	lsrs	r3, r1, #16
 8000e5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e62:	429e      	cmp	r6, r3
 8000e64:	fa04 f402 	lsl.w	r4, r4, r2
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x260>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e72:	d22f      	bcs.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e74:	429e      	cmp	r6, r3
 8000e76:	d92d      	bls.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1b9b      	subs	r3, r3, r6
 8000e7e:	b289      	uxth	r1, r1
 8000e80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e84:	fb07 3316 	mls	r3, r7, r6, r3
 8000e88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x28a>
 8000e94:	eb1c 0101 	adds.w	r1, ip, r1
 8000e98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e9c:	d216      	bcs.n	8000ecc <__udivmoddi4+0x2b0>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d914      	bls.n	8000ecc <__udivmoddi4+0x2b0>
 8000ea2:	3e02      	subs	r6, #2
 8000ea4:	4461      	add	r1, ip
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eac:	e738      	b.n	8000d20 <__udivmoddi4+0x104>
 8000eae:	462e      	mov	r6, r5
 8000eb0:	4628      	mov	r0, r5
 8000eb2:	e705      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	e6e3      	b.n	8000c80 <__udivmoddi4+0x64>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6f8      	b.n	8000cae <__udivmoddi4+0x92>
 8000ebc:	454b      	cmp	r3, r9
 8000ebe:	d2a9      	bcs.n	8000e14 <__udivmoddi4+0x1f8>
 8000ec0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec8:	3801      	subs	r0, #1
 8000eca:	e7a3      	b.n	8000e14 <__udivmoddi4+0x1f8>
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e7ea      	b.n	8000ea6 <__udivmoddi4+0x28a>
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	e794      	b.n	8000dfe <__udivmoddi4+0x1e2>
 8000ed4:	4640      	mov	r0, r8
 8000ed6:	e7d1      	b.n	8000e7c <__udivmoddi4+0x260>
 8000ed8:	46d0      	mov	r8, sl
 8000eda:	e77b      	b.n	8000dd4 <__udivmoddi4+0x1b8>
 8000edc:	3b02      	subs	r3, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	e732      	b.n	8000d48 <__udivmoddi4+0x12c>
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	e709      	b.n	8000cfa <__udivmoddi4+0xde>
 8000ee6:	4464      	add	r4, ip
 8000ee8:	3802      	subs	r0, #2
 8000eea:	e742      	b.n	8000d72 <__udivmoddi4+0x156>

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <ReceiverIR_init>:
 * Constructor.
 *
 * @param rxpin Pin for receive IR signal.
 */
	void ReceiverIR_init()
	{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
		init_state();
 8000ef4:	f000 f802 	bl	8000efc <init_state>
//		    evt.fall(this, &isr_fall);
//		    evt.rise(this, &isr_rise);
//		    evt.mode(PullUp);
//		    ticker.attach_us(this, &isr_wdt, 10 * 1000);
	}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <init_state>:

    UNLOCK();
    return nbits;
}

void init_state(void) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
    work.c1 = -1;
 8000f02:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <init_state+0x74>)
 8000f04:	f04f 32ff 	mov.w	r2, #4294967295
 8000f08:	605a      	str	r2, [r3, #4]
    work.c2 = -1;
 8000f0a:	4b19      	ldr	r3, [pc, #100]	; (8000f70 <init_state+0x74>)
 8000f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f10:	609a      	str	r2, [r3, #8]
    work.c3 = -1;
 8000f12:	4b17      	ldr	r3, [pc, #92]	; (8000f70 <init_state+0x74>)
 8000f14:	f04f 32ff 	mov.w	r2, #4294967295
 8000f18:	60da      	str	r2, [r3, #12]
    work.d1 = -1;
 8000f1a:	4b15      	ldr	r3, [pc, #84]	; (8000f70 <init_state+0x74>)
 8000f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f20:	611a      	str	r2, [r3, #16]
    work.d2 = -1;
 8000f22:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <init_state+0x74>)
 8000f24:	f04f 32ff 	mov.w	r2, #4294967295
 8000f28:	615a      	str	r2, [r3, #20]
    work.state = Idle;
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <init_state+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
    data.format = UNKNOWN;
 8000f30:	4b10      	ldr	r3, [pc, #64]	; (8000f74 <init_state+0x78>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
    data.bitcount = 0;
 8000f36:	4b0f      	ldr	r3, [pc, #60]	; (8000f74 <init_state+0x78>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	605a      	str	r2, [r3, #4]
    HAL_TIM_Base_Stop_IT(&htim14);//printf("HAL_TIM_Base_Stop_IT\n");  //timer.stop();
 8000f3c:	480e      	ldr	r0, [pc, #56]	; (8000f78 <init_state+0x7c>)
 8000f3e:	f007 f8ff 	bl	8008140 <HAL_TIM_Base_Stop_IT>
    //HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); //input interrupt stop
    IR_NEC_Tick = 0;  //timer.reset();
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <init_state+0x80>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8000f48:	2300      	movs	r3, #0
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	e008      	b.n	8000f60 <init_state+0x64>
        data.buffer[i] = 0;
 8000f4e:	4a09      	ldr	r2, [pc, #36]	; (8000f74 <init_state+0x78>)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4413      	add	r3, r2
 8000f54:	3308      	adds	r3, #8
 8000f56:	2200      	movs	r2, #0
 8000f58:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b3f      	cmp	r3, #63	; 0x3f
 8000f64:	d9f3      	bls.n	8000f4e <init_state+0x52>
    }
}
 8000f66:	bf00      	nop
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200000d8 	.word	0x200000d8
 8000f74:	20000090 	.word	0x20000090
 8000f78:	200003f0 	.word	0x200003f0
 8000f7c:	20000110 	.word	0x20000110

08000f80 <isr_fall>:
        cnt = 0;
    }
    UNLOCK();
}

void isr_fall(void) {
 8000f80:	b5b0      	push	{r4, r5, r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
    LOCK();
    //printf("111: %d\n", work.state);
    switch (work.state) {
 8000f86:	4b96      	ldr	r3, [pc, #600]	; (80011e0 <isr_fall+0x260>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	f000 83cd 	beq.w	800172a <isr_fall+0x7aa>
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	f300 83cc 	bgt.w	800172e <isr_fall+0x7ae>
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d003      	beq.n	8000fa2 <isr_fall+0x22>
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	f000 8224 	beq.w	80013e8 <isr_fall+0x468>
            }
            break;
        case Received:
            break;
        default:
            break;
 8000fa0:	e3c5      	b.n	800172e <isr_fall+0x7ae>
            if (work.c1 < 0) {
 8000fa2:	4b8f      	ldr	r3, [pc, #572]	; (80011e0 <isr_fall+0x260>)
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	da07      	bge.n	8000fba <isr_fall+0x3a>
            	HAL_TIM_Base_Start_IT (&htim14);//printf("HAL_TIM_Base_Start_IT\n");  //timer.start();
 8000faa:	488e      	ldr	r0, [pc, #568]	; (80011e4 <isr_fall+0x264>)
 8000fac:	f007 f850 	bl	8008050 <HAL_TIM_Base_Start_IT>
                work.c1 = IR_NEC_Tick;  //timer.read_us();
 8000fb0:	4b8d      	ldr	r3, [pc, #564]	; (80011e8 <isr_fall+0x268>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a8a      	ldr	r2, [pc, #552]	; (80011e0 <isr_fall+0x260>)
 8000fb6:	6053      	str	r3, [r2, #4]
            break;
 8000fb8:	e3bc      	b.n	8001734 <isr_fall+0x7b4>
			work.c3 = IR_NEC_Tick;  //timer.read_us();
 8000fba:	4b8b      	ldr	r3, [pc, #556]	; (80011e8 <isr_fall+0x268>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a88      	ldr	r2, [pc, #544]	; (80011e0 <isr_fall+0x260>)
 8000fc0:	60d3      	str	r3, [r2, #12]
                int a = work.c2 - work.c1;
 8000fc2:	4b87      	ldr	r3, [pc, #540]	; (80011e0 <isr_fall+0x260>)
 8000fc4:	689a      	ldr	r2, [r3, #8]
 8000fc6:	4b86      	ldr	r3, [pc, #536]	; (80011e0 <isr_fall+0x260>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	607b      	str	r3, [r7, #4]
                int b = work.c3 - work.c2;
 8000fce:	4b84      	ldr	r3, [pc, #528]	; (80011e0 <isr_fall+0x260>)
 8000fd0:	68da      	ldr	r2, [r3, #12]
 8000fd2:	4b83      	ldr	r3, [pc, #524]	; (80011e0 <isr_fall+0x260>)
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 8)) {
 8000fda:	f240 2332 	movw	r3, #562	; 0x232
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fab7 	bl	8000554 <__aeabi_i2d>
 8000fe6:	a37a      	add	r3, pc, #488	; (adr r3, 80011d0 <isr_fall+0x250>)
 8000fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fec:	f7ff fb1c 	bl	8000628 <__aeabi_dmul>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	4614      	mov	r4, r2
 8000ff6:	461d      	mov	r5, r3
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff faab 	bl	8000554 <__aeabi_i2d>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4620      	mov	r0, r4
 8001004:	4629      	mov	r1, r5
 8001006:	f7ff fd81 	bl	8000b0c <__aeabi_dcmplt>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d056      	beq.n	80010be <isr_fall+0x13e>
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff fa9f 	bl	8000554 <__aeabi_i2d>
 8001016:	4604      	mov	r4, r0
 8001018:	460d      	mov	r5, r1
 800101a:	f240 2332 	movw	r3, #562	; 0x232
 800101e:	011b      	lsls	r3, r3, #4
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fa97 	bl	8000554 <__aeabi_i2d>
 8001026:	a36c      	add	r3, pc, #432	; (adr r3, 80011d8 <isr_fall+0x258>)
 8001028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800102c:	f7ff fafc 	bl	8000628 <__aeabi_dmul>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	f7ff fd68 	bl	8000b0c <__aeabi_dcmplt>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d03d      	beq.n	80010be <isr_fall+0x13e>
 8001042:	f240 2332 	movw	r3, #562	; 0x232
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff fa83 	bl	8000554 <__aeabi_i2d>
 800104e:	a360      	add	r3, pc, #384	; (adr r3, 80011d0 <isr_fall+0x250>)
 8001050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001054:	f7ff fae8 	bl	8000628 <__aeabi_dmul>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4614      	mov	r4, r2
 800105e:	461d      	mov	r5, r3
 8001060:	6838      	ldr	r0, [r7, #0]
 8001062:	f7ff fa77 	bl	8000554 <__aeabi_i2d>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	4620      	mov	r0, r4
 800106c:	4629      	mov	r1, r5
 800106e:	f7ff fd4d 	bl	8000b0c <__aeabi_dcmplt>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d022      	beq.n	80010be <isr_fall+0x13e>
 8001078:	6838      	ldr	r0, [r7, #0]
 800107a:	f7ff fa6b 	bl	8000554 <__aeabi_i2d>
 800107e:	4604      	mov	r4, r0
 8001080:	460d      	mov	r5, r1
 8001082:	f240 2332 	movw	r3, #562	; 0x232
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa63 	bl	8000554 <__aeabi_i2d>
 800108e:	a352      	add	r3, pc, #328	; (adr r3, 80011d8 <isr_fall+0x258>)
 8001090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001094:	f7ff fac8 	bl	8000628 <__aeabi_dmul>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4620      	mov	r0, r4
 800109e:	4629      	mov	r1, r5
 80010a0:	f7ff fd34 	bl	8000b0c <__aeabi_dcmplt>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d009      	beq.n	80010be <isr_fall+0x13e>
                    data.format = NEC;
 80010aa:	4b50      	ldr	r3, [pc, #320]	; (80011ec <isr_fall+0x26c>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 80010b0:	4b4b      	ldr	r3, [pc, #300]	; (80011e0 <isr_fall+0x260>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80010b6:	4b4d      	ldr	r3, [pc, #308]	; (80011ec <isr_fall+0x26c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	e193      	b.n	80013e6 <isr_fall+0x466>
                } else if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 4)) {
 80010be:	f240 2332 	movw	r3, #562	; 0x232
 80010c2:	011b      	lsls	r3, r3, #4
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fa45 	bl	8000554 <__aeabi_i2d>
 80010ca:	a341      	add	r3, pc, #260	; (adr r3, 80011d0 <isr_fall+0x250>)
 80010cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d0:	f7ff faaa 	bl	8000628 <__aeabi_dmul>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4614      	mov	r4, r2
 80010da:	461d      	mov	r5, r3
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f7ff fa39 	bl	8000554 <__aeabi_i2d>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4620      	mov	r0, r4
 80010e8:	4629      	mov	r1, r5
 80010ea:	f7ff fd0f 	bl	8000b0c <__aeabi_dcmplt>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d07d      	beq.n	80011f0 <isr_fall+0x270>
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff fa2d 	bl	8000554 <__aeabi_i2d>
 80010fa:	4604      	mov	r4, r0
 80010fc:	460d      	mov	r5, r1
 80010fe:	f240 2332 	movw	r3, #562	; 0x232
 8001102:	011b      	lsls	r3, r3, #4
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fa25 	bl	8000554 <__aeabi_i2d>
 800110a:	a333      	add	r3, pc, #204	; (adr r3, 80011d8 <isr_fall+0x258>)
 800110c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001110:	f7ff fa8a 	bl	8000628 <__aeabi_dmul>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4620      	mov	r0, r4
 800111a:	4629      	mov	r1, r5
 800111c:	f7ff fcf6 	bl	8000b0c <__aeabi_dcmplt>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d064      	beq.n	80011f0 <isr_fall+0x270>
 8001126:	f240 2332 	movw	r3, #562	; 0x232
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff fa11 	bl	8000554 <__aeabi_i2d>
 8001132:	a327      	add	r3, pc, #156	; (adr r3, 80011d0 <isr_fall+0x250>)
 8001134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001138:	f7ff fa76 	bl	8000628 <__aeabi_dmul>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4614      	mov	r4, r2
 8001142:	461d      	mov	r5, r3
 8001144:	6838      	ldr	r0, [r7, #0]
 8001146:	f7ff fa05 	bl	8000554 <__aeabi_i2d>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4620      	mov	r0, r4
 8001150:	4629      	mov	r1, r5
 8001152:	f7ff fcdb 	bl	8000b0c <__aeabi_dcmplt>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d049      	beq.n	80011f0 <isr_fall+0x270>
 800115c:	6838      	ldr	r0, [r7, #0]
 800115e:	f7ff f9f9 	bl	8000554 <__aeabi_i2d>
 8001162:	4604      	mov	r4, r0
 8001164:	460d      	mov	r5, r1
 8001166:	f240 2332 	movw	r3, #562	; 0x232
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff f9f1 	bl	8000554 <__aeabi_i2d>
 8001172:	a319      	add	r3, pc, #100	; (adr r3, 80011d8 <isr_fall+0x258>)
 8001174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001178:	f7ff fa56 	bl	8000628 <__aeabi_dmul>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	4620      	mov	r0, r4
 8001182:	4629      	mov	r1, r5
 8001184:	f7ff fcc2 	bl	8000b0c <__aeabi_dcmplt>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d030      	beq.n	80011f0 <isr_fall+0x270>
                    data.format = NEC_REPEAT;
 800118e:	4b17      	ldr	r3, [pc, #92]	; (80011ec <isr_fall+0x26c>)
 8001190:	2202      	movs	r2, #2
 8001192:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 8001194:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <isr_fall+0x260>)
 8001196:	2202      	movs	r2, #2
 8001198:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 800119a:	4b14      	ldr	r3, [pc, #80]	; (80011ec <isr_fall+0x26c>)
 800119c:	2200      	movs	r2, #0
 800119e:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <isr_fall+0x260>)
 80011a2:	f04f 32ff 	mov.w	r2, #4294967295
 80011a6:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 80011a8:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <isr_fall+0x260>)
 80011aa:	f04f 32ff 	mov.w	r2, #4294967295
 80011ae:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 80011b0:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <isr_fall+0x260>)
 80011b2:	f04f 32ff 	mov.w	r2, #4294967295
 80011b6:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 80011b8:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <isr_fall+0x260>)
 80011ba:	f04f 32ff 	mov.w	r2, #4294967295
 80011be:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <isr_fall+0x260>)
 80011c2:	f04f 32ff 	mov.w	r2, #4294967295
 80011c6:	615a      	str	r2, [r3, #20]
 80011c8:	e10d      	b.n	80013e6 <isr_fall+0x466>
 80011ca:	bf00      	nop
 80011cc:	f3af 8000 	nop.w
 80011d0:	66666666 	.word	0x66666666
 80011d4:	3fe66666 	.word	0x3fe66666
 80011d8:	cccccccd 	.word	0xcccccccd
 80011dc:	3ff4cccc 	.word	0x3ff4cccc
 80011e0:	200000d8 	.word	0x200000d8
 80011e4:	200003f0 	.word	0x200003f0
 80011e8:	20000110 	.word	0x20000110
 80011ec:	20000090 	.word	0x20000090
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 4)) {
 80011f0:	f240 13a9 	movw	r3, #425	; 0x1a9
 80011f4:	00db      	lsls	r3, r3, #3
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f9ac 	bl	8000554 <__aeabi_i2d>
 80011fc:	a3de      	add	r3, pc, #888	; (adr r3, 8001578 <isr_fall+0x5f8>)
 80011fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001202:	f7ff fa11 	bl	8000628 <__aeabi_dmul>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4614      	mov	r4, r2
 800120c:	461d      	mov	r5, r3
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff f9a0 	bl	8000554 <__aeabi_i2d>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4620      	mov	r0, r4
 800121a:	4629      	mov	r1, r5
 800121c:	f7ff fc76 	bl	8000b0c <__aeabi_dcmplt>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d056      	beq.n	80012d4 <isr_fall+0x354>
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff f994 	bl	8000554 <__aeabi_i2d>
 800122c:	4604      	mov	r4, r0
 800122e:	460d      	mov	r5, r1
 8001230:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff f98c 	bl	8000554 <__aeabi_i2d>
 800123c:	a3d0      	add	r3, pc, #832	; (adr r3, 8001580 <isr_fall+0x600>)
 800123e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001242:	f7ff f9f1 	bl	8000628 <__aeabi_dmul>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4620      	mov	r0, r4
 800124c:	4629      	mov	r1, r5
 800124e:	f7ff fc5d 	bl	8000b0c <__aeabi_dcmplt>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d03d      	beq.n	80012d4 <isr_fall+0x354>
 8001258:	f240 13a9 	movw	r3, #425	; 0x1a9
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f978 	bl	8000554 <__aeabi_i2d>
 8001264:	a3c4      	add	r3, pc, #784	; (adr r3, 8001578 <isr_fall+0x5f8>)
 8001266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126a:	f7ff f9dd 	bl	8000628 <__aeabi_dmul>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4614      	mov	r4, r2
 8001274:	461d      	mov	r5, r3
 8001276:	6838      	ldr	r0, [r7, #0]
 8001278:	f7ff f96c 	bl	8000554 <__aeabi_i2d>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4620      	mov	r0, r4
 8001282:	4629      	mov	r1, r5
 8001284:	f7ff fc42 	bl	8000b0c <__aeabi_dcmplt>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d022      	beq.n	80012d4 <isr_fall+0x354>
 800128e:	6838      	ldr	r0, [r7, #0]
 8001290:	f7ff f960 	bl	8000554 <__aeabi_i2d>
 8001294:	4604      	mov	r4, r0
 8001296:	460d      	mov	r5, r1
 8001298:	f240 13a9 	movw	r3, #425	; 0x1a9
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff f958 	bl	8000554 <__aeabi_i2d>
 80012a4:	a3b6      	add	r3, pc, #728	; (adr r3, 8001580 <isr_fall+0x600>)
 80012a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012aa:	f7ff f9bd 	bl	8000628 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4620      	mov	r0, r4
 80012b4:	4629      	mov	r1, r5
 80012b6:	f7ff fc29 	bl	8000b0c <__aeabi_dcmplt>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d009      	beq.n	80012d4 <isr_fall+0x354>
                    data.format = AEHA;
 80012c0:	4bb1      	ldr	r3, [pc, #708]	; (8001588 <isr_fall+0x608>)
 80012c2:	2203      	movs	r2, #3
 80012c4:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 80012c6:	4bb1      	ldr	r3, [pc, #708]	; (800158c <isr_fall+0x60c>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80012cc:	4bae      	ldr	r3, [pc, #696]	; (8001588 <isr_fall+0x608>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	e088      	b.n	80013e6 <isr_fall+0x466>
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 8)) {
 80012d4:	f240 13a9 	movw	r3, #425	; 0x1a9
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff f93a 	bl	8000554 <__aeabi_i2d>
 80012e0:	a3a5      	add	r3, pc, #660	; (adr r3, 8001578 <isr_fall+0x5f8>)
 80012e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e6:	f7ff f99f 	bl	8000628 <__aeabi_dmul>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4614      	mov	r4, r2
 80012f0:	461d      	mov	r5, r3
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff f92e 	bl	8000554 <__aeabi_i2d>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4620      	mov	r0, r4
 80012fe:	4629      	mov	r1, r5
 8001300:	f7ff fc04 	bl	8000b0c <__aeabi_dcmplt>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d06a      	beq.n	80013e0 <isr_fall+0x460>
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff f922 	bl	8000554 <__aeabi_i2d>
 8001310:	4604      	mov	r4, r0
 8001312:	460d      	mov	r5, r1
 8001314:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f91a 	bl	8000554 <__aeabi_i2d>
 8001320:	a397      	add	r3, pc, #604	; (adr r3, 8001580 <isr_fall+0x600>)
 8001322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001326:	f7ff f97f 	bl	8000628 <__aeabi_dmul>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	4620      	mov	r0, r4
 8001330:	4629      	mov	r1, r5
 8001332:	f7ff fbeb 	bl	8000b0c <__aeabi_dcmplt>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d051      	beq.n	80013e0 <isr_fall+0x460>
 800133c:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff f906 	bl	8000554 <__aeabi_i2d>
 8001348:	a38b      	add	r3, pc, #556	; (adr r3, 8001578 <isr_fall+0x5f8>)
 800134a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134e:	f7ff f96b 	bl	8000628 <__aeabi_dmul>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4614      	mov	r4, r2
 8001358:	461d      	mov	r5, r3
 800135a:	6838      	ldr	r0, [r7, #0]
 800135c:	f7ff f8fa 	bl	8000554 <__aeabi_i2d>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4620      	mov	r0, r4
 8001366:	4629      	mov	r1, r5
 8001368:	f7ff fbd0 	bl	8000b0c <__aeabi_dcmplt>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d036      	beq.n	80013e0 <isr_fall+0x460>
 8001372:	6838      	ldr	r0, [r7, #0]
 8001374:	f7ff f8ee 	bl	8000554 <__aeabi_i2d>
 8001378:	4604      	mov	r4, r0
 800137a:	460d      	mov	r5, r1
 800137c:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f8e6 	bl	8000554 <__aeabi_i2d>
 8001388:	a37d      	add	r3, pc, #500	; (adr r3, 8001580 <isr_fall+0x600>)
 800138a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138e:	f7ff f94b 	bl	8000628 <__aeabi_dmul>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4620      	mov	r0, r4
 8001398:	4629      	mov	r1, r5
 800139a:	f7ff fbb7 	bl	8000b0c <__aeabi_dcmplt>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d01d      	beq.n	80013e0 <isr_fall+0x460>
                    data.format = AEHA_REPEAT;
 80013a4:	4b78      	ldr	r3, [pc, #480]	; (8001588 <isr_fall+0x608>)
 80013a6:	2204      	movs	r2, #4
 80013a8:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 80013aa:	4b78      	ldr	r3, [pc, #480]	; (800158c <isr_fall+0x60c>)
 80013ac:	2202      	movs	r2, #2
 80013ae:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80013b0:	4b75      	ldr	r3, [pc, #468]	; (8001588 <isr_fall+0x608>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 80013b6:	4b75      	ldr	r3, [pc, #468]	; (800158c <isr_fall+0x60c>)
 80013b8:	f04f 32ff 	mov.w	r2, #4294967295
 80013bc:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 80013be:	4b73      	ldr	r3, [pc, #460]	; (800158c <isr_fall+0x60c>)
 80013c0:	f04f 32ff 	mov.w	r2, #4294967295
 80013c4:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 80013c6:	4b71      	ldr	r3, [pc, #452]	; (800158c <isr_fall+0x60c>)
 80013c8:	f04f 32ff 	mov.w	r2, #4294967295
 80013cc:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 80013ce:	4b6f      	ldr	r3, [pc, #444]	; (800158c <isr_fall+0x60c>)
 80013d0:	f04f 32ff 	mov.w	r2, #4294967295
 80013d4:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 80013d6:	4b6d      	ldr	r3, [pc, #436]	; (800158c <isr_fall+0x60c>)
 80013d8:	f04f 32ff 	mov.w	r2, #4294967295
 80013dc:	615a      	str	r2, [r3, #20]
 80013de:	e002      	b.n	80013e6 <isr_fall+0x466>
                    init_state();
 80013e0:	f7ff fd8c 	bl	8000efc <init_state>
            break;
 80013e4:	e1a6      	b.n	8001734 <isr_fall+0x7b4>
 80013e6:	e1a5      	b.n	8001734 <isr_fall+0x7b4>
            if (NEC == data.format) {
 80013e8:	4b67      	ldr	r3, [pc, #412]	; (8001588 <isr_fall+0x608>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	f040 80d3 	bne.w	8001598 <isr_fall+0x618>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 80013f2:	4b67      	ldr	r3, [pc, #412]	; (8001590 <isr_fall+0x610>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a65      	ldr	r2, [pc, #404]	; (800158c <isr_fall+0x60c>)
 80013f8:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 80013fa:	4b64      	ldr	r3, [pc, #400]	; (800158c <isr_fall+0x60c>)
 80013fc:	695a      	ldr	r2, [r3, #20]
 80013fe:	4b63      	ldr	r3, [pc, #396]	; (800158c <isr_fall+0x60c>)
 8001400:	691b      	ldr	r3, [r3, #16]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	60bb      	str	r3, [r7, #8]
                if (InRange(a, TUS_NEC * 3)) {
 8001406:	f240 2232 	movw	r2, #562	; 0x232
 800140a:	4613      	mov	r3, r2
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4413      	add	r3, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f89f 	bl	8000554 <__aeabi_i2d>
 8001416:	a358      	add	r3, pc, #352	; (adr r3, 8001578 <isr_fall+0x5f8>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f904 	bl	8000628 <__aeabi_dmul>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4614      	mov	r4, r2
 8001426:	461d      	mov	r5, r3
 8001428:	68b8      	ldr	r0, [r7, #8]
 800142a:	f7ff f893 	bl	8000554 <__aeabi_i2d>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4620      	mov	r0, r4
 8001434:	4629      	mov	r1, r5
 8001436:	f7ff fb69 	bl	8000b0c <__aeabi_dcmplt>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d03a      	beq.n	80014b6 <isr_fall+0x536>
 8001440:	68b8      	ldr	r0, [r7, #8]
 8001442:	f7ff f887 	bl	8000554 <__aeabi_i2d>
 8001446:	4604      	mov	r4, r0
 8001448:	460d      	mov	r5, r1
 800144a:	f240 2232 	movw	r2, #562	; 0x232
 800144e:	4613      	mov	r3, r2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	4413      	add	r3, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff f87d 	bl	8000554 <__aeabi_i2d>
 800145a:	a349      	add	r3, pc, #292	; (adr r3, 8001580 <isr_fall+0x600>)
 800145c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001460:	f7ff f8e2 	bl	8000628 <__aeabi_dmul>
 8001464:	4602      	mov	r2, r0
 8001466:	460b      	mov	r3, r1
 8001468:	4620      	mov	r0, r4
 800146a:	4629      	mov	r1, r5
 800146c:	f7ff fb4e 	bl	8000b0c <__aeabi_dcmplt>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d01f      	beq.n	80014b6 <isr_fall+0x536>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 8001476:	4b44      	ldr	r3, [pc, #272]	; (8001588 <isr_fall+0x608>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	da00      	bge.n	8001480 <isr_fall+0x500>
 800147e:	3307      	adds	r3, #7
 8001480:	10db      	asrs	r3, r3, #3
 8001482:	461a      	mov	r2, r3
 8001484:	4b40      	ldr	r3, [pc, #256]	; (8001588 <isr_fall+0x608>)
 8001486:	4413      	add	r3, r2
 8001488:	7a1b      	ldrb	r3, [r3, #8]
 800148a:	b259      	sxtb	r1, r3
 800148c:	4b3e      	ldr	r3, [pc, #248]	; (8001588 <isr_fall+0x608>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	4258      	negs	r0, r3
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	f000 0007 	and.w	r0, r0, #7
 800149a:	bf58      	it	pl
 800149c:	4243      	negpl	r3, r0
 800149e:	2001      	movs	r0, #1
 80014a0:	fa00 f303 	lsl.w	r3, r0, r3
 80014a4:	b25b      	sxtb	r3, r3
 80014a6:	430b      	orrs	r3, r1
 80014a8:	b25b      	sxtb	r3, r3
 80014aa:	b2d9      	uxtb	r1, r3
 80014ac:	4b36      	ldr	r3, [pc, #216]	; (8001588 <isr_fall+0x608>)
 80014ae:	4413      	add	r3, r2
 80014b0:	460a      	mov	r2, r1
 80014b2:	721a      	strb	r2, [r3, #8]
 80014b4:	e052      	b.n	800155c <isr_fall+0x5dc>
                } else if (InRange(a, TUS_NEC * 1)) {
 80014b6:	f240 2332 	movw	r3, #562	; 0x232
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff f84a 	bl	8000554 <__aeabi_i2d>
 80014c0:	a32d      	add	r3, pc, #180	; (adr r3, 8001578 <isr_fall+0x5f8>)
 80014c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c6:	f7ff f8af 	bl	8000628 <__aeabi_dmul>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4614      	mov	r4, r2
 80014d0:	461d      	mov	r5, r3
 80014d2:	68b8      	ldr	r0, [r7, #8]
 80014d4:	f7ff f83e 	bl	8000554 <__aeabi_i2d>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4620      	mov	r0, r4
 80014de:	4629      	mov	r1, r5
 80014e0:	f7ff fb14 	bl	8000b0c <__aeabi_dcmplt>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d038      	beq.n	800155c <isr_fall+0x5dc>
 80014ea:	68b8      	ldr	r0, [r7, #8]
 80014ec:	f7ff f832 	bl	8000554 <__aeabi_i2d>
 80014f0:	4604      	mov	r4, r0
 80014f2:	460d      	mov	r5, r1
 80014f4:	f240 2332 	movw	r3, #562	; 0x232
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff f82b 	bl	8000554 <__aeabi_i2d>
 80014fe:	a320      	add	r3, pc, #128	; (adr r3, 8001580 <isr_fall+0x600>)
 8001500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001504:	f7ff f890 	bl	8000628 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4620      	mov	r0, r4
 800150e:	4629      	mov	r1, r5
 8001510:	f7ff fafc 	bl	8000b0c <__aeabi_dcmplt>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d020      	beq.n	800155c <isr_fall+0x5dc>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 800151a:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <isr_fall+0x608>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	da00      	bge.n	8001524 <isr_fall+0x5a4>
 8001522:	3307      	adds	r3, #7
 8001524:	10db      	asrs	r3, r3, #3
 8001526:	461a      	mov	r2, r3
 8001528:	4b17      	ldr	r3, [pc, #92]	; (8001588 <isr_fall+0x608>)
 800152a:	4413      	add	r3, r2
 800152c:	7a1b      	ldrb	r3, [r3, #8]
 800152e:	b259      	sxtb	r1, r3
 8001530:	4b15      	ldr	r3, [pc, #84]	; (8001588 <isr_fall+0x608>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	4258      	negs	r0, r3
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	f000 0007 	and.w	r0, r0, #7
 800153e:	bf58      	it	pl
 8001540:	4243      	negpl	r3, r0
 8001542:	2001      	movs	r0, #1
 8001544:	fa00 f303 	lsl.w	r3, r0, r3
 8001548:	b25b      	sxtb	r3, r3
 800154a:	43db      	mvns	r3, r3
 800154c:	b25b      	sxtb	r3, r3
 800154e:	400b      	ands	r3, r1
 8001550:	b25b      	sxtb	r3, r3
 8001552:	b2d9      	uxtb	r1, r3
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <isr_fall+0x608>)
 8001556:	4413      	add	r3, r2
 8001558:	460a      	mov	r2, r1
 800155a:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 800155c:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <isr_fall+0x608>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	3301      	adds	r3, #1
 8001562:	4a09      	ldr	r2, [pc, #36]	; (8001588 <isr_fall+0x608>)
 8001564:	6053      	str	r3, [r2, #4]
                if(data.bitcount>=31){isr_timeout_flag = 1;}
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <isr_fall+0x608>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b1e      	cmp	r3, #30
 800156c:	f340 80e1 	ble.w	8001732 <isr_fall+0x7b2>
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <isr_fall+0x614>)
 8001572:	2201      	movs	r2, #1
 8001574:	701a      	strb	r2, [r3, #0]
            break;
 8001576:	e0dc      	b.n	8001732 <isr_fall+0x7b2>
 8001578:	66666666 	.word	0x66666666
 800157c:	3fe66666 	.word	0x3fe66666
 8001580:	cccccccd 	.word	0xcccccccd
 8001584:	3ff4cccc 	.word	0x3ff4cccc
 8001588:	20000090 	.word	0x20000090
 800158c:	200000d8 	.word	0x200000d8
 8001590:	20000110 	.word	0x20000110
 8001594:	20000115 	.word	0x20000115
            } else if (AEHA == data.format) {
 8001598:	4b6d      	ldr	r3, [pc, #436]	; (8001750 <isr_fall+0x7d0>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b03      	cmp	r3, #3
 800159e:	f040 80bb 	bne.w	8001718 <isr_fall+0x798>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 80015a2:	4b6c      	ldr	r3, [pc, #432]	; (8001754 <isr_fall+0x7d4>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a6c      	ldr	r2, [pc, #432]	; (8001758 <isr_fall+0x7d8>)
 80015a8:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 80015aa:	4b6b      	ldr	r3, [pc, #428]	; (8001758 <isr_fall+0x7d8>)
 80015ac:	695a      	ldr	r2, [r3, #20]
 80015ae:	4b6a      	ldr	r3, [pc, #424]	; (8001758 <isr_fall+0x7d8>)
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	60fb      	str	r3, [r7, #12]
                if (InRange(a, TUS_AEHA * 3)) {
 80015b6:	f240 12a9 	movw	r2, #425	; 0x1a9
 80015ba:	4613      	mov	r3, r2
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	4413      	add	r3, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe ffc7 	bl	8000554 <__aeabi_i2d>
 80015c6:	a35e      	add	r3, pc, #376	; (adr r3, 8001740 <isr_fall+0x7c0>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	f7ff f82c 	bl	8000628 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4614      	mov	r4, r2
 80015d6:	461d      	mov	r5, r3
 80015d8:	68f8      	ldr	r0, [r7, #12]
 80015da:	f7fe ffbb 	bl	8000554 <__aeabi_i2d>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4620      	mov	r0, r4
 80015e4:	4629      	mov	r1, r5
 80015e6:	f7ff fa91 	bl	8000b0c <__aeabi_dcmplt>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d03a      	beq.n	8001666 <isr_fall+0x6e6>
 80015f0:	68f8      	ldr	r0, [r7, #12]
 80015f2:	f7fe ffaf 	bl	8000554 <__aeabi_i2d>
 80015f6:	4604      	mov	r4, r0
 80015f8:	460d      	mov	r5, r1
 80015fa:	f240 12a9 	movw	r2, #425	; 0x1a9
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ffa5 	bl	8000554 <__aeabi_i2d>
 800160a:	a34f      	add	r3, pc, #316	; (adr r3, 8001748 <isr_fall+0x7c8>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	f7ff f80a 	bl	8000628 <__aeabi_dmul>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4620      	mov	r0, r4
 800161a:	4629      	mov	r1, r5
 800161c:	f7ff fa76 	bl	8000b0c <__aeabi_dcmplt>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d01f      	beq.n	8001666 <isr_fall+0x6e6>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 8001626:	4b4a      	ldr	r3, [pc, #296]	; (8001750 <isr_fall+0x7d0>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	da00      	bge.n	8001630 <isr_fall+0x6b0>
 800162e:	3307      	adds	r3, #7
 8001630:	10db      	asrs	r3, r3, #3
 8001632:	461a      	mov	r2, r3
 8001634:	4b46      	ldr	r3, [pc, #280]	; (8001750 <isr_fall+0x7d0>)
 8001636:	4413      	add	r3, r2
 8001638:	7a1b      	ldrb	r3, [r3, #8]
 800163a:	b259      	sxtb	r1, r3
 800163c:	4b44      	ldr	r3, [pc, #272]	; (8001750 <isr_fall+0x7d0>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	4258      	negs	r0, r3
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	f000 0007 	and.w	r0, r0, #7
 800164a:	bf58      	it	pl
 800164c:	4243      	negpl	r3, r0
 800164e:	2001      	movs	r0, #1
 8001650:	fa00 f303 	lsl.w	r3, r0, r3
 8001654:	b25b      	sxtb	r3, r3
 8001656:	430b      	orrs	r3, r1
 8001658:	b25b      	sxtb	r3, r3
 800165a:	b2d9      	uxtb	r1, r3
 800165c:	4b3c      	ldr	r3, [pc, #240]	; (8001750 <isr_fall+0x7d0>)
 800165e:	4413      	add	r3, r2
 8001660:	460a      	mov	r2, r1
 8001662:	721a      	strb	r2, [r3, #8]
 8001664:	e052      	b.n	800170c <isr_fall+0x78c>
                } else if (InRange(a, TUS_AEHA * 1)) {
 8001666:	f240 13a9 	movw	r3, #425	; 0x1a9
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff72 	bl	8000554 <__aeabi_i2d>
 8001670:	a333      	add	r3, pc, #204	; (adr r3, 8001740 <isr_fall+0x7c0>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	f7fe ffd7 	bl	8000628 <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4614      	mov	r4, r2
 8001680:	461d      	mov	r5, r3
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f7fe ff66 	bl	8000554 <__aeabi_i2d>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4620      	mov	r0, r4
 800168e:	4629      	mov	r1, r5
 8001690:	f7ff fa3c 	bl	8000b0c <__aeabi_dcmplt>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d038      	beq.n	800170c <isr_fall+0x78c>
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f7fe ff5a 	bl	8000554 <__aeabi_i2d>
 80016a0:	4604      	mov	r4, r0
 80016a2:	460d      	mov	r5, r1
 80016a4:	f240 13a9 	movw	r3, #425	; 0x1a9
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7fe ff53 	bl	8000554 <__aeabi_i2d>
 80016ae:	a326      	add	r3, pc, #152	; (adr r3, 8001748 <isr_fall+0x7c8>)
 80016b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b4:	f7fe ffb8 	bl	8000628 <__aeabi_dmul>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4620      	mov	r0, r4
 80016be:	4629      	mov	r1, r5
 80016c0:	f7ff fa24 	bl	8000b0c <__aeabi_dcmplt>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d020      	beq.n	800170c <isr_fall+0x78c>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 80016ca:	4b21      	ldr	r3, [pc, #132]	; (8001750 <isr_fall+0x7d0>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	da00      	bge.n	80016d4 <isr_fall+0x754>
 80016d2:	3307      	adds	r3, #7
 80016d4:	10db      	asrs	r3, r3, #3
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b1d      	ldr	r3, [pc, #116]	; (8001750 <isr_fall+0x7d0>)
 80016da:	4413      	add	r3, r2
 80016dc:	7a1b      	ldrb	r3, [r3, #8]
 80016de:	b259      	sxtb	r1, r3
 80016e0:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <isr_fall+0x7d0>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	4258      	negs	r0, r3
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	f000 0007 	and.w	r0, r0, #7
 80016ee:	bf58      	it	pl
 80016f0:	4243      	negpl	r3, r0
 80016f2:	2001      	movs	r0, #1
 80016f4:	fa00 f303 	lsl.w	r3, r0, r3
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	400b      	ands	r3, r1
 8001700:	b25b      	sxtb	r3, r3
 8001702:	b2d9      	uxtb	r1, r3
 8001704:	4b12      	ldr	r3, [pc, #72]	; (8001750 <isr_fall+0x7d0>)
 8001706:	4413      	add	r3, r2
 8001708:	460a      	mov	r2, r1
 800170a:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 800170c:	4b10      	ldr	r3, [pc, #64]	; (8001750 <isr_fall+0x7d0>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	3301      	adds	r3, #1
 8001712:	4a0f      	ldr	r2, [pc, #60]	; (8001750 <isr_fall+0x7d0>)
 8001714:	6053      	str	r3, [r2, #4]
            break;
 8001716:	e00c      	b.n	8001732 <isr_fall+0x7b2>
            } else if (SONY == data.format) {
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <isr_fall+0x7d0>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b05      	cmp	r3, #5
 800171e:	d108      	bne.n	8001732 <isr_fall+0x7b2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 8001720:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <isr_fall+0x7d4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a0c      	ldr	r2, [pc, #48]	; (8001758 <isr_fall+0x7d8>)
 8001726:	6113      	str	r3, [r2, #16]
            break;
 8001728:	e003      	b.n	8001732 <isr_fall+0x7b2>
            break;
 800172a:	bf00      	nop
 800172c:	e002      	b.n	8001734 <isr_fall+0x7b4>
            break;
 800172e:	bf00      	nop
 8001730:	e000      	b.n	8001734 <isr_fall+0x7b4>
            break;
 8001732:	bf00      	nop
    }
    UNLOCK();
}
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bdb0      	pop	{r4, r5, r7, pc}
 800173c:	f3af 8000 	nop.w
 8001740:	66666666 	.word	0x66666666
 8001744:	3fe66666 	.word	0x3fe66666
 8001748:	cccccccd 	.word	0xcccccccd
 800174c:	3ff4cccc 	.word	0x3ff4cccc
 8001750:	20000090 	.word	0x20000090
 8001754:	20000110 	.word	0x20000110
 8001758:	200000d8 	.word	0x200000d8
 800175c:	00000000 	.word	0x00000000

08001760 <isr_rise>:

void isr_rise(void) {
 8001760:	b5b0      	push	{r4, r5, r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
    LOCK();
    switch (work.state) {
 8001766:	4ba4      	ldr	r3, [pc, #656]	; (80019f8 <isr_rise+0x298>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b02      	cmp	r3, #2
 800176c:	f000 812e 	beq.w	80019cc <isr_rise+0x26c>
 8001770:	2b02      	cmp	r3, #2
 8001772:	f300 812d 	bgt.w	80019d0 <isr_rise+0x270>
 8001776:	2b00      	cmp	r3, #0
 8001778:	d002      	beq.n	8001780 <isr_rise+0x20>
 800177a:	2b01      	cmp	r3, #1
 800177c:	d058      	beq.n	8001830 <isr_rise+0xd0>
            }
            break;
        case Received:
            break;
        default:
            break;
 800177e:	e127      	b.n	80019d0 <isr_rise+0x270>
            if (0 <= work.c1) {
 8001780:	4b9d      	ldr	r3, [pc, #628]	; (80019f8 <isr_rise+0x298>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	db50      	blt.n	800182a <isr_rise+0xca>
                work.c2 = IR_NEC_Tick;  //timer.read_us();
 8001788:	4b9c      	ldr	r3, [pc, #624]	; (80019fc <isr_rise+0x29c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a9a      	ldr	r2, [pc, #616]	; (80019f8 <isr_rise+0x298>)
 800178e:	6093      	str	r3, [r2, #8]
                int a = work.c2 - work.c1;
 8001790:	4b99      	ldr	r3, [pc, #612]	; (80019f8 <isr_rise+0x298>)
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	4b98      	ldr	r3, [pc, #608]	; (80019f8 <isr_rise+0x298>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_SONY * 4)) {
 800179c:	f44f 7316 	mov.w	r3, #600	; 0x258
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7fe fed6 	bl	8000554 <__aeabi_i2d>
 80017a8:	a38f      	add	r3, pc, #572	; (adr r3, 80019e8 <isr_rise+0x288>)
 80017aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ae:	f7fe ff3b 	bl	8000628 <__aeabi_dmul>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	4614      	mov	r4, r2
 80017b8:	461d      	mov	r5, r3
 80017ba:	6838      	ldr	r0, [r7, #0]
 80017bc:	f7fe feca 	bl	8000554 <__aeabi_i2d>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4620      	mov	r0, r4
 80017c6:	4629      	mov	r1, r5
 80017c8:	f7ff f9a0 	bl	8000b0c <__aeabi_dcmplt>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d022      	beq.n	8001818 <isr_rise+0xb8>
 80017d2:	6838      	ldr	r0, [r7, #0]
 80017d4:	f7fe febe 	bl	8000554 <__aeabi_i2d>
 80017d8:	4604      	mov	r4, r0
 80017da:	460d      	mov	r5, r1
 80017dc:	f44f 7316 	mov.w	r3, #600	; 0x258
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe feb6 	bl	8000554 <__aeabi_i2d>
 80017e8:	a381      	add	r3, pc, #516	; (adr r3, 80019f0 <isr_rise+0x290>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe ff1b 	bl	8000628 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7ff f987 	bl	8000b0c <__aeabi_dcmplt>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d009      	beq.n	8001818 <isr_rise+0xb8>
                    data.format = SONY;
 8001804:	4b7e      	ldr	r3, [pc, #504]	; (8001a00 <isr_rise+0x2a0>)
 8001806:	2205      	movs	r2, #5
 8001808:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 800180a:	4b7b      	ldr	r3, [pc, #492]	; (80019f8 <isr_rise+0x298>)
 800180c:	2201      	movs	r2, #1
 800180e:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001810:	4b7b      	ldr	r3, [pc, #492]	; (8001a00 <isr_rise+0x2a0>)
 8001812:	2200      	movs	r2, #0
 8001814:	605a      	str	r2, [r3, #4]
            break;
 8001816:	e0dd      	b.n	80019d4 <isr_rise+0x274>
                    if (a < MINIMUM_LEADER_WIDTH) {
 8001818:	4b7a      	ldr	r3, [pc, #488]	; (8001a04 <isr_rise+0x2a4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	429a      	cmp	r2, r3
 8001820:	f280 80d8 	bge.w	80019d4 <isr_rise+0x274>
                        init_state();
 8001824:	f7ff fb6a 	bl	8000efc <init_state>
            break;
 8001828:	e0d4      	b.n	80019d4 <isr_rise+0x274>
                init_state();
 800182a:	f7ff fb67 	bl	8000efc <init_state>
            break;
 800182e:	e0d1      	b.n	80019d4 <isr_rise+0x274>
            if (NEC == data.format) {
 8001830:	4b73      	ldr	r3, [pc, #460]	; (8001a00 <isr_rise+0x2a0>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d104      	bne.n	8001842 <isr_rise+0xe2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 8001838:	4b70      	ldr	r3, [pc, #448]	; (80019fc <isr_rise+0x29c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a6e      	ldr	r2, [pc, #440]	; (80019f8 <isr_rise+0x298>)
 800183e:	6113      	str	r3, [r2, #16]
            break;
 8001840:	e0ca      	b.n	80019d8 <isr_rise+0x278>
            } else if (AEHA == data.format) {
 8001842:	4b6f      	ldr	r3, [pc, #444]	; (8001a00 <isr_rise+0x2a0>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b03      	cmp	r3, #3
 8001848:	d104      	bne.n	8001854 <isr_rise+0xf4>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 800184a:	4b6c      	ldr	r3, [pc, #432]	; (80019fc <isr_rise+0x29c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a6a      	ldr	r2, [pc, #424]	; (80019f8 <isr_rise+0x298>)
 8001850:	6113      	str	r3, [r2, #16]
            break;
 8001852:	e0c1      	b.n	80019d8 <isr_rise+0x278>
            } else if (SONY == data.format) {
 8001854:	4b6a      	ldr	r3, [pc, #424]	; (8001a00 <isr_rise+0x2a0>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b05      	cmp	r3, #5
 800185a:	f040 80bd 	bne.w	80019d8 <isr_rise+0x278>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 800185e:	4b67      	ldr	r3, [pc, #412]	; (80019fc <isr_rise+0x29c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a65      	ldr	r2, [pc, #404]	; (80019f8 <isr_rise+0x298>)
 8001864:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 8001866:	4b64      	ldr	r3, [pc, #400]	; (80019f8 <isr_rise+0x298>)
 8001868:	695a      	ldr	r2, [r3, #20]
 800186a:	4b63      	ldr	r3, [pc, #396]	; (80019f8 <isr_rise+0x298>)
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	607b      	str	r3, [r7, #4]
                if (InRange(a, TUS_SONY * 2)) {
 8001872:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	4618      	mov	r0, r3
 800187a:	f7fe fe6b 	bl	8000554 <__aeabi_i2d>
 800187e:	a35a      	add	r3, pc, #360	; (adr r3, 80019e8 <isr_rise+0x288>)
 8001880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001884:	f7fe fed0 	bl	8000628 <__aeabi_dmul>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4614      	mov	r4, r2
 800188e:	461d      	mov	r5, r3
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7fe fe5f 	bl	8000554 <__aeabi_i2d>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4620      	mov	r0, r4
 800189c:	4629      	mov	r1, r5
 800189e:	f7ff f935 	bl	8000b0c <__aeabi_dcmplt>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d038      	beq.n	800191a <isr_rise+0x1ba>
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7fe fe53 	bl	8000554 <__aeabi_i2d>
 80018ae:	4604      	mov	r4, r0
 80018b0:	460d      	mov	r5, r1
 80018b2:	f44f 7316 	mov.w	r3, #600	; 0x258
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fe4b 	bl	8000554 <__aeabi_i2d>
 80018be:	a34c      	add	r3, pc, #304	; (adr r3, 80019f0 <isr_rise+0x290>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe feb0 	bl	8000628 <__aeabi_dmul>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4620      	mov	r0, r4
 80018ce:	4629      	mov	r1, r5
 80018d0:	f7ff f91c 	bl	8000b0c <__aeabi_dcmplt>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d01f      	beq.n	800191a <isr_rise+0x1ba>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 80018da:	4b49      	ldr	r3, [pc, #292]	; (8001a00 <isr_rise+0x2a0>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	da00      	bge.n	80018e4 <isr_rise+0x184>
 80018e2:	3307      	adds	r3, #7
 80018e4:	10db      	asrs	r3, r3, #3
 80018e6:	461a      	mov	r2, r3
 80018e8:	4b45      	ldr	r3, [pc, #276]	; (8001a00 <isr_rise+0x2a0>)
 80018ea:	4413      	add	r3, r2
 80018ec:	7a1b      	ldrb	r3, [r3, #8]
 80018ee:	b259      	sxtb	r1, r3
 80018f0:	4b43      	ldr	r3, [pc, #268]	; (8001a00 <isr_rise+0x2a0>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	4258      	negs	r0, r3
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	f000 0007 	and.w	r0, r0, #7
 80018fe:	bf58      	it	pl
 8001900:	4243      	negpl	r3, r0
 8001902:	2001      	movs	r0, #1
 8001904:	fa00 f303 	lsl.w	r3, r0, r3
 8001908:	b25b      	sxtb	r3, r3
 800190a:	430b      	orrs	r3, r1
 800190c:	b25b      	sxtb	r3, r3
 800190e:	b2d9      	uxtb	r1, r3
 8001910:	4b3b      	ldr	r3, [pc, #236]	; (8001a00 <isr_rise+0x2a0>)
 8001912:	4413      	add	r3, r2
 8001914:	460a      	mov	r2, r1
 8001916:	721a      	strb	r2, [r3, #8]
 8001918:	e052      	b.n	80019c0 <isr_rise+0x260>
                } else if (InRange(a, TUS_SONY * 1)) {
 800191a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fe18 	bl	8000554 <__aeabi_i2d>
 8001924:	a330      	add	r3, pc, #192	; (adr r3, 80019e8 <isr_rise+0x288>)
 8001926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192a:	f7fe fe7d 	bl	8000628 <__aeabi_dmul>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4614      	mov	r4, r2
 8001934:	461d      	mov	r5, r3
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f7fe fe0c 	bl	8000554 <__aeabi_i2d>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4620      	mov	r0, r4
 8001942:	4629      	mov	r1, r5
 8001944:	f7ff f8e2 	bl	8000b0c <__aeabi_dcmplt>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d038      	beq.n	80019c0 <isr_rise+0x260>
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7fe fe00 	bl	8000554 <__aeabi_i2d>
 8001954:	4604      	mov	r4, r0
 8001956:	460d      	mov	r5, r1
 8001958:	f44f 7316 	mov.w	r3, #600	; 0x258
 800195c:	4618      	mov	r0, r3
 800195e:	f7fe fdf9 	bl	8000554 <__aeabi_i2d>
 8001962:	a323      	add	r3, pc, #140	; (adr r3, 80019f0 <isr_rise+0x290>)
 8001964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001968:	f7fe fe5e 	bl	8000628 <__aeabi_dmul>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4620      	mov	r0, r4
 8001972:	4629      	mov	r1, r5
 8001974:	f7ff f8ca 	bl	8000b0c <__aeabi_dcmplt>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d020      	beq.n	80019c0 <isr_rise+0x260>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 800197e:	4b20      	ldr	r3, [pc, #128]	; (8001a00 <isr_rise+0x2a0>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	da00      	bge.n	8001988 <isr_rise+0x228>
 8001986:	3307      	adds	r3, #7
 8001988:	10db      	asrs	r3, r3, #3
 800198a:	461a      	mov	r2, r3
 800198c:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <isr_rise+0x2a0>)
 800198e:	4413      	add	r3, r2
 8001990:	7a1b      	ldrb	r3, [r3, #8]
 8001992:	b259      	sxtb	r1, r3
 8001994:	4b1a      	ldr	r3, [pc, #104]	; (8001a00 <isr_rise+0x2a0>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	4258      	negs	r0, r3
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	f000 0007 	and.w	r0, r0, #7
 80019a2:	bf58      	it	pl
 80019a4:	4243      	negpl	r3, r0
 80019a6:	2001      	movs	r0, #1
 80019a8:	fa00 f303 	lsl.w	r3, r0, r3
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	400b      	ands	r3, r1
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	b2d9      	uxtb	r1, r3
 80019b8:	4b11      	ldr	r3, [pc, #68]	; (8001a00 <isr_rise+0x2a0>)
 80019ba:	4413      	add	r3, r2
 80019bc:	460a      	mov	r2, r1
 80019be:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 80019c0:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <isr_rise+0x2a0>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	3301      	adds	r3, #1
 80019c6:	4a0e      	ldr	r2, [pc, #56]	; (8001a00 <isr_rise+0x2a0>)
 80019c8:	6053      	str	r3, [r2, #4]
            break;
 80019ca:	e005      	b.n	80019d8 <isr_rise+0x278>
            break;
 80019cc:	bf00      	nop
 80019ce:	e004      	b.n	80019da <isr_rise+0x27a>
            break;
 80019d0:	bf00      	nop
 80019d2:	e002      	b.n	80019da <isr_rise+0x27a>
            break;
 80019d4:	bf00      	nop
 80019d6:	e000      	b.n	80019da <isr_rise+0x27a>
            break;
 80019d8:	bf00      	nop
    }
    UNLOCK();
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bdb0      	pop	{r4, r5, r7, pc}
 80019e2:	bf00      	nop
 80019e4:	f3af 8000 	nop.w
 80019e8:	66666666 	.word	0x66666666
 80019ec:	3fe66666 	.word	0x3fe66666
 80019f0:	cccccccd 	.word	0xcccccccd
 80019f4:	3ff4cccc 	.word	0x3ff4cccc
 80019f8:	200000d8 	.word	0x200000d8
 80019fc:	20000110 	.word	0x20000110
 8001a00:	20000090 	.word	0x20000090
 8001a04:	0800b554 	.word	0x0800b554

08001a08 <isr_timeout>:

void isr_timeout(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
           work.d2,
           work.state,
           data.format,
           data.bitcount);
#endif
    if (work.state == Receiving) {
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <isr_timeout+0x50>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d11f      	bne.n	8001a54 <isr_timeout+0x4c>
        work.state = Received;
 8001a14:	4b10      	ldr	r3, [pc, #64]	; (8001a58 <isr_timeout+0x50>)
 8001a16:	2202      	movs	r2, #2
 8001a18:	701a      	strb	r2, [r3, #0]
        HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); //input interrupt stop
 8001a1a:	2028      	movs	r0, #40	; 0x28
 8001a1c:	f004 fef9 	bl	8006812 <HAL_NVIC_DisableIRQ>
        isr_timeout_flag = 0;
 8001a20:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <isr_timeout+0x54>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
  		isr_timeout_counter = 0;
 8001a26:	4b0e      	ldr	r3, [pc, #56]	; (8001a60 <isr_timeout+0x58>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	701a      	strb	r2, [r3, #0]
        work.c1 = -1;
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <isr_timeout+0x50>)
 8001a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a32:	605a      	str	r2, [r3, #4]
        work.c2 = -1;
 8001a34:	4b08      	ldr	r3, [pc, #32]	; (8001a58 <isr_timeout+0x50>)
 8001a36:	f04f 32ff 	mov.w	r2, #4294967295
 8001a3a:	609a      	str	r2, [r3, #8]
        work.c3 = -1;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <isr_timeout+0x50>)
 8001a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a42:	60da      	str	r2, [r3, #12]
        work.d1 = -1;
 8001a44:	4b04      	ldr	r3, [pc, #16]	; (8001a58 <isr_timeout+0x50>)
 8001a46:	f04f 32ff 	mov.w	r2, #4294967295
 8001a4a:	611a      	str	r2, [r3, #16]
        work.d2 = -1;
 8001a4c:	4b02      	ldr	r3, [pc, #8]	; (8001a58 <isr_timeout+0x50>)
 8001a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a52:	615a      	str	r2, [r3, #20]
        //printf("what!!!!!");
    }
    UNLOCK();
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200000d8 	.word	0x200000d8
 8001a5c:	20000115 	.word	0x20000115
 8001a60:	20000114 	.word	0x20000114

08001a64 <HAL_TIM_PeriodElapsedCallback>:

uint8_t inhome=0;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)//sequence timer. generate per 1ms
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM5)//uss timer, 100khz
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a39      	ldr	r2, [pc, #228]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d104      	bne.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
	  us_Tick++;
 8001a76:	4b39      	ldr	r3, [pc, #228]	; (8001b5c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	4a37      	ldr	r2, [pc, #220]	; (8001b5c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001a7e:	6013      	str	r3, [r2, #0]
//	  if(us_Tick>0xffff0000){us_Tick=0;}

  }

  if(htim->Instance == TIM6)//system timer, 100hz
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a36      	ldr	r2, [pc, #216]	; (8001b60 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d127      	bne.n	8001ada <HAL_TIM_PeriodElapsedCallback+0x76>
  {
	  gTick++;
 8001a8a:	4b36      	ldr	r3, [pc, #216]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	4a34      	ldr	r2, [pc, #208]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001a92:	6013      	str	r3, [r2, #0]
	  if((gTick%10) == 0){Tick_100ms++;}
 8001a94:	4b33      	ldr	r3, [pc, #204]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001a96:	6819      	ldr	r1, [r3, #0]
 8001a98:	4b33      	ldr	r3, [pc, #204]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001a9a:	fba3 2301 	umull	r2, r3, r3, r1
 8001a9e:	08da      	lsrs	r2, r3, #3
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	1aca      	subs	r2, r1, r3
 8001aaa:	2a00      	cmp	r2, #0
 8001aac:	d104      	bne.n	8001ab8 <HAL_TIM_PeriodElapsedCallback+0x54>
 8001aae:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	4a2d      	ldr	r2, [pc, #180]	; (8001b6c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001ab6:	6013      	str	r3, [r2, #0]
	  if((gTick%50) == 0){Tick_500ms++;}
 8001ab8:	4b2a      	ldr	r3, [pc, #168]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4b2c      	ldr	r3, [pc, #176]	; (8001b70 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001abe:	fba3 1302 	umull	r1, r3, r3, r2
 8001ac2:	091b      	lsrs	r3, r3, #4
 8001ac4:	2132      	movs	r1, #50	; 0x32
 8001ac6:	fb01 f303 	mul.w	r3, r1, r3
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d104      	bne.n	8001ada <HAL_TIM_PeriodElapsedCallback+0x76>
 8001ad0:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	4a27      	ldr	r2, [pc, #156]	; (8001b74 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001ad8:	6013      	str	r3, [r2, #0]

  }

  if(htim->Instance == TIM7)//uss timer, 1khz
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a26      	ldr	r2, [pc, #152]	; (8001b78 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d10c      	bne.n	8001afe <HAL_TIM_PeriodElapsedCallback+0x9a>
  {
	  USS_tick++;
 8001ae4:	4b25      	ldr	r3, [pc, #148]	; (8001b7c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	4a24      	ldr	r2, [pc, #144]	; (8001b7c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001aec:	6013      	str	r3, [r2, #0]
	  if(USS_tick>0xffff0000){USS_tick=0;}
 8001aee:	4b23      	ldr	r3, [pc, #140]	; (8001b7c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001af6:	d902      	bls.n	8001afe <HAL_TIM_PeriodElapsedCallback+0x9a>
 8001af8:	4b20      	ldr	r3, [pc, #128]	; (8001b7c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
  }

  if(htim->Instance == TIM9)//uss timer, 1779hz
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a1f      	ldr	r2, [pc, #124]	; (8001b80 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d118      	bne.n	8001b3a <HAL_TIM_PeriodElapsedCallback+0xd6>
  {
	  if(TIR_setData_flag){tick();}
 8001b08:	4b1e      	ldr	r3, [pc, #120]	; (8001b84 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <HAL_TIM_PeriodElapsedCallback+0xb0>
 8001b10:	f000 feba 	bl	8002888 <tick>
	  if(isr_timeout_flag){isr_timeout_counter++;}
 8001b14:	4b1c      	ldr	r3, [pc, #112]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <HAL_TIM_PeriodElapsedCallback+0xc4>
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	3301      	adds	r3, #1
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001b26:	701a      	strb	r2, [r3, #0]

	  if(isr_timeout_counter>1)//  
 8001b28:	4b18      	ldr	r3, [pc, #96]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d904      	bls.n	8001b3a <HAL_TIM_PeriodElapsedCallback+0xd6>
	  {
		  isr_timeout_counter = 0;
 8001b30:	4b16      	ldr	r3, [pc, #88]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
		  isr_timeout();
 8001b36:	f7ff ff67 	bl	8001a08 <isr_timeout>
	  }
  }

  if(htim->Instance == TIM14)//IR NEC timer, 1Mhz
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a14      	ldr	r2, [pc, #80]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d104      	bne.n	8001b4e <HAL_TIM_PeriodElapsedCallback+0xea>
  {
	  IR_NEC_Tick+=4;
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	3304      	adds	r3, #4
 8001b4a:	4a12      	ldr	r2, [pc, #72]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001b4c:	6013      	str	r3, [r2, #0]
  }
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40000c00 	.word	0x40000c00
 8001b5c:	200000f0 	.word	0x200000f0
 8001b60:	40001000 	.word	0x40001000
 8001b64:	200000f4 	.word	0x200000f4
 8001b68:	cccccccd 	.word	0xcccccccd
 8001b6c:	200000fc 	.word	0x200000fc
 8001b70:	51eb851f 	.word	0x51eb851f
 8001b74:	20000100 	.word	0x20000100
 8001b78:	40001400 	.word	0x40001400
 8001b7c:	20000578 	.word	0x20000578
 8001b80:	40014000 	.word	0x40014000
 8001b84:	2000010c 	.word	0x2000010c
 8001b88:	20000115 	.word	0x20000115
 8001b8c:	20000114 	.word	0x20000114
 8001b90:	40002000 	.word	0x40002000
 8001b94:	20000110 	.word	0x20000110

08001b98 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == USS_Data1_Pin) {
 8001ba2:	88fb      	ldrh	r3, [r7, #6]
 8001ba4:	2b40      	cmp	r3, #64	; 0x40
 8001ba6:	d107      	bne.n	8001bb8 <HAL_GPIO_EXTI_Callback+0x20>
    	USS_end[0] = us_Tick;
 8001ba8:	4b2e      	ldr	r3, [pc, #184]	; (8001c64 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b2e      	ldr	r3, [pc, #184]	; (8001c68 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001bb0:	601a      	str	r2, [r3, #0]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001bb2:	482e      	ldr	r0, [pc, #184]	; (8001c6c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001bb4:	f006 fac4 	bl	8008140 <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data2_Pin) {
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bbe:	d107      	bne.n	8001bd0 <HAL_GPIO_EXTI_Callback+0x38>
    	USS_end[1] = us_Tick;
 8001bc0:	4b28      	ldr	r3, [pc, #160]	; (8001c64 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b28      	ldr	r3, [pc, #160]	; (8001c68 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001bc8:	605a      	str	r2, [r3, #4]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001bca:	4828      	ldr	r0, [pc, #160]	; (8001c6c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001bcc:	f006 fab8 	bl	8008140 <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data3_Pin) {
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001bd6:	d107      	bne.n	8001be8 <HAL_GPIO_EXTI_Callback+0x50>
    	USS_end[2] = us_Tick;
 8001bd8:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4b22      	ldr	r3, [pc, #136]	; (8001c68 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001be0:	609a      	str	r2, [r3, #8]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001be2:	4822      	ldr	r0, [pc, #136]	; (8001c6c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001be4:	f006 faac 	bl	8008140 <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data4_Pin) {
 8001be8:	88fb      	ldrh	r3, [r7, #6]
 8001bea:	2b04      	cmp	r3, #4
 8001bec:	d107      	bne.n	8001bfe <HAL_GPIO_EXTI_Callback+0x66>
    	USS_end[3] = us_Tick;
 8001bee:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	4b1c      	ldr	r3, [pc, #112]	; (8001c68 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001bf6:	60da      	str	r2, [r3, #12]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001bf8:	481c      	ldr	r0, [pc, #112]	; (8001c6c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001bfa:	f006 faa1 	bl	8008140 <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data5_Pin) {
 8001bfe:	88fb      	ldrh	r3, [r7, #6]
 8001c00:	2b80      	cmp	r3, #128	; 0x80
 8001c02:	d107      	bne.n	8001c14 <HAL_GPIO_EXTI_Callback+0x7c>
    	USS_end[4] = us_Tick;
 8001c04:	4b17      	ldr	r3, [pc, #92]	; (8001c64 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001c0c:	611a      	str	r2, [r3, #16]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001c0e:	4817      	ldr	r0, [pc, #92]	; (8001c6c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001c10:	f006 fa96 	bl	8008140 <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data6_Pin) {
 8001c14:	88fb      	ldrh	r3, [r7, #6]
 8001c16:	2b08      	cmp	r3, #8
 8001c18:	d107      	bne.n	8001c2a <HAL_GPIO_EXTI_Callback+0x92>
    	USS_end[5] = us_Tick;
 8001c1a:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001c22:	615a      	str	r2, [r3, #20]
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001c24:	4811      	ldr	r0, [pc, #68]	; (8001c6c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001c26:	f006 fa8b 	bl	8008140 <HAL_TIM_Base_Stop_IT>
    }



    if(GPIO_Pin == evt_rxpin_Pin){ //check interrupt for specific pin
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c30:	d113      	bne.n	8001c5a <HAL_GPIO_EXTI_Callback+0xc2>
            if(HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){	isr_rise(); }//high edge
 8001c32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c36:	480e      	ldr	r0, [pc, #56]	; (8001c70 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001c38:	f005 f844 	bl	8006cc4 <HAL_GPIO_ReadPin>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_GPIO_EXTI_Callback+0xae>
 8001c42:	f7ff fd8d 	bl	8001760 <isr_rise>
             if(!HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){ isr_fall();}//low edge
 8001c46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c4a:	4809      	ldr	r0, [pc, #36]	; (8001c70 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001c4c:	f005 f83a 	bl	8006cc4 <HAL_GPIO_ReadPin>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_GPIO_EXTI_Callback+0xc2>
 8001c56:	f7ff f993 	bl	8000f80 <isr_fall>
        }
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200000f0 	.word	0x200000f0
 8001c68:	20000560 	.word	0x20000560
 8001c6c:	200002c0 	.word	0x200002c0
 8001c70:	40021000 	.word	0x40021000

08001c74 <parsePmm>:
//        can->reset();
    sendCan(5001, packit, 8, 1);
}

void parsePmm(uint8_t *msg)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x / air,uv,relay state/ Battery */
    battery = msg[7];
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3307      	adds	r3, #7
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	461a      	mov	r2, r3
 8001c84:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <parsePmm+0x5c>)
 8001c86:	601a      	str	r2, [r3, #0]
    sensor_state->air_purifier = (msg[6]&128)>>7;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3306      	adds	r3, #6
 8001c8c:	781a      	ldrb	r2, [r3, #0]
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <parsePmm+0x60>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	09d2      	lsrs	r2, r2, #7
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	74da      	strb	r2, [r3, #19]
    sensor_state->uv = (msg[6]&64)>>6;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3306      	adds	r3, #6
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	119b      	asrs	r3, r3, #6
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <parsePmm+0x60>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f002 0201 	and.w	r2, r2, #1
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	749a      	strb	r2, [r3, #18]
    sensor_state->relay = (msg[6]&32)>>5;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3306      	adds	r3, #6
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	115b      	asrs	r3, r3, #5
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <parsePmm+0x60>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f002 0201 	and.w	r2, r2, #1
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	745a      	strb	r2, [r3, #17]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	20000144 	.word	0x20000144
 8001cd4:	20000140 	.word	0x20000140

08001cd8 <parseTop>:


void parseTop(uint8_t *msg)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x /touch sensor/PIR */
    for(int i=0; i<6; i++)
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	e012      	b.n	8001d0c <parseTop+0x34>
        pir[i] = (msg[7]>>i)&1; // back is 0
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3307      	adds	r3, #7
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	461a      	mov	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	fa42 f303 	asr.w	r3, r2, r3
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	b2d9      	uxtb	r1, r3
 8001cfc:	4a0a      	ldr	r2, [pc, #40]	; (8001d28 <parseTop+0x50>)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	4413      	add	r3, r2
 8001d02:	460a      	mov	r2, r1
 8001d04:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<6; i++)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2b05      	cmp	r3, #5
 8001d10:	dde9      	ble.n	8001ce6 <parseTop+0xe>
    touch = msg[6];
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	799a      	ldrb	r2, [r3, #6]
 8001d16:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <parseTop+0x54>)
 8001d18:	701a      	strb	r2, [r3, #0]
}
 8001d1a:	bf00      	nop
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000138 	.word	0x20000138
 8001d2c:	20000135 	.word	0x20000135

08001d30 <parseState>:


void parseState(uint8_t *msg)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / charging relay / air,uv on off / speaker / robot state */
    robot_state = msg[7];
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3307      	adds	r3, #7
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	461a      	mov	r2, r3
 8001d40:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <parseState+0x78>)
 8001d42:	601a      	str	r2, [r3, #0]
    air_sw = (msg[5] & 128)>>7;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3305      	adds	r3, #5
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	09db      	lsrs	r3, r3, #7
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	4b17      	ldr	r3, [pc, #92]	; (8001dac <parseState+0x7c>)
 8001d50:	701a      	strb	r2, [r3, #0]
    uv_sw = (msg[5] & 64)>>6;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3305      	adds	r3, #5
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	119b      	asrs	r3, r3, #6
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <parseState+0x80>)
 8001d64:	701a      	strb	r2, [r3, #0]
    charge_relay_sw = (msg[4] & 128)>>7;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	3304      	adds	r3, #4
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	09db      	lsrs	r3, r3, #7
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <parseState+0x84>)
 8001d72:	701a      	strb	r2, [r3, #0]
    charger_sw = (msg[4] & 64)>>6;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3304      	adds	r3, #4
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	119b      	asrs	r3, r3, #6
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <parseState+0x88>)
 8001d86:	701a      	strb	r2, [r3, #0]
    check_docking_sig = (msg[4] & 32)>>5;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	115b      	asrs	r3, r3, #5
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	b2da      	uxtb	r2, r3
 8001d98:	4b08      	ldr	r3, [pc, #32]	; (8001dbc <parseState+0x8c>)
 8001d9a:	701a      	strb	r2, [r3, #0]
    //fan_duty = msg[3] / 100.0;
    //controlFan(air_sw);
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	2000012c 	.word	0x2000012c
 8001dac:	20000130 	.word	0x20000130
 8001db0:	20000131 	.word	0x20000131
 8001db4:	20000132 	.word	0x20000132
 8001db8:	20000133 	.word	0x20000133
 8001dbc:	20000134 	.word	0x20000134

08001dc0 <controlMotor>:

void controlMotor()
{
 8001dc0:	b598      	push	{r3, r4, r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
    static int count = 0;
    if(motor_sw)
 8001dc4:	4b35      	ldr	r3, [pc, #212]	; (8001e9c <controlMotor+0xdc>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d060      	beq.n	8001e8e <controlMotor+0xce>
    {
        if(motor_disable_flag)
 8001dcc:	4b34      	ldr	r3, [pc, #208]	; (8001ea0 <controlMotor+0xe0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <controlMotor+0x1e>
        {
            enable();
 8001dd4:	f002 f892 	bl	8003efc <enable>
            motor_disable_flag = 0;
 8001dd8:	4b31      	ldr	r3, [pc, #196]	; (8001ea0 <controlMotor+0xe0>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
        }
        if(motor_break == 1)
 8001dde:	4b31      	ldr	r3, [pc, #196]	; (8001ea4 <controlMotor+0xe4>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d11e      	bne.n	8001e24 <controlMotor+0x64>
        {
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 8001de6:	4b30      	ldr	r3, [pc, #192]	; (8001ea8 <controlMotor+0xe8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe feb3 	bl	8000b5c <__aeabi_d2iz>
 8001df6:	4603      	mov	r3, r0
 8001df8:	b21c      	sxth	r4, r3
 8001dfa:	4b2b      	ldr	r3, [pc, #172]	; (8001ea8 <controlMotor+0xe8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001e02:	4610      	mov	r0, r2
 8001e04:	4619      	mov	r1, r3
 8001e06:	f7fe fea9 	bl	8000b5c <__aeabi_d2iz>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	b21b      	sxth	r3, r3
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4620      	mov	r0, r4
 8001e12:	f002 fa13 	bl	800423c <control>
            motor_break = 2;
 8001e16:	4b23      	ldr	r3, [pc, #140]	; (8001ea4 <controlMotor+0xe4>)
 8001e18:	2202      	movs	r2, #2
 8001e1a:	601a      	str	r2, [r3, #0]
            count = 0;
 8001e1c:	4b23      	ldr	r3, [pc, #140]	; (8001eac <controlMotor+0xec>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
    else
    {
        disable();
        motor_disable_flag = 1;
    }
}
 8001e22:	e039      	b.n	8001e98 <controlMotor+0xd8>
        else if(motor_break == 2)
 8001e24:	4b1f      	ldr	r3, [pc, #124]	; (8001ea4 <controlMotor+0xe4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d124      	bne.n	8001e76 <controlMotor+0xb6>
            count ++;
 8001e2c:	4b1f      	ldr	r3, [pc, #124]	; (8001eac <controlMotor+0xec>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	3301      	adds	r3, #1
 8001e32:	4a1e      	ldr	r2, [pc, #120]	; (8001eac <controlMotor+0xec>)
 8001e34:	6013      	str	r3, [r2, #0]
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 8001e36:	4b1c      	ldr	r3, [pc, #112]	; (8001ea8 <controlMotor+0xe8>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
 8001e42:	f7fe fe8b 	bl	8000b5c <__aeabi_d2iz>
 8001e46:	4603      	mov	r3, r0
 8001e48:	b21c      	sxth	r4, r3
 8001e4a:	4b17      	ldr	r3, [pc, #92]	; (8001ea8 <controlMotor+0xe8>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001e52:	4610      	mov	r0, r2
 8001e54:	4619      	mov	r1, r3
 8001e56:	f7fe fe81 	bl	8000b5c <__aeabi_d2iz>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4620      	mov	r0, r4
 8001e62:	f002 f9eb 	bl	800423c <control>
            if(count == 20)
 8001e66:	4b11      	ldr	r3, [pc, #68]	; (8001eac <controlMotor+0xec>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b14      	cmp	r3, #20
 8001e6c:	d114      	bne.n	8001e98 <controlMotor+0xd8>
                motor_break = 3;
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ea4 <controlMotor+0xe4>)
 8001e70:	2203      	movs	r2, #3
 8001e72:	601a      	str	r2, [r3, #0]
}
 8001e74:	e010      	b.n	8001e98 <controlMotor+0xd8>
        else if(motor_break == 3)
 8001e76:	4b0b      	ldr	r3, [pc, #44]	; (8001ea4 <controlMotor+0xe4>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2b03      	cmp	r3, #3
 8001e7c:	d10c      	bne.n	8001e98 <controlMotor+0xd8>
            control(0,0);
 8001e7e:	2100      	movs	r1, #0
 8001e80:	2000      	movs	r0, #0
 8001e82:	f002 f9db 	bl	800423c <control>
            count = 0;
 8001e86:	4b09      	ldr	r3, [pc, #36]	; (8001eac <controlMotor+0xec>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
}
 8001e8c:	e004      	b.n	8001e98 <controlMotor+0xd8>
        disable();
 8001e8e:	f002 f899 	bl	8003fc4 <disable>
        motor_disable_flag = 1;
 8001e92:	4b03      	ldr	r3, [pc, #12]	; (8001ea0 <controlMotor+0xe0>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	bd98      	pop	{r3, r4, r7, pc}
 8001e9c:	20000000 	.word	0x20000000
 8001ea0:	20000128 	.word	0x20000128
 8001ea4:	20000124 	.word	0x20000124
 8001ea8:	20000150 	.word	0x20000150
 8001eac:	20000154 	.word	0x20000154

08001eb0 <toRPM>:


int toRPM()
{
 8001eb0:	b5b0      	push	{r4, r5, r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
    motor->cmd_motor_rpm_right = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v + (WHEEL_DISTANCE/2)*motor->cmd_w);
 8001eb4:	4b28      	ldr	r3, [pc, #160]	; (8001f58 <toRPM+0xa8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001ebc:	4b26      	ldr	r3, [pc, #152]	; (8001f58 <toRPM+0xa8>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001ec4:	a320      	add	r3, pc, #128	; (adr r3, 8001f48 <toRPM+0x98>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fbad 	bl	8000628 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4620      	mov	r0, r4
 8001ed4:	4629      	mov	r1, r5
 8001ed6:	f7fe f9f1 	bl	80002bc <__adddf3>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	4610      	mov	r0, r2
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	; (8001f58 <toRPM+0xa8>)
 8001ee4:	681c      	ldr	r4, [r3, #0]
 8001ee6:	a31a      	add	r3, pc, #104	; (adr r3, 8001f50 <toRPM+0xa0>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	f7fe fb9c 	bl	8000628 <__aeabi_dmul>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	e9c4 2302 	strd	r2, r3, [r4, #8]
    motor->cmd_motor_rpm_left = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v - (WHEEL_DISTANCE/2)*motor->cmd_w);
 8001ef8:	4b17      	ldr	r3, [pc, #92]	; (8001f58 <toRPM+0xa8>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001f00:	4b15      	ldr	r3, [pc, #84]	; (8001f58 <toRPM+0xa8>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001f08:	a30f      	add	r3, pc, #60	; (adr r3, 8001f48 <toRPM+0x98>)
 8001f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0e:	f7fe fb8b 	bl	8000628 <__aeabi_dmul>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4620      	mov	r0, r4
 8001f18:	4629      	mov	r1, r5
 8001f1a:	f7fe f9cd 	bl	80002b8 <__aeabi_dsub>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	4610      	mov	r0, r2
 8001f24:	4619      	mov	r1, r3
 8001f26:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <toRPM+0xa8>)
 8001f28:	681c      	ldr	r4, [r3, #0]
 8001f2a:	a309      	add	r3, pc, #36	; (adr r3, 8001f50 <toRPM+0xa0>)
 8001f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f30:	f7fe fb7a 	bl	8000628 <__aeabi_dmul>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	e9c4 2300 	strd	r2, r3, [r4]
    return 0;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	bdb0      	pop	{r4, r5, r7, pc}
 8001f42:	bf00      	nop
 8001f44:	f3af 8000 	nop.w
 8001f48:	0e560419 	.word	0x0e560419
 8001f4c:	3fcdb22d 	.word	0x3fcdb22d
 8001f50:	31bcaa49 	.word	0x31bcaa49
 8001f54:	40625d31 	.word	0x40625d31
 8001f58:	20000150 	.word	0x20000150

08001f5c <parseCmdvel>:

void parseCmdvel(uint8_t *msg)
{
 8001f5c:	b590      	push	{r4, r7, lr}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
    /*cmd_v lower/cmd_v upper/cmd_w lower/cmd_w upper/ x / x / x / x */
    int16_t temp;
    temp = ((int16_t)msg[0]|(int16_t)msg[1]<<8);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	b21a      	sxth	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	021b      	lsls	r3, r3, #8
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	4313      	orrs	r3, r2
 8001f76:	81fb      	strh	r3, [r7, #14]
    motor->cmd_v = (double)temp/SIGNIFICANT_FIGURES;
 8001f78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7fe fae9 	bl	8000554 <__aeabi_i2d>
 8001f82:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <parseCmdvel+0x8c>)
 8001f84:	681c      	ldr	r4, [r3, #0]
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	4b18      	ldr	r3, [pc, #96]	; (8001fec <parseCmdvel+0x90>)
 8001f8c:	f7fe fc76 	bl	800087c <__aeabi_ddiv>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	e9c4 2308 	strd	r2, r3, [r4, #32]
    temp = ((int16_t)msg[2]|(int16_t)msg[3]<<8);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	b21a      	sxth	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3303      	adds	r3, #3
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	021b      	lsls	r3, r3, #8
 8001fa8:	b21b      	sxth	r3, r3
 8001faa:	4313      	orrs	r3, r2
 8001fac:	81fb      	strh	r3, [r7, #14]
    motor->cmd_w = (double)temp/SIGNIFICANT_FIGURES;
 8001fae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7fe face 	bl	8000554 <__aeabi_i2d>
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	; (8001fe8 <parseCmdvel+0x8c>)
 8001fba:	681c      	ldr	r4, [r3, #0]
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <parseCmdvel+0x90>)
 8001fc2:	f7fe fc5b 	bl	800087c <__aeabi_ddiv>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
    motor_sw = msg[4];
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	791a      	ldrb	r2, [r3, #4]
 8001fd2:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <parseCmdvel+0x94>)
 8001fd4:	701a      	strb	r2, [r3, #0]
    toRPM();
 8001fd6:	f7ff ff6b 	bl	8001eb0 <toRPM>
    motor_break = 1;
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <parseCmdvel+0x98>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd90      	pop	{r4, r7, pc}
 8001fe8:	20000150 	.word	0x20000150
 8001fec:	40590000 	.word	0x40590000
 8001ff0:	20000000 	.word	0x20000000
 8001ff4:	20000124 	.word	0x20000124

08001ff8 <sendEnc>:



void sendEnc(int id)
{
 8001ff8:	b590      	push	{r4, r7, lr}
 8001ffa:	b087      	sub	sp, #28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
    /*enc_v lower/enc_v upper/enc_w lower/enc_w upper/Undefined/Undefined/Undefined/Undefined*/
    char packit[8];
    int index=0;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]

    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES)) & 0xff;
 8002004:	4b5f      	ldr	r3, [pc, #380]	; (8002184 <sendEnc+0x18c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800200c:	f04f 0200 	mov.w	r2, #0
 8002010:	4b5d      	ldr	r3, [pc, #372]	; (8002188 <sendEnc+0x190>)
 8002012:	f7fe fb09 	bl	8000628 <__aeabi_dmul>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f7fe fd9d 	bl	8000b5c <__aeabi_d2iz>
 8002022:	4603      	mov	r3, r0
 8002024:	b219      	sxth	r1, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	1c5a      	adds	r2, r3, #1
 800202a:	617a      	str	r2, [r7, #20]
 800202c:	b2ca      	uxtb	r2, r1
 800202e:	3318      	adds	r3, #24
 8002030:	443b      	add	r3, r7
 8002032:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES))>>8 & 0xff;
 8002036:	4b53      	ldr	r3, [pc, #332]	; (8002184 <sendEnc+0x18c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	4b51      	ldr	r3, [pc, #324]	; (8002188 <sendEnc+0x190>)
 8002044:	f7fe faf0 	bl	8000628 <__aeabi_dmul>
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	4610      	mov	r0, r2
 800204e:	4619      	mov	r1, r3
 8002050:	f7fe fd84 	bl	8000b5c <__aeabi_d2iz>
 8002054:	4603      	mov	r3, r0
 8002056:	b21b      	sxth	r3, r3
 8002058:	121b      	asrs	r3, r3, #8
 800205a:	b219      	sxth	r1, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	617a      	str	r2, [r7, #20]
 8002062:	b2ca      	uxtb	r2, r1
 8002064:	3318      	adds	r3, #24
 8002066:	443b      	add	r3, r7
 8002068:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES)) & 0xff;
 800206c:	4b45      	ldr	r3, [pc, #276]	; (8002184 <sendEnc+0x18c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	4b43      	ldr	r3, [pc, #268]	; (8002188 <sendEnc+0x190>)
 800207a:	f7fe fad5 	bl	8000628 <__aeabi_dmul>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4610      	mov	r0, r2
 8002084:	4619      	mov	r1, r3
 8002086:	f7fe fd69 	bl	8000b5c <__aeabi_d2iz>
 800208a:	4603      	mov	r3, r0
 800208c:	b219      	sxth	r1, r3
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	617a      	str	r2, [r7, #20]
 8002094:	b2ca      	uxtb	r2, r1
 8002096:	3318      	adds	r3, #24
 8002098:	443b      	add	r3, r7
 800209a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES))>>8 & 0xff;
 800209e:	4b39      	ldr	r3, [pc, #228]	; (8002184 <sendEnc+0x18c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	4b37      	ldr	r3, [pc, #220]	; (8002188 <sendEnc+0x190>)
 80020ac:	f7fe fabc 	bl	8000628 <__aeabi_dmul>
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	4610      	mov	r0, r2
 80020b6:	4619      	mov	r1, r3
 80020b8:	f7fe fd50 	bl	8000b5c <__aeabi_d2iz>
 80020bc:	4603      	mov	r3, r0
 80020be:	b21b      	sxth	r3, r3
 80020c0:	121b      	asrs	r3, r3, #8
 80020c2:	b219      	sxth	r1, r3
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	1c5a      	adds	r2, r3, #1
 80020c8:	617a      	str	r2, [r7, #20]
 80020ca:	b2ca      	uxtb	r2, r1
 80020cc:	3318      	adds	r3, #24
 80020ce:	443b      	add	r3, r7
 80020d0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= (sensor_state->motor[1]<<1) | sensor_state->motor[0];
 80020d4:	4b2d      	ldr	r3, [pc, #180]	; (800218c <sendEnc+0x194>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	7c1b      	ldrb	r3, [r3, #16]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	b25a      	sxtb	r2, r3
 80020de:	4b2b      	ldr	r3, [pc, #172]	; (800218c <sendEnc+0x194>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	7bdb      	ldrb	r3, [r3, #15]
 80020e4:	b25b      	sxtb	r3, r3
 80020e6:	4313      	orrs	r3, r2
 80020e8:	b259      	sxtb	r1, r3
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	1c5a      	adds	r2, r3, #1
 80020ee:	617a      	str	r2, [r7, #20]
 80020f0:	b2ca      	uxtb	r2, r1
 80020f2:	3318      	adds	r3, #24
 80020f4:	443b      	add	r3, r7
 80020f6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->RCURR * 100;
 80020fa:	4b22      	ldr	r3, [pc, #136]	; (8002184 <sendEnc+0x18c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	4b20      	ldr	r3, [pc, #128]	; (8002188 <sendEnc+0x190>)
 8002108:	f7fe fa8e 	bl	8000628 <__aeabi_dmul>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4610      	mov	r0, r2
 8002112:	4619      	mov	r1, r3
 8002114:	697c      	ldr	r4, [r7, #20]
 8002116:	1c63      	adds	r3, r4, #1
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	f7fe fd47 	bl	8000bac <__aeabi_d2uiz>
 800211e:	4603      	mov	r3, r0
 8002120:	b2da      	uxtb	r2, r3
 8002122:	f104 0318 	add.w	r3, r4, #24
 8002126:	443b      	add	r3, r7
 8002128:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->LCURR * 100;
 800212c:	4b15      	ldr	r3, [pc, #84]	; (8002184 <sendEnc+0x18c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	4b13      	ldr	r3, [pc, #76]	; (8002188 <sendEnc+0x190>)
 800213a:	f7fe fa75 	bl	8000628 <__aeabi_dmul>
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	4610      	mov	r0, r2
 8002144:	4619      	mov	r1, r3
 8002146:	697c      	ldr	r4, [r7, #20]
 8002148:	1c63      	adds	r3, r4, #1
 800214a:	617b      	str	r3, [r7, #20]
 800214c:	f7fe fd2e 	bl	8000bac <__aeabi_d2uiz>
 8002150:	4603      	mov	r3, r0
 8002152:	b2da      	uxtb	r2, r3
 8002154:	f104 0318 	add.w	r3, r4, #24
 8002158:	443b      	add	r3, r7
 800215a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]=0;
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	617a      	str	r2, [r7, #20]
 8002164:	3318      	adds	r3, #24
 8002166:	443b      	add	r3, r7
 8002168:	2200      	movs	r2, #0
 800216a:	f803 2c0c 	strb.w	r2, [r3, #-12]

    sendCan(id, packit, 8, 1);//test
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f107 010c 	add.w	r1, r7, #12
 8002174:	2301      	movs	r3, #1
 8002176:	2208      	movs	r2, #8
 8002178:	f000 fe2a 	bl	8002dd0 <sendCan>
}
 800217c:	bf00      	nop
 800217e:	371c      	adds	r7, #28
 8002180:	46bd      	mov	sp, r7
 8002182:	bd90      	pop	{r4, r7, pc}
 8002184:	20000150 	.word	0x20000150
 8002188:	40590000 	.word	0x40590000
 800218c:	20000140 	.word	0x20000140

08002190 <toVW>:


int toVW(void)
{
 8002190:	b598      	push	{r3, r4, r7, lr}
 8002192:	af00      	add	r7, sp, #0

    motor->real_motor_rpm_left=(double)motor->LRPM;
 8002194:	4b2c      	ldr	r3, [pc, #176]	; (8002248 <toVW+0xb8>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800219c:	4a2a      	ldr	r2, [pc, #168]	; (8002248 <toVW+0xb8>)
 800219e:	6814      	ldr	r4, [r2, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe f9d7 	bl	8000554 <__aeabi_i2d>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	e9c4 2304 	strd	r2, r3, [r4, #16]
    motor->real_motor_rpm_right=(double)motor->RRPM;
 80021ae:	4b26      	ldr	r3, [pc, #152]	; (8002248 <toVW+0xb8>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80021b6:	4a24      	ldr	r2, [pc, #144]	; (8002248 <toVW+0xb8>)
 80021b8:	6814      	ldr	r4, [r2, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe f9ca 	bl	8000554 <__aeabi_i2d>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	e9c4 2306 	strd	r2, r3, [r4, #24]

    motor->real_v = (motor->real_motor_rpm_left+motor->real_motor_rpm_right)*(Math_PI*WHEEL_RADIUS/60);
 80021c8:	4b1f      	ldr	r3, [pc, #124]	; (8002248 <toVW+0xb8>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80021d0:	4b1d      	ldr	r3, [pc, #116]	; (8002248 <toVW+0xb8>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80021d8:	f7fe f870 	bl	80002bc <__adddf3>
 80021dc:	4602      	mov	r2, r0
 80021de:	460b      	mov	r3, r1
 80021e0:	4610      	mov	r0, r2
 80021e2:	4619      	mov	r1, r3
 80021e4:	4b18      	ldr	r3, [pc, #96]	; (8002248 <toVW+0xb8>)
 80021e6:	681c      	ldr	r4, [r3, #0]
 80021e8:	a313      	add	r3, pc, #76	; (adr r3, 8002238 <toVW+0xa8>)
 80021ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ee:	f7fe fa1b 	bl	8000628 <__aeabi_dmul>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
    motor->real_w = (motor->real_motor_rpm_right-motor->real_motor_rpm_left)*((Math_PI*WHEEL_RADIUS)/(30*WHEEL_DISTANCE));
 80021fa:	4b13      	ldr	r3, [pc, #76]	; (8002248 <toVW+0xb8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002202:	4b11      	ldr	r3, [pc, #68]	; (8002248 <toVW+0xb8>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800220a:	f7fe f855 	bl	80002b8 <__aeabi_dsub>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <toVW+0xb8>)
 8002218:	681c      	ldr	r4, [r3, #0]
 800221a:	a309      	add	r3, pc, #36	; (adr r3, 8002240 <toVW+0xb0>)
 800221c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002220:	f7fe fa02 	bl	8000628 <__aeabi_dmul>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
    return 0;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	bd98      	pop	{r3, r4, r7, pc}
 8002232:	bf00      	nop
 8002234:	f3af 8000 	nop.w
 8002238:	306c65e9 	.word	0x306c65e9
 800223c:	3f6be16e 	.word	0x3f6be16e
 8002240:	5313b470 	.word	0x5313b470
 8002244:	3f8e0b32 	.word	0x3f8e0b32
 8002248:	20000150 	.word	0x20000150

0800224c <parseEnc>:


void parseEnc(uint8_t *msg)
{
 800224c:	b590      	push	{r4, r7, lr}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
    /*PID(216)/Motor1 status/Motor1 rpm lower/Motor1 rpm upper/Motor2 status/Motor2 rpm lower/Motor2 rpm upper/temperature(deg)*/
    if(msg[0]==PID_PNT_MONITOR)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2bd8      	cmp	r3, #216	; 0xd8
 800225a:	d136      	bne.n	80022ca <parseEnc+0x7e>
    {

        motor->LRPM=((int16_t)msg[2] | ((int16_t)msg[3]<<8));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	3302      	adds	r3, #2
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	b219      	sxth	r1, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3303      	adds	r3, #3
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	b21a      	sxth	r2, r3
 800226e:	4b34      	ldr	r3, [pc, #208]	; (8002340 <parseEnc+0xf4>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	b212      	sxth	r2, r2
 8002276:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        motor->RRPM=((int16_t)msg[5] | ((int16_t)msg[6]<<8));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3305      	adds	r3, #5
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	b219      	sxth	r1, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	3306      	adds	r3, #6
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	021b      	lsls	r3, r3, #8
 800228a:	b21a      	sxth	r2, r3
 800228c:	4b2c      	ldr	r3, [pc, #176]	; (8002340 <parseEnc+0xf4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	b212      	sxth	r2, r2
 8002294:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        motor->LRPM=-1*(motor->LRPM);
 8002298:	4b29      	ldr	r3, [pc, #164]	; (8002340 <parseEnc+0xf4>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	425b      	negs	r3, r3
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	4b26      	ldr	r3, [pc, #152]	; (8002340 <parseEnc+0xf4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b212      	sxth	r2, r2
 80022ac:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        sensor_state->motor[0] = msg[1];
 80022b0:	4b24      	ldr	r3, [pc, #144]	; (8002344 <parseEnc+0xf8>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	7852      	ldrb	r2, [r2, #1]
 80022b8:	73da      	strb	r2, [r3, #15]
        sensor_state->motor[1] = msg[4];
 80022ba:	4b22      	ldr	r3, [pc, #136]	; (8002344 <parseEnc+0xf8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	7912      	ldrb	r2, [r2, #4]
 80022c2:	741a      	strb	r2, [r3, #16]

        toVW();
 80022c4:	f7ff ff64 	bl	8002190 <toVW>
    }
    else if(msg[0]==PID_MAIN_DATA2)
    {
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
    }
}
 80022c8:	e036      	b.n	8002338 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2bc1      	cmp	r3, #193	; 0xc1
 80022d0:	d117      	bne.n	8002302 <parseEnc+0xb6>
        motor->RCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3304      	adds	r3, #4
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	461a      	mov	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	3305      	adds	r3, #5
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	021b      	lsls	r3, r3, #8
 80022e2:	4313      	orrs	r3, r2
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fe f935 	bl	8000554 <__aeabi_i2d>
 80022ea:	4b15      	ldr	r3, [pc, #84]	; (8002340 <parseEnc+0xf4>)
 80022ec:	681c      	ldr	r4, [r3, #0]
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	4b15      	ldr	r3, [pc, #84]	; (8002348 <parseEnc+0xfc>)
 80022f4:	f7fe fac2 	bl	800087c <__aeabi_ddiv>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
}
 8002300:	e01a      	b.n	8002338 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA2)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2bc8      	cmp	r3, #200	; 0xc8
 8002308:	d116      	bne.n	8002338 <parseEnc+0xec>
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3304      	adds	r3, #4
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	461a      	mov	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3305      	adds	r3, #5
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	021b      	lsls	r3, r3, #8
 800231a:	4313      	orrs	r3, r2
 800231c:	4618      	mov	r0, r3
 800231e:	f7fe f919 	bl	8000554 <__aeabi_i2d>
 8002322:	4b07      	ldr	r3, [pc, #28]	; (8002340 <parseEnc+0xf4>)
 8002324:	681c      	ldr	r4, [r3, #0]
 8002326:	f04f 0200 	mov.w	r2, #0
 800232a:	4b07      	ldr	r3, [pc, #28]	; (8002348 <parseEnc+0xfc>)
 800232c:	f7fe faa6 	bl	800087c <__aeabi_ddiv>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	bd90      	pop	{r4, r7, pc}
 8002340:	20000150 	.word	0x20000150
 8002344:	20000140 	.word	0x20000140
 8002348:	40240000 	.word	0x40240000

0800234c <parseEnc114>:

void parseEnc114(uint8_t *msg)
{
 800234c:	b590      	push	{r4, r7, lr}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
        int16_t rrpm,lrpm;
        lrpm = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3304      	adds	r3, #4
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	b21a      	sxth	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3305      	adds	r3, #5
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	021b      	lsls	r3, r3, #8
 8002364:	b21b      	sxth	r3, r3
 8002366:	4313      	orrs	r3, r2
 8002368:	81fb      	strh	r3, [r7, #14]
        rrpm = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3306      	adds	r3, #6
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	b21a      	sxth	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3307      	adds	r3, #7
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	021b      	lsls	r3, r3, #8
 800237a:	b21b      	sxth	r3, r3
 800237c:	4313      	orrs	r3, r2
 800237e:	81bb      	strh	r3, [r7, #12]

        motor->LRPM = (-lrpm) / 10.0;
 8002380:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002384:	425b      	negs	r3, r3
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe f8e4 	bl	8000554 <__aeabi_i2d>
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	4b15      	ldr	r3, [pc, #84]	; (80023e8 <parseEnc114+0x9c>)
 8002392:	f7fe fa73 	bl	800087c <__aeabi_ddiv>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	4914      	ldr	r1, [pc, #80]	; (80023ec <parseEnc114+0xa0>)
 800239c:	680c      	ldr	r4, [r1, #0]
 800239e:	4610      	mov	r0, r2
 80023a0:	4619      	mov	r1, r3
 80023a2:	f7fe fbdb 	bl	8000b5c <__aeabi_d2iz>
 80023a6:	4603      	mov	r3, r0
 80023a8:	b21b      	sxth	r3, r3
 80023aa:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
        motor->RRPM = (rrpm) / 10.0;
 80023ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7fe f8ce 	bl	8000554 <__aeabi_i2d>
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	4b0a      	ldr	r3, [pc, #40]	; (80023e8 <parseEnc114+0x9c>)
 80023be:	f7fe fa5d 	bl	800087c <__aeabi_ddiv>
 80023c2:	4602      	mov	r2, r0
 80023c4:	460b      	mov	r3, r1
 80023c6:	4909      	ldr	r1, [pc, #36]	; (80023ec <parseEnc114+0xa0>)
 80023c8:	680c      	ldr	r4, [r1, #0]
 80023ca:	4610      	mov	r0, r2
 80023cc:	4619      	mov	r1, r3
 80023ce:	f7fe fbc5 	bl	8000b5c <__aeabi_d2iz>
 80023d2:	4603      	mov	r3, r0
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

        toVW();
 80023da:	f7ff fed9 	bl	8002190 <toVW>
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd90      	pop	{r4, r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40240000 	.word	0x40240000
 80023ec:	20000150 	.word	0x20000150

080023f0 <parseState114>:

void parseState114(uint8_t *msg)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
    sensor_state->motor[0] = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3304      	adds	r3, #4
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	b25a      	sxtb	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	3305      	adds	r3, #5
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	021b      	lsls	r3, r3, #8
 8002408:	b25b      	sxtb	r3, r3
 800240a:	4313      	orrs	r3, r2
 800240c:	b25a      	sxtb	r2, r3
 800240e:	4b12      	ldr	r3, [pc, #72]	; (8002458 <parseState114+0x68>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	73da      	strb	r2, [r3, #15]
    sensor_state->motor[1] = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3306      	adds	r3, #6
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	b25a      	sxtb	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3307      	adds	r3, #7
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	021b      	lsls	r3, r3, #8
 8002426:	b25b      	sxtb	r3, r3
 8002428:	4313      	orrs	r3, r2
 800242a:	b25a      	sxtb	r2, r3
 800242c:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <parseState114+0x68>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	741a      	strb	r2, [r3, #16]
    if(!(sensor_state->motor[0] == 0x00 && sensor_state->motor[1] == 0x00))
 8002434:	4b08      	ldr	r3, [pc, #32]	; (8002458 <parseState114+0x68>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	7bdb      	ldrb	r3, [r3, #15]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d104      	bne.n	8002448 <parseState114+0x58>
 800243e:	4b06      	ldr	r3, [pc, #24]	; (8002458 <parseState114+0x68>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	7c1b      	ldrb	r3, [r3, #16]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d003      	beq.n	8002450 <parseState114+0x60>
    {
        reset();
 8002448:	f001 fe0e 	bl	8004068 <reset>
        startMotor();
 800244c:	f001 fd4c 	bl	8003ee8 <startMotor>
    }
}
 8002450:	bf00      	nop
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20000140 	.word	0x20000140

0800245c <spinonce>:
//        ThisThread::sleep_for(131);

}

void spinonce(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08e      	sub	sp, #56	; 0x38
 8002460:	af00      	add	r7, sp, #0

	uint8_t canbuf[8]={10, 20, 30, 40, 50, 60, 70, 80};
 8002462:	4aa0      	ldr	r2, [pc, #640]	; (80026e4 <spinonce+0x288>)
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	e892 0003 	ldmia.w	r2, {r0, r1}
 800246c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t buf[8];
    int index = 0;
 8002470:	2300      	movs	r3, #0
 8002472:	637b      	str	r3, [r7, #52]	; 0x34

    uint32_t CanId = 0;
 8002474:	2300      	movs	r3, #0
 8002476:	633b      	str	r3, [r7, #48]	; 0x30
    uint16_t FDval[4]={0,};
 8002478:	1d3b      	adds	r3, r7, #4
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
	//CanInit(0x100,0x1104);//filter id, mask
    CanInit(0,0);//filter id, mask
 8002480:	2100      	movs	r1, #0
 8002482:	2000      	movs	r0, #0
 8002484:	f000 fc58 	bl	8002d38 <CanInit>


    HAL_Delay(1000);
 8002488:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800248c:	f002 fdae 	bl	8004fec <HAL_Delay>

    //ready_flag = 1;
    start_docking_flag = 0;
 8002490:	4b95      	ldr	r3, [pc, #596]	; (80026e8 <spinonce+0x28c>)
 8002492:	2200      	movs	r2, #0
 8002494:	701a      	strb	r2, [r3, #0]
    check_msg = 0;
 8002496:	4b95      	ldr	r3, [pc, #596]	; (80026ec <spinonce+0x290>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]

    Format format = NEC;
 800249c:	2301      	movs	r3, #1
 800249e:	77fb      	strb	r3, [r7, #31]

    settingMotor();
 80024a0:	f001 fffe 	bl	80044a0 <settingMotor>
    startMotor();
 80024a4:	f001 fd20 	bl	8003ee8 <startMotor>

    TransmitterIR_init();
 80024a8:	f000 f9c8 	bl	800283c <TransmitterIR_init>
    ReceiverIR_init();
 80024ac:	f7fe fd20 	bl	8000ef0 <ReceiverIR_init>
	while(1)
	{



		if(Tick_100ms>FDsen_seq+3) {		//for monitor iteration.
 80024b0:	4b8f      	ldr	r3, [pc, #572]	; (80026f0 <spinonce+0x294>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	1cda      	adds	r2, r3, #3
 80024b6:	4b8f      	ldr	r3, [pc, #572]	; (80026f4 <spinonce+0x298>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d221      	bcs.n	8002502 <spinonce+0xa6>
			FDsen_seq = Tick_100ms;
 80024be:	4b8d      	ldr	r3, [pc, #564]	; (80026f4 <spinonce+0x298>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a8b      	ldr	r2, [pc, #556]	; (80026f0 <spinonce+0x294>)
 80024c4:	6013      	str	r3, [r2, #0]

		    for(int i=0;i<4;i++){
 80024c6:	2300      	movs	r3, #0
 80024c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024ca:	e014      	b.n	80024f6 <spinonce+0x9a>
		    	HAL_ADC_Start(&hadc1);
 80024cc:	488a      	ldr	r0, [pc, #552]	; (80026f8 <spinonce+0x29c>)
 80024ce:	f002 fdf5 	bl	80050bc <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc1, 100);
 80024d2:	2164      	movs	r1, #100	; 0x64
 80024d4:	4888      	ldr	r0, [pc, #544]	; (80026f8 <spinonce+0x29c>)
 80024d6:	f002 fef3 	bl	80052c0 <HAL_ADC_PollForConversion>
				FDval[i] = HAL_ADC_GetValue(&hadc1);
 80024da:	4887      	ldr	r0, [pc, #540]	; (80026f8 <spinonce+0x29c>)
 80024dc:	f002 ff7b 	bl	80053d6 <HAL_ADC_GetValue>
 80024e0:	4603      	mov	r3, r0
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	3338      	adds	r3, #56	; 0x38
 80024ea:	443b      	add	r3, r7
 80024ec:	f823 2c34 	strh.w	r2, [r3, #-52]
		    for(int i=0;i<4;i++){
 80024f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f2:	3301      	adds	r3, #1
 80024f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	dde7      	ble.n	80024cc <spinonce+0x70>
		    }
		    HAL_ADC_Stop(&hadc1);
 80024fc:	487e      	ldr	r0, [pc, #504]	; (80026f8 <spinonce+0x29c>)
 80024fe:	f002 feab 	bl	8005258 <HAL_ADC_Stop>
		  //HAL_Delay(100);


  	}

		if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 8002502:	4b7e      	ldr	r3, [pc, #504]	; (80026fc <spinonce+0x2a0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	1d5a      	adds	r2, r3, #5
 8002508:	4b7a      	ldr	r3, [pc, #488]	; (80026f4 <spinonce+0x298>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d208      	bcs.n	8002522 <spinonce+0xc6>
    		toggle_seq = Tick_100ms;
 8002510:	4b78      	ldr	r3, [pc, #480]	; (80026f4 <spinonce+0x298>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a79      	ldr	r2, [pc, #484]	; (80026fc <spinonce+0x2a0>)
 8002516:	6013      	str	r3, [r2, #0]
    		HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
 8002518:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800251c:	4878      	ldr	r0, [pc, #480]	; (8002700 <spinonce+0x2a4>)
 800251e:	f004 fc02 	bl	8006d26 <HAL_GPIO_TogglePin>
    	}

    	if(gTick>controlmotor_seq+4) {		//about controlmotor do it!!!!!
 8002522:	4b78      	ldr	r3, [pc, #480]	; (8002704 <spinonce+0x2a8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	1d1a      	adds	r2, r3, #4
 8002528:	4b77      	ldr	r3, [pc, #476]	; (8002708 <spinonce+0x2ac>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d209      	bcs.n	8002544 <spinonce+0xe8>
    		controlmotor_seq = gTick;
 8002530:	4b75      	ldr	r3, [pc, #468]	; (8002708 <spinonce+0x2ac>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a73      	ldr	r2, [pc, #460]	; (8002704 <spinonce+0x2a8>)
 8002536:	6013      	str	r3, [r2, #0]
    		//printf("hihi");
    		controlMotor();
 8002538:	f7ff fc42 	bl	8001dc0 <controlMotor>
            sendEnc(CANID3);
 800253c:	f240 70d1 	movw	r0, #2001	; 0x7d1
 8002540:	f7ff fd5a 	bl	8001ff8 <sendEnc>
    	}
    	if(gTick>reqmotor_seq+3) {		//REQ MOTOR
 8002544:	4b71      	ldr	r3, [pc, #452]	; (800270c <spinonce+0x2b0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	1cda      	adds	r2, r3, #3
 800254a:	4b6f      	ldr	r3, [pc, #444]	; (8002708 <spinonce+0x2ac>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d20e      	bcs.n	8002570 <spinonce+0x114>
    		reqmotor_seq = gTick;
 8002552:	4b6d      	ldr	r3, [pc, #436]	; (8002708 <spinonce+0x2ac>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a6d      	ldr	r2, [pc, #436]	; (800270c <spinonce+0x2b0>)
 8002558:	6013      	str	r3, [r2, #0]

    		if((reqmotor_seq%8) == 0){reqEnc();}
 800255a:	4b6c      	ldr	r3, [pc, #432]	; (800270c <spinonce+0x2b0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	2b00      	cmp	r3, #0
 8002564:	d102      	bne.n	800256c <spinonce+0x110>
 8002566:	f001 fdcf 	bl	8004108 <reqEnc>
 800256a:	e001      	b.n	8002570 <spinonce+0x114>
    		else{reqState();}
 800256c:	f001 fe19 	bl	80041a2 <reqState>
    	}



		if((Tick_100ms>sendsensor_seq+5)){
 8002570:	4b67      	ldr	r3, [pc, #412]	; (8002710 <spinonce+0x2b4>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	1d5a      	adds	r2, r3, #5
 8002576:	4b5f      	ldr	r3, [pc, #380]	; (80026f4 <spinonce+0x298>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	f080 808c 	bcs.w	8002698 <spinonce+0x23c>
			sendsensor_seq = Tick_100ms;
 8002580:	4b5c      	ldr	r3, [pc, #368]	; (80026f4 <spinonce+0x298>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a62      	ldr	r2, [pc, #392]	; (8002710 <spinonce+0x2b4>)
 8002586:	6013      	str	r3, [r2, #0]
			for(int i=1;i<7;i++){printf("sonic test %d  ", USSn_DataRead(i));}	printf("\n");
 8002588:	2301      	movs	r3, #1
 800258a:	62bb      	str	r3, [r7, #40]	; 0x28
 800258c:	e00a      	b.n	80025a4 <spinonce+0x148>
 800258e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002590:	f002 fbc6 	bl	8004d20 <USSn_DataRead>
 8002594:	4603      	mov	r3, r0
 8002596:	4619      	mov	r1, r3
 8002598:	485e      	ldr	r0, [pc, #376]	; (8002714 <spinonce+0x2b8>)
 800259a:	f007 ffd7 	bl	800a54c <iprintf>
 800259e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a0:	3301      	adds	r3, #1
 80025a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80025a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a6:	2b06      	cmp	r3, #6
 80025a8:	ddf1      	ble.n	800258e <spinonce+0x132>
 80025aa:	200a      	movs	r0, #10
 80025ac:	f007 ffe6 	bl	800a57c <putchar>
//			while(us_Tick < pre_usTick+30){;}//wait 150us
//			HAL_GPIO_WritePin(USS_Trigger1_GPIO_Port, USS_Trigger1_Pin, RESET);

			//////////////////////////////////////////////

			buf[index++] = 0;
 80025b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	637a      	str	r2, [r7, #52]	; 0x34
 80025b6:	3338      	adds	r3, #56	; 0x38
 80025b8:	443b      	add	r3, r7
 80025ba:	2200      	movs	r2, #0
 80025bc:	f803 2c2c 	strb.w	r2, [r3, #-44]
			buf[index++] = 0;
 80025c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	637a      	str	r2, [r7, #52]	; 0x34
 80025c6:	3338      	adds	r3, #56	; 0x38
 80025c8:	443b      	add	r3, r7
 80025ca:	2200      	movs	r2, #0
 80025cc:	f803 2c2c 	strb.w	r2, [r3, #-44]
			buf[index++] = 0;
 80025d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	637a      	str	r2, [r7, #52]	; 0x34
 80025d6:	3338      	adds	r3, #56	; 0x38
 80025d8:	443b      	add	r3, r7
 80025da:	2200      	movs	r2, #0
 80025dc:	f803 2c2c 	strb.w	r2, [r3, #-44]
			buf[index++] = 0;
 80025e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025e2:	1c5a      	adds	r2, r3, #1
 80025e4:	637a      	str	r2, [r7, #52]	; 0x34
 80025e6:	3338      	adds	r3, #56	; 0x38
 80025e8:	443b      	add	r3, r7
 80025ea:	2200      	movs	r2, #0
 80025ec:	f803 2c2c 	strb.w	r2, [r3, #-44]
			buf[index++] = 0;
 80025f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025f2:	1c5a      	adds	r2, r3, #1
 80025f4:	637a      	str	r2, [r7, #52]	; 0x34
 80025f6:	3338      	adds	r3, #56	; 0x38
 80025f8:	443b      	add	r3, r7
 80025fa:	2200      	movs	r2, #0
 80025fc:	f803 2c2c 	strb.w	r2, [r3, #-44]
			buf[index++] = 0;
 8002600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002602:	1c5a      	adds	r2, r3, #1
 8002604:	637a      	str	r2, [r7, #52]	; 0x34
 8002606:	3338      	adds	r3, #56	; 0x38
 8002608:	443b      	add	r3, r7
 800260a:	2200      	movs	r2, #0
 800260c:	f803 2c2c 	strb.w	r2, [r3, #-44]
			buf[index++] = 0;
 8002610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002612:	1c5a      	adds	r2, r3, #1
 8002614:	637a      	str	r2, [r7, #52]	; 0x34
 8002616:	3338      	adds	r3, #56	; 0x38
 8002618:	443b      	add	r3, r7
 800261a:	2200      	movs	r2, #0
 800261c:	f803 2c2c 	strb.w	r2, [r3, #-44]
			for(int i=0; i<4;i++){
 8002620:	2300      	movs	r3, #0
 8002622:	627b      	str	r3, [r7, #36]	; 0x24
 8002624:	e02b      	b.n	800267e <spinonce+0x222>
				if(FDval[i]>50){buf[index] |= 1<<i+4;}
 8002626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	3338      	adds	r3, #56	; 0x38
 800262c:	443b      	add	r3, r7
 800262e:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002632:	2b32      	cmp	r3, #50	; 0x32
 8002634:	d915      	bls.n	8002662 <spinonce+0x206>
 8002636:	f107 020c 	add.w	r2, r7, #12
 800263a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800263c:	4413      	add	r3, r2
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	b25a      	sxtb	r2, r3
 8002642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002644:	3304      	adds	r3, #4
 8002646:	2101      	movs	r1, #1
 8002648:	fa01 f303 	lsl.w	r3, r1, r3
 800264c:	b25b      	sxtb	r3, r3
 800264e:	4313      	orrs	r3, r2
 8002650:	b25b      	sxtb	r3, r3
 8002652:	b2d9      	uxtb	r1, r3
 8002654:	f107 020c 	add.w	r2, r7, #12
 8002658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800265a:	4413      	add	r3, r2
 800265c:	460a      	mov	r2, r1
 800265e:	701a      	strb	r2, [r3, #0]
 8002660:	e00a      	b.n	8002678 <spinonce+0x21c>
				else {buf[index] |= 0<<i+4;}
 8002662:	f107 020c 	add.w	r2, r7, #12
 8002666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002668:	4413      	add	r3, r2
 800266a:	7819      	ldrb	r1, [r3, #0]
 800266c:	f107 020c 	add.w	r2, r7, #12
 8002670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002672:	4413      	add	r3, r2
 8002674:	460a      	mov	r2, r1
 8002676:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<4;i++){
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	3301      	adds	r3, #1
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	2b03      	cmp	r3, #3
 8002682:	ddd0      	ble.n	8002626 <spinonce+0x1ca>
			}
			//buf[index] = 0;
			sendCan(2002, buf, 8, 1);//test
 8002684:	f107 010c 	add.w	r1, r7, #12
 8002688:	2301      	movs	r3, #1
 800268a:	2208      	movs	r2, #8
 800268c:	f240 70d2 	movw	r0, #2002	; 0x7d2
 8002690:	f000 fb9e 	bl	8002dd0 <sendCan>
			index = 0;
 8002694:	2300      	movs	r3, #0
 8002696:	637b      	str	r3, [r7, #52]	; 0x34

		}

		if(FLAG_RxCplt){
 8002698:	4b1f      	ldr	r3, [pc, #124]	; (8002718 <spinonce+0x2bc>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	f43f af07 	beq.w	80024b0 <spinonce+0x54>
    		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
 80026a6:	e00c      	b.n	80026c2 <spinonce+0x266>
 80026a8:	4a1c      	ldr	r2, [pc, #112]	; (800271c <spinonce+0x2c0>)
 80026aa:	6a3b      	ldr	r3, [r7, #32]
 80026ac:	4413      	add	r3, r2
 80026ae:	7819      	ldrb	r1, [r3, #0]
 80026b0:	f107 0214 	add.w	r2, r7, #20
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	4413      	add	r3, r2
 80026b8:	460a      	mov	r2, r1
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	6a3b      	ldr	r3, [r7, #32]
 80026be:	3301      	adds	r3, #1
 80026c0:	623b      	str	r3, [r7, #32]
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	2b07      	cmp	r3, #7
 80026c6:	ddef      	ble.n	80026a8 <spinonce+0x24c>
    		FLAG_RxCplt=0;
 80026c8:	4b13      	ldr	r3, [pc, #76]	; (8002718 <spinonce+0x2bc>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
			if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}
 80026ce:	4b14      	ldr	r3, [pc, #80]	; (8002720 <spinonce+0x2c4>)
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	4b13      	ldr	r3, [pc, #76]	; (8002720 <spinonce+0x2c4>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d924      	bls.n	8002724 <spinonce+0x2c8>
 80026da:	4b11      	ldr	r3, [pc, #68]	; (8002720 <spinonce+0x2c4>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	633b      	str	r3, [r7, #48]	; 0x30
 80026e0:	e023      	b.n	800272a <spinonce+0x2ce>
 80026e2:	bf00      	nop
 80026e4:	0800b54c 	.word	0x0800b54c
 80026e8:	20000149 	.word	0x20000149
 80026ec:	2000014c 	.word	0x2000014c
 80026f0:	20000108 	.word	0x20000108
 80026f4:	200000fc 	.word	0x200000fc
 80026f8:	20000204 	.word	0x20000204
 80026fc:	20000104 	.word	0x20000104
 8002700:	40020400 	.word	0x40020400
 8002704:	2000011c 	.word	0x2000011c
 8002708:	200000f4 	.word	0x200000f4
 800270c:	20000120 	.word	0x20000120
 8002710:	20000118 	.word	0x20000118
 8002714:	0800b53c 	.word	0x0800b53c
 8002718:	200001b4 	.word	0x200001b4
 800271c:	200001b8 	.word	0x200001b8
 8002720:	200001c0 	.word	0x200001c0
			else {CanId = g_tCan_Rx_Header.ExtId;}
 8002724:	4b42      	ldr	r3, [pc, #264]	; (8002830 <spinonce+0x3d4>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	633b      	str	r3, [r7, #48]	; 0x30

			if(ready_flag)
 800272a:	4b42      	ldr	r3, [pc, #264]	; (8002834 <spinonce+0x3d8>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d072      	beq.n	8002818 <spinonce+0x3bc>
			{
				switch(CanId)
 8002732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002734:	4a40      	ldr	r2, [pc, #256]	; (8002838 <spinonce+0x3dc>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d04e      	beq.n	80027d8 <spinonce+0x37c>
 800273a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273c:	4a3e      	ldr	r2, [pc, #248]	; (8002838 <spinonce+0x3dc>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d86d      	bhi.n	800281e <spinonce+0x3c2>
 8002742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002744:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002748:	4293      	cmp	r3, r2
 800274a:	d03f      	beq.n	80027cc <spinonce+0x370>
 800274c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274e:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002752:	4293      	cmp	r3, r2
 8002754:	d863      	bhi.n	800281e <spinonce+0x3c2>
 8002756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002758:	f640 32b9 	movw	r2, #3001	; 0xbb9
 800275c:	4293      	cmp	r3, r2
 800275e:	d02f      	beq.n	80027c0 <spinonce+0x364>
 8002760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002762:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8002766:	4293      	cmp	r3, r2
 8002768:	d859      	bhi.n	800281e <spinonce+0x3c2>
 800276a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276c:	f240 7201 	movw	r2, #1793	; 0x701
 8002770:	4293      	cmp	r3, r2
 8002772:	d04e      	beq.n	8002812 <spinonce+0x3b6>
 8002774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002776:	f240 7201 	movw	r2, #1793	; 0x701
 800277a:	4293      	cmp	r3, r2
 800277c:	d84f      	bhi.n	800281e <spinonce+0x3c2>
 800277e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002780:	f240 5281 	movw	r2, #1409	; 0x581
 8002784:	4293      	cmp	r3, r2
 8002786:	d02d      	beq.n	80027e4 <spinonce+0x388>
 8002788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278a:	f240 5281 	movw	r2, #1409	; 0x581
 800278e:	4293      	cmp	r3, r2
 8002790:	d845      	bhi.n	800281e <spinonce+0x3c2>
 8002792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002794:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002798:	4293      	cmp	r3, r2
 800279a:	d005      	beq.n	80027a8 <spinonce+0x34c>
 800279c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279e:	f240 32ea 	movw	r2, #1002	; 0x3ea
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d006      	beq.n	80027b4 <spinonce+0x358>
 80027a6:	e03a      	b.n	800281e <spinonce+0x3c2>
				{
				case CANID1:
					parseCmdvel(canbuf);
 80027a8:	f107 0314 	add.w	r3, r7, #20
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fbd5 	bl	8001f5c <parseCmdvel>
					break;
 80027b2:	e034      	b.n	800281e <spinonce+0x3c2>

				case CANID2:
					parseState(canbuf);
 80027b4:	f107 0314 	add.w	r3, r7, #20
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff fab9 	bl	8001d30 <parseState>
					break;
 80027be:	e02e      	b.n	800281e <spinonce+0x3c2>

				case CANID5:
					parseTop(canbuf);
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fa87 	bl	8001cd8 <parseTop>
					break;
 80027ca:	e028      	b.n	800281e <spinonce+0x3c2>

				case CANID6:
					parsePmm(canbuf);
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff fa4f 	bl	8001c74 <parsePmm>
					break;
 80027d6:	e022      	b.n	800281e <spinonce+0x3c2>

				case CANID7:
					parseEnc(canbuf);
 80027d8:	f107 0314 	add.w	r3, r7, #20
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff fd35 	bl	800224c <parseEnc>
					break;
 80027e2:	e01c      	b.n	800281e <spinonce+0x3c2>

				case MOTOR114_RES_ID:

					if(canbuf[1] == 0x6c && canbuf[2] == 0x60)
 80027e4:	7d7b      	ldrb	r3, [r7, #21]
 80027e6:	2b6c      	cmp	r3, #108	; 0x6c
 80027e8:	d107      	bne.n	80027fa <spinonce+0x39e>
 80027ea:	7dbb      	ldrb	r3, [r7, #22]
 80027ec:	2b60      	cmp	r3, #96	; 0x60
 80027ee:	d104      	bne.n	80027fa <spinonce+0x39e>
						parseEnc114(canbuf);
 80027f0:	f107 0314 	add.w	r3, r7, #20
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fda9 	bl	800234c <parseEnc114>
					if(canbuf[1] == 0x3f && canbuf[2] == 0x60)
 80027fa:	7d7b      	ldrb	r3, [r7, #21]
 80027fc:	2b3f      	cmp	r3, #63	; 0x3f
 80027fe:	d10d      	bne.n	800281c <spinonce+0x3c0>
 8002800:	7dbb      	ldrb	r3, [r7, #22]
 8002802:	2b60      	cmp	r3, #96	; 0x60
 8002804:	d10a      	bne.n	800281c <spinonce+0x3c0>
						parseState114(canbuf);
 8002806:	f107 0314 	add.w	r3, r7, #20
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fdf0 	bl	80023f0 <parseState114>
					break;
 8002810:	e004      	b.n	800281c <spinonce+0x3c0>

				case MOTOR114_START_ID:
					startMotor();
 8002812:	f001 fb69 	bl	8003ee8 <startMotor>
					break;
 8002816:	e002      	b.n	800281e <spinonce+0x3c2>
				}
			}
 8002818:	bf00      	nop
 800281a:	e000      	b.n	800281e <spinonce+0x3c2>
					break;
 800281c:	bf00      	nop


			g_tCan_Rx_Header.StdId=0;
 800281e:	4b04      	ldr	r3, [pc, #16]	; (8002830 <spinonce+0x3d4>)
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header.ExtId=0;
 8002824:	4b02      	ldr	r3, [pc, #8]	; (8002830 <spinonce+0x3d4>)
 8002826:	2200      	movs	r2, #0
 8002828:	605a      	str	r2, [r3, #4]
			CanId = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	633b      	str	r3, [r7, #48]	; 0x30
		if(Tick_100ms>FDsen_seq+3) {		//for monitor iteration.
 800282e:	e63f      	b.n	80024b0 <spinonce+0x54>
 8002830:	200001c0 	.word	0x200001c0
 8002834:	20000148 	.word	0x20000148
 8002838:	00b8b701 	.word	0x00b8b701

0800283c <TransmitterIR_init>:
 *
 * @return Current state.
 */

void TransmitterIR_init()
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0




	IRDUTY0;
 8002840:	4b0e      	ldr	r3, [pc, #56]	; (800287c <TransmitterIR_init+0x40>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2200      	movs	r2, #0
 8002846:	635a      	str	r2, [r3, #52]	; 0x34
	//IRDUTY50;

	TIR_work.state = TIR_Idle;
 8002848:	4b0d      	ldr	r3, [pc, #52]	; (8002880 <TransmitterIR_init+0x44>)
 800284a:	2200      	movs	r2, #0
 800284c:	701a      	strb	r2, [r3, #0]
	TIR_work.bitcount = 0;
 800284e:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <TransmitterIR_init+0x44>)
 8002850:	2200      	movs	r2, #0
 8002852:	605a      	str	r2, [r3, #4]
	TIR_work.leader = 0;
 8002854:	4b0a      	ldr	r3, [pc, #40]	; (8002880 <TransmitterIR_init+0x44>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
	TIR_work.data = 0;
 800285a:	4b09      	ldr	r3, [pc, #36]	; (8002880 <TransmitterIR_init+0x44>)
 800285c:	2200      	movs	r2, #0
 800285e:	60da      	str	r2, [r3, #12]
	TIR_work.trailer = 0;
 8002860:	4b07      	ldr	r3, [pc, #28]	; (8002880 <TransmitterIR_init+0x44>)
 8002862:	2200      	movs	r2, #0
 8002864:	611a      	str	r2, [r3, #16]

	TIR_data.format = UNKNOWN;
 8002866:	4b07      	ldr	r3, [pc, #28]	; (8002884 <TransmitterIR_init+0x48>)
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]
	TIR_data.bitlength = 0;
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <TransmitterIR_init+0x48>)
 800286e:	2200      	movs	r2, #0
 8002870:	605a      	str	r2, [r3, #4]




}
 8002872:	bf00      	nop
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	20000274 	.word	0x20000274
 8002880:	200001a0 	.word	0x200001a0
 8002884:	20000158 	.word	0x20000158

08002888 <tick>:

    UNLOCK();
    return bitlength;
}

void tick(void) {
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
    LOCK();
    switch (TIR_work.state) {
 800288c:	4b80      	ldr	r3, [pc, #512]	; (8002a90 <tick+0x208>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b03      	cmp	r3, #3
 8002892:	f200 8247 	bhi.w	8002d24 <tick+0x49c>
 8002896:	a201      	add	r2, pc, #4	; (adr r2, 800289c <tick+0x14>)
 8002898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800289c:	080028ad 	.word	0x080028ad
 80028a0:	080028c7 	.word	0x080028c7
 80028a4:	080029ad 	.word	0x080029ad
 80028a8:	08002c13 	.word	0x08002c13
        case TIR_Idle:
            TIR_work.bitcount = 0;
 80028ac:	4b78      	ldr	r3, [pc, #480]	; (8002a90 <tick+0x208>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	605a      	str	r2, [r3, #4]
            TIR_work.leader = 0;
 80028b2:	4b77      	ldr	r3, [pc, #476]	; (8002a90 <tick+0x208>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
            TIR_work.data = 0;
 80028b8:	4b75      	ldr	r3, [pc, #468]	; (8002a90 <tick+0x208>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	60da      	str	r2, [r3, #12]
            TIR_work.trailer = 0;
 80028be:	4b74      	ldr	r3, [pc, #464]	; (8002a90 <tick+0x208>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	611a      	str	r2, [r3, #16]
            break;
 80028c4:	e235      	b.n	8002d32 <tick+0x4aa>
        case Leader:
            if (TIR_data.format == NEC) {
 80028c6:	4b73      	ldr	r3, [pc, #460]	; (8002a94 <tick+0x20c>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d121      	bne.n	8002912 <tick+0x8a>
                /*
                 * NEC.
                 */
                static const int LEADER_NEC_HEAD = 16;
                static const int LEADER_NEC_TAIL = 8;
                if (TIR_work.leader < LEADER_NEC_HEAD) {
 80028ce:	4b70      	ldr	r3, [pc, #448]	; (8002a90 <tick+0x208>)
 80028d0:	689a      	ldr	r2, [r3, #8]
 80028d2:	4b71      	ldr	r3, [pc, #452]	; (8002a98 <tick+0x210>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	da04      	bge.n	80028e4 <tick+0x5c>
                    IRDUTY50;
 80028da:	4b70      	ldr	r3, [pc, #448]	; (8002a9c <tick+0x214>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2234      	movs	r2, #52	; 0x34
 80028e0:	635a      	str	r2, [r3, #52]	; 0x34
 80028e2:	e003      	b.n	80028ec <tick+0x64>
                } else {
                    IRDUTY0;
 80028e4:	4b6d      	ldr	r3, [pc, #436]	; (8002a9c <tick+0x214>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2200      	movs	r2, #0
 80028ea:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.leader++;
 80028ec:	4b68      	ldr	r3, [pc, #416]	; (8002a90 <tick+0x208>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	3301      	adds	r3, #1
 80028f2:	4a67      	ldr	r2, [pc, #412]	; (8002a90 <tick+0x208>)
 80028f4:	6093      	str	r3, [r2, #8]
                if ((LEADER_NEC_HEAD + LEADER_NEC_TAIL) <= TIR_work.leader) {
 80028f6:	4b68      	ldr	r3, [pc, #416]	; (8002a98 <tick+0x210>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4b69      	ldr	r3, [pc, #420]	; (8002aa0 <tick+0x218>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	441a      	add	r2, r3
 8002900:	4b63      	ldr	r3, [pc, #396]	; (8002a90 <tick+0x208>)
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	429a      	cmp	r2, r3
 8002906:	f300 820f 	bgt.w	8002d28 <tick+0x4a0>
                    TIR_work.state = Data;
 800290a:	4b61      	ldr	r3, [pc, #388]	; (8002a90 <tick+0x208>)
 800290c:	2202      	movs	r2, #2
 800290e:	701a      	strb	r2, [r3, #0]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
                    TIR_work.state = Data;
                }
            } else {
            }
            break;
 8002910:	e20a      	b.n	8002d28 <tick+0x4a0>
            } else if (TIR_data.format == AEHA) {
 8002912:	4b60      	ldr	r3, [pc, #384]	; (8002a94 <tick+0x20c>)
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b03      	cmp	r3, #3
 8002918:	d121      	bne.n	800295e <tick+0xd6>
                if (TIR_work.leader < LEADER_AEHA_HEAD) {
 800291a:	4b5d      	ldr	r3, [pc, #372]	; (8002a90 <tick+0x208>)
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	4b61      	ldr	r3, [pc, #388]	; (8002aa4 <tick+0x21c>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	429a      	cmp	r2, r3
 8002924:	da04      	bge.n	8002930 <tick+0xa8>
                    IRDUTY50;
 8002926:	4b5d      	ldr	r3, [pc, #372]	; (8002a9c <tick+0x214>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2234      	movs	r2, #52	; 0x34
 800292c:	635a      	str	r2, [r3, #52]	; 0x34
 800292e:	e003      	b.n	8002938 <tick+0xb0>
                    IRDUTY0;
 8002930:	4b5a      	ldr	r3, [pc, #360]	; (8002a9c <tick+0x214>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2200      	movs	r2, #0
 8002936:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8002938:	4b55      	ldr	r3, [pc, #340]	; (8002a90 <tick+0x208>)
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	3301      	adds	r3, #1
 800293e:	4a54      	ldr	r2, [pc, #336]	; (8002a90 <tick+0x208>)
 8002940:	6093      	str	r3, [r2, #8]
                if ((LEADER_AEHA_HEAD + LEADER_AEHA_TAIL) <= TIR_work.leader) {
 8002942:	4b58      	ldr	r3, [pc, #352]	; (8002aa4 <tick+0x21c>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	4b58      	ldr	r3, [pc, #352]	; (8002aa8 <tick+0x220>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	441a      	add	r2, r3
 800294c:	4b50      	ldr	r3, [pc, #320]	; (8002a90 <tick+0x208>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	429a      	cmp	r2, r3
 8002952:	f300 81e9 	bgt.w	8002d28 <tick+0x4a0>
                    TIR_work.state = Data;
 8002956:	4b4e      	ldr	r3, [pc, #312]	; (8002a90 <tick+0x208>)
 8002958:	2202      	movs	r2, #2
 800295a:	701a      	strb	r2, [r3, #0]
            break;
 800295c:	e1e4      	b.n	8002d28 <tick+0x4a0>
            } else if (TIR_data.format == SONY) {
 800295e:	4b4d      	ldr	r3, [pc, #308]	; (8002a94 <tick+0x20c>)
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	2b05      	cmp	r3, #5
 8002964:	f040 81e0 	bne.w	8002d28 <tick+0x4a0>
                if (TIR_work.leader < LEADER_SONY_HEAD) {
 8002968:	4b49      	ldr	r3, [pc, #292]	; (8002a90 <tick+0x208>)
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	4b4f      	ldr	r3, [pc, #316]	; (8002aac <tick+0x224>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	da04      	bge.n	800297e <tick+0xf6>
                    IRDUTY50;
 8002974:	4b49      	ldr	r3, [pc, #292]	; (8002a9c <tick+0x214>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2234      	movs	r2, #52	; 0x34
 800297a:	635a      	str	r2, [r3, #52]	; 0x34
 800297c:	e003      	b.n	8002986 <tick+0xfe>
                    IRDUTY0;
 800297e:	4b47      	ldr	r3, [pc, #284]	; (8002a9c <tick+0x214>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2200      	movs	r2, #0
 8002984:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8002986:	4b42      	ldr	r3, [pc, #264]	; (8002a90 <tick+0x208>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	3301      	adds	r3, #1
 800298c:	4a40      	ldr	r2, [pc, #256]	; (8002a90 <tick+0x208>)
 800298e:	6093      	str	r3, [r2, #8]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
 8002990:	4b46      	ldr	r3, [pc, #280]	; (8002aac <tick+0x224>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	4b46      	ldr	r3, [pc, #280]	; (8002ab0 <tick+0x228>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	441a      	add	r2, r3
 800299a:	4b3d      	ldr	r3, [pc, #244]	; (8002a90 <tick+0x208>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	429a      	cmp	r2, r3
 80029a0:	f300 81c2 	bgt.w	8002d28 <tick+0x4a0>
                    TIR_work.state = Data;
 80029a4:	4b3a      	ldr	r3, [pc, #232]	; (8002a90 <tick+0x208>)
 80029a6:	2202      	movs	r2, #2
 80029a8:	701a      	strb	r2, [r3, #0]
            break;
 80029aa:	e1bd      	b.n	8002d28 <tick+0x4a0>
        case Data:
            if (TIR_data.format == NEC) {
 80029ac:	4b39      	ldr	r3, [pc, #228]	; (8002a94 <tick+0x20c>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d15b      	bne.n	8002a6c <tick+0x1e4>
                /*
                 * NEC.
                 */
                if (TIR_work.data == 0) {
 80029b4:	4b36      	ldr	r3, [pc, #216]	; (8002a90 <tick+0x208>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d109      	bne.n	80029d0 <tick+0x148>
                    IRDUTY50;
 80029bc:	4b37      	ldr	r3, [pc, #220]	; (8002a9c <tick+0x214>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2234      	movs	r2, #52	; 0x34
 80029c2:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 80029c4:	4b32      	ldr	r3, [pc, #200]	; (8002a90 <tick+0x208>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	3301      	adds	r3, #1
 80029ca:	4a31      	ldr	r2, [pc, #196]	; (8002a90 <tick+0x208>)
 80029cc:	60d3      	str	r3, [r2, #12]
 80029ce:	e042      	b.n	8002a56 <tick+0x1ce>
                } else {
                    IRDUTY0;
 80029d0:	4b32      	ldr	r3, [pc, #200]	; (8002a9c <tick+0x214>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2200      	movs	r2, #0
 80029d6:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 80029d8:	4b2d      	ldr	r3, [pc, #180]	; (8002a90 <tick+0x208>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	da00      	bge.n	80029e2 <tick+0x15a>
 80029e0:	3307      	adds	r3, #7
 80029e2:	10db      	asrs	r3, r3, #3
 80029e4:	461a      	mov	r2, r3
 80029e6:	4b2b      	ldr	r3, [pc, #172]	; (8002a94 <tick+0x20c>)
 80029e8:	4413      	add	r3, r2
 80029ea:	7a1b      	ldrb	r3, [r3, #8]
 80029ec:	4619      	mov	r1, r3
 80029ee:	4b28      	ldr	r3, [pc, #160]	; (8002a90 <tick+0x208>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	425a      	negs	r2, r3
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	f002 0207 	and.w	r2, r2, #7
 80029fc:	bf58      	it	pl
 80029fe:	4253      	negpl	r3, r2
 8002a00:	fa41 f303 	asr.w	r3, r1, r3
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d012      	beq.n	8002a32 <tick+0x1aa>
                        if (3 <= TIR_work.data) {
 8002a0c:	4b20      	ldr	r3, [pc, #128]	; (8002a90 <tick+0x208>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	dd08      	ble.n	8002a26 <tick+0x19e>
                            TIR_work.bitcount++;
 8002a14:	4b1e      	ldr	r3, [pc, #120]	; (8002a90 <tick+0x208>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <tick+0x208>)
 8002a1c:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002a1e:	4b1c      	ldr	r3, [pc, #112]	; (8002a90 <tick+0x208>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	60da      	str	r2, [r3, #12]
 8002a24:	e017      	b.n	8002a56 <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 8002a26:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <tick+0x208>)
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	4a18      	ldr	r2, [pc, #96]	; (8002a90 <tick+0x208>)
 8002a2e:	60d3      	str	r3, [r2, #12]
 8002a30:	e011      	b.n	8002a56 <tick+0x1ce>
                        }
                    } else {
                        if (1 <= TIR_work.data) {
 8002a32:	4b17      	ldr	r3, [pc, #92]	; (8002a90 <tick+0x208>)
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	dd08      	ble.n	8002a4c <tick+0x1c4>
                            TIR_work.bitcount++;
 8002a3a:	4b15      	ldr	r3, [pc, #84]	; (8002a90 <tick+0x208>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	4a13      	ldr	r2, [pc, #76]	; (8002a90 <tick+0x208>)
 8002a42:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002a44:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <tick+0x208>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	e004      	b.n	8002a56 <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 8002a4c:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <tick+0x208>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	3301      	adds	r3, #1
 8002a52:	4a0f      	ldr	r2, [pc, #60]	; (8002a90 <tick+0x208>)
 8002a54:	60d3      	str	r3, [r2, #12]
                        }
                    }
                }
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 8002a56:	4b0f      	ldr	r3, [pc, #60]	; (8002a94 <tick+0x20c>)
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <tick+0x208>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	f300 8164 	bgt.w	8002d2c <tick+0x4a4>
                    TIR_work.state = Trailer;
 8002a64:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <tick+0x208>)
 8002a66:	2203      	movs	r2, #3
 8002a68:	701a      	strb	r2, [r3, #0]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
                    TIR_work.state = Trailer;
                }
            } else {
            }
            break;
 8002a6a:	e15f      	b.n	8002d2c <tick+0x4a4>
            } else if (TIR_data.format == AEHA) {
 8002a6c:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <tick+0x20c>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d16d      	bne.n	8002b50 <tick+0x2c8>
                if (TIR_work.data == 0) {
 8002a74:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <tick+0x208>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d11b      	bne.n	8002ab4 <tick+0x22c>
                    IRDUTY50;
 8002a7c:	4b07      	ldr	r3, [pc, #28]	; (8002a9c <tick+0x214>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2234      	movs	r2, #52	; 0x34
 8002a82:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8002a84:	4b02      	ldr	r3, [pc, #8]	; (8002a90 <tick+0x208>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	4a01      	ldr	r2, [pc, #4]	; (8002a90 <tick+0x208>)
 8002a8c:	60d3      	str	r3, [r2, #12]
 8002a8e:	e054      	b.n	8002b3a <tick+0x2b2>
 8002a90:	200001a0 	.word	0x200001a0
 8002a94:	20000158 	.word	0x20000158
 8002a98:	0800b558 	.word	0x0800b558
 8002a9c:	20000274 	.word	0x20000274
 8002aa0:	0800b55c 	.word	0x0800b55c
 8002aa4:	0800b560 	.word	0x0800b560
 8002aa8:	0800b564 	.word	0x0800b564
 8002aac:	0800b568 	.word	0x0800b568
 8002ab0:	0800b56c 	.word	0x0800b56c
                    IRDUTY0;
 8002ab4:	4b91      	ldr	r3, [pc, #580]	; (8002cfc <tick+0x474>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8002abc:	4b90      	ldr	r3, [pc, #576]	; (8002d00 <tick+0x478>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	da00      	bge.n	8002ac6 <tick+0x23e>
 8002ac4:	3307      	adds	r3, #7
 8002ac6:	10db      	asrs	r3, r3, #3
 8002ac8:	461a      	mov	r2, r3
 8002aca:	4b8e      	ldr	r3, [pc, #568]	; (8002d04 <tick+0x47c>)
 8002acc:	4413      	add	r3, r2
 8002ace:	7a1b      	ldrb	r3, [r3, #8]
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4b8b      	ldr	r3, [pc, #556]	; (8002d00 <tick+0x478>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	425a      	negs	r2, r3
 8002ad8:	f003 0307 	and.w	r3, r3, #7
 8002adc:	f002 0207 	and.w	r2, r2, #7
 8002ae0:	bf58      	it	pl
 8002ae2:	4253      	negpl	r3, r2
 8002ae4:	fa41 f303 	asr.w	r3, r1, r3
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d012      	beq.n	8002b16 <tick+0x28e>
                        if (3 <= TIR_work.data) {
 8002af0:	4b83      	ldr	r3, [pc, #524]	; (8002d00 <tick+0x478>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	dd08      	ble.n	8002b0a <tick+0x282>
                            TIR_work.bitcount++;
 8002af8:	4b81      	ldr	r3, [pc, #516]	; (8002d00 <tick+0x478>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	3301      	adds	r3, #1
 8002afe:	4a80      	ldr	r2, [pc, #512]	; (8002d00 <tick+0x478>)
 8002b00:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002b02:	4b7f      	ldr	r3, [pc, #508]	; (8002d00 <tick+0x478>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	60da      	str	r2, [r3, #12]
 8002b08:	e017      	b.n	8002b3a <tick+0x2b2>
                            TIR_work.data++;
 8002b0a:	4b7d      	ldr	r3, [pc, #500]	; (8002d00 <tick+0x478>)
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	4a7b      	ldr	r2, [pc, #492]	; (8002d00 <tick+0x478>)
 8002b12:	60d3      	str	r3, [r2, #12]
 8002b14:	e011      	b.n	8002b3a <tick+0x2b2>
                        if (1 <= TIR_work.data) {
 8002b16:	4b7a      	ldr	r3, [pc, #488]	; (8002d00 <tick+0x478>)
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	dd08      	ble.n	8002b30 <tick+0x2a8>
                            TIR_work.bitcount++;
 8002b1e:	4b78      	ldr	r3, [pc, #480]	; (8002d00 <tick+0x478>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	3301      	adds	r3, #1
 8002b24:	4a76      	ldr	r2, [pc, #472]	; (8002d00 <tick+0x478>)
 8002b26:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002b28:	4b75      	ldr	r3, [pc, #468]	; (8002d00 <tick+0x478>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	60da      	str	r2, [r3, #12]
 8002b2e:	e004      	b.n	8002b3a <tick+0x2b2>
                            TIR_work.data++;
 8002b30:	4b73      	ldr	r3, [pc, #460]	; (8002d00 <tick+0x478>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	3301      	adds	r3, #1
 8002b36:	4a72      	ldr	r2, [pc, #456]	; (8002d00 <tick+0x478>)
 8002b38:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 8002b3a:	4b72      	ldr	r3, [pc, #456]	; (8002d04 <tick+0x47c>)
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	4b70      	ldr	r3, [pc, #448]	; (8002d00 <tick+0x478>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	f300 80f2 	bgt.w	8002d2c <tick+0x4a4>
                    TIR_work.state = Trailer;
 8002b48:	4b6d      	ldr	r3, [pc, #436]	; (8002d00 <tick+0x478>)
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	701a      	strb	r2, [r3, #0]
            break;
 8002b4e:	e0ed      	b.n	8002d2c <tick+0x4a4>
            } else if (TIR_data.format == SONY) {
 8002b50:	4b6c      	ldr	r3, [pc, #432]	; (8002d04 <tick+0x47c>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b05      	cmp	r3, #5
 8002b56:	f040 80e9 	bne.w	8002d2c <tick+0x4a4>
                if (TIR_work.data == 0) {
 8002b5a:	4b69      	ldr	r3, [pc, #420]	; (8002d00 <tick+0x478>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d109      	bne.n	8002b76 <tick+0x2ee>
                    IRDUTY0;
 8002b62:	4b66      	ldr	r3, [pc, #408]	; (8002cfc <tick+0x474>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2200      	movs	r2, #0
 8002b68:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8002b6a:	4b65      	ldr	r3, [pc, #404]	; (8002d00 <tick+0x478>)
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	4a63      	ldr	r2, [pc, #396]	; (8002d00 <tick+0x478>)
 8002b72:	60d3      	str	r3, [r2, #12]
 8002b74:	e042      	b.n	8002bfc <tick+0x374>
                    IRDUTY50;
 8002b76:	4b61      	ldr	r3, [pc, #388]	; (8002cfc <tick+0x474>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2234      	movs	r2, #52	; 0x34
 8002b7c:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8002b7e:	4b60      	ldr	r3, [pc, #384]	; (8002d00 <tick+0x478>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	da00      	bge.n	8002b88 <tick+0x300>
 8002b86:	3307      	adds	r3, #7
 8002b88:	10db      	asrs	r3, r3, #3
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	4b5d      	ldr	r3, [pc, #372]	; (8002d04 <tick+0x47c>)
 8002b8e:	4413      	add	r3, r2
 8002b90:	7a1b      	ldrb	r3, [r3, #8]
 8002b92:	4619      	mov	r1, r3
 8002b94:	4b5a      	ldr	r3, [pc, #360]	; (8002d00 <tick+0x478>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	425a      	negs	r2, r3
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	f002 0207 	and.w	r2, r2, #7
 8002ba2:	bf58      	it	pl
 8002ba4:	4253      	negpl	r3, r2
 8002ba6:	fa41 f303 	asr.w	r3, r1, r3
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d012      	beq.n	8002bd8 <tick+0x350>
                        if (2 <= TIR_work.data) {
 8002bb2:	4b53      	ldr	r3, [pc, #332]	; (8002d00 <tick+0x478>)
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	dd08      	ble.n	8002bcc <tick+0x344>
                            TIR_work.bitcount++;
 8002bba:	4b51      	ldr	r3, [pc, #324]	; (8002d00 <tick+0x478>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	4a4f      	ldr	r2, [pc, #316]	; (8002d00 <tick+0x478>)
 8002bc2:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002bc4:	4b4e      	ldr	r3, [pc, #312]	; (8002d00 <tick+0x478>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	e017      	b.n	8002bfc <tick+0x374>
                            TIR_work.data++;
 8002bcc:	4b4c      	ldr	r3, [pc, #304]	; (8002d00 <tick+0x478>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	4a4b      	ldr	r2, [pc, #300]	; (8002d00 <tick+0x478>)
 8002bd4:	60d3      	str	r3, [r2, #12]
 8002bd6:	e011      	b.n	8002bfc <tick+0x374>
                        if (1 <= TIR_work.data) {
 8002bd8:	4b49      	ldr	r3, [pc, #292]	; (8002d00 <tick+0x478>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	dd08      	ble.n	8002bf2 <tick+0x36a>
                            TIR_work.bitcount++;
 8002be0:	4b47      	ldr	r3, [pc, #284]	; (8002d00 <tick+0x478>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	3301      	adds	r3, #1
 8002be6:	4a46      	ldr	r2, [pc, #280]	; (8002d00 <tick+0x478>)
 8002be8:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002bea:	4b45      	ldr	r3, [pc, #276]	; (8002d00 <tick+0x478>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	60da      	str	r2, [r3, #12]
 8002bf0:	e004      	b.n	8002bfc <tick+0x374>
                            TIR_work.data++;
 8002bf2:	4b43      	ldr	r3, [pc, #268]	; (8002d00 <tick+0x478>)
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	4a41      	ldr	r2, [pc, #260]	; (8002d00 <tick+0x478>)
 8002bfa:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 8002bfc:	4b41      	ldr	r3, [pc, #260]	; (8002d04 <tick+0x47c>)
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	4b3f      	ldr	r3, [pc, #252]	; (8002d00 <tick+0x478>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	f300 8091 	bgt.w	8002d2c <tick+0x4a4>
                    TIR_work.state = Trailer;
 8002c0a:	4b3d      	ldr	r3, [pc, #244]	; (8002d00 <tick+0x478>)
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	701a      	strb	r2, [r3, #0]
            break;
 8002c10:	e08c      	b.n	8002d2c <tick+0x4a4>
        case Trailer:
            if (TIR_data.format == NEC) {
 8002c12:	4b3c      	ldr	r3, [pc, #240]	; (8002d04 <tick+0x47c>)
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d126      	bne.n	8002c68 <tick+0x3e0>
                /*
                 * NEC.
                 */
                static const int TRAILER_NEC_HEAD = 1;
                static const int TRAILER_NEC_TAIL = 2;
                if (TIR_work.trailer < TRAILER_NEC_HEAD) {
 8002c1a:	4b39      	ldr	r3, [pc, #228]	; (8002d00 <tick+0x478>)
 8002c1c:	691a      	ldr	r2, [r3, #16]
 8002c1e:	4b3a      	ldr	r3, [pc, #232]	; (8002d08 <tick+0x480>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	da04      	bge.n	8002c30 <tick+0x3a8>
                    IRDUTY50;
 8002c26:	4b35      	ldr	r3, [pc, #212]	; (8002cfc <tick+0x474>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2234      	movs	r2, #52	; 0x34
 8002c2c:	635a      	str	r2, [r3, #52]	; 0x34
 8002c2e:	e003      	b.n	8002c38 <tick+0x3b0>
                } else {
                    IRDUTY0;
 8002c30:	4b32      	ldr	r3, [pc, #200]	; (8002cfc <tick+0x474>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.trailer++;
 8002c38:	4b31      	ldr	r3, [pc, #196]	; (8002d00 <tick+0x478>)
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	4a30      	ldr	r2, [pc, #192]	; (8002d00 <tick+0x478>)
 8002c40:	6113      	str	r3, [r2, #16]
                if ((TRAILER_NEC_HEAD + TRAILER_NEC_TAIL) <= TIR_work.trailer) {
 8002c42:	4b31      	ldr	r3, [pc, #196]	; (8002d08 <tick+0x480>)
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	4b31      	ldr	r3, [pc, #196]	; (8002d0c <tick+0x484>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	441a      	add	r2, r3
 8002c4c:	4b2c      	ldr	r3, [pc, #176]	; (8002d00 <tick+0x478>)
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	dc6d      	bgt.n	8002d30 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 8002c54:	4b2a      	ldr	r3, [pc, #168]	; (8002d00 <tick+0x478>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	701a      	strb	r2, [r3, #0]
                    //ticker.detach();
                    HAL_TIM_Base_Stop_IT (&htim9);//uss timer, 1779hz
 8002c5a:	482d      	ldr	r0, [pc, #180]	; (8002d10 <tick+0x488>)
 8002c5c:	f005 fa70 	bl	8008140 <HAL_TIM_Base_Stop_IT>
                    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);//  
 8002c60:	2028      	movs	r0, #40	; 0x28
 8002c62:	f003 fdc8 	bl	80067f6 <HAL_NVIC_EnableIRQ>
                    TIR_work.state = TIR_Idle;
                    //ticker.detach();
                }
            } else {
            }
            break;
 8002c66:	e063      	b.n	8002d30 <tick+0x4a8>
            } else if (TIR_data.format == AEHA) {
 8002c68:	4b26      	ldr	r3, [pc, #152]	; (8002d04 <tick+0x47c>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b03      	cmp	r3, #3
 8002c6e:	d120      	bne.n	8002cb2 <tick+0x42a>
                if (TIR_work.trailer < TRAILER_AEHA_HEAD) {
 8002c70:	4b23      	ldr	r3, [pc, #140]	; (8002d00 <tick+0x478>)
 8002c72:	691a      	ldr	r2, [r3, #16]
 8002c74:	4b27      	ldr	r3, [pc, #156]	; (8002d14 <tick+0x48c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	da04      	bge.n	8002c86 <tick+0x3fe>
                    IRDUTY50;
 8002c7c:	4b1f      	ldr	r3, [pc, #124]	; (8002cfc <tick+0x474>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2234      	movs	r2, #52	; 0x34
 8002c82:	635a      	str	r2, [r3, #52]	; 0x34
 8002c84:	e003      	b.n	8002c8e <tick+0x406>
                    IRDUTY0;
 8002c86:	4b1d      	ldr	r3, [pc, #116]	; (8002cfc <tick+0x474>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 8002c8e:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <tick+0x478>)
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	3301      	adds	r3, #1
 8002c94:	4a1a      	ldr	r2, [pc, #104]	; (8002d00 <tick+0x478>)
 8002c96:	6113      	str	r3, [r2, #16]
                if ((TRAILER_AEHA_HEAD + TRAILER_AEHA_TAIL) <= TIR_work.trailer) {
 8002c98:	4b1e      	ldr	r3, [pc, #120]	; (8002d14 <tick+0x48c>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b1e      	ldr	r3, [pc, #120]	; (8002d18 <tick+0x490>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	441a      	add	r2, r3
 8002ca2:	4b17      	ldr	r3, [pc, #92]	; (8002d00 <tick+0x478>)
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	dc42      	bgt.n	8002d30 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 8002caa:	4b15      	ldr	r3, [pc, #84]	; (8002d00 <tick+0x478>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	701a      	strb	r2, [r3, #0]
            break;
 8002cb0:	e03e      	b.n	8002d30 <tick+0x4a8>
            } else if (TIR_data.format == SONY) {
 8002cb2:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <tick+0x47c>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2b05      	cmp	r3, #5
 8002cb8:	d13a      	bne.n	8002d30 <tick+0x4a8>
                if (TIR_work.trailer < TRAILER_SONY_HEAD) {
 8002cba:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <tick+0x478>)
 8002cbc:	691a      	ldr	r2, [r3, #16]
 8002cbe:	4b17      	ldr	r3, [pc, #92]	; (8002d1c <tick+0x494>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	da04      	bge.n	8002cd0 <tick+0x448>
                    IRDUTY50;
 8002cc6:	4b0d      	ldr	r3, [pc, #52]	; (8002cfc <tick+0x474>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2234      	movs	r2, #52	; 0x34
 8002ccc:	635a      	str	r2, [r3, #52]	; 0x34
 8002cce:	e003      	b.n	8002cd8 <tick+0x450>
                    IRDUTY0;
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <tick+0x474>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 8002cd8:	4b09      	ldr	r3, [pc, #36]	; (8002d00 <tick+0x478>)
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	4a08      	ldr	r2, [pc, #32]	; (8002d00 <tick+0x478>)
 8002ce0:	6113      	str	r3, [r2, #16]
                if ((TRAILER_SONY_HEAD + TRAILER_SONY_TAIL) <= TIR_work.trailer) {
 8002ce2:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <tick+0x494>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <tick+0x498>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	441a      	add	r2, r3
 8002cec:	4b04      	ldr	r3, [pc, #16]	; (8002d00 <tick+0x478>)
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	dc1d      	bgt.n	8002d30 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 8002cf4:	4b02      	ldr	r3, [pc, #8]	; (8002d00 <tick+0x478>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
            break;
 8002cfa:	e019      	b.n	8002d30 <tick+0x4a8>
 8002cfc:	20000274 	.word	0x20000274
 8002d00:	200001a0 	.word	0x200001a0
 8002d04:	20000158 	.word	0x20000158
 8002d08:	0800b570 	.word	0x0800b570
 8002d0c:	0800b574 	.word	0x0800b574
 8002d10:	200003a4 	.word	0x200003a4
 8002d14:	0800b578 	.word	0x0800b578
 8002d18:	0800b57c 	.word	0x0800b57c
 8002d1c:	0800b580 	.word	0x0800b580
 8002d20:	0800b584 	.word	0x0800b584
        default:
            break;
 8002d24:	bf00      	nop
 8002d26:	e004      	b.n	8002d32 <tick+0x4aa>
            break;
 8002d28:	bf00      	nop
 8002d2a:	e002      	b.n	8002d32 <tick+0x4aa>
            break;
 8002d2c:	bf00      	nop
 8002d2e:	e000      	b.n	8002d32 <tick+0x4aa>
            break;
 8002d30:	bf00      	nop
    }
    UNLOCK();
}
 8002d32:	bf00      	nop
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop

08002d38 <CanInit>:
CAN_RxHeaderTypeDef 	g_tCan_Rx_Header;

CAN_FilterTypeDef       sFilterConfig;

void CanInit(uint32_t id, uint32_t mask)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 8002d42:	4b21      	ldr	r3, [pc, #132]	; (8002dc8 <CanInit+0x90>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002d48:	4b1f      	ldr	r3, [pc, #124]	; (8002dc8 <CanInit+0x90>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	; (8002dc8 <CanInit+0x90>)
 8002d50:	2201      	movs	r2, #1
 8002d52:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id & 0xFFFF0000) >> 16;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	0c1b      	lsrs	r3, r3, #16
 8002d58:	4a1b      	ldr	r2, [pc, #108]	; (8002dc8 <CanInit+0x90>)
 8002d5a:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = id  & 0x0000FFF8;
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002d62:	4013      	ands	r3, r2
 8002d64:	4a18      	ldr	r2, [pc, #96]	; (8002dc8 <CanInit+0x90>)
 8002d66:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask & 0xFFFF0000) >> 16;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	0c1b      	lsrs	r3, r3, #16
 8002d6c:	4a16      	ldr	r2, [pc, #88]	; (8002dc8 <CanInit+0x90>)
 8002d6e:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = mask  & 0x0000FFF8;
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002d76:	4013      	ands	r3, r2
 8002d78:	4a13      	ldr	r2, [pc, #76]	; (8002dc8 <CanInit+0x90>)
 8002d7a:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002d7c:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <CanInit+0x90>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 8002d82:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <CanInit+0x90>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 8002d88:	4b0f      	ldr	r3, [pc, #60]	; (8002dc8 <CanInit+0x90>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24
	#endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 8002d8e:	480f      	ldr	r0, [pc, #60]	; (8002dcc <CanInit+0x94>)
 8002d90:	f002 ff5a 	bl	8005c48 <HAL_CAN_Start>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <CanInit+0x66>
 8002d9a:	f000 fceb 	bl	8003774 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 8002d9e:	2102      	movs	r1, #2
 8002da0:	480a      	ldr	r0, [pc, #40]	; (8002dcc <CanInit+0x94>)
 8002da2:	f003 f9b7 	bl	8006114 <HAL_CAN_ActivateNotification>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d000      	beq.n	8002dae <CanInit+0x76>
 8002dac:	e7fe      	b.n	8002dac <CanInit+0x74>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8002dae:	4906      	ldr	r1, [pc, #24]	; (8002dc8 <CanInit+0x90>)
 8002db0:	4806      	ldr	r0, [pc, #24]	; (8002dcc <CanInit+0x94>)
 8002db2:	f002 fe69 	bl	8005a88 <HAL_CAN_ConfigFilter>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <CanInit+0x88>
    {
		/* Filter configuration Error */
		Error_Handler();
 8002dbc:	f000 fcda 	bl	8003774 <Error_Handler>
    }
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200001dc 	.word	0x200001dc
 8002dcc:	2000024c 	.word	0x2000024c

08002dd0 <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08c      	sub	sp, #48	; 0x30
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	4611      	mov	r1, r2
 8002ddc:	461a      	mov	r2, r3
 8002dde:	460b      	mov	r3, r1
 8002de0:	71fb      	strb	r3, [r7, #7]
 8002de2:	4613      	mov	r3, r2
 8002de4:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 8002dee:	2300      	movs	r3, #0
 8002df0:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 8002df2:	79bb      	ldrb	r3, [r7, #6]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <sendCan+0x2c>
 8002df8:	2304      	movs	r3, #4
 8002dfa:	e000      	b.n	8002dfe <sendCan+0x2e>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = ENABLE;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 8002e0a:	480d      	ldr	r0, [pc, #52]	; (8002e40 <sendCan+0x70>)
 8002e0c:	f003 f83b 	bl	8005e86 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002e10:	4603      	mov	r3, r0
 8002e12:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00d      	beq.n	8002e36 <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 8002e1a:	f107 0310 	add.w	r3, r7, #16
 8002e1e:	f107 0114 	add.w	r1, r7, #20
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	4806      	ldr	r0, [pc, #24]	; (8002e40 <sendCan+0x70>)
 8002e26:	f002 ff53 	bl	8005cd0 <HAL_CAN_AddTxMessage>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 8002e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d000      	beq.n	8002e36 <sendCan+0x66>
 8002e34:	e7fe      	b.n	8002e34 <sendCan+0x64>
    }
}
 8002e36:	bf00      	nop
 8002e38:	3730      	adds	r7, #48	; 0x30
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	2000024c 	.word	0x2000024c

08002e44 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 8002e4c:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8002e4e:	4a0a      	ldr	r2, [pc, #40]	; (8002e78 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002e50:	2100      	movs	r1, #0
 8002e52:	480a      	ldr	r0, [pc, #40]	; (8002e7c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002e54:	f003 f84c 	bl	8005ef0 <HAL_CAN_GetRxMessage>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d000      	beq.n	8002e60 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 8002e5e:	e7fe      	b.n	8002e5e <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 8002e60:	4b07      	ldr	r3, [pc, #28]	; (8002e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	3301      	adds	r3, #1
 8002e66:	4a06      	ldr	r2, [pc, #24]	; (8002e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002e68:	6013      	str	r3, [r2, #0]

}
 8002e6a:	bf00      	nop
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	200001b8 	.word	0x200001b8
 8002e78:	200001c0 	.word	0x200001c0
 8002e7c:	2000024c 	.word	0x2000024c
 8002e80:	200001b4 	.word	0x200001b4

08002e84 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/////for printf, must declare in main.c/////
int _write(int file, char *ptr, int len)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, 100);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	2364      	movs	r3, #100	; 0x64
 8002e96:	68b9      	ldr	r1, [r7, #8]
 8002e98:	4803      	ldr	r0, [pc, #12]	; (8002ea8 <_write+0x24>)
 8002e9a:	f006 fb07 	bl	80094ac <HAL_UART_Transmit>
	return (len);
 8002e9e:	687b      	ldr	r3, [r7, #4]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	200004c0 	.word	0x200004c0

08002eac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002eb0:	f002 f83f 	bl	8004f32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002eb4:	f000 f848 	bl	8002f48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002eb8:	f000 fb54 	bl	8003564 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002ebc:	f000 fb22 	bl	8003504 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8002ec0:	f000 f92e 	bl	8003120 <MX_CAN1_Init>
  MX_TIM2_Init();
 8002ec4:	f000 f962 	bl	800318c <MX_TIM2_Init>
  MX_UART8_Init();
 8002ec8:	f000 faec 	bl	80034a4 <MX_UART8_Init>
  MX_TIM6_Init();
 8002ecc:	f000 fa22 	bl	8003314 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002ed0:	f000 fa56 	bl	8003380 <MX_TIM7_Init>
  MX_TIM5_Init();
 8002ed4:	f000 f9d0 	bl	8003278 <MX_TIM5_Init>
  MX_TIM14_Init();
 8002ed8:	f000 fac2 	bl	8003460 <MX_TIM14_Init>
  MX_TIM9_Init();
 8002edc:	f000 fa86 	bl	80033ec <MX_TIM9_Init>
  MX_ADC1_Init();
 8002ee0:	f000 f89e 	bl	8003020 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);//direct set
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	2008      	movs	r0, #8
 8002eea:	f003 fc68 	bl	80067be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);//direct set
 8002eee:	2008      	movs	r0, #8
 8002ef0:	f003 fc81 	bl	80067f6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);//direct set
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	2009      	movs	r0, #9
 8002efa:	f003 fc60 	bl	80067be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);//direct set
 8002efe:	2009      	movs	r0, #9
 8002f00:	f003 fc79 	bl	80067f6 <HAL_NVIC_EnableIRQ>

  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);//38khz ir transmit pwm
 8002f04:	2100      	movs	r1, #0
 8002f06:	480b      	ldr	r0, [pc, #44]	; (8002f34 <main+0x88>)
 8002f08:	f005 f9aa 	bl	8008260 <HAL_TIM_PWM_Start_IT>
  htim2.Instance->CCR1 = 52;
 8002f0c:	4b09      	ldr	r3, [pc, #36]	; (8002f34 <main+0x88>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2234      	movs	r2, #52	; 0x34
 8002f12:	635a      	str	r2, [r3, #52]	; 0x34

  //HAL_TIM_Base_Start_IT (&htim3);//system timer
  //HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz
  HAL_TIM_Base_Start_IT (&htim6);//system timer, 100hz
 8002f14:	4808      	ldr	r0, [pc, #32]	; (8002f38 <main+0x8c>)
 8002f16:	f005 f89b 	bl	8008050 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim7);//uss timer, 1khz
 8002f1a:	4808      	ldr	r0, [pc, #32]	; (8002f3c <main+0x90>)
 8002f1c:	f005 f898 	bl	8008050 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 8002f20:	4807      	ldr	r0, [pc, #28]	; (8002f40 <main+0x94>)
 8002f22:	f005 f895 	bl	8008050 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim14);//IR NEC timer, 1Mhz
 8002f26:	4807      	ldr	r0, [pc, #28]	; (8002f44 <main+0x98>)
 8002f28:	f005 f892 	bl	8008050 <HAL_TIM_Base_Start_IT>
//	  printf("%d %d %d %d\n", adcval[0], adcval[1], adcval[2], adcval[3]);
	  //HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
//	  if(testflag == 1){HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);testflag=0;}
//	  printf("SystemCoreClock is %d Hz\r\n", SystemCoreClock);
	  //HAL_Delay(200);
	  spinonce();
 8002f2c:	f7ff fa96 	bl	800245c <spinonce>
 8002f30:	e7fc      	b.n	8002f2c <main+0x80>
 8002f32:	bf00      	nop
 8002f34:	20000274 	.word	0x20000274
 8002f38:	2000030c 	.word	0x2000030c
 8002f3c:	20000358 	.word	0x20000358
 8002f40:	200003a4 	.word	0x200003a4
 8002f44:	200003f0 	.word	0x200003f0

08002f48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b094      	sub	sp, #80	; 0x50
 8002f4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f4e:	f107 0320 	add.w	r3, r7, #32
 8002f52:	2230      	movs	r2, #48	; 0x30
 8002f54:	2100      	movs	r1, #0
 8002f56:	4618      	mov	r0, r3
 8002f58:	f007 faf0 	bl	800a53c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f5c:	f107 030c 	add.w	r3, r7, #12
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	605a      	str	r2, [r3, #4]
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	60da      	str	r2, [r3, #12]
 8002f6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f6c:	4b2a      	ldr	r3, [pc, #168]	; (8003018 <SystemClock_Config+0xd0>)
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	4a29      	ldr	r2, [pc, #164]	; (8003018 <SystemClock_Config+0xd0>)
 8002f72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f76:	6413      	str	r3, [r2, #64]	; 0x40
 8002f78:	4b27      	ldr	r3, [pc, #156]	; (8003018 <SystemClock_Config+0xd0>)
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f84:	4b25      	ldr	r3, [pc, #148]	; (800301c <SystemClock_Config+0xd4>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a24      	ldr	r2, [pc, #144]	; (800301c <SystemClock_Config+0xd4>)
 8002f8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	4b22      	ldr	r3, [pc, #136]	; (800301c <SystemClock_Config+0xd4>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f98:	607b      	str	r3, [r7, #4]
 8002f9a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002fa0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002fa4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002faa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002fae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002fb0:	2304      	movs	r3, #4
 8002fb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002fb4:	23d8      	movs	r3, #216	; 0xd8
 8002fb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002fb8:	2302      	movs	r3, #2
 8002fba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fc0:	f107 0320 	add.w	r3, r7, #32
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f003 ff31 	bl	8006e2c <HAL_RCC_OscConfig>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002fd0:	f000 fbd0 	bl	8003774 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002fd4:	f003 feda 	bl	8006d8c <HAL_PWREx_EnableOverDrive>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002fde:	f000 fbc9 	bl	8003774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fe2:	230f      	movs	r3, #15
 8002fe4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002fee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002ff2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002ff4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ff8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002ffa:	f107 030c 	add.w	r3, r7, #12
 8002ffe:	2107      	movs	r1, #7
 8003000:	4618      	mov	r0, r3
 8003002:	f004 f9b7 	bl	8007374 <HAL_RCC_ClockConfig>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800300c:	f000 fbb2 	bl	8003774 <Error_Handler>
  }
}
 8003010:	bf00      	nop
 8003012:	3750      	adds	r7, #80	; 0x50
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40023800 	.word	0x40023800
 800301c:	40007000 	.word	0x40007000

08003020 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003026:	463b      	mov	r3, r7
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	605a      	str	r2, [r3, #4]
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003032:	4b38      	ldr	r3, [pc, #224]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003034:	4a38      	ldr	r2, [pc, #224]	; (8003118 <MX_ADC1_Init+0xf8>)
 8003036:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003038:	4b36      	ldr	r3, [pc, #216]	; (8003114 <MX_ADC1_Init+0xf4>)
 800303a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800303e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8003040:	4b34      	ldr	r3, [pc, #208]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003042:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003046:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003048:	4b32      	ldr	r3, [pc, #200]	; (8003114 <MX_ADC1_Init+0xf4>)
 800304a:	2201      	movs	r2, #1
 800304c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800304e:	4b31      	ldr	r3, [pc, #196]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003050:	2200      	movs	r2, #0
 8003052:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8003054:	4b2f      	ldr	r3, [pc, #188]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 800305c:	4b2d      	ldr	r3, [pc, #180]	; (8003114 <MX_ADC1_Init+0xf4>)
 800305e:	2201      	movs	r2, #1
 8003060:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003062:	4b2c      	ldr	r3, [pc, #176]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003064:	2200      	movs	r2, #0
 8003066:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003068:	4b2a      	ldr	r3, [pc, #168]	; (8003114 <MX_ADC1_Init+0xf4>)
 800306a:	4a2c      	ldr	r2, [pc, #176]	; (800311c <MX_ADC1_Init+0xfc>)
 800306c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800306e:	4b29      	ldr	r3, [pc, #164]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003070:	2200      	movs	r2, #0
 8003072:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8003074:	4b27      	ldr	r3, [pc, #156]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003076:	2204      	movs	r2, #4
 8003078:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800307a:	4b26      	ldr	r3, [pc, #152]	; (8003114 <MX_ADC1_Init+0xf4>)
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003082:	4b24      	ldr	r3, [pc, #144]	; (8003114 <MX_ADC1_Init+0xf4>)
 8003084:	2201      	movs	r2, #1
 8003086:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003088:	4822      	ldr	r0, [pc, #136]	; (8003114 <MX_ADC1_Init+0xf4>)
 800308a:	f001 ffd3 	bl	8005034 <HAL_ADC_Init>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_ADC1_Init+0x78>
  {
    Error_Handler();
 8003094:	f000 fb6e 	bl	8003774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003098:	2301      	movs	r3, #1
 800309a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800309c:	2301      	movs	r3, #1
 800309e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80030a0:	2301      	movs	r3, #1
 80030a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030a4:	463b      	mov	r3, r7
 80030a6:	4619      	mov	r1, r3
 80030a8:	481a      	ldr	r0, [pc, #104]	; (8003114 <MX_ADC1_Init+0xf4>)
 80030aa:	f002 f9a1 	bl	80053f0 <HAL_ADC_ConfigChannel>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80030b4:	f000 fb5e 	bl	8003774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80030b8:	2302      	movs	r3, #2
 80030ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80030bc:	2302      	movs	r3, #2
 80030be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030c0:	463b      	mov	r3, r7
 80030c2:	4619      	mov	r1, r3
 80030c4:	4813      	ldr	r0, [pc, #76]	; (8003114 <MX_ADC1_Init+0xf4>)
 80030c6:	f002 f993 	bl	80053f0 <HAL_ADC_ConfigChannel>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80030d0:	f000 fb50 	bl	8003774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80030d4:	2303      	movs	r3, #3
 80030d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80030d8:	2303      	movs	r3, #3
 80030da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030dc:	463b      	mov	r3, r7
 80030de:	4619      	mov	r1, r3
 80030e0:	480c      	ldr	r0, [pc, #48]	; (8003114 <MX_ADC1_Init+0xf4>)
 80030e2:	f002 f985 	bl	80053f0 <HAL_ADC_ConfigChannel>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80030ec:	f000 fb42 	bl	8003774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80030f0:	2304      	movs	r3, #4
 80030f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80030f4:	2304      	movs	r3, #4
 80030f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030f8:	463b      	mov	r3, r7
 80030fa:	4619      	mov	r1, r3
 80030fc:	4805      	ldr	r0, [pc, #20]	; (8003114 <MX_ADC1_Init+0xf4>)
 80030fe:	f002 f977 	bl	80053f0 <HAL_ADC_ConfigChannel>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8003108:	f000 fb34 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800310c:	bf00      	nop
 800310e:	3710      	adds	r7, #16
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20000204 	.word	0x20000204
 8003118:	40012000 	.word	0x40012000
 800311c:	0f000001 	.word	0x0f000001

08003120 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003124:	4b17      	ldr	r3, [pc, #92]	; (8003184 <MX_CAN1_Init+0x64>)
 8003126:	4a18      	ldr	r2, [pc, #96]	; (8003188 <MX_CAN1_Init+0x68>)
 8003128:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 27;
 800312a:	4b16      	ldr	r3, [pc, #88]	; (8003184 <MX_CAN1_Init+0x64>)
 800312c:	221b      	movs	r2, #27
 800312e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003130:	4b14      	ldr	r3, [pc, #80]	; (8003184 <MX_CAN1_Init+0x64>)
 8003132:	2200      	movs	r2, #0
 8003134:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003136:	4b13      	ldr	r3, [pc, #76]	; (8003184 <MX_CAN1_Init+0x64>)
 8003138:	2200      	movs	r2, #0
 800313a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800313c:	4b11      	ldr	r3, [pc, #68]	; (8003184 <MX_CAN1_Init+0x64>)
 800313e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003142:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003144:	4b0f      	ldr	r3, [pc, #60]	; (8003184 <MX_CAN1_Init+0x64>)
 8003146:	2200      	movs	r2, #0
 8003148:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <MX_CAN1_Init+0x64>)
 800314c:	2200      	movs	r2, #0
 800314e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8003150:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <MX_CAN1_Init+0x64>)
 8003152:	2201      	movs	r2, #1
 8003154:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <MX_CAN1_Init+0x64>)
 8003158:	2200      	movs	r2, #0
 800315a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800315c:	4b09      	ldr	r3, [pc, #36]	; (8003184 <MX_CAN1_Init+0x64>)
 800315e:	2200      	movs	r2, #0
 8003160:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003162:	4b08      	ldr	r3, [pc, #32]	; (8003184 <MX_CAN1_Init+0x64>)
 8003164:	2200      	movs	r2, #0
 8003166:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003168:	4b06      	ldr	r3, [pc, #24]	; (8003184 <MX_CAN1_Init+0x64>)
 800316a:	2200      	movs	r2, #0
 800316c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800316e:	4805      	ldr	r0, [pc, #20]	; (8003184 <MX_CAN1_Init+0x64>)
 8003170:	f002 fb8e 	bl	8005890 <HAL_CAN_Init>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800317a:	f000 fafb 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	2000024c 	.word	0x2000024c
 8003188:	40006400 	.word	0x40006400

0800318c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08e      	sub	sp, #56	; 0x38
 8003190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003192:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	605a      	str	r2, [r3, #4]
 800319c:	609a      	str	r2, [r3, #8]
 800319e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031a0:	f107 031c 	add.w	r3, r7, #28
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	605a      	str	r2, [r3, #4]
 80031aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031ac:	463b      	mov	r3, r7
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]
 80031b2:	605a      	str	r2, [r3, #4]
 80031b4:	609a      	str	r2, [r3, #8]
 80031b6:	60da      	str	r2, [r3, #12]
 80031b8:	611a      	str	r2, [r3, #16]
 80031ba:	615a      	str	r2, [r3, #20]
 80031bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031be:	4b2d      	ldr	r3, [pc, #180]	; (8003274 <MX_TIM2_Init+0xe8>)
 80031c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 27-1;
 80031c6:	4b2b      	ldr	r3, [pc, #172]	; (8003274 <MX_TIM2_Init+0xe8>)
 80031c8:	221a      	movs	r2, #26
 80031ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031cc:	4b29      	ldr	r3, [pc, #164]	; (8003274 <MX_TIM2_Init+0xe8>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 105-1;
 80031d2:	4b28      	ldr	r3, [pc, #160]	; (8003274 <MX_TIM2_Init+0xe8>)
 80031d4:	2268      	movs	r2, #104	; 0x68
 80031d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031d8:	4b26      	ldr	r3, [pc, #152]	; (8003274 <MX_TIM2_Init+0xe8>)
 80031da:	2200      	movs	r2, #0
 80031dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031de:	4b25      	ldr	r3, [pc, #148]	; (8003274 <MX_TIM2_Init+0xe8>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031e4:	4823      	ldr	r0, [pc, #140]	; (8003274 <MX_TIM2_Init+0xe8>)
 80031e6:	f004 fedb 	bl	8007fa0 <HAL_TIM_Base_Init>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80031f0:	f000 fac0 	bl	8003774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031fe:	4619      	mov	r1, r3
 8003200:	481c      	ldr	r0, [pc, #112]	; (8003274 <MX_TIM2_Init+0xe8>)
 8003202:	f005 fba9 	bl	8008958 <HAL_TIM_ConfigClockSource>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800320c:	f000 fab2 	bl	8003774 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003210:	4818      	ldr	r0, [pc, #96]	; (8003274 <MX_TIM2_Init+0xe8>)
 8003212:	f004 ffc4 	bl	800819e <HAL_TIM_PWM_Init>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800321c:	f000 faaa 	bl	8003774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003220:	2300      	movs	r3, #0
 8003222:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003224:	2300      	movs	r3, #0
 8003226:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003228:	f107 031c 	add.w	r3, r7, #28
 800322c:	4619      	mov	r1, r3
 800322e:	4811      	ldr	r0, [pc, #68]	; (8003274 <MX_TIM2_Init+0xe8>)
 8003230:	f006 f842 	bl	80092b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800323a:	f000 fa9b 	bl	8003774 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800323e:	2360      	movs	r3, #96	; 0x60
 8003240:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 52-1;
 8003242:	2333      	movs	r3, #51	; 0x33
 8003244:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003246:	2300      	movs	r3, #0
 8003248:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800324a:	2300      	movs	r3, #0
 800324c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800324e:	463b      	mov	r3, r7
 8003250:	2200      	movs	r2, #0
 8003252:	4619      	mov	r1, r3
 8003254:	4807      	ldr	r0, [pc, #28]	; (8003274 <MX_TIM2_Init+0xe8>)
 8003256:	f005 fa6b 	bl	8008730 <HAL_TIM_PWM_ConfigChannel>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003260:	f000 fa88 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003264:	4803      	ldr	r0, [pc, #12]	; (8003274 <MX_TIM2_Init+0xe8>)
 8003266:	f001 faa3 	bl	80047b0 <HAL_TIM_MspPostInit>

}
 800326a:	bf00      	nop
 800326c:	3738      	adds	r7, #56	; 0x38
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	20000274 	.word	0x20000274

08003278 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800327e:	f107 0310 	add.w	r3, r7, #16
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	605a      	str	r2, [r3, #4]
 8003288:	609a      	str	r2, [r3, #8]
 800328a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800328c:	1d3b      	adds	r3, r7, #4
 800328e:	2200      	movs	r2, #0
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	605a      	str	r2, [r3, #4]
 8003294:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003296:	4b1d      	ldr	r3, [pc, #116]	; (800330c <MX_TIM5_Init+0x94>)
 8003298:	4a1d      	ldr	r2, [pc, #116]	; (8003310 <MX_TIM5_Init+0x98>)
 800329a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 9-1;
 800329c:	4b1b      	ldr	r3, [pc, #108]	; (800330c <MX_TIM5_Init+0x94>)
 800329e:	2208      	movs	r2, #8
 80032a0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032a2:	4b1a      	ldr	r3, [pc, #104]	; (800330c <MX_TIM5_Init+0x94>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 60-1;
 80032a8:	4b18      	ldr	r3, [pc, #96]	; (800330c <MX_TIM5_Init+0x94>)
 80032aa:	223b      	movs	r2, #59	; 0x3b
 80032ac:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032ae:	4b17      	ldr	r3, [pc, #92]	; (800330c <MX_TIM5_Init+0x94>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b4:	4b15      	ldr	r3, [pc, #84]	; (800330c <MX_TIM5_Init+0x94>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80032ba:	4814      	ldr	r0, [pc, #80]	; (800330c <MX_TIM5_Init+0x94>)
 80032bc:	f004 fe70 	bl	8007fa0 <HAL_TIM_Base_Init>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80032c6:	f000 fa55 	bl	8003774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80032d0:	f107 0310 	add.w	r3, r7, #16
 80032d4:	4619      	mov	r1, r3
 80032d6:	480d      	ldr	r0, [pc, #52]	; (800330c <MX_TIM5_Init+0x94>)
 80032d8:	f005 fb3e 	bl	8008958 <HAL_TIM_ConfigClockSource>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80032e2:	f000 fa47 	bl	8003774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032e6:	2300      	movs	r3, #0
 80032e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80032ee:	1d3b      	adds	r3, r7, #4
 80032f0:	4619      	mov	r1, r3
 80032f2:	4806      	ldr	r0, [pc, #24]	; (800330c <MX_TIM5_Init+0x94>)
 80032f4:	f005 ffe0 	bl	80092b8 <HAL_TIMEx_MasterConfigSynchronization>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80032fe:	f000 fa39 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003302:	bf00      	nop
 8003304:	3720      	adds	r7, #32
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	200002c0 	.word	0x200002c0
 8003310:	40000c00 	.word	0x40000c00

08003314 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800331a:	1d3b      	adds	r3, r7, #4
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	605a      	str	r2, [r3, #4]
 8003322:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003324:	4b14      	ldr	r3, [pc, #80]	; (8003378 <MX_TIM6_Init+0x64>)
 8003326:	4a15      	ldr	r2, [pc, #84]	; (800337c <MX_TIM6_Init+0x68>)
 8003328:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 108-1;
 800332a:	4b13      	ldr	r3, [pc, #76]	; (8003378 <MX_TIM6_Init+0x64>)
 800332c:	226b      	movs	r2, #107	; 0x6b
 800332e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003330:	4b11      	ldr	r3, [pc, #68]	; (8003378 <MX_TIM6_Init+0x64>)
 8003332:	2200      	movs	r2, #0
 8003334:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8003336:	4b10      	ldr	r3, [pc, #64]	; (8003378 <MX_TIM6_Init+0x64>)
 8003338:	f242 720f 	movw	r2, #9999	; 0x270f
 800333c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800333e:	4b0e      	ldr	r3, [pc, #56]	; (8003378 <MX_TIM6_Init+0x64>)
 8003340:	2200      	movs	r2, #0
 8003342:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003344:	480c      	ldr	r0, [pc, #48]	; (8003378 <MX_TIM6_Init+0x64>)
 8003346:	f004 fe2b 	bl	8007fa0 <HAL_TIM_Base_Init>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d001      	beq.n	8003354 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003350:	f000 fa10 	bl	8003774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003354:	2300      	movs	r3, #0
 8003356:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003358:	2300      	movs	r3, #0
 800335a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800335c:	1d3b      	adds	r3, r7, #4
 800335e:	4619      	mov	r1, r3
 8003360:	4805      	ldr	r0, [pc, #20]	; (8003378 <MX_TIM6_Init+0x64>)
 8003362:	f005 ffa9 	bl	80092b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800336c:	f000 fa02 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003370:	bf00      	nop
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	2000030c 	.word	0x2000030c
 800337c:	40001000 	.word	0x40001000

08003380 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003386:	1d3b      	adds	r3, r7, #4
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	605a      	str	r2, [r3, #4]
 800338e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003390:	4b14      	ldr	r3, [pc, #80]	; (80033e4 <MX_TIM7_Init+0x64>)
 8003392:	4a15      	ldr	r2, [pc, #84]	; (80033e8 <MX_TIM7_Init+0x68>)
 8003394:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108-1;
 8003396:	4b13      	ldr	r3, [pc, #76]	; (80033e4 <MX_TIM7_Init+0x64>)
 8003398:	226b      	movs	r2, #107	; 0x6b
 800339a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800339c:	4b11      	ldr	r3, [pc, #68]	; (80033e4 <MX_TIM7_Init+0x64>)
 800339e:	2200      	movs	r2, #0
 80033a0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80033a2:	4b10      	ldr	r3, [pc, #64]	; (80033e4 <MX_TIM7_Init+0x64>)
 80033a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033a8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033aa:	4b0e      	ldr	r3, [pc, #56]	; (80033e4 <MX_TIM7_Init+0x64>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033b0:	480c      	ldr	r0, [pc, #48]	; (80033e4 <MX_TIM7_Init+0x64>)
 80033b2:	f004 fdf5 	bl	8007fa0 <HAL_TIM_Base_Init>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80033bc:	f000 f9da 	bl	8003774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033c0:	2300      	movs	r3, #0
 80033c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80033c8:	1d3b      	adds	r3, r7, #4
 80033ca:	4619      	mov	r1, r3
 80033cc:	4805      	ldr	r0, [pc, #20]	; (80033e4 <MX_TIM7_Init+0x64>)
 80033ce:	f005 ff73 	bl	80092b8 <HAL_TIMEx_MasterConfigSynchronization>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80033d8:	f000 f9cc 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80033dc:	bf00      	nop
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	20000358 	.word	0x20000358
 80033e8:	40001400 	.word	0x40001400

080033ec <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033f2:	463b      	mov	r3, r7
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	609a      	str	r2, [r3, #8]
 80033fc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80033fe:	4b16      	ldr	r3, [pc, #88]	; (8003458 <MX_TIM9_Init+0x6c>)
 8003400:	4a16      	ldr	r2, [pc, #88]	; (800345c <MX_TIM9_Init+0x70>)
 8003402:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 216-1;
 8003404:	4b14      	ldr	r3, [pc, #80]	; (8003458 <MX_TIM9_Init+0x6c>)
 8003406:	22d7      	movs	r2, #215	; 0xd7
 8003408:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800340a:	4b13      	ldr	r3, [pc, #76]	; (8003458 <MX_TIM9_Init+0x6c>)
 800340c:	2200      	movs	r2, #0
 800340e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 562-1;
 8003410:	4b11      	ldr	r3, [pc, #68]	; (8003458 <MX_TIM9_Init+0x6c>)
 8003412:	f240 2231 	movw	r2, #561	; 0x231
 8003416:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003418:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <MX_TIM9_Init+0x6c>)
 800341a:	2200      	movs	r2, #0
 800341c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800341e:	4b0e      	ldr	r3, [pc, #56]	; (8003458 <MX_TIM9_Init+0x6c>)
 8003420:	2200      	movs	r2, #0
 8003422:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003424:	480c      	ldr	r0, [pc, #48]	; (8003458 <MX_TIM9_Init+0x6c>)
 8003426:	f004 fdbb 	bl	8007fa0 <HAL_TIM_Base_Init>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8003430:	f000 f9a0 	bl	8003774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003434:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003438:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800343a:	463b      	mov	r3, r7
 800343c:	4619      	mov	r1, r3
 800343e:	4806      	ldr	r0, [pc, #24]	; (8003458 <MX_TIM9_Init+0x6c>)
 8003440:	f005 fa8a 	bl	8008958 <HAL_TIM_ConfigClockSource>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 800344a:	f000 f993 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800344e:	bf00      	nop
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	200003a4 	.word	0x200003a4
 800345c:	40014000 	.word	0x40014000

08003460 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003464:	4b0d      	ldr	r3, [pc, #52]	; (800349c <MX_TIM14_Init+0x3c>)
 8003466:	4a0e      	ldr	r2, [pc, #56]	; (80034a0 <MX_TIM14_Init+0x40>)
 8003468:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 108-1;
 800346a:	4b0c      	ldr	r3, [pc, #48]	; (800349c <MX_TIM14_Init+0x3c>)
 800346c:	226b      	movs	r2, #107	; 0x6b
 800346e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003470:	4b0a      	ldr	r3, [pc, #40]	; (800349c <MX_TIM14_Init+0x3c>)
 8003472:	2200      	movs	r2, #0
 8003474:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 4-1;
 8003476:	4b09      	ldr	r3, [pc, #36]	; (800349c <MX_TIM14_Init+0x3c>)
 8003478:	2203      	movs	r2, #3
 800347a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800347c:	4b07      	ldr	r3, [pc, #28]	; (800349c <MX_TIM14_Init+0x3c>)
 800347e:	2200      	movs	r2, #0
 8003480:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003482:	4b06      	ldr	r3, [pc, #24]	; (800349c <MX_TIM14_Init+0x3c>)
 8003484:	2200      	movs	r2, #0
 8003486:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003488:	4804      	ldr	r0, [pc, #16]	; (800349c <MX_TIM14_Init+0x3c>)
 800348a:	f004 fd89 	bl	8007fa0 <HAL_TIM_Base_Init>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003494:	f000 f96e 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003498:	bf00      	nop
 800349a:	bd80      	pop	{r7, pc}
 800349c:	200003f0 	.word	0x200003f0
 80034a0:	40002000 	.word	0x40002000

080034a4 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80034a8:	4b14      	ldr	r3, [pc, #80]	; (80034fc <MX_UART8_Init+0x58>)
 80034aa:	4a15      	ldr	r2, [pc, #84]	; (8003500 <MX_UART8_Init+0x5c>)
 80034ac:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 9600;
 80034ae:	4b13      	ldr	r3, [pc, #76]	; (80034fc <MX_UART8_Init+0x58>)
 80034b0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80034b4:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80034b6:	4b11      	ldr	r3, [pc, #68]	; (80034fc <MX_UART8_Init+0x58>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80034bc:	4b0f      	ldr	r3, [pc, #60]	; (80034fc <MX_UART8_Init+0x58>)
 80034be:	2200      	movs	r2, #0
 80034c0:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80034c2:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <MX_UART8_Init+0x58>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80034c8:	4b0c      	ldr	r3, [pc, #48]	; (80034fc <MX_UART8_Init+0x58>)
 80034ca:	220c      	movs	r2, #12
 80034cc:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034ce:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <MX_UART8_Init+0x58>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80034d4:	4b09      	ldr	r3, [pc, #36]	; (80034fc <MX_UART8_Init+0x58>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034da:	4b08      	ldr	r3, [pc, #32]	; (80034fc <MX_UART8_Init+0x58>)
 80034dc:	2200      	movs	r2, #0
 80034de:	621a      	str	r2, [r3, #32]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034e0:	4b06      	ldr	r3, [pc, #24]	; (80034fc <MX_UART8_Init+0x58>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80034e6:	4805      	ldr	r0, [pc, #20]	; (80034fc <MX_UART8_Init+0x58>)
 80034e8:	f005 ff92 	bl	8009410 <HAL_UART_Init>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <MX_UART8_Init+0x52>
  {
    Error_Handler();
 80034f2:	f000 f93f 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80034f6:	bf00      	nop
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	2000043c 	.word	0x2000043c
 8003500:	40007c00 	.word	0x40007c00

08003504 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003508:	4b14      	ldr	r3, [pc, #80]	; (800355c <MX_USART1_UART_Init+0x58>)
 800350a:	4a15      	ldr	r2, [pc, #84]	; (8003560 <MX_USART1_UART_Init+0x5c>)
 800350c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800350e:	4b13      	ldr	r3, [pc, #76]	; (800355c <MX_USART1_UART_Init+0x58>)
 8003510:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003514:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003516:	4b11      	ldr	r3, [pc, #68]	; (800355c <MX_USART1_UART_Init+0x58>)
 8003518:	2200      	movs	r2, #0
 800351a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800351c:	4b0f      	ldr	r3, [pc, #60]	; (800355c <MX_USART1_UART_Init+0x58>)
 800351e:	2200      	movs	r2, #0
 8003520:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003522:	4b0e      	ldr	r3, [pc, #56]	; (800355c <MX_USART1_UART_Init+0x58>)
 8003524:	2200      	movs	r2, #0
 8003526:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003528:	4b0c      	ldr	r3, [pc, #48]	; (800355c <MX_USART1_UART_Init+0x58>)
 800352a:	220c      	movs	r2, #12
 800352c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800352e:	4b0b      	ldr	r3, [pc, #44]	; (800355c <MX_USART1_UART_Init+0x58>)
 8003530:	2200      	movs	r2, #0
 8003532:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003534:	4b09      	ldr	r3, [pc, #36]	; (800355c <MX_USART1_UART_Init+0x58>)
 8003536:	2200      	movs	r2, #0
 8003538:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800353a:	4b08      	ldr	r3, [pc, #32]	; (800355c <MX_USART1_UART_Init+0x58>)
 800353c:	2200      	movs	r2, #0
 800353e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003540:	4b06      	ldr	r3, [pc, #24]	; (800355c <MX_USART1_UART_Init+0x58>)
 8003542:	2200      	movs	r2, #0
 8003544:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003546:	4805      	ldr	r0, [pc, #20]	; (800355c <MX_USART1_UART_Init+0x58>)
 8003548:	f005 ff62 	bl	8009410 <HAL_UART_Init>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d001      	beq.n	8003556 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003552:	f000 f90f 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003556:	bf00      	nop
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	200004c0 	.word	0x200004c0
 8003560:	40011000 	.word	0x40011000

08003564 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b08c      	sub	sp, #48	; 0x30
 8003568:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800356a:	f107 031c 	add.w	r3, r7, #28
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	605a      	str	r2, [r3, #4]
 8003574:	609a      	str	r2, [r3, #8]
 8003576:	60da      	str	r2, [r3, #12]
 8003578:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800357a:	4b78      	ldr	r3, [pc, #480]	; (800375c <MX_GPIO_Init+0x1f8>)
 800357c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357e:	4a77      	ldr	r2, [pc, #476]	; (800375c <MX_GPIO_Init+0x1f8>)
 8003580:	f043 0320 	orr.w	r3, r3, #32
 8003584:	6313      	str	r3, [r2, #48]	; 0x30
 8003586:	4b75      	ldr	r3, [pc, #468]	; (800375c <MX_GPIO_Init+0x1f8>)
 8003588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358a:	f003 0320 	and.w	r3, r3, #32
 800358e:	61bb      	str	r3, [r7, #24]
 8003590:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003592:	4b72      	ldr	r3, [pc, #456]	; (800375c <MX_GPIO_Init+0x1f8>)
 8003594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003596:	4a71      	ldr	r2, [pc, #452]	; (800375c <MX_GPIO_Init+0x1f8>)
 8003598:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800359c:	6313      	str	r3, [r2, #48]	; 0x30
 800359e:	4b6f      	ldr	r3, [pc, #444]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a6:	617b      	str	r3, [r7, #20]
 80035a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	4b6c      	ldr	r3, [pc, #432]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ae:	4a6b      	ldr	r2, [pc, #428]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035b0:	f043 0301 	orr.w	r3, r3, #1
 80035b4:	6313      	str	r3, [r2, #48]	; 0x30
 80035b6:	4b69      	ldr	r3, [pc, #420]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	613b      	str	r3, [r7, #16]
 80035c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035c2:	4b66      	ldr	r3, [pc, #408]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	4a65      	ldr	r2, [pc, #404]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035c8:	f043 0310 	orr.w	r3, r3, #16
 80035cc:	6313      	str	r3, [r2, #48]	; 0x30
 80035ce:	4b63      	ldr	r3, [pc, #396]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	f003 0310 	and.w	r3, r3, #16
 80035d6:	60fb      	str	r3, [r7, #12]
 80035d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035da:	4b60      	ldr	r3, [pc, #384]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	4a5f      	ldr	r2, [pc, #380]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035e0:	f043 0302 	orr.w	r3, r3, #2
 80035e4:	6313      	str	r3, [r2, #48]	; 0x30
 80035e6:	4b5d      	ldr	r3, [pc, #372]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	60bb      	str	r3, [r7, #8]
 80035f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80035f2:	4b5a      	ldr	r3, [pc, #360]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	4a59      	ldr	r2, [pc, #356]	; (800375c <MX_GPIO_Init+0x1f8>)
 80035f8:	f043 0308 	orr.w	r3, r3, #8
 80035fc:	6313      	str	r3, [r2, #48]	; 0x30
 80035fe:	4b57      	ldr	r3, [pc, #348]	; (800375c <MX_GPIO_Init+0x1f8>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	607b      	str	r3, [r7, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800360a:	4b54      	ldr	r3, [pc, #336]	; (800375c <MX_GPIO_Init+0x1f8>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	4a53      	ldr	r2, [pc, #332]	; (800375c <MX_GPIO_Init+0x1f8>)
 8003610:	f043 0304 	orr.w	r3, r3, #4
 8003614:	6313      	str	r3, [r2, #48]	; 0x30
 8003616:	4b51      	ldr	r3, [pc, #324]	; (800375c <MX_GPIO_Init+0x1f8>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	603b      	str	r3, [r7, #0]
 8003620:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USS_Trigger6_GPIO_Port, USS_Trigger6_Pin, GPIO_PIN_RESET);
 8003622:	2200      	movs	r2, #0
 8003624:	2180      	movs	r1, #128	; 0x80
 8003626:	484e      	ldr	r0, [pc, #312]	; (8003760 <MX_GPIO_Init+0x1fc>)
 8003628:	f003 fb64 	bl	8006cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, REDtest_Pin|BLUEtest_Pin, GPIO_PIN_RESET);
 800362c:	2200      	movs	r2, #0
 800362e:	f44f 4182 	mov.w	r1, #16640	; 0x4100
 8003632:	484c      	ldr	r0, [pc, #304]	; (8003764 <MX_GPIO_Init+0x200>)
 8003634:	f003 fb5e 	bl	8006cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USS_Trigger2_Pin|Rsig_Pin|Gsig_Pin|Bsig_Pin
 8003638:	2200      	movs	r2, #0
 800363a:	f247 1120 	movw	r1, #28960	; 0x7120
 800363e:	484a      	ldr	r0, [pc, #296]	; (8003768 <MX_GPIO_Init+0x204>)
 8003640:	f003 fb58 	bl	8006cf4 <HAL_GPIO_WritePin>
                          |USS_Trigger1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin, GPIO_PIN_RESET);
 8003644:	2200      	movs	r2, #0
 8003646:	f44f 51a2 	mov.w	r1, #5184	; 0x1440
 800364a:	4848      	ldr	r0, [pc, #288]	; (800376c <MX_GPIO_Init+0x208>)
 800364c:	f003 fb52 	bl	8006cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USS_Trigger6_Pin */
  GPIO_InitStruct.Pin = USS_Trigger6_Pin;
 8003650:	2380      	movs	r3, #128	; 0x80
 8003652:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003654:	2301      	movs	r3, #1
 8003656:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	2300      	movs	r3, #0
 800365a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365c:	2300      	movs	r3, #0
 800365e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USS_Trigger6_GPIO_Port, &GPIO_InitStruct);
 8003660:	f107 031c 	add.w	r3, r7, #28
 8003664:	4619      	mov	r1, r3
 8003666:	483e      	ldr	r0, [pc, #248]	; (8003760 <MX_GPIO_Init+0x1fc>)
 8003668:	f003 f980 	bl	800696c <HAL_GPIO_Init>

  /*Configure GPIO pin : evt_rxpin_Pin */
  GPIO_InitStruct.Pin = evt_rxpin_Pin;
 800366c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003670:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003672:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003676:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003678:	2301      	movs	r3, #1
 800367a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(evt_rxpin_GPIO_Port, &GPIO_InitStruct);
 800367c:	f107 031c 	add.w	r3, r7, #28
 8003680:	4619      	mov	r1, r3
 8003682:	483b      	ldr	r0, [pc, #236]	; (8003770 <MX_GPIO_Init+0x20c>)
 8003684:	f003 f972 	bl	800696c <HAL_GPIO_Init>

  /*Configure GPIO pins : REDtest_Pin BLUEtest_Pin */
  GPIO_InitStruct.Pin = REDtest_Pin|BLUEtest_Pin;
 8003688:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 800368c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800368e:	2301      	movs	r3, #1
 8003690:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003692:	2300      	movs	r3, #0
 8003694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003696:	2300      	movs	r3, #0
 8003698:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800369a:	f107 031c 	add.w	r3, r7, #28
 800369e:	4619      	mov	r1, r3
 80036a0:	4830      	ldr	r0, [pc, #192]	; (8003764 <MX_GPIO_Init+0x200>)
 80036a2:	f003 f963 	bl	800696c <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger2_Pin Rsig_Pin Gsig_Pin Bsig_Pin
                           USS_Trigger1_Pin */
  GPIO_InitStruct.Pin = USS_Trigger2_Pin|Rsig_Pin|Gsig_Pin|Bsig_Pin
 80036a6:	f247 1320 	movw	r3, #28960	; 0x7120
 80036aa:	61fb      	str	r3, [r7, #28]
                          |USS_Trigger1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ac:	2301      	movs	r3, #1
 80036ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b0:	2300      	movs	r3, #0
 80036b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b4:	2300      	movs	r3, #0
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036b8:	f107 031c 	add.w	r3, r7, #28
 80036bc:	4619      	mov	r1, r3
 80036be:	482a      	ldr	r0, [pc, #168]	; (8003768 <MX_GPIO_Init+0x204>)
 80036c0:	f003 f954 	bl	800696c <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data2_Pin USS_Data4_Pin USS_Data1_Pin */
  GPIO_InitStruct.Pin = USS_Data2_Pin|USS_Data4_Pin|USS_Data1_Pin;
 80036c4:	f44f 7311 	mov.w	r3, #580	; 0x244
 80036c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036ca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80036ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036d0:	2301      	movs	r3, #1
 80036d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036d4:	f107 031c 	add.w	r3, r7, #28
 80036d8:	4619      	mov	r1, r3
 80036da:	4823      	ldr	r0, [pc, #140]	; (8003768 <MX_GPIO_Init+0x204>)
 80036dc:	f003 f946 	bl	800696c <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger5_Pin USS_Trigger3_Pin USS_Trigger4_Pin */
  GPIO_InitStruct.Pin = USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin;
 80036e0:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 80036e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036e6:	2301      	movs	r3, #1
 80036e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ea:	2300      	movs	r3, #0
 80036ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ee:	2300      	movs	r3, #0
 80036f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036f2:	f107 031c 	add.w	r3, r7, #28
 80036f6:	4619      	mov	r1, r3
 80036f8:	481c      	ldr	r0, [pc, #112]	; (800376c <MX_GPIO_Init+0x208>)
 80036fa:	f003 f937 	bl	800696c <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data5_Pin USS_Data3_Pin */
  GPIO_InitStruct.Pin = USS_Data5_Pin|USS_Data3_Pin;
 80036fe:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8003702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003704:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003708:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800370a:	2301      	movs	r3, #1
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800370e:	f107 031c 	add.w	r3, r7, #28
 8003712:	4619      	mov	r1, r3
 8003714:	4815      	ldr	r0, [pc, #84]	; (800376c <MX_GPIO_Init+0x208>)
 8003716:	f003 f929 	bl	800696c <HAL_GPIO_Init>

  /*Configure GPIO pin : USS_Data6_Pin */
  GPIO_InitStruct.Pin = USS_Data6_Pin;
 800371a:	2308      	movs	r3, #8
 800371c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800371e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003722:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003724:	2301      	movs	r3, #1
 8003726:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USS_Data6_GPIO_Port, &GPIO_InitStruct);
 8003728:	f107 031c 	add.w	r3, r7, #28
 800372c:	4619      	mov	r1, r3
 800372e:	480d      	ldr	r0, [pc, #52]	; (8003764 <MX_GPIO_Init+0x200>)
 8003730:	f003 f91c 	bl	800696c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003734:	2200      	movs	r2, #0
 8003736:	2100      	movs	r1, #0
 8003738:	2017      	movs	r0, #23
 800373a:	f003 f840 	bl	80067be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800373e:	2017      	movs	r0, #23
 8003740:	f003 f859 	bl	80067f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003744:	2200      	movs	r2, #0
 8003746:	2100      	movs	r1, #0
 8003748:	2028      	movs	r0, #40	; 0x28
 800374a:	f003 f838 	bl	80067be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800374e:	2028      	movs	r0, #40	; 0x28
 8003750:	f003 f851 	bl	80067f6 <HAL_NVIC_EnableIRQ>

}
 8003754:	bf00      	nop
 8003756:	3730      	adds	r7, #48	; 0x30
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40023800 	.word	0x40023800
 8003760:	40021400 	.word	0x40021400
 8003764:	40020400 	.word	0x40020400
 8003768:	40020c00 	.word	0x40020c00
 800376c:	40020800 	.word	0x40020800
 8003770:	40021000 	.word	0x40021000

08003774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003778:	b672      	cpsid	i
}
 800377a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800377c:	e7fe      	b.n	800377c <Error_Handler+0x8>

0800377e <velocityMode>:

#include "motor_driver_114.h"
#include "define.h"

void velocityMode()
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b084      	sub	sp, #16
 8003782:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2f;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	60fa      	str	r2, [r7, #12]
 800378e:	3310      	adds	r3, #16
 8003790:	443b      	add	r3, r7
 8003792:	222f      	movs	r2, #47	; 0x2f
 8003794:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1c5a      	adds	r2, r3, #1
 800379c:	60fa      	str	r2, [r7, #12]
 800379e:	3310      	adds	r3, #16
 80037a0:	443b      	add	r3, r7
 80037a2:	2260      	movs	r2, #96	; 0x60
 80037a4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	1c5a      	adds	r2, r3, #1
 80037ac:	60fa      	str	r2, [r7, #12]
 80037ae:	3310      	adds	r3, #16
 80037b0:	443b      	add	r3, r7
 80037b2:	2260      	movs	r2, #96	; 0x60
 80037b4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	60fa      	str	r2, [r7, #12]
 80037be:	3310      	adds	r3, #16
 80037c0:	443b      	add	r3, r7
 80037c2:	2200      	movs	r2, #0
 80037c4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	1c5a      	adds	r2, r3, #1
 80037cc:	60fa      	str	r2, [r7, #12]
 80037ce:	3310      	adds	r3, #16
 80037d0:	443b      	add	r3, r7
 80037d2:	2203      	movs	r2, #3
 80037d4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	60fa      	str	r2, [r7, #12]
 80037de:	3310      	adds	r3, #16
 80037e0:	443b      	add	r3, r7
 80037e2:	2200      	movs	r2, #0
 80037e4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	60fa      	str	r2, [r7, #12]
 80037ee:	3310      	adds	r3, #16
 80037f0:	443b      	add	r3, r7
 80037f2:	2200      	movs	r2, #0
 80037f4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80037f8:	1d3a      	adds	r2, r7, #4
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	4413      	add	r3, r2
 80037fe:	2200      	movs	r2, #0
 8003800:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003802:	1d39      	adds	r1, r7, #4
 8003804:	2300      	movs	r3, #0
 8003806:	2208      	movs	r2, #8
 8003808:	f240 6001 	movw	r0, #1537	; 0x601
 800380c:	f7ff fae0 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003810:	2064      	movs	r0, #100	; 0x64
 8003812:	f001 fbeb 	bl	8004fec <HAL_Delay>
}
 8003816:	bf00      	nop
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <synchronousMode>:

void synchronousMode()
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b084      	sub	sp, #16
 8003822:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003824:	2300      	movs	r3, #0
 8003826:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	1c5a      	adds	r2, r3, #1
 800382c:	60fa      	str	r2, [r7, #12]
 800382e:	3310      	adds	r3, #16
 8003830:	443b      	add	r3, r7
 8003832:	222b      	movs	r2, #43	; 0x2b
 8003834:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x0f;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	60fa      	str	r2, [r7, #12]
 800383e:	3310      	adds	r3, #16
 8003840:	443b      	add	r3, r7
 8003842:	220f      	movs	r2, #15
 8003844:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	60fa      	str	r2, [r7, #12]
 800384e:	3310      	adds	r3, #16
 8003850:	443b      	add	r3, r7
 8003852:	2220      	movs	r2, #32
 8003854:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	60fa      	str	r2, [r7, #12]
 800385e:	3310      	adds	r3, #16
 8003860:	443b      	add	r3, r7
 8003862:	2200      	movs	r2, #0
 8003864:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	60fa      	str	r2, [r7, #12]
 800386e:	3310      	adds	r3, #16
 8003870:	443b      	add	r3, r7
 8003872:	2201      	movs	r2, #1
 8003874:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	60fa      	str	r2, [r7, #12]
 800387e:	3310      	adds	r3, #16
 8003880:	443b      	add	r3, r7
 8003882:	2200      	movs	r2, #0
 8003884:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	60fa      	str	r2, [r7, #12]
 800388e:	3310      	adds	r3, #16
 8003890:	443b      	add	r3, r7
 8003892:	2200      	movs	r2, #0
 8003894:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003898:	1d3a      	adds	r2, r7, #4
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4413      	add	r3, r2
 800389e:	2200      	movs	r2, #0
 80038a0:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80038a2:	1d39      	adds	r1, r7, #4
 80038a4:	2300      	movs	r3, #0
 80038a6:	2208      	movs	r2, #8
 80038a8:	f240 6001 	movw	r0, #1537	; 0x601
 80038ac:	f7ff fa90 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80038b0:	2064      	movs	r0, #100	; 0x64
 80038b2:	f001 fb9b 	bl	8004fec <HAL_Delay>
}
 80038b6:	bf00      	nop
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <settingEnc>:

void settingEnc(int16_t enc)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b086      	sub	sp, #24
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	4603      	mov	r3, r0
 80038c6:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 80038c8:	2300      	movs	r3, #0
 80038ca:	617b      	str	r3, [r7, #20]
 80038cc:	e055      	b.n	800397a <settingEnc+0xbc>
    {
        int index = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	613a      	str	r2, [r7, #16]
 80038d8:	3318      	adds	r3, #24
 80038da:	443b      	add	r3, r7
 80038dc:	222b      	movs	r2, #43	; 0x2b
 80038de:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0e;
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	613a      	str	r2, [r7, #16]
 80038e8:	3318      	adds	r3, #24
 80038ea:	443b      	add	r3, r7
 80038ec:	220e      	movs	r2, #14
 80038ee:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	613a      	str	r2, [r7, #16]
 80038f8:	3318      	adds	r3, #24
 80038fa:	443b      	add	r3, r7
 80038fc:	2220      	movs	r2, #32
 80038fe:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	b2da      	uxtb	r2, r3
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1c59      	adds	r1, r3, #1
 800390a:	6139      	str	r1, [r7, #16]
 800390c:	3201      	adds	r2, #1
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	3318      	adds	r3, #24
 8003912:	443b      	add	r3, r7
 8003914:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc & 0xff);
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	1c5a      	adds	r2, r3, #1
 800391c:	613a      	str	r2, [r7, #16]
 800391e:	88fa      	ldrh	r2, [r7, #6]
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	3318      	adds	r3, #24
 8003924:	443b      	add	r3, r7
 8003926:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc>>8) & 0xff;
 800392a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800392e:	121b      	asrs	r3, r3, #8
 8003930:	b219      	sxth	r1, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	613a      	str	r2, [r7, #16]
 8003938:	b2ca      	uxtb	r2, r1
 800393a:	3318      	adds	r3, #24
 800393c:	443b      	add	r3, r7
 800393e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	613a      	str	r2, [r7, #16]
 8003948:	3318      	adds	r3, #24
 800394a:	443b      	add	r3, r7
 800394c:	2200      	movs	r2, #0
 800394e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003952:	f107 0208 	add.w	r2, r7, #8
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4413      	add	r3, r2
 800395a:	2200      	movs	r2, #0
 800395c:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800395e:	f107 0108 	add.w	r1, r7, #8
 8003962:	2300      	movs	r3, #0
 8003964:	2208      	movs	r2, #8
 8003966:	f240 6001 	movw	r0, #1537	; 0x601
 800396a:	f7ff fa31 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800396e:	2064      	movs	r0, #100	; 0x64
 8003970:	f001 fb3c 	bl	8004fec <HAL_Delay>
    for(int i=0;i<2;i++)
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	3301      	adds	r3, #1
 8003978:	617b      	str	r3, [r7, #20]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	2b01      	cmp	r3, #1
 800397e:	dda6      	ble.n	80038ce <settingEnc+0x10>
    }
}
 8003980:	bf00      	nop
 8003982:	bf00      	nop
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <settingPole>:

void settingPole(int16_t pole)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b086      	sub	sp, #24
 800398e:	af00      	add	r7, sp, #0
 8003990:	4603      	mov	r3, r0
 8003992:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8003994:	2300      	movs	r3, #0
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	e055      	b.n	8003a46 <settingPole+0xbc>
    {
        int index = 0;
 800399a:	2300      	movs	r3, #0
 800399c:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1c5a      	adds	r2, r3, #1
 80039a2:	613a      	str	r2, [r7, #16]
 80039a4:	3318      	adds	r3, #24
 80039a6:	443b      	add	r3, r7
 80039a8:	222b      	movs	r2, #43	; 0x2b
 80039aa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0c;
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	613a      	str	r2, [r7, #16]
 80039b4:	3318      	adds	r3, #24
 80039b6:	443b      	add	r3, r7
 80039b8:	220c      	movs	r2, #12
 80039ba:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	613a      	str	r2, [r7, #16]
 80039c4:	3318      	adds	r3, #24
 80039c6:	443b      	add	r3, r7
 80039c8:	2220      	movs	r2, #32
 80039ca:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1c59      	adds	r1, r3, #1
 80039d6:	6139      	str	r1, [r7, #16]
 80039d8:	3201      	adds	r2, #1
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	3318      	adds	r3, #24
 80039de:	443b      	add	r3, r7
 80039e0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole & 0xff);
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1c5a      	adds	r2, r3, #1
 80039e8:	613a      	str	r2, [r7, #16]
 80039ea:	88fa      	ldrh	r2, [r7, #6]
 80039ec:	b2d2      	uxtb	r2, r2
 80039ee:	3318      	adds	r3, #24
 80039f0:	443b      	add	r3, r7
 80039f2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole>>8) & 0xff;
 80039f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039fa:	121b      	asrs	r3, r3, #8
 80039fc:	b219      	sxth	r1, r3
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1c5a      	adds	r2, r3, #1
 8003a02:	613a      	str	r2, [r7, #16]
 8003a04:	b2ca      	uxtb	r2, r1
 8003a06:	3318      	adds	r3, #24
 8003a08:	443b      	add	r3, r7
 8003a0a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1c5a      	adds	r2, r3, #1
 8003a12:	613a      	str	r2, [r7, #16]
 8003a14:	3318      	adds	r3, #24
 8003a16:	443b      	add	r3, r7
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003a1e:	f107 0208 	add.w	r2, r7, #8
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	4413      	add	r3, r2
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003a2a:	f107 0108 	add.w	r1, r7, #8
 8003a2e:	2300      	movs	r3, #0
 8003a30:	2208      	movs	r2, #8
 8003a32:	f240 6001 	movw	r0, #1537	; 0x601
 8003a36:	f7ff f9cb 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8003a3a:	2064      	movs	r0, #100	; 0x64
 8003a3c:	f001 fad6 	bl	8004fec <HAL_Delay>
    for(int i=0;i<2;i++)
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	3301      	adds	r3, #1
 8003a44:	617b      	str	r3, [r7, #20]
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	dda6      	ble.n	800399a <settingPole+0x10>
    }
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <settingBreak>:

void settingBreak(uint8_t enable)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b086      	sub	sp, #24
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	71fb      	strb	r3, [r7, #7]
    char buf[8];
    int index = 0;
 8003a60:	2300      	movs	r3, #0
 8003a62:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	1c5a      	adds	r2, r3, #1
 8003a68:	617a      	str	r2, [r7, #20]
 8003a6a:	3318      	adds	r3, #24
 8003a6c:	443b      	add	r3, r7
 8003a6e:	222b      	movs	r2, #43	; 0x2b
 8003a70:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x07;
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	617a      	str	r2, [r7, #20]
 8003a7a:	3318      	adds	r3, #24
 8003a7c:	443b      	add	r3, r7
 8003a7e:	2207      	movs	r2, #7
 8003a80:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	617a      	str	r2, [r7, #20]
 8003a8a:	3318      	adds	r3, #24
 8003a8c:	443b      	add	r3, r7
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	617a      	str	r2, [r7, #20]
 8003a9a:	3318      	adds	r3, #24
 8003a9c:	443b      	add	r3, r7
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (char)enable;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	1c5a      	adds	r2, r3, #1
 8003aa8:	617a      	str	r2, [r7, #20]
 8003aaa:	3318      	adds	r3, #24
 8003aac:	443b      	add	r3, r7
 8003aae:	79fa      	ldrb	r2, [r7, #7]
 8003ab0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	617a      	str	r2, [r7, #20]
 8003aba:	3318      	adds	r3, #24
 8003abc:	443b      	add	r3, r7
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	617a      	str	r2, [r7, #20]
 8003aca:	3318      	adds	r3, #24
 8003acc:	443b      	add	r3, r7
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003ad4:	f107 020c 	add.w	r2, r7, #12
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	4413      	add	r3, r2
 8003adc:	2200      	movs	r2, #0
 8003ade:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003ae0:	f107 010c 	add.w	r1, r7, #12
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2208      	movs	r2, #8
 8003ae8:	f240 6001 	movw	r0, #1537	; 0x601
 8003aec:	f7ff f970 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003af0:	2064      	movs	r0, #100	; 0x64
 8003af2:	f001 fa7b 	bl	8004fec <HAL_Delay>
}
 8003af6:	bf00      	nop
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <settingMaxRPM>:

void settingMaxRPM(int16_t rpm)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b086      	sub	sp, #24
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	4603      	mov	r3, r0
 8003b06:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	1c5a      	adds	r2, r3, #1
 8003b10:	617a      	str	r2, [r7, #20]
 8003b12:	3318      	adds	r3, #24
 8003b14:	443b      	add	r3, r7
 8003b16:	222b      	movs	r2, #43	; 0x2b
 8003b18:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x08;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	1c5a      	adds	r2, r3, #1
 8003b20:	617a      	str	r2, [r7, #20]
 8003b22:	3318      	adds	r3, #24
 8003b24:	443b      	add	r3, r7
 8003b26:	2208      	movs	r2, #8
 8003b28:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	1c5a      	adds	r2, r3, #1
 8003b30:	617a      	str	r2, [r7, #20]
 8003b32:	3318      	adds	r3, #24
 8003b34:	443b      	add	r3, r7
 8003b36:	2220      	movs	r2, #32
 8003b38:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	1c5a      	adds	r2, r3, #1
 8003b40:	617a      	str	r2, [r7, #20]
 8003b42:	3318      	adds	r3, #24
 8003b44:	443b      	add	r3, r7
 8003b46:	2200      	movs	r2, #0
 8003b48:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm & 0xff);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	1c5a      	adds	r2, r3, #1
 8003b50:	617a      	str	r2, [r7, #20]
 8003b52:	88fa      	ldrh	r2, [r7, #6]
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	3318      	adds	r3, #24
 8003b58:	443b      	add	r3, r7
 8003b5a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm>>8) & 0xff;
 8003b5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b62:	121b      	asrs	r3, r3, #8
 8003b64:	b219      	sxth	r1, r3
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	617a      	str	r2, [r7, #20]
 8003b6c:	b2ca      	uxtb	r2, r1
 8003b6e:	3318      	adds	r3, #24
 8003b70:	443b      	add	r3, r7
 8003b72:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	617a      	str	r2, [r7, #20]
 8003b7c:	3318      	adds	r3, #24
 8003b7e:	443b      	add	r3, r7
 8003b80:	2200      	movs	r2, #0
 8003b82:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003b86:	f107 020c 	add.w	r2, r7, #12
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003b92:	f107 010c 	add.w	r1, r7, #12
 8003b96:	2300      	movs	r3, #0
 8003b98:	2208      	movs	r2, #8
 8003b9a:	f240 6001 	movw	r0, #1537	; 0x601
 8003b9e:	f7ff f917 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003ba2:	2064      	movs	r0, #100	; 0x64
 8003ba4:	f001 fa22 	bl	8004fec <HAL_Delay>
}
 8003ba8:	bf00      	nop
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <settingRatedCurrent>:

void settingRatedCurrent(double curr)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 8003bba:	2300      	movs	r3, #0
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	e05e      	b.n	8003c7e <settingRatedCurrent+0xce>
    {
        int index = 0;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1c5a      	adds	r2, r3, #1
 8003bc8:	613a      	str	r2, [r7, #16]
 8003bca:	3318      	adds	r3, #24
 8003bcc:	443b      	add	r3, r7
 8003bce:	222b      	movs	r2, #43	; 0x2b
 8003bd0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x14;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1c5a      	adds	r2, r3, #1
 8003bd8:	613a      	str	r2, [r7, #16]
 8003bda:	3318      	adds	r3, #24
 8003bdc:	443b      	add	r3, r7
 8003bde:	2214      	movs	r2, #20
 8003be0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	1c5a      	adds	r2, r3, #1
 8003be8:	613a      	str	r2, [r7, #16]
 8003bea:	3318      	adds	r3, #24
 8003bec:	443b      	add	r3, r7
 8003bee:	2220      	movs	r2, #32
 8003bf0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1c59      	adds	r1, r3, #1
 8003bfc:	6139      	str	r1, [r7, #16]
 8003bfe:	3201      	adds	r2, #1
 8003c00:	b2d2      	uxtb	r2, r2
 8003c02:	3318      	adds	r3, #24
 8003c04:	443b      	add	r3, r7
 8003c06:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 8003c0a:	f04f 0200 	mov.w	r2, #0
 8003c0e:	4b20      	ldr	r3, [pc, #128]	; (8003c90 <settingRatedCurrent+0xe0>)
 8003c10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c14:	f7fc fd08 	bl	8000628 <__aeabi_dmul>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	4610      	mov	r0, r2
 8003c1e:	4619      	mov	r1, r3
 8003c20:	f7fc ff9c 	bl	8000b5c <__aeabi_d2iz>
 8003c24:	4601      	mov	r1, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1c5a      	adds	r2, r3, #1
 8003c2a:	613a      	str	r2, [r7, #16]
 8003c2c:	b2ca      	uxtb	r2, r1
 8003c2e:	3318      	adds	r3, #24
 8003c30:	443b      	add	r3, r7
 8003c32:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	613a      	str	r2, [r7, #16]
 8003c3c:	3318      	adds	r3, #24
 8003c3e:	443b      	add	r3, r7
 8003c40:	2200      	movs	r2, #0
 8003c42:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1c5a      	adds	r2, r3, #1
 8003c4a:	613a      	str	r2, [r7, #16]
 8003c4c:	3318      	adds	r3, #24
 8003c4e:	443b      	add	r3, r7
 8003c50:	2200      	movs	r2, #0
 8003c52:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003c56:	f107 0208 	add.w	r2, r7, #8
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	2200      	movs	r2, #0
 8003c60:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003c62:	f107 0108 	add.w	r1, r7, #8
 8003c66:	2300      	movs	r3, #0
 8003c68:	2208      	movs	r2, #8
 8003c6a:	f240 6001 	movw	r0, #1537	; 0x601
 8003c6e:	f7ff f8af 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8003c72:	2064      	movs	r0, #100	; 0x64
 8003c74:	f001 f9ba 	bl	8004fec <HAL_Delay>
    for(int i=0;i<2;i++)
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	dd9d      	ble.n	8003bc0 <settingRatedCurrent+0x10>
    }
}
 8003c84:	bf00      	nop
 8003c86:	bf00      	nop
 8003c88:	3718      	adds	r7, #24
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	40240000 	.word	0x40240000

08003c94 <settingMaxCurrent>:

void settingMaxCurrent(double curr)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	617b      	str	r3, [r7, #20]
 8003ca2:	e05e      	b.n	8003d62 <settingMaxCurrent+0xce>
    {
        int index = 0;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	613a      	str	r2, [r7, #16]
 8003cae:	3318      	adds	r3, #24
 8003cb0:	443b      	add	r3, r7
 8003cb2:	222b      	movs	r2, #43	; 0x2b
 8003cb4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x15;
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1c5a      	adds	r2, r3, #1
 8003cbc:	613a      	str	r2, [r7, #16]
 8003cbe:	3318      	adds	r3, #24
 8003cc0:	443b      	add	r3, r7
 8003cc2:	2215      	movs	r2, #21
 8003cc4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1c5a      	adds	r2, r3, #1
 8003ccc:	613a      	str	r2, [r7, #16]
 8003cce:	3318      	adds	r3, #24
 8003cd0:	443b      	add	r3, r7
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	b2da      	uxtb	r2, r3
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1c59      	adds	r1, r3, #1
 8003ce0:	6139      	str	r1, [r7, #16]
 8003ce2:	3201      	adds	r2, #1
 8003ce4:	b2d2      	uxtb	r2, r2
 8003ce6:	3318      	adds	r3, #24
 8003ce8:	443b      	add	r3, r7
 8003cea:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 8003cee:	f04f 0200 	mov.w	r2, #0
 8003cf2:	4b20      	ldr	r3, [pc, #128]	; (8003d74 <settingMaxCurrent+0xe0>)
 8003cf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003cf8:	f7fc fc96 	bl	8000628 <__aeabi_dmul>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4610      	mov	r0, r2
 8003d02:	4619      	mov	r1, r3
 8003d04:	f7fc ff2a 	bl	8000b5c <__aeabi_d2iz>
 8003d08:	4601      	mov	r1, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	613a      	str	r2, [r7, #16]
 8003d10:	b2ca      	uxtb	r2, r1
 8003d12:	3318      	adds	r3, #24
 8003d14:	443b      	add	r3, r7
 8003d16:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1c5a      	adds	r2, r3, #1
 8003d1e:	613a      	str	r2, [r7, #16]
 8003d20:	3318      	adds	r3, #24
 8003d22:	443b      	add	r3, r7
 8003d24:	2200      	movs	r2, #0
 8003d26:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	613a      	str	r2, [r7, #16]
 8003d30:	3318      	adds	r3, #24
 8003d32:	443b      	add	r3, r7
 8003d34:	2200      	movs	r2, #0
 8003d36:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003d3a:	f107 0208 	add.w	r2, r7, #8
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	4413      	add	r3, r2
 8003d42:	2200      	movs	r2, #0
 8003d44:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003d46:	f107 0108 	add.w	r1, r7, #8
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	2208      	movs	r2, #8
 8003d4e:	f240 6001 	movw	r0, #1537	; 0x601
 8003d52:	f7ff f83d 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8003d56:	2064      	movs	r0, #100	; 0x64
 8003d58:	f001 f948 	bl	8004fec <HAL_Delay>
    for(int i=0;i<2;i++)
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	dd9d      	ble.n	8003ca4 <settingMaxCurrent+0x10>
    }
}
 8003d68:	bf00      	nop
 8003d6a:	bf00      	nop
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	40240000 	.word	0x40240000

08003d78 <settingHallOffset>:

void settingHallOffset(int16_t degree)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8003d82:	2300      	movs	r3, #0
 8003d84:	617b      	str	r3, [r7, #20]
 8003d86:	e055      	b.n	8003e34 <settingHallOffset+0xbc>
    {
        int index = 0;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	613a      	str	r2, [r7, #16]
 8003d92:	3318      	adds	r3, #24
 8003d94:	443b      	add	r3, r7
 8003d96:	222b      	movs	r2, #43	; 0x2b
 8003d98:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x11;
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1c5a      	adds	r2, r3, #1
 8003da0:	613a      	str	r2, [r7, #16]
 8003da2:	3318      	adds	r3, #24
 8003da4:	443b      	add	r3, r7
 8003da6:	2211      	movs	r2, #17
 8003da8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1c5a      	adds	r2, r3, #1
 8003db0:	613a      	str	r2, [r7, #16]
 8003db2:	3318      	adds	r3, #24
 8003db4:	443b      	add	r3, r7
 8003db6:	2220      	movs	r2, #32
 8003db8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	b2da      	uxtb	r2, r3
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1c59      	adds	r1, r3, #1
 8003dc4:	6139      	str	r1, [r7, #16]
 8003dc6:	3201      	adds	r2, #1
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	3318      	adds	r3, #24
 8003dcc:	443b      	add	r3, r7
 8003dce:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree & 0xff);
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	613a      	str	r2, [r7, #16]
 8003dd8:	88fa      	ldrh	r2, [r7, #6]
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	3318      	adds	r3, #24
 8003dde:	443b      	add	r3, r7
 8003de0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree>>8) & 0xff;
 8003de4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003de8:	121b      	asrs	r3, r3, #8
 8003dea:	b219      	sxth	r1, r3
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1c5a      	adds	r2, r3, #1
 8003df0:	613a      	str	r2, [r7, #16]
 8003df2:	b2ca      	uxtb	r2, r1
 8003df4:	3318      	adds	r3, #24
 8003df6:	443b      	add	r3, r7
 8003df8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	1c5a      	adds	r2, r3, #1
 8003e00:	613a      	str	r2, [r7, #16]
 8003e02:	3318      	adds	r3, #24
 8003e04:	443b      	add	r3, r7
 8003e06:	2200      	movs	r2, #0
 8003e08:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003e0c:	f107 0208 	add.w	r2, r7, #8
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	4413      	add	r3, r2
 8003e14:	2200      	movs	r2, #0
 8003e16:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003e18:	f107 0108 	add.w	r1, r7, #8
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	2208      	movs	r2, #8
 8003e20:	f240 6001 	movw	r0, #1537	; 0x601
 8003e24:	f7fe ffd4 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8003e28:	2064      	movs	r0, #100	; 0x64
 8003e2a:	f001 f8df 	bl	8004fec <HAL_Delay>
    for(int i=0;i<2;i++)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	3301      	adds	r3, #1
 8003e32:	617b      	str	r3, [r7, #20]
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	dda6      	ble.n	8003d88 <settingHallOffset+0x10>
    }
}
 8003e3a:	bf00      	nop
 8003e3c:	bf00      	nop
 8003e3e:	3718      	adds	r7, #24
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <save>:

void save()
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	60fa      	str	r2, [r7, #12]
 8003e54:	3310      	adds	r3, #16
 8003e56:	443b      	add	r3, r7
 8003e58:	222b      	movs	r2, #43	; 0x2b
 8003e5a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x10;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	60fa      	str	r2, [r7, #12]
 8003e64:	3310      	adds	r3, #16
 8003e66:	443b      	add	r3, r7
 8003e68:	2210      	movs	r2, #16
 8003e6a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	60fa      	str	r2, [r7, #12]
 8003e74:	3310      	adds	r3, #16
 8003e76:	443b      	add	r3, r7
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	1c5a      	adds	r2, r3, #1
 8003e82:	60fa      	str	r2, [r7, #12]
 8003e84:	3310      	adds	r3, #16
 8003e86:	443b      	add	r3, r7
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	60fa      	str	r2, [r7, #12]
 8003e94:	3310      	adds	r3, #16
 8003e96:	443b      	add	r3, r7
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	60fa      	str	r2, [r7, #12]
 8003ea4:	3310      	adds	r3, #16
 8003ea6:	443b      	add	r3, r7
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1c5a      	adds	r2, r3, #1
 8003eb2:	60fa      	str	r2, [r7, #12]
 8003eb4:	3310      	adds	r3, #16
 8003eb6:	443b      	add	r3, r7
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003ebe:	1d3a      	adds	r2, r7, #4
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	701a      	strb	r2, [r3, #0]
    index = 0;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003ecc:	1d39      	adds	r1, r7, #4
 8003ece:	2300      	movs	r3, #0
 8003ed0:	2208      	movs	r2, #8
 8003ed2:	f240 6001 	movw	r0, #1537	; 0x601
 8003ed6:	f7fe ff7b 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003eda:	2064      	movs	r0, #100	; 0x64
 8003edc:	f001 f886 	bl	8004fec <HAL_Delay>
}
 8003ee0:	bf00      	nop
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <startMotor>:



void startMotor()
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
    enable();
 8003eec:	f000 f806 	bl	8003efc <enable>
    velocityMode();
 8003ef0:	f7ff fc45 	bl	800377e <velocityMode>
    synchronousMode();
 8003ef4:	f7ff fc93 	bl	800381e <synchronousMode>
}
 8003ef8:	bf00      	nop
 8003efa:	bd80      	pop	{r7, pc}

08003efc <enable>:

void enable()
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
    char buf[8];
    char seq[4] = {0x00,0x06,0x07,0x0f};
 8003f02:	4b2f      	ldr	r3, [pc, #188]	; (8003fc0 <enable+0xc4>)
 8003f04:	607b      	str	r3, [r7, #4]
    for(int i =0;i<4;i++)
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	e050      	b.n	8003fae <enable+0xb2>
    {
        int index = 0;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	613a      	str	r2, [r7, #16]
 8003f16:	3318      	adds	r3, #24
 8003f18:	443b      	add	r3, r7
 8003f1a:	222b      	movs	r2, #43	; 0x2b
 8003f1c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x40;
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	613a      	str	r2, [r7, #16]
 8003f26:	3318      	adds	r3, #24
 8003f28:	443b      	add	r3, r7
 8003f2a:	2240      	movs	r2, #64	; 0x40
 8003f2c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x60;
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	613a      	str	r2, [r7, #16]
 8003f36:	3318      	adds	r3, #24
 8003f38:	443b      	add	r3, r7
 8003f3a:	2260      	movs	r2, #96	; 0x60
 8003f3c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1c5a      	adds	r2, r3, #1
 8003f44:	613a      	str	r2, [r7, #16]
 8003f46:	3318      	adds	r3, #24
 8003f48:	443b      	add	r3, r7
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = seq[i];
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1c5a      	adds	r2, r3, #1
 8003f54:	613a      	str	r2, [r7, #16]
 8003f56:	1d39      	adds	r1, r7, #4
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	440a      	add	r2, r1
 8003f5c:	7812      	ldrb	r2, [r2, #0]
 8003f5e:	3318      	adds	r3, #24
 8003f60:	443b      	add	r3, r7
 8003f62:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	613a      	str	r2, [r7, #16]
 8003f6c:	3318      	adds	r3, #24
 8003f6e:	443b      	add	r3, r7
 8003f70:	2200      	movs	r2, #0
 8003f72:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	613a      	str	r2, [r7, #16]
 8003f7c:	3318      	adds	r3, #24
 8003f7e:	443b      	add	r3, r7
 8003f80:	2200      	movs	r2, #0
 8003f82:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003f86:	f107 0208 	add.w	r2, r7, #8
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	2200      	movs	r2, #0
 8003f90:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003f92:	f107 0108 	add.w	r1, r7, #8
 8003f96:	2300      	movs	r3, #0
 8003f98:	2208      	movs	r2, #8
 8003f9a:	f240 6001 	movw	r0, #1537	; 0x601
 8003f9e:	f7fe ff17 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8003fa2:	2064      	movs	r0, #100	; 0x64
 8003fa4:	f001 f822 	bl	8004fec <HAL_Delay>
    for(int i =0;i<4;i++)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	3301      	adds	r3, #1
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	ddab      	ble.n	8003f0c <enable+0x10>
    }
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop
 8003fb8:	3718      	adds	r7, #24
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	0f070600 	.word	0x0f070600

08003fc4 <disable>:

void disable()
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	1c5a      	adds	r2, r3, #1
 8003fd2:	60fa      	str	r2, [r7, #12]
 8003fd4:	3310      	adds	r3, #16
 8003fd6:	443b      	add	r3, r7
 8003fd8:	222b      	movs	r2, #43	; 0x2b
 8003fda:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	1c5a      	adds	r2, r3, #1
 8003fe2:	60fa      	str	r2, [r7, #12]
 8003fe4:	3310      	adds	r3, #16
 8003fe6:	443b      	add	r3, r7
 8003fe8:	2240      	movs	r2, #64	; 0x40
 8003fea:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	1c5a      	adds	r2, r3, #1
 8003ff2:	60fa      	str	r2, [r7, #12]
 8003ff4:	3310      	adds	r3, #16
 8003ff6:	443b      	add	r3, r7
 8003ff8:	2260      	movs	r2, #96	; 0x60
 8003ffa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	60fa      	str	r2, [r7, #12]
 8004004:	3310      	adds	r3, #16
 8004006:	443b      	add	r3, r7
 8004008:	2200      	movs	r2, #0
 800400a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	60fa      	str	r2, [r7, #12]
 8004014:	3310      	adds	r3, #16
 8004016:	443b      	add	r3, r7
 8004018:	2200      	movs	r2, #0
 800401a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	60fa      	str	r2, [r7, #12]
 8004024:	3310      	adds	r3, #16
 8004026:	443b      	add	r3, r7
 8004028:	2200      	movs	r2, #0
 800402a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	1c5a      	adds	r2, r3, #1
 8004032:	60fa      	str	r2, [r7, #12]
 8004034:	3310      	adds	r3, #16
 8004036:	443b      	add	r3, r7
 8004038:	2200      	movs	r2, #0
 800403a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800403e:	1d3a      	adds	r2, r7, #4
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4413      	add	r3, r2
 8004044:	2200      	movs	r2, #0
 8004046:	701a      	strb	r2, [r3, #0]
    index = 0;
 8004048:	2300      	movs	r3, #0
 800404a:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800404c:	1d39      	adds	r1, r7, #4
 800404e:	2300      	movs	r3, #0
 8004050:	2208      	movs	r2, #8
 8004052:	f240 6001 	movw	r0, #1537	; 0x601
 8004056:	f7fe febb 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 800405a:	2064      	movs	r0, #100	; 0x64
 800405c:	f000 ffc6 	bl	8004fec <HAL_Delay>
}
 8004060:	bf00      	nop
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <reset>:

void reset()
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 800406e:	2300      	movs	r3, #0
 8004070:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	60fa      	str	r2, [r7, #12]
 8004078:	3310      	adds	r3, #16
 800407a:	443b      	add	r3, r7
 800407c:	222b      	movs	r2, #43	; 0x2b
 800407e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	1c5a      	adds	r2, r3, #1
 8004086:	60fa      	str	r2, [r7, #12]
 8004088:	3310      	adds	r3, #16
 800408a:	443b      	add	r3, r7
 800408c:	2240      	movs	r2, #64	; 0x40
 800408e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	60fa      	str	r2, [r7, #12]
 8004098:	3310      	adds	r3, #16
 800409a:	443b      	add	r3, r7
 800409c:	2260      	movs	r2, #96	; 0x60
 800409e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	1c5a      	adds	r2, r3, #1
 80040a6:	60fa      	str	r2, [r7, #12]
 80040a8:	3310      	adds	r3, #16
 80040aa:	443b      	add	r3, r7
 80040ac:	2200      	movs	r2, #0
 80040ae:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x80;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	1c5a      	adds	r2, r3, #1
 80040b6:	60fa      	str	r2, [r7, #12]
 80040b8:	3310      	adds	r3, #16
 80040ba:	443b      	add	r3, r7
 80040bc:	2280      	movs	r2, #128	; 0x80
 80040be:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	60fa      	str	r2, [r7, #12]
 80040c8:	3310      	adds	r3, #16
 80040ca:	443b      	add	r3, r7
 80040cc:	2200      	movs	r2, #0
 80040ce:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	1c5a      	adds	r2, r3, #1
 80040d6:	60fa      	str	r2, [r7, #12]
 80040d8:	3310      	adds	r3, #16
 80040da:	443b      	add	r3, r7
 80040dc:	2200      	movs	r2, #0
 80040de:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80040e2:	1d3a      	adds	r2, r7, #4
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4413      	add	r3, r2
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80040ec:	1d39      	adds	r1, r7, #4
 80040ee:	2300      	movs	r3, #0
 80040f0:	2208      	movs	r2, #8
 80040f2:	f240 6001 	movw	r0, #1537	; 0x601
 80040f6:	f7fe fe6b 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80040fa:	2064      	movs	r0, #100	; 0x64
 80040fc:	f000 ff76 	bl	8004fec <HAL_Delay>
}
 8004100:	bf00      	nop
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <reqEnc>:

void reqEnc()
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 800410e:	2300      	movs	r3, #0
 8004110:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	1c5a      	adds	r2, r3, #1
 8004116:	60fa      	str	r2, [r7, #12]
 8004118:	3310      	adds	r3, #16
 800411a:	443b      	add	r3, r7
 800411c:	2240      	movs	r2, #64	; 0x40
 800411e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x6c;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	1c5a      	adds	r2, r3, #1
 8004126:	60fa      	str	r2, [r7, #12]
 8004128:	3310      	adds	r3, #16
 800412a:	443b      	add	r3, r7
 800412c:	226c      	movs	r2, #108	; 0x6c
 800412e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	60fa      	str	r2, [r7, #12]
 8004138:	3310      	adds	r3, #16
 800413a:	443b      	add	r3, r7
 800413c:	2260      	movs	r2, #96	; 0x60
 800413e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	60fa      	str	r2, [r7, #12]
 8004148:	3310      	adds	r3, #16
 800414a:	443b      	add	r3, r7
 800414c:	2203      	movs	r2, #3
 800414e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	60fa      	str	r2, [r7, #12]
 8004158:	3310      	adds	r3, #16
 800415a:	443b      	add	r3, r7
 800415c:	2200      	movs	r2, #0
 800415e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	60fa      	str	r2, [r7, #12]
 8004168:	3310      	adds	r3, #16
 800416a:	443b      	add	r3, r7
 800416c:	2200      	movs	r2, #0
 800416e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	1c5a      	adds	r2, r3, #1
 8004176:	60fa      	str	r2, [r7, #12]
 8004178:	3310      	adds	r3, #16
 800417a:	443b      	add	r3, r7
 800417c:	2200      	movs	r2, #0
 800417e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004182:	1d3a      	adds	r2, r7, #4
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4413      	add	r3, r2
 8004188:	2200      	movs	r2, #0
 800418a:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800418c:	1d39      	adds	r1, r7, #4
 800418e:	2300      	movs	r3, #0
 8004190:	2208      	movs	r2, #8
 8004192:	f240 6001 	movw	r0, #1537	; 0x601
 8004196:	f7fe fe1b 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 800419a:	bf00      	nop
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <reqState>:

void reqState()
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b084      	sub	sp, #16
 80041a6:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	60fa      	str	r2, [r7, #12]
 80041b2:	3310      	adds	r3, #16
 80041b4:	443b      	add	r3, r7
 80041b6:	2240      	movs	r2, #64	; 0x40
 80041b8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x3f;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	60fa      	str	r2, [r7, #12]
 80041c2:	3310      	adds	r3, #16
 80041c4:	443b      	add	r3, r7
 80041c6:	223f      	movs	r2, #63	; 0x3f
 80041c8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	1c5a      	adds	r2, r3, #1
 80041d0:	60fa      	str	r2, [r7, #12]
 80041d2:	3310      	adds	r3, #16
 80041d4:	443b      	add	r3, r7
 80041d6:	2260      	movs	r2, #96	; 0x60
 80041d8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	1c5a      	adds	r2, r3, #1
 80041e0:	60fa      	str	r2, [r7, #12]
 80041e2:	3310      	adds	r3, #16
 80041e4:	443b      	add	r3, r7
 80041e6:	2200      	movs	r2, #0
 80041e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	60fa      	str	r2, [r7, #12]
 80041f2:	3310      	adds	r3, #16
 80041f4:	443b      	add	r3, r7
 80041f6:	2200      	movs	r2, #0
 80041f8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	60fa      	str	r2, [r7, #12]
 8004202:	3310      	adds	r3, #16
 8004204:	443b      	add	r3, r7
 8004206:	2200      	movs	r2, #0
 8004208:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	1c5a      	adds	r2, r3, #1
 8004210:	60fa      	str	r2, [r7, #12]
 8004212:	3310      	adds	r3, #16
 8004214:	443b      	add	r3, r7
 8004216:	2200      	movs	r2, #0
 8004218:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800421c:	1d3a      	adds	r2, r7, #4
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	4413      	add	r3, r2
 8004222:	2200      	movs	r2, #0
 8004224:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004226:	1d39      	adds	r1, r7, #4
 8004228:	2300      	movs	r3, #0
 800422a:	2208      	movs	r2, #8
 800422c:	f240 6001 	movw	r0, #1537	; 0x601
 8004230:	f7fe fdce 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8004234:	bf00      	nop
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <control>:

void control(int16_t lrpm,int16_t rrpm)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	4603      	mov	r3, r0
 8004244:	460a      	mov	r2, r1
 8004246:	80fb      	strh	r3, [r7, #6]
 8004248:	4613      	mov	r3, r2
 800424a:	80bb      	strh	r3, [r7, #4]
    lrpm = -1*lrpm;
 800424c:	88fb      	ldrh	r3, [r7, #6]
 800424e:	425b      	negs	r3, r3
 8004250:	b29b      	uxth	r3, r3
 8004252:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 8004254:	2300      	movs	r3, #0
 8004256:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x23;
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	617a      	str	r2, [r7, #20]
 800425e:	3318      	adds	r3, #24
 8004260:	443b      	add	r3, r7
 8004262:	2223      	movs	r2, #35	; 0x23
 8004264:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0xff;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	617a      	str	r2, [r7, #20]
 800426e:	3318      	adds	r3, #24
 8004270:	443b      	add	r3, r7
 8004272:	22ff      	movs	r2, #255	; 0xff
 8004274:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	617a      	str	r2, [r7, #20]
 800427e:	3318      	adds	r3, #24
 8004280:	443b      	add	r3, r7
 8004282:	2260      	movs	r2, #96	; 0x60
 8004284:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	1c5a      	adds	r2, r3, #1
 800428c:	617a      	str	r2, [r7, #20]
 800428e:	3318      	adds	r3, #24
 8004290:	443b      	add	r3, r7
 8004292:	2203      	movs	r2, #3
 8004294:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm & 0xff);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	617a      	str	r2, [r7, #20]
 800429e:	88fa      	ldrh	r2, [r7, #6]
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	3318      	adds	r3, #24
 80042a4:	443b      	add	r3, r7
 80042a6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm>>8) & 0xff;
 80042aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042ae:	121b      	asrs	r3, r3, #8
 80042b0:	b219      	sxth	r1, r3
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	1c5a      	adds	r2, r3, #1
 80042b6:	617a      	str	r2, [r7, #20]
 80042b8:	b2ca      	uxtb	r2, r1
 80042ba:	3318      	adds	r3, #24
 80042bc:	443b      	add	r3, r7
 80042be:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = rrpm & 0xff;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	617a      	str	r2, [r7, #20]
 80042c8:	88ba      	ldrh	r2, [r7, #4]
 80042ca:	b2d2      	uxtb	r2, r2
 80042cc:	3318      	adds	r3, #24
 80042ce:	443b      	add	r3, r7
 80042d0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = (rrpm>>8) & 0xff;
 80042d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80042d8:	121b      	asrs	r3, r3, #8
 80042da:	b21b      	sxth	r3, r3
 80042dc:	b2d9      	uxtb	r1, r3
 80042de:	f107 020c 	add.w	r2, r7, #12
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	4413      	add	r3, r2
 80042e6:	460a      	mov	r2, r1
 80042e8:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80042ea:	f107 010c 	add.w	r1, r7, #12
 80042ee:	2300      	movs	r3, #0
 80042f0:	2208      	movs	r2, #8
 80042f2:	f240 6001 	movw	r0, #1537	; 0x601
 80042f6:	f7fe fd6b 	bl	8002dd0 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 80042fa:	bf00      	nop
 80042fc:	3718      	adds	r7, #24
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <settingKP>:

void settingKP(int16_t kp)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b086      	sub	sp, #24
 8004306:	af00      	add	r7, sp, #0
 8004308:	4603      	mov	r3, r0
 800430a:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 800430c:	2300      	movs	r3, #0
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	e055      	b.n	80043be <settingKP+0xbc>
    {
        int index = 0;
 8004312:	2300      	movs	r3, #0
 8004314:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1d;
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	613a      	str	r2, [r7, #16]
 800431c:	3318      	adds	r3, #24
 800431e:	443b      	add	r3, r7
 8004320:	221d      	movs	r2, #29
 8004322:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1c5a      	adds	r2, r3, #1
 800432a:	613a      	str	r2, [r7, #16]
 800432c:	3318      	adds	r3, #24
 800432e:	443b      	add	r3, r7
 8004330:	2220      	movs	r2, #32
 8004332:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	1c5a      	adds	r2, r3, #1
 800433a:	613a      	str	r2, [r7, #16]
 800433c:	3318      	adds	r3, #24
 800433e:	443b      	add	r3, r7
 8004340:	2220      	movs	r2, #32
 8004342:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	b2da      	uxtb	r2, r3
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1c59      	adds	r1, r3, #1
 800434e:	6139      	str	r1, [r7, #16]
 8004350:	3201      	adds	r2, #1
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	3318      	adds	r3, #24
 8004356:	443b      	add	r3, r7
 8004358:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp & 0xff);
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	1c5a      	adds	r2, r3, #1
 8004360:	613a      	str	r2, [r7, #16]
 8004362:	88fa      	ldrh	r2, [r7, #6]
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	3318      	adds	r3, #24
 8004368:	443b      	add	r3, r7
 800436a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp>>8) & 0xff;
 800436e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004372:	121b      	asrs	r3, r3, #8
 8004374:	b219      	sxth	r1, r3
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	1c5a      	adds	r2, r3, #1
 800437a:	613a      	str	r2, [r7, #16]
 800437c:	b2ca      	uxtb	r2, r1
 800437e:	3318      	adds	r3, #24
 8004380:	443b      	add	r3, r7
 8004382:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1c5a      	adds	r2, r3, #1
 800438a:	613a      	str	r2, [r7, #16]
 800438c:	3318      	adds	r3, #24
 800438e:	443b      	add	r3, r7
 8004390:	2200      	movs	r2, #0
 8004392:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004396:	f107 0208 	add.w	r2, r7, #8
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	4413      	add	r3, r2
 800439e:	2200      	movs	r2, #0
 80043a0:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80043a2:	f107 0108 	add.w	r1, r7, #8
 80043a6:	2300      	movs	r3, #0
 80043a8:	2208      	movs	r2, #8
 80043aa:	f240 6001 	movw	r0, #1537	; 0x601
 80043ae:	f7fe fd0f 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(1c0);
        HAL_Delay(100);
 80043b2:	2064      	movs	r0, #100	; 0x64
 80043b4:	f000 fe1a 	bl	8004fec <HAL_Delay>
    for(int i=0;i<2;i++)
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	3301      	adds	r3, #1
 80043bc:	617b      	str	r3, [r7, #20]
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	dda6      	ble.n	8004312 <settingKP+0x10>
    }
}
 80043c4:	bf00      	nop
 80043c6:	bf00      	nop
 80043c8:	3718      	adds	r7, #24
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <settingKI>:

void settingKI(int16_t ki)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b086      	sub	sp, #24
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	4603      	mov	r3, r0
 80043d6:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 80043d8:	2300      	movs	r3, #0
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	e055      	b.n	800448a <settingKI+0xbc>
    {
        int index = 0;
 80043de:	2300      	movs	r3, #0
 80043e0:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1e;
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1c5a      	adds	r2, r3, #1
 80043e6:	613a      	str	r2, [r7, #16]
 80043e8:	3318      	adds	r3, #24
 80043ea:	443b      	add	r3, r7
 80043ec:	221e      	movs	r2, #30
 80043ee:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	613a      	str	r2, [r7, #16]
 80043f8:	3318      	adds	r3, #24
 80043fa:	443b      	add	r3, r7
 80043fc:	2220      	movs	r2, #32
 80043fe:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	1c5a      	adds	r2, r3, #1
 8004406:	613a      	str	r2, [r7, #16]
 8004408:	3318      	adds	r3, #24
 800440a:	443b      	add	r3, r7
 800440c:	2220      	movs	r2, #32
 800440e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	b2da      	uxtb	r2, r3
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1c59      	adds	r1, r3, #1
 800441a:	6139      	str	r1, [r7, #16]
 800441c:	3201      	adds	r2, #1
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	3318      	adds	r3, #24
 8004422:	443b      	add	r3, r7
 8004424:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki & 0xff);
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	613a      	str	r2, [r7, #16]
 800442e:	88fa      	ldrh	r2, [r7, #6]
 8004430:	b2d2      	uxtb	r2, r2
 8004432:	3318      	adds	r3, #24
 8004434:	443b      	add	r3, r7
 8004436:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki>>8) & 0xff;
 800443a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800443e:	121b      	asrs	r3, r3, #8
 8004440:	b219      	sxth	r1, r3
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1c5a      	adds	r2, r3, #1
 8004446:	613a      	str	r2, [r7, #16]
 8004448:	b2ca      	uxtb	r2, r1
 800444a:	3318      	adds	r3, #24
 800444c:	443b      	add	r3, r7
 800444e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	1c5a      	adds	r2, r3, #1
 8004456:	613a      	str	r2, [r7, #16]
 8004458:	3318      	adds	r3, #24
 800445a:	443b      	add	r3, r7
 800445c:	2200      	movs	r2, #0
 800445e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004462:	f107 0208 	add.w	r2, r7, #8
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	4413      	add	r3, r2
 800446a:	2200      	movs	r2, #0
 800446c:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800446e:	f107 0108 	add.w	r1, r7, #8
 8004472:	2300      	movs	r3, #0
 8004474:	2208      	movs	r2, #8
 8004476:	f240 6001 	movw	r0, #1537	; 0x601
 800447a:	f7fe fca9 	bl	8002dd0 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800447e:	2064      	movs	r0, #100	; 0x64
 8004480:	f000 fdb4 	bl	8004fec <HAL_Delay>
    for(int i=0;i<2;i++)
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	3301      	adds	r3, #1
 8004488:	617b      	str	r3, [r7, #20]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	2b01      	cmp	r3, #1
 800448e:	dda6      	ble.n	80043de <settingKI+0x10>
    }
}
 8004490:	bf00      	nop
 8004492:	bf00      	nop
 8004494:	3718      	adds	r7, #24
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	0000      	movs	r0, r0
 800449c:	0000      	movs	r0, r0
	...

080044a0 <settingMotor>:
void settingMotor()
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	af00      	add	r7, sp, #0
    settingEnc(ENC_RESOLUTION);
 80044a4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80044a8:	f7ff fa09 	bl	80038be <settingEnc>
    settingPole(POLE_PAIR);
 80044ac:	200a      	movs	r0, #10
 80044ae:	f7ff fa6c 	bl	800398a <settingPole>
    settingBreak(BREAK_OPTION);
 80044b2:	2001      	movs	r0, #1
 80044b4:	f7ff facf 	bl	8003a56 <settingBreak>
    settingMaxRPM(MAX_RPM);
 80044b8:	20c8      	movs	r0, #200	; 0xc8
 80044ba:	f7ff fb20 	bl	8003afe <settingMaxRPM>
    settingRatedCurrent(RATED_CURRENT);
 80044be:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 80044f0 <settingMotor+0x50>
 80044c2:	f7ff fb75 	bl	8003bb0 <settingRatedCurrent>
    settingMaxCurrent(MAX_CURRENT);
 80044c6:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 80044f8 <settingMotor+0x58>
 80044ca:	f7ff fbe3 	bl	8003c94 <settingMaxCurrent>
    settingHallOffset(HALL_OFFSET);
 80044ce:	20f0      	movs	r0, #240	; 0xf0
 80044d0:	f7ff fc52 	bl	8003d78 <settingHallOffset>
    settingKP(KP_GAIN);
 80044d4:	f240 2026 	movw	r0, #550	; 0x226
 80044d8:	f7ff ff13 	bl	8004302 <settingKP>
    settingKI(KI_GAIN);
 80044dc:	206e      	movs	r0, #110	; 0x6e
 80044de:	f7ff ff76 	bl	80043ce <settingKI>
    save();
 80044e2:	f7ff fcaf 	bl	8003e44 <save>
}
 80044e6:	bf00      	nop
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	f3af 8000 	nop.w
 80044f0:	00000000 	.word	0x00000000
 80044f4:	40200000 	.word	0x40200000
 80044f8:	00000000 	.word	0x00000000
 80044fc:	40300000 	.word	0x40300000

08004500 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004506:	4b0f      	ldr	r3, [pc, #60]	; (8004544 <HAL_MspInit+0x44>)
 8004508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450a:	4a0e      	ldr	r2, [pc, #56]	; (8004544 <HAL_MspInit+0x44>)
 800450c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004510:	6413      	str	r3, [r2, #64]	; 0x40
 8004512:	4b0c      	ldr	r3, [pc, #48]	; (8004544 <HAL_MspInit+0x44>)
 8004514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451a:	607b      	str	r3, [r7, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800451e:	4b09      	ldr	r3, [pc, #36]	; (8004544 <HAL_MspInit+0x44>)
 8004520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004522:	4a08      	ldr	r2, [pc, #32]	; (8004544 <HAL_MspInit+0x44>)
 8004524:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004528:	6453      	str	r3, [r2, #68]	; 0x44
 800452a:	4b06      	ldr	r3, [pc, #24]	; (8004544 <HAL_MspInit+0x44>)
 800452c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800452e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004532:	603b      	str	r3, [r7, #0]
 8004534:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	40023800 	.word	0x40023800

08004548 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b08a      	sub	sp, #40	; 0x28
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004550:	f107 0314 	add.w	r3, r7, #20
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	609a      	str	r2, [r3, #8]
 800455c:	60da      	str	r2, [r3, #12]
 800455e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a15      	ldr	r2, [pc, #84]	; (80045bc <HAL_ADC_MspInit+0x74>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d123      	bne.n	80045b2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800456a:	4b15      	ldr	r3, [pc, #84]	; (80045c0 <HAL_ADC_MspInit+0x78>)
 800456c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456e:	4a14      	ldr	r2, [pc, #80]	; (80045c0 <HAL_ADC_MspInit+0x78>)
 8004570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004574:	6453      	str	r3, [r2, #68]	; 0x44
 8004576:	4b12      	ldr	r3, [pc, #72]	; (80045c0 <HAL_ADC_MspInit+0x78>)
 8004578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800457e:	613b      	str	r3, [r7, #16]
 8004580:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004582:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <HAL_ADC_MspInit+0x78>)
 8004584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004586:	4a0e      	ldr	r2, [pc, #56]	; (80045c0 <HAL_ADC_MspInit+0x78>)
 8004588:	f043 0301 	orr.w	r3, r3, #1
 800458c:	6313      	str	r3, [r2, #48]	; 0x30
 800458e:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <HAL_ADC_MspInit+0x78>)
 8004590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800459a:	231e      	movs	r3, #30
 800459c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800459e:	2303      	movs	r3, #3
 80045a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045a6:	f107 0314 	add.w	r3, r7, #20
 80045aa:	4619      	mov	r1, r3
 80045ac:	4805      	ldr	r0, [pc, #20]	; (80045c4 <HAL_ADC_MspInit+0x7c>)
 80045ae:	f002 f9dd 	bl	800696c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80045b2:	bf00      	nop
 80045b4:	3728      	adds	r7, #40	; 0x28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	40012000 	.word	0x40012000
 80045c0:	40023800 	.word	0x40023800
 80045c4:	40020000 	.word	0x40020000

080045c8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08a      	sub	sp, #40	; 0x28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045d0:	f107 0314 	add.w	r3, r7, #20
 80045d4:	2200      	movs	r2, #0
 80045d6:	601a      	str	r2, [r3, #0]
 80045d8:	605a      	str	r2, [r3, #4]
 80045da:	609a      	str	r2, [r3, #8]
 80045dc:	60da      	str	r2, [r3, #12]
 80045de:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a1b      	ldr	r2, [pc, #108]	; (8004654 <HAL_CAN_MspInit+0x8c>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d12f      	bne.n	800464a <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80045ea:	4b1b      	ldr	r3, [pc, #108]	; (8004658 <HAL_CAN_MspInit+0x90>)
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	4a1a      	ldr	r2, [pc, #104]	; (8004658 <HAL_CAN_MspInit+0x90>)
 80045f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80045f4:	6413      	str	r3, [r2, #64]	; 0x40
 80045f6:	4b18      	ldr	r3, [pc, #96]	; (8004658 <HAL_CAN_MspInit+0x90>)
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045fe:	613b      	str	r3, [r7, #16]
 8004600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004602:	4b15      	ldr	r3, [pc, #84]	; (8004658 <HAL_CAN_MspInit+0x90>)
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	4a14      	ldr	r2, [pc, #80]	; (8004658 <HAL_CAN_MspInit+0x90>)
 8004608:	f043 0308 	orr.w	r3, r3, #8
 800460c:	6313      	str	r3, [r2, #48]	; 0x30
 800460e:	4b12      	ldr	r3, [pc, #72]	; (8004658 <HAL_CAN_MspInit+0x90>)
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	60fb      	str	r3, [r7, #12]
 8004618:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800461a:	2303      	movs	r3, #3
 800461c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800461e:	2302      	movs	r3, #2
 8004620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004622:	2300      	movs	r3, #0
 8004624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004626:	2303      	movs	r3, #3
 8004628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800462a:	2309      	movs	r3, #9
 800462c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800462e:	f107 0314 	add.w	r3, r7, #20
 8004632:	4619      	mov	r1, r3
 8004634:	4809      	ldr	r0, [pc, #36]	; (800465c <HAL_CAN_MspInit+0x94>)
 8004636:	f002 f999 	bl	800696c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800463a:	2200      	movs	r2, #0
 800463c:	2100      	movs	r1, #0
 800463e:	2014      	movs	r0, #20
 8004640:	f002 f8bd 	bl	80067be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004644:	2014      	movs	r0, #20
 8004646:	f002 f8d6 	bl	80067f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800464a:	bf00      	nop
 800464c:	3728      	adds	r7, #40	; 0x28
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40006400 	.word	0x40006400
 8004658:	40023800 	.word	0x40023800
 800465c:	40020c00 	.word	0x40020c00

08004660 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004670:	d10c      	bne.n	800468c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004672:	4b49      	ldr	r3, [pc, #292]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	4a48      	ldr	r2, [pc, #288]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004678:	f043 0301 	orr.w	r3, r3, #1
 800467c:	6413      	str	r3, [r2, #64]	; 0x40
 800467e:	4b46      	ldr	r3, [pc, #280]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	61fb      	str	r3, [r7, #28]
 8004688:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 800468a:	e080      	b.n	800478e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a42      	ldr	r2, [pc, #264]	; (800479c <HAL_TIM_Base_MspInit+0x13c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d114      	bne.n	80046c0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004696:	4b40      	ldr	r3, [pc, #256]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	4a3f      	ldr	r2, [pc, #252]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 800469c:	f043 0308 	orr.w	r3, r3, #8
 80046a0:	6413      	str	r3, [r2, #64]	; 0x40
 80046a2:	4b3d      	ldr	r3, [pc, #244]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	f003 0308 	and.w	r3, r3, #8
 80046aa:	61bb      	str	r3, [r7, #24]
 80046ac:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80046ae:	2200      	movs	r2, #0
 80046b0:	2100      	movs	r1, #0
 80046b2:	2032      	movs	r0, #50	; 0x32
 80046b4:	f002 f883 	bl	80067be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80046b8:	2032      	movs	r0, #50	; 0x32
 80046ba:	f002 f89c 	bl	80067f6 <HAL_NVIC_EnableIRQ>
}
 80046be:	e066      	b.n	800478e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM6)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a36      	ldr	r2, [pc, #216]	; (80047a0 <HAL_TIM_Base_MspInit+0x140>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d114      	bne.n	80046f4 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80046ca:	4b33      	ldr	r3, [pc, #204]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	4a32      	ldr	r2, [pc, #200]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 80046d0:	f043 0310 	orr.w	r3, r3, #16
 80046d4:	6413      	str	r3, [r2, #64]	; 0x40
 80046d6:	4b30      	ldr	r3, [pc, #192]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 80046d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046da:	f003 0310 	and.w	r3, r3, #16
 80046de:	617b      	str	r3, [r7, #20]
 80046e0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80046e2:	2200      	movs	r2, #0
 80046e4:	2100      	movs	r1, #0
 80046e6:	2036      	movs	r0, #54	; 0x36
 80046e8:	f002 f869 	bl	80067be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80046ec:	2036      	movs	r0, #54	; 0x36
 80046ee:	f002 f882 	bl	80067f6 <HAL_NVIC_EnableIRQ>
}
 80046f2:	e04c      	b.n	800478e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a2a      	ldr	r2, [pc, #168]	; (80047a4 <HAL_TIM_Base_MspInit+0x144>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d114      	bne.n	8004728 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80046fe:	4b26      	ldr	r3, [pc, #152]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	4a25      	ldr	r2, [pc, #148]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004704:	f043 0320 	orr.w	r3, r3, #32
 8004708:	6413      	str	r3, [r2, #64]	; 0x40
 800470a:	4b23      	ldr	r3, [pc, #140]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	f003 0320 	and.w	r3, r3, #32
 8004712:	613b      	str	r3, [r7, #16]
 8004714:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004716:	2200      	movs	r2, #0
 8004718:	2100      	movs	r1, #0
 800471a:	2037      	movs	r0, #55	; 0x37
 800471c:	f002 f84f 	bl	80067be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004720:	2037      	movs	r0, #55	; 0x37
 8004722:	f002 f868 	bl	80067f6 <HAL_NVIC_EnableIRQ>
}
 8004726:	e032      	b.n	800478e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM9)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a1e      	ldr	r2, [pc, #120]	; (80047a8 <HAL_TIM_Base_MspInit+0x148>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d114      	bne.n	800475c <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004732:	4b19      	ldr	r3, [pc, #100]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004736:	4a18      	ldr	r2, [pc, #96]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800473c:	6453      	str	r3, [r2, #68]	; 0x44
 800473e:	4b16      	ldr	r3, [pc, #88]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800474a:	2200      	movs	r2, #0
 800474c:	2100      	movs	r1, #0
 800474e:	2018      	movs	r0, #24
 8004750:	f002 f835 	bl	80067be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004754:	2018      	movs	r0, #24
 8004756:	f002 f84e 	bl	80067f6 <HAL_NVIC_EnableIRQ>
}
 800475a:	e018      	b.n	800478e <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM14)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a12      	ldr	r2, [pc, #72]	; (80047ac <HAL_TIM_Base_MspInit+0x14c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d113      	bne.n	800478e <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004766:	4b0c      	ldr	r3, [pc, #48]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	4a0b      	ldr	r2, [pc, #44]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 800476c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004770:	6413      	str	r3, [r2, #64]	; 0x40
 8004772:	4b09      	ldr	r3, [pc, #36]	; (8004798 <HAL_TIM_Base_MspInit+0x138>)
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800477a:	60bb      	str	r3, [r7, #8]
 800477c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800477e:	2200      	movs	r2, #0
 8004780:	2100      	movs	r1, #0
 8004782:	202d      	movs	r0, #45	; 0x2d
 8004784:	f002 f81b 	bl	80067be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004788:	202d      	movs	r0, #45	; 0x2d
 800478a:	f002 f834 	bl	80067f6 <HAL_NVIC_EnableIRQ>
}
 800478e:	bf00      	nop
 8004790:	3720      	adds	r7, #32
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40023800 	.word	0x40023800
 800479c:	40000c00 	.word	0x40000c00
 80047a0:	40001000 	.word	0x40001000
 80047a4:	40001400 	.word	0x40001400
 80047a8:	40014000 	.word	0x40014000
 80047ac:	40002000 	.word	0x40002000

080047b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b088      	sub	sp, #32
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047b8:	f107 030c 	add.w	r3, r7, #12
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	605a      	str	r2, [r3, #4]
 80047c2:	609a      	str	r2, [r3, #8]
 80047c4:	60da      	str	r2, [r3, #12]
 80047c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d0:	d11b      	bne.n	800480a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047d2:	4b10      	ldr	r3, [pc, #64]	; (8004814 <HAL_TIM_MspPostInit+0x64>)
 80047d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d6:	4a0f      	ldr	r2, [pc, #60]	; (8004814 <HAL_TIM_MspPostInit+0x64>)
 80047d8:	f043 0301 	orr.w	r3, r3, #1
 80047dc:	6313      	str	r3, [r2, #48]	; 0x30
 80047de:	4b0d      	ldr	r3, [pc, #52]	; (8004814 <HAL_TIM_MspPostInit+0x64>)
 80047e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	60bb      	str	r3, [r7, #8]
 80047e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80047ea:	2320      	movs	r3, #32
 80047ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ee:	2302      	movs	r3, #2
 80047f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047f2:	2300      	movs	r3, #0
 80047f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047f6:	2300      	movs	r3, #0
 80047f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80047fa:	2301      	movs	r3, #1
 80047fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047fe:	f107 030c 	add.w	r3, r7, #12
 8004802:	4619      	mov	r1, r3
 8004804:	4804      	ldr	r0, [pc, #16]	; (8004818 <HAL_TIM_MspPostInit+0x68>)
 8004806:	f002 f8b1 	bl	800696c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800480a:	bf00      	nop
 800480c:	3720      	adds	r7, #32
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	40023800 	.word	0x40023800
 8004818:	40020000 	.word	0x40020000

0800481c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b0ac      	sub	sp, #176	; 0xb0
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004824:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	605a      	str	r2, [r3, #4]
 800482e:	609a      	str	r2, [r3, #8]
 8004830:	60da      	str	r2, [r3, #12]
 8004832:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004834:	f107 0318 	add.w	r3, r7, #24
 8004838:	2284      	movs	r2, #132	; 0x84
 800483a:	2100      	movs	r1, #0
 800483c:	4618      	mov	r0, r3
 800483e:	f005 fe7d 	bl	800a53c <memset>
  if(huart->Instance==UART8)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a46      	ldr	r2, [pc, #280]	; (8004960 <HAL_UART_MspInit+0x144>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d144      	bne.n	80048d6 <HAL_UART_MspInit+0xba>

  /* USER CODE END UART8_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 800484c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004850:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 8004852:	2300      	movs	r3, #0
 8004854:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004856:	f107 0318 	add.w	r3, r7, #24
 800485a:	4618      	mov	r0, r3
 800485c:	f002 ffb0 	bl	80077c0 <HAL_RCCEx_PeriphCLKConfig>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004866:	f7fe ff85 	bl	8003774 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 800486a:	4b3e      	ldr	r3, [pc, #248]	; (8004964 <HAL_UART_MspInit+0x148>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	4a3d      	ldr	r2, [pc, #244]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004870:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004874:	6413      	str	r3, [r2, #64]	; 0x40
 8004876:	4b3b      	ldr	r3, [pc, #236]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004882:	4b38      	ldr	r3, [pc, #224]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004886:	4a37      	ldr	r2, [pc, #220]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004888:	f043 0310 	orr.w	r3, r3, #16
 800488c:	6313      	str	r3, [r2, #48]	; 0x30
 800488e:	4b35      	ldr	r3, [pc, #212]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	f003 0310 	and.w	r3, r3, #16
 8004896:	613b      	str	r3, [r7, #16]
 8004898:	693b      	ldr	r3, [r7, #16]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800489a:	2303      	movs	r3, #3
 800489c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048a0:	2302      	movs	r3, #2
 80048a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048ac:	2303      	movs	r3, #3
 80048ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80048b2:	2308      	movs	r3, #8
 80048b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048b8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80048bc:	4619      	mov	r1, r3
 80048be:	482a      	ldr	r0, [pc, #168]	; (8004968 <HAL_UART_MspInit+0x14c>)
 80048c0:	f002 f854 	bl	800696c <HAL_GPIO_Init>

    /* UART8 interrupt Init */
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 80048c4:	2200      	movs	r2, #0
 80048c6:	2100      	movs	r1, #0
 80048c8:	2053      	movs	r0, #83	; 0x53
 80048ca:	f001 ff78 	bl	80067be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 80048ce:	2053      	movs	r0, #83	; 0x53
 80048d0:	f001 ff91 	bl	80067f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80048d4:	e03f      	b.n	8004956 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART1)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a24      	ldr	r2, [pc, #144]	; (800496c <HAL_UART_MspInit+0x150>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d13a      	bne.n	8004956 <HAL_UART_MspInit+0x13a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80048e0:	2340      	movs	r3, #64	; 0x40
 80048e2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80048e4:	2300      	movs	r3, #0
 80048e6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80048e8:	f107 0318 	add.w	r3, r7, #24
 80048ec:	4618      	mov	r0, r3
 80048ee:	f002 ff67 	bl	80077c0 <HAL_RCCEx_PeriphCLKConfig>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d001      	beq.n	80048fc <HAL_UART_MspInit+0xe0>
      Error_Handler();
 80048f8:	f7fe ff3c 	bl	8003774 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80048fc:	4b19      	ldr	r3, [pc, #100]	; (8004964 <HAL_UART_MspInit+0x148>)
 80048fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004900:	4a18      	ldr	r2, [pc, #96]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004902:	f043 0310 	orr.w	r3, r3, #16
 8004906:	6453      	str	r3, [r2, #68]	; 0x44
 8004908:	4b16      	ldr	r3, [pc, #88]	; (8004964 <HAL_UART_MspInit+0x148>)
 800490a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490c:	f003 0310 	and.w	r3, r3, #16
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004914:	4b13      	ldr	r3, [pc, #76]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004918:	4a12      	ldr	r2, [pc, #72]	; (8004964 <HAL_UART_MspInit+0x148>)
 800491a:	f043 0302 	orr.w	r3, r3, #2
 800491e:	6313      	str	r3, [r2, #48]	; 0x30
 8004920:	4b10      	ldr	r3, [pc, #64]	; (8004964 <HAL_UART_MspInit+0x148>)
 8004922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	60bb      	str	r3, [r7, #8]
 800492a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800492c:	23c0      	movs	r3, #192	; 0xc0
 800492e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004932:	2302      	movs	r3, #2
 8004934:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004938:	2300      	movs	r3, #0
 800493a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800493e:	2303      	movs	r3, #3
 8004940:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004944:	2307      	movs	r3, #7
 8004946:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800494a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800494e:	4619      	mov	r1, r3
 8004950:	4807      	ldr	r0, [pc, #28]	; (8004970 <HAL_UART_MspInit+0x154>)
 8004952:	f002 f80b 	bl	800696c <HAL_GPIO_Init>
}
 8004956:	bf00      	nop
 8004958:	37b0      	adds	r7, #176	; 0xb0
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	40007c00 	.word	0x40007c00
 8004964:	40023800 	.word	0x40023800
 8004968:	40021000 	.word	0x40021000
 800496c:	40011000 	.word	0x40011000
 8004970:	40020400 	.word	0x40020400

08004974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004978:	e7fe      	b.n	8004978 <NMI_Handler+0x4>

0800497a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800497a:	b480      	push	{r7}
 800497c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800497e:	e7fe      	b.n	800497e <HardFault_Handler+0x4>

08004980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004980:	b480      	push	{r7}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004984:	e7fe      	b.n	8004984 <MemManage_Handler+0x4>

08004986 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004986:	b480      	push	{r7}
 8004988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800498a:	e7fe      	b.n	800498a <BusFault_Handler+0x4>

0800498c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004990:	e7fe      	b.n	8004990 <UsageFault_Handler+0x4>

08004992 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004992:	b480      	push	{r7}
 8004994:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004996:	bf00      	nop
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80049a4:	bf00      	nop
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049ae:	b480      	push	{r7}
 80049b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049b2:	bf00      	nop
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049c0:	f000 faf4 	bl	8004fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049c4:	bf00      	nop
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80049cc:	4802      	ldr	r0, [pc, #8]	; (80049d8 <CAN1_RX0_IRQHandler+0x10>)
 80049ce:	f001 fbc7 	bl	8006160 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80049d2:	bf00      	nop
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	2000024c 	.word	0x2000024c

080049dc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data1_Pin);
 80049e0:	2040      	movs	r0, #64	; 0x40
 80049e2:	f002 f9bb 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data5_Pin);
 80049e6:	2080      	movs	r0, #128	; 0x80
 80049e8:	f002 f9b8 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data2_Pin);
 80049ec:	f44f 7000 	mov.w	r0, #512	; 0x200
 80049f0:	f002 f9b4 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80049f4:	bf00      	nop
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80049fc:	4802      	ldr	r0, [pc, #8]	; (8004a08 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80049fe:	f003 fd77 	bl	80084f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004a02:	bf00      	nop
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	200003a4 	.word	0x200003a4

08004a0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data3_Pin);
 8004a10:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004a14:	f002 f9a2 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(evt_rxpin_Pin);
 8004a18:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004a1c:	f002 f99e 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004a20:	bf00      	nop
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8004a28:	4802      	ldr	r0, [pc, #8]	; (8004a34 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004a2a:	f003 fd61 	bl	80084f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	200003f0 	.word	0x200003f0

08004a38 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004a3c:	4802      	ldr	r0, [pc, #8]	; (8004a48 <TIM5_IRQHandler+0x10>)
 8004a3e:	f003 fd57 	bl	80084f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004a42:	bf00      	nop
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	200002c0 	.word	0x200002c0

08004a4c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004a50:	4802      	ldr	r0, [pc, #8]	; (8004a5c <TIM6_DAC_IRQHandler+0x10>)
 8004a52:	f003 fd4d 	bl	80084f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004a56:	bf00      	nop
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	2000030c 	.word	0x2000030c

08004a60 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004a64:	4802      	ldr	r0, [pc, #8]	; (8004a70 <TIM7_IRQHandler+0x10>)
 8004a66:	f003 fd43 	bl	80084f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004a6a:	bf00      	nop
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	20000358 	.word	0x20000358

08004a74 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8004a78:	4802      	ldr	r0, [pc, #8]	; (8004a84 <UART8_IRQHandler+0x10>)
 8004a7a:	f004 fdab 	bl	80095d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8004a7e:	bf00      	nop
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	2000043c 	.word	0x2000043c

08004a88 <EXTI2_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_IRQHandler(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(USS_Data4_Pin);
 8004a8c:	2004      	movs	r0, #4
 8004a8e:	f002 f965 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
}
 8004a92:	bf00      	nop
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(USS_Data6_Pin);
 8004a9a:	2008      	movs	r0, #8
 8004a9c:	f002 f95e 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
}
 8004aa0:	bf00      	nop
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	617b      	str	r3, [r7, #20]
 8004ab4:	e00a      	b.n	8004acc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004ab6:	f3af 8000 	nop.w
 8004aba:	4601      	mov	r1, r0
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	60ba      	str	r2, [r7, #8]
 8004ac2:	b2ca      	uxtb	r2, r1
 8004ac4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	dbf0      	blt.n	8004ab6 <_read+0x12>
	}

return len;
 8004ad4:	687b      	ldr	r3, [r7, #4]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <_close>:
	}
	return len;
}

int _close(int file)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b083      	sub	sp, #12
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
	return -1;
 8004ae6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b06:	605a      	str	r2, [r3, #4]
	return 0;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <_isatty>:

int _isatty(int file)
{
 8004b16:	b480      	push	{r7}
 8004b18:	b083      	sub	sp, #12
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
	return 1;
 8004b1e:	2301      	movs	r3, #1
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
	return 0;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
	...

08004b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b50:	4a14      	ldr	r2, [pc, #80]	; (8004ba4 <_sbrk+0x5c>)
 8004b52:	4b15      	ldr	r3, [pc, #84]	; (8004ba8 <_sbrk+0x60>)
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b5c:	4b13      	ldr	r3, [pc, #76]	; (8004bac <_sbrk+0x64>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d102      	bne.n	8004b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b64:	4b11      	ldr	r3, [pc, #68]	; (8004bac <_sbrk+0x64>)
 8004b66:	4a12      	ldr	r2, [pc, #72]	; (8004bb0 <_sbrk+0x68>)
 8004b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b6a:	4b10      	ldr	r3, [pc, #64]	; (8004bac <_sbrk+0x64>)
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4413      	add	r3, r2
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d207      	bcs.n	8004b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b78:	f005 fcb6 	bl	800a4e8 <__errno>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	220c      	movs	r2, #12
 8004b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b82:	f04f 33ff 	mov.w	r3, #4294967295
 8004b86:	e009      	b.n	8004b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b88:	4b08      	ldr	r3, [pc, #32]	; (8004bac <_sbrk+0x64>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b8e:	4b07      	ldr	r3, [pc, #28]	; (8004bac <_sbrk+0x64>)
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4413      	add	r3, r2
 8004b96:	4a05      	ldr	r2, [pc, #20]	; (8004bac <_sbrk+0x64>)
 8004b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	20050000 	.word	0x20050000
 8004ba8:	00000400 	.word	0x00000400
 8004bac:	20000544 	.word	0x20000544
 8004bb0:	20000590 	.word	0x20000590

08004bb4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bb8:	4b06      	ldr	r3, [pc, #24]	; (8004bd4 <SystemInit+0x20>)
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bbe:	4a05      	ldr	r2, [pc, #20]	; (8004bd4 <SystemInit+0x20>)
 8004bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004bc8:	bf00      	nop
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	e000ed00 	.word	0xe000ed00

08004bd8 <USSn_Trigger>:
extern uint32_t pre_usTick;



void USSn_Trigger(int USSn)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz
 8004be0:	4848      	ldr	r0, [pc, #288]	; (8004d04 <USSn_Trigger+0x12c>)
 8004be2:	f003 fa35 	bl	8008050 <HAL_TIM_Base_Start_IT>
	switch(USSn){
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	3b01      	subs	r3, #1
 8004bea:	2b05      	cmp	r3, #5
 8004bec:	d835      	bhi.n	8004c5a <USSn_Trigger+0x82>
 8004bee:	a201      	add	r2, pc, #4	; (adr r2, 8004bf4 <USSn_Trigger+0x1c>)
 8004bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf4:	08004c0d 	.word	0x08004c0d
 8004bf8:	08004c19 	.word	0x08004c19
 8004bfc:	08004c27 	.word	0x08004c27
 8004c00:	08004c35 	.word	0x08004c35
 8004c04:	08004c43 	.word	0x08004c43
 8004c08:	08004c4f 	.word	0x08004c4f
		case 1: USS1_Trigger_Set; break;
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	2120      	movs	r1, #32
 8004c10:	483d      	ldr	r0, [pc, #244]	; (8004d08 <USSn_Trigger+0x130>)
 8004c12:	f002 f86f 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004c16:	e020      	b.n	8004c5a <USSn_Trigger+0x82>
		case 2: USS2_Trigger_Set; break;
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c1e:	483a      	ldr	r0, [pc, #232]	; (8004d08 <USSn_Trigger+0x130>)
 8004c20:	f002 f868 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004c24:	e019      	b.n	8004c5a <USSn_Trigger+0x82>
		case 3: USS3_Trigger_Set; break;
 8004c26:	2201      	movs	r2, #1
 8004c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c2c:	4837      	ldr	r0, [pc, #220]	; (8004d0c <USSn_Trigger+0x134>)
 8004c2e:	f002 f861 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004c32:	e012      	b.n	8004c5a <USSn_Trigger+0x82>
		case 4: USS4_Trigger_Set; break;
 8004c34:	2201      	movs	r2, #1
 8004c36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c3a:	4834      	ldr	r0, [pc, #208]	; (8004d0c <USSn_Trigger+0x134>)
 8004c3c:	f002 f85a 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004c40:	e00b      	b.n	8004c5a <USSn_Trigger+0x82>
		case 5: USS5_Trigger_Set; break;
 8004c42:	2201      	movs	r2, #1
 8004c44:	2140      	movs	r1, #64	; 0x40
 8004c46:	4831      	ldr	r0, [pc, #196]	; (8004d0c <USSn_Trigger+0x134>)
 8004c48:	f002 f854 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004c4c:	e005      	b.n	8004c5a <USSn_Trigger+0x82>
		case 6: USS6_Trigger_Set; break;
 8004c4e:	2201      	movs	r2, #1
 8004c50:	2180      	movs	r1, #128	; 0x80
 8004c52:	482f      	ldr	r0, [pc, #188]	; (8004d10 <USSn_Trigger+0x138>)
 8004c54:	f002 f84e 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004c58:	bf00      	nop
	}
	USS_start[USSn-1] = us_Tick;//start uss trigger
 8004c5a:	4b2e      	ldr	r3, [pc, #184]	; (8004d14 <USSn_Trigger+0x13c>)
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	4611      	mov	r1, r2
 8004c64:	4a2c      	ldr	r2, [pc, #176]	; (8004d18 <USSn_Trigger+0x140>)
 8004c66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	pre_usTick = us_Tick;
 8004c6a:	4b2a      	ldr	r3, [pc, #168]	; (8004d14 <USSn_Trigger+0x13c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a2b      	ldr	r2, [pc, #172]	; (8004d1c <USSn_Trigger+0x144>)
 8004c70:	6013      	str	r3, [r2, #0]

	for(int i=0;i<1000;i++){;}//wait about 200us
 8004c72:	2300      	movs	r3, #0
 8004c74:	60fb      	str	r3, [r7, #12]
 8004c76:	e002      	b.n	8004c7e <USSn_Trigger+0xa6>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c84:	dbf8      	blt.n	8004c78 <USSn_Trigger+0xa0>

	switch(USSn){
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	2b05      	cmp	r3, #5
 8004c8c:	d835      	bhi.n	8004cfa <USSn_Trigger+0x122>
 8004c8e:	a201      	add	r2, pc, #4	; (adr r2, 8004c94 <USSn_Trigger+0xbc>)
 8004c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c94:	08004cad 	.word	0x08004cad
 8004c98:	08004cb9 	.word	0x08004cb9
 8004c9c:	08004cc7 	.word	0x08004cc7
 8004ca0:	08004cd5 	.word	0x08004cd5
 8004ca4:	08004ce3 	.word	0x08004ce3
 8004ca8:	08004cef 	.word	0x08004cef
		case 1: USS1_Trigger_ReSet; break;
 8004cac:	2200      	movs	r2, #0
 8004cae:	2120      	movs	r1, #32
 8004cb0:	4815      	ldr	r0, [pc, #84]	; (8004d08 <USSn_Trigger+0x130>)
 8004cb2:	f002 f81f 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004cb6:	e020      	b.n	8004cfa <USSn_Trigger+0x122>
		case 2: USS2_Trigger_ReSet; break;
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cbe:	4812      	ldr	r0, [pc, #72]	; (8004d08 <USSn_Trigger+0x130>)
 8004cc0:	f002 f818 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004cc4:	e019      	b.n	8004cfa <USSn_Trigger+0x122>
		case 3: USS3_Trigger_ReSet; break;
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ccc:	480f      	ldr	r0, [pc, #60]	; (8004d0c <USSn_Trigger+0x134>)
 8004cce:	f002 f811 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004cd2:	e012      	b.n	8004cfa <USSn_Trigger+0x122>
		case 4: USS4_Trigger_ReSet; break;
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004cda:	480c      	ldr	r0, [pc, #48]	; (8004d0c <USSn_Trigger+0x134>)
 8004cdc:	f002 f80a 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004ce0:	e00b      	b.n	8004cfa <USSn_Trigger+0x122>
		case 5: USS5_Trigger_ReSet; break;
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	2140      	movs	r1, #64	; 0x40
 8004ce6:	4809      	ldr	r0, [pc, #36]	; (8004d0c <USSn_Trigger+0x134>)
 8004ce8:	f002 f804 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004cec:	e005      	b.n	8004cfa <USSn_Trigger+0x122>
		case 6: USS6_Trigger_ReSet; break;
 8004cee:	2200      	movs	r2, #0
 8004cf0:	2180      	movs	r1, #128	; 0x80
 8004cf2:	4807      	ldr	r0, [pc, #28]	; (8004d10 <USSn_Trigger+0x138>)
 8004cf4:	f001 fffe 	bl	8006cf4 <HAL_GPIO_WritePin>
 8004cf8:	bf00      	nop
	}
}
 8004cfa:	bf00      	nop
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	200002c0 	.word	0x200002c0
 8004d08:	40020c00 	.word	0x40020c00
 8004d0c:	40020800 	.word	0x40020800
 8004d10:	40021400 	.word	0x40021400
 8004d14:	200000f0 	.word	0x200000f0
 8004d18:	20000548 	.word	0x20000548
 8004d1c:	200000f8 	.word	0x200000f8

08004d20 <USSn_DataRead>:

uint8_t USSn_DataRead(int USSn)
{
 8004d20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004d24:	b084      	sub	sp, #16
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
	int32_t USS_tmp = 0;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	60fb      	str	r3, [r7, #12]
	int32_t USS_calc = 0;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	60bb      	str	r3, [r7, #8]

	USS_tmp = USS_end[USSn-1]-USS_start[USSn-1];
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	3b01      	subs	r3, #1
 8004d36:	4a68      	ldr	r2, [pc, #416]	; (8004ed8 <USSn_DataRead+0x1b8>)
 8004d38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	4966      	ldr	r1, [pc, #408]	; (8004edc <USSn_DataRead+0x1bc>)
 8004d42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	60fb      	str	r3, [r7, #12]
	USS_calc = (0.0361*(float)USS_tmp)*(0.001*(float)USS_tmp)*(0.001*(float)USS_tmp);//x^3, (0.0361*10^-6)*x^3
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	ee07 3a90 	vmov	s15, r3
 8004d50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d54:	ee17 0a90 	vmov	r0, s15
 8004d58:	f7fb fc0e 	bl	8000578 <__aeabi_f2d>
 8004d5c:	a356      	add	r3, pc, #344	; (adr r3, 8004eb8 <USSn_DataRead+0x198>)
 8004d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d62:	f7fb fc61 	bl	8000628 <__aeabi_dmul>
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4614      	mov	r4, r2
 8004d6c:	461d      	mov	r5, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	ee07 3a90 	vmov	s15, r3
 8004d74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d78:	ee17 0a90 	vmov	r0, s15
 8004d7c:	f7fb fbfc 	bl	8000578 <__aeabi_f2d>
 8004d80:	a34f      	add	r3, pc, #316	; (adr r3, 8004ec0 <USSn_DataRead+0x1a0>)
 8004d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d86:	f7fb fc4f 	bl	8000628 <__aeabi_dmul>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	4620      	mov	r0, r4
 8004d90:	4629      	mov	r1, r5
 8004d92:	f7fb fc49 	bl	8000628 <__aeabi_dmul>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4614      	mov	r4, r2
 8004d9c:	461d      	mov	r5, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	ee07 3a90 	vmov	s15, r3
 8004da4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004da8:	ee17 0a90 	vmov	r0, s15
 8004dac:	f7fb fbe4 	bl	8000578 <__aeabi_f2d>
 8004db0:	a343      	add	r3, pc, #268	; (adr r3, 8004ec0 <USSn_DataRead+0x1a0>)
 8004db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db6:	f7fb fc37 	bl	8000628 <__aeabi_dmul>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	f7fb fc31 	bl	8000628 <__aeabi_dmul>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4610      	mov	r0, r2
 8004dcc:	4619      	mov	r1, r3
 8004dce:	f7fb fec5 	bl	8000b5c <__aeabi_d2iz>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	60bb      	str	r3, [r7, #8]
	//printf("x3[0]: %d \n", USS_calc[0]);
	USS_calc -= (0.108*(float)USS_tmp)*(0.001*(float)USS_tmp);//x^2, (0.108*10^-3)*x^2
 8004dd6:	68b8      	ldr	r0, [r7, #8]
 8004dd8:	f7fb fbbc 	bl	8000554 <__aeabi_i2d>
 8004ddc:	4604      	mov	r4, r0
 8004dde:	460d      	mov	r5, r1
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	ee07 3a90 	vmov	s15, r3
 8004de6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dea:	ee17 0a90 	vmov	r0, s15
 8004dee:	f7fb fbc3 	bl	8000578 <__aeabi_f2d>
 8004df2:	a335      	add	r3, pc, #212	; (adr r3, 8004ec8 <USSn_DataRead+0x1a8>)
 8004df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df8:	f7fb fc16 	bl	8000628 <__aeabi_dmul>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	460b      	mov	r3, r1
 8004e00:	4690      	mov	r8, r2
 8004e02:	4699      	mov	r9, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	ee07 3a90 	vmov	s15, r3
 8004e0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e0e:	ee17 0a90 	vmov	r0, s15
 8004e12:	f7fb fbb1 	bl	8000578 <__aeabi_f2d>
 8004e16:	a32a      	add	r3, pc, #168	; (adr r3, 8004ec0 <USSn_DataRead+0x1a0>)
 8004e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1c:	f7fb fc04 	bl	8000628 <__aeabi_dmul>
 8004e20:	4602      	mov	r2, r0
 8004e22:	460b      	mov	r3, r1
 8004e24:	4640      	mov	r0, r8
 8004e26:	4649      	mov	r1, r9
 8004e28:	f7fb fbfe 	bl	8000628 <__aeabi_dmul>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	460b      	mov	r3, r1
 8004e30:	4620      	mov	r0, r4
 8004e32:	4629      	mov	r1, r5
 8004e34:	f7fb fa40 	bl	80002b8 <__aeabi_dsub>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	4610      	mov	r0, r2
 8004e3e:	4619      	mov	r1, r3
 8004e40:	f7fb fe8c 	bl	8000b5c <__aeabi_d2iz>
 8004e44:	4603      	mov	r3, r0
 8004e46:	60bb      	str	r3, [r7, #8]
	//printf("x2[0]: %d \n", USS_calc[0]);
	USS_calc += (0.933*(float)USS_tmp);//x^1, (0.933)*x^1
 8004e48:	68b8      	ldr	r0, [r7, #8]
 8004e4a:	f7fb fb83 	bl	8000554 <__aeabi_i2d>
 8004e4e:	4604      	mov	r4, r0
 8004e50:	460d      	mov	r5, r1
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	ee07 3a90 	vmov	s15, r3
 8004e58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e5c:	ee17 0a90 	vmov	r0, s15
 8004e60:	f7fb fb8a 	bl	8000578 <__aeabi_f2d>
 8004e64:	a31a      	add	r3, pc, #104	; (adr r3, 8004ed0 <USSn_DataRead+0x1b0>)
 8004e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6a:	f7fb fbdd 	bl	8000628 <__aeabi_dmul>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	4620      	mov	r0, r4
 8004e74:	4629      	mov	r1, r5
 8004e76:	f7fb fa21 	bl	80002bc <__adddf3>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	4610      	mov	r0, r2
 8004e80:	4619      	mov	r1, r3
 8004e82:	f7fb fe6b 	bl	8000b5c <__aeabi_d2iz>
 8004e86:	4603      	mov	r3, r0
 8004e88:	60bb      	str	r3, [r7, #8]
	//printf("x1[0]: %d \n", USS_calc[0]);
	USS_calc -= 41;//x^0, constant
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	3b29      	subs	r3, #41	; 0x29
 8004e8e:	60bb      	str	r3, [r7, #8]
	//USS_calc[0]=(USS_end[0]-USS_start[0]);
	//printf("USS_calc[0]: %d \n", USS_calc);
	//printf("sonic value start, end, diff: %d  %d  %d\n", USS_start[0], USS_end[0], (USS_end[0]-USS_start[0]));
	USSn_Trigger(USSn);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f7ff fea1 	bl	8004bd8 <USSn_Trigger>

	if((USS_calc<=19) || (USS_calc>250)) {return 0;}
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	2b13      	cmp	r3, #19
 8004e9a:	dd02      	ble.n	8004ea2 <USSn_DataRead+0x182>
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	2bfa      	cmp	r3, #250	; 0xfa
 8004ea0:	dd01      	ble.n	8004ea6 <USSn_DataRead+0x186>
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	e001      	b.n	8004eaa <USSn_DataRead+0x18a>

	return USS_calc;
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	b2db      	uxtb	r3, r3
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004eb4:	f3af 8000 	nop.w
 8004eb8:	fec56d5d 	.word	0xfec56d5d
 8004ebc:	3fa27bb2 	.word	0x3fa27bb2
 8004ec0:	d2f1a9fc 	.word	0xd2f1a9fc
 8004ec4:	3f50624d 	.word	0x3f50624d
 8004ec8:	53f7ced9 	.word	0x53f7ced9
 8004ecc:	3fbba5e3 	.word	0x3fbba5e3
 8004ed0:	d0e56042 	.word	0xd0e56042
 8004ed4:	3feddb22 	.word	0x3feddb22
 8004ed8:	20000560 	.word	0x20000560
 8004edc:	20000548 	.word	0x20000548

08004ee0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004ee0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ee4:	480d      	ldr	r0, [pc, #52]	; (8004f1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004ee6:	490e      	ldr	r1, [pc, #56]	; (8004f20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004ee8:	4a0e      	ldr	r2, [pc, #56]	; (8004f24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004eec:	e002      	b.n	8004ef4 <LoopCopyDataInit>

08004eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ef2:	3304      	adds	r3, #4

08004ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ef8:	d3f9      	bcc.n	8004eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004efa:	4a0b      	ldr	r2, [pc, #44]	; (8004f28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004efc:	4c0b      	ldr	r4, [pc, #44]	; (8004f2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8004efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f00:	e001      	b.n	8004f06 <LoopFillZerobss>

08004f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f04:	3204      	adds	r2, #4

08004f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f08:	d3fb      	bcc.n	8004f02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004f0a:	f7ff fe53 	bl	8004bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f0e:	f005 faf1 	bl	800a4f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f12:	f7fd ffcb 	bl	8002eac <main>
  bx  lr    
 8004f16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004f18:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f20:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8004f24:	0800b648 	.word	0x0800b648
  ldr r2, =_sbss
 8004f28:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8004f2c:	20000590 	.word	0x20000590

08004f30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f30:	e7fe      	b.n	8004f30 <ADC_IRQHandler>

08004f32 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f36:	2003      	movs	r0, #3
 8004f38:	f001 fc36 	bl	80067a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f3c:	200f      	movs	r0, #15
 8004f3e:	f000 f805 	bl	8004f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f42:	f7ff fadd 	bl	8004500 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f54:	4b12      	ldr	r3, [pc, #72]	; (8004fa0 <HAL_InitTick+0x54>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	4b12      	ldr	r3, [pc, #72]	; (8004fa4 <HAL_InitTick+0x58>)
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f001 fc5f 	bl	800682e <HAL_SYSTICK_Config>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e00e      	b.n	8004f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b0f      	cmp	r3, #15
 8004f7e:	d80a      	bhi.n	8004f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f80:	2200      	movs	r2, #0
 8004f82:	6879      	ldr	r1, [r7, #4]
 8004f84:	f04f 30ff 	mov.w	r0, #4294967295
 8004f88:	f001 fc19 	bl	80067be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f8c:	4a06      	ldr	r2, [pc, #24]	; (8004fa8 <HAL_InitTick+0x5c>)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
 8004f94:	e000      	b.n	8004f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3708      	adds	r7, #8
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	20000004 	.word	0x20000004
 8004fa4:	2000000c 	.word	0x2000000c
 8004fa8:	20000008 	.word	0x20000008

08004fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fb0:	4b06      	ldr	r3, [pc, #24]	; (8004fcc <HAL_IncTick+0x20>)
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	4b06      	ldr	r3, [pc, #24]	; (8004fd0 <HAL_IncTick+0x24>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4413      	add	r3, r2
 8004fbc:	4a04      	ldr	r2, [pc, #16]	; (8004fd0 <HAL_IncTick+0x24>)
 8004fbe:	6013      	str	r3, [r2, #0]
}
 8004fc0:	bf00      	nop
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	2000000c 	.word	0x2000000c
 8004fd0:	2000057c 	.word	0x2000057c

08004fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8004fd8:	4b03      	ldr	r3, [pc, #12]	; (8004fe8 <HAL_GetTick+0x14>)
 8004fda:	681b      	ldr	r3, [r3, #0]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	2000057c 	.word	0x2000057c

08004fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ff4:	f7ff ffee 	bl	8004fd4 <HAL_GetTick>
 8004ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005004:	d005      	beq.n	8005012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005006:	4b0a      	ldr	r3, [pc, #40]	; (8005030 <HAL_Delay+0x44>)
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	461a      	mov	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4413      	add	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005012:	bf00      	nop
 8005014:	f7ff ffde 	bl	8004fd4 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	429a      	cmp	r2, r3
 8005022:	d8f7      	bhi.n	8005014 <HAL_Delay+0x28>
  {
  }
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	2000000c 	.word	0x2000000c

08005034 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800503c:	2300      	movs	r3, #0
 800503e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d101      	bne.n	800504a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e031      	b.n	80050ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504e:	2b00      	cmp	r3, #0
 8005050:	d109      	bne.n	8005066 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f7ff fa78 	bl	8004548 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	f003 0310 	and.w	r3, r3, #16
 800506e:	2b00      	cmp	r3, #0
 8005070:	d116      	bne.n	80050a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005076:	4b10      	ldr	r3, [pc, #64]	; (80050b8 <HAL_ADC_Init+0x84>)
 8005078:	4013      	ands	r3, r2
 800507a:	f043 0202 	orr.w	r2, r3, #2
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 fb0a 	bl	800569c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	f043 0201 	orr.w	r2, r3, #1
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	641a      	str	r2, [r3, #64]	; 0x40
 800509e:	e001      	b.n	80050a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80050ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	ffffeefd 	.word	0xffffeefd

080050bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d101      	bne.n	80050d6 <HAL_ADC_Start+0x1a>
 80050d2:	2302      	movs	r3, #2
 80050d4:	e0ad      	b.n	8005232 <HAL_ADC_Start+0x176>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d018      	beq.n	800511e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f042 0201 	orr.w	r2, r2, #1
 80050fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80050fc:	4b50      	ldr	r3, [pc, #320]	; (8005240 <HAL_ADC_Start+0x184>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a50      	ldr	r2, [pc, #320]	; (8005244 <HAL_ADC_Start+0x188>)
 8005102:	fba2 2303 	umull	r2, r3, r2, r3
 8005106:	0c9a      	lsrs	r2, r3, #18
 8005108:	4613      	mov	r3, r2
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4413      	add	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005110:	e002      	b.n	8005118 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	3b01      	subs	r3, #1
 8005116:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1f9      	bne.n	8005112 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	2b01      	cmp	r3, #1
 800512a:	d175      	bne.n	8005218 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005130:	4b45      	ldr	r3, [pc, #276]	; (8005248 <HAL_ADC_Start+0x18c>)
 8005132:	4013      	ands	r3, r2
 8005134:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005152:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005162:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005166:	d106      	bne.n	8005176 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516c:	f023 0206 	bic.w	r2, r3, #6
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	645a      	str	r2, [r3, #68]	; 0x44
 8005174:	e002      	b.n	800517c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800518c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800518e:	4b2f      	ldr	r3, [pc, #188]	; (800524c <HAL_ADC_Start+0x190>)
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f003 031f 	and.w	r3, r3, #31
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10f      	bne.n	80051ba <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d143      	bne.n	8005230 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80051b6:	609a      	str	r2, [r3, #8]
 80051b8:	e03a      	b.n	8005230 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a24      	ldr	r2, [pc, #144]	; (8005250 <HAL_ADC_Start+0x194>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d10e      	bne.n	80051e2 <HAL_ADC_Start+0x126>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d107      	bne.n	80051e2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	689a      	ldr	r2, [r3, #8]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80051e0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80051e2:	4b1a      	ldr	r3, [pc, #104]	; (800524c <HAL_ADC_Start+0x190>)
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f003 0310 	and.w	r3, r3, #16
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d120      	bne.n	8005230 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a18      	ldr	r2, [pc, #96]	; (8005254 <HAL_ADC_Start+0x198>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d11b      	bne.n	8005230 <HAL_ADC_Start+0x174>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d114      	bne.n	8005230 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005214:	609a      	str	r2, [r3, #8]
 8005216:	e00b      	b.n	8005230 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521c:	f043 0210 	orr.w	r2, r3, #16
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005228:	f043 0201 	orr.w	r2, r3, #1
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	20000004 	.word	0x20000004
 8005244:	431bde83 	.word	0x431bde83
 8005248:	fffff8fe 	.word	0xfffff8fe
 800524c:	40012300 	.word	0x40012300
 8005250:	40012000 	.word	0x40012000
 8005254:	40012200 	.word	0x40012200

08005258 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005266:	2b01      	cmp	r3, #1
 8005268:	d101      	bne.n	800526e <HAL_ADC_Stop+0x16>
 800526a:	2302      	movs	r3, #2
 800526c:	e01f      	b.n	80052ae <HAL_ADC_Stop+0x56>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 0201 	bic.w	r2, r2, #1
 8005284:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b00      	cmp	r3, #0
 8005292:	d107      	bne.n	80052a4 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005298:	4b08      	ldr	r3, [pc, #32]	; (80052bc <HAL_ADC_Stop+0x64>)
 800529a:	4013      	ands	r3, r2
 800529c:	f043 0201 	orr.w	r2, r3, #1
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	ffffeefe 	.word	0xffffeefe

080052c0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80052ca:	2300      	movs	r3, #0
 80052cc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052dc:	d113      	bne.n	8005306 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80052e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052ec:	d10b      	bne.n	8005306 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	f043 0220 	orr.w	r2, r3, #32
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e063      	b.n	80053ce <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005306:	f7ff fe65 	bl	8004fd4 <HAL_GetTick>
 800530a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800530c:	e021      	b.n	8005352 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005314:	d01d      	beq.n	8005352 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d007      	beq.n	800532c <HAL_ADC_PollForConversion+0x6c>
 800531c:	f7ff fe5a 	bl	8004fd4 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	429a      	cmp	r2, r3
 800532a:	d212      	bcs.n	8005352 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b02      	cmp	r3, #2
 8005338:	d00b      	beq.n	8005352 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f043 0204 	orr.w	r2, r3, #4
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e03d      	b.n	80053ce <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b02      	cmp	r3, #2
 800535e:	d1d6      	bne.n	800530e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0212 	mvn.w	r2, #18
 8005368:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d123      	bne.n	80053cc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005388:	2b00      	cmp	r3, #0
 800538a:	d11f      	bne.n	80053cc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005392:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005396:	2b00      	cmp	r3, #0
 8005398:	d006      	beq.n	80053a8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d111      	bne.n	80053cc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d105      	bne.n	80053cc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c4:	f043 0201 	orr.w	r2, r3, #1
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80053d6:	b480      	push	{r7}
 80053d8:	b083      	sub	sp, #12
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80053fa:	2300      	movs	r3, #0
 80053fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <HAL_ADC_ConfigChannel+0x1c>
 8005408:	2302      	movs	r3, #2
 800540a:	e136      	b.n	800567a <HAL_ADC_ConfigChannel+0x28a>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b09      	cmp	r3, #9
 800541a:	d93a      	bls.n	8005492 <HAL_ADC_ConfigChannel+0xa2>
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005424:	d035      	beq.n	8005492 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68d9      	ldr	r1, [r3, #12]
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	b29b      	uxth	r3, r3
 8005432:	461a      	mov	r2, r3
 8005434:	4613      	mov	r3, r2
 8005436:	005b      	lsls	r3, r3, #1
 8005438:	4413      	add	r3, r2
 800543a:	3b1e      	subs	r3, #30
 800543c:	2207      	movs	r2, #7
 800543e:	fa02 f303 	lsl.w	r3, r2, r3
 8005442:	43da      	mvns	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	400a      	ands	r2, r1
 800544a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a8d      	ldr	r2, [pc, #564]	; (8005688 <HAL_ADC_ConfigChannel+0x298>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d10a      	bne.n	800546c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68d9      	ldr	r1, [r3, #12]
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	061a      	lsls	r2, r3, #24
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800546a:	e035      	b.n	80054d8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68d9      	ldr	r1, [r3, #12]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	b29b      	uxth	r3, r3
 800547c:	4618      	mov	r0, r3
 800547e:	4603      	mov	r3, r0
 8005480:	005b      	lsls	r3, r3, #1
 8005482:	4403      	add	r3, r0
 8005484:	3b1e      	subs	r3, #30
 8005486:	409a      	lsls	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005490:	e022      	b.n	80054d8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6919      	ldr	r1, [r3, #16]
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	b29b      	uxth	r3, r3
 800549e:	461a      	mov	r2, r3
 80054a0:	4613      	mov	r3, r2
 80054a2:	005b      	lsls	r3, r3, #1
 80054a4:	4413      	add	r3, r2
 80054a6:	2207      	movs	r2, #7
 80054a8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ac:	43da      	mvns	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	400a      	ands	r2, r1
 80054b4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	6919      	ldr	r1, [r3, #16]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	4618      	mov	r0, r3
 80054c8:	4603      	mov	r3, r0
 80054ca:	005b      	lsls	r3, r3, #1
 80054cc:	4403      	add	r3, r0
 80054ce:	409a      	lsls	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	2b06      	cmp	r3, #6
 80054de:	d824      	bhi.n	800552a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	3b05      	subs	r3, #5
 80054f2:	221f      	movs	r2, #31
 80054f4:	fa02 f303 	lsl.w	r3, r2, r3
 80054f8:	43da      	mvns	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	400a      	ands	r2, r1
 8005500:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	b29b      	uxth	r3, r3
 800550e:	4618      	mov	r0, r3
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	4613      	mov	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	3b05      	subs	r3, #5
 800551c:	fa00 f203 	lsl.w	r2, r0, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	635a      	str	r2, [r3, #52]	; 0x34
 8005528:	e04c      	b.n	80055c4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b0c      	cmp	r3, #12
 8005530:	d824      	bhi.n	800557c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	4613      	mov	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	3b23      	subs	r3, #35	; 0x23
 8005544:	221f      	movs	r2, #31
 8005546:	fa02 f303 	lsl.w	r3, r2, r3
 800554a:	43da      	mvns	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	400a      	ands	r2, r1
 8005552:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	b29b      	uxth	r3, r3
 8005560:	4618      	mov	r0, r3
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	685a      	ldr	r2, [r3, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	3b23      	subs	r3, #35	; 0x23
 800556e:	fa00 f203 	lsl.w	r2, r0, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	631a      	str	r2, [r3, #48]	; 0x30
 800557a:	e023      	b.n	80055c4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	4613      	mov	r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	4413      	add	r3, r2
 800558c:	3b41      	subs	r3, #65	; 0x41
 800558e:	221f      	movs	r2, #31
 8005590:	fa02 f303 	lsl.w	r3, r2, r3
 8005594:	43da      	mvns	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	400a      	ands	r2, r1
 800559c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	4618      	mov	r0, r3
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	4613      	mov	r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	3b41      	subs	r3, #65	; 0x41
 80055b8:	fa00 f203 	lsl.w	r2, r0, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a30      	ldr	r2, [pc, #192]	; (800568c <HAL_ADC_ConfigChannel+0x29c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d10a      	bne.n	80055e4 <HAL_ADC_ConfigChannel+0x1f4>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055d6:	d105      	bne.n	80055e4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80055d8:	4b2d      	ldr	r3, [pc, #180]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	4a2c      	ldr	r2, [pc, #176]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 80055de:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80055e2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a28      	ldr	r2, [pc, #160]	; (800568c <HAL_ADC_ConfigChannel+0x29c>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d10f      	bne.n	800560e <HAL_ADC_ConfigChannel+0x21e>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2b12      	cmp	r3, #18
 80055f4:	d10b      	bne.n	800560e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80055f6:	4b26      	ldr	r3, [pc, #152]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	4a25      	ldr	r2, [pc, #148]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 80055fc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005600:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005602:	4b23      	ldr	r3, [pc, #140]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	4a22      	ldr	r2, [pc, #136]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 8005608:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800560c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a1e      	ldr	r2, [pc, #120]	; (800568c <HAL_ADC_ConfigChannel+0x29c>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d12b      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x280>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1a      	ldr	r2, [pc, #104]	; (8005688 <HAL_ADC_ConfigChannel+0x298>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d003      	beq.n	800562a <HAL_ADC_ConfigChannel+0x23a>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2b11      	cmp	r3, #17
 8005628:	d122      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800562a:	4b19      	ldr	r3, [pc, #100]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	4a18      	ldr	r2, [pc, #96]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 8005630:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005634:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005636:	4b16      	ldr	r3, [pc, #88]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	4a15      	ldr	r2, [pc, #84]	; (8005690 <HAL_ADC_ConfigChannel+0x2a0>)
 800563c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005640:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a10      	ldr	r2, [pc, #64]	; (8005688 <HAL_ADC_ConfigChannel+0x298>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d111      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800564c:	4b11      	ldr	r3, [pc, #68]	; (8005694 <HAL_ADC_ConfigChannel+0x2a4>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a11      	ldr	r2, [pc, #68]	; (8005698 <HAL_ADC_ConfigChannel+0x2a8>)
 8005652:	fba2 2303 	umull	r2, r3, r2, r3
 8005656:	0c9a      	lsrs	r2, r3, #18
 8005658:	4613      	mov	r3, r2
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	4413      	add	r3, r2
 800565e:	005b      	lsls	r3, r3, #1
 8005660:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005662:	e002      	b.n	800566a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	3b01      	subs	r3, #1
 8005668:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1f9      	bne.n	8005664 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3714      	adds	r7, #20
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	10000012 	.word	0x10000012
 800568c:	40012000 	.word	0x40012000
 8005690:	40012300 	.word	0x40012300
 8005694:	20000004 	.word	0x20000004
 8005698:	431bde83 	.word	0x431bde83

0800569c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80056a4:	4b78      	ldr	r3, [pc, #480]	; (8005888 <ADC_Init+0x1ec>)
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	4a77      	ldr	r2, [pc, #476]	; (8005888 <ADC_Init+0x1ec>)
 80056aa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80056ae:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80056b0:	4b75      	ldr	r3, [pc, #468]	; (8005888 <ADC_Init+0x1ec>)
 80056b2:	685a      	ldr	r2, [r3, #4]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	4973      	ldr	r1, [pc, #460]	; (8005888 <ADC_Init+0x1ec>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6859      	ldr	r1, [r3, #4]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	021a      	lsls	r2, r3, #8
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80056f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6859      	ldr	r1, [r3, #4]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	430a      	orrs	r2, r1
 8005702:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005712:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6899      	ldr	r1, [r3, #8]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572a:	4a58      	ldr	r2, [pc, #352]	; (800588c <ADC_Init+0x1f0>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d022      	beq.n	8005776 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800573e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6899      	ldr	r1, [r3, #8]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005760:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6899      	ldr	r1, [r3, #8]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	609a      	str	r2, [r3, #8]
 8005774:	e00f      	b.n	8005796 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005784:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005794:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	689a      	ldr	r2, [r3, #8]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f022 0202 	bic.w	r2, r2, #2
 80057a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	6899      	ldr	r1, [r3, #8]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	005a      	lsls	r2, r3, #1
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d01b      	beq.n	80057fc <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057d2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80057e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6859      	ldr	r1, [r3, #4]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ee:	3b01      	subs	r3, #1
 80057f0:	035a      	lsls	r2, r3, #13
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	605a      	str	r2, [r3, #4]
 80057fa:	e007      	b.n	800580c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	685a      	ldr	r2, [r3, #4]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800580a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800581a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	3b01      	subs	r3, #1
 8005828:	051a      	lsls	r2, r3, #20
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	430a      	orrs	r2, r1
 8005830:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005840:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	6899      	ldr	r1, [r3, #8]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800584e:	025a      	lsls	r2, r3, #9
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689a      	ldr	r2, [r3, #8]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005866:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6899      	ldr	r1, [r3, #8]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	029a      	lsls	r2, r3, #10
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	430a      	orrs	r2, r1
 800587a:	609a      	str	r2, [r3, #8]
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	40012300 	.word	0x40012300
 800588c:	0f000001 	.word	0x0f000001

08005890 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e0ed      	b.n	8005a7e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d102      	bne.n	80058b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7fe fe8a 	bl	80045c8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f042 0201 	orr.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058c4:	f7ff fb86 	bl	8004fd4 <HAL_GetTick>
 80058c8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80058ca:	e012      	b.n	80058f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058cc:	f7ff fb82 	bl	8004fd4 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	2b0a      	cmp	r3, #10
 80058d8:	d90b      	bls.n	80058f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2205      	movs	r2, #5
 80058ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e0c5      	b.n	8005a7e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f003 0301 	and.w	r3, r3, #1
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0e5      	beq.n	80058cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0202 	bic.w	r2, r2, #2
 800590e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005910:	f7ff fb60 	bl	8004fd4 <HAL_GetTick>
 8005914:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005916:	e012      	b.n	800593e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005918:	f7ff fb5c 	bl	8004fd4 <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	2b0a      	cmp	r3, #10
 8005924:	d90b      	bls.n	800593e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2205      	movs	r2, #5
 8005936:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e09f      	b.n	8005a7e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f003 0302 	and.w	r3, r3, #2
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e5      	bne.n	8005918 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	7e1b      	ldrb	r3, [r3, #24]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d108      	bne.n	8005966 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	e007      	b.n	8005976 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005974:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	7e5b      	ldrb	r3, [r3, #25]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d108      	bne.n	8005990 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	e007      	b.n	80059a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800599e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	7e9b      	ldrb	r3, [r3, #26]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d108      	bne.n	80059ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0220 	orr.w	r2, r2, #32
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	e007      	b.n	80059ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 0220 	bic.w	r2, r2, #32
 80059c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	7edb      	ldrb	r3, [r3, #27]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d108      	bne.n	80059e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f022 0210 	bic.w	r2, r2, #16
 80059e0:	601a      	str	r2, [r3, #0]
 80059e2:	e007      	b.n	80059f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 0210 	orr.w	r2, r2, #16
 80059f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	7f1b      	ldrb	r3, [r3, #28]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d108      	bne.n	8005a0e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f042 0208 	orr.w	r2, r2, #8
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	e007      	b.n	8005a1e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 0208 	bic.w	r2, r2, #8
 8005a1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	7f5b      	ldrb	r3, [r3, #29]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d108      	bne.n	8005a38 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f042 0204 	orr.w	r2, r2, #4
 8005a34:	601a      	str	r2, [r3, #0]
 8005a36:	e007      	b.n	8005a48 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f022 0204 	bic.w	r2, r2, #4
 8005a46:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	689a      	ldr	r2, [r3, #8]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	431a      	orrs	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	ea42 0103 	orr.w	r1, r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	1e5a      	subs	r2, r3, #1
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3710      	adds	r7, #16
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
	...

08005a88 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b087      	sub	sp, #28
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a9e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005aa0:	7cfb      	ldrb	r3, [r7, #19]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d003      	beq.n	8005aae <HAL_CAN_ConfigFilter+0x26>
 8005aa6:	7cfb      	ldrb	r3, [r7, #19]
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	f040 80be 	bne.w	8005c2a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005aae:	4b65      	ldr	r3, [pc, #404]	; (8005c44 <HAL_CAN_ConfigFilter+0x1bc>)
 8005ab0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ab8:	f043 0201 	orr.w	r2, r3, #1
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ac8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	021b      	lsls	r3, r3, #8
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f003 031f 	and.w	r3, r3, #31
 8005aee:	2201      	movs	r2, #1
 8005af0:	fa02 f303 	lsl.w	r3, r2, r3
 8005af4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	43db      	mvns	r3, r3
 8005b00:	401a      	ands	r2, r3
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d123      	bne.n	8005b58 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	43db      	mvns	r3, r3
 8005b1a:	401a      	ands	r2, r3
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b32:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	3248      	adds	r2, #72	; 0x48
 8005b38:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b4c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b4e:	6979      	ldr	r1, [r7, #20]
 8005b50:	3348      	adds	r3, #72	; 0x48
 8005b52:	00db      	lsls	r3, r3, #3
 8005b54:	440b      	add	r3, r1
 8005b56:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	69db      	ldr	r3, [r3, #28]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d122      	bne.n	8005ba6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b7c:	683a      	ldr	r2, [r7, #0]
 8005b7e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b80:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	3248      	adds	r2, #72	; 0x48
 8005b86:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b9a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b9c:	6979      	ldr	r1, [r7, #20]
 8005b9e:	3348      	adds	r3, #72	; 0x48
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	440b      	add	r3, r1
 8005ba4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d109      	bne.n	8005bc2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	43db      	mvns	r3, r3
 8005bb8:	401a      	ands	r2, r3
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005bc0:	e007      	b.n	8005bd2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d109      	bne.n	8005bee <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	43db      	mvns	r3, r3
 8005be4:	401a      	ands	r2, r3
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005bec:	e007      	b.n	8005bfe <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d107      	bne.n	8005c16 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c1c:	f023 0201 	bic.w	r2, r3, #1
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005c26:	2300      	movs	r3, #0
 8005c28:	e006      	b.n	8005c38 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
  }
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	371c      	adds	r7, #28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr
 8005c44:	40006400 	.word	0x40006400

08005c48 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d12e      	bne.n	8005cba <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0201 	bic.w	r2, r2, #1
 8005c72:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c74:	f7ff f9ae 	bl	8004fd4 <HAL_GetTick>
 8005c78:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005c7a:	e012      	b.n	8005ca2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005c7c:	f7ff f9aa 	bl	8004fd4 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b0a      	cmp	r3, #10
 8005c88:	d90b      	bls.n	8005ca2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2205      	movs	r2, #5
 8005c9a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e012      	b.n	8005cc8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f003 0301 	and.w	r3, r3, #1
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1e5      	bne.n	8005c7c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e006      	b.n	8005cc8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
  }
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3710      	adds	r7, #16
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b089      	sub	sp, #36	; 0x24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ce4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005cee:	7ffb      	ldrb	r3, [r7, #31]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d003      	beq.n	8005cfc <HAL_CAN_AddTxMessage+0x2c>
 8005cf4:	7ffb      	ldrb	r3, [r7, #31]
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	f040 80b8 	bne.w	8005e6c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10a      	bne.n	8005d1c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d06:	69bb      	ldr	r3, [r7, #24]
 8005d08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d105      	bne.n	8005d1c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 80a0 	beq.w	8005e5c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	0e1b      	lsrs	r3, r3, #24
 8005d20:	f003 0303 	and.w	r3, r3, #3
 8005d24:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d907      	bls.n	8005d3c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e09e      	b.n	8005e7a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	409a      	lsls	r2, r3
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10d      	bne.n	8005d6a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005d58:	68f9      	ldr	r1, [r7, #12]
 8005d5a:	6809      	ldr	r1, [r1, #0]
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	3318      	adds	r3, #24
 8005d62:	011b      	lsls	r3, r3, #4
 8005d64:	440b      	add	r3, r1
 8005d66:	601a      	str	r2, [r3, #0]
 8005d68:	e00f      	b.n	8005d8a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005d74:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005d7a:	68f9      	ldr	r1, [r7, #12]
 8005d7c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005d7e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	3318      	adds	r3, #24
 8005d84:	011b      	lsls	r3, r3, #4
 8005d86:	440b      	add	r3, r1
 8005d88:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6819      	ldr	r1, [r3, #0]
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	691a      	ldr	r2, [r3, #16]
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	3318      	adds	r3, #24
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	440b      	add	r3, r1
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	7d1b      	ldrb	r3, [r3, #20]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d111      	bne.n	8005dca <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	3318      	adds	r3, #24
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	4413      	add	r3, r2
 8005db2:	3304      	adds	r3, #4
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	6811      	ldr	r1, [r2, #0]
 8005dba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	3318      	adds	r3, #24
 8005dc2:	011b      	lsls	r3, r3, #4
 8005dc4:	440b      	add	r3, r1
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	3307      	adds	r3, #7
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	061a      	lsls	r2, r3, #24
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	3306      	adds	r3, #6
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	041b      	lsls	r3, r3, #16
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	3305      	adds	r3, #5
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	021b      	lsls	r3, r3, #8
 8005de4:	4313      	orrs	r3, r2
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	3204      	adds	r2, #4
 8005dea:	7812      	ldrb	r2, [r2, #0]
 8005dec:	4610      	mov	r0, r2
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	6811      	ldr	r1, [r2, #0]
 8005df2:	ea43 0200 	orr.w	r2, r3, r0
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	440b      	add	r3, r1
 8005dfc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005e00:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	3303      	adds	r3, #3
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	061a      	lsls	r2, r3, #24
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	3302      	adds	r3, #2
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	041b      	lsls	r3, r3, #16
 8005e12:	431a      	orrs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3301      	adds	r3, #1
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	021b      	lsls	r3, r3, #8
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	7812      	ldrb	r2, [r2, #0]
 8005e22:	4610      	mov	r0, r2
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	6811      	ldr	r1, [r2, #0]
 8005e28:	ea43 0200 	orr.w	r2, r3, r0
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	440b      	add	r3, r1
 8005e32:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005e36:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	3318      	adds	r3, #24
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	4413      	add	r3, r2
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	6811      	ldr	r1, [r2, #0]
 8005e4a:	f043 0201 	orr.w	r2, r3, #1
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	3318      	adds	r3, #24
 8005e52:	011b      	lsls	r3, r3, #4
 8005e54:	440b      	add	r3, r1
 8005e56:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e00e      	b.n	8005e7a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e006      	b.n	8005e7a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
  }
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3724      	adds	r7, #36	; 0x24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr

08005e86 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b085      	sub	sp, #20
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e98:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8005e9a:	7afb      	ldrb	r3, [r7, #11]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d002      	beq.n	8005ea6 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8005ea0:	7afb      	ldrb	r3, [r7, #11]
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d11d      	bne.n	8005ee2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d002      	beq.n	8005ece <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d002      	beq.n	8005ee2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	3301      	adds	r3, #1
 8005ee0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3714      	adds	r7, #20
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
 8005efc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f04:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005f06:	7dfb      	ldrb	r3, [r7, #23]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d003      	beq.n	8005f14 <HAL_CAN_GetRxMessage+0x24>
 8005f0c:	7dfb      	ldrb	r3, [r7, #23]
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	f040 80f3 	bne.w	80060fa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10e      	bne.n	8005f38 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	f003 0303 	and.w	r3, r3, #3
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d116      	bne.n	8005f56 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e0e7      	b.n	8006108 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	f003 0303 	and.w	r3, r3, #3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d107      	bne.n	8005f56 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e0d8      	b.n	8006108 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	331b      	adds	r3, #27
 8005f5e:	011b      	lsls	r3, r3, #4
 8005f60:	4413      	add	r3, r2
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0204 	and.w	r2, r3, #4
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10c      	bne.n	8005f8e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	331b      	adds	r3, #27
 8005f7c:	011b      	lsls	r3, r3, #4
 8005f7e:	4413      	add	r3, r2
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	0d5b      	lsrs	r3, r3, #21
 8005f84:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	e00b      	b.n	8005fa6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	331b      	adds	r3, #27
 8005f96:	011b      	lsls	r3, r3, #4
 8005f98:	4413      	add	r3, r2
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	08db      	lsrs	r3, r3, #3
 8005f9e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	331b      	adds	r3, #27
 8005fae:	011b      	lsls	r3, r3, #4
 8005fb0:	4413      	add	r3, r2
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0202 	and.w	r2, r3, #2
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	331b      	adds	r3, #27
 8005fc4:	011b      	lsls	r3, r3, #4
 8005fc6:	4413      	add	r3, r2
 8005fc8:	3304      	adds	r3, #4
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 020f 	and.w	r2, r3, #15
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	331b      	adds	r3, #27
 8005fdc:	011b      	lsls	r3, r3, #4
 8005fde:	4413      	add	r3, r2
 8005fe0:	3304      	adds	r3, #4
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	0a1b      	lsrs	r3, r3, #8
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	331b      	adds	r3, #27
 8005ff4:	011b      	lsls	r3, r3, #4
 8005ff6:	4413      	add	r3, r2
 8005ff8:	3304      	adds	r3, #4
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	0c1b      	lsrs	r3, r3, #16
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	011b      	lsls	r3, r3, #4
 800600c:	4413      	add	r3, r2
 800600e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	b2da      	uxtb	r2, r3
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	011b      	lsls	r3, r3, #4
 8006022:	4413      	add	r3, r2
 8006024:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	0a1a      	lsrs	r2, r3, #8
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	3301      	adds	r3, #1
 8006030:	b2d2      	uxtb	r2, r2
 8006032:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	011b      	lsls	r3, r3, #4
 800603c:	4413      	add	r3, r2
 800603e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	0c1a      	lsrs	r2, r3, #16
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	3302      	adds	r3, #2
 800604a:	b2d2      	uxtb	r2, r2
 800604c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	011b      	lsls	r3, r3, #4
 8006056:	4413      	add	r3, r2
 8006058:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	0e1a      	lsrs	r2, r3, #24
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	3303      	adds	r3, #3
 8006064:	b2d2      	uxtb	r2, r2
 8006066:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	4413      	add	r3, r2
 8006072:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	3304      	adds	r3, #4
 800607c:	b2d2      	uxtb	r2, r2
 800607e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	011b      	lsls	r3, r3, #4
 8006088:	4413      	add	r3, r2
 800608a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	0a1a      	lsrs	r2, r3, #8
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	3305      	adds	r3, #5
 8006096:	b2d2      	uxtb	r2, r2
 8006098:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	011b      	lsls	r3, r3, #4
 80060a2:	4413      	add	r3, r2
 80060a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	0c1a      	lsrs	r2, r3, #16
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	3306      	adds	r3, #6
 80060b0:	b2d2      	uxtb	r2, r2
 80060b2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	4413      	add	r3, r2
 80060be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	0e1a      	lsrs	r2, r3, #24
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	3307      	adds	r3, #7
 80060ca:	b2d2      	uxtb	r2, r2
 80060cc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d108      	bne.n	80060e6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68da      	ldr	r2, [r3, #12]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f042 0220 	orr.w	r2, r2, #32
 80060e2:	60da      	str	r2, [r3, #12]
 80060e4:	e007      	b.n	80060f6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	691a      	ldr	r2, [r3, #16]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f042 0220 	orr.w	r2, r2, #32
 80060f4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80060f6:	2300      	movs	r3, #0
 80060f8:	e006      	b.n	8006108 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
  }
}
 8006108:	4618      	mov	r0, r3
 800610a:	371c      	adds	r7, #28
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006124:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006126:	7bfb      	ldrb	r3, [r7, #15]
 8006128:	2b01      	cmp	r3, #1
 800612a:	d002      	beq.n	8006132 <HAL_CAN_ActivateNotification+0x1e>
 800612c:	7bfb      	ldrb	r3, [r7, #15]
 800612e:	2b02      	cmp	r3, #2
 8006130:	d109      	bne.n	8006146 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	6959      	ldr	r1, [r3, #20]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	683a      	ldr	r2, [r7, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006142:	2300      	movs	r3, #0
 8006144:	e006      	b.n	8006154 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
  }
}
 8006154:	4618      	mov	r0, r3
 8006156:	3714      	adds	r7, #20
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b08a      	sub	sp, #40	; 0x28
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006168:	2300      	movs	r3, #0
 800616a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800619c:	6a3b      	ldr	r3, [r7, #32]
 800619e:	f003 0301 	and.w	r3, r3, #1
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d07c      	beq.n	80062a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	f003 0301 	and.w	r3, r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d023      	beq.n	80061f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2201      	movs	r2, #1
 80061b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 f983 	bl	80064ce <HAL_CAN_TxMailbox0CompleteCallback>
 80061c8:	e016      	b.n	80061f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	f003 0304 	and.w	r3, r3, #4
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d004      	beq.n	80061de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80061da:	627b      	str	r3, [r7, #36]	; 0x24
 80061dc:	e00c      	b.n	80061f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	f003 0308 	and.w	r3, r3, #8
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d004      	beq.n	80061f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80061e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80061ee:	627b      	str	r3, [r7, #36]	; 0x24
 80061f0:	e002      	b.n	80061f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f989 	bl	800650a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d024      	beq.n	800624c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f44f 7280 	mov.w	r2, #256	; 0x100
 800620a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f963 	bl	80064e2 <HAL_CAN_TxMailbox1CompleteCallback>
 800621c:	e016      	b.n	800624c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006224:	2b00      	cmp	r3, #0
 8006226:	d004      	beq.n	8006232 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800622e:	627b      	str	r3, [r7, #36]	; 0x24
 8006230:	e00c      	b.n	800624c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006238:	2b00      	cmp	r3, #0
 800623a:	d004      	beq.n	8006246 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006242:	627b      	str	r3, [r7, #36]	; 0x24
 8006244:	e002      	b.n	800624c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 f969 	bl	800651e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d024      	beq.n	80062a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800625e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006260:	69bb      	ldr	r3, [r7, #24]
 8006262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f943 	bl	80064f6 <HAL_CAN_TxMailbox2CompleteCallback>
 8006270:	e016      	b.n	80062a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d004      	beq.n	8006286 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800627c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006282:	627b      	str	r3, [r7, #36]	; 0x24
 8006284:	e00c      	b.n	80062a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800628c:	2b00      	cmp	r3, #0
 800628e:	d004      	beq.n	800629a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006296:	627b      	str	r3, [r7, #36]	; 0x24
 8006298:	e002      	b.n	80062a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f949 	bl	8006532 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80062a0:	6a3b      	ldr	r3, [r7, #32]
 80062a2:	f003 0308 	and.w	r3, r3, #8
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00c      	beq.n	80062c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f003 0310 	and.w	r3, r3, #16
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d007      	beq.n	80062c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80062b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2210      	movs	r2, #16
 80062c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	f003 0304 	and.w	r3, r3, #4
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00b      	beq.n	80062e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f003 0308 	and.w	r3, r3, #8
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d006      	beq.n	80062e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2208      	movs	r2, #8
 80062de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 f930 	bl	8006546 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80062e6:	6a3b      	ldr	r3, [r7, #32]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d009      	beq.n	8006304 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	f003 0303 	and.w	r3, r3, #3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d002      	beq.n	8006304 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7fc fda0 	bl	8002e44 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006304:	6a3b      	ldr	r3, [r7, #32]
 8006306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00c      	beq.n	8006328 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	f003 0310 	and.w	r3, r3, #16
 8006314:	2b00      	cmp	r3, #0
 8006316:	d007      	beq.n	8006328 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800631e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2210      	movs	r2, #16
 8006326:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006328:	6a3b      	ldr	r3, [r7, #32]
 800632a:	f003 0320 	and.w	r3, r3, #32
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00b      	beq.n	800634a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	f003 0308 	and.w	r3, r3, #8
 8006338:	2b00      	cmp	r3, #0
 800633a:	d006      	beq.n	800634a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2208      	movs	r2, #8
 8006342:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 f912 	bl	800656e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	f003 0310 	and.w	r3, r3, #16
 8006350:	2b00      	cmp	r3, #0
 8006352:	d009      	beq.n	8006368 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	f003 0303 	and.w	r3, r3, #3
 800635e:	2b00      	cmp	r3, #0
 8006360:	d002      	beq.n	8006368 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f8f9 	bl	800655a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006368:	6a3b      	ldr	r3, [r7, #32]
 800636a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d00b      	beq.n	800638a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	f003 0310 	and.w	r3, r3, #16
 8006378:	2b00      	cmp	r3, #0
 800637a:	d006      	beq.n	800638a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2210      	movs	r2, #16
 8006382:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 f8fc 	bl	8006582 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00b      	beq.n	80063ac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	2b00      	cmp	r3, #0
 800639c:	d006      	beq.n	80063ac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2208      	movs	r2, #8
 80063a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 f8f5 	bl	8006596 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d07b      	beq.n	80064ae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	f003 0304 	and.w	r3, r3, #4
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d072      	beq.n	80064a6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d008      	beq.n	80063dc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d003      	beq.n	80063dc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80063d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d6:	f043 0301 	orr.w	r3, r3, #1
 80063da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80063dc:	6a3b      	ldr	r3, [r7, #32]
 80063de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d008      	beq.n	80063f8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80063f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f2:	f043 0302 	orr.w	r3, r3, #2
 80063f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80063f8:	6a3b      	ldr	r3, [r7, #32]
 80063fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d008      	beq.n	8006414 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800640c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640e:	f043 0304 	orr.w	r3, r3, #4
 8006412:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006414:	6a3b      	ldr	r3, [r7, #32]
 8006416:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800641a:	2b00      	cmp	r3, #0
 800641c:	d043      	beq.n	80064a6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006424:	2b00      	cmp	r3, #0
 8006426:	d03e      	beq.n	80064a6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800642e:	2b60      	cmp	r3, #96	; 0x60
 8006430:	d02b      	beq.n	800648a <HAL_CAN_IRQHandler+0x32a>
 8006432:	2b60      	cmp	r3, #96	; 0x60
 8006434:	d82e      	bhi.n	8006494 <HAL_CAN_IRQHandler+0x334>
 8006436:	2b50      	cmp	r3, #80	; 0x50
 8006438:	d022      	beq.n	8006480 <HAL_CAN_IRQHandler+0x320>
 800643a:	2b50      	cmp	r3, #80	; 0x50
 800643c:	d82a      	bhi.n	8006494 <HAL_CAN_IRQHandler+0x334>
 800643e:	2b40      	cmp	r3, #64	; 0x40
 8006440:	d019      	beq.n	8006476 <HAL_CAN_IRQHandler+0x316>
 8006442:	2b40      	cmp	r3, #64	; 0x40
 8006444:	d826      	bhi.n	8006494 <HAL_CAN_IRQHandler+0x334>
 8006446:	2b30      	cmp	r3, #48	; 0x30
 8006448:	d010      	beq.n	800646c <HAL_CAN_IRQHandler+0x30c>
 800644a:	2b30      	cmp	r3, #48	; 0x30
 800644c:	d822      	bhi.n	8006494 <HAL_CAN_IRQHandler+0x334>
 800644e:	2b10      	cmp	r3, #16
 8006450:	d002      	beq.n	8006458 <HAL_CAN_IRQHandler+0x2f8>
 8006452:	2b20      	cmp	r3, #32
 8006454:	d005      	beq.n	8006462 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006456:	e01d      	b.n	8006494 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645a:	f043 0308 	orr.w	r3, r3, #8
 800645e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006460:	e019      	b.n	8006496 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006464:	f043 0310 	orr.w	r3, r3, #16
 8006468:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800646a:	e014      	b.n	8006496 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	f043 0320 	orr.w	r3, r3, #32
 8006472:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006474:	e00f      	b.n	8006496 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800647c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800647e:	e00a      	b.n	8006496 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006486:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006488:	e005      	b.n	8006496 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800648a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006490:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006492:	e000      	b.n	8006496 <HAL_CAN_IRQHandler+0x336>
            break;
 8006494:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	699a      	ldr	r2, [r3, #24]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80064a4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2204      	movs	r2, #4
 80064ac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80064ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d008      	beq.n	80064c6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f872 	bl	80065aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80064c6:	bf00      	nop
 80064c8:	3728      	adds	r7, #40	; 0x28
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b083      	sub	sp, #12
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80064d6:	bf00      	nop
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b083      	sub	sp, #12
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80064ea:	bf00      	nop
 80064ec:	370c      	adds	r7, #12
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b083      	sub	sp, #12
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80064fe:	bf00      	nop
 8006500:	370c      	adds	r7, #12
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800651e:	b480      	push	{r7}
 8006520:	b083      	sub	sp, #12
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr

08006532 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006532:	b480      	push	{r7}
 8006534:	b083      	sub	sp, #12
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800653a:	bf00      	nop
 800653c:	370c      	adds	r7, #12
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr

08006546 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006546:	b480      	push	{r7}
 8006548:	b083      	sub	sp, #12
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800654e:	bf00      	nop
 8006550:	370c      	adds	r7, #12
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr

0800655a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800655a:	b480      	push	{r7}
 800655c:	b083      	sub	sp, #12
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800656e:	b480      	push	{r7}
 8006570:	b083      	sub	sp, #12
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006576:	bf00      	nop
 8006578:	370c      	adds	r7, #12
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr

08006582 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006582:	b480      	push	{r7}
 8006584:	b083      	sub	sp, #12
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800658a:	bf00      	nop
 800658c:	370c      	adds	r7, #12
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006596:	b480      	push	{r7}
 8006598:	b083      	sub	sp, #12
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800659e:	bf00      	nop
 80065a0:	370c      	adds	r7, #12
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b083      	sub	sp, #12
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80065b2:	bf00      	nop
 80065b4:	370c      	adds	r7, #12
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
	...

080065c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f003 0307 	and.w	r3, r3, #7
 80065ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80065d0:	4b0b      	ldr	r3, [pc, #44]	; (8006600 <__NVIC_SetPriorityGrouping+0x40>)
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80065dc:	4013      	ands	r3, r2
 80065de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80065e8:	4b06      	ldr	r3, [pc, #24]	; (8006604 <__NVIC_SetPriorityGrouping+0x44>)
 80065ea:	4313      	orrs	r3, r2
 80065ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065ee:	4a04      	ldr	r2, [pc, #16]	; (8006600 <__NVIC_SetPriorityGrouping+0x40>)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	60d3      	str	r3, [r2, #12]
}
 80065f4:	bf00      	nop
 80065f6:	3714      	adds	r7, #20
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr
 8006600:	e000ed00 	.word	0xe000ed00
 8006604:	05fa0000 	.word	0x05fa0000

08006608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800660c:	4b04      	ldr	r3, [pc, #16]	; (8006620 <__NVIC_GetPriorityGrouping+0x18>)
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	0a1b      	lsrs	r3, r3, #8
 8006612:	f003 0307 	and.w	r3, r3, #7
}
 8006616:	4618      	mov	r0, r3
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	e000ed00 	.word	0xe000ed00

08006624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	4603      	mov	r3, r0
 800662c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800662e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006632:	2b00      	cmp	r3, #0
 8006634:	db0b      	blt.n	800664e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006636:	79fb      	ldrb	r3, [r7, #7]
 8006638:	f003 021f 	and.w	r2, r3, #31
 800663c:	4907      	ldr	r1, [pc, #28]	; (800665c <__NVIC_EnableIRQ+0x38>)
 800663e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006642:	095b      	lsrs	r3, r3, #5
 8006644:	2001      	movs	r0, #1
 8006646:	fa00 f202 	lsl.w	r2, r0, r2
 800664a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800664e:	bf00      	nop
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	e000e100 	.word	0xe000e100

08006660 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	4603      	mov	r3, r0
 8006668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800666a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800666e:	2b00      	cmp	r3, #0
 8006670:	db12      	blt.n	8006698 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006672:	79fb      	ldrb	r3, [r7, #7]
 8006674:	f003 021f 	and.w	r2, r3, #31
 8006678:	490a      	ldr	r1, [pc, #40]	; (80066a4 <__NVIC_DisableIRQ+0x44>)
 800667a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800667e:	095b      	lsrs	r3, r3, #5
 8006680:	2001      	movs	r0, #1
 8006682:	fa00 f202 	lsl.w	r2, r0, r2
 8006686:	3320      	adds	r3, #32
 8006688:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800668c:	f3bf 8f4f 	dsb	sy
}
 8006690:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006692:	f3bf 8f6f 	isb	sy
}
 8006696:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	e000e100 	.word	0xe000e100

080066a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	4603      	mov	r3, r0
 80066b0:	6039      	str	r1, [r7, #0]
 80066b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	db0a      	blt.n	80066d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	b2da      	uxtb	r2, r3
 80066c0:	490c      	ldr	r1, [pc, #48]	; (80066f4 <__NVIC_SetPriority+0x4c>)
 80066c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066c6:	0112      	lsls	r2, r2, #4
 80066c8:	b2d2      	uxtb	r2, r2
 80066ca:	440b      	add	r3, r1
 80066cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80066d0:	e00a      	b.n	80066e8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	b2da      	uxtb	r2, r3
 80066d6:	4908      	ldr	r1, [pc, #32]	; (80066f8 <__NVIC_SetPriority+0x50>)
 80066d8:	79fb      	ldrb	r3, [r7, #7]
 80066da:	f003 030f 	and.w	r3, r3, #15
 80066de:	3b04      	subs	r3, #4
 80066e0:	0112      	lsls	r2, r2, #4
 80066e2:	b2d2      	uxtb	r2, r2
 80066e4:	440b      	add	r3, r1
 80066e6:	761a      	strb	r2, [r3, #24]
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	e000e100 	.word	0xe000e100
 80066f8:	e000ed00 	.word	0xe000ed00

080066fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b089      	sub	sp, #36	; 0x24
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f003 0307 	and.w	r3, r3, #7
 800670e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006710:	69fb      	ldr	r3, [r7, #28]
 8006712:	f1c3 0307 	rsb	r3, r3, #7
 8006716:	2b04      	cmp	r3, #4
 8006718:	bf28      	it	cs
 800671a:	2304      	movcs	r3, #4
 800671c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	3304      	adds	r3, #4
 8006722:	2b06      	cmp	r3, #6
 8006724:	d902      	bls.n	800672c <NVIC_EncodePriority+0x30>
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	3b03      	subs	r3, #3
 800672a:	e000      	b.n	800672e <NVIC_EncodePriority+0x32>
 800672c:	2300      	movs	r3, #0
 800672e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006730:	f04f 32ff 	mov.w	r2, #4294967295
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	fa02 f303 	lsl.w	r3, r2, r3
 800673a:	43da      	mvns	r2, r3
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	401a      	ands	r2, r3
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006744:	f04f 31ff 	mov.w	r1, #4294967295
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	fa01 f303 	lsl.w	r3, r1, r3
 800674e:	43d9      	mvns	r1, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006754:	4313      	orrs	r3, r2
         );
}
 8006756:	4618      	mov	r0, r3
 8006758:	3724      	adds	r7, #36	; 0x24
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
	...

08006764 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	3b01      	subs	r3, #1
 8006770:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006774:	d301      	bcc.n	800677a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006776:	2301      	movs	r3, #1
 8006778:	e00f      	b.n	800679a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800677a:	4a0a      	ldr	r2, [pc, #40]	; (80067a4 <SysTick_Config+0x40>)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	3b01      	subs	r3, #1
 8006780:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006782:	210f      	movs	r1, #15
 8006784:	f04f 30ff 	mov.w	r0, #4294967295
 8006788:	f7ff ff8e 	bl	80066a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800678c:	4b05      	ldr	r3, [pc, #20]	; (80067a4 <SysTick_Config+0x40>)
 800678e:	2200      	movs	r2, #0
 8006790:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006792:	4b04      	ldr	r3, [pc, #16]	; (80067a4 <SysTick_Config+0x40>)
 8006794:	2207      	movs	r2, #7
 8006796:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3708      	adds	r7, #8
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	e000e010 	.word	0xe000e010

080067a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f7ff ff05 	bl	80065c0 <__NVIC_SetPriorityGrouping>
}
 80067b6:	bf00      	nop
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}

080067be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80067be:	b580      	push	{r7, lr}
 80067c0:	b086      	sub	sp, #24
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	4603      	mov	r3, r0
 80067c6:	60b9      	str	r1, [r7, #8]
 80067c8:	607a      	str	r2, [r7, #4]
 80067ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80067cc:	2300      	movs	r3, #0
 80067ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80067d0:	f7ff ff1a 	bl	8006608 <__NVIC_GetPriorityGrouping>
 80067d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	68b9      	ldr	r1, [r7, #8]
 80067da:	6978      	ldr	r0, [r7, #20]
 80067dc:	f7ff ff8e 	bl	80066fc <NVIC_EncodePriority>
 80067e0:	4602      	mov	r2, r0
 80067e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067e6:	4611      	mov	r1, r2
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7ff ff5d 	bl	80066a8 <__NVIC_SetPriority>
}
 80067ee:	bf00      	nop
 80067f0:	3718      	adds	r7, #24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b082      	sub	sp, #8
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	4603      	mov	r3, r0
 80067fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006804:	4618      	mov	r0, r3
 8006806:	f7ff ff0d 	bl	8006624 <__NVIC_EnableIRQ>
}
 800680a:	bf00      	nop
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b082      	sub	sp, #8
 8006816:	af00      	add	r7, sp, #0
 8006818:	4603      	mov	r3, r0
 800681a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800681c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006820:	4618      	mov	r0, r3
 8006822:	f7ff ff1d 	bl	8006660 <__NVIC_DisableIRQ>
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800682e:	b580      	push	{r7, lr}
 8006830:	b082      	sub	sp, #8
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f7ff ff94 	bl	8006764 <SysTick_Config>
 800683c:	4603      	mov	r3, r0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3708      	adds	r7, #8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b084      	sub	sp, #16
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006852:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006854:	f7fe fbbe 	bl	8004fd4 <HAL_GetTick>
 8006858:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b02      	cmp	r3, #2
 8006864:	d008      	beq.n	8006878 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2280      	movs	r2, #128	; 0x80
 800686a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e052      	b.n	800691e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 0216 	bic.w	r2, r2, #22
 8006886:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	695a      	ldr	r2, [r3, #20]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006896:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689c:	2b00      	cmp	r3, #0
 800689e:	d103      	bne.n	80068a8 <HAL_DMA_Abort+0x62>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d007      	beq.n	80068b8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f022 0208 	bic.w	r2, r2, #8
 80068b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0201 	bic.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068c8:	e013      	b.n	80068f2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068ca:	f7fe fb83 	bl	8004fd4 <HAL_GetTick>
 80068ce:	4602      	mov	r2, r0
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	2b05      	cmp	r3, #5
 80068d6:	d90c      	bls.n	80068f2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2220      	movs	r2, #32
 80068dc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2203      	movs	r2, #3
 80068e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e015      	b.n	800691e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0301 	and.w	r3, r3, #1
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e4      	bne.n	80068ca <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006904:	223f      	movs	r2, #63	; 0x3f
 8006906:	409a      	lsls	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006926:	b480      	push	{r7}
 8006928:	b083      	sub	sp, #12
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b02      	cmp	r3, #2
 8006938:	d004      	beq.n	8006944 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2280      	movs	r2, #128	; 0x80
 800693e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e00c      	b.n	800695e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2205      	movs	r2, #5
 8006948:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f022 0201 	bic.w	r2, r2, #1
 800695a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	370c      	adds	r7, #12
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
	...

0800696c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800696c:	b480      	push	{r7}
 800696e:	b089      	sub	sp, #36	; 0x24
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006976:	2300      	movs	r3, #0
 8006978:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800697a:	2300      	movs	r3, #0
 800697c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800697e:	2300      	movs	r3, #0
 8006980:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006982:	2300      	movs	r3, #0
 8006984:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006986:	2300      	movs	r3, #0
 8006988:	61fb      	str	r3, [r7, #28]
 800698a:	e175      	b.n	8006c78 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800698c:	2201      	movs	r2, #1
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	fa02 f303 	lsl.w	r3, r2, r3
 8006994:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	4013      	ands	r3, r2
 800699e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	f040 8164 	bne.w	8006c72 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	f003 0303 	and.w	r3, r3, #3
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d005      	beq.n	80069c2 <HAL_GPIO_Init+0x56>
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f003 0303 	and.w	r3, r3, #3
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d130      	bne.n	8006a24 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	2203      	movs	r2, #3
 80069ce:	fa02 f303 	lsl.w	r3, r2, r3
 80069d2:	43db      	mvns	r3, r3
 80069d4:	69ba      	ldr	r2, [r7, #24]
 80069d6:	4013      	ands	r3, r2
 80069d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	68da      	ldr	r2, [r3, #12]
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	005b      	lsls	r3, r3, #1
 80069e2:	fa02 f303 	lsl.w	r3, r2, r3
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	69ba      	ldr	r2, [r7, #24]
 80069f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80069f8:	2201      	movs	r2, #1
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006a00:	43db      	mvns	r3, r3
 8006a02:	69ba      	ldr	r2, [r7, #24]
 8006a04:	4013      	ands	r3, r2
 8006a06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	091b      	lsrs	r3, r3, #4
 8006a0e:	f003 0201 	and.w	r2, r3, #1
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	fa02 f303 	lsl.w	r3, r2, r3
 8006a18:	69ba      	ldr	r2, [r7, #24]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	f003 0303 	and.w	r3, r3, #3
 8006a2c:	2b03      	cmp	r3, #3
 8006a2e:	d017      	beq.n	8006a60 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	005b      	lsls	r3, r3, #1
 8006a3a:	2203      	movs	r2, #3
 8006a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a40:	43db      	mvns	r3, r3
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	4013      	ands	r3, r2
 8006a46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	689a      	ldr	r2, [r3, #8]
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	005b      	lsls	r3, r3, #1
 8006a50:	fa02 f303 	lsl.w	r3, r2, r3
 8006a54:	69ba      	ldr	r2, [r7, #24]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	69ba      	ldr	r2, [r7, #24]
 8006a5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	f003 0303 	and.w	r3, r3, #3
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d123      	bne.n	8006ab4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	08da      	lsrs	r2, r3, #3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	3208      	adds	r2, #8
 8006a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	220f      	movs	r2, #15
 8006a84:	fa02 f303 	lsl.w	r3, r2, r3
 8006a88:	43db      	mvns	r3, r3
 8006a8a:	69ba      	ldr	r2, [r7, #24]
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	691a      	ldr	r2, [r3, #16]
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	f003 0307 	and.w	r3, r3, #7
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa0:	69ba      	ldr	r2, [r7, #24]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	08da      	lsrs	r2, r3, #3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	3208      	adds	r2, #8
 8006aae:	69b9      	ldr	r1, [r7, #24]
 8006ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	005b      	lsls	r3, r3, #1
 8006abe:	2203      	movs	r2, #3
 8006ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac4:	43db      	mvns	r3, r3
 8006ac6:	69ba      	ldr	r2, [r7, #24]
 8006ac8:	4013      	ands	r3, r2
 8006aca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f003 0203 	and.w	r2, r3, #3
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	005b      	lsls	r3, r3, #1
 8006ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8006adc:	69ba      	ldr	r2, [r7, #24]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	69ba      	ldr	r2, [r7, #24]
 8006ae6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	f000 80be 	beq.w	8006c72 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006af6:	4b66      	ldr	r3, [pc, #408]	; (8006c90 <HAL_GPIO_Init+0x324>)
 8006af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afa:	4a65      	ldr	r2, [pc, #404]	; (8006c90 <HAL_GPIO_Init+0x324>)
 8006afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b00:	6453      	str	r3, [r2, #68]	; 0x44
 8006b02:	4b63      	ldr	r3, [pc, #396]	; (8006c90 <HAL_GPIO_Init+0x324>)
 8006b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b0a:	60fb      	str	r3, [r7, #12]
 8006b0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006b0e:	4a61      	ldr	r2, [pc, #388]	; (8006c94 <HAL_GPIO_Init+0x328>)
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	089b      	lsrs	r3, r3, #2
 8006b14:	3302      	adds	r3, #2
 8006b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	f003 0303 	and.w	r3, r3, #3
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	220f      	movs	r2, #15
 8006b26:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2a:	43db      	mvns	r3, r3
 8006b2c:	69ba      	ldr	r2, [r7, #24]
 8006b2e:	4013      	ands	r3, r2
 8006b30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a58      	ldr	r2, [pc, #352]	; (8006c98 <HAL_GPIO_Init+0x32c>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d037      	beq.n	8006baa <HAL_GPIO_Init+0x23e>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a57      	ldr	r2, [pc, #348]	; (8006c9c <HAL_GPIO_Init+0x330>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d031      	beq.n	8006ba6 <HAL_GPIO_Init+0x23a>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a56      	ldr	r2, [pc, #344]	; (8006ca0 <HAL_GPIO_Init+0x334>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d02b      	beq.n	8006ba2 <HAL_GPIO_Init+0x236>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a55      	ldr	r2, [pc, #340]	; (8006ca4 <HAL_GPIO_Init+0x338>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d025      	beq.n	8006b9e <HAL_GPIO_Init+0x232>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a54      	ldr	r2, [pc, #336]	; (8006ca8 <HAL_GPIO_Init+0x33c>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d01f      	beq.n	8006b9a <HAL_GPIO_Init+0x22e>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a53      	ldr	r2, [pc, #332]	; (8006cac <HAL_GPIO_Init+0x340>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d019      	beq.n	8006b96 <HAL_GPIO_Init+0x22a>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a52      	ldr	r2, [pc, #328]	; (8006cb0 <HAL_GPIO_Init+0x344>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d013      	beq.n	8006b92 <HAL_GPIO_Init+0x226>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a51      	ldr	r2, [pc, #324]	; (8006cb4 <HAL_GPIO_Init+0x348>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d00d      	beq.n	8006b8e <HAL_GPIO_Init+0x222>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a50      	ldr	r2, [pc, #320]	; (8006cb8 <HAL_GPIO_Init+0x34c>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d007      	beq.n	8006b8a <HAL_GPIO_Init+0x21e>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a4f      	ldr	r2, [pc, #316]	; (8006cbc <HAL_GPIO_Init+0x350>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d101      	bne.n	8006b86 <HAL_GPIO_Init+0x21a>
 8006b82:	2309      	movs	r3, #9
 8006b84:	e012      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006b86:	230a      	movs	r3, #10
 8006b88:	e010      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006b8a:	2308      	movs	r3, #8
 8006b8c:	e00e      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006b8e:	2307      	movs	r3, #7
 8006b90:	e00c      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006b92:	2306      	movs	r3, #6
 8006b94:	e00a      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006b96:	2305      	movs	r3, #5
 8006b98:	e008      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006b9a:	2304      	movs	r3, #4
 8006b9c:	e006      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	e004      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	e002      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e000      	b.n	8006bac <HAL_GPIO_Init+0x240>
 8006baa:	2300      	movs	r3, #0
 8006bac:	69fa      	ldr	r2, [r7, #28]
 8006bae:	f002 0203 	and.w	r2, r2, #3
 8006bb2:	0092      	lsls	r2, r2, #2
 8006bb4:	4093      	lsls	r3, r2
 8006bb6:	69ba      	ldr	r2, [r7, #24]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006bbc:	4935      	ldr	r1, [pc, #212]	; (8006c94 <HAL_GPIO_Init+0x328>)
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	089b      	lsrs	r3, r3, #2
 8006bc2:	3302      	adds	r3, #2
 8006bc4:	69ba      	ldr	r2, [r7, #24]
 8006bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006bca:	4b3d      	ldr	r3, [pc, #244]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	43db      	mvns	r3, r3
 8006bd4:	69ba      	ldr	r2, [r7, #24]
 8006bd6:	4013      	ands	r3, r2
 8006bd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d003      	beq.n	8006bee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006be6:	69ba      	ldr	r2, [r7, #24]
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006bee:	4a34      	ldr	r2, [pc, #208]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006bf4:	4b32      	ldr	r3, [pc, #200]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	43db      	mvns	r3, r3
 8006bfe:	69ba      	ldr	r2, [r7, #24]
 8006c00:	4013      	ands	r3, r2
 8006c02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d003      	beq.n	8006c18 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006c10:	69ba      	ldr	r2, [r7, #24]
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006c18:	4a29      	ldr	r2, [pc, #164]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006c1e:	4b28      	ldr	r3, [pc, #160]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	43db      	mvns	r3, r3
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d003      	beq.n	8006c42 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006c3a:	69ba      	ldr	r2, [r7, #24]
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006c42:	4a1f      	ldr	r2, [pc, #124]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c48:	4b1d      	ldr	r3, [pc, #116]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	43db      	mvns	r3, r3
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	4013      	ands	r3, r2
 8006c56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d003      	beq.n	8006c6c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006c64:	69ba      	ldr	r2, [r7, #24]
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c6c:	4a14      	ldr	r2, [pc, #80]	; (8006cc0 <HAL_GPIO_Init+0x354>)
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	3301      	adds	r3, #1
 8006c76:	61fb      	str	r3, [r7, #28]
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	2b0f      	cmp	r3, #15
 8006c7c:	f67f ae86 	bls.w	800698c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006c80:	bf00      	nop
 8006c82:	bf00      	nop
 8006c84:	3724      	adds	r7, #36	; 0x24
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	40023800 	.word	0x40023800
 8006c94:	40013800 	.word	0x40013800
 8006c98:	40020000 	.word	0x40020000
 8006c9c:	40020400 	.word	0x40020400
 8006ca0:	40020800 	.word	0x40020800
 8006ca4:	40020c00 	.word	0x40020c00
 8006ca8:	40021000 	.word	0x40021000
 8006cac:	40021400 	.word	0x40021400
 8006cb0:	40021800 	.word	0x40021800
 8006cb4:	40021c00 	.word	0x40021c00
 8006cb8:	40022000 	.word	0x40022000
 8006cbc:	40022400 	.word	0x40022400
 8006cc0:	40013c00 	.word	0x40013c00

08006cc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	460b      	mov	r3, r1
 8006cce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	691a      	ldr	r2, [r3, #16]
 8006cd4:	887b      	ldrh	r3, [r7, #2]
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d002      	beq.n	8006ce2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	73fb      	strb	r3, [r7, #15]
 8006ce0:	e001      	b.n	8006ce6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	807b      	strh	r3, [r7, #2]
 8006d00:	4613      	mov	r3, r2
 8006d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006d04:	787b      	ldrb	r3, [r7, #1]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d003      	beq.n	8006d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d0a:	887a      	ldrh	r2, [r7, #2]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006d10:	e003      	b.n	8006d1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006d12:	887b      	ldrh	r3, [r7, #2]
 8006d14:	041a      	lsls	r2, r3, #16
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	619a      	str	r2, [r3, #24]
}
 8006d1a:	bf00      	nop
 8006d1c:	370c      	adds	r7, #12
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr

08006d26 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b085      	sub	sp, #20
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
 8006d2e:	460b      	mov	r3, r1
 8006d30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006d38:	887a      	ldrh	r2, [r7, #2]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	041a      	lsls	r2, r3, #16
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	43d9      	mvns	r1, r3
 8006d44:	887b      	ldrh	r3, [r7, #2]
 8006d46:	400b      	ands	r3, r1
 8006d48:	431a      	orrs	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	619a      	str	r2, [r3, #24]
}
 8006d4e:	bf00      	nop
 8006d50:	3714      	adds	r7, #20
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
	...

08006d5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	4603      	mov	r3, r0
 8006d64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006d66:	4b08      	ldr	r3, [pc, #32]	; (8006d88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d68:	695a      	ldr	r2, [r3, #20]
 8006d6a:	88fb      	ldrh	r3, [r7, #6]
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d006      	beq.n	8006d80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006d72:	4a05      	ldr	r2, [pc, #20]	; (8006d88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d74:	88fb      	ldrh	r3, [r7, #6]
 8006d76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006d78:	88fb      	ldrh	r3, [r7, #6]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fa ff0c 	bl	8001b98 <HAL_GPIO_EXTI_Callback>
  }
}
 8006d80:	bf00      	nop
 8006d82:	3708      	adds	r7, #8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	40013c00 	.word	0x40013c00

08006d8c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006d92:	2300      	movs	r3, #0
 8006d94:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006d96:	4b23      	ldr	r3, [pc, #140]	; (8006e24 <HAL_PWREx_EnableOverDrive+0x98>)
 8006d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d9a:	4a22      	ldr	r2, [pc, #136]	; (8006e24 <HAL_PWREx_EnableOverDrive+0x98>)
 8006d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006da0:	6413      	str	r3, [r2, #64]	; 0x40
 8006da2:	4b20      	ldr	r3, [pc, #128]	; (8006e24 <HAL_PWREx_EnableOverDrive+0x98>)
 8006da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006daa:	603b      	str	r3, [r7, #0]
 8006dac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006dae:	4b1e      	ldr	r3, [pc, #120]	; (8006e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a1d      	ldr	r2, [pc, #116]	; (8006e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006db8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006dba:	f7fe f90b 	bl	8004fd4 <HAL_GetTick>
 8006dbe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006dc0:	e009      	b.n	8006dd6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006dc2:	f7fe f907 	bl	8004fd4 <HAL_GetTick>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dd0:	d901      	bls.n	8006dd6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e022      	b.n	8006e1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006dd6:	4b14      	ldr	r3, [pc, #80]	; (8006e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006de2:	d1ee      	bne.n	8006dc2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006de4:	4b10      	ldr	r3, [pc, #64]	; (8006e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a0f      	ldr	r2, [pc, #60]	; (8006e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006dea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006dee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006df0:	f7fe f8f0 	bl	8004fd4 <HAL_GetTick>
 8006df4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006df6:	e009      	b.n	8006e0c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006df8:	f7fe f8ec 	bl	8004fd4 <HAL_GetTick>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e06:	d901      	bls.n	8006e0c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	e007      	b.n	8006e1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006e0c:	4b06      	ldr	r3, [pc, #24]	; (8006e28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e18:	d1ee      	bne.n	8006df8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3708      	adds	r7, #8
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	40023800 	.word	0x40023800
 8006e28:	40007000 	.word	0x40007000

08006e2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b086      	sub	sp, #24
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006e34:	2300      	movs	r3, #0
 8006e36:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e291      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f000 8087 	beq.w	8006f5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e50:	4b96      	ldr	r3, [pc, #600]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	f003 030c 	and.w	r3, r3, #12
 8006e58:	2b04      	cmp	r3, #4
 8006e5a:	d00c      	beq.n	8006e76 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e5c:	4b93      	ldr	r3, [pc, #588]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f003 030c 	and.w	r3, r3, #12
 8006e64:	2b08      	cmp	r3, #8
 8006e66:	d112      	bne.n	8006e8e <HAL_RCC_OscConfig+0x62>
 8006e68:	4b90      	ldr	r3, [pc, #576]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e74:	d10b      	bne.n	8006e8e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e76:	4b8d      	ldr	r3, [pc, #564]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d06c      	beq.n	8006f5c <HAL_RCC_OscConfig+0x130>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d168      	bne.n	8006f5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e26b      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e96:	d106      	bne.n	8006ea6 <HAL_RCC_OscConfig+0x7a>
 8006e98:	4b84      	ldr	r3, [pc, #528]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a83      	ldr	r2, [pc, #524]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	e02e      	b.n	8006f04 <HAL_RCC_OscConfig+0xd8>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10c      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x9c>
 8006eae:	4b7f      	ldr	r3, [pc, #508]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a7e      	ldr	r2, [pc, #504]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006eb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006eb8:	6013      	str	r3, [r2, #0]
 8006eba:	4b7c      	ldr	r3, [pc, #496]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a7b      	ldr	r2, [pc, #492]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ec0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ec4:	6013      	str	r3, [r2, #0]
 8006ec6:	e01d      	b.n	8006f04 <HAL_RCC_OscConfig+0xd8>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ed0:	d10c      	bne.n	8006eec <HAL_RCC_OscConfig+0xc0>
 8006ed2:	4b76      	ldr	r3, [pc, #472]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a75      	ldr	r2, [pc, #468]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ed8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006edc:	6013      	str	r3, [r2, #0]
 8006ede:	4b73      	ldr	r3, [pc, #460]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a72      	ldr	r2, [pc, #456]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ee8:	6013      	str	r3, [r2, #0]
 8006eea:	e00b      	b.n	8006f04 <HAL_RCC_OscConfig+0xd8>
 8006eec:	4b6f      	ldr	r3, [pc, #444]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a6e      	ldr	r2, [pc, #440]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ef2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ef6:	6013      	str	r3, [r2, #0]
 8006ef8:	4b6c      	ldr	r3, [pc, #432]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a6b      	ldr	r2, [pc, #428]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006efe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d013      	beq.n	8006f34 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f0c:	f7fe f862 	bl	8004fd4 <HAL_GetTick>
 8006f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f12:	e008      	b.n	8006f26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f14:	f7fe f85e 	bl	8004fd4 <HAL_GetTick>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	2b64      	cmp	r3, #100	; 0x64
 8006f20:	d901      	bls.n	8006f26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e21f      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f26:	4b61      	ldr	r3, [pc, #388]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d0f0      	beq.n	8006f14 <HAL_RCC_OscConfig+0xe8>
 8006f32:	e014      	b.n	8006f5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f34:	f7fe f84e 	bl	8004fd4 <HAL_GetTick>
 8006f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f3a:	e008      	b.n	8006f4e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f3c:	f7fe f84a 	bl	8004fd4 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	2b64      	cmp	r3, #100	; 0x64
 8006f48:	d901      	bls.n	8006f4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e20b      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f4e:	4b57      	ldr	r3, [pc, #348]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1f0      	bne.n	8006f3c <HAL_RCC_OscConfig+0x110>
 8006f5a:	e000      	b.n	8006f5e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0302 	and.w	r3, r3, #2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d069      	beq.n	800703e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006f6a:	4b50      	ldr	r3, [pc, #320]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f003 030c 	and.w	r3, r3, #12
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00b      	beq.n	8006f8e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f76:	4b4d      	ldr	r3, [pc, #308]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f003 030c 	and.w	r3, r3, #12
 8006f7e:	2b08      	cmp	r3, #8
 8006f80:	d11c      	bne.n	8006fbc <HAL_RCC_OscConfig+0x190>
 8006f82:	4b4a      	ldr	r3, [pc, #296]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d116      	bne.n	8006fbc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f8e:	4b47      	ldr	r3, [pc, #284]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0302 	and.w	r3, r3, #2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d005      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x17a>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d001      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e1df      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fa6:	4b41      	ldr	r3, [pc, #260]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	00db      	lsls	r3, r3, #3
 8006fb4:	493d      	ldr	r1, [pc, #244]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fba:	e040      	b.n	800703e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d023      	beq.n	800700c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fc4:	4b39      	ldr	r3, [pc, #228]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a38      	ldr	r2, [pc, #224]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006fca:	f043 0301 	orr.w	r3, r3, #1
 8006fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd0:	f7fe f800 	bl	8004fd4 <HAL_GetTick>
 8006fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fd6:	e008      	b.n	8006fea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fd8:	f7fd fffc 	bl	8004fd4 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d901      	bls.n	8006fea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e1bd      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fea:	4b30      	ldr	r3, [pc, #192]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0f0      	beq.n	8006fd8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ff6:	4b2d      	ldr	r3, [pc, #180]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	4929      	ldr	r1, [pc, #164]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8007006:	4313      	orrs	r3, r2
 8007008:	600b      	str	r3, [r1, #0]
 800700a:	e018      	b.n	800703e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800700c:	4b27      	ldr	r3, [pc, #156]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a26      	ldr	r2, [pc, #152]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8007012:	f023 0301 	bic.w	r3, r3, #1
 8007016:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007018:	f7fd ffdc 	bl	8004fd4 <HAL_GetTick>
 800701c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007020:	f7fd ffd8 	bl	8004fd4 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e199      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007032:	4b1e      	ldr	r3, [pc, #120]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1f0      	bne.n	8007020 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0308 	and.w	r3, r3, #8
 8007046:	2b00      	cmp	r3, #0
 8007048:	d038      	beq.n	80070bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d019      	beq.n	8007086 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007052:	4b16      	ldr	r3, [pc, #88]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8007054:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007056:	4a15      	ldr	r2, [pc, #84]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8007058:	f043 0301 	orr.w	r3, r3, #1
 800705c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800705e:	f7fd ffb9 	bl	8004fd4 <HAL_GetTick>
 8007062:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007064:	e008      	b.n	8007078 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007066:	f7fd ffb5 	bl	8004fd4 <HAL_GetTick>
 800706a:	4602      	mov	r2, r0
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	1ad3      	subs	r3, r2, r3
 8007070:	2b02      	cmp	r3, #2
 8007072:	d901      	bls.n	8007078 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	e176      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007078:	4b0c      	ldr	r3, [pc, #48]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 800707a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800707c:	f003 0302 	and.w	r3, r3, #2
 8007080:	2b00      	cmp	r3, #0
 8007082:	d0f0      	beq.n	8007066 <HAL_RCC_OscConfig+0x23a>
 8007084:	e01a      	b.n	80070bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007086:	4b09      	ldr	r3, [pc, #36]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 8007088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800708a:	4a08      	ldr	r2, [pc, #32]	; (80070ac <HAL_RCC_OscConfig+0x280>)
 800708c:	f023 0301 	bic.w	r3, r3, #1
 8007090:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007092:	f7fd ff9f 	bl	8004fd4 <HAL_GetTick>
 8007096:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007098:	e00a      	b.n	80070b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800709a:	f7fd ff9b 	bl	8004fd4 <HAL_GetTick>
 800709e:	4602      	mov	r2, r0
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d903      	bls.n	80070b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80070a8:	2303      	movs	r3, #3
 80070aa:	e15c      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
 80070ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070b0:	4b91      	ldr	r3, [pc, #580]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80070b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070b4:	f003 0302 	and.w	r3, r3, #2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1ee      	bne.n	800709a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 0304 	and.w	r3, r3, #4
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f000 80a4 	beq.w	8007212 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070ca:	4b8b      	ldr	r3, [pc, #556]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80070cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d10d      	bne.n	80070f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80070d6:	4b88      	ldr	r3, [pc, #544]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80070d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070da:	4a87      	ldr	r2, [pc, #540]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80070dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070e0:	6413      	str	r3, [r2, #64]	; 0x40
 80070e2:	4b85      	ldr	r3, [pc, #532]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80070e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ea:	60bb      	str	r3, [r7, #8]
 80070ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80070ee:	2301      	movs	r3, #1
 80070f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070f2:	4b82      	ldr	r3, [pc, #520]	; (80072fc <HAL_RCC_OscConfig+0x4d0>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d118      	bne.n	8007130 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80070fe:	4b7f      	ldr	r3, [pc, #508]	; (80072fc <HAL_RCC_OscConfig+0x4d0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a7e      	ldr	r2, [pc, #504]	; (80072fc <HAL_RCC_OscConfig+0x4d0>)
 8007104:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800710a:	f7fd ff63 	bl	8004fd4 <HAL_GetTick>
 800710e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007110:	e008      	b.n	8007124 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007112:	f7fd ff5f 	bl	8004fd4 <HAL_GetTick>
 8007116:	4602      	mov	r2, r0
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	2b64      	cmp	r3, #100	; 0x64
 800711e:	d901      	bls.n	8007124 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007120:	2303      	movs	r3, #3
 8007122:	e120      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007124:	4b75      	ldr	r3, [pc, #468]	; (80072fc <HAL_RCC_OscConfig+0x4d0>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800712c:	2b00      	cmp	r3, #0
 800712e:	d0f0      	beq.n	8007112 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d106      	bne.n	8007146 <HAL_RCC_OscConfig+0x31a>
 8007138:	4b6f      	ldr	r3, [pc, #444]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800713a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800713c:	4a6e      	ldr	r2, [pc, #440]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800713e:	f043 0301 	orr.w	r3, r3, #1
 8007142:	6713      	str	r3, [r2, #112]	; 0x70
 8007144:	e02d      	b.n	80071a2 <HAL_RCC_OscConfig+0x376>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10c      	bne.n	8007168 <HAL_RCC_OscConfig+0x33c>
 800714e:	4b6a      	ldr	r3, [pc, #424]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007152:	4a69      	ldr	r2, [pc, #420]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007154:	f023 0301 	bic.w	r3, r3, #1
 8007158:	6713      	str	r3, [r2, #112]	; 0x70
 800715a:	4b67      	ldr	r3, [pc, #412]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800715c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800715e:	4a66      	ldr	r2, [pc, #408]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007160:	f023 0304 	bic.w	r3, r3, #4
 8007164:	6713      	str	r3, [r2, #112]	; 0x70
 8007166:	e01c      	b.n	80071a2 <HAL_RCC_OscConfig+0x376>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	2b05      	cmp	r3, #5
 800716e:	d10c      	bne.n	800718a <HAL_RCC_OscConfig+0x35e>
 8007170:	4b61      	ldr	r3, [pc, #388]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007174:	4a60      	ldr	r2, [pc, #384]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007176:	f043 0304 	orr.w	r3, r3, #4
 800717a:	6713      	str	r3, [r2, #112]	; 0x70
 800717c:	4b5e      	ldr	r3, [pc, #376]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800717e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007180:	4a5d      	ldr	r2, [pc, #372]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007182:	f043 0301 	orr.w	r3, r3, #1
 8007186:	6713      	str	r3, [r2, #112]	; 0x70
 8007188:	e00b      	b.n	80071a2 <HAL_RCC_OscConfig+0x376>
 800718a:	4b5b      	ldr	r3, [pc, #364]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800718c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800718e:	4a5a      	ldr	r2, [pc, #360]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007190:	f023 0301 	bic.w	r3, r3, #1
 8007194:	6713      	str	r3, [r2, #112]	; 0x70
 8007196:	4b58      	ldr	r3, [pc, #352]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800719a:	4a57      	ldr	r2, [pc, #348]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800719c:	f023 0304 	bic.w	r3, r3, #4
 80071a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d015      	beq.n	80071d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071aa:	f7fd ff13 	bl	8004fd4 <HAL_GetTick>
 80071ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071b0:	e00a      	b.n	80071c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071b2:	f7fd ff0f 	bl	8004fd4 <HAL_GetTick>
 80071b6:	4602      	mov	r2, r0
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	1ad3      	subs	r3, r2, r3
 80071bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d901      	bls.n	80071c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e0ce      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071c8:	4b4b      	ldr	r3, [pc, #300]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80071ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0ee      	beq.n	80071b2 <HAL_RCC_OscConfig+0x386>
 80071d4:	e014      	b.n	8007200 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071d6:	f7fd fefd 	bl	8004fd4 <HAL_GetTick>
 80071da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071dc:	e00a      	b.n	80071f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071de:	f7fd fef9 	bl	8004fd4 <HAL_GetTick>
 80071e2:	4602      	mov	r2, r0
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	1ad3      	subs	r3, r2, r3
 80071e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d901      	bls.n	80071f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80071f0:	2303      	movs	r3, #3
 80071f2:	e0b8      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071f4:	4b40      	ldr	r3, [pc, #256]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80071f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071f8:	f003 0302 	and.w	r3, r3, #2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d1ee      	bne.n	80071de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007200:	7dfb      	ldrb	r3, [r7, #23]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d105      	bne.n	8007212 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007206:	4b3c      	ldr	r3, [pc, #240]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720a:	4a3b      	ldr	r2, [pc, #236]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800720c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007210:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	2b00      	cmp	r3, #0
 8007218:	f000 80a4 	beq.w	8007364 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800721c:	4b36      	ldr	r3, [pc, #216]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	f003 030c 	and.w	r3, r3, #12
 8007224:	2b08      	cmp	r3, #8
 8007226:	d06b      	beq.n	8007300 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	2b02      	cmp	r3, #2
 800722e:	d149      	bne.n	80072c4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007230:	4b31      	ldr	r3, [pc, #196]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a30      	ldr	r2, [pc, #192]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007236:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800723a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800723c:	f7fd feca 	bl	8004fd4 <HAL_GetTick>
 8007240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007242:	e008      	b.n	8007256 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007244:	f7fd fec6 	bl	8004fd4 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d901      	bls.n	8007256 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e087      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007256:	4b28      	ldr	r3, [pc, #160]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1f0      	bne.n	8007244 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	69da      	ldr	r2, [r3, #28]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a1b      	ldr	r3, [r3, #32]
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007270:	019b      	lsls	r3, r3, #6
 8007272:	431a      	orrs	r2, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007278:	085b      	lsrs	r3, r3, #1
 800727a:	3b01      	subs	r3, #1
 800727c:	041b      	lsls	r3, r3, #16
 800727e:	431a      	orrs	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007284:	061b      	lsls	r3, r3, #24
 8007286:	4313      	orrs	r3, r2
 8007288:	4a1b      	ldr	r2, [pc, #108]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 800728a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800728e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007290:	4b19      	ldr	r3, [pc, #100]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a18      	ldr	r2, [pc, #96]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 8007296:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800729a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800729c:	f7fd fe9a 	bl	8004fd4 <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072a2:	e008      	b.n	80072b6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072a4:	f7fd fe96 	bl	8004fd4 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e057      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072b6:	4b10      	ldr	r3, [pc, #64]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d0f0      	beq.n	80072a4 <HAL_RCC_OscConfig+0x478>
 80072c2:	e04f      	b.n	8007364 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072c4:	4b0c      	ldr	r3, [pc, #48]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a0b      	ldr	r2, [pc, #44]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80072ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072d0:	f7fd fe80 	bl	8004fd4 <HAL_GetTick>
 80072d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072d6:	e008      	b.n	80072ea <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072d8:	f7fd fe7c 	bl	8004fd4 <HAL_GetTick>
 80072dc:	4602      	mov	r2, r0
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d901      	bls.n	80072ea <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e03d      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072ea:	4b03      	ldr	r3, [pc, #12]	; (80072f8 <HAL_RCC_OscConfig+0x4cc>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1f0      	bne.n	80072d8 <HAL_RCC_OscConfig+0x4ac>
 80072f6:	e035      	b.n	8007364 <HAL_RCC_OscConfig+0x538>
 80072f8:	40023800 	.word	0x40023800
 80072fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007300:	4b1b      	ldr	r3, [pc, #108]	; (8007370 <HAL_RCC_OscConfig+0x544>)
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d028      	beq.n	8007360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007318:	429a      	cmp	r2, r3
 800731a:	d121      	bne.n	8007360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007326:	429a      	cmp	r2, r3
 8007328:	d11a      	bne.n	8007360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007330:	4013      	ands	r3, r2
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007336:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007338:	4293      	cmp	r3, r2
 800733a:	d111      	bne.n	8007360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007346:	085b      	lsrs	r3, r3, #1
 8007348:	3b01      	subs	r3, #1
 800734a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800734c:	429a      	cmp	r2, r3
 800734e:	d107      	bne.n	8007360 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800735a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800735c:	429a      	cmp	r2, r3
 800735e:	d001      	beq.n	8007364 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e000      	b.n	8007366 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3718      	adds	r7, #24
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	40023800 	.word	0x40023800

08007374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800737e:	2300      	movs	r3, #0
 8007380:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d101      	bne.n	800738c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e0d0      	b.n	800752e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800738c:	4b6a      	ldr	r3, [pc, #424]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 030f 	and.w	r3, r3, #15
 8007394:	683a      	ldr	r2, [r7, #0]
 8007396:	429a      	cmp	r2, r3
 8007398:	d910      	bls.n	80073bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800739a:	4b67      	ldr	r3, [pc, #412]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f023 020f 	bic.w	r2, r3, #15
 80073a2:	4965      	ldr	r1, [pc, #404]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073aa:	4b63      	ldr	r3, [pc, #396]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 030f 	and.w	r3, r3, #15
 80073b2:	683a      	ldr	r2, [r7, #0]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d001      	beq.n	80073bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e0b8      	b.n	800752e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 0302 	and.w	r3, r3, #2
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d020      	beq.n	800740a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0304 	and.w	r3, r3, #4
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d005      	beq.n	80073e0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073d4:	4b59      	ldr	r3, [pc, #356]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	4a58      	ldr	r2, [pc, #352]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80073da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80073de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d005      	beq.n	80073f8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073ec:	4b53      	ldr	r3, [pc, #332]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	4a52      	ldr	r2, [pc, #328]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80073f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80073f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073f8:	4b50      	ldr	r3, [pc, #320]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	494d      	ldr	r1, [pc, #308]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007406:	4313      	orrs	r3, r2
 8007408:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f003 0301 	and.w	r3, r3, #1
 8007412:	2b00      	cmp	r3, #0
 8007414:	d040      	beq.n	8007498 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d107      	bne.n	800742e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800741e:	4b47      	ldr	r3, [pc, #284]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007426:	2b00      	cmp	r3, #0
 8007428:	d115      	bne.n	8007456 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e07f      	b.n	800752e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	2b02      	cmp	r3, #2
 8007434:	d107      	bne.n	8007446 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007436:	4b41      	ldr	r3, [pc, #260]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d109      	bne.n	8007456 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e073      	b.n	800752e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007446:	4b3d      	ldr	r3, [pc, #244]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0302 	and.w	r3, r3, #2
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e06b      	b.n	800752e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007456:	4b39      	ldr	r3, [pc, #228]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	f023 0203 	bic.w	r2, r3, #3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	4936      	ldr	r1, [pc, #216]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007464:	4313      	orrs	r3, r2
 8007466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007468:	f7fd fdb4 	bl	8004fd4 <HAL_GetTick>
 800746c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800746e:	e00a      	b.n	8007486 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007470:	f7fd fdb0 	bl	8004fd4 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	f241 3288 	movw	r2, #5000	; 0x1388
 800747e:	4293      	cmp	r3, r2
 8007480:	d901      	bls.n	8007486 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e053      	b.n	800752e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007486:	4b2d      	ldr	r3, [pc, #180]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f003 020c 	and.w	r2, r3, #12
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	009b      	lsls	r3, r3, #2
 8007494:	429a      	cmp	r2, r3
 8007496:	d1eb      	bne.n	8007470 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007498:	4b27      	ldr	r3, [pc, #156]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 030f 	and.w	r3, r3, #15
 80074a0:	683a      	ldr	r2, [r7, #0]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d210      	bcs.n	80074c8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074a6:	4b24      	ldr	r3, [pc, #144]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f023 020f 	bic.w	r2, r3, #15
 80074ae:	4922      	ldr	r1, [pc, #136]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074b6:	4b20      	ldr	r3, [pc, #128]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 030f 	and.w	r3, r3, #15
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d001      	beq.n	80074c8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	e032      	b.n	800752e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 0304 	and.w	r3, r3, #4
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d008      	beq.n	80074e6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074d4:	4b19      	ldr	r3, [pc, #100]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	4916      	ldr	r1, [pc, #88]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0308 	and.w	r3, r3, #8
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d009      	beq.n	8007506 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80074f2:	4b12      	ldr	r3, [pc, #72]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	00db      	lsls	r3, r3, #3
 8007500:	490e      	ldr	r1, [pc, #56]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007502:	4313      	orrs	r3, r2
 8007504:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007506:	f000 f821 	bl	800754c <HAL_RCC_GetSysClockFreq>
 800750a:	4602      	mov	r2, r0
 800750c:	4b0b      	ldr	r3, [pc, #44]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	091b      	lsrs	r3, r3, #4
 8007512:	f003 030f 	and.w	r3, r3, #15
 8007516:	490a      	ldr	r1, [pc, #40]	; (8007540 <HAL_RCC_ClockConfig+0x1cc>)
 8007518:	5ccb      	ldrb	r3, [r1, r3]
 800751a:	fa22 f303 	lsr.w	r3, r2, r3
 800751e:	4a09      	ldr	r2, [pc, #36]	; (8007544 <HAL_RCC_ClockConfig+0x1d0>)
 8007520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007522:	4b09      	ldr	r3, [pc, #36]	; (8007548 <HAL_RCC_ClockConfig+0x1d4>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4618      	mov	r0, r3
 8007528:	f7fd fd10 	bl	8004f4c <HAL_InitTick>

  return HAL_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	40023c00 	.word	0x40023c00
 800753c:	40023800 	.word	0x40023800
 8007540:	0800b588 	.word	0x0800b588
 8007544:	20000004 	.word	0x20000004
 8007548:	20000008 	.word	0x20000008

0800754c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800754c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007550:	b094      	sub	sp, #80	; 0x50
 8007552:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007554:	2300      	movs	r3, #0
 8007556:	647b      	str	r3, [r7, #68]	; 0x44
 8007558:	2300      	movs	r3, #0
 800755a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800755c:	2300      	movs	r3, #0
 800755e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007560:	2300      	movs	r3, #0
 8007562:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007564:	4b79      	ldr	r3, [pc, #484]	; (800774c <HAL_RCC_GetSysClockFreq+0x200>)
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	f003 030c 	and.w	r3, r3, #12
 800756c:	2b08      	cmp	r3, #8
 800756e:	d00d      	beq.n	800758c <HAL_RCC_GetSysClockFreq+0x40>
 8007570:	2b08      	cmp	r3, #8
 8007572:	f200 80e1 	bhi.w	8007738 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007576:	2b00      	cmp	r3, #0
 8007578:	d002      	beq.n	8007580 <HAL_RCC_GetSysClockFreq+0x34>
 800757a:	2b04      	cmp	r3, #4
 800757c:	d003      	beq.n	8007586 <HAL_RCC_GetSysClockFreq+0x3a>
 800757e:	e0db      	b.n	8007738 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007580:	4b73      	ldr	r3, [pc, #460]	; (8007750 <HAL_RCC_GetSysClockFreq+0x204>)
 8007582:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007584:	e0db      	b.n	800773e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007586:	4b73      	ldr	r3, [pc, #460]	; (8007754 <HAL_RCC_GetSysClockFreq+0x208>)
 8007588:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800758a:	e0d8      	b.n	800773e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800758c:	4b6f      	ldr	r3, [pc, #444]	; (800774c <HAL_RCC_GetSysClockFreq+0x200>)
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007594:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007596:	4b6d      	ldr	r3, [pc, #436]	; (800774c <HAL_RCC_GetSysClockFreq+0x200>)
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d063      	beq.n	800766a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075a2:	4b6a      	ldr	r3, [pc, #424]	; (800774c <HAL_RCC_GetSysClockFreq+0x200>)
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	099b      	lsrs	r3, r3, #6
 80075a8:	2200      	movs	r2, #0
 80075aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80075ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80075ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075b4:	633b      	str	r3, [r7, #48]	; 0x30
 80075b6:	2300      	movs	r3, #0
 80075b8:	637b      	str	r3, [r7, #52]	; 0x34
 80075ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80075be:	4622      	mov	r2, r4
 80075c0:	462b      	mov	r3, r5
 80075c2:	f04f 0000 	mov.w	r0, #0
 80075c6:	f04f 0100 	mov.w	r1, #0
 80075ca:	0159      	lsls	r1, r3, #5
 80075cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80075d0:	0150      	lsls	r0, r2, #5
 80075d2:	4602      	mov	r2, r0
 80075d4:	460b      	mov	r3, r1
 80075d6:	4621      	mov	r1, r4
 80075d8:	1a51      	subs	r1, r2, r1
 80075da:	6139      	str	r1, [r7, #16]
 80075dc:	4629      	mov	r1, r5
 80075de:	eb63 0301 	sbc.w	r3, r3, r1
 80075e2:	617b      	str	r3, [r7, #20]
 80075e4:	f04f 0200 	mov.w	r2, #0
 80075e8:	f04f 0300 	mov.w	r3, #0
 80075ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80075f0:	4659      	mov	r1, fp
 80075f2:	018b      	lsls	r3, r1, #6
 80075f4:	4651      	mov	r1, sl
 80075f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80075fa:	4651      	mov	r1, sl
 80075fc:	018a      	lsls	r2, r1, #6
 80075fe:	4651      	mov	r1, sl
 8007600:	ebb2 0801 	subs.w	r8, r2, r1
 8007604:	4659      	mov	r1, fp
 8007606:	eb63 0901 	sbc.w	r9, r3, r1
 800760a:	f04f 0200 	mov.w	r2, #0
 800760e:	f04f 0300 	mov.w	r3, #0
 8007612:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007616:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800761a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800761e:	4690      	mov	r8, r2
 8007620:	4699      	mov	r9, r3
 8007622:	4623      	mov	r3, r4
 8007624:	eb18 0303 	adds.w	r3, r8, r3
 8007628:	60bb      	str	r3, [r7, #8]
 800762a:	462b      	mov	r3, r5
 800762c:	eb49 0303 	adc.w	r3, r9, r3
 8007630:	60fb      	str	r3, [r7, #12]
 8007632:	f04f 0200 	mov.w	r2, #0
 8007636:	f04f 0300 	mov.w	r3, #0
 800763a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800763e:	4629      	mov	r1, r5
 8007640:	024b      	lsls	r3, r1, #9
 8007642:	4621      	mov	r1, r4
 8007644:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007648:	4621      	mov	r1, r4
 800764a:	024a      	lsls	r2, r1, #9
 800764c:	4610      	mov	r0, r2
 800764e:	4619      	mov	r1, r3
 8007650:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007652:	2200      	movs	r2, #0
 8007654:	62bb      	str	r3, [r7, #40]	; 0x28
 8007656:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007658:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800765c:	f7f9 fac6 	bl	8000bec <__aeabi_uldivmod>
 8007660:	4602      	mov	r2, r0
 8007662:	460b      	mov	r3, r1
 8007664:	4613      	mov	r3, r2
 8007666:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007668:	e058      	b.n	800771c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800766a:	4b38      	ldr	r3, [pc, #224]	; (800774c <HAL_RCC_GetSysClockFreq+0x200>)
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	099b      	lsrs	r3, r3, #6
 8007670:	2200      	movs	r2, #0
 8007672:	4618      	mov	r0, r3
 8007674:	4611      	mov	r1, r2
 8007676:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800767a:	623b      	str	r3, [r7, #32]
 800767c:	2300      	movs	r3, #0
 800767e:	627b      	str	r3, [r7, #36]	; 0x24
 8007680:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007684:	4642      	mov	r2, r8
 8007686:	464b      	mov	r3, r9
 8007688:	f04f 0000 	mov.w	r0, #0
 800768c:	f04f 0100 	mov.w	r1, #0
 8007690:	0159      	lsls	r1, r3, #5
 8007692:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007696:	0150      	lsls	r0, r2, #5
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4641      	mov	r1, r8
 800769e:	ebb2 0a01 	subs.w	sl, r2, r1
 80076a2:	4649      	mov	r1, r9
 80076a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80076a8:	f04f 0200 	mov.w	r2, #0
 80076ac:	f04f 0300 	mov.w	r3, #0
 80076b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80076b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80076b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80076bc:	ebb2 040a 	subs.w	r4, r2, sl
 80076c0:	eb63 050b 	sbc.w	r5, r3, fp
 80076c4:	f04f 0200 	mov.w	r2, #0
 80076c8:	f04f 0300 	mov.w	r3, #0
 80076cc:	00eb      	lsls	r3, r5, #3
 80076ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076d2:	00e2      	lsls	r2, r4, #3
 80076d4:	4614      	mov	r4, r2
 80076d6:	461d      	mov	r5, r3
 80076d8:	4643      	mov	r3, r8
 80076da:	18e3      	adds	r3, r4, r3
 80076dc:	603b      	str	r3, [r7, #0]
 80076de:	464b      	mov	r3, r9
 80076e0:	eb45 0303 	adc.w	r3, r5, r3
 80076e4:	607b      	str	r3, [r7, #4]
 80076e6:	f04f 0200 	mov.w	r2, #0
 80076ea:	f04f 0300 	mov.w	r3, #0
 80076ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80076f2:	4629      	mov	r1, r5
 80076f4:	028b      	lsls	r3, r1, #10
 80076f6:	4621      	mov	r1, r4
 80076f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80076fc:	4621      	mov	r1, r4
 80076fe:	028a      	lsls	r2, r1, #10
 8007700:	4610      	mov	r0, r2
 8007702:	4619      	mov	r1, r3
 8007704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007706:	2200      	movs	r2, #0
 8007708:	61bb      	str	r3, [r7, #24]
 800770a:	61fa      	str	r2, [r7, #28]
 800770c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007710:	f7f9 fa6c 	bl	8000bec <__aeabi_uldivmod>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	4613      	mov	r3, r2
 800771a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800771c:	4b0b      	ldr	r3, [pc, #44]	; (800774c <HAL_RCC_GetSysClockFreq+0x200>)
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	0c1b      	lsrs	r3, r3, #16
 8007722:	f003 0303 	and.w	r3, r3, #3
 8007726:	3301      	adds	r3, #1
 8007728:	005b      	lsls	r3, r3, #1
 800772a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800772c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800772e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007730:	fbb2 f3f3 	udiv	r3, r2, r3
 8007734:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007736:	e002      	b.n	800773e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007738:	4b05      	ldr	r3, [pc, #20]	; (8007750 <HAL_RCC_GetSysClockFreq+0x204>)
 800773a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800773c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800773e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007740:	4618      	mov	r0, r3
 8007742:	3750      	adds	r7, #80	; 0x50
 8007744:	46bd      	mov	sp, r7
 8007746:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800774a:	bf00      	nop
 800774c:	40023800 	.word	0x40023800
 8007750:	00f42400 	.word	0x00f42400
 8007754:	007a1200 	.word	0x007a1200

08007758 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007758:	b480      	push	{r7}
 800775a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800775c:	4b03      	ldr	r3, [pc, #12]	; (800776c <HAL_RCC_GetHCLKFreq+0x14>)
 800775e:	681b      	ldr	r3, [r3, #0]
}
 8007760:	4618      	mov	r0, r3
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	20000004 	.word	0x20000004

08007770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007774:	f7ff fff0 	bl	8007758 <HAL_RCC_GetHCLKFreq>
 8007778:	4602      	mov	r2, r0
 800777a:	4b05      	ldr	r3, [pc, #20]	; (8007790 <HAL_RCC_GetPCLK1Freq+0x20>)
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	0a9b      	lsrs	r3, r3, #10
 8007780:	f003 0307 	and.w	r3, r3, #7
 8007784:	4903      	ldr	r1, [pc, #12]	; (8007794 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007786:	5ccb      	ldrb	r3, [r1, r3]
 8007788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800778c:	4618      	mov	r0, r3
 800778e:	bd80      	pop	{r7, pc}
 8007790:	40023800 	.word	0x40023800
 8007794:	0800b598 	.word	0x0800b598

08007798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800779c:	f7ff ffdc 	bl	8007758 <HAL_RCC_GetHCLKFreq>
 80077a0:	4602      	mov	r2, r0
 80077a2:	4b05      	ldr	r3, [pc, #20]	; (80077b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	0b5b      	lsrs	r3, r3, #13
 80077a8:	f003 0307 	and.w	r3, r3, #7
 80077ac:	4903      	ldr	r1, [pc, #12]	; (80077bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80077ae:	5ccb      	ldrb	r3, [r1, r3]
 80077b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	40023800 	.word	0x40023800
 80077bc:	0800b598 	.word	0x0800b598

080077c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b088      	sub	sp, #32
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80077c8:	2300      	movs	r3, #0
 80077ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80077d0:	2300      	movs	r3, #0
 80077d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80077d8:	2300      	movs	r3, #0
 80077da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d012      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80077e8:	4b69      	ldr	r3, [pc, #420]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	4a68      	ldr	r2, [pc, #416]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ee:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80077f2:	6093      	str	r3, [r2, #8]
 80077f4:	4b66      	ldr	r3, [pc, #408]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077f6:	689a      	ldr	r2, [r3, #8]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077fc:	4964      	ldr	r1, [pc, #400]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077fe:	4313      	orrs	r3, r2
 8007800:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800780a:	2301      	movs	r3, #1
 800780c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d017      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800781a:	4b5d      	ldr	r3, [pc, #372]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800781c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007820:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007828:	4959      	ldr	r1, [pc, #356]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800782a:	4313      	orrs	r3, r2
 800782c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007834:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007838:	d101      	bne.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800783a:	2301      	movs	r3, #1
 800783c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007842:	2b00      	cmp	r3, #0
 8007844:	d101      	bne.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007846:	2301      	movs	r3, #1
 8007848:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007852:	2b00      	cmp	r3, #0
 8007854:	d017      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007856:	4b4e      	ldr	r3, [pc, #312]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007858:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800785c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007864:	494a      	ldr	r1, [pc, #296]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007866:	4313      	orrs	r3, r2
 8007868:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007870:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007874:	d101      	bne.n	800787a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007876:	2301      	movs	r3, #1
 8007878:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800787e:	2b00      	cmp	r3, #0
 8007880:	d101      	bne.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007882:	2301      	movs	r3, #1
 8007884:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007892:	2301      	movs	r3, #1
 8007894:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 0320 	and.w	r3, r3, #32
 800789e:	2b00      	cmp	r3, #0
 80078a0:	f000 808b 	beq.w	80079ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80078a4:	4b3a      	ldr	r3, [pc, #232]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a8:	4a39      	ldr	r2, [pc, #228]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078ae:	6413      	str	r3, [r2, #64]	; 0x40
 80078b0:	4b37      	ldr	r3, [pc, #220]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078b8:	60bb      	str	r3, [r7, #8]
 80078ba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80078bc:	4b35      	ldr	r3, [pc, #212]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a34      	ldr	r2, [pc, #208]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078c8:	f7fd fb84 	bl	8004fd4 <HAL_GetTick>
 80078cc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80078ce:	e008      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078d0:	f7fd fb80 	bl	8004fd4 <HAL_GetTick>
 80078d4:	4602      	mov	r2, r0
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	2b64      	cmp	r3, #100	; 0x64
 80078dc:	d901      	bls.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e357      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80078e2:	4b2c      	ldr	r3, [pc, #176]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0f0      	beq.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80078ee:	4b28      	ldr	r3, [pc, #160]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078f6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d035      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007906:	693a      	ldr	r2, [r7, #16]
 8007908:	429a      	cmp	r2, r3
 800790a:	d02e      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800790c:	4b20      	ldr	r3, [pc, #128]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800790e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007914:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007916:	4b1e      	ldr	r3, [pc, #120]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800791a:	4a1d      	ldr	r2, [pc, #116]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800791c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007920:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007922:	4b1b      	ldr	r3, [pc, #108]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007926:	4a1a      	ldr	r2, [pc, #104]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007928:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800792c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800792e:	4a18      	ldr	r2, [pc, #96]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007934:	4b16      	ldr	r3, [pc, #88]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007938:	f003 0301 	and.w	r3, r3, #1
 800793c:	2b01      	cmp	r3, #1
 800793e:	d114      	bne.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007940:	f7fd fb48 	bl	8004fd4 <HAL_GetTick>
 8007944:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007946:	e00a      	b.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007948:	f7fd fb44 	bl	8004fd4 <HAL_GetTick>
 800794c:	4602      	mov	r2, r0
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	1ad3      	subs	r3, r2, r3
 8007952:	f241 3288 	movw	r2, #5000	; 0x1388
 8007956:	4293      	cmp	r3, r2
 8007958:	d901      	bls.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800795a:	2303      	movs	r3, #3
 800795c:	e319      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800795e:	4b0c      	ldr	r3, [pc, #48]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007962:	f003 0302 	and.w	r3, r3, #2
 8007966:	2b00      	cmp	r3, #0
 8007968:	d0ee      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007972:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007976:	d111      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007978:	4b05      	ldr	r3, [pc, #20]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007984:	4b04      	ldr	r3, [pc, #16]	; (8007998 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007986:	400b      	ands	r3, r1
 8007988:	4901      	ldr	r1, [pc, #4]	; (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800798a:	4313      	orrs	r3, r2
 800798c:	608b      	str	r3, [r1, #8]
 800798e:	e00b      	b.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007990:	40023800 	.word	0x40023800
 8007994:	40007000 	.word	0x40007000
 8007998:	0ffffcff 	.word	0x0ffffcff
 800799c:	4baa      	ldr	r3, [pc, #680]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	4aa9      	ldr	r2, [pc, #676]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079a2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80079a6:	6093      	str	r3, [r2, #8]
 80079a8:	4ba7      	ldr	r3, [pc, #668]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079b4:	49a4      	ldr	r1, [pc, #656]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079b6:	4313      	orrs	r3, r2
 80079b8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f003 0310 	and.w	r3, r3, #16
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d010      	beq.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80079c6:	4ba0      	ldr	r3, [pc, #640]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079cc:	4a9e      	ldr	r2, [pc, #632]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80079d6:	4b9c      	ldr	r3, [pc, #624]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079d8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e0:	4999      	ldr	r1, [pc, #612]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079e2:	4313      	orrs	r3, r2
 80079e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00a      	beq.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079f4:	4b94      	ldr	r3, [pc, #592]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a02:	4991      	ldr	r1, [pc, #580]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a04:	4313      	orrs	r3, r2
 8007a06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00a      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a16:	4b8c      	ldr	r3, [pc, #560]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a24:	4988      	ldr	r1, [pc, #544]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a26:	4313      	orrs	r3, r2
 8007a28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d00a      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007a38:	4b83      	ldr	r3, [pc, #524]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a46:	4980      	ldr	r1, [pc, #512]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00a      	beq.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007a5a:	4b7b      	ldr	r3, [pc, #492]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a60:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a68:	4977      	ldr	r1, [pc, #476]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00a      	beq.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007a7c:	4b72      	ldr	r3, [pc, #456]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a82:	f023 0203 	bic.w	r2, r3, #3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a8a:	496f      	ldr	r1, [pc, #444]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00a      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007a9e:	4b6a      	ldr	r3, [pc, #424]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aa4:	f023 020c 	bic.w	r2, r3, #12
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aac:	4966      	ldr	r1, [pc, #408]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00a      	beq.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007ac0:	4b61      	ldr	r3, [pc, #388]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ac6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ace:	495e      	ldr	r1, [pc, #376]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00a      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ae2:	4b59      	ldr	r3, [pc, #356]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ae8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007af0:	4955      	ldr	r1, [pc, #340]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00a      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007b04:	4b50      	ldr	r3, [pc, #320]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b12:	494d      	ldr	r1, [pc, #308]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b14:	4313      	orrs	r3, r2
 8007b16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00a      	beq.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007b26:	4b48      	ldr	r3, [pc, #288]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b2c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b34:	4944      	ldr	r1, [pc, #272]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b36:	4313      	orrs	r3, r2
 8007b38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00a      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007b48:	4b3f      	ldr	r3, [pc, #252]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b4e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b56:	493c      	ldr	r1, [pc, #240]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00a      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007b6a:	4b37      	ldr	r3, [pc, #220]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b70:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b78:	4933      	ldr	r1, [pc, #204]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00a      	beq.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007b8c:	4b2e      	ldr	r3, [pc, #184]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b92:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b9a:	492b      	ldr	r1, [pc, #172]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d011      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007bae:	4b26      	ldr	r3, [pc, #152]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bb4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bbc:	4922      	ldr	r1, [pc, #136]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bc8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bcc:	d101      	bne.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0308 	and.w	r3, r3, #8
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d001      	beq.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007bde:	2301      	movs	r3, #1
 8007be0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00a      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007bee:	4b16      	ldr	r3, [pc, #88]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bf4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bfc:	4912      	ldr	r1, [pc, #72]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00b      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007c10:	4b0d      	ldr	r3, [pc, #52]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c16:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c20:	4909      	ldr	r1, [pc, #36]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c22:	4313      	orrs	r3, r2
 8007c24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d006      	beq.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f000 80d9 	beq.w	8007dee <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007c3c:	4b02      	ldr	r3, [pc, #8]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a01      	ldr	r2, [pc, #4]	; (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007c46:	e001      	b.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8007c48:	40023800 	.word	0x40023800
 8007c4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c4e:	f7fd f9c1 	bl	8004fd4 <HAL_GetTick>
 8007c52:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c54:	e008      	b.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007c56:	f7fd f9bd 	bl	8004fd4 <HAL_GetTick>
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	1ad3      	subs	r3, r2, r3
 8007c60:	2b64      	cmp	r3, #100	; 0x64
 8007c62:	d901      	bls.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c64:	2303      	movs	r3, #3
 8007c66:	e194      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c68:	4b6c      	ldr	r3, [pc, #432]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1f0      	bne.n	8007c56 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0301 	and.w	r3, r3, #1
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d021      	beq.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d11d      	bne.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007c88:	4b64      	ldr	r3, [pc, #400]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c8e:	0c1b      	lsrs	r3, r3, #16
 8007c90:	f003 0303 	and.w	r3, r3, #3
 8007c94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007c96:	4b61      	ldr	r3, [pc, #388]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c9c:	0e1b      	lsrs	r3, r3, #24
 8007c9e:	f003 030f 	and.w	r3, r3, #15
 8007ca2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	019a      	lsls	r2, r3, #6
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	041b      	lsls	r3, r3, #16
 8007cae:	431a      	orrs	r2, r3
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	061b      	lsls	r3, r3, #24
 8007cb4:	431a      	orrs	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	071b      	lsls	r3, r3, #28
 8007cbc:	4957      	ldr	r1, [pc, #348]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d004      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cd8:	d00a      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d02e      	beq.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007cee:	d129      	bne.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007cf0:	4b4a      	ldr	r3, [pc, #296]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cf6:	0c1b      	lsrs	r3, r3, #16
 8007cf8:	f003 0303 	and.w	r3, r3, #3
 8007cfc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007cfe:	4b47      	ldr	r3, [pc, #284]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d04:	0f1b      	lsrs	r3, r3, #28
 8007d06:	f003 0307 	and.w	r3, r3, #7
 8007d0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	019a      	lsls	r2, r3, #6
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	041b      	lsls	r3, r3, #16
 8007d16:	431a      	orrs	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	061b      	lsls	r3, r3, #24
 8007d1e:	431a      	orrs	r2, r3
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	071b      	lsls	r3, r3, #28
 8007d24:	493d      	ldr	r1, [pc, #244]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007d2c:	4b3b      	ldr	r3, [pc, #236]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d32:	f023 021f 	bic.w	r2, r3, #31
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	4937      	ldr	r1, [pc, #220]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d01d      	beq.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007d50:	4b32      	ldr	r3, [pc, #200]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d56:	0e1b      	lsrs	r3, r3, #24
 8007d58:	f003 030f 	and.w	r3, r3, #15
 8007d5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007d5e:	4b2f      	ldr	r3, [pc, #188]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d64:	0f1b      	lsrs	r3, r3, #28
 8007d66:	f003 0307 	and.w	r3, r3, #7
 8007d6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	019a      	lsls	r2, r3, #6
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	041b      	lsls	r3, r3, #16
 8007d78:	431a      	orrs	r2, r3
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	061b      	lsls	r3, r3, #24
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	071b      	lsls	r3, r3, #28
 8007d84:	4925      	ldr	r1, [pc, #148]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d86:	4313      	orrs	r3, r2
 8007d88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d011      	beq.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	019a      	lsls	r2, r3, #6
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	041b      	lsls	r3, r3, #16
 8007da4:	431a      	orrs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	061b      	lsls	r3, r3, #24
 8007dac:	431a      	orrs	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	071b      	lsls	r3, r3, #28
 8007db4:	4919      	ldr	r1, [pc, #100]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007db6:	4313      	orrs	r3, r2
 8007db8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007dbc:	4b17      	ldr	r3, [pc, #92]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a16      	ldr	r2, [pc, #88]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007dc2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007dc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dc8:	f7fd f904 	bl	8004fd4 <HAL_GetTick>
 8007dcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007dce:	e008      	b.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007dd0:	f7fd f900 	bl	8004fd4 <HAL_GetTick>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	1ad3      	subs	r3, r2, r3
 8007dda:	2b64      	cmp	r3, #100	; 0x64
 8007ddc:	d901      	bls.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007dde:	2303      	movs	r3, #3
 8007de0:	e0d7      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007de2:	4b0e      	ldr	r3, [pc, #56]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d0f0      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007dee:	69bb      	ldr	r3, [r7, #24]
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	f040 80cd 	bne.w	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007df6:	4b09      	ldr	r3, [pc, #36]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a08      	ldr	r2, [pc, #32]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007dfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e02:	f7fd f8e7 	bl	8004fd4 <HAL_GetTick>
 8007e06:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e08:	e00a      	b.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007e0a:	f7fd f8e3 	bl	8004fd4 <HAL_GetTick>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	1ad3      	subs	r3, r2, r3
 8007e14:	2b64      	cmp	r3, #100	; 0x64
 8007e16:	d903      	bls.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e18:	2303      	movs	r3, #3
 8007e1a:	e0ba      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007e1c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e20:	4b5e      	ldr	r3, [pc, #376]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e2c:	d0ed      	beq.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d003      	beq.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d009      	beq.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d02e      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d12a      	bne.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007e56:	4b51      	ldr	r3, [pc, #324]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e5c:	0c1b      	lsrs	r3, r3, #16
 8007e5e:	f003 0303 	and.w	r3, r3, #3
 8007e62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007e64:	4b4d      	ldr	r3, [pc, #308]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e6a:	0f1b      	lsrs	r3, r3, #28
 8007e6c:	f003 0307 	and.w	r3, r3, #7
 8007e70:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	019a      	lsls	r2, r3, #6
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	041b      	lsls	r3, r3, #16
 8007e7c:	431a      	orrs	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	699b      	ldr	r3, [r3, #24]
 8007e82:	061b      	lsls	r3, r3, #24
 8007e84:	431a      	orrs	r2, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	071b      	lsls	r3, r3, #28
 8007e8a:	4944      	ldr	r1, [pc, #272]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007e92:	4b42      	ldr	r3, [pc, #264]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e98:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	021b      	lsls	r3, r3, #8
 8007ea4:	493d      	ldr	r1, [pc, #244]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d022      	beq.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ebc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ec0:	d11d      	bne.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007ec2:	4b36      	ldr	r3, [pc, #216]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ec8:	0e1b      	lsrs	r3, r3, #24
 8007eca:	f003 030f 	and.w	r3, r3, #15
 8007ece:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007ed0:	4b32      	ldr	r3, [pc, #200]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ed6:	0f1b      	lsrs	r3, r3, #28
 8007ed8:	f003 0307 	and.w	r3, r3, #7
 8007edc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	695b      	ldr	r3, [r3, #20]
 8007ee2:	019a      	lsls	r2, r3, #6
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6a1b      	ldr	r3, [r3, #32]
 8007ee8:	041b      	lsls	r3, r3, #16
 8007eea:	431a      	orrs	r2, r3
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	061b      	lsls	r3, r3, #24
 8007ef0:	431a      	orrs	r2, r3
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	071b      	lsls	r3, r3, #28
 8007ef6:	4929      	ldr	r1, [pc, #164]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 0308 	and.w	r3, r3, #8
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d028      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007f0a:	4b24      	ldr	r3, [pc, #144]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f10:	0e1b      	lsrs	r3, r3, #24
 8007f12:	f003 030f 	and.w	r3, r3, #15
 8007f16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007f18:	4b20      	ldr	r3, [pc, #128]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f1e:	0c1b      	lsrs	r3, r3, #16
 8007f20:	f003 0303 	and.w	r3, r3, #3
 8007f24:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	019a      	lsls	r2, r3, #6
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	041b      	lsls	r3, r3, #16
 8007f30:	431a      	orrs	r2, r3
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	061b      	lsls	r3, r3, #24
 8007f36:	431a      	orrs	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	69db      	ldr	r3, [r3, #28]
 8007f3c:	071b      	lsls	r3, r3, #28
 8007f3e:	4917      	ldr	r1, [pc, #92]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f40:	4313      	orrs	r3, r2
 8007f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007f46:	4b15      	ldr	r3, [pc, #84]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f54:	4911      	ldr	r1, [pc, #68]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007f5c:	4b0f      	ldr	r3, [pc, #60]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a0e      	ldr	r2, [pc, #56]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f68:	f7fd f834 	bl	8004fd4 <HAL_GetTick>
 8007f6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007f6e:	e008      	b.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007f70:	f7fd f830 	bl	8004fd4 <HAL_GetTick>
 8007f74:	4602      	mov	r2, r0
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	1ad3      	subs	r3, r2, r3
 8007f7a:	2b64      	cmp	r3, #100	; 0x64
 8007f7c:	d901      	bls.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e007      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007f82:	4b06      	ldr	r3, [pc, #24]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f8e:	d1ef      	bne.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3720      	adds	r7, #32
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	40023800 	.word	0x40023800

08007fa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d101      	bne.n	8007fb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e049      	b.n	8008046 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d106      	bne.n	8007fcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f7fc fb4a 	bl	8004660 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2202      	movs	r2, #2
 8007fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	3304      	adds	r3, #4
 8007fdc:	4619      	mov	r1, r3
 8007fde:	4610      	mov	r0, r2
 8007fe0:	f000 fdac 	bl	8008b3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3708      	adds	r7, #8
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
	...

08008050 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008050:	b480      	push	{r7}
 8008052:	b085      	sub	sp, #20
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800805e:	b2db      	uxtb	r3, r3
 8008060:	2b01      	cmp	r3, #1
 8008062:	d001      	beq.n	8008068 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008064:	2301      	movs	r3, #1
 8008066:	e054      	b.n	8008112 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2202      	movs	r2, #2
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68da      	ldr	r2, [r3, #12]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f042 0201 	orr.w	r2, r2, #1
 800807e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a26      	ldr	r2, [pc, #152]	; (8008120 <HAL_TIM_Base_Start_IT+0xd0>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d022      	beq.n	80080d0 <HAL_TIM_Base_Start_IT+0x80>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008092:	d01d      	beq.n	80080d0 <HAL_TIM_Base_Start_IT+0x80>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a22      	ldr	r2, [pc, #136]	; (8008124 <HAL_TIM_Base_Start_IT+0xd4>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d018      	beq.n	80080d0 <HAL_TIM_Base_Start_IT+0x80>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a21      	ldr	r2, [pc, #132]	; (8008128 <HAL_TIM_Base_Start_IT+0xd8>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d013      	beq.n	80080d0 <HAL_TIM_Base_Start_IT+0x80>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a1f      	ldr	r2, [pc, #124]	; (800812c <HAL_TIM_Base_Start_IT+0xdc>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d00e      	beq.n	80080d0 <HAL_TIM_Base_Start_IT+0x80>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a1e      	ldr	r2, [pc, #120]	; (8008130 <HAL_TIM_Base_Start_IT+0xe0>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d009      	beq.n	80080d0 <HAL_TIM_Base_Start_IT+0x80>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a1c      	ldr	r2, [pc, #112]	; (8008134 <HAL_TIM_Base_Start_IT+0xe4>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d004      	beq.n	80080d0 <HAL_TIM_Base_Start_IT+0x80>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a1b      	ldr	r2, [pc, #108]	; (8008138 <HAL_TIM_Base_Start_IT+0xe8>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d115      	bne.n	80080fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	689a      	ldr	r2, [r3, #8]
 80080d6:	4b19      	ldr	r3, [pc, #100]	; (800813c <HAL_TIM_Base_Start_IT+0xec>)
 80080d8:	4013      	ands	r3, r2
 80080da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2b06      	cmp	r3, #6
 80080e0:	d015      	beq.n	800810e <HAL_TIM_Base_Start_IT+0xbe>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080e8:	d011      	beq.n	800810e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f042 0201 	orr.w	r2, r2, #1
 80080f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080fa:	e008      	b.n	800810e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f042 0201 	orr.w	r2, r2, #1
 800810a:	601a      	str	r2, [r3, #0]
 800810c:	e000      	b.n	8008110 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800810e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008110:	2300      	movs	r3, #0
}
 8008112:	4618      	mov	r0, r3
 8008114:	3714      	adds	r7, #20
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	40010000 	.word	0x40010000
 8008124:	40000400 	.word	0x40000400
 8008128:	40000800 	.word	0x40000800
 800812c:	40000c00 	.word	0x40000c00
 8008130:	40010400 	.word	0x40010400
 8008134:	40014000 	.word	0x40014000
 8008138:	40001800 	.word	0x40001800
 800813c:	00010007 	.word	0x00010007

08008140 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68da      	ldr	r2, [r3, #12]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f022 0201 	bic.w	r2, r2, #1
 8008156:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6a1a      	ldr	r2, [r3, #32]
 800815e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008162:	4013      	ands	r3, r2
 8008164:	2b00      	cmp	r3, #0
 8008166:	d10f      	bne.n	8008188 <HAL_TIM_Base_Stop_IT+0x48>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	6a1a      	ldr	r2, [r3, #32]
 800816e:	f240 4344 	movw	r3, #1092	; 0x444
 8008172:	4013      	ands	r3, r2
 8008174:	2b00      	cmp	r3, #0
 8008176:	d107      	bne.n	8008188 <HAL_TIM_Base_Stop_IT+0x48>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f022 0201 	bic.w	r2, r2, #1
 8008186:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2201      	movs	r2, #1
 800818c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	370c      	adds	r7, #12
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr

0800819e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	b082      	sub	sp, #8
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d101      	bne.n	80081b0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e049      	b.n	8008244 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d106      	bne.n	80081ca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 f841 	bl	800824c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2202      	movs	r2, #2
 80081ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	3304      	adds	r3, #4
 80081da:	4619      	mov	r1, r3
 80081dc:	4610      	mov	r0, r2
 80081de:	f000 fcad 	bl	8008b3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2201      	movs	r2, #1
 8008206:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	3708      	adds	r7, #8
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800826a:	2300      	movs	r3, #0
 800826c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d109      	bne.n	8008288 <HAL_TIM_PWM_Start_IT+0x28>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800827a:	b2db      	uxtb	r3, r3
 800827c:	2b01      	cmp	r3, #1
 800827e:	bf14      	ite	ne
 8008280:	2301      	movne	r3, #1
 8008282:	2300      	moveq	r3, #0
 8008284:	b2db      	uxtb	r3, r3
 8008286:	e03c      	b.n	8008302 <HAL_TIM_PWM_Start_IT+0xa2>
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	2b04      	cmp	r3, #4
 800828c:	d109      	bne.n	80082a2 <HAL_TIM_PWM_Start_IT+0x42>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008294:	b2db      	uxtb	r3, r3
 8008296:	2b01      	cmp	r3, #1
 8008298:	bf14      	ite	ne
 800829a:	2301      	movne	r3, #1
 800829c:	2300      	moveq	r3, #0
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	e02f      	b.n	8008302 <HAL_TIM_PWM_Start_IT+0xa2>
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	2b08      	cmp	r3, #8
 80082a6:	d109      	bne.n	80082bc <HAL_TIM_PWM_Start_IT+0x5c>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	bf14      	ite	ne
 80082b4:	2301      	movne	r3, #1
 80082b6:	2300      	moveq	r3, #0
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	e022      	b.n	8008302 <HAL_TIM_PWM_Start_IT+0xa2>
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	2b0c      	cmp	r3, #12
 80082c0:	d109      	bne.n	80082d6 <HAL_TIM_PWM_Start_IT+0x76>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	bf14      	ite	ne
 80082ce:	2301      	movne	r3, #1
 80082d0:	2300      	moveq	r3, #0
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	e015      	b.n	8008302 <HAL_TIM_PWM_Start_IT+0xa2>
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	2b10      	cmp	r3, #16
 80082da:	d109      	bne.n	80082f0 <HAL_TIM_PWM_Start_IT+0x90>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	bf14      	ite	ne
 80082e8:	2301      	movne	r3, #1
 80082ea:	2300      	moveq	r3, #0
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	e008      	b.n	8008302 <HAL_TIM_PWM_Start_IT+0xa2>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	bf14      	ite	ne
 80082fc:	2301      	movne	r3, #1
 80082fe:	2300      	moveq	r3, #0
 8008300:	b2db      	uxtb	r3, r3
 8008302:	2b00      	cmp	r3, #0
 8008304:	d001      	beq.n	800830a <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e0dd      	b.n	80084c6 <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d104      	bne.n	800831a <HAL_TIM_PWM_Start_IT+0xba>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2202      	movs	r2, #2
 8008314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008318:	e023      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x102>
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	2b04      	cmp	r3, #4
 800831e:	d104      	bne.n	800832a <HAL_TIM_PWM_Start_IT+0xca>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2202      	movs	r2, #2
 8008324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008328:	e01b      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x102>
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b08      	cmp	r3, #8
 800832e:	d104      	bne.n	800833a <HAL_TIM_PWM_Start_IT+0xda>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2202      	movs	r2, #2
 8008334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008338:	e013      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x102>
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	2b0c      	cmp	r3, #12
 800833e:	d104      	bne.n	800834a <HAL_TIM_PWM_Start_IT+0xea>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2202      	movs	r2, #2
 8008344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008348:	e00b      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x102>
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	2b10      	cmp	r3, #16
 800834e:	d104      	bne.n	800835a <HAL_TIM_PWM_Start_IT+0xfa>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2202      	movs	r2, #2
 8008354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008358:	e003      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x102>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2202      	movs	r2, #2
 800835e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	2b0c      	cmp	r3, #12
 8008366:	d841      	bhi.n	80083ec <HAL_TIM_PWM_Start_IT+0x18c>
 8008368:	a201      	add	r2, pc, #4	; (adr r2, 8008370 <HAL_TIM_PWM_Start_IT+0x110>)
 800836a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800836e:	bf00      	nop
 8008370:	080083a5 	.word	0x080083a5
 8008374:	080083ed 	.word	0x080083ed
 8008378:	080083ed 	.word	0x080083ed
 800837c:	080083ed 	.word	0x080083ed
 8008380:	080083b7 	.word	0x080083b7
 8008384:	080083ed 	.word	0x080083ed
 8008388:	080083ed 	.word	0x080083ed
 800838c:	080083ed 	.word	0x080083ed
 8008390:	080083c9 	.word	0x080083c9
 8008394:	080083ed 	.word	0x080083ed
 8008398:	080083ed 	.word	0x080083ed
 800839c:	080083ed 	.word	0x080083ed
 80083a0:	080083db 	.word	0x080083db
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68da      	ldr	r2, [r3, #12]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f042 0202 	orr.w	r2, r2, #2
 80083b2:	60da      	str	r2, [r3, #12]
      break;
 80083b4:	e01d      	b.n	80083f2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	68da      	ldr	r2, [r3, #12]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f042 0204 	orr.w	r2, r2, #4
 80083c4:	60da      	str	r2, [r3, #12]
      break;
 80083c6:	e014      	b.n	80083f2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68da      	ldr	r2, [r3, #12]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f042 0208 	orr.w	r2, r2, #8
 80083d6:	60da      	str	r2, [r3, #12]
      break;
 80083d8:	e00b      	b.n	80083f2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	68da      	ldr	r2, [r3, #12]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f042 0210 	orr.w	r2, r2, #16
 80083e8:	60da      	str	r2, [r3, #12]
      break;
 80083ea:	e002      	b.n	80083f2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	73fb      	strb	r3, [r7, #15]
      break;
 80083f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80083f2:	7bfb      	ldrb	r3, [r7, #15]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d165      	bne.n	80084c4 <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2201      	movs	r2, #1
 80083fe:	6839      	ldr	r1, [r7, #0]
 8008400:	4618      	mov	r0, r3
 8008402:	f000 ff33 	bl	800926c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a31      	ldr	r2, [pc, #196]	; (80084d0 <HAL_TIM_PWM_Start_IT+0x270>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d004      	beq.n	800841a <HAL_TIM_PWM_Start_IT+0x1ba>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a2f      	ldr	r2, [pc, #188]	; (80084d4 <HAL_TIM_PWM_Start_IT+0x274>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d101      	bne.n	800841e <HAL_TIM_PWM_Start_IT+0x1be>
 800841a:	2301      	movs	r3, #1
 800841c:	e000      	b.n	8008420 <HAL_TIM_PWM_Start_IT+0x1c0>
 800841e:	2300      	movs	r3, #0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d007      	beq.n	8008434 <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008432:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a25      	ldr	r2, [pc, #148]	; (80084d0 <HAL_TIM_PWM_Start_IT+0x270>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d022      	beq.n	8008484 <HAL_TIM_PWM_Start_IT+0x224>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008446:	d01d      	beq.n	8008484 <HAL_TIM_PWM_Start_IT+0x224>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a22      	ldr	r2, [pc, #136]	; (80084d8 <HAL_TIM_PWM_Start_IT+0x278>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d018      	beq.n	8008484 <HAL_TIM_PWM_Start_IT+0x224>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a21      	ldr	r2, [pc, #132]	; (80084dc <HAL_TIM_PWM_Start_IT+0x27c>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d013      	beq.n	8008484 <HAL_TIM_PWM_Start_IT+0x224>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a1f      	ldr	r2, [pc, #124]	; (80084e0 <HAL_TIM_PWM_Start_IT+0x280>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d00e      	beq.n	8008484 <HAL_TIM_PWM_Start_IT+0x224>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a1a      	ldr	r2, [pc, #104]	; (80084d4 <HAL_TIM_PWM_Start_IT+0x274>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d009      	beq.n	8008484 <HAL_TIM_PWM_Start_IT+0x224>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a1b      	ldr	r2, [pc, #108]	; (80084e4 <HAL_TIM_PWM_Start_IT+0x284>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d004      	beq.n	8008484 <HAL_TIM_PWM_Start_IT+0x224>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a1a      	ldr	r2, [pc, #104]	; (80084e8 <HAL_TIM_PWM_Start_IT+0x288>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d115      	bne.n	80084b0 <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	689a      	ldr	r2, [r3, #8]
 800848a:	4b18      	ldr	r3, [pc, #96]	; (80084ec <HAL_TIM_PWM_Start_IT+0x28c>)
 800848c:	4013      	ands	r3, r2
 800848e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	2b06      	cmp	r3, #6
 8008494:	d015      	beq.n	80084c2 <HAL_TIM_PWM_Start_IT+0x262>
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800849c:	d011      	beq.n	80084c2 <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f042 0201 	orr.w	r2, r2, #1
 80084ac:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084ae:	e008      	b.n	80084c2 <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681a      	ldr	r2, [r3, #0]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f042 0201 	orr.w	r2, r2, #1
 80084be:	601a      	str	r2, [r3, #0]
 80084c0:	e000      	b.n	80084c4 <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084c2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80084c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3710      	adds	r7, #16
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	40010000 	.word	0x40010000
 80084d4:	40010400 	.word	0x40010400
 80084d8:	40000400 	.word	0x40000400
 80084dc:	40000800 	.word	0x40000800
 80084e0:	40000c00 	.word	0x40000c00
 80084e4:	40014000 	.word	0x40014000
 80084e8:	40001800 	.word	0x40001800
 80084ec:	00010007 	.word	0x00010007

080084f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	f003 0302 	and.w	r3, r3, #2
 8008502:	2b02      	cmp	r3, #2
 8008504:	d122      	bne.n	800854c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68db      	ldr	r3, [r3, #12]
 800850c:	f003 0302 	and.w	r3, r3, #2
 8008510:	2b02      	cmp	r3, #2
 8008512:	d11b      	bne.n	800854c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f06f 0202 	mvn.w	r2, #2
 800851c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2201      	movs	r2, #1
 8008522:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	699b      	ldr	r3, [r3, #24]
 800852a:	f003 0303 	and.w	r3, r3, #3
 800852e:	2b00      	cmp	r3, #0
 8008530:	d003      	beq.n	800853a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fae4 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 8008538:	e005      	b.n	8008546 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 fad6 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 fae7 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	f003 0304 	and.w	r3, r3, #4
 8008556:	2b04      	cmp	r3, #4
 8008558:	d122      	bne.n	80085a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	f003 0304 	and.w	r3, r3, #4
 8008564:	2b04      	cmp	r3, #4
 8008566:	d11b      	bne.n	80085a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f06f 0204 	mvn.w	r2, #4
 8008570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2202      	movs	r2, #2
 8008576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008582:	2b00      	cmp	r3, #0
 8008584:	d003      	beq.n	800858e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 faba 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 800858c:	e005      	b.n	800859a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 faac 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 fabd 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	f003 0308 	and.w	r3, r3, #8
 80085aa:	2b08      	cmp	r3, #8
 80085ac:	d122      	bne.n	80085f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	f003 0308 	and.w	r3, r3, #8
 80085b8:	2b08      	cmp	r3, #8
 80085ba:	d11b      	bne.n	80085f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f06f 0208 	mvn.w	r2, #8
 80085c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2204      	movs	r2, #4
 80085ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	69db      	ldr	r3, [r3, #28]
 80085d2:	f003 0303 	and.w	r3, r3, #3
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d003      	beq.n	80085e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 fa90 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 80085e0:	e005      	b.n	80085ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 fa82 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fa93 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	f003 0310 	and.w	r3, r3, #16
 80085fe:	2b10      	cmp	r3, #16
 8008600:	d122      	bne.n	8008648 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	f003 0310 	and.w	r3, r3, #16
 800860c:	2b10      	cmp	r3, #16
 800860e:	d11b      	bne.n	8008648 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f06f 0210 	mvn.w	r2, #16
 8008618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2208      	movs	r2, #8
 800861e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800862a:	2b00      	cmp	r3, #0
 800862c:	d003      	beq.n	8008636 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fa66 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 8008634:	e005      	b.n	8008642 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 fa58 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fa69 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	f003 0301 	and.w	r3, r3, #1
 8008652:	2b01      	cmp	r3, #1
 8008654:	d10e      	bne.n	8008674 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	f003 0301 	and.w	r3, r3, #1
 8008660:	2b01      	cmp	r3, #1
 8008662:	d107      	bne.n	8008674 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f06f 0201 	mvn.w	r2, #1
 800866c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7f9 f9f8 	bl	8001a64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800867e:	2b80      	cmp	r3, #128	; 0x80
 8008680:	d10e      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800868c:	2b80      	cmp	r3, #128	; 0x80
 800868e:	d107      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 fea4 	bl	80093e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086ae:	d10e      	bne.n	80086ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ba:	2b80      	cmp	r3, #128	; 0x80
 80086bc:	d107      	bne.n	80086ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80086c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 fe97 	bl	80093fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	691b      	ldr	r3, [r3, #16]
 80086d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d8:	2b40      	cmp	r3, #64	; 0x40
 80086da:	d10e      	bne.n	80086fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	68db      	ldr	r3, [r3, #12]
 80086e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086e6:	2b40      	cmp	r3, #64	; 0x40
 80086e8:	d107      	bne.n	80086fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 fa17 	bl	8008b28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	691b      	ldr	r3, [r3, #16]
 8008700:	f003 0320 	and.w	r3, r3, #32
 8008704:	2b20      	cmp	r3, #32
 8008706:	d10e      	bne.n	8008726 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	f003 0320 	and.w	r3, r3, #32
 8008712:	2b20      	cmp	r3, #32
 8008714:	d107      	bne.n	8008726 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f06f 0220 	mvn.w	r2, #32
 800871e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 fe57 	bl	80093d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008726:	bf00      	nop
 8008728:	3708      	adds	r7, #8
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
	...

08008730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800873c:	2300      	movs	r3, #0
 800873e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008746:	2b01      	cmp	r3, #1
 8008748:	d101      	bne.n	800874e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800874a:	2302      	movs	r3, #2
 800874c:	e0ff      	b.n	800894e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2b14      	cmp	r3, #20
 800875a:	f200 80f0 	bhi.w	800893e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800875e:	a201      	add	r2, pc, #4	; (adr r2, 8008764 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008764:	080087b9 	.word	0x080087b9
 8008768:	0800893f 	.word	0x0800893f
 800876c:	0800893f 	.word	0x0800893f
 8008770:	0800893f 	.word	0x0800893f
 8008774:	080087f9 	.word	0x080087f9
 8008778:	0800893f 	.word	0x0800893f
 800877c:	0800893f 	.word	0x0800893f
 8008780:	0800893f 	.word	0x0800893f
 8008784:	0800883b 	.word	0x0800883b
 8008788:	0800893f 	.word	0x0800893f
 800878c:	0800893f 	.word	0x0800893f
 8008790:	0800893f 	.word	0x0800893f
 8008794:	0800887b 	.word	0x0800887b
 8008798:	0800893f 	.word	0x0800893f
 800879c:	0800893f 	.word	0x0800893f
 80087a0:	0800893f 	.word	0x0800893f
 80087a4:	080088bd 	.word	0x080088bd
 80087a8:	0800893f 	.word	0x0800893f
 80087ac:	0800893f 	.word	0x0800893f
 80087b0:	0800893f 	.word	0x0800893f
 80087b4:	080088fd 	.word	0x080088fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68b9      	ldr	r1, [r7, #8]
 80087be:	4618      	mov	r0, r3
 80087c0:	f000 fa5c 	bl	8008c7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	699a      	ldr	r2, [r3, #24]
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f042 0208 	orr.w	r2, r2, #8
 80087d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	699a      	ldr	r2, [r3, #24]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f022 0204 	bic.w	r2, r2, #4
 80087e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	6999      	ldr	r1, [r3, #24]
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	691a      	ldr	r2, [r3, #16]
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	430a      	orrs	r2, r1
 80087f4:	619a      	str	r2, [r3, #24]
      break;
 80087f6:	e0a5      	b.n	8008944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68b9      	ldr	r1, [r7, #8]
 80087fe:	4618      	mov	r0, r3
 8008800:	f000 faae 	bl	8008d60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	699a      	ldr	r2, [r3, #24]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008812:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	699a      	ldr	r2, [r3, #24]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	6999      	ldr	r1, [r3, #24]
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	691b      	ldr	r3, [r3, #16]
 800882e:	021a      	lsls	r2, r3, #8
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	430a      	orrs	r2, r1
 8008836:	619a      	str	r2, [r3, #24]
      break;
 8008838:	e084      	b.n	8008944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68b9      	ldr	r1, [r7, #8]
 8008840:	4618      	mov	r0, r3
 8008842:	f000 fb05 	bl	8008e50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	69da      	ldr	r2, [r3, #28]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f042 0208 	orr.w	r2, r2, #8
 8008854:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	69da      	ldr	r2, [r3, #28]
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f022 0204 	bic.w	r2, r2, #4
 8008864:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	69d9      	ldr	r1, [r3, #28]
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	691a      	ldr	r2, [r3, #16]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	430a      	orrs	r2, r1
 8008876:	61da      	str	r2, [r3, #28]
      break;
 8008878:	e064      	b.n	8008944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68b9      	ldr	r1, [r7, #8]
 8008880:	4618      	mov	r0, r3
 8008882:	f000 fb5b 	bl	8008f3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	69da      	ldr	r2, [r3, #28]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008894:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	69da      	ldr	r2, [r3, #28]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	69d9      	ldr	r1, [r3, #28]
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	021a      	lsls	r2, r3, #8
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	430a      	orrs	r2, r1
 80088b8:	61da      	str	r2, [r3, #28]
      break;
 80088ba:	e043      	b.n	8008944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68b9      	ldr	r1, [r7, #8]
 80088c2:	4618      	mov	r0, r3
 80088c4:	f000 fb92 	bl	8008fec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f042 0208 	orr.w	r2, r2, #8
 80088d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f022 0204 	bic.w	r2, r2, #4
 80088e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	691a      	ldr	r2, [r3, #16]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	430a      	orrs	r2, r1
 80088f8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80088fa:	e023      	b.n	8008944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68b9      	ldr	r1, [r7, #8]
 8008902:	4618      	mov	r0, r3
 8008904:	f000 fbc4 	bl	8009090 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008916:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008926:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	021a      	lsls	r2, r3, #8
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	430a      	orrs	r2, r1
 800893a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800893c:	e002      	b.n	8008944 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800893e:	2301      	movs	r3, #1
 8008940:	75fb      	strb	r3, [r7, #23]
      break;
 8008942:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2200      	movs	r2, #0
 8008948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800894c:	7dfb      	ldrb	r3, [r7, #23]
}
 800894e:	4618      	mov	r0, r3
 8008950:	3718      	adds	r7, #24
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop

08008958 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008962:	2300      	movs	r3, #0
 8008964:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800896c:	2b01      	cmp	r3, #1
 800896e:	d101      	bne.n	8008974 <HAL_TIM_ConfigClockSource+0x1c>
 8008970:	2302      	movs	r3, #2
 8008972:	e0b4      	b.n	8008ade <HAL_TIM_ConfigClockSource+0x186>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2202      	movs	r2, #2
 8008980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	4b56      	ldr	r3, [pc, #344]	; (8008ae8 <HAL_TIM_ConfigClockSource+0x190>)
 8008990:	4013      	ands	r3, r2
 8008992:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800899a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68ba      	ldr	r2, [r7, #8]
 80089a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089ac:	d03e      	beq.n	8008a2c <HAL_TIM_ConfigClockSource+0xd4>
 80089ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089b2:	f200 8087 	bhi.w	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089ba:	f000 8086 	beq.w	8008aca <HAL_TIM_ConfigClockSource+0x172>
 80089be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089c2:	d87f      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089c4:	2b70      	cmp	r3, #112	; 0x70
 80089c6:	d01a      	beq.n	80089fe <HAL_TIM_ConfigClockSource+0xa6>
 80089c8:	2b70      	cmp	r3, #112	; 0x70
 80089ca:	d87b      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089cc:	2b60      	cmp	r3, #96	; 0x60
 80089ce:	d050      	beq.n	8008a72 <HAL_TIM_ConfigClockSource+0x11a>
 80089d0:	2b60      	cmp	r3, #96	; 0x60
 80089d2:	d877      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089d4:	2b50      	cmp	r3, #80	; 0x50
 80089d6:	d03c      	beq.n	8008a52 <HAL_TIM_ConfigClockSource+0xfa>
 80089d8:	2b50      	cmp	r3, #80	; 0x50
 80089da:	d873      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089dc:	2b40      	cmp	r3, #64	; 0x40
 80089de:	d058      	beq.n	8008a92 <HAL_TIM_ConfigClockSource+0x13a>
 80089e0:	2b40      	cmp	r3, #64	; 0x40
 80089e2:	d86f      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089e4:	2b30      	cmp	r3, #48	; 0x30
 80089e6:	d064      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x15a>
 80089e8:	2b30      	cmp	r3, #48	; 0x30
 80089ea:	d86b      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089ec:	2b20      	cmp	r3, #32
 80089ee:	d060      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x15a>
 80089f0:	2b20      	cmp	r3, #32
 80089f2:	d867      	bhi.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d05c      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x15a>
 80089f8:	2b10      	cmp	r3, #16
 80089fa:	d05a      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x15a>
 80089fc:	e062      	b.n	8008ac4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6818      	ldr	r0, [r3, #0]
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	6899      	ldr	r1, [r3, #8]
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	685a      	ldr	r2, [r3, #4]
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	f000 fc0d 	bl	800922c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	68ba      	ldr	r2, [r7, #8]
 8008a28:	609a      	str	r2, [r3, #8]
      break;
 8008a2a:	e04f      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6818      	ldr	r0, [r3, #0]
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	6899      	ldr	r1, [r3, #8]
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	685a      	ldr	r2, [r3, #4]
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	f000 fbf6 	bl	800922c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689a      	ldr	r2, [r3, #8]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a4e:	609a      	str	r2, [r3, #8]
      break;
 8008a50:	e03c      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6818      	ldr	r0, [r3, #0]
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	6859      	ldr	r1, [r3, #4]
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	461a      	mov	r2, r3
 8008a60:	f000 fb6a 	bl	8009138 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	2150      	movs	r1, #80	; 0x50
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f000 fbc3 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008a70:	e02c      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6818      	ldr	r0, [r3, #0]
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	6859      	ldr	r1, [r3, #4]
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	68db      	ldr	r3, [r3, #12]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	f000 fb89 	bl	8009196 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2160      	movs	r1, #96	; 0x60
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f000 fbb3 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008a90:	e01c      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6818      	ldr	r0, [r3, #0]
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	6859      	ldr	r1, [r3, #4]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	f000 fb4a 	bl	8009138 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2140      	movs	r1, #64	; 0x40
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f000 fba3 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008ab0:	e00c      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4619      	mov	r1, r3
 8008abc:	4610      	mov	r0, r2
 8008abe:	f000 fb9a 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008ac2:	e003      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8008ac8:	e000      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008aca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	fffeff88 	.word	0xfffeff88

08008aec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b30:	bf00      	nop
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b085      	sub	sp, #20
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	4a40      	ldr	r2, [pc, #256]	; (8008c50 <TIM_Base_SetConfig+0x114>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d013      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b5a:	d00f      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4a3d      	ldr	r2, [pc, #244]	; (8008c54 <TIM_Base_SetConfig+0x118>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d00b      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a3c      	ldr	r2, [pc, #240]	; (8008c58 <TIM_Base_SetConfig+0x11c>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d007      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a3b      	ldr	r2, [pc, #236]	; (8008c5c <TIM_Base_SetConfig+0x120>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d003      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a3a      	ldr	r2, [pc, #232]	; (8008c60 <TIM_Base_SetConfig+0x124>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d108      	bne.n	8008b8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a2f      	ldr	r2, [pc, #188]	; (8008c50 <TIM_Base_SetConfig+0x114>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d02b      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b9c:	d027      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a2c      	ldr	r2, [pc, #176]	; (8008c54 <TIM_Base_SetConfig+0x118>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d023      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a2b      	ldr	r2, [pc, #172]	; (8008c58 <TIM_Base_SetConfig+0x11c>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d01f      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a2a      	ldr	r2, [pc, #168]	; (8008c5c <TIM_Base_SetConfig+0x120>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d01b      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a29      	ldr	r2, [pc, #164]	; (8008c60 <TIM_Base_SetConfig+0x124>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d017      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a28      	ldr	r2, [pc, #160]	; (8008c64 <TIM_Base_SetConfig+0x128>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d013      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a27      	ldr	r2, [pc, #156]	; (8008c68 <TIM_Base_SetConfig+0x12c>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d00f      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a26      	ldr	r2, [pc, #152]	; (8008c6c <TIM_Base_SetConfig+0x130>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d00b      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a25      	ldr	r2, [pc, #148]	; (8008c70 <TIM_Base_SetConfig+0x134>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d007      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	4a24      	ldr	r2, [pc, #144]	; (8008c74 <TIM_Base_SetConfig+0x138>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d003      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4a23      	ldr	r2, [pc, #140]	; (8008c78 <TIM_Base_SetConfig+0x13c>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d108      	bne.n	8008c00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	695b      	ldr	r3, [r3, #20]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	689a      	ldr	r2, [r3, #8]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a0a      	ldr	r2, [pc, #40]	; (8008c50 <TIM_Base_SetConfig+0x114>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d003      	beq.n	8008c34 <TIM_Base_SetConfig+0xf8>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a0c      	ldr	r2, [pc, #48]	; (8008c60 <TIM_Base_SetConfig+0x124>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d103      	bne.n	8008c3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	691a      	ldr	r2, [r3, #16]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	615a      	str	r2, [r3, #20]
}
 8008c42:	bf00      	nop
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	40010000 	.word	0x40010000
 8008c54:	40000400 	.word	0x40000400
 8008c58:	40000800 	.word	0x40000800
 8008c5c:	40000c00 	.word	0x40000c00
 8008c60:	40010400 	.word	0x40010400
 8008c64:	40014000 	.word	0x40014000
 8008c68:	40014400 	.word	0x40014400
 8008c6c:	40014800 	.word	0x40014800
 8008c70:	40001800 	.word	0x40001800
 8008c74:	40001c00 	.word	0x40001c00
 8008c78:	40002000 	.word	0x40002000

08008c7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b087      	sub	sp, #28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	f023 0201 	bic.w	r2, r3, #1
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a1b      	ldr	r3, [r3, #32]
 8008c96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	699b      	ldr	r3, [r3, #24]
 8008ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	4b2b      	ldr	r3, [pc, #172]	; (8008d54 <TIM_OC1_SetConfig+0xd8>)
 8008ca8:	4013      	ands	r3, r2
 8008caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f023 0303 	bic.w	r3, r3, #3
 8008cb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68fa      	ldr	r2, [r7, #12]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	f023 0302 	bic.w	r3, r3, #2
 8008cc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	697a      	ldr	r2, [r7, #20]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a21      	ldr	r2, [pc, #132]	; (8008d58 <TIM_OC1_SetConfig+0xdc>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d003      	beq.n	8008ce0 <TIM_OC1_SetConfig+0x64>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a20      	ldr	r2, [pc, #128]	; (8008d5c <TIM_OC1_SetConfig+0xe0>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d10c      	bne.n	8008cfa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	f023 0308 	bic.w	r3, r3, #8
 8008ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	697a      	ldr	r2, [r7, #20]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	f023 0304 	bic.w	r3, r3, #4
 8008cf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a16      	ldr	r2, [pc, #88]	; (8008d58 <TIM_OC1_SetConfig+0xdc>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d003      	beq.n	8008d0a <TIM_OC1_SetConfig+0x8e>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a15      	ldr	r2, [pc, #84]	; (8008d5c <TIM_OC1_SetConfig+0xe0>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d111      	bne.n	8008d2e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	695b      	ldr	r3, [r3, #20]
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	699b      	ldr	r3, [r3, #24]
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	693a      	ldr	r2, [r7, #16]
 8008d32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	697a      	ldr	r2, [r7, #20]
 8008d46:	621a      	str	r2, [r3, #32]
}
 8008d48:	bf00      	nop
 8008d4a:	371c      	adds	r7, #28
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr
 8008d54:	fffeff8f 	.word	0xfffeff8f
 8008d58:	40010000 	.word	0x40010000
 8008d5c:	40010400 	.word	0x40010400

08008d60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b087      	sub	sp, #28
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
 8008d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a1b      	ldr	r3, [r3, #32]
 8008d6e:	f023 0210 	bic.w	r2, r3, #16
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a1b      	ldr	r3, [r3, #32]
 8008d7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	699b      	ldr	r3, [r3, #24]
 8008d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	4b2e      	ldr	r3, [pc, #184]	; (8008e44 <TIM_OC2_SetConfig+0xe4>)
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	021b      	lsls	r3, r3, #8
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	f023 0320 	bic.w	r3, r3, #32
 8008daa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	011b      	lsls	r3, r3, #4
 8008db2:	697a      	ldr	r2, [r7, #20]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a23      	ldr	r2, [pc, #140]	; (8008e48 <TIM_OC2_SetConfig+0xe8>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d003      	beq.n	8008dc8 <TIM_OC2_SetConfig+0x68>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	4a22      	ldr	r2, [pc, #136]	; (8008e4c <TIM_OC2_SetConfig+0xec>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d10d      	bne.n	8008de4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	68db      	ldr	r3, [r3, #12]
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008de2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a18      	ldr	r2, [pc, #96]	; (8008e48 <TIM_OC2_SetConfig+0xe8>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d003      	beq.n	8008df4 <TIM_OC2_SetConfig+0x94>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a17      	ldr	r2, [pc, #92]	; (8008e4c <TIM_OC2_SetConfig+0xec>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d113      	bne.n	8008e1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008dfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	695b      	ldr	r3, [r3, #20]
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	693a      	ldr	r2, [r7, #16]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	699b      	ldr	r3, [r3, #24]
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	693a      	ldr	r2, [r7, #16]
 8008e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	685a      	ldr	r2, [r3, #4]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	697a      	ldr	r2, [r7, #20]
 8008e34:	621a      	str	r2, [r3, #32]
}
 8008e36:	bf00      	nop
 8008e38:	371c      	adds	r7, #28
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	feff8fff 	.word	0xfeff8fff
 8008e48:	40010000 	.word	0x40010000
 8008e4c:	40010400 	.word	0x40010400

08008e50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b087      	sub	sp, #28
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6a1b      	ldr	r3, [r3, #32]
 8008e5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a1b      	ldr	r3, [r3, #32]
 8008e6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	4b2d      	ldr	r3, [pc, #180]	; (8008f30 <TIM_OC3_SetConfig+0xe0>)
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f023 0303 	bic.w	r3, r3, #3
 8008e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	021b      	lsls	r3, r3, #8
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a22      	ldr	r2, [pc, #136]	; (8008f34 <TIM_OC3_SetConfig+0xe4>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d003      	beq.n	8008eb6 <TIM_OC3_SetConfig+0x66>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a21      	ldr	r2, [pc, #132]	; (8008f38 <TIM_OC3_SetConfig+0xe8>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d10d      	bne.n	8008ed2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	021b      	lsls	r3, r3, #8
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ed0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a17      	ldr	r2, [pc, #92]	; (8008f34 <TIM_OC3_SetConfig+0xe4>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d003      	beq.n	8008ee2 <TIM_OC3_SetConfig+0x92>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a16      	ldr	r2, [pc, #88]	; (8008f38 <TIM_OC3_SetConfig+0xe8>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d113      	bne.n	8008f0a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ee8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	011b      	lsls	r3, r3, #4
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	4313      	orrs	r3, r2
 8008efc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	693a      	ldr	r2, [r7, #16]
 8008f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	685a      	ldr	r2, [r3, #4]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	697a      	ldr	r2, [r7, #20]
 8008f22:	621a      	str	r2, [r3, #32]
}
 8008f24:	bf00      	nop
 8008f26:	371c      	adds	r7, #28
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	fffeff8f 	.word	0xfffeff8f
 8008f34:	40010000 	.word	0x40010000
 8008f38:	40010400 	.word	0x40010400

08008f3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b087      	sub	sp, #28
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6a1b      	ldr	r3, [r3, #32]
 8008f4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6a1b      	ldr	r3, [r3, #32]
 8008f56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f64:	68fa      	ldr	r2, [r7, #12]
 8008f66:	4b1e      	ldr	r3, [pc, #120]	; (8008fe0 <TIM_OC4_SetConfig+0xa4>)
 8008f68:	4013      	ands	r3, r2
 8008f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	021b      	lsls	r3, r3, #8
 8008f7a:	68fa      	ldr	r2, [r7, #12]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	031b      	lsls	r3, r3, #12
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a13      	ldr	r2, [pc, #76]	; (8008fe4 <TIM_OC4_SetConfig+0xa8>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d003      	beq.n	8008fa4 <TIM_OC4_SetConfig+0x68>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a12      	ldr	r2, [pc, #72]	; (8008fe8 <TIM_OC4_SetConfig+0xac>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d109      	bne.n	8008fb8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008faa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	695b      	ldr	r3, [r3, #20]
 8008fb0:	019b      	lsls	r3, r3, #6
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685a      	ldr	r2, [r3, #4]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	693a      	ldr	r2, [r7, #16]
 8008fd0:	621a      	str	r2, [r3, #32]
}
 8008fd2:	bf00      	nop
 8008fd4:	371c      	adds	r7, #28
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	feff8fff 	.word	0xfeff8fff
 8008fe4:	40010000 	.word	0x40010000
 8008fe8:	40010400 	.word	0x40010400

08008fec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a1b      	ldr	r3, [r3, #32]
 8008ffa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009014:	68fa      	ldr	r2, [r7, #12]
 8009016:	4b1b      	ldr	r3, [pc, #108]	; (8009084 <TIM_OC5_SetConfig+0x98>)
 8009018:	4013      	ands	r3, r2
 800901a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	68fa      	ldr	r2, [r7, #12]
 8009022:	4313      	orrs	r3, r2
 8009024:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800902c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	041b      	lsls	r3, r3, #16
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	4313      	orrs	r3, r2
 8009038:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	4a12      	ldr	r2, [pc, #72]	; (8009088 <TIM_OC5_SetConfig+0x9c>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d003      	beq.n	800904a <TIM_OC5_SetConfig+0x5e>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	4a11      	ldr	r2, [pc, #68]	; (800908c <TIM_OC5_SetConfig+0xa0>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d109      	bne.n	800905e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009050:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	021b      	lsls	r3, r3, #8
 8009058:	697a      	ldr	r2, [r7, #20]
 800905a:	4313      	orrs	r3, r2
 800905c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	697a      	ldr	r2, [r7, #20]
 8009062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685a      	ldr	r2, [r3, #4]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	693a      	ldr	r2, [r7, #16]
 8009076:	621a      	str	r2, [r3, #32]
}
 8009078:	bf00      	nop
 800907a:	371c      	adds	r7, #28
 800907c:	46bd      	mov	sp, r7
 800907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009082:	4770      	bx	lr
 8009084:	fffeff8f 	.word	0xfffeff8f
 8009088:	40010000 	.word	0x40010000
 800908c:	40010400 	.word	0x40010400

08009090 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a1b      	ldr	r3, [r3, #32]
 80090aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	4b1c      	ldr	r3, [pc, #112]	; (800912c <TIM_OC6_SetConfig+0x9c>)
 80090bc:	4013      	ands	r3, r2
 80090be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	021b      	lsls	r3, r3, #8
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	4313      	orrs	r3, r2
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80090d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	051b      	lsls	r3, r3, #20
 80090da:	693a      	ldr	r2, [r7, #16]
 80090dc:	4313      	orrs	r3, r2
 80090de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a13      	ldr	r2, [pc, #76]	; (8009130 <TIM_OC6_SetConfig+0xa0>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d003      	beq.n	80090f0 <TIM_OC6_SetConfig+0x60>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a12      	ldr	r2, [pc, #72]	; (8009134 <TIM_OC6_SetConfig+0xa4>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d109      	bne.n	8009104 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80090f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	695b      	ldr	r3, [r3, #20]
 80090fc:	029b      	lsls	r3, r3, #10
 80090fe:	697a      	ldr	r2, [r7, #20]
 8009100:	4313      	orrs	r3, r2
 8009102:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	697a      	ldr	r2, [r7, #20]
 8009108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	621a      	str	r2, [r3, #32]
}
 800911e:	bf00      	nop
 8009120:	371c      	adds	r7, #28
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	feff8fff 	.word	0xfeff8fff
 8009130:	40010000 	.word	0x40010000
 8009134:	40010400 	.word	0x40010400

08009138 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009138:	b480      	push	{r7}
 800913a:	b087      	sub	sp, #28
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6a1b      	ldr	r3, [r3, #32]
 8009148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	f023 0201 	bic.w	r2, r3, #1
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	011b      	lsls	r3, r3, #4
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	4313      	orrs	r3, r2
 800916c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f023 030a 	bic.w	r3, r3, #10
 8009174:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	4313      	orrs	r3, r2
 800917c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	697a      	ldr	r2, [r7, #20]
 8009188:	621a      	str	r2, [r3, #32]
}
 800918a:	bf00      	nop
 800918c:	371c      	adds	r7, #28
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr

08009196 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009196:	b480      	push	{r7}
 8009198:	b087      	sub	sp, #28
 800919a:	af00      	add	r7, sp, #0
 800919c:	60f8      	str	r0, [r7, #12]
 800919e:	60b9      	str	r1, [r7, #8]
 80091a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	f023 0210 	bic.w	r2, r3, #16
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	699b      	ldr	r3, [r3, #24]
 80091b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a1b      	ldr	r3, [r3, #32]
 80091b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	031b      	lsls	r3, r3, #12
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	4313      	orrs	r3, r2
 80091ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80091d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	011b      	lsls	r3, r3, #4
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	4313      	orrs	r3, r2
 80091dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	697a      	ldr	r2, [r7, #20]
 80091e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	621a      	str	r2, [r3, #32]
}
 80091ea:	bf00      	nop
 80091ec:	371c      	adds	r7, #28
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091f6:	b480      	push	{r7}
 80091f8:	b085      	sub	sp, #20
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
 80091fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800920c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800920e:	683a      	ldr	r2, [r7, #0]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4313      	orrs	r3, r2
 8009214:	f043 0307 	orr.w	r3, r3, #7
 8009218:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	609a      	str	r2, [r3, #8]
}
 8009220:	bf00      	nop
 8009222:	3714      	adds	r7, #20
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800922c:	b480      	push	{r7}
 800922e:	b087      	sub	sp, #28
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	607a      	str	r2, [r7, #4]
 8009238:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009246:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	021a      	lsls	r2, r3, #8
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	431a      	orrs	r2, r3
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	4313      	orrs	r3, r2
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	4313      	orrs	r3, r2
 8009258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	697a      	ldr	r2, [r7, #20]
 800925e:	609a      	str	r2, [r3, #8]
}
 8009260:	bf00      	nop
 8009262:	371c      	adds	r7, #28
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800926c:	b480      	push	{r7}
 800926e:	b087      	sub	sp, #28
 8009270:	af00      	add	r7, sp, #0
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	f003 031f 	and.w	r3, r3, #31
 800927e:	2201      	movs	r2, #1
 8009280:	fa02 f303 	lsl.w	r3, r2, r3
 8009284:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6a1a      	ldr	r2, [r3, #32]
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	43db      	mvns	r3, r3
 800928e:	401a      	ands	r2, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6a1a      	ldr	r2, [r3, #32]
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	f003 031f 	and.w	r3, r3, #31
 800929e:	6879      	ldr	r1, [r7, #4]
 80092a0:	fa01 f303 	lsl.w	r3, r1, r3
 80092a4:	431a      	orrs	r2, r3
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	621a      	str	r2, [r3, #32]
}
 80092aa:	bf00      	nop
 80092ac:	371c      	adds	r7, #28
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
	...

080092b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d101      	bne.n	80092d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80092cc:	2302      	movs	r3, #2
 80092ce:	e06d      	b.n	80093ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2201      	movs	r2, #1
 80092d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2202      	movs	r2, #2
 80092dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a30      	ldr	r2, [pc, #192]	; (80093b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d004      	beq.n	8009304 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a2f      	ldr	r2, [pc, #188]	; (80093bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d108      	bne.n	8009316 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800930a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	4313      	orrs	r3, r2
 8009314:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800931c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	4313      	orrs	r3, r2
 8009326:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a20      	ldr	r2, [pc, #128]	; (80093b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d022      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009342:	d01d      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a1d      	ldr	r2, [pc, #116]	; (80093c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d018      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a1c      	ldr	r2, [pc, #112]	; (80093c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d013      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a1a      	ldr	r2, [pc, #104]	; (80093c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d00e      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a15      	ldr	r2, [pc, #84]	; (80093bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d009      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a16      	ldr	r2, [pc, #88]	; (80093cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d004      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a15      	ldr	r2, [pc, #84]	; (80093d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d10c      	bne.n	800939a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009386:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	4313      	orrs	r3, r2
 8009390:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	68ba      	ldr	r2, [r7, #8]
 8009398:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3714      	adds	r7, #20
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr
 80093b8:	40010000 	.word	0x40010000
 80093bc:	40010400 	.word	0x40010400
 80093c0:	40000400 	.word	0x40000400
 80093c4:	40000800 	.word	0x40000800
 80093c8:	40000c00 	.word	0x40000c00
 80093cc:	40014000 	.word	0x40014000
 80093d0:	40001800 	.word	0x40001800

080093d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80093dc:	bf00      	nop
 80093de:	370c      	adds	r7, #12
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093f0:	bf00      	nop
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b083      	sub	sp, #12
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009404:	bf00      	nop
 8009406:	370c      	adds	r7, #12
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e040      	b.n	80094a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009426:	2b00      	cmp	r3, #0
 8009428:	d106      	bne.n	8009438 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7fb f9f2 	bl	800481c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2224      	movs	r2, #36	; 0x24
 800943c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 0201 	bic.w	r2, r2, #1
 800944c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fbaa 	bl	8009ba8 <UART_SetConfig>
 8009454:	4603      	mov	r3, r0
 8009456:	2b01      	cmp	r3, #1
 8009458:	d101      	bne.n	800945e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	e022      	b.n	80094a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009462:	2b00      	cmp	r3, #0
 8009464:	d002      	beq.n	800946c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fe02 	bl	800a070 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	685a      	ldr	r2, [r3, #4]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800947a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	689a      	ldr	r2, [r3, #8]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800948a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f042 0201 	orr.w	r2, r2, #1
 800949a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 fe89 	bl	800a1b4 <UART_CheckIdleState>
 80094a2:	4603      	mov	r3, r0
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3708      	adds	r7, #8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b08a      	sub	sp, #40	; 0x28
 80094b0:	af02      	add	r7, sp, #8
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	603b      	str	r3, [r7, #0]
 80094b8:	4613      	mov	r3, r2
 80094ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094c0:	2b20      	cmp	r3, #32
 80094c2:	f040 8081 	bne.w	80095c8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d002      	beq.n	80094d2 <HAL_UART_Transmit+0x26>
 80094cc:	88fb      	ldrh	r3, [r7, #6]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d101      	bne.n	80094d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e079      	b.n	80095ca <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d101      	bne.n	80094e4 <HAL_UART_Transmit+0x38>
 80094e0:	2302      	movs	r3, #2
 80094e2:	e072      	b.n	80095ca <HAL_UART_Transmit+0x11e>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2221      	movs	r2, #33	; 0x21
 80094f8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80094fa:	f7fb fd6b 	bl	8004fd4 <HAL_GetTick>
 80094fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	88fa      	ldrh	r2, [r7, #6]
 8009504:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	88fa      	ldrh	r2, [r7, #6]
 800950c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009518:	d108      	bne.n	800952c <HAL_UART_Transmit+0x80>
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d104      	bne.n	800952c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009522:	2300      	movs	r3, #0
 8009524:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	61bb      	str	r3, [r7, #24]
 800952a:	e003      	b.n	8009534 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009530:	2300      	movs	r3, #0
 8009532:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2200      	movs	r2, #0
 8009538:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800953c:	e02c      	b.n	8009598 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	9300      	str	r3, [sp, #0]
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	2200      	movs	r2, #0
 8009546:	2180      	movs	r1, #128	; 0x80
 8009548:	68f8      	ldr	r0, [r7, #12]
 800954a:	f000 fe66 	bl	800a21a <UART_WaitOnFlagUntilTimeout>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d001      	beq.n	8009558 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009554:	2303      	movs	r3, #3
 8009556:	e038      	b.n	80095ca <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d10b      	bne.n	8009576 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	881b      	ldrh	r3, [r3, #0]
 8009562:	461a      	mov	r2, r3
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800956c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	3302      	adds	r3, #2
 8009572:	61bb      	str	r3, [r7, #24]
 8009574:	e007      	b.n	8009586 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009576:	69fb      	ldr	r3, [r7, #28]
 8009578:	781a      	ldrb	r2, [r3, #0]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	3301      	adds	r3, #1
 8009584:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800958c:	b29b      	uxth	r3, r3
 800958e:	3b01      	subs	r3, #1
 8009590:	b29a      	uxth	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800959e:	b29b      	uxth	r3, r3
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d1cc      	bne.n	800953e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	2200      	movs	r2, #0
 80095ac:	2140      	movs	r1, #64	; 0x40
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f000 fe33 	bl	800a21a <UART_WaitOnFlagUntilTimeout>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e005      	b.n	80095ca <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2220      	movs	r2, #32
 80095c2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	e000      	b.n	80095ca <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80095c8:	2302      	movs	r3, #2
  }
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3720      	adds	r7, #32
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
	...

080095d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b0ba      	sub	sp, #232	; 0xe8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	69db      	ldr	r3, [r3, #28]
 80095e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80095fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80095fe:	f640 030f 	movw	r3, #2063	; 0x80f
 8009602:	4013      	ands	r3, r2
 8009604:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009608:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800960c:	2b00      	cmp	r3, #0
 800960e:	d115      	bne.n	800963c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009614:	f003 0320 	and.w	r3, r3, #32
 8009618:	2b00      	cmp	r3, #0
 800961a:	d00f      	beq.n	800963c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800961c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009620:	f003 0320 	and.w	r3, r3, #32
 8009624:	2b00      	cmp	r3, #0
 8009626:	d009      	beq.n	800963c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800962c:	2b00      	cmp	r3, #0
 800962e:	f000 828f 	beq.w	8009b50 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	4798      	blx	r3
      }
      return;
 800963a:	e289      	b.n	8009b50 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800963c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009640:	2b00      	cmp	r3, #0
 8009642:	f000 8117 	beq.w	8009874 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009646:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800964a:	f003 0301 	and.w	r3, r3, #1
 800964e:	2b00      	cmp	r3, #0
 8009650:	d106      	bne.n	8009660 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009652:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009656:	4b85      	ldr	r3, [pc, #532]	; (800986c <HAL_UART_IRQHandler+0x298>)
 8009658:	4013      	ands	r3, r2
 800965a:	2b00      	cmp	r3, #0
 800965c:	f000 810a 	beq.w	8009874 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009664:	f003 0301 	and.w	r3, r3, #1
 8009668:	2b00      	cmp	r3, #0
 800966a:	d011      	beq.n	8009690 <HAL_UART_IRQHandler+0xbc>
 800966c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009674:	2b00      	cmp	r3, #0
 8009676:	d00b      	beq.n	8009690 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	2201      	movs	r2, #1
 800967e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009686:	f043 0201 	orr.w	r2, r3, #1
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009694:	f003 0302 	and.w	r3, r3, #2
 8009698:	2b00      	cmp	r3, #0
 800969a:	d011      	beq.n	80096c0 <HAL_UART_IRQHandler+0xec>
 800969c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096a0:	f003 0301 	and.w	r3, r3, #1
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00b      	beq.n	80096c0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2202      	movs	r2, #2
 80096ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096b6:	f043 0204 	orr.w	r2, r3, #4
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096c4:	f003 0304 	and.w	r3, r3, #4
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d011      	beq.n	80096f0 <HAL_UART_IRQHandler+0x11c>
 80096cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096d0:	f003 0301 	and.w	r3, r3, #1
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00b      	beq.n	80096f0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2204      	movs	r2, #4
 80096de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096e6:	f043 0202 	orr.w	r2, r3, #2
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80096f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096f4:	f003 0308 	and.w	r3, r3, #8
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d017      	beq.n	800972c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80096fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009700:	f003 0320 	and.w	r3, r3, #32
 8009704:	2b00      	cmp	r3, #0
 8009706:	d105      	bne.n	8009714 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009708:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800970c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009710:	2b00      	cmp	r3, #0
 8009712:	d00b      	beq.n	800972c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	2208      	movs	r2, #8
 800971a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009722:	f043 0208 	orr.w	r2, r3, #8
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800972c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009730:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009734:	2b00      	cmp	r3, #0
 8009736:	d012      	beq.n	800975e <HAL_UART_IRQHandler+0x18a>
 8009738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800973c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00c      	beq.n	800975e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800974c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009754:	f043 0220 	orr.w	r2, r3, #32
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009764:	2b00      	cmp	r3, #0
 8009766:	f000 81f5 	beq.w	8009b54 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800976a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800976e:	f003 0320 	and.w	r3, r3, #32
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00d      	beq.n	8009792 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800977a:	f003 0320 	and.w	r3, r3, #32
 800977e:	2b00      	cmp	r3, #0
 8009780:	d007      	beq.n	8009792 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009786:	2b00      	cmp	r3, #0
 8009788:	d003      	beq.n	8009792 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009798:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a6:	2b40      	cmp	r3, #64	; 0x40
 80097a8:	d005      	beq.n	80097b6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80097aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80097ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d04f      	beq.n	8009856 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f000 fdf3 	bl	800a3a2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097c6:	2b40      	cmp	r3, #64	; 0x40
 80097c8:	d141      	bne.n	800984e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	3308      	adds	r3, #8
 80097d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80097e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80097e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3308      	adds	r3, #8
 80097f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80097f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80097fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009802:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009806:	e841 2300 	strex	r3, r2, [r1]
 800980a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800980e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1d9      	bne.n	80097ca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800981a:	2b00      	cmp	r3, #0
 800981c:	d013      	beq.n	8009846 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009822:	4a13      	ldr	r2, [pc, #76]	; (8009870 <HAL_UART_IRQHandler+0x29c>)
 8009824:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800982a:	4618      	mov	r0, r3
 800982c:	f7fd f87b 	bl	8006926 <HAL_DMA_Abort_IT>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d017      	beq.n	8009866 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800983a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800983c:	687a      	ldr	r2, [r7, #4]
 800983e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009840:	4610      	mov	r0, r2
 8009842:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009844:	e00f      	b.n	8009866 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 f998 	bl	8009b7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800984c:	e00b      	b.n	8009866 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f000 f994 	bl	8009b7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009854:	e007      	b.n	8009866 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f990 	bl	8009b7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009864:	e176      	b.n	8009b54 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009866:	bf00      	nop
    return;
 8009868:	e174      	b.n	8009b54 <HAL_UART_IRQHandler+0x580>
 800986a:	bf00      	nop
 800986c:	04000120 	.word	0x04000120
 8009870:	0800a469 	.word	0x0800a469

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009878:	2b01      	cmp	r3, #1
 800987a:	f040 8144 	bne.w	8009b06 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800987e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009882:	f003 0310 	and.w	r3, r3, #16
 8009886:	2b00      	cmp	r3, #0
 8009888:	f000 813d 	beq.w	8009b06 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800988c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009890:	f003 0310 	and.w	r3, r3, #16
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 8136 	beq.w	8009b06 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	2210      	movs	r2, #16
 80098a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098ac:	2b40      	cmp	r3, #64	; 0x40
 80098ae:	f040 80b2 	bne.w	8009a16 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80098be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f000 8148 	beq.w	8009b58 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80098ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098d2:	429a      	cmp	r2, r3
 80098d4:	f080 8140 	bcs.w	8009b58 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098e6:	69db      	ldr	r3, [r3, #28]
 80098e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098ec:	f000 8085 	beq.w	80099fa <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80098fc:	e853 3f00 	ldrex	r3, [r3]
 8009900:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009904:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009908:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800990c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	461a      	mov	r2, r3
 8009916:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800991a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800991e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009922:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009926:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800992a:	e841 2300 	strex	r3, r2, [r1]
 800992e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009932:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1da      	bne.n	80098f0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	3308      	adds	r3, #8
 8009940:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009942:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009944:	e853 3f00 	ldrex	r3, [r3]
 8009948:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800994a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800994c:	f023 0301 	bic.w	r3, r3, #1
 8009950:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	3308      	adds	r3, #8
 800995a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800995e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009962:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009964:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009966:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800996a:	e841 2300 	strex	r3, r2, [r1]
 800996e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009970:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1e1      	bne.n	800993a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	3308      	adds	r3, #8
 800997c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800997e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009980:	e853 3f00 	ldrex	r3, [r3]
 8009984:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009986:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009988:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800998c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	3308      	adds	r3, #8
 8009996:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800999a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800999c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800999e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80099a0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80099a2:	e841 2300 	strex	r3, r2, [r1]
 80099a6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80099a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d1e3      	bne.n	8009976 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2220      	movs	r2, #32
 80099b2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099c2:	e853 3f00 	ldrex	r3, [r3]
 80099c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80099c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099ca:	f023 0310 	bic.w	r3, r3, #16
 80099ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	461a      	mov	r2, r3
 80099d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80099dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80099de:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80099e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80099e4:	e841 2300 	strex	r3, r2, [r1]
 80099e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80099ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d1e4      	bne.n	80099ba <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099f4:	4618      	mov	r0, r3
 80099f6:	f7fc ff26 	bl	8006846 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 f8be 	bl	8009b90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009a14:	e0a0      	b.n	8009b58 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009a22:	b29b      	uxth	r3, r3
 8009a24:	1ad3      	subs	r3, r2, r3
 8009a26:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f000 8092 	beq.w	8009b5c <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 8009a38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	f000 808d 	beq.w	8009b5c <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a4a:	e853 3f00 	ldrex	r3, [r3]
 8009a4e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a56:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009a64:	647b      	str	r3, [r7, #68]	; 0x44
 8009a66:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a68:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a6c:	e841 2300 	strex	r3, r2, [r1]
 8009a70:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1e4      	bne.n	8009a42 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	3308      	adds	r3, #8
 8009a7e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a82:	e853 3f00 	ldrex	r3, [r3]
 8009a86:	623b      	str	r3, [r7, #32]
   return(result);
 8009a88:	6a3b      	ldr	r3, [r7, #32]
 8009a8a:	f023 0301 	bic.w	r3, r3, #1
 8009a8e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3308      	adds	r3, #8
 8009a98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009a9c:	633a      	str	r2, [r7, #48]	; 0x30
 8009a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009aa2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aa4:	e841 2300 	strex	r3, r2, [r1]
 8009aa8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d1e3      	bne.n	8009a78 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2220      	movs	r2, #32
 8009ab4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	e853 3f00 	ldrex	r3, [r3]
 8009ace:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f023 0310 	bic.w	r3, r3, #16
 8009ad6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009ae4:	61fb      	str	r3, [r7, #28]
 8009ae6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae8:	69b9      	ldr	r1, [r7, #24]
 8009aea:	69fa      	ldr	r2, [r7, #28]
 8009aec:	e841 2300 	strex	r3, r2, [r1]
 8009af0:	617b      	str	r3, [r7, #20]
   return(result);
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d1e4      	bne.n	8009ac2 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009af8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009afc:	4619      	mov	r1, r3
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 f846 	bl	8009b90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009b04:	e02a      	b.n	8009b5c <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00e      	beq.n	8009b30 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009b12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d008      	beq.n	8009b30 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d01c      	beq.n	8009b60 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	4798      	blx	r3
    }
    return;
 8009b2e:	e017      	b.n	8009b60 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d012      	beq.n	8009b62 <HAL_UART_IRQHandler+0x58e>
 8009b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d00c      	beq.n	8009b62 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 fca3 	bl	800a494 <UART_EndTransmit_IT>
    return;
 8009b4e:	e008      	b.n	8009b62 <HAL_UART_IRQHandler+0x58e>
      return;
 8009b50:	bf00      	nop
 8009b52:	e006      	b.n	8009b62 <HAL_UART_IRQHandler+0x58e>
    return;
 8009b54:	bf00      	nop
 8009b56:	e004      	b.n	8009b62 <HAL_UART_IRQHandler+0x58e>
      return;
 8009b58:	bf00      	nop
 8009b5a:	e002      	b.n	8009b62 <HAL_UART_IRQHandler+0x58e>
      return;
 8009b5c:	bf00      	nop
 8009b5e:	e000      	b.n	8009b62 <HAL_UART_IRQHandler+0x58e>
    return;
 8009b60:	bf00      	nop
  }

}
 8009b62:	37e8      	adds	r7, #232	; 0xe8
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	460b      	mov	r3, r1
 8009b9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b9c:	bf00      	nop
 8009b9e:	370c      	adds	r7, #12
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b088      	sub	sp, #32
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	689a      	ldr	r2, [r3, #8]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	691b      	ldr	r3, [r3, #16]
 8009bbc:	431a      	orrs	r2, r3
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	695b      	ldr	r3, [r3, #20]
 8009bc2:	431a      	orrs	r2, r3
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	69db      	ldr	r3, [r3, #28]
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	681a      	ldr	r2, [r3, #0]
 8009bd2:	4ba6      	ldr	r3, [pc, #664]	; (8009e6c <UART_SetConfig+0x2c4>)
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	687a      	ldr	r2, [r7, #4]
 8009bd8:	6812      	ldr	r2, [r2, #0]
 8009bda:	6979      	ldr	r1, [r7, #20]
 8009bdc:	430b      	orrs	r3, r1
 8009bde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	68da      	ldr	r2, [r3, #12]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	430a      	orrs	r2, r1
 8009bf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	699b      	ldr	r3, [r3, #24]
 8009bfa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6a1b      	ldr	r3, [r3, #32]
 8009c00:	697a      	ldr	r2, [r7, #20]
 8009c02:	4313      	orrs	r3, r2
 8009c04:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	697a      	ldr	r2, [r7, #20]
 8009c16:	430a      	orrs	r2, r1
 8009c18:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a94      	ldr	r2, [pc, #592]	; (8009e70 <UART_SetConfig+0x2c8>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d120      	bne.n	8009c66 <UART_SetConfig+0xbe>
 8009c24:	4b93      	ldr	r3, [pc, #588]	; (8009e74 <UART_SetConfig+0x2cc>)
 8009c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c2a:	f003 0303 	and.w	r3, r3, #3
 8009c2e:	2b03      	cmp	r3, #3
 8009c30:	d816      	bhi.n	8009c60 <UART_SetConfig+0xb8>
 8009c32:	a201      	add	r2, pc, #4	; (adr r2, 8009c38 <UART_SetConfig+0x90>)
 8009c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c38:	08009c49 	.word	0x08009c49
 8009c3c:	08009c55 	.word	0x08009c55
 8009c40:	08009c4f 	.word	0x08009c4f
 8009c44:	08009c5b 	.word	0x08009c5b
 8009c48:	2301      	movs	r3, #1
 8009c4a:	77fb      	strb	r3, [r7, #31]
 8009c4c:	e150      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009c4e:	2302      	movs	r3, #2
 8009c50:	77fb      	strb	r3, [r7, #31]
 8009c52:	e14d      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009c54:	2304      	movs	r3, #4
 8009c56:	77fb      	strb	r3, [r7, #31]
 8009c58:	e14a      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009c5a:	2308      	movs	r3, #8
 8009c5c:	77fb      	strb	r3, [r7, #31]
 8009c5e:	e147      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009c60:	2310      	movs	r3, #16
 8009c62:	77fb      	strb	r3, [r7, #31]
 8009c64:	e144      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a83      	ldr	r2, [pc, #524]	; (8009e78 <UART_SetConfig+0x2d0>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d132      	bne.n	8009cd6 <UART_SetConfig+0x12e>
 8009c70:	4b80      	ldr	r3, [pc, #512]	; (8009e74 <UART_SetConfig+0x2cc>)
 8009c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c76:	f003 030c 	and.w	r3, r3, #12
 8009c7a:	2b0c      	cmp	r3, #12
 8009c7c:	d828      	bhi.n	8009cd0 <UART_SetConfig+0x128>
 8009c7e:	a201      	add	r2, pc, #4	; (adr r2, 8009c84 <UART_SetConfig+0xdc>)
 8009c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c84:	08009cb9 	.word	0x08009cb9
 8009c88:	08009cd1 	.word	0x08009cd1
 8009c8c:	08009cd1 	.word	0x08009cd1
 8009c90:	08009cd1 	.word	0x08009cd1
 8009c94:	08009cc5 	.word	0x08009cc5
 8009c98:	08009cd1 	.word	0x08009cd1
 8009c9c:	08009cd1 	.word	0x08009cd1
 8009ca0:	08009cd1 	.word	0x08009cd1
 8009ca4:	08009cbf 	.word	0x08009cbf
 8009ca8:	08009cd1 	.word	0x08009cd1
 8009cac:	08009cd1 	.word	0x08009cd1
 8009cb0:	08009cd1 	.word	0x08009cd1
 8009cb4:	08009ccb 	.word	0x08009ccb
 8009cb8:	2300      	movs	r3, #0
 8009cba:	77fb      	strb	r3, [r7, #31]
 8009cbc:	e118      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009cbe:	2302      	movs	r3, #2
 8009cc0:	77fb      	strb	r3, [r7, #31]
 8009cc2:	e115      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009cc4:	2304      	movs	r3, #4
 8009cc6:	77fb      	strb	r3, [r7, #31]
 8009cc8:	e112      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009cca:	2308      	movs	r3, #8
 8009ccc:	77fb      	strb	r3, [r7, #31]
 8009cce:	e10f      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009cd0:	2310      	movs	r3, #16
 8009cd2:	77fb      	strb	r3, [r7, #31]
 8009cd4:	e10c      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a68      	ldr	r2, [pc, #416]	; (8009e7c <UART_SetConfig+0x2d4>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d120      	bne.n	8009d22 <UART_SetConfig+0x17a>
 8009ce0:	4b64      	ldr	r3, [pc, #400]	; (8009e74 <UART_SetConfig+0x2cc>)
 8009ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ce6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009cea:	2b30      	cmp	r3, #48	; 0x30
 8009cec:	d013      	beq.n	8009d16 <UART_SetConfig+0x16e>
 8009cee:	2b30      	cmp	r3, #48	; 0x30
 8009cf0:	d814      	bhi.n	8009d1c <UART_SetConfig+0x174>
 8009cf2:	2b20      	cmp	r3, #32
 8009cf4:	d009      	beq.n	8009d0a <UART_SetConfig+0x162>
 8009cf6:	2b20      	cmp	r3, #32
 8009cf8:	d810      	bhi.n	8009d1c <UART_SetConfig+0x174>
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d002      	beq.n	8009d04 <UART_SetConfig+0x15c>
 8009cfe:	2b10      	cmp	r3, #16
 8009d00:	d006      	beq.n	8009d10 <UART_SetConfig+0x168>
 8009d02:	e00b      	b.n	8009d1c <UART_SetConfig+0x174>
 8009d04:	2300      	movs	r3, #0
 8009d06:	77fb      	strb	r3, [r7, #31]
 8009d08:	e0f2      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d0a:	2302      	movs	r3, #2
 8009d0c:	77fb      	strb	r3, [r7, #31]
 8009d0e:	e0ef      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d10:	2304      	movs	r3, #4
 8009d12:	77fb      	strb	r3, [r7, #31]
 8009d14:	e0ec      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d16:	2308      	movs	r3, #8
 8009d18:	77fb      	strb	r3, [r7, #31]
 8009d1a:	e0e9      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d1c:	2310      	movs	r3, #16
 8009d1e:	77fb      	strb	r3, [r7, #31]
 8009d20:	e0e6      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a56      	ldr	r2, [pc, #344]	; (8009e80 <UART_SetConfig+0x2d8>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d120      	bne.n	8009d6e <UART_SetConfig+0x1c6>
 8009d2c:	4b51      	ldr	r3, [pc, #324]	; (8009e74 <UART_SetConfig+0x2cc>)
 8009d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d32:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009d36:	2bc0      	cmp	r3, #192	; 0xc0
 8009d38:	d013      	beq.n	8009d62 <UART_SetConfig+0x1ba>
 8009d3a:	2bc0      	cmp	r3, #192	; 0xc0
 8009d3c:	d814      	bhi.n	8009d68 <UART_SetConfig+0x1c0>
 8009d3e:	2b80      	cmp	r3, #128	; 0x80
 8009d40:	d009      	beq.n	8009d56 <UART_SetConfig+0x1ae>
 8009d42:	2b80      	cmp	r3, #128	; 0x80
 8009d44:	d810      	bhi.n	8009d68 <UART_SetConfig+0x1c0>
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d002      	beq.n	8009d50 <UART_SetConfig+0x1a8>
 8009d4a:	2b40      	cmp	r3, #64	; 0x40
 8009d4c:	d006      	beq.n	8009d5c <UART_SetConfig+0x1b4>
 8009d4e:	e00b      	b.n	8009d68 <UART_SetConfig+0x1c0>
 8009d50:	2300      	movs	r3, #0
 8009d52:	77fb      	strb	r3, [r7, #31]
 8009d54:	e0cc      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d56:	2302      	movs	r3, #2
 8009d58:	77fb      	strb	r3, [r7, #31]
 8009d5a:	e0c9      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d5c:	2304      	movs	r3, #4
 8009d5e:	77fb      	strb	r3, [r7, #31]
 8009d60:	e0c6      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d62:	2308      	movs	r3, #8
 8009d64:	77fb      	strb	r3, [r7, #31]
 8009d66:	e0c3      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d68:	2310      	movs	r3, #16
 8009d6a:	77fb      	strb	r3, [r7, #31]
 8009d6c:	e0c0      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a44      	ldr	r2, [pc, #272]	; (8009e84 <UART_SetConfig+0x2dc>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d125      	bne.n	8009dc4 <UART_SetConfig+0x21c>
 8009d78:	4b3e      	ldr	r3, [pc, #248]	; (8009e74 <UART_SetConfig+0x2cc>)
 8009d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d86:	d017      	beq.n	8009db8 <UART_SetConfig+0x210>
 8009d88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d8c:	d817      	bhi.n	8009dbe <UART_SetConfig+0x216>
 8009d8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d92:	d00b      	beq.n	8009dac <UART_SetConfig+0x204>
 8009d94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d98:	d811      	bhi.n	8009dbe <UART_SetConfig+0x216>
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d003      	beq.n	8009da6 <UART_SetConfig+0x1fe>
 8009d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009da2:	d006      	beq.n	8009db2 <UART_SetConfig+0x20a>
 8009da4:	e00b      	b.n	8009dbe <UART_SetConfig+0x216>
 8009da6:	2300      	movs	r3, #0
 8009da8:	77fb      	strb	r3, [r7, #31]
 8009daa:	e0a1      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009dac:	2302      	movs	r3, #2
 8009dae:	77fb      	strb	r3, [r7, #31]
 8009db0:	e09e      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009db2:	2304      	movs	r3, #4
 8009db4:	77fb      	strb	r3, [r7, #31]
 8009db6:	e09b      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009db8:	2308      	movs	r3, #8
 8009dba:	77fb      	strb	r3, [r7, #31]
 8009dbc:	e098      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009dbe:	2310      	movs	r3, #16
 8009dc0:	77fb      	strb	r3, [r7, #31]
 8009dc2:	e095      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a2f      	ldr	r2, [pc, #188]	; (8009e88 <UART_SetConfig+0x2e0>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d125      	bne.n	8009e1a <UART_SetConfig+0x272>
 8009dce:	4b29      	ldr	r3, [pc, #164]	; (8009e74 <UART_SetConfig+0x2cc>)
 8009dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dd4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009dd8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009ddc:	d017      	beq.n	8009e0e <UART_SetConfig+0x266>
 8009dde:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009de2:	d817      	bhi.n	8009e14 <UART_SetConfig+0x26c>
 8009de4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009de8:	d00b      	beq.n	8009e02 <UART_SetConfig+0x25a>
 8009dea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009dee:	d811      	bhi.n	8009e14 <UART_SetConfig+0x26c>
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d003      	beq.n	8009dfc <UART_SetConfig+0x254>
 8009df4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009df8:	d006      	beq.n	8009e08 <UART_SetConfig+0x260>
 8009dfa:	e00b      	b.n	8009e14 <UART_SetConfig+0x26c>
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	77fb      	strb	r3, [r7, #31]
 8009e00:	e076      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e02:	2302      	movs	r3, #2
 8009e04:	77fb      	strb	r3, [r7, #31]
 8009e06:	e073      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e08:	2304      	movs	r3, #4
 8009e0a:	77fb      	strb	r3, [r7, #31]
 8009e0c:	e070      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e0e:	2308      	movs	r3, #8
 8009e10:	77fb      	strb	r3, [r7, #31]
 8009e12:	e06d      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e14:	2310      	movs	r3, #16
 8009e16:	77fb      	strb	r3, [r7, #31]
 8009e18:	e06a      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a1b      	ldr	r2, [pc, #108]	; (8009e8c <UART_SetConfig+0x2e4>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d138      	bne.n	8009e96 <UART_SetConfig+0x2ee>
 8009e24:	4b13      	ldr	r3, [pc, #76]	; (8009e74 <UART_SetConfig+0x2cc>)
 8009e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e2a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009e2e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009e32:	d017      	beq.n	8009e64 <UART_SetConfig+0x2bc>
 8009e34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009e38:	d82a      	bhi.n	8009e90 <UART_SetConfig+0x2e8>
 8009e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e3e:	d00b      	beq.n	8009e58 <UART_SetConfig+0x2b0>
 8009e40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e44:	d824      	bhi.n	8009e90 <UART_SetConfig+0x2e8>
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d003      	beq.n	8009e52 <UART_SetConfig+0x2aa>
 8009e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e4e:	d006      	beq.n	8009e5e <UART_SetConfig+0x2b6>
 8009e50:	e01e      	b.n	8009e90 <UART_SetConfig+0x2e8>
 8009e52:	2300      	movs	r3, #0
 8009e54:	77fb      	strb	r3, [r7, #31]
 8009e56:	e04b      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e58:	2302      	movs	r3, #2
 8009e5a:	77fb      	strb	r3, [r7, #31]
 8009e5c:	e048      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e5e:	2304      	movs	r3, #4
 8009e60:	77fb      	strb	r3, [r7, #31]
 8009e62:	e045      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e64:	2308      	movs	r3, #8
 8009e66:	77fb      	strb	r3, [r7, #31]
 8009e68:	e042      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e6a:	bf00      	nop
 8009e6c:	efff69f3 	.word	0xefff69f3
 8009e70:	40011000 	.word	0x40011000
 8009e74:	40023800 	.word	0x40023800
 8009e78:	40004400 	.word	0x40004400
 8009e7c:	40004800 	.word	0x40004800
 8009e80:	40004c00 	.word	0x40004c00
 8009e84:	40005000 	.word	0x40005000
 8009e88:	40011400 	.word	0x40011400
 8009e8c:	40007800 	.word	0x40007800
 8009e90:	2310      	movs	r3, #16
 8009e92:	77fb      	strb	r3, [r7, #31]
 8009e94:	e02c      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	4a72      	ldr	r2, [pc, #456]	; (800a064 <UART_SetConfig+0x4bc>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d125      	bne.n	8009eec <UART_SetConfig+0x344>
 8009ea0:	4b71      	ldr	r3, [pc, #452]	; (800a068 <UART_SetConfig+0x4c0>)
 8009ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ea6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009eaa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009eae:	d017      	beq.n	8009ee0 <UART_SetConfig+0x338>
 8009eb0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009eb4:	d817      	bhi.n	8009ee6 <UART_SetConfig+0x33e>
 8009eb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009eba:	d00b      	beq.n	8009ed4 <UART_SetConfig+0x32c>
 8009ebc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ec0:	d811      	bhi.n	8009ee6 <UART_SetConfig+0x33e>
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d003      	beq.n	8009ece <UART_SetConfig+0x326>
 8009ec6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009eca:	d006      	beq.n	8009eda <UART_SetConfig+0x332>
 8009ecc:	e00b      	b.n	8009ee6 <UART_SetConfig+0x33e>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	77fb      	strb	r3, [r7, #31]
 8009ed2:	e00d      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	77fb      	strb	r3, [r7, #31]
 8009ed8:	e00a      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009eda:	2304      	movs	r3, #4
 8009edc:	77fb      	strb	r3, [r7, #31]
 8009ede:	e007      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009ee0:	2308      	movs	r3, #8
 8009ee2:	77fb      	strb	r3, [r7, #31]
 8009ee4:	e004      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009ee6:	2310      	movs	r3, #16
 8009ee8:	77fb      	strb	r3, [r7, #31]
 8009eea:	e001      	b.n	8009ef0 <UART_SetConfig+0x348>
 8009eec:	2310      	movs	r3, #16
 8009eee:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	69db      	ldr	r3, [r3, #28]
 8009ef4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ef8:	d15b      	bne.n	8009fb2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009efa:	7ffb      	ldrb	r3, [r7, #31]
 8009efc:	2b08      	cmp	r3, #8
 8009efe:	d828      	bhi.n	8009f52 <UART_SetConfig+0x3aa>
 8009f00:	a201      	add	r2, pc, #4	; (adr r2, 8009f08 <UART_SetConfig+0x360>)
 8009f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f06:	bf00      	nop
 8009f08:	08009f2d 	.word	0x08009f2d
 8009f0c:	08009f35 	.word	0x08009f35
 8009f10:	08009f3d 	.word	0x08009f3d
 8009f14:	08009f53 	.word	0x08009f53
 8009f18:	08009f43 	.word	0x08009f43
 8009f1c:	08009f53 	.word	0x08009f53
 8009f20:	08009f53 	.word	0x08009f53
 8009f24:	08009f53 	.word	0x08009f53
 8009f28:	08009f4b 	.word	0x08009f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f2c:	f7fd fc20 	bl	8007770 <HAL_RCC_GetPCLK1Freq>
 8009f30:	61b8      	str	r0, [r7, #24]
        break;
 8009f32:	e013      	b.n	8009f5c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f34:	f7fd fc30 	bl	8007798 <HAL_RCC_GetPCLK2Freq>
 8009f38:	61b8      	str	r0, [r7, #24]
        break;
 8009f3a:	e00f      	b.n	8009f5c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f3c:	4b4b      	ldr	r3, [pc, #300]	; (800a06c <UART_SetConfig+0x4c4>)
 8009f3e:	61bb      	str	r3, [r7, #24]
        break;
 8009f40:	e00c      	b.n	8009f5c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f42:	f7fd fb03 	bl	800754c <HAL_RCC_GetSysClockFreq>
 8009f46:	61b8      	str	r0, [r7, #24]
        break;
 8009f48:	e008      	b.n	8009f5c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f4e:	61bb      	str	r3, [r7, #24]
        break;
 8009f50:	e004      	b.n	8009f5c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009f52:	2300      	movs	r3, #0
 8009f54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009f56:	2301      	movs	r3, #1
 8009f58:	77bb      	strb	r3, [r7, #30]
        break;
 8009f5a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009f5c:	69bb      	ldr	r3, [r7, #24]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d074      	beq.n	800a04c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009f62:	69bb      	ldr	r3, [r7, #24]
 8009f64:	005a      	lsls	r2, r3, #1
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	085b      	lsrs	r3, r3, #1
 8009f6c:	441a      	add	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	2b0f      	cmp	r3, #15
 8009f7c:	d916      	bls.n	8009fac <UART_SetConfig+0x404>
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f84:	d212      	bcs.n	8009fac <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	f023 030f 	bic.w	r3, r3, #15
 8009f8e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	085b      	lsrs	r3, r3, #1
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	f003 0307 	and.w	r3, r3, #7
 8009f9a:	b29a      	uxth	r2, r3
 8009f9c:	89fb      	ldrh	r3, [r7, #14]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	89fa      	ldrh	r2, [r7, #14]
 8009fa8:	60da      	str	r2, [r3, #12]
 8009faa:	e04f      	b.n	800a04c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009fac:	2301      	movs	r3, #1
 8009fae:	77bb      	strb	r3, [r7, #30]
 8009fb0:	e04c      	b.n	800a04c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009fb2:	7ffb      	ldrb	r3, [r7, #31]
 8009fb4:	2b08      	cmp	r3, #8
 8009fb6:	d828      	bhi.n	800a00a <UART_SetConfig+0x462>
 8009fb8:	a201      	add	r2, pc, #4	; (adr r2, 8009fc0 <UART_SetConfig+0x418>)
 8009fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fbe:	bf00      	nop
 8009fc0:	08009fe5 	.word	0x08009fe5
 8009fc4:	08009fed 	.word	0x08009fed
 8009fc8:	08009ff5 	.word	0x08009ff5
 8009fcc:	0800a00b 	.word	0x0800a00b
 8009fd0:	08009ffb 	.word	0x08009ffb
 8009fd4:	0800a00b 	.word	0x0800a00b
 8009fd8:	0800a00b 	.word	0x0800a00b
 8009fdc:	0800a00b 	.word	0x0800a00b
 8009fe0:	0800a003 	.word	0x0800a003
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fe4:	f7fd fbc4 	bl	8007770 <HAL_RCC_GetPCLK1Freq>
 8009fe8:	61b8      	str	r0, [r7, #24]
        break;
 8009fea:	e013      	b.n	800a014 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fec:	f7fd fbd4 	bl	8007798 <HAL_RCC_GetPCLK2Freq>
 8009ff0:	61b8      	str	r0, [r7, #24]
        break;
 8009ff2:	e00f      	b.n	800a014 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ff4:	4b1d      	ldr	r3, [pc, #116]	; (800a06c <UART_SetConfig+0x4c4>)
 8009ff6:	61bb      	str	r3, [r7, #24]
        break;
 8009ff8:	e00c      	b.n	800a014 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ffa:	f7fd faa7 	bl	800754c <HAL_RCC_GetSysClockFreq>
 8009ffe:	61b8      	str	r0, [r7, #24]
        break;
 800a000:	e008      	b.n	800a014 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a002:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a006:	61bb      	str	r3, [r7, #24]
        break;
 800a008:	e004      	b.n	800a014 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a00a:	2300      	movs	r3, #0
 800a00c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	77bb      	strb	r3, [r7, #30]
        break;
 800a012:	bf00      	nop
    }

    if (pclk != 0U)
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d018      	beq.n	800a04c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	085a      	lsrs	r2, r3, #1
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	441a      	add	r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	fbb2 f3f3 	udiv	r3, r2, r3
 800a02c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	2b0f      	cmp	r3, #15
 800a032:	d909      	bls.n	800a048 <UART_SetConfig+0x4a0>
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a03a:	d205      	bcs.n	800a048 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	b29a      	uxth	r2, r3
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	60da      	str	r2, [r3, #12]
 800a046:	e001      	b.n	800a04c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a058:	7fbb      	ldrb	r3, [r7, #30]
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3720      	adds	r7, #32
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	40007c00 	.word	0x40007c00
 800a068:	40023800 	.word	0x40023800
 800a06c:	00f42400 	.word	0x00f42400

0800a070 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a070:	b480      	push	{r7}
 800a072:	b083      	sub	sp, #12
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a07c:	f003 0301 	and.w	r3, r3, #1
 800a080:	2b00      	cmp	r3, #0
 800a082:	d00a      	beq.n	800a09a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	430a      	orrs	r2, r1
 800a098:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a09e:	f003 0302 	and.w	r3, r3, #2
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d00a      	beq.n	800a0bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	430a      	orrs	r2, r1
 800a0ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0c0:	f003 0304 	and.w	r3, r3, #4
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d00a      	beq.n	800a0de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	430a      	orrs	r2, r1
 800a0dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0e2:	f003 0308 	and.w	r3, r3, #8
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d00a      	beq.n	800a100 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	430a      	orrs	r2, r1
 800a0fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a104:	f003 0310 	and.w	r3, r3, #16
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d00a      	beq.n	800a122 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	430a      	orrs	r2, r1
 800a120:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a126:	f003 0320 	and.w	r3, r3, #32
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d00a      	beq.n	800a144 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	430a      	orrs	r2, r1
 800a142:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d01a      	beq.n	800a186 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	430a      	orrs	r2, r1
 800a164:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a16a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a16e:	d10a      	bne.n	800a186 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	430a      	orrs	r2, r1
 800a184:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a18a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d00a      	beq.n	800a1a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	430a      	orrs	r2, r1
 800a1a6:	605a      	str	r2, [r3, #4]
  }
}
 800a1a8:	bf00      	nop
 800a1aa:	370c      	adds	r7, #12
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr

0800a1b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af02      	add	r7, sp, #8
 800a1ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a1c4:	f7fa ff06 	bl	8004fd4 <HAL_GetTick>
 800a1c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f003 0308 	and.w	r3, r3, #8
 800a1d4:	2b08      	cmp	r3, #8
 800a1d6:	d10e      	bne.n	800a1f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a1dc:	9300      	str	r3, [sp, #0]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 f817 	bl	800a21a <UART_WaitOnFlagUntilTimeout>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d001      	beq.n	800a1f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1f2:	2303      	movs	r3, #3
 800a1f4:	e00d      	b.n	800a212 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2220      	movs	r2, #32
 800a1fa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2220      	movs	r2, #32
 800a200:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b09c      	sub	sp, #112	; 0x70
 800a21e:	af00      	add	r7, sp, #0
 800a220:	60f8      	str	r0, [r7, #12]
 800a222:	60b9      	str	r1, [r7, #8]
 800a224:	603b      	str	r3, [r7, #0]
 800a226:	4613      	mov	r3, r2
 800a228:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a22a:	e0a5      	b.n	800a378 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a22c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a232:	f000 80a1 	beq.w	800a378 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a236:	f7fa fecd 	bl	8004fd4 <HAL_GetTick>
 800a23a:	4602      	mov	r2, r0
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	1ad3      	subs	r3, r2, r3
 800a240:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a242:	429a      	cmp	r2, r3
 800a244:	d302      	bcc.n	800a24c <UART_WaitOnFlagUntilTimeout+0x32>
 800a246:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d13e      	bne.n	800a2ca <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a252:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a254:	e853 3f00 	ldrex	r3, [r3]
 800a258:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a25a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a25c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a260:	667b      	str	r3, [r7, #100]	; 0x64
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	461a      	mov	r2, r3
 800a268:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a26a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a26c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a270:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a272:	e841 2300 	strex	r3, r2, [r1]
 800a276:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a278:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d1e6      	bne.n	800a24c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	3308      	adds	r3, #8
 800a284:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a288:	e853 3f00 	ldrex	r3, [r3]
 800a28c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a28e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a290:	f023 0301 	bic.w	r3, r3, #1
 800a294:	663b      	str	r3, [r7, #96]	; 0x60
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	3308      	adds	r3, #8
 800a29c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a29e:	64ba      	str	r2, [r7, #72]	; 0x48
 800a2a0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a2a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2a6:	e841 2300 	strex	r3, r2, [r1]
 800a2aa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a2ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d1e5      	bne.n	800a27e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2220      	movs	r2, #32
 800a2b6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	2220      	movs	r2, #32
 800a2bc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a2c6:	2303      	movs	r3, #3
 800a2c8:	e067      	b.n	800a39a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f003 0304 	and.w	r3, r3, #4
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d04f      	beq.n	800a378 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	69db      	ldr	r3, [r3, #28]
 800a2de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a2e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a2e6:	d147      	bne.n	800a378 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a2f0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2fa:	e853 3f00 	ldrex	r3, [r3]
 800a2fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a302:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a306:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	461a      	mov	r2, r3
 800a30e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a310:	637b      	str	r3, [r7, #52]	; 0x34
 800a312:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a314:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a316:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a318:	e841 2300 	strex	r3, r2, [r1]
 800a31c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a31e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1e6      	bne.n	800a2f2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	3308      	adds	r3, #8
 800a32a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	e853 3f00 	ldrex	r3, [r3]
 800a332:	613b      	str	r3, [r7, #16]
   return(result);
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	f023 0301 	bic.w	r3, r3, #1
 800a33a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	3308      	adds	r3, #8
 800a342:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a344:	623a      	str	r2, [r7, #32]
 800a346:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a348:	69f9      	ldr	r1, [r7, #28]
 800a34a:	6a3a      	ldr	r2, [r7, #32]
 800a34c:	e841 2300 	strex	r3, r2, [r1]
 800a350:	61bb      	str	r3, [r7, #24]
   return(result);
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d1e5      	bne.n	800a324 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2220      	movs	r2, #32
 800a35c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2220      	movs	r2, #32
 800a362:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2220      	movs	r2, #32
 800a368:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2200      	movs	r2, #0
 800a370:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	e010      	b.n	800a39a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	69da      	ldr	r2, [r3, #28]
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	4013      	ands	r3, r2
 800a382:	68ba      	ldr	r2, [r7, #8]
 800a384:	429a      	cmp	r2, r3
 800a386:	bf0c      	ite	eq
 800a388:	2301      	moveq	r3, #1
 800a38a:	2300      	movne	r3, #0
 800a38c:	b2db      	uxtb	r3, r3
 800a38e:	461a      	mov	r2, r3
 800a390:	79fb      	ldrb	r3, [r7, #7]
 800a392:	429a      	cmp	r2, r3
 800a394:	f43f af4a 	beq.w	800a22c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a398:	2300      	movs	r3, #0
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3770      	adds	r7, #112	; 0x70
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}

0800a3a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3a2:	b480      	push	{r7}
 800a3a4:	b095      	sub	sp, #84	; 0x54
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3b2:	e853 3f00 	ldrex	r3, [r3]
 800a3b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a3be:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3c8:	643b      	str	r3, [r7, #64]	; 0x40
 800a3ca:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a3ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3d0:	e841 2300 	strex	r3, r2, [r1]
 800a3d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d1e6      	bne.n	800a3aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	3308      	adds	r3, #8
 800a3e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3e4:	6a3b      	ldr	r3, [r7, #32]
 800a3e6:	e853 3f00 	ldrex	r3, [r3]
 800a3ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	f023 0301 	bic.w	r3, r3, #1
 800a3f2:	64bb      	str	r3, [r7, #72]	; 0x48
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	3308      	adds	r3, #8
 800a3fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a3fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a400:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a402:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a404:	e841 2300 	strex	r3, r2, [r1]
 800a408:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d1e5      	bne.n	800a3dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a414:	2b01      	cmp	r3, #1
 800a416:	d118      	bne.n	800a44a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	e853 3f00 	ldrex	r3, [r3]
 800a424:	60bb      	str	r3, [r7, #8]
   return(result);
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	f023 0310 	bic.w	r3, r3, #16
 800a42c:	647b      	str	r3, [r7, #68]	; 0x44
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	461a      	mov	r2, r3
 800a434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a436:	61bb      	str	r3, [r7, #24]
 800a438:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a43a:	6979      	ldr	r1, [r7, #20]
 800a43c:	69ba      	ldr	r2, [r7, #24]
 800a43e:	e841 2300 	strex	r3, r2, [r1]
 800a442:	613b      	str	r3, [r7, #16]
   return(result);
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1e6      	bne.n	800a418 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2220      	movs	r2, #32
 800a44e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2200      	movs	r2, #0
 800a454:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2200      	movs	r2, #0
 800a45a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a45c:	bf00      	nop
 800a45e:	3754      	adds	r7, #84	; 0x54
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr

0800a468 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b084      	sub	sp, #16
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a474:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2200      	movs	r2, #0
 800a47a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2200      	movs	r2, #0
 800a482:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f7ff fb78 	bl	8009b7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a48c:	bf00      	nop
 800a48e:	3710      	adds	r7, #16
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b088      	sub	sp, #32
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	e853 3f00 	ldrex	r3, [r3]
 800a4a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4b0:	61fb      	str	r3, [r7, #28]
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	69fb      	ldr	r3, [r7, #28]
 800a4ba:	61bb      	str	r3, [r7, #24]
 800a4bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4be:	6979      	ldr	r1, [r7, #20]
 800a4c0:	69ba      	ldr	r2, [r7, #24]
 800a4c2:	e841 2300 	strex	r3, r2, [r1]
 800a4c6:	613b      	str	r3, [r7, #16]
   return(result);
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d1e6      	bne.n	800a49c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2220      	movs	r2, #32
 800a4d2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f7ff fb44 	bl	8009b68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4e0:	bf00      	nop
 800a4e2:	3720      	adds	r7, #32
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <__errno>:
 800a4e8:	4b01      	ldr	r3, [pc, #4]	; (800a4f0 <__errno+0x8>)
 800a4ea:	6818      	ldr	r0, [r3, #0]
 800a4ec:	4770      	bx	lr
 800a4ee:	bf00      	nop
 800a4f0:	20000010 	.word	0x20000010

0800a4f4 <__libc_init_array>:
 800a4f4:	b570      	push	{r4, r5, r6, lr}
 800a4f6:	4d0d      	ldr	r5, [pc, #52]	; (800a52c <__libc_init_array+0x38>)
 800a4f8:	4c0d      	ldr	r4, [pc, #52]	; (800a530 <__libc_init_array+0x3c>)
 800a4fa:	1b64      	subs	r4, r4, r5
 800a4fc:	10a4      	asrs	r4, r4, #2
 800a4fe:	2600      	movs	r6, #0
 800a500:	42a6      	cmp	r6, r4
 800a502:	d109      	bne.n	800a518 <__libc_init_array+0x24>
 800a504:	4d0b      	ldr	r5, [pc, #44]	; (800a534 <__libc_init_array+0x40>)
 800a506:	4c0c      	ldr	r4, [pc, #48]	; (800a538 <__libc_init_array+0x44>)
 800a508:	f001 f80c 	bl	800b524 <_init>
 800a50c:	1b64      	subs	r4, r4, r5
 800a50e:	10a4      	asrs	r4, r4, #2
 800a510:	2600      	movs	r6, #0
 800a512:	42a6      	cmp	r6, r4
 800a514:	d105      	bne.n	800a522 <__libc_init_array+0x2e>
 800a516:	bd70      	pop	{r4, r5, r6, pc}
 800a518:	f855 3b04 	ldr.w	r3, [r5], #4
 800a51c:	4798      	blx	r3
 800a51e:	3601      	adds	r6, #1
 800a520:	e7ee      	b.n	800a500 <__libc_init_array+0xc>
 800a522:	f855 3b04 	ldr.w	r3, [r5], #4
 800a526:	4798      	blx	r3
 800a528:	3601      	adds	r6, #1
 800a52a:	e7f2      	b.n	800a512 <__libc_init_array+0x1e>
 800a52c:	0800b640 	.word	0x0800b640
 800a530:	0800b640 	.word	0x0800b640
 800a534:	0800b640 	.word	0x0800b640
 800a538:	0800b644 	.word	0x0800b644

0800a53c <memset>:
 800a53c:	4402      	add	r2, r0
 800a53e:	4603      	mov	r3, r0
 800a540:	4293      	cmp	r3, r2
 800a542:	d100      	bne.n	800a546 <memset+0xa>
 800a544:	4770      	bx	lr
 800a546:	f803 1b01 	strb.w	r1, [r3], #1
 800a54a:	e7f9      	b.n	800a540 <memset+0x4>

0800a54c <iprintf>:
 800a54c:	b40f      	push	{r0, r1, r2, r3}
 800a54e:	4b0a      	ldr	r3, [pc, #40]	; (800a578 <iprintf+0x2c>)
 800a550:	b513      	push	{r0, r1, r4, lr}
 800a552:	681c      	ldr	r4, [r3, #0]
 800a554:	b124      	cbz	r4, 800a560 <iprintf+0x14>
 800a556:	69a3      	ldr	r3, [r4, #24]
 800a558:	b913      	cbnz	r3, 800a560 <iprintf+0x14>
 800a55a:	4620      	mov	r0, r4
 800a55c:	f000 f9fe 	bl	800a95c <__sinit>
 800a560:	ab05      	add	r3, sp, #20
 800a562:	9a04      	ldr	r2, [sp, #16]
 800a564:	68a1      	ldr	r1, [r4, #8]
 800a566:	9301      	str	r3, [sp, #4]
 800a568:	4620      	mov	r0, r4
 800a56a:	f000 fc07 	bl	800ad7c <_vfiprintf_r>
 800a56e:	b002      	add	sp, #8
 800a570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a574:	b004      	add	sp, #16
 800a576:	4770      	bx	lr
 800a578:	20000010 	.word	0x20000010

0800a57c <putchar>:
 800a57c:	4b09      	ldr	r3, [pc, #36]	; (800a5a4 <putchar+0x28>)
 800a57e:	b513      	push	{r0, r1, r4, lr}
 800a580:	681c      	ldr	r4, [r3, #0]
 800a582:	4601      	mov	r1, r0
 800a584:	b134      	cbz	r4, 800a594 <putchar+0x18>
 800a586:	69a3      	ldr	r3, [r4, #24]
 800a588:	b923      	cbnz	r3, 800a594 <putchar+0x18>
 800a58a:	9001      	str	r0, [sp, #4]
 800a58c:	4620      	mov	r0, r4
 800a58e:	f000 f9e5 	bl	800a95c <__sinit>
 800a592:	9901      	ldr	r1, [sp, #4]
 800a594:	68a2      	ldr	r2, [r4, #8]
 800a596:	4620      	mov	r0, r4
 800a598:	b002      	add	sp, #8
 800a59a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a59e:	f000 beb1 	b.w	800b304 <_putc_r>
 800a5a2:	bf00      	nop
 800a5a4:	20000010 	.word	0x20000010

0800a5a8 <__swbuf_r>:
 800a5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5aa:	460e      	mov	r6, r1
 800a5ac:	4614      	mov	r4, r2
 800a5ae:	4605      	mov	r5, r0
 800a5b0:	b118      	cbz	r0, 800a5ba <__swbuf_r+0x12>
 800a5b2:	6983      	ldr	r3, [r0, #24]
 800a5b4:	b90b      	cbnz	r3, 800a5ba <__swbuf_r+0x12>
 800a5b6:	f000 f9d1 	bl	800a95c <__sinit>
 800a5ba:	4b21      	ldr	r3, [pc, #132]	; (800a640 <__swbuf_r+0x98>)
 800a5bc:	429c      	cmp	r4, r3
 800a5be:	d12b      	bne.n	800a618 <__swbuf_r+0x70>
 800a5c0:	686c      	ldr	r4, [r5, #4]
 800a5c2:	69a3      	ldr	r3, [r4, #24]
 800a5c4:	60a3      	str	r3, [r4, #8]
 800a5c6:	89a3      	ldrh	r3, [r4, #12]
 800a5c8:	071a      	lsls	r2, r3, #28
 800a5ca:	d52f      	bpl.n	800a62c <__swbuf_r+0x84>
 800a5cc:	6923      	ldr	r3, [r4, #16]
 800a5ce:	b36b      	cbz	r3, 800a62c <__swbuf_r+0x84>
 800a5d0:	6923      	ldr	r3, [r4, #16]
 800a5d2:	6820      	ldr	r0, [r4, #0]
 800a5d4:	1ac0      	subs	r0, r0, r3
 800a5d6:	6963      	ldr	r3, [r4, #20]
 800a5d8:	b2f6      	uxtb	r6, r6
 800a5da:	4283      	cmp	r3, r0
 800a5dc:	4637      	mov	r7, r6
 800a5de:	dc04      	bgt.n	800a5ea <__swbuf_r+0x42>
 800a5e0:	4621      	mov	r1, r4
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	f000 f926 	bl	800a834 <_fflush_r>
 800a5e8:	bb30      	cbnz	r0, 800a638 <__swbuf_r+0x90>
 800a5ea:	68a3      	ldr	r3, [r4, #8]
 800a5ec:	3b01      	subs	r3, #1
 800a5ee:	60a3      	str	r3, [r4, #8]
 800a5f0:	6823      	ldr	r3, [r4, #0]
 800a5f2:	1c5a      	adds	r2, r3, #1
 800a5f4:	6022      	str	r2, [r4, #0]
 800a5f6:	701e      	strb	r6, [r3, #0]
 800a5f8:	6963      	ldr	r3, [r4, #20]
 800a5fa:	3001      	adds	r0, #1
 800a5fc:	4283      	cmp	r3, r0
 800a5fe:	d004      	beq.n	800a60a <__swbuf_r+0x62>
 800a600:	89a3      	ldrh	r3, [r4, #12]
 800a602:	07db      	lsls	r3, r3, #31
 800a604:	d506      	bpl.n	800a614 <__swbuf_r+0x6c>
 800a606:	2e0a      	cmp	r6, #10
 800a608:	d104      	bne.n	800a614 <__swbuf_r+0x6c>
 800a60a:	4621      	mov	r1, r4
 800a60c:	4628      	mov	r0, r5
 800a60e:	f000 f911 	bl	800a834 <_fflush_r>
 800a612:	b988      	cbnz	r0, 800a638 <__swbuf_r+0x90>
 800a614:	4638      	mov	r0, r7
 800a616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a618:	4b0a      	ldr	r3, [pc, #40]	; (800a644 <__swbuf_r+0x9c>)
 800a61a:	429c      	cmp	r4, r3
 800a61c:	d101      	bne.n	800a622 <__swbuf_r+0x7a>
 800a61e:	68ac      	ldr	r4, [r5, #8]
 800a620:	e7cf      	b.n	800a5c2 <__swbuf_r+0x1a>
 800a622:	4b09      	ldr	r3, [pc, #36]	; (800a648 <__swbuf_r+0xa0>)
 800a624:	429c      	cmp	r4, r3
 800a626:	bf08      	it	eq
 800a628:	68ec      	ldreq	r4, [r5, #12]
 800a62a:	e7ca      	b.n	800a5c2 <__swbuf_r+0x1a>
 800a62c:	4621      	mov	r1, r4
 800a62e:	4628      	mov	r0, r5
 800a630:	f000 f80c 	bl	800a64c <__swsetup_r>
 800a634:	2800      	cmp	r0, #0
 800a636:	d0cb      	beq.n	800a5d0 <__swbuf_r+0x28>
 800a638:	f04f 37ff 	mov.w	r7, #4294967295
 800a63c:	e7ea      	b.n	800a614 <__swbuf_r+0x6c>
 800a63e:	bf00      	nop
 800a640:	0800b5c4 	.word	0x0800b5c4
 800a644:	0800b5e4 	.word	0x0800b5e4
 800a648:	0800b5a4 	.word	0x0800b5a4

0800a64c <__swsetup_r>:
 800a64c:	4b32      	ldr	r3, [pc, #200]	; (800a718 <__swsetup_r+0xcc>)
 800a64e:	b570      	push	{r4, r5, r6, lr}
 800a650:	681d      	ldr	r5, [r3, #0]
 800a652:	4606      	mov	r6, r0
 800a654:	460c      	mov	r4, r1
 800a656:	b125      	cbz	r5, 800a662 <__swsetup_r+0x16>
 800a658:	69ab      	ldr	r3, [r5, #24]
 800a65a:	b913      	cbnz	r3, 800a662 <__swsetup_r+0x16>
 800a65c:	4628      	mov	r0, r5
 800a65e:	f000 f97d 	bl	800a95c <__sinit>
 800a662:	4b2e      	ldr	r3, [pc, #184]	; (800a71c <__swsetup_r+0xd0>)
 800a664:	429c      	cmp	r4, r3
 800a666:	d10f      	bne.n	800a688 <__swsetup_r+0x3c>
 800a668:	686c      	ldr	r4, [r5, #4]
 800a66a:	89a3      	ldrh	r3, [r4, #12]
 800a66c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a670:	0719      	lsls	r1, r3, #28
 800a672:	d42c      	bmi.n	800a6ce <__swsetup_r+0x82>
 800a674:	06dd      	lsls	r5, r3, #27
 800a676:	d411      	bmi.n	800a69c <__swsetup_r+0x50>
 800a678:	2309      	movs	r3, #9
 800a67a:	6033      	str	r3, [r6, #0]
 800a67c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a680:	81a3      	strh	r3, [r4, #12]
 800a682:	f04f 30ff 	mov.w	r0, #4294967295
 800a686:	e03e      	b.n	800a706 <__swsetup_r+0xba>
 800a688:	4b25      	ldr	r3, [pc, #148]	; (800a720 <__swsetup_r+0xd4>)
 800a68a:	429c      	cmp	r4, r3
 800a68c:	d101      	bne.n	800a692 <__swsetup_r+0x46>
 800a68e:	68ac      	ldr	r4, [r5, #8]
 800a690:	e7eb      	b.n	800a66a <__swsetup_r+0x1e>
 800a692:	4b24      	ldr	r3, [pc, #144]	; (800a724 <__swsetup_r+0xd8>)
 800a694:	429c      	cmp	r4, r3
 800a696:	bf08      	it	eq
 800a698:	68ec      	ldreq	r4, [r5, #12]
 800a69a:	e7e6      	b.n	800a66a <__swsetup_r+0x1e>
 800a69c:	0758      	lsls	r0, r3, #29
 800a69e:	d512      	bpl.n	800a6c6 <__swsetup_r+0x7a>
 800a6a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6a2:	b141      	cbz	r1, 800a6b6 <__swsetup_r+0x6a>
 800a6a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6a8:	4299      	cmp	r1, r3
 800a6aa:	d002      	beq.n	800a6b2 <__swsetup_r+0x66>
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	f000 fa5b 	bl	800ab68 <_free_r>
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	6363      	str	r3, [r4, #52]	; 0x34
 800a6b6:	89a3      	ldrh	r3, [r4, #12]
 800a6b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a6bc:	81a3      	strh	r3, [r4, #12]
 800a6be:	2300      	movs	r3, #0
 800a6c0:	6063      	str	r3, [r4, #4]
 800a6c2:	6923      	ldr	r3, [r4, #16]
 800a6c4:	6023      	str	r3, [r4, #0]
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	f043 0308 	orr.w	r3, r3, #8
 800a6cc:	81a3      	strh	r3, [r4, #12]
 800a6ce:	6923      	ldr	r3, [r4, #16]
 800a6d0:	b94b      	cbnz	r3, 800a6e6 <__swsetup_r+0x9a>
 800a6d2:	89a3      	ldrh	r3, [r4, #12]
 800a6d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a6d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6dc:	d003      	beq.n	800a6e6 <__swsetup_r+0x9a>
 800a6de:	4621      	mov	r1, r4
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	f000 fa01 	bl	800aae8 <__smakebuf_r>
 800a6e6:	89a0      	ldrh	r0, [r4, #12]
 800a6e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6ec:	f010 0301 	ands.w	r3, r0, #1
 800a6f0:	d00a      	beq.n	800a708 <__swsetup_r+0xbc>
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	60a3      	str	r3, [r4, #8]
 800a6f6:	6963      	ldr	r3, [r4, #20]
 800a6f8:	425b      	negs	r3, r3
 800a6fa:	61a3      	str	r3, [r4, #24]
 800a6fc:	6923      	ldr	r3, [r4, #16]
 800a6fe:	b943      	cbnz	r3, 800a712 <__swsetup_r+0xc6>
 800a700:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a704:	d1ba      	bne.n	800a67c <__swsetup_r+0x30>
 800a706:	bd70      	pop	{r4, r5, r6, pc}
 800a708:	0781      	lsls	r1, r0, #30
 800a70a:	bf58      	it	pl
 800a70c:	6963      	ldrpl	r3, [r4, #20]
 800a70e:	60a3      	str	r3, [r4, #8]
 800a710:	e7f4      	b.n	800a6fc <__swsetup_r+0xb0>
 800a712:	2000      	movs	r0, #0
 800a714:	e7f7      	b.n	800a706 <__swsetup_r+0xba>
 800a716:	bf00      	nop
 800a718:	20000010 	.word	0x20000010
 800a71c:	0800b5c4 	.word	0x0800b5c4
 800a720:	0800b5e4 	.word	0x0800b5e4
 800a724:	0800b5a4 	.word	0x0800b5a4

0800a728 <__sflush_r>:
 800a728:	898a      	ldrh	r2, [r1, #12]
 800a72a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a72e:	4605      	mov	r5, r0
 800a730:	0710      	lsls	r0, r2, #28
 800a732:	460c      	mov	r4, r1
 800a734:	d458      	bmi.n	800a7e8 <__sflush_r+0xc0>
 800a736:	684b      	ldr	r3, [r1, #4]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	dc05      	bgt.n	800a748 <__sflush_r+0x20>
 800a73c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a73e:	2b00      	cmp	r3, #0
 800a740:	dc02      	bgt.n	800a748 <__sflush_r+0x20>
 800a742:	2000      	movs	r0, #0
 800a744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a748:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a74a:	2e00      	cmp	r6, #0
 800a74c:	d0f9      	beq.n	800a742 <__sflush_r+0x1a>
 800a74e:	2300      	movs	r3, #0
 800a750:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a754:	682f      	ldr	r7, [r5, #0]
 800a756:	602b      	str	r3, [r5, #0]
 800a758:	d032      	beq.n	800a7c0 <__sflush_r+0x98>
 800a75a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a75c:	89a3      	ldrh	r3, [r4, #12]
 800a75e:	075a      	lsls	r2, r3, #29
 800a760:	d505      	bpl.n	800a76e <__sflush_r+0x46>
 800a762:	6863      	ldr	r3, [r4, #4]
 800a764:	1ac0      	subs	r0, r0, r3
 800a766:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a768:	b10b      	cbz	r3, 800a76e <__sflush_r+0x46>
 800a76a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a76c:	1ac0      	subs	r0, r0, r3
 800a76e:	2300      	movs	r3, #0
 800a770:	4602      	mov	r2, r0
 800a772:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a774:	6a21      	ldr	r1, [r4, #32]
 800a776:	4628      	mov	r0, r5
 800a778:	47b0      	blx	r6
 800a77a:	1c43      	adds	r3, r0, #1
 800a77c:	89a3      	ldrh	r3, [r4, #12]
 800a77e:	d106      	bne.n	800a78e <__sflush_r+0x66>
 800a780:	6829      	ldr	r1, [r5, #0]
 800a782:	291d      	cmp	r1, #29
 800a784:	d82c      	bhi.n	800a7e0 <__sflush_r+0xb8>
 800a786:	4a2a      	ldr	r2, [pc, #168]	; (800a830 <__sflush_r+0x108>)
 800a788:	40ca      	lsrs	r2, r1
 800a78a:	07d6      	lsls	r6, r2, #31
 800a78c:	d528      	bpl.n	800a7e0 <__sflush_r+0xb8>
 800a78e:	2200      	movs	r2, #0
 800a790:	6062      	str	r2, [r4, #4]
 800a792:	04d9      	lsls	r1, r3, #19
 800a794:	6922      	ldr	r2, [r4, #16]
 800a796:	6022      	str	r2, [r4, #0]
 800a798:	d504      	bpl.n	800a7a4 <__sflush_r+0x7c>
 800a79a:	1c42      	adds	r2, r0, #1
 800a79c:	d101      	bne.n	800a7a2 <__sflush_r+0x7a>
 800a79e:	682b      	ldr	r3, [r5, #0]
 800a7a0:	b903      	cbnz	r3, 800a7a4 <__sflush_r+0x7c>
 800a7a2:	6560      	str	r0, [r4, #84]	; 0x54
 800a7a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7a6:	602f      	str	r7, [r5, #0]
 800a7a8:	2900      	cmp	r1, #0
 800a7aa:	d0ca      	beq.n	800a742 <__sflush_r+0x1a>
 800a7ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7b0:	4299      	cmp	r1, r3
 800a7b2:	d002      	beq.n	800a7ba <__sflush_r+0x92>
 800a7b4:	4628      	mov	r0, r5
 800a7b6:	f000 f9d7 	bl	800ab68 <_free_r>
 800a7ba:	2000      	movs	r0, #0
 800a7bc:	6360      	str	r0, [r4, #52]	; 0x34
 800a7be:	e7c1      	b.n	800a744 <__sflush_r+0x1c>
 800a7c0:	6a21      	ldr	r1, [r4, #32]
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	47b0      	blx	r6
 800a7c8:	1c41      	adds	r1, r0, #1
 800a7ca:	d1c7      	bne.n	800a75c <__sflush_r+0x34>
 800a7cc:	682b      	ldr	r3, [r5, #0]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d0c4      	beq.n	800a75c <__sflush_r+0x34>
 800a7d2:	2b1d      	cmp	r3, #29
 800a7d4:	d001      	beq.n	800a7da <__sflush_r+0xb2>
 800a7d6:	2b16      	cmp	r3, #22
 800a7d8:	d101      	bne.n	800a7de <__sflush_r+0xb6>
 800a7da:	602f      	str	r7, [r5, #0]
 800a7dc:	e7b1      	b.n	800a742 <__sflush_r+0x1a>
 800a7de:	89a3      	ldrh	r3, [r4, #12]
 800a7e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7e4:	81a3      	strh	r3, [r4, #12]
 800a7e6:	e7ad      	b.n	800a744 <__sflush_r+0x1c>
 800a7e8:	690f      	ldr	r7, [r1, #16]
 800a7ea:	2f00      	cmp	r7, #0
 800a7ec:	d0a9      	beq.n	800a742 <__sflush_r+0x1a>
 800a7ee:	0793      	lsls	r3, r2, #30
 800a7f0:	680e      	ldr	r6, [r1, #0]
 800a7f2:	bf08      	it	eq
 800a7f4:	694b      	ldreq	r3, [r1, #20]
 800a7f6:	600f      	str	r7, [r1, #0]
 800a7f8:	bf18      	it	ne
 800a7fa:	2300      	movne	r3, #0
 800a7fc:	eba6 0807 	sub.w	r8, r6, r7
 800a800:	608b      	str	r3, [r1, #8]
 800a802:	f1b8 0f00 	cmp.w	r8, #0
 800a806:	dd9c      	ble.n	800a742 <__sflush_r+0x1a>
 800a808:	6a21      	ldr	r1, [r4, #32]
 800a80a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a80c:	4643      	mov	r3, r8
 800a80e:	463a      	mov	r2, r7
 800a810:	4628      	mov	r0, r5
 800a812:	47b0      	blx	r6
 800a814:	2800      	cmp	r0, #0
 800a816:	dc06      	bgt.n	800a826 <__sflush_r+0xfe>
 800a818:	89a3      	ldrh	r3, [r4, #12]
 800a81a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a81e:	81a3      	strh	r3, [r4, #12]
 800a820:	f04f 30ff 	mov.w	r0, #4294967295
 800a824:	e78e      	b.n	800a744 <__sflush_r+0x1c>
 800a826:	4407      	add	r7, r0
 800a828:	eba8 0800 	sub.w	r8, r8, r0
 800a82c:	e7e9      	b.n	800a802 <__sflush_r+0xda>
 800a82e:	bf00      	nop
 800a830:	20400001 	.word	0x20400001

0800a834 <_fflush_r>:
 800a834:	b538      	push	{r3, r4, r5, lr}
 800a836:	690b      	ldr	r3, [r1, #16]
 800a838:	4605      	mov	r5, r0
 800a83a:	460c      	mov	r4, r1
 800a83c:	b913      	cbnz	r3, 800a844 <_fflush_r+0x10>
 800a83e:	2500      	movs	r5, #0
 800a840:	4628      	mov	r0, r5
 800a842:	bd38      	pop	{r3, r4, r5, pc}
 800a844:	b118      	cbz	r0, 800a84e <_fflush_r+0x1a>
 800a846:	6983      	ldr	r3, [r0, #24]
 800a848:	b90b      	cbnz	r3, 800a84e <_fflush_r+0x1a>
 800a84a:	f000 f887 	bl	800a95c <__sinit>
 800a84e:	4b14      	ldr	r3, [pc, #80]	; (800a8a0 <_fflush_r+0x6c>)
 800a850:	429c      	cmp	r4, r3
 800a852:	d11b      	bne.n	800a88c <_fflush_r+0x58>
 800a854:	686c      	ldr	r4, [r5, #4]
 800a856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d0ef      	beq.n	800a83e <_fflush_r+0xa>
 800a85e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a860:	07d0      	lsls	r0, r2, #31
 800a862:	d404      	bmi.n	800a86e <_fflush_r+0x3a>
 800a864:	0599      	lsls	r1, r3, #22
 800a866:	d402      	bmi.n	800a86e <_fflush_r+0x3a>
 800a868:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a86a:	f000 f915 	bl	800aa98 <__retarget_lock_acquire_recursive>
 800a86e:	4628      	mov	r0, r5
 800a870:	4621      	mov	r1, r4
 800a872:	f7ff ff59 	bl	800a728 <__sflush_r>
 800a876:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a878:	07da      	lsls	r2, r3, #31
 800a87a:	4605      	mov	r5, r0
 800a87c:	d4e0      	bmi.n	800a840 <_fflush_r+0xc>
 800a87e:	89a3      	ldrh	r3, [r4, #12]
 800a880:	059b      	lsls	r3, r3, #22
 800a882:	d4dd      	bmi.n	800a840 <_fflush_r+0xc>
 800a884:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a886:	f000 f908 	bl	800aa9a <__retarget_lock_release_recursive>
 800a88a:	e7d9      	b.n	800a840 <_fflush_r+0xc>
 800a88c:	4b05      	ldr	r3, [pc, #20]	; (800a8a4 <_fflush_r+0x70>)
 800a88e:	429c      	cmp	r4, r3
 800a890:	d101      	bne.n	800a896 <_fflush_r+0x62>
 800a892:	68ac      	ldr	r4, [r5, #8]
 800a894:	e7df      	b.n	800a856 <_fflush_r+0x22>
 800a896:	4b04      	ldr	r3, [pc, #16]	; (800a8a8 <_fflush_r+0x74>)
 800a898:	429c      	cmp	r4, r3
 800a89a:	bf08      	it	eq
 800a89c:	68ec      	ldreq	r4, [r5, #12]
 800a89e:	e7da      	b.n	800a856 <_fflush_r+0x22>
 800a8a0:	0800b5c4 	.word	0x0800b5c4
 800a8a4:	0800b5e4 	.word	0x0800b5e4
 800a8a8:	0800b5a4 	.word	0x0800b5a4

0800a8ac <std>:
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	e9c0 3300 	strd	r3, r3, [r0]
 800a8b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8ba:	6083      	str	r3, [r0, #8]
 800a8bc:	8181      	strh	r1, [r0, #12]
 800a8be:	6643      	str	r3, [r0, #100]	; 0x64
 800a8c0:	81c2      	strh	r2, [r0, #14]
 800a8c2:	6183      	str	r3, [r0, #24]
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	2208      	movs	r2, #8
 800a8c8:	305c      	adds	r0, #92	; 0x5c
 800a8ca:	f7ff fe37 	bl	800a53c <memset>
 800a8ce:	4b05      	ldr	r3, [pc, #20]	; (800a8e4 <std+0x38>)
 800a8d0:	6263      	str	r3, [r4, #36]	; 0x24
 800a8d2:	4b05      	ldr	r3, [pc, #20]	; (800a8e8 <std+0x3c>)
 800a8d4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a8d6:	4b05      	ldr	r3, [pc, #20]	; (800a8ec <std+0x40>)
 800a8d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a8da:	4b05      	ldr	r3, [pc, #20]	; (800a8f0 <std+0x44>)
 800a8dc:	6224      	str	r4, [r4, #32]
 800a8de:	6323      	str	r3, [r4, #48]	; 0x30
 800a8e0:	bd10      	pop	{r4, pc}
 800a8e2:	bf00      	nop
 800a8e4:	0800b3b5 	.word	0x0800b3b5
 800a8e8:	0800b3d7 	.word	0x0800b3d7
 800a8ec:	0800b40f 	.word	0x0800b40f
 800a8f0:	0800b433 	.word	0x0800b433

0800a8f4 <_cleanup_r>:
 800a8f4:	4901      	ldr	r1, [pc, #4]	; (800a8fc <_cleanup_r+0x8>)
 800a8f6:	f000 b8af 	b.w	800aa58 <_fwalk_reent>
 800a8fa:	bf00      	nop
 800a8fc:	0800a835 	.word	0x0800a835

0800a900 <__sfmoreglue>:
 800a900:	b570      	push	{r4, r5, r6, lr}
 800a902:	2268      	movs	r2, #104	; 0x68
 800a904:	1e4d      	subs	r5, r1, #1
 800a906:	4355      	muls	r5, r2
 800a908:	460e      	mov	r6, r1
 800a90a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a90e:	f000 f997 	bl	800ac40 <_malloc_r>
 800a912:	4604      	mov	r4, r0
 800a914:	b140      	cbz	r0, 800a928 <__sfmoreglue+0x28>
 800a916:	2100      	movs	r1, #0
 800a918:	e9c0 1600 	strd	r1, r6, [r0]
 800a91c:	300c      	adds	r0, #12
 800a91e:	60a0      	str	r0, [r4, #8]
 800a920:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a924:	f7ff fe0a 	bl	800a53c <memset>
 800a928:	4620      	mov	r0, r4
 800a92a:	bd70      	pop	{r4, r5, r6, pc}

0800a92c <__sfp_lock_acquire>:
 800a92c:	4801      	ldr	r0, [pc, #4]	; (800a934 <__sfp_lock_acquire+0x8>)
 800a92e:	f000 b8b3 	b.w	800aa98 <__retarget_lock_acquire_recursive>
 800a932:	bf00      	nop
 800a934:	20000581 	.word	0x20000581

0800a938 <__sfp_lock_release>:
 800a938:	4801      	ldr	r0, [pc, #4]	; (800a940 <__sfp_lock_release+0x8>)
 800a93a:	f000 b8ae 	b.w	800aa9a <__retarget_lock_release_recursive>
 800a93e:	bf00      	nop
 800a940:	20000581 	.word	0x20000581

0800a944 <__sinit_lock_acquire>:
 800a944:	4801      	ldr	r0, [pc, #4]	; (800a94c <__sinit_lock_acquire+0x8>)
 800a946:	f000 b8a7 	b.w	800aa98 <__retarget_lock_acquire_recursive>
 800a94a:	bf00      	nop
 800a94c:	20000582 	.word	0x20000582

0800a950 <__sinit_lock_release>:
 800a950:	4801      	ldr	r0, [pc, #4]	; (800a958 <__sinit_lock_release+0x8>)
 800a952:	f000 b8a2 	b.w	800aa9a <__retarget_lock_release_recursive>
 800a956:	bf00      	nop
 800a958:	20000582 	.word	0x20000582

0800a95c <__sinit>:
 800a95c:	b510      	push	{r4, lr}
 800a95e:	4604      	mov	r4, r0
 800a960:	f7ff fff0 	bl	800a944 <__sinit_lock_acquire>
 800a964:	69a3      	ldr	r3, [r4, #24]
 800a966:	b11b      	cbz	r3, 800a970 <__sinit+0x14>
 800a968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a96c:	f7ff bff0 	b.w	800a950 <__sinit_lock_release>
 800a970:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a974:	6523      	str	r3, [r4, #80]	; 0x50
 800a976:	4b13      	ldr	r3, [pc, #76]	; (800a9c4 <__sinit+0x68>)
 800a978:	4a13      	ldr	r2, [pc, #76]	; (800a9c8 <__sinit+0x6c>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a97e:	42a3      	cmp	r3, r4
 800a980:	bf04      	itt	eq
 800a982:	2301      	moveq	r3, #1
 800a984:	61a3      	streq	r3, [r4, #24]
 800a986:	4620      	mov	r0, r4
 800a988:	f000 f820 	bl	800a9cc <__sfp>
 800a98c:	6060      	str	r0, [r4, #4]
 800a98e:	4620      	mov	r0, r4
 800a990:	f000 f81c 	bl	800a9cc <__sfp>
 800a994:	60a0      	str	r0, [r4, #8]
 800a996:	4620      	mov	r0, r4
 800a998:	f000 f818 	bl	800a9cc <__sfp>
 800a99c:	2200      	movs	r2, #0
 800a99e:	60e0      	str	r0, [r4, #12]
 800a9a0:	2104      	movs	r1, #4
 800a9a2:	6860      	ldr	r0, [r4, #4]
 800a9a4:	f7ff ff82 	bl	800a8ac <std>
 800a9a8:	68a0      	ldr	r0, [r4, #8]
 800a9aa:	2201      	movs	r2, #1
 800a9ac:	2109      	movs	r1, #9
 800a9ae:	f7ff ff7d 	bl	800a8ac <std>
 800a9b2:	68e0      	ldr	r0, [r4, #12]
 800a9b4:	2202      	movs	r2, #2
 800a9b6:	2112      	movs	r1, #18
 800a9b8:	f7ff ff78 	bl	800a8ac <std>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	61a3      	str	r3, [r4, #24]
 800a9c0:	e7d2      	b.n	800a968 <__sinit+0xc>
 800a9c2:	bf00      	nop
 800a9c4:	0800b5a0 	.word	0x0800b5a0
 800a9c8:	0800a8f5 	.word	0x0800a8f5

0800a9cc <__sfp>:
 800a9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ce:	4607      	mov	r7, r0
 800a9d0:	f7ff ffac 	bl	800a92c <__sfp_lock_acquire>
 800a9d4:	4b1e      	ldr	r3, [pc, #120]	; (800aa50 <__sfp+0x84>)
 800a9d6:	681e      	ldr	r6, [r3, #0]
 800a9d8:	69b3      	ldr	r3, [r6, #24]
 800a9da:	b913      	cbnz	r3, 800a9e2 <__sfp+0x16>
 800a9dc:	4630      	mov	r0, r6
 800a9de:	f7ff ffbd 	bl	800a95c <__sinit>
 800a9e2:	3648      	adds	r6, #72	; 0x48
 800a9e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a9e8:	3b01      	subs	r3, #1
 800a9ea:	d503      	bpl.n	800a9f4 <__sfp+0x28>
 800a9ec:	6833      	ldr	r3, [r6, #0]
 800a9ee:	b30b      	cbz	r3, 800aa34 <__sfp+0x68>
 800a9f0:	6836      	ldr	r6, [r6, #0]
 800a9f2:	e7f7      	b.n	800a9e4 <__sfp+0x18>
 800a9f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a9f8:	b9d5      	cbnz	r5, 800aa30 <__sfp+0x64>
 800a9fa:	4b16      	ldr	r3, [pc, #88]	; (800aa54 <__sfp+0x88>)
 800a9fc:	60e3      	str	r3, [r4, #12]
 800a9fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aa02:	6665      	str	r5, [r4, #100]	; 0x64
 800aa04:	f000 f847 	bl	800aa96 <__retarget_lock_init_recursive>
 800aa08:	f7ff ff96 	bl	800a938 <__sfp_lock_release>
 800aa0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800aa10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800aa14:	6025      	str	r5, [r4, #0]
 800aa16:	61a5      	str	r5, [r4, #24]
 800aa18:	2208      	movs	r2, #8
 800aa1a:	4629      	mov	r1, r5
 800aa1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aa20:	f7ff fd8c 	bl	800a53c <memset>
 800aa24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aa28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa30:	3468      	adds	r4, #104	; 0x68
 800aa32:	e7d9      	b.n	800a9e8 <__sfp+0x1c>
 800aa34:	2104      	movs	r1, #4
 800aa36:	4638      	mov	r0, r7
 800aa38:	f7ff ff62 	bl	800a900 <__sfmoreglue>
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	6030      	str	r0, [r6, #0]
 800aa40:	2800      	cmp	r0, #0
 800aa42:	d1d5      	bne.n	800a9f0 <__sfp+0x24>
 800aa44:	f7ff ff78 	bl	800a938 <__sfp_lock_release>
 800aa48:	230c      	movs	r3, #12
 800aa4a:	603b      	str	r3, [r7, #0]
 800aa4c:	e7ee      	b.n	800aa2c <__sfp+0x60>
 800aa4e:	bf00      	nop
 800aa50:	0800b5a0 	.word	0x0800b5a0
 800aa54:	ffff0001 	.word	0xffff0001

0800aa58 <_fwalk_reent>:
 800aa58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa5c:	4606      	mov	r6, r0
 800aa5e:	4688      	mov	r8, r1
 800aa60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aa64:	2700      	movs	r7, #0
 800aa66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa6a:	f1b9 0901 	subs.w	r9, r9, #1
 800aa6e:	d505      	bpl.n	800aa7c <_fwalk_reent+0x24>
 800aa70:	6824      	ldr	r4, [r4, #0]
 800aa72:	2c00      	cmp	r4, #0
 800aa74:	d1f7      	bne.n	800aa66 <_fwalk_reent+0xe>
 800aa76:	4638      	mov	r0, r7
 800aa78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa7c:	89ab      	ldrh	r3, [r5, #12]
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d907      	bls.n	800aa92 <_fwalk_reent+0x3a>
 800aa82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa86:	3301      	adds	r3, #1
 800aa88:	d003      	beq.n	800aa92 <_fwalk_reent+0x3a>
 800aa8a:	4629      	mov	r1, r5
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	47c0      	blx	r8
 800aa90:	4307      	orrs	r7, r0
 800aa92:	3568      	adds	r5, #104	; 0x68
 800aa94:	e7e9      	b.n	800aa6a <_fwalk_reent+0x12>

0800aa96 <__retarget_lock_init_recursive>:
 800aa96:	4770      	bx	lr

0800aa98 <__retarget_lock_acquire_recursive>:
 800aa98:	4770      	bx	lr

0800aa9a <__retarget_lock_release_recursive>:
 800aa9a:	4770      	bx	lr

0800aa9c <__swhatbuf_r>:
 800aa9c:	b570      	push	{r4, r5, r6, lr}
 800aa9e:	460e      	mov	r6, r1
 800aaa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaa4:	2900      	cmp	r1, #0
 800aaa6:	b096      	sub	sp, #88	; 0x58
 800aaa8:	4614      	mov	r4, r2
 800aaaa:	461d      	mov	r5, r3
 800aaac:	da08      	bge.n	800aac0 <__swhatbuf_r+0x24>
 800aaae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800aab2:	2200      	movs	r2, #0
 800aab4:	602a      	str	r2, [r5, #0]
 800aab6:	061a      	lsls	r2, r3, #24
 800aab8:	d410      	bmi.n	800aadc <__swhatbuf_r+0x40>
 800aaba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aabe:	e00e      	b.n	800aade <__swhatbuf_r+0x42>
 800aac0:	466a      	mov	r2, sp
 800aac2:	f000 fcdd 	bl	800b480 <_fstat_r>
 800aac6:	2800      	cmp	r0, #0
 800aac8:	dbf1      	blt.n	800aaae <__swhatbuf_r+0x12>
 800aaca:	9a01      	ldr	r2, [sp, #4]
 800aacc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aad0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aad4:	425a      	negs	r2, r3
 800aad6:	415a      	adcs	r2, r3
 800aad8:	602a      	str	r2, [r5, #0]
 800aada:	e7ee      	b.n	800aaba <__swhatbuf_r+0x1e>
 800aadc:	2340      	movs	r3, #64	; 0x40
 800aade:	2000      	movs	r0, #0
 800aae0:	6023      	str	r3, [r4, #0]
 800aae2:	b016      	add	sp, #88	; 0x58
 800aae4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800aae8 <__smakebuf_r>:
 800aae8:	898b      	ldrh	r3, [r1, #12]
 800aaea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aaec:	079d      	lsls	r5, r3, #30
 800aaee:	4606      	mov	r6, r0
 800aaf0:	460c      	mov	r4, r1
 800aaf2:	d507      	bpl.n	800ab04 <__smakebuf_r+0x1c>
 800aaf4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aaf8:	6023      	str	r3, [r4, #0]
 800aafa:	6123      	str	r3, [r4, #16]
 800aafc:	2301      	movs	r3, #1
 800aafe:	6163      	str	r3, [r4, #20]
 800ab00:	b002      	add	sp, #8
 800ab02:	bd70      	pop	{r4, r5, r6, pc}
 800ab04:	ab01      	add	r3, sp, #4
 800ab06:	466a      	mov	r2, sp
 800ab08:	f7ff ffc8 	bl	800aa9c <__swhatbuf_r>
 800ab0c:	9900      	ldr	r1, [sp, #0]
 800ab0e:	4605      	mov	r5, r0
 800ab10:	4630      	mov	r0, r6
 800ab12:	f000 f895 	bl	800ac40 <_malloc_r>
 800ab16:	b948      	cbnz	r0, 800ab2c <__smakebuf_r+0x44>
 800ab18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab1c:	059a      	lsls	r2, r3, #22
 800ab1e:	d4ef      	bmi.n	800ab00 <__smakebuf_r+0x18>
 800ab20:	f023 0303 	bic.w	r3, r3, #3
 800ab24:	f043 0302 	orr.w	r3, r3, #2
 800ab28:	81a3      	strh	r3, [r4, #12]
 800ab2a:	e7e3      	b.n	800aaf4 <__smakebuf_r+0xc>
 800ab2c:	4b0d      	ldr	r3, [pc, #52]	; (800ab64 <__smakebuf_r+0x7c>)
 800ab2e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ab30:	89a3      	ldrh	r3, [r4, #12]
 800ab32:	6020      	str	r0, [r4, #0]
 800ab34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab38:	81a3      	strh	r3, [r4, #12]
 800ab3a:	9b00      	ldr	r3, [sp, #0]
 800ab3c:	6163      	str	r3, [r4, #20]
 800ab3e:	9b01      	ldr	r3, [sp, #4]
 800ab40:	6120      	str	r0, [r4, #16]
 800ab42:	b15b      	cbz	r3, 800ab5c <__smakebuf_r+0x74>
 800ab44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f000 fcab 	bl	800b4a4 <_isatty_r>
 800ab4e:	b128      	cbz	r0, 800ab5c <__smakebuf_r+0x74>
 800ab50:	89a3      	ldrh	r3, [r4, #12]
 800ab52:	f023 0303 	bic.w	r3, r3, #3
 800ab56:	f043 0301 	orr.w	r3, r3, #1
 800ab5a:	81a3      	strh	r3, [r4, #12]
 800ab5c:	89a0      	ldrh	r0, [r4, #12]
 800ab5e:	4305      	orrs	r5, r0
 800ab60:	81a5      	strh	r5, [r4, #12]
 800ab62:	e7cd      	b.n	800ab00 <__smakebuf_r+0x18>
 800ab64:	0800a8f5 	.word	0x0800a8f5

0800ab68 <_free_r>:
 800ab68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab6a:	2900      	cmp	r1, #0
 800ab6c:	d044      	beq.n	800abf8 <_free_r+0x90>
 800ab6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab72:	9001      	str	r0, [sp, #4]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	f1a1 0404 	sub.w	r4, r1, #4
 800ab7a:	bfb8      	it	lt
 800ab7c:	18e4      	addlt	r4, r4, r3
 800ab7e:	f000 fcb3 	bl	800b4e8 <__malloc_lock>
 800ab82:	4a1e      	ldr	r2, [pc, #120]	; (800abfc <_free_r+0x94>)
 800ab84:	9801      	ldr	r0, [sp, #4]
 800ab86:	6813      	ldr	r3, [r2, #0]
 800ab88:	b933      	cbnz	r3, 800ab98 <_free_r+0x30>
 800ab8a:	6063      	str	r3, [r4, #4]
 800ab8c:	6014      	str	r4, [r2, #0]
 800ab8e:	b003      	add	sp, #12
 800ab90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab94:	f000 bcae 	b.w	800b4f4 <__malloc_unlock>
 800ab98:	42a3      	cmp	r3, r4
 800ab9a:	d908      	bls.n	800abae <_free_r+0x46>
 800ab9c:	6825      	ldr	r5, [r4, #0]
 800ab9e:	1961      	adds	r1, r4, r5
 800aba0:	428b      	cmp	r3, r1
 800aba2:	bf01      	itttt	eq
 800aba4:	6819      	ldreq	r1, [r3, #0]
 800aba6:	685b      	ldreq	r3, [r3, #4]
 800aba8:	1949      	addeq	r1, r1, r5
 800abaa:	6021      	streq	r1, [r4, #0]
 800abac:	e7ed      	b.n	800ab8a <_free_r+0x22>
 800abae:	461a      	mov	r2, r3
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	b10b      	cbz	r3, 800abb8 <_free_r+0x50>
 800abb4:	42a3      	cmp	r3, r4
 800abb6:	d9fa      	bls.n	800abae <_free_r+0x46>
 800abb8:	6811      	ldr	r1, [r2, #0]
 800abba:	1855      	adds	r5, r2, r1
 800abbc:	42a5      	cmp	r5, r4
 800abbe:	d10b      	bne.n	800abd8 <_free_r+0x70>
 800abc0:	6824      	ldr	r4, [r4, #0]
 800abc2:	4421      	add	r1, r4
 800abc4:	1854      	adds	r4, r2, r1
 800abc6:	42a3      	cmp	r3, r4
 800abc8:	6011      	str	r1, [r2, #0]
 800abca:	d1e0      	bne.n	800ab8e <_free_r+0x26>
 800abcc:	681c      	ldr	r4, [r3, #0]
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	6053      	str	r3, [r2, #4]
 800abd2:	4421      	add	r1, r4
 800abd4:	6011      	str	r1, [r2, #0]
 800abd6:	e7da      	b.n	800ab8e <_free_r+0x26>
 800abd8:	d902      	bls.n	800abe0 <_free_r+0x78>
 800abda:	230c      	movs	r3, #12
 800abdc:	6003      	str	r3, [r0, #0]
 800abde:	e7d6      	b.n	800ab8e <_free_r+0x26>
 800abe0:	6825      	ldr	r5, [r4, #0]
 800abe2:	1961      	adds	r1, r4, r5
 800abe4:	428b      	cmp	r3, r1
 800abe6:	bf04      	itt	eq
 800abe8:	6819      	ldreq	r1, [r3, #0]
 800abea:	685b      	ldreq	r3, [r3, #4]
 800abec:	6063      	str	r3, [r4, #4]
 800abee:	bf04      	itt	eq
 800abf0:	1949      	addeq	r1, r1, r5
 800abf2:	6021      	streq	r1, [r4, #0]
 800abf4:	6054      	str	r4, [r2, #4]
 800abf6:	e7ca      	b.n	800ab8e <_free_r+0x26>
 800abf8:	b003      	add	sp, #12
 800abfa:	bd30      	pop	{r4, r5, pc}
 800abfc:	20000584 	.word	0x20000584

0800ac00 <sbrk_aligned>:
 800ac00:	b570      	push	{r4, r5, r6, lr}
 800ac02:	4e0e      	ldr	r6, [pc, #56]	; (800ac3c <sbrk_aligned+0x3c>)
 800ac04:	460c      	mov	r4, r1
 800ac06:	6831      	ldr	r1, [r6, #0]
 800ac08:	4605      	mov	r5, r0
 800ac0a:	b911      	cbnz	r1, 800ac12 <sbrk_aligned+0x12>
 800ac0c:	f000 fbc2 	bl	800b394 <_sbrk_r>
 800ac10:	6030      	str	r0, [r6, #0]
 800ac12:	4621      	mov	r1, r4
 800ac14:	4628      	mov	r0, r5
 800ac16:	f000 fbbd 	bl	800b394 <_sbrk_r>
 800ac1a:	1c43      	adds	r3, r0, #1
 800ac1c:	d00a      	beq.n	800ac34 <sbrk_aligned+0x34>
 800ac1e:	1cc4      	adds	r4, r0, #3
 800ac20:	f024 0403 	bic.w	r4, r4, #3
 800ac24:	42a0      	cmp	r0, r4
 800ac26:	d007      	beq.n	800ac38 <sbrk_aligned+0x38>
 800ac28:	1a21      	subs	r1, r4, r0
 800ac2a:	4628      	mov	r0, r5
 800ac2c:	f000 fbb2 	bl	800b394 <_sbrk_r>
 800ac30:	3001      	adds	r0, #1
 800ac32:	d101      	bne.n	800ac38 <sbrk_aligned+0x38>
 800ac34:	f04f 34ff 	mov.w	r4, #4294967295
 800ac38:	4620      	mov	r0, r4
 800ac3a:	bd70      	pop	{r4, r5, r6, pc}
 800ac3c:	20000588 	.word	0x20000588

0800ac40 <_malloc_r>:
 800ac40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac44:	1ccd      	adds	r5, r1, #3
 800ac46:	f025 0503 	bic.w	r5, r5, #3
 800ac4a:	3508      	adds	r5, #8
 800ac4c:	2d0c      	cmp	r5, #12
 800ac4e:	bf38      	it	cc
 800ac50:	250c      	movcc	r5, #12
 800ac52:	2d00      	cmp	r5, #0
 800ac54:	4607      	mov	r7, r0
 800ac56:	db01      	blt.n	800ac5c <_malloc_r+0x1c>
 800ac58:	42a9      	cmp	r1, r5
 800ac5a:	d905      	bls.n	800ac68 <_malloc_r+0x28>
 800ac5c:	230c      	movs	r3, #12
 800ac5e:	603b      	str	r3, [r7, #0]
 800ac60:	2600      	movs	r6, #0
 800ac62:	4630      	mov	r0, r6
 800ac64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac68:	4e2e      	ldr	r6, [pc, #184]	; (800ad24 <_malloc_r+0xe4>)
 800ac6a:	f000 fc3d 	bl	800b4e8 <__malloc_lock>
 800ac6e:	6833      	ldr	r3, [r6, #0]
 800ac70:	461c      	mov	r4, r3
 800ac72:	bb34      	cbnz	r4, 800acc2 <_malloc_r+0x82>
 800ac74:	4629      	mov	r1, r5
 800ac76:	4638      	mov	r0, r7
 800ac78:	f7ff ffc2 	bl	800ac00 <sbrk_aligned>
 800ac7c:	1c43      	adds	r3, r0, #1
 800ac7e:	4604      	mov	r4, r0
 800ac80:	d14d      	bne.n	800ad1e <_malloc_r+0xde>
 800ac82:	6834      	ldr	r4, [r6, #0]
 800ac84:	4626      	mov	r6, r4
 800ac86:	2e00      	cmp	r6, #0
 800ac88:	d140      	bne.n	800ad0c <_malloc_r+0xcc>
 800ac8a:	6823      	ldr	r3, [r4, #0]
 800ac8c:	4631      	mov	r1, r6
 800ac8e:	4638      	mov	r0, r7
 800ac90:	eb04 0803 	add.w	r8, r4, r3
 800ac94:	f000 fb7e 	bl	800b394 <_sbrk_r>
 800ac98:	4580      	cmp	r8, r0
 800ac9a:	d13a      	bne.n	800ad12 <_malloc_r+0xd2>
 800ac9c:	6821      	ldr	r1, [r4, #0]
 800ac9e:	3503      	adds	r5, #3
 800aca0:	1a6d      	subs	r5, r5, r1
 800aca2:	f025 0503 	bic.w	r5, r5, #3
 800aca6:	3508      	adds	r5, #8
 800aca8:	2d0c      	cmp	r5, #12
 800acaa:	bf38      	it	cc
 800acac:	250c      	movcc	r5, #12
 800acae:	4629      	mov	r1, r5
 800acb0:	4638      	mov	r0, r7
 800acb2:	f7ff ffa5 	bl	800ac00 <sbrk_aligned>
 800acb6:	3001      	adds	r0, #1
 800acb8:	d02b      	beq.n	800ad12 <_malloc_r+0xd2>
 800acba:	6823      	ldr	r3, [r4, #0]
 800acbc:	442b      	add	r3, r5
 800acbe:	6023      	str	r3, [r4, #0]
 800acc0:	e00e      	b.n	800ace0 <_malloc_r+0xa0>
 800acc2:	6822      	ldr	r2, [r4, #0]
 800acc4:	1b52      	subs	r2, r2, r5
 800acc6:	d41e      	bmi.n	800ad06 <_malloc_r+0xc6>
 800acc8:	2a0b      	cmp	r2, #11
 800acca:	d916      	bls.n	800acfa <_malloc_r+0xba>
 800accc:	1961      	adds	r1, r4, r5
 800acce:	42a3      	cmp	r3, r4
 800acd0:	6025      	str	r5, [r4, #0]
 800acd2:	bf18      	it	ne
 800acd4:	6059      	strne	r1, [r3, #4]
 800acd6:	6863      	ldr	r3, [r4, #4]
 800acd8:	bf08      	it	eq
 800acda:	6031      	streq	r1, [r6, #0]
 800acdc:	5162      	str	r2, [r4, r5]
 800acde:	604b      	str	r3, [r1, #4]
 800ace0:	4638      	mov	r0, r7
 800ace2:	f104 060b 	add.w	r6, r4, #11
 800ace6:	f000 fc05 	bl	800b4f4 <__malloc_unlock>
 800acea:	f026 0607 	bic.w	r6, r6, #7
 800acee:	1d23      	adds	r3, r4, #4
 800acf0:	1af2      	subs	r2, r6, r3
 800acf2:	d0b6      	beq.n	800ac62 <_malloc_r+0x22>
 800acf4:	1b9b      	subs	r3, r3, r6
 800acf6:	50a3      	str	r3, [r4, r2]
 800acf8:	e7b3      	b.n	800ac62 <_malloc_r+0x22>
 800acfa:	6862      	ldr	r2, [r4, #4]
 800acfc:	42a3      	cmp	r3, r4
 800acfe:	bf0c      	ite	eq
 800ad00:	6032      	streq	r2, [r6, #0]
 800ad02:	605a      	strne	r2, [r3, #4]
 800ad04:	e7ec      	b.n	800ace0 <_malloc_r+0xa0>
 800ad06:	4623      	mov	r3, r4
 800ad08:	6864      	ldr	r4, [r4, #4]
 800ad0a:	e7b2      	b.n	800ac72 <_malloc_r+0x32>
 800ad0c:	4634      	mov	r4, r6
 800ad0e:	6876      	ldr	r6, [r6, #4]
 800ad10:	e7b9      	b.n	800ac86 <_malloc_r+0x46>
 800ad12:	230c      	movs	r3, #12
 800ad14:	603b      	str	r3, [r7, #0]
 800ad16:	4638      	mov	r0, r7
 800ad18:	f000 fbec 	bl	800b4f4 <__malloc_unlock>
 800ad1c:	e7a1      	b.n	800ac62 <_malloc_r+0x22>
 800ad1e:	6025      	str	r5, [r4, #0]
 800ad20:	e7de      	b.n	800ace0 <_malloc_r+0xa0>
 800ad22:	bf00      	nop
 800ad24:	20000584 	.word	0x20000584

0800ad28 <__sfputc_r>:
 800ad28:	6893      	ldr	r3, [r2, #8]
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	b410      	push	{r4}
 800ad30:	6093      	str	r3, [r2, #8]
 800ad32:	da08      	bge.n	800ad46 <__sfputc_r+0x1e>
 800ad34:	6994      	ldr	r4, [r2, #24]
 800ad36:	42a3      	cmp	r3, r4
 800ad38:	db01      	blt.n	800ad3e <__sfputc_r+0x16>
 800ad3a:	290a      	cmp	r1, #10
 800ad3c:	d103      	bne.n	800ad46 <__sfputc_r+0x1e>
 800ad3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad42:	f7ff bc31 	b.w	800a5a8 <__swbuf_r>
 800ad46:	6813      	ldr	r3, [r2, #0]
 800ad48:	1c58      	adds	r0, r3, #1
 800ad4a:	6010      	str	r0, [r2, #0]
 800ad4c:	7019      	strb	r1, [r3, #0]
 800ad4e:	4608      	mov	r0, r1
 800ad50:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad54:	4770      	bx	lr

0800ad56 <__sfputs_r>:
 800ad56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad58:	4606      	mov	r6, r0
 800ad5a:	460f      	mov	r7, r1
 800ad5c:	4614      	mov	r4, r2
 800ad5e:	18d5      	adds	r5, r2, r3
 800ad60:	42ac      	cmp	r4, r5
 800ad62:	d101      	bne.n	800ad68 <__sfputs_r+0x12>
 800ad64:	2000      	movs	r0, #0
 800ad66:	e007      	b.n	800ad78 <__sfputs_r+0x22>
 800ad68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad6c:	463a      	mov	r2, r7
 800ad6e:	4630      	mov	r0, r6
 800ad70:	f7ff ffda 	bl	800ad28 <__sfputc_r>
 800ad74:	1c43      	adds	r3, r0, #1
 800ad76:	d1f3      	bne.n	800ad60 <__sfputs_r+0xa>
 800ad78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad7c <_vfiprintf_r>:
 800ad7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad80:	460d      	mov	r5, r1
 800ad82:	b09d      	sub	sp, #116	; 0x74
 800ad84:	4614      	mov	r4, r2
 800ad86:	4698      	mov	r8, r3
 800ad88:	4606      	mov	r6, r0
 800ad8a:	b118      	cbz	r0, 800ad94 <_vfiprintf_r+0x18>
 800ad8c:	6983      	ldr	r3, [r0, #24]
 800ad8e:	b90b      	cbnz	r3, 800ad94 <_vfiprintf_r+0x18>
 800ad90:	f7ff fde4 	bl	800a95c <__sinit>
 800ad94:	4b89      	ldr	r3, [pc, #548]	; (800afbc <_vfiprintf_r+0x240>)
 800ad96:	429d      	cmp	r5, r3
 800ad98:	d11b      	bne.n	800add2 <_vfiprintf_r+0x56>
 800ad9a:	6875      	ldr	r5, [r6, #4]
 800ad9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad9e:	07d9      	lsls	r1, r3, #31
 800ada0:	d405      	bmi.n	800adae <_vfiprintf_r+0x32>
 800ada2:	89ab      	ldrh	r3, [r5, #12]
 800ada4:	059a      	lsls	r2, r3, #22
 800ada6:	d402      	bmi.n	800adae <_vfiprintf_r+0x32>
 800ada8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adaa:	f7ff fe75 	bl	800aa98 <__retarget_lock_acquire_recursive>
 800adae:	89ab      	ldrh	r3, [r5, #12]
 800adb0:	071b      	lsls	r3, r3, #28
 800adb2:	d501      	bpl.n	800adb8 <_vfiprintf_r+0x3c>
 800adb4:	692b      	ldr	r3, [r5, #16]
 800adb6:	b9eb      	cbnz	r3, 800adf4 <_vfiprintf_r+0x78>
 800adb8:	4629      	mov	r1, r5
 800adba:	4630      	mov	r0, r6
 800adbc:	f7ff fc46 	bl	800a64c <__swsetup_r>
 800adc0:	b1c0      	cbz	r0, 800adf4 <_vfiprintf_r+0x78>
 800adc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800adc4:	07dc      	lsls	r4, r3, #31
 800adc6:	d50e      	bpl.n	800ade6 <_vfiprintf_r+0x6a>
 800adc8:	f04f 30ff 	mov.w	r0, #4294967295
 800adcc:	b01d      	add	sp, #116	; 0x74
 800adce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800add2:	4b7b      	ldr	r3, [pc, #492]	; (800afc0 <_vfiprintf_r+0x244>)
 800add4:	429d      	cmp	r5, r3
 800add6:	d101      	bne.n	800addc <_vfiprintf_r+0x60>
 800add8:	68b5      	ldr	r5, [r6, #8]
 800adda:	e7df      	b.n	800ad9c <_vfiprintf_r+0x20>
 800addc:	4b79      	ldr	r3, [pc, #484]	; (800afc4 <_vfiprintf_r+0x248>)
 800adde:	429d      	cmp	r5, r3
 800ade0:	bf08      	it	eq
 800ade2:	68f5      	ldreq	r5, [r6, #12]
 800ade4:	e7da      	b.n	800ad9c <_vfiprintf_r+0x20>
 800ade6:	89ab      	ldrh	r3, [r5, #12]
 800ade8:	0598      	lsls	r0, r3, #22
 800adea:	d4ed      	bmi.n	800adc8 <_vfiprintf_r+0x4c>
 800adec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adee:	f7ff fe54 	bl	800aa9a <__retarget_lock_release_recursive>
 800adf2:	e7e9      	b.n	800adc8 <_vfiprintf_r+0x4c>
 800adf4:	2300      	movs	r3, #0
 800adf6:	9309      	str	r3, [sp, #36]	; 0x24
 800adf8:	2320      	movs	r3, #32
 800adfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adfe:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae02:	2330      	movs	r3, #48	; 0x30
 800ae04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800afc8 <_vfiprintf_r+0x24c>
 800ae08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae0c:	f04f 0901 	mov.w	r9, #1
 800ae10:	4623      	mov	r3, r4
 800ae12:	469a      	mov	sl, r3
 800ae14:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae18:	b10a      	cbz	r2, 800ae1e <_vfiprintf_r+0xa2>
 800ae1a:	2a25      	cmp	r2, #37	; 0x25
 800ae1c:	d1f9      	bne.n	800ae12 <_vfiprintf_r+0x96>
 800ae1e:	ebba 0b04 	subs.w	fp, sl, r4
 800ae22:	d00b      	beq.n	800ae3c <_vfiprintf_r+0xc0>
 800ae24:	465b      	mov	r3, fp
 800ae26:	4622      	mov	r2, r4
 800ae28:	4629      	mov	r1, r5
 800ae2a:	4630      	mov	r0, r6
 800ae2c:	f7ff ff93 	bl	800ad56 <__sfputs_r>
 800ae30:	3001      	adds	r0, #1
 800ae32:	f000 80aa 	beq.w	800af8a <_vfiprintf_r+0x20e>
 800ae36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae38:	445a      	add	r2, fp
 800ae3a:	9209      	str	r2, [sp, #36]	; 0x24
 800ae3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f000 80a2 	beq.w	800af8a <_vfiprintf_r+0x20e>
 800ae46:	2300      	movs	r3, #0
 800ae48:	f04f 32ff 	mov.w	r2, #4294967295
 800ae4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae50:	f10a 0a01 	add.w	sl, sl, #1
 800ae54:	9304      	str	r3, [sp, #16]
 800ae56:	9307      	str	r3, [sp, #28]
 800ae58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae5c:	931a      	str	r3, [sp, #104]	; 0x68
 800ae5e:	4654      	mov	r4, sl
 800ae60:	2205      	movs	r2, #5
 800ae62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae66:	4858      	ldr	r0, [pc, #352]	; (800afc8 <_vfiprintf_r+0x24c>)
 800ae68:	f7f5 f9d2 	bl	8000210 <memchr>
 800ae6c:	9a04      	ldr	r2, [sp, #16]
 800ae6e:	b9d8      	cbnz	r0, 800aea8 <_vfiprintf_r+0x12c>
 800ae70:	06d1      	lsls	r1, r2, #27
 800ae72:	bf44      	itt	mi
 800ae74:	2320      	movmi	r3, #32
 800ae76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae7a:	0713      	lsls	r3, r2, #28
 800ae7c:	bf44      	itt	mi
 800ae7e:	232b      	movmi	r3, #43	; 0x2b
 800ae80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae84:	f89a 3000 	ldrb.w	r3, [sl]
 800ae88:	2b2a      	cmp	r3, #42	; 0x2a
 800ae8a:	d015      	beq.n	800aeb8 <_vfiprintf_r+0x13c>
 800ae8c:	9a07      	ldr	r2, [sp, #28]
 800ae8e:	4654      	mov	r4, sl
 800ae90:	2000      	movs	r0, #0
 800ae92:	f04f 0c0a 	mov.w	ip, #10
 800ae96:	4621      	mov	r1, r4
 800ae98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae9c:	3b30      	subs	r3, #48	; 0x30
 800ae9e:	2b09      	cmp	r3, #9
 800aea0:	d94e      	bls.n	800af40 <_vfiprintf_r+0x1c4>
 800aea2:	b1b0      	cbz	r0, 800aed2 <_vfiprintf_r+0x156>
 800aea4:	9207      	str	r2, [sp, #28]
 800aea6:	e014      	b.n	800aed2 <_vfiprintf_r+0x156>
 800aea8:	eba0 0308 	sub.w	r3, r0, r8
 800aeac:	fa09 f303 	lsl.w	r3, r9, r3
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	9304      	str	r3, [sp, #16]
 800aeb4:	46a2      	mov	sl, r4
 800aeb6:	e7d2      	b.n	800ae5e <_vfiprintf_r+0xe2>
 800aeb8:	9b03      	ldr	r3, [sp, #12]
 800aeba:	1d19      	adds	r1, r3, #4
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	9103      	str	r1, [sp, #12]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	bfbb      	ittet	lt
 800aec4:	425b      	neglt	r3, r3
 800aec6:	f042 0202 	orrlt.w	r2, r2, #2
 800aeca:	9307      	strge	r3, [sp, #28]
 800aecc:	9307      	strlt	r3, [sp, #28]
 800aece:	bfb8      	it	lt
 800aed0:	9204      	strlt	r2, [sp, #16]
 800aed2:	7823      	ldrb	r3, [r4, #0]
 800aed4:	2b2e      	cmp	r3, #46	; 0x2e
 800aed6:	d10c      	bne.n	800aef2 <_vfiprintf_r+0x176>
 800aed8:	7863      	ldrb	r3, [r4, #1]
 800aeda:	2b2a      	cmp	r3, #42	; 0x2a
 800aedc:	d135      	bne.n	800af4a <_vfiprintf_r+0x1ce>
 800aede:	9b03      	ldr	r3, [sp, #12]
 800aee0:	1d1a      	adds	r2, r3, #4
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	9203      	str	r2, [sp, #12]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	bfb8      	it	lt
 800aeea:	f04f 33ff 	movlt.w	r3, #4294967295
 800aeee:	3402      	adds	r4, #2
 800aef0:	9305      	str	r3, [sp, #20]
 800aef2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800afd8 <_vfiprintf_r+0x25c>
 800aef6:	7821      	ldrb	r1, [r4, #0]
 800aef8:	2203      	movs	r2, #3
 800aefa:	4650      	mov	r0, sl
 800aefc:	f7f5 f988 	bl	8000210 <memchr>
 800af00:	b140      	cbz	r0, 800af14 <_vfiprintf_r+0x198>
 800af02:	2340      	movs	r3, #64	; 0x40
 800af04:	eba0 000a 	sub.w	r0, r0, sl
 800af08:	fa03 f000 	lsl.w	r0, r3, r0
 800af0c:	9b04      	ldr	r3, [sp, #16]
 800af0e:	4303      	orrs	r3, r0
 800af10:	3401      	adds	r4, #1
 800af12:	9304      	str	r3, [sp, #16]
 800af14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af18:	482c      	ldr	r0, [pc, #176]	; (800afcc <_vfiprintf_r+0x250>)
 800af1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af1e:	2206      	movs	r2, #6
 800af20:	f7f5 f976 	bl	8000210 <memchr>
 800af24:	2800      	cmp	r0, #0
 800af26:	d03f      	beq.n	800afa8 <_vfiprintf_r+0x22c>
 800af28:	4b29      	ldr	r3, [pc, #164]	; (800afd0 <_vfiprintf_r+0x254>)
 800af2a:	bb1b      	cbnz	r3, 800af74 <_vfiprintf_r+0x1f8>
 800af2c:	9b03      	ldr	r3, [sp, #12]
 800af2e:	3307      	adds	r3, #7
 800af30:	f023 0307 	bic.w	r3, r3, #7
 800af34:	3308      	adds	r3, #8
 800af36:	9303      	str	r3, [sp, #12]
 800af38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af3a:	443b      	add	r3, r7
 800af3c:	9309      	str	r3, [sp, #36]	; 0x24
 800af3e:	e767      	b.n	800ae10 <_vfiprintf_r+0x94>
 800af40:	fb0c 3202 	mla	r2, ip, r2, r3
 800af44:	460c      	mov	r4, r1
 800af46:	2001      	movs	r0, #1
 800af48:	e7a5      	b.n	800ae96 <_vfiprintf_r+0x11a>
 800af4a:	2300      	movs	r3, #0
 800af4c:	3401      	adds	r4, #1
 800af4e:	9305      	str	r3, [sp, #20]
 800af50:	4619      	mov	r1, r3
 800af52:	f04f 0c0a 	mov.w	ip, #10
 800af56:	4620      	mov	r0, r4
 800af58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af5c:	3a30      	subs	r2, #48	; 0x30
 800af5e:	2a09      	cmp	r2, #9
 800af60:	d903      	bls.n	800af6a <_vfiprintf_r+0x1ee>
 800af62:	2b00      	cmp	r3, #0
 800af64:	d0c5      	beq.n	800aef2 <_vfiprintf_r+0x176>
 800af66:	9105      	str	r1, [sp, #20]
 800af68:	e7c3      	b.n	800aef2 <_vfiprintf_r+0x176>
 800af6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800af6e:	4604      	mov	r4, r0
 800af70:	2301      	movs	r3, #1
 800af72:	e7f0      	b.n	800af56 <_vfiprintf_r+0x1da>
 800af74:	ab03      	add	r3, sp, #12
 800af76:	9300      	str	r3, [sp, #0]
 800af78:	462a      	mov	r2, r5
 800af7a:	4b16      	ldr	r3, [pc, #88]	; (800afd4 <_vfiprintf_r+0x258>)
 800af7c:	a904      	add	r1, sp, #16
 800af7e:	4630      	mov	r0, r6
 800af80:	f3af 8000 	nop.w
 800af84:	4607      	mov	r7, r0
 800af86:	1c78      	adds	r0, r7, #1
 800af88:	d1d6      	bne.n	800af38 <_vfiprintf_r+0x1bc>
 800af8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af8c:	07d9      	lsls	r1, r3, #31
 800af8e:	d405      	bmi.n	800af9c <_vfiprintf_r+0x220>
 800af90:	89ab      	ldrh	r3, [r5, #12]
 800af92:	059a      	lsls	r2, r3, #22
 800af94:	d402      	bmi.n	800af9c <_vfiprintf_r+0x220>
 800af96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af98:	f7ff fd7f 	bl	800aa9a <__retarget_lock_release_recursive>
 800af9c:	89ab      	ldrh	r3, [r5, #12]
 800af9e:	065b      	lsls	r3, r3, #25
 800afa0:	f53f af12 	bmi.w	800adc8 <_vfiprintf_r+0x4c>
 800afa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800afa6:	e711      	b.n	800adcc <_vfiprintf_r+0x50>
 800afa8:	ab03      	add	r3, sp, #12
 800afaa:	9300      	str	r3, [sp, #0]
 800afac:	462a      	mov	r2, r5
 800afae:	4b09      	ldr	r3, [pc, #36]	; (800afd4 <_vfiprintf_r+0x258>)
 800afb0:	a904      	add	r1, sp, #16
 800afb2:	4630      	mov	r0, r6
 800afb4:	f000 f880 	bl	800b0b8 <_printf_i>
 800afb8:	e7e4      	b.n	800af84 <_vfiprintf_r+0x208>
 800afba:	bf00      	nop
 800afbc:	0800b5c4 	.word	0x0800b5c4
 800afc0:	0800b5e4 	.word	0x0800b5e4
 800afc4:	0800b5a4 	.word	0x0800b5a4
 800afc8:	0800b604 	.word	0x0800b604
 800afcc:	0800b60e 	.word	0x0800b60e
 800afd0:	00000000 	.word	0x00000000
 800afd4:	0800ad57 	.word	0x0800ad57
 800afd8:	0800b60a 	.word	0x0800b60a

0800afdc <_printf_common>:
 800afdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afe0:	4616      	mov	r6, r2
 800afe2:	4699      	mov	r9, r3
 800afe4:	688a      	ldr	r2, [r1, #8]
 800afe6:	690b      	ldr	r3, [r1, #16]
 800afe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800afec:	4293      	cmp	r3, r2
 800afee:	bfb8      	it	lt
 800aff0:	4613      	movlt	r3, r2
 800aff2:	6033      	str	r3, [r6, #0]
 800aff4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aff8:	4607      	mov	r7, r0
 800affa:	460c      	mov	r4, r1
 800affc:	b10a      	cbz	r2, 800b002 <_printf_common+0x26>
 800affe:	3301      	adds	r3, #1
 800b000:	6033      	str	r3, [r6, #0]
 800b002:	6823      	ldr	r3, [r4, #0]
 800b004:	0699      	lsls	r1, r3, #26
 800b006:	bf42      	ittt	mi
 800b008:	6833      	ldrmi	r3, [r6, #0]
 800b00a:	3302      	addmi	r3, #2
 800b00c:	6033      	strmi	r3, [r6, #0]
 800b00e:	6825      	ldr	r5, [r4, #0]
 800b010:	f015 0506 	ands.w	r5, r5, #6
 800b014:	d106      	bne.n	800b024 <_printf_common+0x48>
 800b016:	f104 0a19 	add.w	sl, r4, #25
 800b01a:	68e3      	ldr	r3, [r4, #12]
 800b01c:	6832      	ldr	r2, [r6, #0]
 800b01e:	1a9b      	subs	r3, r3, r2
 800b020:	42ab      	cmp	r3, r5
 800b022:	dc26      	bgt.n	800b072 <_printf_common+0x96>
 800b024:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b028:	1e13      	subs	r3, r2, #0
 800b02a:	6822      	ldr	r2, [r4, #0]
 800b02c:	bf18      	it	ne
 800b02e:	2301      	movne	r3, #1
 800b030:	0692      	lsls	r2, r2, #26
 800b032:	d42b      	bmi.n	800b08c <_printf_common+0xb0>
 800b034:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b038:	4649      	mov	r1, r9
 800b03a:	4638      	mov	r0, r7
 800b03c:	47c0      	blx	r8
 800b03e:	3001      	adds	r0, #1
 800b040:	d01e      	beq.n	800b080 <_printf_common+0xa4>
 800b042:	6823      	ldr	r3, [r4, #0]
 800b044:	68e5      	ldr	r5, [r4, #12]
 800b046:	6832      	ldr	r2, [r6, #0]
 800b048:	f003 0306 	and.w	r3, r3, #6
 800b04c:	2b04      	cmp	r3, #4
 800b04e:	bf08      	it	eq
 800b050:	1aad      	subeq	r5, r5, r2
 800b052:	68a3      	ldr	r3, [r4, #8]
 800b054:	6922      	ldr	r2, [r4, #16]
 800b056:	bf0c      	ite	eq
 800b058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b05c:	2500      	movne	r5, #0
 800b05e:	4293      	cmp	r3, r2
 800b060:	bfc4      	itt	gt
 800b062:	1a9b      	subgt	r3, r3, r2
 800b064:	18ed      	addgt	r5, r5, r3
 800b066:	2600      	movs	r6, #0
 800b068:	341a      	adds	r4, #26
 800b06a:	42b5      	cmp	r5, r6
 800b06c:	d11a      	bne.n	800b0a4 <_printf_common+0xc8>
 800b06e:	2000      	movs	r0, #0
 800b070:	e008      	b.n	800b084 <_printf_common+0xa8>
 800b072:	2301      	movs	r3, #1
 800b074:	4652      	mov	r2, sl
 800b076:	4649      	mov	r1, r9
 800b078:	4638      	mov	r0, r7
 800b07a:	47c0      	blx	r8
 800b07c:	3001      	adds	r0, #1
 800b07e:	d103      	bne.n	800b088 <_printf_common+0xac>
 800b080:	f04f 30ff 	mov.w	r0, #4294967295
 800b084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b088:	3501      	adds	r5, #1
 800b08a:	e7c6      	b.n	800b01a <_printf_common+0x3e>
 800b08c:	18e1      	adds	r1, r4, r3
 800b08e:	1c5a      	adds	r2, r3, #1
 800b090:	2030      	movs	r0, #48	; 0x30
 800b092:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b096:	4422      	add	r2, r4
 800b098:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b09c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b0a0:	3302      	adds	r3, #2
 800b0a2:	e7c7      	b.n	800b034 <_printf_common+0x58>
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	4622      	mov	r2, r4
 800b0a8:	4649      	mov	r1, r9
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	47c0      	blx	r8
 800b0ae:	3001      	adds	r0, #1
 800b0b0:	d0e6      	beq.n	800b080 <_printf_common+0xa4>
 800b0b2:	3601      	adds	r6, #1
 800b0b4:	e7d9      	b.n	800b06a <_printf_common+0x8e>
	...

0800b0b8 <_printf_i>:
 800b0b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0bc:	7e0f      	ldrb	r7, [r1, #24]
 800b0be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b0c0:	2f78      	cmp	r7, #120	; 0x78
 800b0c2:	4691      	mov	r9, r2
 800b0c4:	4680      	mov	r8, r0
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	469a      	mov	sl, r3
 800b0ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b0ce:	d807      	bhi.n	800b0e0 <_printf_i+0x28>
 800b0d0:	2f62      	cmp	r7, #98	; 0x62
 800b0d2:	d80a      	bhi.n	800b0ea <_printf_i+0x32>
 800b0d4:	2f00      	cmp	r7, #0
 800b0d6:	f000 80d8 	beq.w	800b28a <_printf_i+0x1d2>
 800b0da:	2f58      	cmp	r7, #88	; 0x58
 800b0dc:	f000 80a3 	beq.w	800b226 <_printf_i+0x16e>
 800b0e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b0e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b0e8:	e03a      	b.n	800b160 <_printf_i+0xa8>
 800b0ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b0ee:	2b15      	cmp	r3, #21
 800b0f0:	d8f6      	bhi.n	800b0e0 <_printf_i+0x28>
 800b0f2:	a101      	add	r1, pc, #4	; (adr r1, 800b0f8 <_printf_i+0x40>)
 800b0f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b0f8:	0800b151 	.word	0x0800b151
 800b0fc:	0800b165 	.word	0x0800b165
 800b100:	0800b0e1 	.word	0x0800b0e1
 800b104:	0800b0e1 	.word	0x0800b0e1
 800b108:	0800b0e1 	.word	0x0800b0e1
 800b10c:	0800b0e1 	.word	0x0800b0e1
 800b110:	0800b165 	.word	0x0800b165
 800b114:	0800b0e1 	.word	0x0800b0e1
 800b118:	0800b0e1 	.word	0x0800b0e1
 800b11c:	0800b0e1 	.word	0x0800b0e1
 800b120:	0800b0e1 	.word	0x0800b0e1
 800b124:	0800b271 	.word	0x0800b271
 800b128:	0800b195 	.word	0x0800b195
 800b12c:	0800b253 	.word	0x0800b253
 800b130:	0800b0e1 	.word	0x0800b0e1
 800b134:	0800b0e1 	.word	0x0800b0e1
 800b138:	0800b293 	.word	0x0800b293
 800b13c:	0800b0e1 	.word	0x0800b0e1
 800b140:	0800b195 	.word	0x0800b195
 800b144:	0800b0e1 	.word	0x0800b0e1
 800b148:	0800b0e1 	.word	0x0800b0e1
 800b14c:	0800b25b 	.word	0x0800b25b
 800b150:	682b      	ldr	r3, [r5, #0]
 800b152:	1d1a      	adds	r2, r3, #4
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	602a      	str	r2, [r5, #0]
 800b158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b15c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b160:	2301      	movs	r3, #1
 800b162:	e0a3      	b.n	800b2ac <_printf_i+0x1f4>
 800b164:	6820      	ldr	r0, [r4, #0]
 800b166:	6829      	ldr	r1, [r5, #0]
 800b168:	0606      	lsls	r6, r0, #24
 800b16a:	f101 0304 	add.w	r3, r1, #4
 800b16e:	d50a      	bpl.n	800b186 <_printf_i+0xce>
 800b170:	680e      	ldr	r6, [r1, #0]
 800b172:	602b      	str	r3, [r5, #0]
 800b174:	2e00      	cmp	r6, #0
 800b176:	da03      	bge.n	800b180 <_printf_i+0xc8>
 800b178:	232d      	movs	r3, #45	; 0x2d
 800b17a:	4276      	negs	r6, r6
 800b17c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b180:	485e      	ldr	r0, [pc, #376]	; (800b2fc <_printf_i+0x244>)
 800b182:	230a      	movs	r3, #10
 800b184:	e019      	b.n	800b1ba <_printf_i+0x102>
 800b186:	680e      	ldr	r6, [r1, #0]
 800b188:	602b      	str	r3, [r5, #0]
 800b18a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b18e:	bf18      	it	ne
 800b190:	b236      	sxthne	r6, r6
 800b192:	e7ef      	b.n	800b174 <_printf_i+0xbc>
 800b194:	682b      	ldr	r3, [r5, #0]
 800b196:	6820      	ldr	r0, [r4, #0]
 800b198:	1d19      	adds	r1, r3, #4
 800b19a:	6029      	str	r1, [r5, #0]
 800b19c:	0601      	lsls	r1, r0, #24
 800b19e:	d501      	bpl.n	800b1a4 <_printf_i+0xec>
 800b1a0:	681e      	ldr	r6, [r3, #0]
 800b1a2:	e002      	b.n	800b1aa <_printf_i+0xf2>
 800b1a4:	0646      	lsls	r6, r0, #25
 800b1a6:	d5fb      	bpl.n	800b1a0 <_printf_i+0xe8>
 800b1a8:	881e      	ldrh	r6, [r3, #0]
 800b1aa:	4854      	ldr	r0, [pc, #336]	; (800b2fc <_printf_i+0x244>)
 800b1ac:	2f6f      	cmp	r7, #111	; 0x6f
 800b1ae:	bf0c      	ite	eq
 800b1b0:	2308      	moveq	r3, #8
 800b1b2:	230a      	movne	r3, #10
 800b1b4:	2100      	movs	r1, #0
 800b1b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b1ba:	6865      	ldr	r5, [r4, #4]
 800b1bc:	60a5      	str	r5, [r4, #8]
 800b1be:	2d00      	cmp	r5, #0
 800b1c0:	bfa2      	ittt	ge
 800b1c2:	6821      	ldrge	r1, [r4, #0]
 800b1c4:	f021 0104 	bicge.w	r1, r1, #4
 800b1c8:	6021      	strge	r1, [r4, #0]
 800b1ca:	b90e      	cbnz	r6, 800b1d0 <_printf_i+0x118>
 800b1cc:	2d00      	cmp	r5, #0
 800b1ce:	d04d      	beq.n	800b26c <_printf_i+0x1b4>
 800b1d0:	4615      	mov	r5, r2
 800b1d2:	fbb6 f1f3 	udiv	r1, r6, r3
 800b1d6:	fb03 6711 	mls	r7, r3, r1, r6
 800b1da:	5dc7      	ldrb	r7, [r0, r7]
 800b1dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b1e0:	4637      	mov	r7, r6
 800b1e2:	42bb      	cmp	r3, r7
 800b1e4:	460e      	mov	r6, r1
 800b1e6:	d9f4      	bls.n	800b1d2 <_printf_i+0x11a>
 800b1e8:	2b08      	cmp	r3, #8
 800b1ea:	d10b      	bne.n	800b204 <_printf_i+0x14c>
 800b1ec:	6823      	ldr	r3, [r4, #0]
 800b1ee:	07de      	lsls	r6, r3, #31
 800b1f0:	d508      	bpl.n	800b204 <_printf_i+0x14c>
 800b1f2:	6923      	ldr	r3, [r4, #16]
 800b1f4:	6861      	ldr	r1, [r4, #4]
 800b1f6:	4299      	cmp	r1, r3
 800b1f8:	bfde      	ittt	le
 800b1fa:	2330      	movle	r3, #48	; 0x30
 800b1fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b200:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b204:	1b52      	subs	r2, r2, r5
 800b206:	6122      	str	r2, [r4, #16]
 800b208:	f8cd a000 	str.w	sl, [sp]
 800b20c:	464b      	mov	r3, r9
 800b20e:	aa03      	add	r2, sp, #12
 800b210:	4621      	mov	r1, r4
 800b212:	4640      	mov	r0, r8
 800b214:	f7ff fee2 	bl	800afdc <_printf_common>
 800b218:	3001      	adds	r0, #1
 800b21a:	d14c      	bne.n	800b2b6 <_printf_i+0x1fe>
 800b21c:	f04f 30ff 	mov.w	r0, #4294967295
 800b220:	b004      	add	sp, #16
 800b222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b226:	4835      	ldr	r0, [pc, #212]	; (800b2fc <_printf_i+0x244>)
 800b228:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b22c:	6829      	ldr	r1, [r5, #0]
 800b22e:	6823      	ldr	r3, [r4, #0]
 800b230:	f851 6b04 	ldr.w	r6, [r1], #4
 800b234:	6029      	str	r1, [r5, #0]
 800b236:	061d      	lsls	r5, r3, #24
 800b238:	d514      	bpl.n	800b264 <_printf_i+0x1ac>
 800b23a:	07df      	lsls	r7, r3, #31
 800b23c:	bf44      	itt	mi
 800b23e:	f043 0320 	orrmi.w	r3, r3, #32
 800b242:	6023      	strmi	r3, [r4, #0]
 800b244:	b91e      	cbnz	r6, 800b24e <_printf_i+0x196>
 800b246:	6823      	ldr	r3, [r4, #0]
 800b248:	f023 0320 	bic.w	r3, r3, #32
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	2310      	movs	r3, #16
 800b250:	e7b0      	b.n	800b1b4 <_printf_i+0xfc>
 800b252:	6823      	ldr	r3, [r4, #0]
 800b254:	f043 0320 	orr.w	r3, r3, #32
 800b258:	6023      	str	r3, [r4, #0]
 800b25a:	2378      	movs	r3, #120	; 0x78
 800b25c:	4828      	ldr	r0, [pc, #160]	; (800b300 <_printf_i+0x248>)
 800b25e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b262:	e7e3      	b.n	800b22c <_printf_i+0x174>
 800b264:	0659      	lsls	r1, r3, #25
 800b266:	bf48      	it	mi
 800b268:	b2b6      	uxthmi	r6, r6
 800b26a:	e7e6      	b.n	800b23a <_printf_i+0x182>
 800b26c:	4615      	mov	r5, r2
 800b26e:	e7bb      	b.n	800b1e8 <_printf_i+0x130>
 800b270:	682b      	ldr	r3, [r5, #0]
 800b272:	6826      	ldr	r6, [r4, #0]
 800b274:	6961      	ldr	r1, [r4, #20]
 800b276:	1d18      	adds	r0, r3, #4
 800b278:	6028      	str	r0, [r5, #0]
 800b27a:	0635      	lsls	r5, r6, #24
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	d501      	bpl.n	800b284 <_printf_i+0x1cc>
 800b280:	6019      	str	r1, [r3, #0]
 800b282:	e002      	b.n	800b28a <_printf_i+0x1d2>
 800b284:	0670      	lsls	r0, r6, #25
 800b286:	d5fb      	bpl.n	800b280 <_printf_i+0x1c8>
 800b288:	8019      	strh	r1, [r3, #0]
 800b28a:	2300      	movs	r3, #0
 800b28c:	6123      	str	r3, [r4, #16]
 800b28e:	4615      	mov	r5, r2
 800b290:	e7ba      	b.n	800b208 <_printf_i+0x150>
 800b292:	682b      	ldr	r3, [r5, #0]
 800b294:	1d1a      	adds	r2, r3, #4
 800b296:	602a      	str	r2, [r5, #0]
 800b298:	681d      	ldr	r5, [r3, #0]
 800b29a:	6862      	ldr	r2, [r4, #4]
 800b29c:	2100      	movs	r1, #0
 800b29e:	4628      	mov	r0, r5
 800b2a0:	f7f4 ffb6 	bl	8000210 <memchr>
 800b2a4:	b108      	cbz	r0, 800b2aa <_printf_i+0x1f2>
 800b2a6:	1b40      	subs	r0, r0, r5
 800b2a8:	6060      	str	r0, [r4, #4]
 800b2aa:	6863      	ldr	r3, [r4, #4]
 800b2ac:	6123      	str	r3, [r4, #16]
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2b4:	e7a8      	b.n	800b208 <_printf_i+0x150>
 800b2b6:	6923      	ldr	r3, [r4, #16]
 800b2b8:	462a      	mov	r2, r5
 800b2ba:	4649      	mov	r1, r9
 800b2bc:	4640      	mov	r0, r8
 800b2be:	47d0      	blx	sl
 800b2c0:	3001      	adds	r0, #1
 800b2c2:	d0ab      	beq.n	800b21c <_printf_i+0x164>
 800b2c4:	6823      	ldr	r3, [r4, #0]
 800b2c6:	079b      	lsls	r3, r3, #30
 800b2c8:	d413      	bmi.n	800b2f2 <_printf_i+0x23a>
 800b2ca:	68e0      	ldr	r0, [r4, #12]
 800b2cc:	9b03      	ldr	r3, [sp, #12]
 800b2ce:	4298      	cmp	r0, r3
 800b2d0:	bfb8      	it	lt
 800b2d2:	4618      	movlt	r0, r3
 800b2d4:	e7a4      	b.n	800b220 <_printf_i+0x168>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	4632      	mov	r2, r6
 800b2da:	4649      	mov	r1, r9
 800b2dc:	4640      	mov	r0, r8
 800b2de:	47d0      	blx	sl
 800b2e0:	3001      	adds	r0, #1
 800b2e2:	d09b      	beq.n	800b21c <_printf_i+0x164>
 800b2e4:	3501      	adds	r5, #1
 800b2e6:	68e3      	ldr	r3, [r4, #12]
 800b2e8:	9903      	ldr	r1, [sp, #12]
 800b2ea:	1a5b      	subs	r3, r3, r1
 800b2ec:	42ab      	cmp	r3, r5
 800b2ee:	dcf2      	bgt.n	800b2d6 <_printf_i+0x21e>
 800b2f0:	e7eb      	b.n	800b2ca <_printf_i+0x212>
 800b2f2:	2500      	movs	r5, #0
 800b2f4:	f104 0619 	add.w	r6, r4, #25
 800b2f8:	e7f5      	b.n	800b2e6 <_printf_i+0x22e>
 800b2fa:	bf00      	nop
 800b2fc:	0800b615 	.word	0x0800b615
 800b300:	0800b626 	.word	0x0800b626

0800b304 <_putc_r>:
 800b304:	b570      	push	{r4, r5, r6, lr}
 800b306:	460d      	mov	r5, r1
 800b308:	4614      	mov	r4, r2
 800b30a:	4606      	mov	r6, r0
 800b30c:	b118      	cbz	r0, 800b316 <_putc_r+0x12>
 800b30e:	6983      	ldr	r3, [r0, #24]
 800b310:	b90b      	cbnz	r3, 800b316 <_putc_r+0x12>
 800b312:	f7ff fb23 	bl	800a95c <__sinit>
 800b316:	4b1c      	ldr	r3, [pc, #112]	; (800b388 <_putc_r+0x84>)
 800b318:	429c      	cmp	r4, r3
 800b31a:	d124      	bne.n	800b366 <_putc_r+0x62>
 800b31c:	6874      	ldr	r4, [r6, #4]
 800b31e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b320:	07d8      	lsls	r0, r3, #31
 800b322:	d405      	bmi.n	800b330 <_putc_r+0x2c>
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	0599      	lsls	r1, r3, #22
 800b328:	d402      	bmi.n	800b330 <_putc_r+0x2c>
 800b32a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b32c:	f7ff fbb4 	bl	800aa98 <__retarget_lock_acquire_recursive>
 800b330:	68a3      	ldr	r3, [r4, #8]
 800b332:	3b01      	subs	r3, #1
 800b334:	2b00      	cmp	r3, #0
 800b336:	60a3      	str	r3, [r4, #8]
 800b338:	da05      	bge.n	800b346 <_putc_r+0x42>
 800b33a:	69a2      	ldr	r2, [r4, #24]
 800b33c:	4293      	cmp	r3, r2
 800b33e:	db1c      	blt.n	800b37a <_putc_r+0x76>
 800b340:	b2eb      	uxtb	r3, r5
 800b342:	2b0a      	cmp	r3, #10
 800b344:	d019      	beq.n	800b37a <_putc_r+0x76>
 800b346:	6823      	ldr	r3, [r4, #0]
 800b348:	1c5a      	adds	r2, r3, #1
 800b34a:	6022      	str	r2, [r4, #0]
 800b34c:	701d      	strb	r5, [r3, #0]
 800b34e:	b2ed      	uxtb	r5, r5
 800b350:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b352:	07da      	lsls	r2, r3, #31
 800b354:	d405      	bmi.n	800b362 <_putc_r+0x5e>
 800b356:	89a3      	ldrh	r3, [r4, #12]
 800b358:	059b      	lsls	r3, r3, #22
 800b35a:	d402      	bmi.n	800b362 <_putc_r+0x5e>
 800b35c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b35e:	f7ff fb9c 	bl	800aa9a <__retarget_lock_release_recursive>
 800b362:	4628      	mov	r0, r5
 800b364:	bd70      	pop	{r4, r5, r6, pc}
 800b366:	4b09      	ldr	r3, [pc, #36]	; (800b38c <_putc_r+0x88>)
 800b368:	429c      	cmp	r4, r3
 800b36a:	d101      	bne.n	800b370 <_putc_r+0x6c>
 800b36c:	68b4      	ldr	r4, [r6, #8]
 800b36e:	e7d6      	b.n	800b31e <_putc_r+0x1a>
 800b370:	4b07      	ldr	r3, [pc, #28]	; (800b390 <_putc_r+0x8c>)
 800b372:	429c      	cmp	r4, r3
 800b374:	bf08      	it	eq
 800b376:	68f4      	ldreq	r4, [r6, #12]
 800b378:	e7d1      	b.n	800b31e <_putc_r+0x1a>
 800b37a:	4629      	mov	r1, r5
 800b37c:	4622      	mov	r2, r4
 800b37e:	4630      	mov	r0, r6
 800b380:	f7ff f912 	bl	800a5a8 <__swbuf_r>
 800b384:	4605      	mov	r5, r0
 800b386:	e7e3      	b.n	800b350 <_putc_r+0x4c>
 800b388:	0800b5c4 	.word	0x0800b5c4
 800b38c:	0800b5e4 	.word	0x0800b5e4
 800b390:	0800b5a4 	.word	0x0800b5a4

0800b394 <_sbrk_r>:
 800b394:	b538      	push	{r3, r4, r5, lr}
 800b396:	4d06      	ldr	r5, [pc, #24]	; (800b3b0 <_sbrk_r+0x1c>)
 800b398:	2300      	movs	r3, #0
 800b39a:	4604      	mov	r4, r0
 800b39c:	4608      	mov	r0, r1
 800b39e:	602b      	str	r3, [r5, #0]
 800b3a0:	f7f9 fbd2 	bl	8004b48 <_sbrk>
 800b3a4:	1c43      	adds	r3, r0, #1
 800b3a6:	d102      	bne.n	800b3ae <_sbrk_r+0x1a>
 800b3a8:	682b      	ldr	r3, [r5, #0]
 800b3aa:	b103      	cbz	r3, 800b3ae <_sbrk_r+0x1a>
 800b3ac:	6023      	str	r3, [r4, #0]
 800b3ae:	bd38      	pop	{r3, r4, r5, pc}
 800b3b0:	2000058c 	.word	0x2000058c

0800b3b4 <__sread>:
 800b3b4:	b510      	push	{r4, lr}
 800b3b6:	460c      	mov	r4, r1
 800b3b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3bc:	f000 f8a0 	bl	800b500 <_read_r>
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	bfab      	itete	ge
 800b3c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b3c6:	89a3      	ldrhlt	r3, [r4, #12]
 800b3c8:	181b      	addge	r3, r3, r0
 800b3ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b3ce:	bfac      	ite	ge
 800b3d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b3d2:	81a3      	strhlt	r3, [r4, #12]
 800b3d4:	bd10      	pop	{r4, pc}

0800b3d6 <__swrite>:
 800b3d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3da:	461f      	mov	r7, r3
 800b3dc:	898b      	ldrh	r3, [r1, #12]
 800b3de:	05db      	lsls	r3, r3, #23
 800b3e0:	4605      	mov	r5, r0
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	4616      	mov	r6, r2
 800b3e6:	d505      	bpl.n	800b3f4 <__swrite+0x1e>
 800b3e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3ec:	2302      	movs	r3, #2
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f000 f868 	bl	800b4c4 <_lseek_r>
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b3fe:	81a3      	strh	r3, [r4, #12]
 800b400:	4632      	mov	r2, r6
 800b402:	463b      	mov	r3, r7
 800b404:	4628      	mov	r0, r5
 800b406:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b40a:	f000 b817 	b.w	800b43c <_write_r>

0800b40e <__sseek>:
 800b40e:	b510      	push	{r4, lr}
 800b410:	460c      	mov	r4, r1
 800b412:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b416:	f000 f855 	bl	800b4c4 <_lseek_r>
 800b41a:	1c43      	adds	r3, r0, #1
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	bf15      	itete	ne
 800b420:	6560      	strne	r0, [r4, #84]	; 0x54
 800b422:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b426:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b42a:	81a3      	strheq	r3, [r4, #12]
 800b42c:	bf18      	it	ne
 800b42e:	81a3      	strhne	r3, [r4, #12]
 800b430:	bd10      	pop	{r4, pc}

0800b432 <__sclose>:
 800b432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b436:	f000 b813 	b.w	800b460 <_close_r>
	...

0800b43c <_write_r>:
 800b43c:	b538      	push	{r3, r4, r5, lr}
 800b43e:	4d07      	ldr	r5, [pc, #28]	; (800b45c <_write_r+0x20>)
 800b440:	4604      	mov	r4, r0
 800b442:	4608      	mov	r0, r1
 800b444:	4611      	mov	r1, r2
 800b446:	2200      	movs	r2, #0
 800b448:	602a      	str	r2, [r5, #0]
 800b44a:	461a      	mov	r2, r3
 800b44c:	f7f7 fd1a 	bl	8002e84 <_write>
 800b450:	1c43      	adds	r3, r0, #1
 800b452:	d102      	bne.n	800b45a <_write_r+0x1e>
 800b454:	682b      	ldr	r3, [r5, #0]
 800b456:	b103      	cbz	r3, 800b45a <_write_r+0x1e>
 800b458:	6023      	str	r3, [r4, #0]
 800b45a:	bd38      	pop	{r3, r4, r5, pc}
 800b45c:	2000058c 	.word	0x2000058c

0800b460 <_close_r>:
 800b460:	b538      	push	{r3, r4, r5, lr}
 800b462:	4d06      	ldr	r5, [pc, #24]	; (800b47c <_close_r+0x1c>)
 800b464:	2300      	movs	r3, #0
 800b466:	4604      	mov	r4, r0
 800b468:	4608      	mov	r0, r1
 800b46a:	602b      	str	r3, [r5, #0]
 800b46c:	f7f9 fb37 	bl	8004ade <_close>
 800b470:	1c43      	adds	r3, r0, #1
 800b472:	d102      	bne.n	800b47a <_close_r+0x1a>
 800b474:	682b      	ldr	r3, [r5, #0]
 800b476:	b103      	cbz	r3, 800b47a <_close_r+0x1a>
 800b478:	6023      	str	r3, [r4, #0]
 800b47a:	bd38      	pop	{r3, r4, r5, pc}
 800b47c:	2000058c 	.word	0x2000058c

0800b480 <_fstat_r>:
 800b480:	b538      	push	{r3, r4, r5, lr}
 800b482:	4d07      	ldr	r5, [pc, #28]	; (800b4a0 <_fstat_r+0x20>)
 800b484:	2300      	movs	r3, #0
 800b486:	4604      	mov	r4, r0
 800b488:	4608      	mov	r0, r1
 800b48a:	4611      	mov	r1, r2
 800b48c:	602b      	str	r3, [r5, #0]
 800b48e:	f7f9 fb32 	bl	8004af6 <_fstat>
 800b492:	1c43      	adds	r3, r0, #1
 800b494:	d102      	bne.n	800b49c <_fstat_r+0x1c>
 800b496:	682b      	ldr	r3, [r5, #0]
 800b498:	b103      	cbz	r3, 800b49c <_fstat_r+0x1c>
 800b49a:	6023      	str	r3, [r4, #0]
 800b49c:	bd38      	pop	{r3, r4, r5, pc}
 800b49e:	bf00      	nop
 800b4a0:	2000058c 	.word	0x2000058c

0800b4a4 <_isatty_r>:
 800b4a4:	b538      	push	{r3, r4, r5, lr}
 800b4a6:	4d06      	ldr	r5, [pc, #24]	; (800b4c0 <_isatty_r+0x1c>)
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	4604      	mov	r4, r0
 800b4ac:	4608      	mov	r0, r1
 800b4ae:	602b      	str	r3, [r5, #0]
 800b4b0:	f7f9 fb31 	bl	8004b16 <_isatty>
 800b4b4:	1c43      	adds	r3, r0, #1
 800b4b6:	d102      	bne.n	800b4be <_isatty_r+0x1a>
 800b4b8:	682b      	ldr	r3, [r5, #0]
 800b4ba:	b103      	cbz	r3, 800b4be <_isatty_r+0x1a>
 800b4bc:	6023      	str	r3, [r4, #0]
 800b4be:	bd38      	pop	{r3, r4, r5, pc}
 800b4c0:	2000058c 	.word	0x2000058c

0800b4c4 <_lseek_r>:
 800b4c4:	b538      	push	{r3, r4, r5, lr}
 800b4c6:	4d07      	ldr	r5, [pc, #28]	; (800b4e4 <_lseek_r+0x20>)
 800b4c8:	4604      	mov	r4, r0
 800b4ca:	4608      	mov	r0, r1
 800b4cc:	4611      	mov	r1, r2
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	602a      	str	r2, [r5, #0]
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	f7f9 fb2a 	bl	8004b2c <_lseek>
 800b4d8:	1c43      	adds	r3, r0, #1
 800b4da:	d102      	bne.n	800b4e2 <_lseek_r+0x1e>
 800b4dc:	682b      	ldr	r3, [r5, #0]
 800b4de:	b103      	cbz	r3, 800b4e2 <_lseek_r+0x1e>
 800b4e0:	6023      	str	r3, [r4, #0]
 800b4e2:	bd38      	pop	{r3, r4, r5, pc}
 800b4e4:	2000058c 	.word	0x2000058c

0800b4e8 <__malloc_lock>:
 800b4e8:	4801      	ldr	r0, [pc, #4]	; (800b4f0 <__malloc_lock+0x8>)
 800b4ea:	f7ff bad5 	b.w	800aa98 <__retarget_lock_acquire_recursive>
 800b4ee:	bf00      	nop
 800b4f0:	20000580 	.word	0x20000580

0800b4f4 <__malloc_unlock>:
 800b4f4:	4801      	ldr	r0, [pc, #4]	; (800b4fc <__malloc_unlock+0x8>)
 800b4f6:	f7ff bad0 	b.w	800aa9a <__retarget_lock_release_recursive>
 800b4fa:	bf00      	nop
 800b4fc:	20000580 	.word	0x20000580

0800b500 <_read_r>:
 800b500:	b538      	push	{r3, r4, r5, lr}
 800b502:	4d07      	ldr	r5, [pc, #28]	; (800b520 <_read_r+0x20>)
 800b504:	4604      	mov	r4, r0
 800b506:	4608      	mov	r0, r1
 800b508:	4611      	mov	r1, r2
 800b50a:	2200      	movs	r2, #0
 800b50c:	602a      	str	r2, [r5, #0]
 800b50e:	461a      	mov	r2, r3
 800b510:	f7f9 fac8 	bl	8004aa4 <_read>
 800b514:	1c43      	adds	r3, r0, #1
 800b516:	d102      	bne.n	800b51e <_read_r+0x1e>
 800b518:	682b      	ldr	r3, [r5, #0]
 800b51a:	b103      	cbz	r3, 800b51e <_read_r+0x1e>
 800b51c:	6023      	str	r3, [r4, #0]
 800b51e:	bd38      	pop	{r3, r4, r5, pc}
 800b520:	2000058c 	.word	0x2000058c

0800b524 <_init>:
 800b524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b526:	bf00      	nop
 800b528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b52a:	bc08      	pop	{r3}
 800b52c:	469e      	mov	lr, r3
 800b52e:	4770      	bx	lr

0800b530 <_fini>:
 800b530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b532:	bf00      	nop
 800b534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b536:	bc08      	pop	{r3}
 800b538:	469e      	mov	lr, r3
 800b53a:	4770      	bx	lr
