
FirstDriver-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021ac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800237c  0800237c  0001237c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002474  08002474  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002474  08002474  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002474  08002474  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002474  08002474  00012474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002478  08002478  00012478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800247c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000070  080024ec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  2000014c  080024ec  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000021df  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000067b  00000000  00000000  0002227f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000188  00000000  00000000  00022900  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000140  00000000  00000000  00022a88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002647  00000000  00000000  00022bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001673  00000000  00000000  0002520f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000aa3d  00000000  00000000  00026882  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000312bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001018  00000000  00000000  0003133c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002364 	.word	0x08002364

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08002364 	.word	0x08002364

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <SysTickInit>:

volatile uint32_t ticks;


void SysTickInit (void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	b085      	sub	sp, #20
 80002c4:	af00      	add	r7, sp, #0
	//Enable Systick
	uint32_t temp = 0;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60bb      	str	r3, [r7, #8]
	uint32_t clock = 0;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60fb      	str	r3, [r7, #12]


	temp |= (3ul << 0U); // Enable counter and Exception
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	f043 0303 	orr.w	r3, r3, #3
 80002d4:	60bb      	str	r3, [r7, #8]
	temp |= (1ul << 1U); // 1 for internal clock, 0 for external
 80002d6:	68bb      	ldr	r3, [r7, #8]
 80002d8:	f043 0302 	orr.w	r3, r3, #2
 80002dc:	60bb      	str	r3, [r7, #8]
	*SYST_CSR |= temp;
 80002de:	4b0f      	ldr	r3, [pc, #60]	; (800031c <SysTickInit+0x5c>)
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	490e      	ldr	r1, [pc, #56]	; (800031c <SysTickInit+0x5c>)
 80002e4:	68bb      	ldr	r3, [r7, #8]
 80002e6:	4313      	orrs	r3, r2
 80002e8:	600b      	str	r3, [r1, #0]
	/*
	 * Get Clock - Systick receives (SYSClock*AHBPrescaler)/8
	 */


	RCC_RegDef_t* pRCC = RCC;
 80002ea:	4b0d      	ldr	r3, [pc, #52]	; (8000320 <SysTickInit+0x60>)
 80002ec:	607b      	str	r3, [r7, #4]

	if ( (pRCC->CR & (1ul << 0U)) == RESET  )
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	f003 0301 	and.w	r3, r3, #1
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <SysTickInit+0x3e>
		//HSE
	}
	else
	{
		//clock = ( ((pRCC->CR) & (0xFF << 8U) ) >> 8U ) ; //bit 8 to 15 are HSI cal//HSI
		clock = (16000000/8); //bit 8 to 15 are HSI cal//HSI
 80002fa:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <SysTickInit+0x64>)
 80002fc:	60fb      	str	r3, [r7, #12]
	}

	//set systick counter to interrupt each ms
	*SYST_RVR = ((clock/(1000))-1);
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	4a09      	ldr	r2, [pc, #36]	; (8000328 <SysTickInit+0x68>)
 8000302:	fba2 2303 	umull	r2, r3, r2, r3
 8000306:	099b      	lsrs	r3, r3, #6
 8000308:	4a08      	ldr	r2, [pc, #32]	; (800032c <SysTickInit+0x6c>)
 800030a:	3b01      	subs	r3, #1
 800030c:	6013      	str	r3, [r2, #0]



}
 800030e:	bf00      	nop
 8000310:	3714      	adds	r7, #20
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	e000e010 	.word	0xe000e010
 8000320:	40023800 	.word	0x40023800
 8000324:	001e8480 	.word	0x001e8480
 8000328:	10624dd3 	.word	0x10624dd3
 800032c:	e000e014 	.word	0xe000e014

08000330 <SysTick_Handler>:


void SysTick_Handler (void)
 {
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
   ticks++;
 8000334:	4b04      	ldr	r3, [pc, #16]	; (8000348 <SysTick_Handler+0x18>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	3301      	adds	r3, #1
 800033a:	4a03      	ldr	r2, [pc, #12]	; (8000348 <SysTick_Handler+0x18>)
 800033c:	6013      	str	r3, [r2, #0]
 }
 800033e:	bf00      	nop
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	20000144 	.word	0x20000144

0800034c <millis>:


inline uint32_t millis (void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
   return ticks;
 8000350:	4b03      	ldr	r3, [pc, #12]	; (8000360 <millis+0x14>)
 8000352:	681b      	ldr	r3, [r3, #0]
}
 8000354:	4618      	mov	r0, r3
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	20000144 	.word	0x20000144

08000364 <delay_ms>:




void delay_ms (uint32_t t)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b084      	sub	sp, #16
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
  uint32_t start, end;
  start = millis();
 800036c:	f7ff ffee 	bl	800034c <millis>
 8000370:	60f8      	str	r0, [r7, #12]
  end = start + t;
 8000372:	68fa      	ldr	r2, [r7, #12]
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4413      	add	r3, r2
 8000378:	60bb      	str	r3, [r7, #8]
  if (start < end) {
 800037a:	68fa      	ldr	r2, [r7, #12]
 800037c:	68bb      	ldr	r3, [r7, #8]
 800037e:	429a      	cmp	r2, r3
 8000380:	d20d      	bcs.n	800039e <delay_ms+0x3a>
  	while ((millis() >= start) && (millis() < end)) {
 8000382:	bf00      	nop
 8000384:	f7ff ffe2 	bl	800034c <millis>
 8000388:	4602      	mov	r2, r0
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	4293      	cmp	r3, r2
 800038e:	d813      	bhi.n	80003b8 <delay_ms+0x54>
 8000390:	f7ff ffdc 	bl	800034c <millis>
 8000394:	4602      	mov	r2, r0
 8000396:	68bb      	ldr	r3, [r7, #8]
 8000398:	4293      	cmp	r3, r2
 800039a:	d8f3      	bhi.n	8000384 <delay_ms+0x20>
      // do nothing
    };
  }


}
 800039c:	e00c      	b.n	80003b8 <delay_ms+0x54>
    while ((millis() >= start) || (millis() < end)) {
 800039e:	bf00      	nop
 80003a0:	f7ff ffd4 	bl	800034c <millis>
 80003a4:	4602      	mov	r2, r0
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d9f9      	bls.n	80003a0 <delay_ms+0x3c>
 80003ac:	f7ff ffce 	bl	800034c <millis>
 80003b0:	4602      	mov	r2, r0
 80003b2:	68bb      	ldr	r3, [r7, #8]
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d8f3      	bhi.n	80003a0 <delay_ms+0x3c>
}
 80003b8:	bf00      	nop
 80003ba:	3710      	adds	r7, #16
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}

080003c0 <GPIO_PeriClockControl>:
 * @Param2:					Enable or Disable macro
 * @Return:					-
 * @Note:					-
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnableDisable){
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	460b      	mov	r3, r1
 80003ca:	70fb      	strb	r3, [r7, #3]

	if (EnableDisable == ENABLE){
 80003cc:	78fb      	ldrb	r3, [r7, #3]
 80003ce:	2b01      	cmp	r3, #1
 80003d0:	d14c      	bne.n	800046c <GPIO_PeriClockControl+0xac>
		if(pGPIOx == GPIOA){
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4a4e      	ldr	r2, [pc, #312]	; (8000510 <GPIO_PeriClockControl+0x150>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d106      	bne.n	80003e8 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80003da:	4b4e      	ldr	r3, [pc, #312]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80003dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003de:	4a4d      	ldr	r2, [pc, #308]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80003e0:	f043 0301 	orr.w	r3, r3, #1
 80003e4:	6313      	str	r3, [r2, #48]	; 0x30
		else if (pGPIOx == GPIOH){
			GPIOH_PCLK_DI();
		}

	}
}
 80003e6:	e08d      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOB){
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4a4b      	ldr	r2, [pc, #300]	; (8000518 <GPIO_PeriClockControl+0x158>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d106      	bne.n	80003fe <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003f0:	4b48      	ldr	r3, [pc, #288]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80003f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f4:	4a47      	ldr	r2, [pc, #284]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80003f6:	f043 0302 	orr.w	r3, r3, #2
 80003fa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fc:	e082      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOC){
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4a46      	ldr	r2, [pc, #280]	; (800051c <GPIO_PeriClockControl+0x15c>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d106      	bne.n	8000414 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000406:	4b43      	ldr	r3, [pc, #268]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040a:	4a42      	ldr	r2, [pc, #264]	; (8000514 <GPIO_PeriClockControl+0x154>)
 800040c:	f043 0304 	orr.w	r3, r3, #4
 8000410:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000412:	e077      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOD){
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a42      	ldr	r2, [pc, #264]	; (8000520 <GPIO_PeriClockControl+0x160>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d106      	bne.n	800042a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800041c:	4b3d      	ldr	r3, [pc, #244]	; (8000514 <GPIO_PeriClockControl+0x154>)
 800041e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000420:	4a3c      	ldr	r2, [pc, #240]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000422:	f043 0308 	orr.w	r3, r3, #8
 8000426:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000428:	e06c      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOE){
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	4a3d      	ldr	r2, [pc, #244]	; (8000524 <GPIO_PeriClockControl+0x164>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d106      	bne.n	8000440 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000432:	4b38      	ldr	r3, [pc, #224]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000436:	4a37      	ldr	r2, [pc, #220]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000438:	f043 0310 	orr.w	r3, r3, #16
 800043c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043e:	e061      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOF){
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4a39      	ldr	r2, [pc, #228]	; (8000528 <GPIO_PeriClockControl+0x168>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d106      	bne.n	8000456 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000448:	4b32      	ldr	r3, [pc, #200]	; (8000514 <GPIO_PeriClockControl+0x154>)
 800044a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044c:	4a31      	ldr	r2, [pc, #196]	; (8000514 <GPIO_PeriClockControl+0x154>)
 800044e:	f043 0320 	orr.w	r3, r3, #32
 8000452:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000454:	e056      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOH){
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a2d      	ldr	r2, [pc, #180]	; (8000510 <GPIO_PeriClockControl+0x150>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d152      	bne.n	8000504 <GPIO_PeriClockControl+0x144>
			GPIOH_PCLK_EN();
 800045e:	4b2d      	ldr	r3, [pc, #180]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000462:	4a2c      	ldr	r2, [pc, #176]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000468:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046a:	e04b      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		if(pGPIOx == GPIOA){
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4a28      	ldr	r2, [pc, #160]	; (8000510 <GPIO_PeriClockControl+0x150>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d106      	bne.n	8000482 <GPIO_PeriClockControl+0xc2>
			GPIOA_PCLK_DI();
 8000474:	4b27      	ldr	r3, [pc, #156]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000478:	4a26      	ldr	r2, [pc, #152]	; (8000514 <GPIO_PeriClockControl+0x154>)
 800047a:	f023 0301 	bic.w	r3, r3, #1
 800047e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000480:	e040      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOB){
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4a24      	ldr	r2, [pc, #144]	; (8000518 <GPIO_PeriClockControl+0x158>)
 8000486:	4293      	cmp	r3, r2
 8000488:	d106      	bne.n	8000498 <GPIO_PeriClockControl+0xd8>
			GPIOB_PCLK_DI();
 800048a:	4b22      	ldr	r3, [pc, #136]	; (8000514 <GPIO_PeriClockControl+0x154>)
 800048c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048e:	4a21      	ldr	r2, [pc, #132]	; (8000514 <GPIO_PeriClockControl+0x154>)
 8000490:	f023 0304 	bic.w	r3, r3, #4
 8000494:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000496:	e035      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOC){
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4a20      	ldr	r2, [pc, #128]	; (800051c <GPIO_PeriClockControl+0x15c>)
 800049c:	4293      	cmp	r3, r2
 800049e:	d106      	bne.n	80004ae <GPIO_PeriClockControl+0xee>
			GPIOC_PCLK_DI();
 80004a0:	4b1c      	ldr	r3, [pc, #112]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a4:	4a1b      	ldr	r2, [pc, #108]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004a6:	f023 0308 	bic.w	r3, r3, #8
 80004aa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ac:	e02a      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOD){
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4a1b      	ldr	r2, [pc, #108]	; (8000520 <GPIO_PeriClockControl+0x160>)
 80004b2:	4293      	cmp	r3, r2
 80004b4:	d106      	bne.n	80004c4 <GPIO_PeriClockControl+0x104>
			GPIOD_PCLK_DI();
 80004b6:	4b17      	ldr	r3, [pc, #92]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ba:	4a16      	ldr	r2, [pc, #88]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004bc:	f023 0310 	bic.w	r3, r3, #16
 80004c0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004c2:	e01f      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOE){
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4a17      	ldr	r2, [pc, #92]	; (8000524 <GPIO_PeriClockControl+0x164>)
 80004c8:	4293      	cmp	r3, r2
 80004ca:	d106      	bne.n	80004da <GPIO_PeriClockControl+0x11a>
			GPIOE_PCLK_DI();
 80004cc:	4b11      	ldr	r3, [pc, #68]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004d0:	4a10      	ldr	r2, [pc, #64]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004d2:	f023 0320 	bic.w	r3, r3, #32
 80004d6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d8:	e014      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOF){
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4a12      	ldr	r2, [pc, #72]	; (8000528 <GPIO_PeriClockControl+0x168>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d106      	bne.n	80004f0 <GPIO_PeriClockControl+0x130>
			GPIOF_PCLK_DI();
 80004e2:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e6:	4a0b      	ldr	r2, [pc, #44]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004ec:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ee:	e009      	b.n	8000504 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOH){
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	4a07      	ldr	r2, [pc, #28]	; (8000510 <GPIO_PeriClockControl+0x150>)
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d105      	bne.n	8000504 <GPIO_PeriClockControl+0x144>
			GPIOH_PCLK_DI();
 80004f8:	4b06      	ldr	r3, [pc, #24]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fc:	4a05      	ldr	r2, [pc, #20]	; (8000514 <GPIO_PeriClockControl+0x154>)
 80004fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000502:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000504:	bf00      	nop
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr
 8000510:	40020000 	.word	0x40020000
 8000514:	40023800 	.word	0x40023800
 8000518:	40020400 	.word	0x40020400
 800051c:	40020800 	.word	0x40020800
 8000520:	40020c00 	.word	0x40020c00
 8000524:	40021000 	.word	0x40021000
 8000528:	40021400 	.word	0x40021400

0800052c <GPIO_Init>:
 * @Return:					-
 * @Note:					-
 */


void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]

	GPIO_PeriClockControl(pGPIOHandle->pGPIOX, ENABLE);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2101      	movs	r1, #1
 800053a:	4618      	mov	r0, r3
 800053c:	f7ff ff40 	bl	80003c0 <GPIO_PeriClockControl>


	uint32_t temp = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	60fb      	str	r3, [r7, #12]
	//Configure the mode
	//This first line tests if this is a interruption mode
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	795b      	ldrb	r3, [r3, #5]
 8000548:	2b03      	cmp	r3, #3
 800054a:	d814      	bhi.n	8000576 <GPIO_Init+0x4a>
	{
		temp |= ( (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode )<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Moder uses 2 bit for each position
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	795b      	ldrb	r3, [r3, #5]
 8000550:	461a      	mov	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	791b      	ldrb	r3, [r3, #4]
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	fa02 f303 	lsl.w	r3, r2, r3
 800055c:	461a      	mov	r2, r3
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	4313      	orrs	r3, r2
 8000562:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOX->MODER |= temp;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	6819      	ldr	r1, [r3, #0]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	68fa      	ldr	r2, [r7, #12]
 8000570:	430a      	orrs	r2, r1
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	e0af      	b.n	80006d6 <GPIO_Init+0x1aa>
	}
	else
	{
		/* Interrupt Mode*/
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	795b      	ldrb	r3, [r3, #5]
 800057a:	2b05      	cmp	r3, #5
 800057c:	d117      	bne.n	80005ae <GPIO_Init+0x82>
		{
			//1.Configure FTSR and clear RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET FTSR
 800057e:	4b9b      	ldr	r3, [pc, #620]	; (80007ec <GPIO_Init+0x2c0>)
 8000580:	68db      	ldr	r3, [r3, #12]
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	7912      	ldrb	r2, [r2, #4]
 8000586:	4611      	mov	r1, r2
 8000588:	2201      	movs	r2, #1
 800058a:	408a      	lsls	r2, r1
 800058c:	4611      	mov	r1, r2
 800058e:	4a97      	ldr	r2, [pc, #604]	; (80007ec <GPIO_Init+0x2c0>)
 8000590:	430b      	orrs	r3, r1
 8000592:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //RESET RTSR
 8000594:	4b95      	ldr	r3, [pc, #596]	; (80007ec <GPIO_Init+0x2c0>)
 8000596:	689b      	ldr	r3, [r3, #8]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	7912      	ldrb	r2, [r2, #4]
 800059c:	4611      	mov	r1, r2
 800059e:	2201      	movs	r2, #1
 80005a0:	408a      	lsls	r2, r1
 80005a2:	43d2      	mvns	r2, r2
 80005a4:	4611      	mov	r1, r2
 80005a6:	4a91      	ldr	r2, [pc, #580]	; (80007ec <GPIO_Init+0x2c0>)
 80005a8:	400b      	ands	r3, r1
 80005aa:	6093      	str	r3, [r2, #8]
 80005ac:	e035      	b.n	800061a <GPIO_Init+0xee>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	795b      	ldrb	r3, [r3, #5]
 80005b2:	2b04      	cmp	r3, #4
 80005b4:	d117      	bne.n	80005e6 <GPIO_Init+0xba>
		{
			//1.Configure RTSR and clear FTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET RTSR
 80005b6:	4b8d      	ldr	r3, [pc, #564]	; (80007ec <GPIO_Init+0x2c0>)
 80005b8:	689b      	ldr	r3, [r3, #8]
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	7912      	ldrb	r2, [r2, #4]
 80005be:	4611      	mov	r1, r2
 80005c0:	2201      	movs	r2, #1
 80005c2:	408a      	lsls	r2, r1
 80005c4:	4611      	mov	r1, r2
 80005c6:	4a89      	ldr	r2, [pc, #548]	; (80007ec <GPIO_Init+0x2c0>)
 80005c8:	430b      	orrs	r3, r1
 80005ca:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //RESET FTSR
 80005cc:	4b87      	ldr	r3, [pc, #540]	; (80007ec <GPIO_Init+0x2c0>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	7912      	ldrb	r2, [r2, #4]
 80005d4:	4611      	mov	r1, r2
 80005d6:	2201      	movs	r2, #1
 80005d8:	408a      	lsls	r2, r1
 80005da:	43d2      	mvns	r2, r2
 80005dc:	4611      	mov	r1, r2
 80005de:	4a83      	ldr	r2, [pc, #524]	; (80007ec <GPIO_Init+0x2c0>)
 80005e0:	400b      	ands	r3, r1
 80005e2:	60d3      	str	r3, [r2, #12]
 80005e4:	e019      	b.n	800061a <GPIO_Init+0xee>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	795b      	ldrb	r3, [r3, #5]
 80005ea:	2b06      	cmp	r3, #6
 80005ec:	d115      	bne.n	800061a <GPIO_Init+0xee>
		{
			//1.configure FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET RTSR
 80005ee:	4b7f      	ldr	r3, [pc, #508]	; (80007ec <GPIO_Init+0x2c0>)
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	7912      	ldrb	r2, [r2, #4]
 80005f6:	4611      	mov	r1, r2
 80005f8:	2201      	movs	r2, #1
 80005fa:	408a      	lsls	r2, r1
 80005fc:	4611      	mov	r1, r2
 80005fe:	4a7b      	ldr	r2, [pc, #492]	; (80007ec <GPIO_Init+0x2c0>)
 8000600:	430b      	orrs	r3, r1
 8000602:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET FTSR
 8000604:	4b79      	ldr	r3, [pc, #484]	; (80007ec <GPIO_Init+0x2c0>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	7912      	ldrb	r2, [r2, #4]
 800060c:	4611      	mov	r1, r2
 800060e:	2201      	movs	r2, #1
 8000610:	408a      	lsls	r2, r1
 8000612:	4611      	mov	r1, r2
 8000614:	4a75      	ldr	r2, [pc, #468]	; (80007ec <GPIO_Init+0x2c0>)
 8000616:	430b      	orrs	r3, r1
 8000618:	60d3      	str	r3, [r2, #12]
		}
		//2. Configure the GPIO port in the SYSCFG_EXTICR
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4); //The division by 4 will identify each EXTICR register to use - 4 because each register uses 4 bits
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	791b      	ldrb	r3, [r3, #4]
 800061e:	089b      	lsrs	r3, r3, #2
 8000620:	72fb      	strb	r3, [r7, #11]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4); //This will identify the position in the register
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	791b      	ldrb	r3, [r3, #4]
 8000626:	f003 0303 	and.w	r3, r3, #3
 800062a:	72bb      	strb	r3, [r7, #10]
		uint8_t portcode = GPIO_BASEADDR_TO_PORT(pGPIOHandle->pGPIOX);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a6f      	ldr	r2, [pc, #444]	; (80007f0 <GPIO_Init+0x2c4>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d032      	beq.n	800069c <GPIO_Init+0x170>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a6e      	ldr	r2, [pc, #440]	; (80007f4 <GPIO_Init+0x2c8>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d02b      	beq.n	8000698 <GPIO_Init+0x16c>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a6c      	ldr	r2, [pc, #432]	; (80007f8 <GPIO_Init+0x2cc>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d024      	beq.n	8000694 <GPIO_Init+0x168>
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a6b      	ldr	r2, [pc, #428]	; (80007fc <GPIO_Init+0x2d0>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d01d      	beq.n	8000690 <GPIO_Init+0x164>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a69      	ldr	r2, [pc, #420]	; (8000800 <GPIO_Init+0x2d4>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d016      	beq.n	800068c <GPIO_Init+0x160>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4a68      	ldr	r2, [pc, #416]	; (8000804 <GPIO_Init+0x2d8>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d00f      	beq.n	8000688 <GPIO_Init+0x15c>
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a66      	ldr	r2, [pc, #408]	; (8000808 <GPIO_Init+0x2dc>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d008      	beq.n	8000684 <GPIO_Init+0x158>
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a5e      	ldr	r2, [pc, #376]	; (80007f0 <GPIO_Init+0x2c4>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d101      	bne.n	8000680 <GPIO_Init+0x154>
 800067c:	2307      	movs	r3, #7
 800067e:	e00e      	b.n	800069e <GPIO_Init+0x172>
 8000680:	2300      	movs	r3, #0
 8000682:	e00c      	b.n	800069e <GPIO_Init+0x172>
 8000684:	2306      	movs	r3, #6
 8000686:	e00a      	b.n	800069e <GPIO_Init+0x172>
 8000688:	2305      	movs	r3, #5
 800068a:	e008      	b.n	800069e <GPIO_Init+0x172>
 800068c:	2304      	movs	r3, #4
 800068e:	e006      	b.n	800069e <GPIO_Init+0x172>
 8000690:	2303      	movs	r3, #3
 8000692:	e004      	b.n	800069e <GPIO_Init+0x172>
 8000694:	2302      	movs	r3, #2
 8000696:	e002      	b.n	800069e <GPIO_Init+0x172>
 8000698:	2301      	movs	r3, #1
 800069a:	e000      	b.n	800069e <GPIO_Init+0x172>
 800069c:	2300      	movs	r3, #0
 800069e:	727b      	strb	r3, [r7, #9]
		SYSCFG_PCLK_EN();
 80006a0:	4b5a      	ldr	r3, [pc, #360]	; (800080c <GPIO_Init+0x2e0>)
 80006a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006a4:	4a59      	ldr	r2, [pc, #356]	; (800080c <GPIO_Init+0x2e0>)
 80006a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006aa:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = ( portcode << (temp2 * 4));
 80006ac:	7a7a      	ldrb	r2, [r7, #9]
 80006ae:	7abb      	ldrb	r3, [r7, #10]
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	fa02 f103 	lsl.w	r1, r2, r3
 80006b6:	4a56      	ldr	r2, [pc, #344]	; (8000810 <GPIO_Init+0x2e4>)
 80006b8:	7afb      	ldrb	r3, [r7, #11]
 80006ba:	3302      	adds	r3, #2
 80006bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006c0:	4b4a      	ldr	r3, [pc, #296]	; (80007ec <GPIO_Init+0x2c0>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	7912      	ldrb	r2, [r2, #4]
 80006c8:	4611      	mov	r1, r2
 80006ca:	2201      	movs	r2, #1
 80006cc:	408a      	lsls	r2, r1
 80006ce:	4611      	mov	r1, r2
 80006d0:	4a46      	ldr	r2, [pc, #280]	; (80007ec <GPIO_Init+0x2c0>)
 80006d2:	430b      	orrs	r3, r1
 80006d4:	6013      	str	r3, [r2, #0]

	}
	temp = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	60fb      	str	r3, [r7, #12]

	//Configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	799b      	ldrb	r3, [r3, #6]
 80006de:	461a      	mov	r2, r3
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	791b      	ldrb	r3, [r3, #4]
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ea:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOX->OSPEEDER &= ~(3ul << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //Clearing
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	6899      	ldr	r1, [r3, #8]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	791b      	ldrb	r3, [r3, #4]
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	2203      	movs	r2, #3
 80006fa:	fa02 f303 	lsl.w	r3, r2, r3
 80006fe:	43da      	mvns	r2, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	400a      	ands	r2, r1
 8000706:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOX->OSPEEDER |= temp; //setting
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	6899      	ldr	r1, [r3, #8]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	68fa      	ldr	r2, [r7, #12]
 8000714:	430a      	orrs	r2, r1
 8000716:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]

	//configure PuPd
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	79db      	ldrb	r3, [r3, #7]
 8000720:	461a      	mov	r2, r3
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	791b      	ldrb	r3, [r3, #4]
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	fa02 f303 	lsl.w	r3, r2, r3
 800072c:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOX->PUPDR &= ~(3ul << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //Clearing
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	68d9      	ldr	r1, [r3, #12]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	791b      	ldrb	r3, [r3, #4]
 8000738:	005b      	lsls	r3, r3, #1
 800073a:	2203      	movs	r2, #3
 800073c:	fa02 f303 	lsl.w	r3, r2, r3
 8000740:	43da      	mvns	r2, r3
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	400a      	ands	r2, r1
 8000748:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOX->PUPDR |= temp;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	68d9      	ldr	r1, [r3, #12]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	68fa      	ldr	r2, [r7, #12]
 8000756:	430a      	orrs	r2, r1
 8000758:	60da      	str	r2, [r3, #12]
	temp = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]

	// configure output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType) << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	7a1b      	ldrb	r3, [r3, #8]
 8000762:	461a      	mov	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	791b      	ldrb	r3, [r3, #4]
 8000768:	fa02 f303 	lsl.w	r3, r2, r3
 800076c:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOX->OTYPER  &= ~(1ul << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //Clearing
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	6859      	ldr	r1, [r3, #4]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	791b      	ldrb	r3, [r3, #4]
 8000778:	461a      	mov	r2, r3
 800077a:	2301      	movs	r3, #1
 800077c:	4093      	lsls	r3, r2
 800077e:	43da      	mvns	r2, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	400a      	ands	r2, r1
 8000786:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOX->OTYPER |= temp;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	6859      	ldr	r1, [r3, #4]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	430a      	orrs	r2, r1
 8000796:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	60fb      	str	r3, [r7, #12]

	//alternate function
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	795b      	ldrb	r3, [r3, #5]
 80007a0:	2b02      	cmp	r3, #2
 80007a2:	d159      	bne.n	8000858 <GPIO_Init+0x32c>
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber < GPIO_PIN_8){
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	791b      	ldrb	r3, [r3, #4]
 80007a8:	2b07      	cmp	r3, #7
 80007aa:	d833      	bhi.n	8000814 <GPIO_Init+0x2e8>
			temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	7a5b      	ldrb	r3, [r3, #9]
 80007b0:	461a      	mov	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	791b      	ldrb	r3, [r3, #4]
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	fa02 f303 	lsl.w	r3, r2, r3
 80007bc:	60fb      	str	r3, [r7, #12]
			pGPIOHandle->pGPIOX->AFRL &= ~(15ul << ( 4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	6a19      	ldr	r1, [r3, #32]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	791b      	ldrb	r3, [r3, #4]
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	220f      	movs	r2, #15
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	43da      	mvns	r2, r3
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	400a      	ands	r2, r1
 80007d8:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOX->AFRL |= temp;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	6a19      	ldr	r1, [r3, #32]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	68fa      	ldr	r2, [r7, #12]
 80007e6:	430a      	orrs	r2, r1
 80007e8:	621a      	str	r2, [r3, #32]
 80007ea:	e033      	b.n	8000854 <GPIO_Init+0x328>
 80007ec:	40013c00 	.word	0x40013c00
 80007f0:	40020000 	.word	0x40020000
 80007f4:	40020400 	.word	0x40020400
 80007f8:	40020800 	.word	0x40020800
 80007fc:	40020c00 	.word	0x40020c00
 8000800:	40021000 	.word	0x40021000
 8000804:	40021400 	.word	0x40021400
 8000808:	40021800 	.word	0x40021800
 800080c:	40023800 	.word	0x40023800
 8000810:	40013800 	.word	0x40013800
		}
		else{
			temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8)));
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	7a5b      	ldrb	r3, [r3, #9]
 8000818:	461a      	mov	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	791b      	ldrb	r3, [r3, #4]
 800081e:	3b08      	subs	r3, #8
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	fa02 f303 	lsl.w	r3, r2, r3
 8000826:	60fb      	str	r3, [r7, #12]
			pGPIOHandle->pGPIOX->AFRH &= ~(15ul << ( 4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	791b      	ldrb	r3, [r3, #4]
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	220f      	movs	r2, #15
 8000836:	fa02 f303 	lsl.w	r3, r2, r3
 800083a:	43da      	mvns	r2, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	400a      	ands	r2, r1
 8000842:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandle->pGPIOX->AFRH |= temp;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	68fa      	ldr	r2, [r7, #12]
 8000850:	430a      	orrs	r2, r1
 8000852:	625a      	str	r2, [r3, #36]	; 0x24
		}
		temp = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	60fb      	str	r3, [r7, #12]
	}

}
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <GPIO_IRQInterruptConfig>:
 * @Param2:					IRQ priority
 * @Param3:					Enable or Disable
 * @Return:					None
 * @Note:					-
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnableDisable){
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	460a      	mov	r2, r1
 800086a:	71fb      	strb	r3, [r7, #7]
 800086c:	4613      	mov	r3, r2
 800086e:	71bb      	strb	r3, [r7, #6]

	if (EnableDisable == ENABLE)
 8000870:	79bb      	ldrb	r3, [r7, #6]
 8000872:	2b01      	cmp	r3, #1
 8000874:	d133      	bne.n	80008de <GPIO_IRQInterruptConfig+0x7e>
	{
		if (IRQNumber < 32){
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	2b1f      	cmp	r3, #31
 800087a:	d80a      	bhi.n	8000892 <GPIO_IRQInterruptConfig+0x32>
			//NVIC_ISER0
			*NVIC_ISER0 |= (1 << IRQNumber);
 800087c:	4b36      	ldr	r3, [pc, #216]	; (8000958 <GPIO_IRQInterruptConfig+0xf8>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	79fa      	ldrb	r2, [r7, #7]
 8000882:	2101      	movs	r1, #1
 8000884:	fa01 f202 	lsl.w	r2, r1, r2
 8000888:	4611      	mov	r1, r2
 800088a:	4a33      	ldr	r2, [pc, #204]	; (8000958 <GPIO_IRQInterruptConfig+0xf8>)
 800088c:	430b      	orrs	r3, r1
 800088e:	6013      	str	r3, [r2, #0]
		else if (IRQNumber >= 64 && IRQNumber < 96){
			//NVIC_ICER2
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
		}
	}
}
 8000890:	e05c      	b.n	800094c <GPIO_IRQInterruptConfig+0xec>
		else if( IRQNumber >= 32 && IRQNumber < 64){
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b1f      	cmp	r3, #31
 8000896:	d90f      	bls.n	80008b8 <GPIO_IRQInterruptConfig+0x58>
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	2b3f      	cmp	r3, #63	; 0x3f
 800089c:	d80c      	bhi.n	80008b8 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 800089e:	4b2f      	ldr	r3, [pc, #188]	; (800095c <GPIO_IRQInterruptConfig+0xfc>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	79fa      	ldrb	r2, [r7, #7]
 80008a4:	f002 021f 	and.w	r2, r2, #31
 80008a8:	2101      	movs	r1, #1
 80008aa:	fa01 f202 	lsl.w	r2, r1, r2
 80008ae:	4611      	mov	r1, r2
 80008b0:	4a2a      	ldr	r2, [pc, #168]	; (800095c <GPIO_IRQInterruptConfig+0xfc>)
 80008b2:	430b      	orrs	r3, r1
 80008b4:	6013      	str	r3, [r2, #0]
 80008b6:	e049      	b.n	800094c <GPIO_IRQInterruptConfig+0xec>
		else if (IRQNumber >= 64 && IRQNumber < 96){
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	2b3f      	cmp	r3, #63	; 0x3f
 80008bc:	d946      	bls.n	800094c <GPIO_IRQInterruptConfig+0xec>
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	2b5f      	cmp	r3, #95	; 0x5f
 80008c2:	d843      	bhi.n	800094c <GPIO_IRQInterruptConfig+0xec>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 80008c4:	4b26      	ldr	r3, [pc, #152]	; (8000960 <GPIO_IRQInterruptConfig+0x100>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	79fa      	ldrb	r2, [r7, #7]
 80008ca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008ce:	2101      	movs	r1, #1
 80008d0:	fa01 f202 	lsl.w	r2, r1, r2
 80008d4:	4611      	mov	r1, r2
 80008d6:	4a22      	ldr	r2, [pc, #136]	; (8000960 <GPIO_IRQInterruptConfig+0x100>)
 80008d8:	430b      	orrs	r3, r1
 80008da:	6013      	str	r3, [r2, #0]
}
 80008dc:	e036      	b.n	800094c <GPIO_IRQInterruptConfig+0xec>
	else if (EnableDisable == DISABLE){
 80008de:	79bb      	ldrb	r3, [r7, #6]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d133      	bne.n	800094c <GPIO_IRQInterruptConfig+0xec>
		if (IRQNumber < 32){
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	2b1f      	cmp	r3, #31
 80008e8:	d80a      	bhi.n	8000900 <GPIO_IRQInterruptConfig+0xa0>
			*NVIC_ICER0 |= (1 << IRQNumber);
 80008ea:	4b1e      	ldr	r3, [pc, #120]	; (8000964 <GPIO_IRQInterruptConfig+0x104>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	79fa      	ldrb	r2, [r7, #7]
 80008f0:	2101      	movs	r1, #1
 80008f2:	fa01 f202 	lsl.w	r2, r1, r2
 80008f6:	4611      	mov	r1, r2
 80008f8:	4a1a      	ldr	r2, [pc, #104]	; (8000964 <GPIO_IRQInterruptConfig+0x104>)
 80008fa:	430b      	orrs	r3, r1
 80008fc:	6013      	str	r3, [r2, #0]
}
 80008fe:	e025      	b.n	800094c <GPIO_IRQInterruptConfig+0xec>
		else if( IRQNumber >= 32 && IRQNumber < 64){
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	2b1f      	cmp	r3, #31
 8000904:	d90f      	bls.n	8000926 <GPIO_IRQInterruptConfig+0xc6>
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	2b3f      	cmp	r3, #63	; 0x3f
 800090a:	d80c      	bhi.n	8000926 <GPIO_IRQInterruptConfig+0xc6>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 800090c:	4b16      	ldr	r3, [pc, #88]	; (8000968 <GPIO_IRQInterruptConfig+0x108>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	79fa      	ldrb	r2, [r7, #7]
 8000912:	f002 021f 	and.w	r2, r2, #31
 8000916:	2101      	movs	r1, #1
 8000918:	fa01 f202 	lsl.w	r2, r1, r2
 800091c:	4611      	mov	r1, r2
 800091e:	4a12      	ldr	r2, [pc, #72]	; (8000968 <GPIO_IRQInterruptConfig+0x108>)
 8000920:	430b      	orrs	r3, r1
 8000922:	6013      	str	r3, [r2, #0]
 8000924:	e012      	b.n	800094c <GPIO_IRQInterruptConfig+0xec>
		else if (IRQNumber >= 64 && IRQNumber < 96){
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	2b3f      	cmp	r3, #63	; 0x3f
 800092a:	d90f      	bls.n	800094c <GPIO_IRQInterruptConfig+0xec>
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	2b5f      	cmp	r3, #95	; 0x5f
 8000930:	d80c      	bhi.n	800094c <GPIO_IRQInterruptConfig+0xec>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <GPIO_IRQInterruptConfig+0x10c>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	79fa      	ldrb	r2, [r7, #7]
 8000938:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800093c:	2101      	movs	r1, #1
 800093e:	fa01 f202 	lsl.w	r2, r1, r2
 8000942:	4611      	mov	r1, r2
 8000944:	4a09      	ldr	r2, [pc, #36]	; (800096c <GPIO_IRQInterruptConfig+0x10c>)
 8000946:	430b      	orrs	r3, r1
 8000948:	6013      	str	r3, [r2, #0]
}
 800094a:	e7ff      	b.n	800094c <GPIO_IRQInterruptConfig+0xec>
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000e100 	.word	0xe000e100
 800095c:	e000e104 	.word	0xe000e104
 8000960:	e000e108 	.word	0xe000e108
 8000964:	e000e180 	.word	0xe000e180
 8000968:	e000e184 	.word	0xe000e184
 800096c:	e000e188 	.word	0xe000e188

08000970 <GPIO_IRQPriorityConfig>:
	 *	each register is divided by 8 bits each IRQnumbers
	 *	To find which IPR register, divide by 4 (3 IRQ in each register)
 ************************************************************************/


void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint8_t IRQPriority){
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	460a      	mov	r2, r1
 800097a:	71fb      	strb	r3, [r7, #7]
 800097c:	4613      	mov	r3, r2
 800097e:	71bb      	strb	r3, [r7, #6]
		//Here we find the IPR register that needs to be configured
		uint8_t iprx = IRQNumber / 4;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	089b      	lsrs	r3, r3, #2
 8000984:	73fb      	strb	r3, [r7, #15]
		//because each register is divided in 4 different IRQ, we use the MOD 4
		uint8_t iprx_section = IRQNumber % 4;
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	f003 0303 	and.w	r3, r3, #3
 800098c:	73bb      	strb	r3, [r7, #14]
		/*Each register is 32 bits so we multiply the register number by 4
		 * Notice the 4 lower bits are inaccessible, so we need to shift by 4
		 * to configure the 4 higher bits
		 */
		uint8_t shift_IRQ = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 800098e:	7bbb      	ldrb	r3, [r7, #14]
 8000990:	00db      	lsls	r3, r3, #3
 8000992:	b2db      	uxtb	r3, r3
 8000994:	3304      	adds	r3, #4
 8000996:	737b      	strb	r3, [r7, #13]
		*(NVIC_PR_BASEADDRESS + (iprx * 4)) = (IRQPriority << shift_IRQ);
 8000998:	79ba      	ldrb	r2, [r7, #6]
 800099a:	7b7b      	ldrb	r3, [r7, #13]
 800099c:	409a      	lsls	r2, r3
 800099e:	7bfb      	ldrb	r3, [r7, #15]
 80009a0:	011b      	lsls	r3, r3, #4
 80009a2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009a6:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	bf00      	nop
 80009ae:	3714      	adds	r7, #20
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <GPIO_Clear_Interrupt>:
 * @Return:					None
 * @Note:					-
 ************************************************************************/


void GPIO_Clear_Interrupt(uint8_t PinNumber){
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	71fb      	strb	r3, [r7, #7]
/*
 * Remember to use the correct implementation of the EXTI_IRQHandler
 * those functions are weak defined in Startup file
 */
	if( (EXTI->PR & (1 << PinNumber)) != 0){
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <GPIO_Clear_Interrupt+0x3c>)
 80009c4:	695b      	ldr	r3, [r3, #20]
 80009c6:	79fa      	ldrb	r2, [r7, #7]
 80009c8:	2101      	movs	r1, #1
 80009ca:	fa01 f202 	lsl.w	r2, r1, r2
 80009ce:	4013      	ands	r3, r2
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d009      	beq.n	80009e8 <GPIO_Clear_Interrupt+0x30>
		EXTI->PR |= (1 << PinNumber); // PR register is cleared with setting 1.
 80009d4:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <GPIO_Clear_Interrupt+0x3c>)
 80009d6:	695b      	ldr	r3, [r3, #20]
 80009d8:	79fa      	ldrb	r2, [r7, #7]
 80009da:	2101      	movs	r1, #1
 80009dc:	fa01 f202 	lsl.w	r2, r1, r2
 80009e0:	4611      	mov	r1, r2
 80009e2:	4a04      	ldr	r2, [pc, #16]	; (80009f4 <GPIO_Clear_Interrupt+0x3c>)
 80009e4:	430b      	orrs	r3, r1
 80009e6:	6153      	str	r3, [r2, #20]
	}
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	40013c00 	.word	0x40013c00

080009f8 <SPI_PeriClockControl>:
* @see SPI_PeriClockControl

*******************************************************************************/

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnableDisable)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	70fb      	strb	r3, [r7, #3]
	if (EnableDisable == ENABLE)
 8000a04:	78fb      	ldrb	r3, [r7, #3]
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d12b      	bne.n	8000a62 <SPI_PeriClockControl+0x6a>
	{
		if (pSPIx == SPI1)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a2f      	ldr	r2, [pc, #188]	; (8000acc <SPI_PeriClockControl+0xd4>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d106      	bne.n	8000a20 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000a12:	4b2f      	ldr	r3, [pc, #188]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a16:	4a2e      	ldr	r2, [pc, #184]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a1c:	6453      	str	r3, [r2, #68]	; 0x44
		else if (pSPIx == SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 8000a1e:	e04e      	b.n	8000abe <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI2)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a2c      	ldr	r2, [pc, #176]	; (8000ad4 <SPI_PeriClockControl+0xdc>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d106      	bne.n	8000a36 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000a28:	4b29      	ldr	r3, [pc, #164]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2c:	4a28      	ldr	r2, [pc, #160]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a32:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a34:	e043      	b.n	8000abe <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI3)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a27      	ldr	r2, [pc, #156]	; (8000ad8 <SPI_PeriClockControl+0xe0>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d106      	bne.n	8000a4c <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000a3e:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a42:	4a23      	ldr	r2, [pc, #140]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a48:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a4a:	e038      	b.n	8000abe <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI4)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a23      	ldr	r2, [pc, #140]	; (8000adc <SPI_PeriClockControl+0xe4>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d134      	bne.n	8000abe <SPI_PeriClockControl+0xc6>
			SPI4_PCLK_EN();
 8000a54:	4b1e      	ldr	r3, [pc, #120]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a58:	4a1d      	ldr	r2, [pc, #116]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a5a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a5e:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000a60:	e02d      	b.n	8000abe <SPI_PeriClockControl+0xc6>
	else if (EnableDisable == DISABLE)
 8000a62:	78fb      	ldrb	r3, [r7, #3]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d12a      	bne.n	8000abe <SPI_PeriClockControl+0xc6>
		if (pSPIx == SPI1)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a18      	ldr	r2, [pc, #96]	; (8000acc <SPI_PeriClockControl+0xd4>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d106      	bne.n	8000a7e <SPI_PeriClockControl+0x86>
			SPI1_PCLK_DI();
 8000a70:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a74:	4a16      	ldr	r2, [pc, #88]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a7a:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000a7c:	e01f      	b.n	8000abe <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI2)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4a14      	ldr	r2, [pc, #80]	; (8000ad4 <SPI_PeriClockControl+0xdc>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d106      	bne.n	8000a94 <SPI_PeriClockControl+0x9c>
			SPI2_PCLK_DI();
 8000a86:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	4a11      	ldr	r2, [pc, #68]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a90:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a92:	e014      	b.n	8000abe <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI3)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a10      	ldr	r2, [pc, #64]	; (8000ad8 <SPI_PeriClockControl+0xe0>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d106      	bne.n	8000aaa <SPI_PeriClockControl+0xb2>
			SPI3_PCLK_DI();
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa0:	4a0b      	ldr	r2, [pc, #44]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000aa2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000aa6:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000aa8:	e009      	b.n	8000abe <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI4)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a0b      	ldr	r2, [pc, #44]	; (8000adc <SPI_PeriClockControl+0xe4>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d105      	bne.n	8000abe <SPI_PeriClockControl+0xc6>
			SPI4_PCLK_DI();
 8000ab2:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab6:	4a06      	ldr	r2, [pc, #24]	; (8000ad0 <SPI_PeriClockControl+0xd8>)
 8000ab8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000abc:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000abe:	bf00      	nop
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	40013000 	.word	0x40013000
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40003800 	.word	0x40003800
 8000ad8:	40003c00 	.word	0x40003c00
 8000adc:	40013400 	.word	0x40013400

08000ae0 <SPI_Init>:
* @see SPI_Init

*******************************************************************************/

void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]

	//Clock Enable
	SPI_PeriClockControl(pSPIHandle->pSPIx,ENABLE);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2101      	movs	r1, #1
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ff82 	bl	80009f8 <SPI_PeriClockControl>

	uint32_t tempreg = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	60fb      	str	r3, [r7, #12]

	//1. Configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	791b      	ldrb	r3, [r3, #4]
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	461a      	mov	r2, r3
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	60fb      	str	r3, [r7, #12]

	//2. Configure the BUS Config

	if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_FD)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	795b      	ldrb	r3, [r3, #5]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d104      	bne.n	8000b18 <SPI_Init+0x38>
	{
		//BIDI clear
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	e014      	b.n	8000b42 <SPI_Init+0x62>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_HD)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	795b      	ldrb	r3, [r3, #5]
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d104      	bne.n	8000b2a <SPI_Init+0x4a>
	{
		//BIDI SET
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	e00b      	b.n	8000b42 <SPI_Init+0x62>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_SIMPLEX_RXONLY)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	795b      	ldrb	r3, [r3, #5]
 8000b2e:	2b03      	cmp	r3, #3
 8000b30:	d107      	bne.n	8000b42 <SPI_Init+0x62>
	{
		//BIDI clear and RXONLY SET
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b38:	60fb      	str	r3, [r7, #12]
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b40:	60fb      	str	r3, [r7, #12]
	}

	//3. SPI_SPI_SclkSpeed;
	tempreg |= (pSPIHandle->SPIConfig.SPI_SPI_SclkSpeed << SPI_CR1_BR);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	799b      	ldrb	r3, [r3, #6]
 8000b46:	00db      	lsls	r3, r3, #3
 8000b48:	461a      	mov	r2, r3
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	60fb      	str	r3, [r7, #12]


	//4. SPI_DFF;
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	79db      	ldrb	r3, [r3, #7]
 8000b54:	02db      	lsls	r3, r3, #11
 8000b56:	461a      	mov	r2, r3
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]

	//5. SPI_CPOL;
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	7a1b      	ldrb	r3, [r3, #8]
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	461a      	mov	r2, r3
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	60fb      	str	r3, [r7, #12]

	//6. SPI_CPHA;
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	7a5b      	ldrb	r3, [r3, #9]
 8000b70:	461a      	mov	r2, r3
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]

	//7. SPI_SSM;
	tempreg |= (pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	7a9b      	ldrb	r3, [r3, #10]
 8000b7c:	025b      	lsls	r3, r3, #9
 8000b7e:	461a      	mov	r2, r3
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	60fb      	str	r3, [r7, #12]

	//Push to register
	pSPIHandle->pSPIx->CR1 = tempreg;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	601a      	str	r2, [r3, #0]


}
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <SPI_PeripheralControl>:
* @see SPI_PeripheralControl

*******************************************************************************/

void SPI_PeripheralControl(SPI_RegDef_t *pSPIRegDef, uint8_t EnableDisable)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b083      	sub	sp, #12
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	70fb      	strb	r3, [r7, #3]
	if (EnableDisable == ENABLE)
 8000ba2:	78fb      	ldrb	r3, [r7, #3]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d106      	bne.n	8000bb6 <SPI_PeripheralControl+0x20>
	{
		pSPIRegDef->CR1 |= (1 << SPI_CR1_SPE);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIRegDef->CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 8000bb4:	e005      	b.n	8000bc2 <SPI_PeripheralControl+0x2c>
		pSPIRegDef->CR1 &= ~(1 << SPI_CR1_SPE);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	601a      	str	r2, [r3, #0]
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr

08000bce <SPI_Config_SSOE>:
*
* @see SPI_Config_SSOE

*******************************************************************************/
void SPI_Config_SSOE(SPI_RegDef_t *pSPIRegDef, uint8_t EnableDisable)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	b083      	sub	sp, #12
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	70fb      	strb	r3, [r7, #3]
	if (EnableDisable == ENABLE)
 8000bda:	78fb      	ldrb	r3, [r7, #3]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d106      	bne.n	8000bee <SPI_Config_SSOE+0x20>
	{
		pSPIRegDef->CR2 |= (1 << SPI_CR2_SSOE);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f043 0204 	orr.w	r2, r3, #4
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	605a      	str	r2, [r3, #4]
	else
	{
		pSPIRegDef->CR2 &= ~(1 << SPI_CR2_SSOE);
	}

}
 8000bec:	e005      	b.n	8000bfa <SPI_Config_SSOE+0x2c>
		pSPIRegDef->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f023 0204 	bic.w	r2, r3, #4
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	605a      	str	r2, [r3, #4]
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <SPI_GetFlagStatus>:

/*
 * FLAG Status
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000c06:	b480      	push	{r7}
 8000c08:	b083      	sub	sp, #12
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]

	if (pSPIx->SR & FlagName)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	689a      	ldr	r2, [r3, #8]
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	4013      	ands	r3, r2
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	e000      	b.n	8000c22 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <SPI_SendData>:
/*
 * Data send and Receive - Blocking mode
 */

void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTXBuffer, uint32_t Lenght)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b084      	sub	sp, #16
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	60f8      	str	r0, [r7, #12]
 8000c36:	60b9      	str	r1, [r7, #8]
 8000c38:	607a      	str	r2, [r7, #4]
	while (Lenght > 0)
 8000c3a:	e014      	b.n	8000c66 <SPI_SendData+0x38>
	{
		//while( !( pSPIx->SR & (1 << SPI_SR_TXE) ) )  //This tests if the bit position is set
		while( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET );
 8000c3c:	bf00      	nop
 8000c3e:	2102      	movs	r1, #2
 8000c40:	68f8      	ldr	r0, [r7, #12]
 8000c42:	f7ff ffe0 	bl	8000c06 <SPI_GetFlagStatus>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d0f8      	beq.n	8000c3e <SPI_SendData+0x10>

		//Verify the Frame format (8bits or 16 bits) using the CR1_DFF
		if ( (pSPIx->CR1 & (1 << SPI_CR1_DFF) ) == 1)
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	681b      	ldr	r3, [r3, #0]

		}
		else
		{
			//8bits
			pSPIx->DR = *(pTXBuffer);
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	60da      	str	r2, [r3, #12]
			pTXBuffer++;
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	60bb      	str	r3, [r7, #8]
		}
		Lenght--;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	607b      	str	r3, [r7, #4]
	while (Lenght > 0)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d1e7      	bne.n	8000c3c <SPI_SendData+0xe>
	}

}
 8000c6c:	bf00      	nop
 8000c6e:	3710      	adds	r7, #16
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <SPI_ReceiveData>:

/*
 * Receive data from SPI- Blocking mode
 */
void SPI_ReceiveData(SPI_RegDef_t *pSPIx, uint8_t *pRXBuffer, uint32_t Lenght)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
	while (Lenght > 0)
 8000c80:	e014      	b.n	8000cac <SPI_ReceiveData+0x38>
	{
		//while( !( pSPIx->SR & (1 << SPI_SR_TXE) ) )  //This tests if the bit position is set
		while( SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == FLAG_RESET );
 8000c82:	bf00      	nop
 8000c84:	2101      	movs	r1, #1
 8000c86:	68f8      	ldr	r0, [r7, #12]
 8000c88:	f7ff ffbd 	bl	8000c06 <SPI_GetFlagStatus>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d0f8      	beq.n	8000c84 <SPI_ReceiveData+0x10>

		//Verify the Frame format (8bits or 16 bits) using the CR1_DFF
		if ( (pSPIx->CR1 & (1 << SPI_CR1_DFF) ) == 1)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	681b      	ldr	r3, [r3, #0]

		}
		else
		{
			//8bits
			*((uint16_t*)pRXBuffer) = pSPIx->DR;
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	801a      	strh	r2, [r3, #0]
			pRXBuffer++;
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	60bb      	str	r3, [r7, #8]
		}
		Lenght--;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	3b01      	subs	r3, #1
 8000caa:	607b      	str	r3, [r7, #4]
	while (Lenght > 0)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1e7      	bne.n	8000c82 <SPI_ReceiveData+0xe>
	}

}
 8000cb2:	bf00      	nop
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <main>:

/*
 * START PROGRAM
 */
int main()
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
	initialise_monitor_handles();
 8000cc0:	f000 fb5c 	bl	800137c <initialise_monitor_handles>

	printf("Program starting\n");
 8000cc4:	4806      	ldr	r0, [pc, #24]	; (8000ce0 <main+0x24>)
 8000cc6:	f000 fd9d 	bl	8001804 <puts>

	SysTickInit();
 8000cca:	f7ff faf9 	bl	80002c0 <SysTickInit>
	GPIO_Conf();
 8000cce:	f000 f8b7 	bl	8000e40 <GPIO_Conf>
	SPI_Conf();
 8000cd2:	f000 f869 	bl	8000da8 <SPI_Conf>


	while(1)
	{
		//GPIO_ToggleOutputPin(GPIOA, GPIO_PIN_5);
		delay_ms(100);
 8000cd6:	2064      	movs	r0, #100	; 0x64
 8000cd8:	f7ff fb44 	bl	8000364 <delay_ms>
 8000cdc:	e7fb      	b.n	8000cd6 <main+0x1a>
 8000cde:	bf00      	nop
 8000ce0:	0800238c 	.word	0x0800238c

08000ce4 <EXTI15_10_IRQHandler>:


/*
 * EXTI Handler
 */
void EXTI15_10_IRQHandler(void){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
	uint8_t CMDCode = COMMAND_LED_CTRL;
 8000cea:	2350      	movs	r3, #80	; 0x50
 8000cec:	71bb      	strb	r3, [r7, #6]
	uint8_t Ack_byte = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	717b      	strb	r3, [r7, #5]
	uint8_t Dummy_Read = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	713b      	strb	r3, [r7, #4]
	uint8_t Dummy_Write = 0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	71fb      	strb	r3, [r7, #7]
	uint8_t args[2] = {0};
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	803b      	strh	r3, [r7, #0]

	GPIO_Clear_Interrupt(GPIO_PIN_13);
 8000cfe:	200d      	movs	r0, #13
 8000d00:	f7ff fe5a 	bl	80009b8 <GPIO_Clear_Interrupt>

	SPI_PeripheralControl(ARDUINO_SPI, ENABLE);
 8000d04:	2101      	movs	r1, #1
 8000d06:	4825      	ldr	r0, [pc, #148]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d08:	f7ff ff45 	bl	8000b96 <SPI_PeripheralControl>

	//Send the command
	SPI_SendData(ARDUINO_SPI, &CMDCode, 1);
 8000d0c:	1dbb      	adds	r3, r7, #6
 8000d0e:	2201      	movs	r2, #1
 8000d10:	4619      	mov	r1, r3
 8000d12:	4822      	ldr	r0, [pc, #136]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d14:	f7ff ff8b 	bl	8000c2e <SPI_SendData>
	printf("SPI SEND: %c",(int)CMDCode);
 8000d18:	79bb      	ldrb	r3, [r7, #6]
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4820      	ldr	r0, [pc, #128]	; (8000da0 <EXTI15_10_IRQHandler+0xbc>)
 8000d1e:	f000 fcfd 	bl	800171c <iprintf>
	//Dummy read to clean
	SPI_ReceiveData(ARDUINO_SPI, &Dummy_Read, 1);
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	2201      	movs	r2, #1
 8000d26:	4619      	mov	r1, r3
 8000d28:	481c      	ldr	r0, [pc, #112]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d2a:	f7ff ffa3 	bl	8000c74 <SPI_ReceiveData>
	printf("SPI Receive: %c",(int)Dummy_Read);
 8000d2e:	793b      	ldrb	r3, [r7, #4]
 8000d30:	4619      	mov	r1, r3
 8000d32:	481c      	ldr	r0, [pc, #112]	; (8000da4 <EXTI15_10_IRQHandler+0xc0>)
 8000d34:	f000 fcf2 	bl	800171c <iprintf>
	//Send the Dummy byte to shift
	SPI_SendData(ARDUINO_SPI, Dummy_Write, 1);
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4817      	ldr	r0, [pc, #92]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d40:	f7ff ff75 	bl	8000c2e <SPI_SendData>
	printf("SPI SEND: %c",(int)Dummy_Write);
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	4619      	mov	r1, r3
 8000d48:	4815      	ldr	r0, [pc, #84]	; (8000da0 <EXTI15_10_IRQHandler+0xbc>)
 8000d4a:	f000 fce7 	bl	800171c <iprintf>
	//get the ACK
	SPI_ReceiveData(ARDUINO_SPI, &Ack_byte, 1);
 8000d4e:	1d7b      	adds	r3, r7, #5
 8000d50:	2201      	movs	r2, #1
 8000d52:	4619      	mov	r1, r3
 8000d54:	4811      	ldr	r0, [pc, #68]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d56:	f7ff ff8d 	bl	8000c74 <SPI_ReceiveData>
	if ( Ack_byte == ACK)
 8000d5a:	797b      	ldrb	r3, [r7, #5]
 8000d5c:	2bf5      	cmp	r3, #245	; 0xf5
 8000d5e:	d10d      	bne.n	8000d7c <EXTI15_10_IRQHandler+0x98>
	{
		args[0] = 9;
 8000d60:	2309      	movs	r3, #9
 8000d62:	703b      	strb	r3, [r7, #0]
		args[1] = 1;
 8000d64:	2301      	movs	r3, #1
 8000d66:	707b      	strb	r3, [r7, #1]
		SPI_SendData(ARDUINO_SPI, &args, (uint32_t)strlen(args));
 8000d68:	463b      	mov	r3, r7
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fa50 	bl	8000210 <strlen>
 8000d70:	4602      	mov	r2, r0
 8000d72:	463b      	mov	r3, r7
 8000d74:	4619      	mov	r1, r3
 8000d76:	4809      	ldr	r0, [pc, #36]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d78:	f7ff ff59 	bl	8000c2e <SPI_SendData>
	}


	while(SPI_GetFlagStatus(ARDUINO_SPI, SPI_BSY_FLAG) );
 8000d7c:	bf00      	nop
 8000d7e:	2180      	movs	r1, #128	; 0x80
 8000d80:	4806      	ldr	r0, [pc, #24]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d82:	f7ff ff40 	bl	8000c06 <SPI_GetFlagStatus>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d1f8      	bne.n	8000d7e <EXTI15_10_IRQHandler+0x9a>
	SPI_PeripheralControl(ARDUINO_SPI, DISABLE);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4803      	ldr	r0, [pc, #12]	; (8000d9c <EXTI15_10_IRQHandler+0xb8>)
 8000d90:	f7ff ff01 	bl	8000b96 <SPI_PeripheralControl>

}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40013000 	.word	0x40013000
 8000da0:	080023a0 	.word	0x080023a0
 8000da4:	080023b0 	.word	0x080023b0

08000da8 <SPI_Conf>:

void SPI_Conf(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0




	GPIO_Handle_t _SPIO1_PINS;
	_SPIO1_PINS.pGPIOX = SPI1_PORT;
 8000dae:	4b22      	ldr	r3, [pc, #136]	; (8000e38 <SPI_Conf+0x90>)
 8000db0:	60fb      	str	r3, [r7, #12]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000db2:	2302      	movs	r3, #2
 8000db4:	747b      	strb	r3, [r7, #17]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinAltFunMode = GPIO_AF5;
 8000db6:	2305      	movs	r3, #5
 8000db8:	757b      	strb	r3, [r7, #21]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	753b      	strb	r3, [r7, #20]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	74fb      	strb	r3, [r7, #19]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	74bb      	strb	r3, [r7, #18]

	//MISO
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_MISO_PIN;
 8000dc6:	2306      	movs	r3, #6
 8000dc8:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&_SPIO1_PINS);
 8000dca:	f107 030c 	add.w	r3, r7, #12
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fbac 	bl	800052c <GPIO_Init>
	//SCLK
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_SCLK_PIN;
 8000dd4:	2305      	movs	r3, #5
 8000dd6:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&_SPIO1_PINS);
 8000dd8:	f107 030c 	add.w	r3, r7, #12
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fba5 	bl	800052c <GPIO_Init>
	//MOSI
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_MOSI_PIN;
 8000de2:	2307      	movs	r3, #7
 8000de4:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&_SPIO1_PINS);
 8000de6:	f107 030c 	add.w	r3, r7, #12
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff fb9e 	bl	800052c <GPIO_Init>
	//NSS
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_NSS_PIN;
 8000df0:	2304      	movs	r3, #4
 8000df2:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&_SPIO1_PINS);
 8000df4:	f107 030c 	add.w	r3, r7, #12
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff fb97 	bl	800052c <GPIO_Init>

	SPI_Handle_t SPIO1Handle;
	SPIO1Handle.pSPIx = SPI1;
 8000dfe:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <SPI_Conf+0x94>)
 8000e00:	603b      	str	r3, [r7, #0]
	SPIO1Handle.SPIConfig.SPI_BusConfig = SPI_BUSCONFIG_FD;
 8000e02:	2301      	movs	r3, #1
 8000e04:	717b      	strb	r3, [r7, #5]
	SPIO1Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000e06:	2301      	movs	r3, #1
 8000e08:	713b      	strb	r3, [r7, #4]
	SPIO1Handle.SPIConfig.SPI_SPI_SclkSpeed = SPI_SCLKSPEED_DIV8;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	71bb      	strb	r3, [r7, #6]
	SPIO1Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	71fb      	strb	r3, [r7, #7]
	SPIO1Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000e12:	2300      	movs	r3, #0
 8000e14:	727b      	strb	r3, [r7, #9]
	SPIO1Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000e16:	2300      	movs	r3, #0
 8000e18:	723b      	strb	r3, [r7, #8]
	SPIO1Handle.SPIConfig.SPI_SSM = SPI_SSM_DISABLE; //Software slave management
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	72bb      	strb	r3, [r7, #10]
	SPI_Init(&SPIO1Handle);
 8000e1e:	463b      	mov	r3, r7
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff fe5d 	bl	8000ae0 <SPI_Init>

	/*
	 *When you enable the SSOE in Master Mode the hardware will control the NSS Pin
	 *The NSS pin will automatically go to 0 when you enable the SPI
	 */
	SPI_Config_SSOE(SPI1,ENABLE);
 8000e26:	2101      	movs	r1, #1
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <SPI_Conf+0x94>)
 8000e2a:	f7ff fed0 	bl	8000bce <SPI_Config_SSOE>

#endif

}
 8000e2e:	bf00      	nop
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40020000 	.word	0x40020000
 8000e3c:	40013000 	.word	0x40013000

08000e40 <GPIO_Conf>:



void GPIO_Conf(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
	GPIO_Init(&_GPIOA);
#endif
	/*
	 * Configure Button
	 */
	_GPIOC.pGPIOX = GPIOC;
 8000e46:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <GPIO_Conf+0x40>)
 8000e48:	603b      	str	r3, [r7, #0]
	_GPIOC.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 8000e4a:	230d      	movs	r3, #13
 8000e4c:	713b      	strb	r3, [r7, #4]
	_GPIOC.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000e4e:	2305      	movs	r3, #5
 8000e50:	717b      	strb	r3, [r7, #5]
	_GPIOC.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	71bb      	strb	r3, [r7, #6]
	_GPIOC.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000e56:	2300      	movs	r3, #0
 8000e58:	723b      	strb	r3, [r7, #8]
	_GPIOC.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	71fb      	strb	r3, [r7, #7]
	//GPIO_PeriClockControl(GPIOC, ENABLE);
	GPIO_Init(&_GPIOC);
 8000e5e:	463b      	mov	r3, r7
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fb63 	bl	800052c <GPIO_Init>

	//Button interrupt
	GPIO_IRQInterruptConfig(EXTI15_10_IRQn,ENABLE);
 8000e66:	2101      	movs	r1, #1
 8000e68:	2028      	movs	r0, #40	; 0x28
 8000e6a:	f7ff fcf9 	bl	8000860 <GPIO_IRQInterruptConfig>
	GPIO_IRQPriorityConfig(EXTI15_10_IRQn,1);
 8000e6e:	2101      	movs	r1, #1
 8000e70:	2028      	movs	r0, #40	; 0x28
 8000e72:	f7ff fd7d 	bl	8000970 <GPIO_IRQPriorityConfig>




}
 8000e76:	bf00      	nop
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40020800 	.word	0x40020800

08000e84 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e84:	480d      	ldr	r0, [pc, #52]	; (8000ebc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e86:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e88:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e8a:	490e      	ldr	r1, [pc, #56]	; (8000ec4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e8c:	4a0e      	ldr	r2, [pc, #56]	; (8000ec8 <LoopForever+0xe>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e90:	e002      	b.n	8000e98 <LoopCopyDataInit>

08000e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e96:	3304      	adds	r3, #4

08000e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e9c:	d3f9      	bcc.n	8000e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e9e:	4a0b      	ldr	r2, [pc, #44]	; (8000ecc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ea0:	4c0b      	ldr	r4, [pc, #44]	; (8000ed0 <LoopForever+0x16>)
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea4:	e001      	b.n	8000eaa <LoopFillZerobss>

08000ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea8:	3204      	adds	r2, #4

08000eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eac:	d3fb      	bcc.n	8000ea6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000eae:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000eb2:	f000 fbad 	bl	8001610 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eb6:	f7ff ff01 	bl	8000cbc <main>

08000eba <LoopForever>:

LoopForever:
    b LoopForever
 8000eba:	e7fe      	b.n	8000eba <LoopForever>
  ldr   r0, =_estack
 8000ebc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ec8:	0800247c 	.word	0x0800247c
  ldr r2, =_sbss
 8000ecc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ed0:	2000014c 	.word	0x2000014c

08000ed4 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC_IRQHandler>
	...

08000ed8 <findslot>:
 8000ed8:	4b0a      	ldr	r3, [pc, #40]	; (8000f04 <findslot+0x2c>)
 8000eda:	b510      	push	{r4, lr}
 8000edc:	4604      	mov	r4, r0
 8000ede:	6818      	ldr	r0, [r3, #0]
 8000ee0:	b118      	cbz	r0, 8000eea <findslot+0x12>
 8000ee2:	6983      	ldr	r3, [r0, #24]
 8000ee4:	b90b      	cbnz	r3, 8000eea <findslot+0x12>
 8000ee6:	f000 fb09 	bl	80014fc <__sinit>
 8000eea:	2c13      	cmp	r4, #19
 8000eec:	d807      	bhi.n	8000efe <findslot+0x26>
 8000eee:	4806      	ldr	r0, [pc, #24]	; (8000f08 <findslot+0x30>)
 8000ef0:	f850 3034 	ldr.w	r3, [r0, r4, lsl #3]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	d002      	beq.n	8000efe <findslot+0x26>
 8000ef8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8000efc:	bd10      	pop	{r4, pc}
 8000efe:	2000      	movs	r0, #0
 8000f00:	e7fc      	b.n	8000efc <findslot+0x24>
 8000f02:	bf00      	nop
 8000f04:	2000000c 	.word	0x2000000c
 8000f08:	2000009c 	.word	0x2000009c

08000f0c <checkerror>:
 8000f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f0e:	1c43      	adds	r3, r0, #1
 8000f10:	4605      	mov	r5, r0
 8000f12:	d109      	bne.n	8000f28 <checkerror+0x1c>
 8000f14:	f000 faac 	bl	8001470 <__errno>
 8000f18:	2413      	movs	r4, #19
 8000f1a:	4606      	mov	r6, r0
 8000f1c:	2700      	movs	r7, #0
 8000f1e:	4620      	mov	r0, r4
 8000f20:	4639      	mov	r1, r7
 8000f22:	beab      	bkpt	0x00ab
 8000f24:	4604      	mov	r4, r0
 8000f26:	6034      	str	r4, [r6, #0]
 8000f28:	4628      	mov	r0, r5
 8000f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000f2c <error>:
 8000f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f2e:	4605      	mov	r5, r0
 8000f30:	f000 fa9e 	bl	8001470 <__errno>
 8000f34:	2413      	movs	r4, #19
 8000f36:	4606      	mov	r6, r0
 8000f38:	2700      	movs	r7, #0
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	4639      	mov	r1, r7
 8000f3e:	beab      	bkpt	0x00ab
 8000f40:	4604      	mov	r4, r0
 8000f42:	6034      	str	r4, [r6, #0]
 8000f44:	4628      	mov	r0, r5
 8000f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000f48 <_swiread>:
 8000f48:	b530      	push	{r4, r5, lr}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8000f50:	9203      	str	r2, [sp, #12]
 8000f52:	2406      	movs	r4, #6
 8000f54:	ad01      	add	r5, sp, #4
 8000f56:	4620      	mov	r0, r4
 8000f58:	4629      	mov	r1, r5
 8000f5a:	beab      	bkpt	0x00ab
 8000f5c:	4604      	mov	r4, r0
 8000f5e:	4620      	mov	r0, r4
 8000f60:	f7ff ffd4 	bl	8000f0c <checkerror>
 8000f64:	b005      	add	sp, #20
 8000f66:	bd30      	pop	{r4, r5, pc}

08000f68 <_read>:
 8000f68:	b570      	push	{r4, r5, r6, lr}
 8000f6a:	460e      	mov	r6, r1
 8000f6c:	4615      	mov	r5, r2
 8000f6e:	f7ff ffb3 	bl	8000ed8 <findslot>
 8000f72:	4604      	mov	r4, r0
 8000f74:	b930      	cbnz	r0, 8000f84 <_read+0x1c>
 8000f76:	f000 fa7b 	bl	8001470 <__errno>
 8000f7a:	2309      	movs	r3, #9
 8000f7c:	6003      	str	r3, [r0, #0]
 8000f7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f82:	bd70      	pop	{r4, r5, r6, pc}
 8000f84:	462a      	mov	r2, r5
 8000f86:	4631      	mov	r1, r6
 8000f88:	6800      	ldr	r0, [r0, #0]
 8000f8a:	f7ff ffdd 	bl	8000f48 <_swiread>
 8000f8e:	1c43      	adds	r3, r0, #1
 8000f90:	bf1f      	itttt	ne
 8000f92:	6863      	ldrne	r3, [r4, #4]
 8000f94:	1a28      	subne	r0, r5, r0
 8000f96:	181b      	addne	r3, r3, r0
 8000f98:	6063      	strne	r3, [r4, #4]
 8000f9a:	e7f2      	b.n	8000f82 <_read+0x1a>

08000f9c <_swilseek>:
 8000f9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000f9e:	460c      	mov	r4, r1
 8000fa0:	4616      	mov	r6, r2
 8000fa2:	f7ff ff99 	bl	8000ed8 <findslot>
 8000fa6:	4605      	mov	r5, r0
 8000fa8:	b940      	cbnz	r0, 8000fbc <_swilseek+0x20>
 8000faa:	f000 fa61 	bl	8001470 <__errno>
 8000fae:	2309      	movs	r3, #9
 8000fb0:	6003      	str	r3, [r0, #0]
 8000fb2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000fb6:	4620      	mov	r0, r4
 8000fb8:	b003      	add	sp, #12
 8000fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fbc:	2e02      	cmp	r6, #2
 8000fbe:	d903      	bls.n	8000fc8 <_swilseek+0x2c>
 8000fc0:	f000 fa56 	bl	8001470 <__errno>
 8000fc4:	2316      	movs	r3, #22
 8000fc6:	e7f3      	b.n	8000fb0 <_swilseek+0x14>
 8000fc8:	2e01      	cmp	r6, #1
 8000fca:	d112      	bne.n	8000ff2 <_swilseek+0x56>
 8000fcc:	6843      	ldr	r3, [r0, #4]
 8000fce:	18e4      	adds	r4, r4, r3
 8000fd0:	d4f6      	bmi.n	8000fc0 <_swilseek+0x24>
 8000fd2:	682b      	ldr	r3, [r5, #0]
 8000fd4:	260a      	movs	r6, #10
 8000fd6:	e9cd 3400 	strd	r3, r4, [sp]
 8000fda:	466f      	mov	r7, sp
 8000fdc:	4630      	mov	r0, r6
 8000fde:	4639      	mov	r1, r7
 8000fe0:	beab      	bkpt	0x00ab
 8000fe2:	4606      	mov	r6, r0
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	f7ff ff91 	bl	8000f0c <checkerror>
 8000fea:	2800      	cmp	r0, #0
 8000fec:	dbe1      	blt.n	8000fb2 <_swilseek+0x16>
 8000fee:	606c      	str	r4, [r5, #4]
 8000ff0:	e7e1      	b.n	8000fb6 <_swilseek+0x1a>
 8000ff2:	2e02      	cmp	r6, #2
 8000ff4:	d1ed      	bne.n	8000fd2 <_swilseek+0x36>
 8000ff6:	af02      	add	r7, sp, #8
 8000ff8:	6803      	ldr	r3, [r0, #0]
 8000ffa:	f847 3d08 	str.w	r3, [r7, #-8]!
 8000ffe:	260c      	movs	r6, #12
 8001000:	4630      	mov	r0, r6
 8001002:	4639      	mov	r1, r7
 8001004:	beab      	bkpt	0x00ab
 8001006:	4606      	mov	r6, r0
 8001008:	4630      	mov	r0, r6
 800100a:	f7ff ff7f 	bl	8000f0c <checkerror>
 800100e:	1c43      	adds	r3, r0, #1
 8001010:	d0cf      	beq.n	8000fb2 <_swilseek+0x16>
 8001012:	4404      	add	r4, r0
 8001014:	e7dd      	b.n	8000fd2 <_swilseek+0x36>

08001016 <_lseek>:
 8001016:	f7ff bfc1 	b.w	8000f9c <_swilseek>

0800101a <_swiwrite>:
 800101a:	b530      	push	{r4, r5, lr}
 800101c:	b085      	sub	sp, #20
 800101e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8001022:	9203      	str	r2, [sp, #12]
 8001024:	2405      	movs	r4, #5
 8001026:	ad01      	add	r5, sp, #4
 8001028:	4620      	mov	r0, r4
 800102a:	4629      	mov	r1, r5
 800102c:	beab      	bkpt	0x00ab
 800102e:	4604      	mov	r4, r0
 8001030:	4620      	mov	r0, r4
 8001032:	f7ff ff6b 	bl	8000f0c <checkerror>
 8001036:	b005      	add	sp, #20
 8001038:	bd30      	pop	{r4, r5, pc}

0800103a <_write>:
 800103a:	b570      	push	{r4, r5, r6, lr}
 800103c:	460e      	mov	r6, r1
 800103e:	4615      	mov	r5, r2
 8001040:	f7ff ff4a 	bl	8000ed8 <findslot>
 8001044:	4604      	mov	r4, r0
 8001046:	b930      	cbnz	r0, 8001056 <_write+0x1c>
 8001048:	f000 fa12 	bl	8001470 <__errno>
 800104c:	2309      	movs	r3, #9
 800104e:	6003      	str	r3, [r0, #0]
 8001050:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001054:	bd70      	pop	{r4, r5, r6, pc}
 8001056:	462a      	mov	r2, r5
 8001058:	4631      	mov	r1, r6
 800105a:	6800      	ldr	r0, [r0, #0]
 800105c:	f7ff ffdd 	bl	800101a <_swiwrite>
 8001060:	1e02      	subs	r2, r0, #0
 8001062:	dbf5      	blt.n	8001050 <_write+0x16>
 8001064:	6863      	ldr	r3, [r4, #4]
 8001066:	1aa8      	subs	r0, r5, r2
 8001068:	4403      	add	r3, r0
 800106a:	42aa      	cmp	r2, r5
 800106c:	6063      	str	r3, [r4, #4]
 800106e:	d1f1      	bne.n	8001054 <_write+0x1a>
 8001070:	2000      	movs	r0, #0
 8001072:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001076:	f7ff bf59 	b.w	8000f2c <error>

0800107a <_swiclose>:
 800107a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800107c:	ad02      	add	r5, sp, #8
 800107e:	2402      	movs	r4, #2
 8001080:	f845 0d04 	str.w	r0, [r5, #-4]!
 8001084:	4620      	mov	r0, r4
 8001086:	4629      	mov	r1, r5
 8001088:	beab      	bkpt	0x00ab
 800108a:	4604      	mov	r4, r0
 800108c:	4620      	mov	r0, r4
 800108e:	f7ff ff3d 	bl	8000f0c <checkerror>
 8001092:	b003      	add	sp, #12
 8001094:	bd30      	pop	{r4, r5, pc}
	...

08001098 <_close>:
 8001098:	b538      	push	{r3, r4, r5, lr}
 800109a:	4605      	mov	r5, r0
 800109c:	f7ff ff1c 	bl	8000ed8 <findslot>
 80010a0:	4604      	mov	r4, r0
 80010a2:	b930      	cbnz	r0, 80010b2 <_close+0x1a>
 80010a4:	f000 f9e4 	bl	8001470 <__errno>
 80010a8:	2309      	movs	r3, #9
 80010aa:	6003      	str	r3, [r0, #0]
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010b0:	bd38      	pop	{r3, r4, r5, pc}
 80010b2:	3d01      	subs	r5, #1
 80010b4:	2d01      	cmp	r5, #1
 80010b6:	d809      	bhi.n	80010cc <_close+0x34>
 80010b8:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <_close+0x48>)
 80010ba:	689a      	ldr	r2, [r3, #8]
 80010bc:	691b      	ldr	r3, [r3, #16]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d104      	bne.n	80010cc <_close+0x34>
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010c6:	6003      	str	r3, [r0, #0]
 80010c8:	2000      	movs	r0, #0
 80010ca:	e7f1      	b.n	80010b0 <_close+0x18>
 80010cc:	6820      	ldr	r0, [r4, #0]
 80010ce:	f7ff ffd4 	bl	800107a <_swiclose>
 80010d2:	2800      	cmp	r0, #0
 80010d4:	d1ec      	bne.n	80010b0 <_close+0x18>
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010da:	6023      	str	r3, [r4, #0]
 80010dc:	e7e8      	b.n	80010b0 <_close+0x18>
 80010de:	bf00      	nop
 80010e0:	2000009c 	.word	0x2000009c

080010e4 <_sbrk>:
 80010e4:	4b0d      	ldr	r3, [pc, #52]	; (800111c <_sbrk+0x38>)
 80010e6:	6819      	ldr	r1, [r3, #0]
 80010e8:	b510      	push	{r4, lr}
 80010ea:	4602      	mov	r2, r0
 80010ec:	b909      	cbnz	r1, 80010f2 <_sbrk+0xe>
 80010ee:	490c      	ldr	r1, [pc, #48]	; (8001120 <_sbrk+0x3c>)
 80010f0:	6019      	str	r1, [r3, #0]
 80010f2:	6818      	ldr	r0, [r3, #0]
 80010f4:	4669      	mov	r1, sp
 80010f6:	4402      	add	r2, r0
 80010f8:	428a      	cmp	r2, r1
 80010fa:	d806      	bhi.n	800110a <_sbrk+0x26>
 80010fc:	4909      	ldr	r1, [pc, #36]	; (8001124 <_sbrk+0x40>)
 80010fe:	4c0a      	ldr	r4, [pc, #40]	; (8001128 <_sbrk+0x44>)
 8001100:	6809      	ldr	r1, [r1, #0]
 8001102:	42a1      	cmp	r1, r4
 8001104:	d008      	beq.n	8001118 <_sbrk+0x34>
 8001106:	428a      	cmp	r2, r1
 8001108:	d906      	bls.n	8001118 <_sbrk+0x34>
 800110a:	f000 f9b1 	bl	8001470 <__errno>
 800110e:	230c      	movs	r3, #12
 8001110:	6003      	str	r3, [r0, #0]
 8001112:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001116:	bd10      	pop	{r4, pc}
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	e7fc      	b.n	8001116 <_sbrk+0x32>
 800111c:	2000008c 	.word	0x2000008c
 8001120:	20000150 	.word	0x20000150
 8001124:	20000000 	.word	0x20000000
 8001128:	cafedead 	.word	0xcafedead

0800112c <_swistat>:
 800112c:	b570      	push	{r4, r5, r6, lr}
 800112e:	460c      	mov	r4, r1
 8001130:	f7ff fed2 	bl	8000ed8 <findslot>
 8001134:	4606      	mov	r6, r0
 8001136:	b930      	cbnz	r0, 8001146 <_swistat+0x1a>
 8001138:	f000 f99a 	bl	8001470 <__errno>
 800113c:	2309      	movs	r3, #9
 800113e:	6003      	str	r3, [r0, #0]
 8001140:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001144:	bd70      	pop	{r4, r5, r6, pc}
 8001146:	6863      	ldr	r3, [r4, #4]
 8001148:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800114c:	6063      	str	r3, [r4, #4]
 800114e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001152:	6463      	str	r3, [r4, #68]	; 0x44
 8001154:	250c      	movs	r5, #12
 8001156:	4628      	mov	r0, r5
 8001158:	4631      	mov	r1, r6
 800115a:	beab      	bkpt	0x00ab
 800115c:	4605      	mov	r5, r0
 800115e:	4628      	mov	r0, r5
 8001160:	f7ff fed4 	bl	8000f0c <checkerror>
 8001164:	1c43      	adds	r3, r0, #1
 8001166:	bf1c      	itt	ne
 8001168:	6120      	strne	r0, [r4, #16]
 800116a:	2000      	movne	r0, #0
 800116c:	e7ea      	b.n	8001144 <_swistat+0x18>

0800116e <_fstat>:
 800116e:	460b      	mov	r3, r1
 8001170:	b510      	push	{r4, lr}
 8001172:	2100      	movs	r1, #0
 8001174:	4604      	mov	r4, r0
 8001176:	2258      	movs	r2, #88	; 0x58
 8001178:	4618      	mov	r0, r3
 800117a:	f000 fa6d 	bl	8001658 <memset>
 800117e:	4601      	mov	r1, r0
 8001180:	4620      	mov	r0, r4
 8001182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001186:	f7ff bfd1 	b.w	800112c <_swistat>

0800118a <_stat>:
 800118a:	b538      	push	{r3, r4, r5, lr}
 800118c:	460d      	mov	r5, r1
 800118e:	4604      	mov	r4, r0
 8001190:	2258      	movs	r2, #88	; 0x58
 8001192:	2100      	movs	r1, #0
 8001194:	4628      	mov	r0, r5
 8001196:	f000 fa5f 	bl	8001658 <memset>
 800119a:	4620      	mov	r0, r4
 800119c:	2100      	movs	r1, #0
 800119e:	f000 f811 	bl	80011c4 <_swiopen>
 80011a2:	1c43      	adds	r3, r0, #1
 80011a4:	4604      	mov	r4, r0
 80011a6:	d00b      	beq.n	80011c0 <_stat+0x36>
 80011a8:	686b      	ldr	r3, [r5, #4]
 80011aa:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80011ae:	606b      	str	r3, [r5, #4]
 80011b0:	4629      	mov	r1, r5
 80011b2:	f7ff ffbb 	bl	800112c <_swistat>
 80011b6:	4605      	mov	r5, r0
 80011b8:	4620      	mov	r0, r4
 80011ba:	f7ff ff6d 	bl	8001098 <_close>
 80011be:	462c      	mov	r4, r5
 80011c0:	4620      	mov	r0, r4
 80011c2:	bd38      	pop	{r3, r4, r5, pc}

080011c4 <_swiopen>:
 80011c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011c8:	4b2b      	ldr	r3, [pc, #172]	; (8001278 <_swiopen+0xb4>)
 80011ca:	b096      	sub	sp, #88	; 0x58
 80011cc:	4682      	mov	sl, r0
 80011ce:	460e      	mov	r6, r1
 80011d0:	2500      	movs	r5, #0
 80011d2:	4698      	mov	r8, r3
 80011d4:	f853 4035 	ldr.w	r4, [r3, r5, lsl #3]
 80011d8:	1c61      	adds	r1, r4, #1
 80011da:	ea4f 07c5 	mov.w	r7, r5, lsl #3
 80011de:	d036      	beq.n	800124e <_swiopen+0x8a>
 80011e0:	3501      	adds	r5, #1
 80011e2:	2d14      	cmp	r5, #20
 80011e4:	d1f6      	bne.n	80011d4 <_swiopen+0x10>
 80011e6:	f000 f943 	bl	8001470 <__errno>
 80011ea:	2318      	movs	r3, #24
 80011ec:	6003      	str	r3, [r0, #0]
 80011ee:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80011f2:	e03c      	b.n	800126e <_swiopen+0xaa>
 80011f4:	f3c6 4400 	ubfx	r4, r6, #16, #1
 80011f8:	f240 6301 	movw	r3, #1537	; 0x601
 80011fc:	07b2      	lsls	r2, r6, #30
 80011fe:	bf48      	it	mi
 8001200:	f044 0402 	orrmi.w	r4, r4, #2
 8001204:	421e      	tst	r6, r3
 8001206:	bf18      	it	ne
 8001208:	f044 0404 	orrne.w	r4, r4, #4
 800120c:	0733      	lsls	r3, r6, #28
 800120e:	bf48      	it	mi
 8001210:	f024 0404 	bicmi.w	r4, r4, #4
 8001214:	4650      	mov	r0, sl
 8001216:	bf48      	it	mi
 8001218:	f044 0408 	orrmi.w	r4, r4, #8
 800121c:	f8cd a000 	str.w	sl, [sp]
 8001220:	f7fe fff6 	bl	8000210 <strlen>
 8001224:	e9cd 4001 	strd	r4, r0, [sp, #4]
 8001228:	2401      	movs	r4, #1
 800122a:	4620      	mov	r0, r4
 800122c:	4649      	mov	r1, r9
 800122e:	beab      	bkpt	0x00ab
 8001230:	4604      	mov	r4, r0
 8001232:	2c00      	cmp	r4, #0
 8001234:	db06      	blt.n	8001244 <_swiopen+0x80>
 8001236:	4447      	add	r7, r8
 8001238:	2300      	movs	r3, #0
 800123a:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	462c      	mov	r4, r5
 8001242:	e014      	b.n	800126e <_swiopen+0xaa>
 8001244:	4620      	mov	r0, r4
 8001246:	f7ff fe71 	bl	8000f2c <error>
 800124a:	4604      	mov	r4, r0
 800124c:	e00f      	b.n	800126e <_swiopen+0xaa>
 800124e:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 8001252:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8001256:	46e9      	mov	r9, sp
 8001258:	d1cc      	bne.n	80011f4 <_swiopen+0x30>
 800125a:	4649      	mov	r1, r9
 800125c:	4650      	mov	r0, sl
 800125e:	f7ff ff94 	bl	800118a <_stat>
 8001262:	3001      	adds	r0, #1
 8001264:	d0c6      	beq.n	80011f4 <_swiopen+0x30>
 8001266:	f000 f903 	bl	8001470 <__errno>
 800126a:	2311      	movs	r3, #17
 800126c:	6003      	str	r3, [r0, #0]
 800126e:	4620      	mov	r0, r4
 8001270:	b016      	add	sp, #88	; 0x58
 8001272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001276:	bf00      	nop
 8001278:	2000009c 	.word	0x2000009c

0800127c <_get_semihosting_exts>:
 800127c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001280:	4607      	mov	r7, r0
 8001282:	4688      	mov	r8, r1
 8001284:	4829      	ldr	r0, [pc, #164]	; (800132c <_get_semihosting_exts+0xb0>)
 8001286:	2100      	movs	r1, #0
 8001288:	4615      	mov	r5, r2
 800128a:	f7ff ff9b 	bl	80011c4 <_swiopen>
 800128e:	462a      	mov	r2, r5
 8001290:	4604      	mov	r4, r0
 8001292:	2100      	movs	r1, #0
 8001294:	4638      	mov	r0, r7
 8001296:	f000 f9df 	bl	8001658 <memset>
 800129a:	1c63      	adds	r3, r4, #1
 800129c:	d015      	beq.n	80012ca <_get_semihosting_exts+0x4e>
 800129e:	4620      	mov	r0, r4
 80012a0:	f7ff fe1a 	bl	8000ed8 <findslot>
 80012a4:	260c      	movs	r6, #12
 80012a6:	4681      	mov	r9, r0
 80012a8:	4630      	mov	r0, r6
 80012aa:	4649      	mov	r1, r9
 80012ac:	beab      	bkpt	0x00ab
 80012ae:	4606      	mov	r6, r0
 80012b0:	4630      	mov	r0, r6
 80012b2:	f7ff fe2b 	bl	8000f0c <checkerror>
 80012b6:	2803      	cmp	r0, #3
 80012b8:	dd02      	ble.n	80012c0 <_get_semihosting_exts+0x44>
 80012ba:	3803      	subs	r0, #3
 80012bc:	42a8      	cmp	r0, r5
 80012be:	dc08      	bgt.n	80012d2 <_get_semihosting_exts+0x56>
 80012c0:	4620      	mov	r0, r4
 80012c2:	f7ff fee9 	bl	8001098 <_close>
 80012c6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80012ca:	4620      	mov	r0, r4
 80012cc:	b003      	add	sp, #12
 80012ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80012d2:	2204      	movs	r2, #4
 80012d4:	eb0d 0102 	add.w	r1, sp, r2
 80012d8:	4620      	mov	r0, r4
 80012da:	f7ff fe45 	bl	8000f68 <_read>
 80012de:	2803      	cmp	r0, #3
 80012e0:	ddee      	ble.n	80012c0 <_get_semihosting_exts+0x44>
 80012e2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80012e6:	2b53      	cmp	r3, #83	; 0x53
 80012e8:	d1ea      	bne.n	80012c0 <_get_semihosting_exts+0x44>
 80012ea:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80012ee:	2b48      	cmp	r3, #72	; 0x48
 80012f0:	d1e6      	bne.n	80012c0 <_get_semihosting_exts+0x44>
 80012f2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80012f6:	2b46      	cmp	r3, #70	; 0x46
 80012f8:	d1e2      	bne.n	80012c0 <_get_semihosting_exts+0x44>
 80012fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80012fe:	2b42      	cmp	r3, #66	; 0x42
 8001300:	d1de      	bne.n	80012c0 <_get_semihosting_exts+0x44>
 8001302:	2201      	movs	r2, #1
 8001304:	4641      	mov	r1, r8
 8001306:	4620      	mov	r0, r4
 8001308:	f7ff fe48 	bl	8000f9c <_swilseek>
 800130c:	2800      	cmp	r0, #0
 800130e:	dbd7      	blt.n	80012c0 <_get_semihosting_exts+0x44>
 8001310:	462a      	mov	r2, r5
 8001312:	4639      	mov	r1, r7
 8001314:	4620      	mov	r0, r4
 8001316:	f7ff fe27 	bl	8000f68 <_read>
 800131a:	4605      	mov	r5, r0
 800131c:	4620      	mov	r0, r4
 800131e:	f7ff febb 	bl	8001098 <_close>
 8001322:	4628      	mov	r0, r5
 8001324:	f7ff fdf2 	bl	8000f0c <checkerror>
 8001328:	4604      	mov	r4, r0
 800132a:	e7ce      	b.n	80012ca <_get_semihosting_exts+0x4e>
 800132c:	080023c0 	.word	0x080023c0

08001330 <initialise_semihosting_exts>:
 8001330:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001332:	4d0a      	ldr	r5, [pc, #40]	; (800135c <initialise_semihosting_exts+0x2c>)
 8001334:	4c0a      	ldr	r4, [pc, #40]	; (8001360 <initialise_semihosting_exts+0x30>)
 8001336:	2100      	movs	r1, #0
 8001338:	2201      	movs	r2, #1
 800133a:	a801      	add	r0, sp, #4
 800133c:	6029      	str	r1, [r5, #0]
 800133e:	6022      	str	r2, [r4, #0]
 8001340:	f7ff ff9c 	bl	800127c <_get_semihosting_exts>
 8001344:	2800      	cmp	r0, #0
 8001346:	dd07      	ble.n	8001358 <initialise_semihosting_exts+0x28>
 8001348:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800134c:	f003 0201 	and.w	r2, r3, #1
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	602a      	str	r2, [r5, #0]
 8001356:	6023      	str	r3, [r4, #0]
 8001358:	b003      	add	sp, #12
 800135a:	bd30      	pop	{r4, r5, pc}
 800135c:	20000004 	.word	0x20000004
 8001360:	20000008 	.word	0x20000008

08001364 <_has_ext_stdout_stderr>:
 8001364:	b510      	push	{r4, lr}
 8001366:	4c04      	ldr	r4, [pc, #16]	; (8001378 <_has_ext_stdout_stderr+0x14>)
 8001368:	6822      	ldr	r2, [r4, #0]
 800136a:	2a00      	cmp	r2, #0
 800136c:	da01      	bge.n	8001372 <_has_ext_stdout_stderr+0xe>
 800136e:	f7ff ffdf 	bl	8001330 <initialise_semihosting_exts>
 8001372:	6820      	ldr	r0, [r4, #0]
 8001374:	bd10      	pop	{r4, pc}
 8001376:	bf00      	nop
 8001378:	20000008 	.word	0x20000008

0800137c <initialise_monitor_handles>:
 800137c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001380:	b085      	sub	sp, #20
 8001382:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8001434 <initialise_monitor_handles+0xb8>
 8001386:	f8cd 9004 	str.w	r9, [sp, #4]
 800138a:	2303      	movs	r3, #3
 800138c:	2400      	movs	r4, #0
 800138e:	9303      	str	r3, [sp, #12]
 8001390:	f10d 0804 	add.w	r8, sp, #4
 8001394:	9402      	str	r4, [sp, #8]
 8001396:	2501      	movs	r5, #1
 8001398:	4628      	mov	r0, r5
 800139a:	4641      	mov	r1, r8
 800139c:	beab      	bkpt	0x00ab
 800139e:	4605      	mov	r5, r0
 80013a0:	4e20      	ldr	r6, [pc, #128]	; (8001424 <initialise_monitor_handles+0xa8>)
 80013a2:	4a21      	ldr	r2, [pc, #132]	; (8001428 <initialise_monitor_handles+0xac>)
 80013a4:	6035      	str	r5, [r6, #0]
 80013a6:	4623      	mov	r3, r4
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013ac:	4614      	mov	r4, r2
 80013ae:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 80013b2:	3301      	adds	r3, #1
 80013b4:	2b14      	cmp	r3, #20
 80013b6:	d1fa      	bne.n	80013ae <initialise_monitor_handles+0x32>
 80013b8:	f7ff ffd4 	bl	8001364 <_has_ext_stdout_stderr>
 80013bc:	4d1b      	ldr	r5, [pc, #108]	; (800142c <initialise_monitor_handles+0xb0>)
 80013be:	b1d0      	cbz	r0, 80013f6 <initialise_monitor_handles+0x7a>
 80013c0:	f04f 0a03 	mov.w	sl, #3
 80013c4:	2304      	movs	r3, #4
 80013c6:	f8cd 9004 	str.w	r9, [sp, #4]
 80013ca:	2701      	movs	r7, #1
 80013cc:	f8cd a00c 	str.w	sl, [sp, #12]
 80013d0:	9302      	str	r3, [sp, #8]
 80013d2:	4638      	mov	r0, r7
 80013d4:	4641      	mov	r1, r8
 80013d6:	beab      	bkpt	0x00ab
 80013d8:	4683      	mov	fp, r0
 80013da:	4b15      	ldr	r3, [pc, #84]	; (8001430 <initialise_monitor_handles+0xb4>)
 80013dc:	f8cd 9004 	str.w	r9, [sp, #4]
 80013e0:	f8c3 b000 	str.w	fp, [r3]
 80013e4:	2308      	movs	r3, #8
 80013e6:	f8cd a00c 	str.w	sl, [sp, #12]
 80013ea:	9302      	str	r3, [sp, #8]
 80013ec:	4638      	mov	r0, r7
 80013ee:	4641      	mov	r1, r8
 80013f0:	beab      	bkpt	0x00ab
 80013f2:	4607      	mov	r7, r0
 80013f4:	602f      	str	r7, [r5, #0]
 80013f6:	682b      	ldr	r3, [r5, #0]
 80013f8:	3301      	adds	r3, #1
 80013fa:	bf02      	ittt	eq
 80013fc:	4b0c      	ldreq	r3, [pc, #48]	; (8001430 <initialise_monitor_handles+0xb4>)
 80013fe:	681b      	ldreq	r3, [r3, #0]
 8001400:	602b      	streq	r3, [r5, #0]
 8001402:	6833      	ldr	r3, [r6, #0]
 8001404:	6023      	str	r3, [r4, #0]
 8001406:	2600      	movs	r6, #0
 8001408:	6066      	str	r6, [r4, #4]
 800140a:	f7ff ffab 	bl	8001364 <_has_ext_stdout_stderr>
 800140e:	b130      	cbz	r0, 800141e <initialise_monitor_handles+0xa2>
 8001410:	4b07      	ldr	r3, [pc, #28]	; (8001430 <initialise_monitor_handles+0xb4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8001418:	682b      	ldr	r3, [r5, #0]
 800141a:	e9c4 3604 	strd	r3, r6, [r4, #16]
 800141e:	b005      	add	sp, #20
 8001420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001424:	20000094 	.word	0x20000094
 8001428:	2000009c 	.word	0x2000009c
 800142c:	20000090 	.word	0x20000090
 8001430:	20000098 	.word	0x20000098
 8001434:	080023d6 	.word	0x080023d6

08001438 <_isatty>:
 8001438:	b570      	push	{r4, r5, r6, lr}
 800143a:	f7ff fd4d 	bl	8000ed8 <findslot>
 800143e:	2509      	movs	r5, #9
 8001440:	4604      	mov	r4, r0
 8001442:	b920      	cbnz	r0, 800144e <_isatty+0x16>
 8001444:	f000 f814 	bl	8001470 <__errno>
 8001448:	6005      	str	r5, [r0, #0]
 800144a:	4620      	mov	r0, r4
 800144c:	bd70      	pop	{r4, r5, r6, pc}
 800144e:	4628      	mov	r0, r5
 8001450:	4621      	mov	r1, r4
 8001452:	beab      	bkpt	0x00ab
 8001454:	4604      	mov	r4, r0
 8001456:	2c01      	cmp	r4, #1
 8001458:	d0f7      	beq.n	800144a <_isatty+0x12>
 800145a:	f000 f809 	bl	8001470 <__errno>
 800145e:	2400      	movs	r4, #0
 8001460:	4606      	mov	r6, r0
 8001462:	2513      	movs	r5, #19
 8001464:	4628      	mov	r0, r5
 8001466:	4621      	mov	r1, r4
 8001468:	beab      	bkpt	0x00ab
 800146a:	4605      	mov	r5, r0
 800146c:	6035      	str	r5, [r6, #0]
 800146e:	e7ec      	b.n	800144a <_isatty+0x12>

08001470 <__errno>:
 8001470:	4b01      	ldr	r3, [pc, #4]	; (8001478 <__errno+0x8>)
 8001472:	6818      	ldr	r0, [r3, #0]
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	2000000c 	.word	0x2000000c

0800147c <std>:
 800147c:	2300      	movs	r3, #0
 800147e:	b510      	push	{r4, lr}
 8001480:	4604      	mov	r4, r0
 8001482:	e9c0 3300 	strd	r3, r3, [r0]
 8001486:	6083      	str	r3, [r0, #8]
 8001488:	8181      	strh	r1, [r0, #12]
 800148a:	6643      	str	r3, [r0, #100]	; 0x64
 800148c:	81c2      	strh	r2, [r0, #14]
 800148e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001492:	6183      	str	r3, [r0, #24]
 8001494:	4619      	mov	r1, r3
 8001496:	2208      	movs	r2, #8
 8001498:	305c      	adds	r0, #92	; 0x5c
 800149a:	f000 f8dd 	bl	8001658 <memset>
 800149e:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <std+0x38>)
 80014a0:	6263      	str	r3, [r4, #36]	; 0x24
 80014a2:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <std+0x3c>)
 80014a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <std+0x40>)
 80014a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <std+0x44>)
 80014ac:	6224      	str	r4, [r4, #32]
 80014ae:	6323      	str	r3, [r4, #48]	; 0x30
 80014b0:	bd10      	pop	{r4, pc}
 80014b2:	bf00      	nop
 80014b4:	08001835 	.word	0x08001835
 80014b8:	08001857 	.word	0x08001857
 80014bc:	0800188f 	.word	0x0800188f
 80014c0:	080018b3 	.word	0x080018b3

080014c4 <_cleanup_r>:
 80014c4:	4901      	ldr	r1, [pc, #4]	; (80014cc <_cleanup_r+0x8>)
 80014c6:	f000 b885 	b.w	80015d4 <_fwalk_reent>
 80014ca:	bf00      	nop
 80014cc:	08001b8d 	.word	0x08001b8d

080014d0 <__sfmoreglue>:
 80014d0:	b570      	push	{r4, r5, r6, lr}
 80014d2:	1e4a      	subs	r2, r1, #1
 80014d4:	2568      	movs	r5, #104	; 0x68
 80014d6:	4355      	muls	r5, r2
 80014d8:	460e      	mov	r6, r1
 80014da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80014de:	f000 f8c3 	bl	8001668 <_malloc_r>
 80014e2:	4604      	mov	r4, r0
 80014e4:	b140      	cbz	r0, 80014f8 <__sfmoreglue+0x28>
 80014e6:	2100      	movs	r1, #0
 80014e8:	e9c0 1600 	strd	r1, r6, [r0]
 80014ec:	300c      	adds	r0, #12
 80014ee:	60a0      	str	r0, [r4, #8]
 80014f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80014f4:	f000 f8b0 	bl	8001658 <memset>
 80014f8:	4620      	mov	r0, r4
 80014fa:	bd70      	pop	{r4, r5, r6, pc}

080014fc <__sinit>:
 80014fc:	6983      	ldr	r3, [r0, #24]
 80014fe:	b510      	push	{r4, lr}
 8001500:	4604      	mov	r4, r0
 8001502:	bb33      	cbnz	r3, 8001552 <__sinit+0x56>
 8001504:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8001508:	6503      	str	r3, [r0, #80]	; 0x50
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <__sinit+0x58>)
 800150c:	4a12      	ldr	r2, [pc, #72]	; (8001558 <__sinit+0x5c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6282      	str	r2, [r0, #40]	; 0x28
 8001512:	4298      	cmp	r0, r3
 8001514:	bf04      	itt	eq
 8001516:	2301      	moveq	r3, #1
 8001518:	6183      	streq	r3, [r0, #24]
 800151a:	f000 f81f 	bl	800155c <__sfp>
 800151e:	6060      	str	r0, [r4, #4]
 8001520:	4620      	mov	r0, r4
 8001522:	f000 f81b 	bl	800155c <__sfp>
 8001526:	60a0      	str	r0, [r4, #8]
 8001528:	4620      	mov	r0, r4
 800152a:	f000 f817 	bl	800155c <__sfp>
 800152e:	2200      	movs	r2, #0
 8001530:	60e0      	str	r0, [r4, #12]
 8001532:	2104      	movs	r1, #4
 8001534:	6860      	ldr	r0, [r4, #4]
 8001536:	f7ff ffa1 	bl	800147c <std>
 800153a:	2201      	movs	r2, #1
 800153c:	2109      	movs	r1, #9
 800153e:	68a0      	ldr	r0, [r4, #8]
 8001540:	f7ff ff9c 	bl	800147c <std>
 8001544:	2202      	movs	r2, #2
 8001546:	2112      	movs	r1, #18
 8001548:	68e0      	ldr	r0, [r4, #12]
 800154a:	f7ff ff97 	bl	800147c <std>
 800154e:	2301      	movs	r3, #1
 8001550:	61a3      	str	r3, [r4, #24]
 8001552:	bd10      	pop	{r4, pc}
 8001554:	0800243c 	.word	0x0800243c
 8001558:	080014c5 	.word	0x080014c5

0800155c <__sfp>:
 800155c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800155e:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <__sfp+0x70>)
 8001560:	681e      	ldr	r6, [r3, #0]
 8001562:	69b3      	ldr	r3, [r6, #24]
 8001564:	4607      	mov	r7, r0
 8001566:	b913      	cbnz	r3, 800156e <__sfp+0x12>
 8001568:	4630      	mov	r0, r6
 800156a:	f7ff ffc7 	bl	80014fc <__sinit>
 800156e:	3648      	adds	r6, #72	; 0x48
 8001570:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001574:	3b01      	subs	r3, #1
 8001576:	d503      	bpl.n	8001580 <__sfp+0x24>
 8001578:	6833      	ldr	r3, [r6, #0]
 800157a:	b133      	cbz	r3, 800158a <__sfp+0x2e>
 800157c:	6836      	ldr	r6, [r6, #0]
 800157e:	e7f7      	b.n	8001570 <__sfp+0x14>
 8001580:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001584:	b16d      	cbz	r5, 80015a2 <__sfp+0x46>
 8001586:	3468      	adds	r4, #104	; 0x68
 8001588:	e7f4      	b.n	8001574 <__sfp+0x18>
 800158a:	2104      	movs	r1, #4
 800158c:	4638      	mov	r0, r7
 800158e:	f7ff ff9f 	bl	80014d0 <__sfmoreglue>
 8001592:	6030      	str	r0, [r6, #0]
 8001594:	2800      	cmp	r0, #0
 8001596:	d1f1      	bne.n	800157c <__sfp+0x20>
 8001598:	230c      	movs	r3, #12
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	4604      	mov	r4, r0
 800159e:	4620      	mov	r0, r4
 80015a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015a2:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <__sfp+0x74>)
 80015a4:	6665      	str	r5, [r4, #100]	; 0x64
 80015a6:	e9c4 5500 	strd	r5, r5, [r4]
 80015aa:	60a5      	str	r5, [r4, #8]
 80015ac:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80015b0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80015b4:	2208      	movs	r2, #8
 80015b6:	4629      	mov	r1, r5
 80015b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80015bc:	f000 f84c 	bl	8001658 <memset>
 80015c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80015c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80015c8:	e7e9      	b.n	800159e <__sfp+0x42>
 80015ca:	bf00      	nop
 80015cc:	0800243c 	.word	0x0800243c
 80015d0:	ffff0001 	.word	0xffff0001

080015d4 <_fwalk_reent>:
 80015d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80015d8:	4680      	mov	r8, r0
 80015da:	4689      	mov	r9, r1
 80015dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80015e0:	2600      	movs	r6, #0
 80015e2:	b914      	cbnz	r4, 80015ea <_fwalk_reent+0x16>
 80015e4:	4630      	mov	r0, r6
 80015e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80015ea:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80015ee:	3f01      	subs	r7, #1
 80015f0:	d501      	bpl.n	80015f6 <_fwalk_reent+0x22>
 80015f2:	6824      	ldr	r4, [r4, #0]
 80015f4:	e7f5      	b.n	80015e2 <_fwalk_reent+0xe>
 80015f6:	89ab      	ldrh	r3, [r5, #12]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d907      	bls.n	800160c <_fwalk_reent+0x38>
 80015fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001600:	3301      	adds	r3, #1
 8001602:	d003      	beq.n	800160c <_fwalk_reent+0x38>
 8001604:	4629      	mov	r1, r5
 8001606:	4640      	mov	r0, r8
 8001608:	47c8      	blx	r9
 800160a:	4306      	orrs	r6, r0
 800160c:	3568      	adds	r5, #104	; 0x68
 800160e:	e7ee      	b.n	80015ee <_fwalk_reent+0x1a>

08001610 <__libc_init_array>:
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	4e0d      	ldr	r6, [pc, #52]	; (8001648 <__libc_init_array+0x38>)
 8001614:	4c0d      	ldr	r4, [pc, #52]	; (800164c <__libc_init_array+0x3c>)
 8001616:	1ba4      	subs	r4, r4, r6
 8001618:	10a4      	asrs	r4, r4, #2
 800161a:	2500      	movs	r5, #0
 800161c:	42a5      	cmp	r5, r4
 800161e:	d109      	bne.n	8001634 <__libc_init_array+0x24>
 8001620:	4e0b      	ldr	r6, [pc, #44]	; (8001650 <__libc_init_array+0x40>)
 8001622:	4c0c      	ldr	r4, [pc, #48]	; (8001654 <__libc_init_array+0x44>)
 8001624:	f000 fe9e 	bl	8002364 <_init>
 8001628:	1ba4      	subs	r4, r4, r6
 800162a:	10a4      	asrs	r4, r4, #2
 800162c:	2500      	movs	r5, #0
 800162e:	42a5      	cmp	r5, r4
 8001630:	d105      	bne.n	800163e <__libc_init_array+0x2e>
 8001632:	bd70      	pop	{r4, r5, r6, pc}
 8001634:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001638:	4798      	blx	r3
 800163a:	3501      	adds	r5, #1
 800163c:	e7ee      	b.n	800161c <__libc_init_array+0xc>
 800163e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001642:	4798      	blx	r3
 8001644:	3501      	adds	r5, #1
 8001646:	e7f2      	b.n	800162e <__libc_init_array+0x1e>
 8001648:	08002474 	.word	0x08002474
 800164c:	08002474 	.word	0x08002474
 8001650:	08002474 	.word	0x08002474
 8001654:	08002478 	.word	0x08002478

08001658 <memset>:
 8001658:	4402      	add	r2, r0
 800165a:	4603      	mov	r3, r0
 800165c:	4293      	cmp	r3, r2
 800165e:	d100      	bne.n	8001662 <memset+0xa>
 8001660:	4770      	bx	lr
 8001662:	f803 1b01 	strb.w	r1, [r3], #1
 8001666:	e7f9      	b.n	800165c <memset+0x4>

08001668 <_malloc_r>:
 8001668:	b570      	push	{r4, r5, r6, lr}
 800166a:	1ccd      	adds	r5, r1, #3
 800166c:	f025 0503 	bic.w	r5, r5, #3
 8001670:	3508      	adds	r5, #8
 8001672:	2d0c      	cmp	r5, #12
 8001674:	bf38      	it	cc
 8001676:	250c      	movcc	r5, #12
 8001678:	2d00      	cmp	r5, #0
 800167a:	4606      	mov	r6, r0
 800167c:	db01      	blt.n	8001682 <_malloc_r+0x1a>
 800167e:	42a9      	cmp	r1, r5
 8001680:	d903      	bls.n	800168a <_malloc_r+0x22>
 8001682:	230c      	movs	r3, #12
 8001684:	6033      	str	r3, [r6, #0]
 8001686:	2000      	movs	r0, #0
 8001688:	bd70      	pop	{r4, r5, r6, pc}
 800168a:	f000 fb1f 	bl	8001ccc <__malloc_lock>
 800168e:	4a21      	ldr	r2, [pc, #132]	; (8001714 <_malloc_r+0xac>)
 8001690:	6814      	ldr	r4, [r2, #0]
 8001692:	4621      	mov	r1, r4
 8001694:	b991      	cbnz	r1, 80016bc <_malloc_r+0x54>
 8001696:	4c20      	ldr	r4, [pc, #128]	; (8001718 <_malloc_r+0xb0>)
 8001698:	6823      	ldr	r3, [r4, #0]
 800169a:	b91b      	cbnz	r3, 80016a4 <_malloc_r+0x3c>
 800169c:	4630      	mov	r0, r6
 800169e:	f000 f8b9 	bl	8001814 <_sbrk_r>
 80016a2:	6020      	str	r0, [r4, #0]
 80016a4:	4629      	mov	r1, r5
 80016a6:	4630      	mov	r0, r6
 80016a8:	f000 f8b4 	bl	8001814 <_sbrk_r>
 80016ac:	1c43      	adds	r3, r0, #1
 80016ae:	d124      	bne.n	80016fa <_malloc_r+0x92>
 80016b0:	230c      	movs	r3, #12
 80016b2:	6033      	str	r3, [r6, #0]
 80016b4:	4630      	mov	r0, r6
 80016b6:	f000 fb0a 	bl	8001cce <__malloc_unlock>
 80016ba:	e7e4      	b.n	8001686 <_malloc_r+0x1e>
 80016bc:	680b      	ldr	r3, [r1, #0]
 80016be:	1b5b      	subs	r3, r3, r5
 80016c0:	d418      	bmi.n	80016f4 <_malloc_r+0x8c>
 80016c2:	2b0b      	cmp	r3, #11
 80016c4:	d90f      	bls.n	80016e6 <_malloc_r+0x7e>
 80016c6:	600b      	str	r3, [r1, #0]
 80016c8:	50cd      	str	r5, [r1, r3]
 80016ca:	18cc      	adds	r4, r1, r3
 80016cc:	4630      	mov	r0, r6
 80016ce:	f000 fafe 	bl	8001cce <__malloc_unlock>
 80016d2:	f104 000b 	add.w	r0, r4, #11
 80016d6:	1d23      	adds	r3, r4, #4
 80016d8:	f020 0007 	bic.w	r0, r0, #7
 80016dc:	1ac3      	subs	r3, r0, r3
 80016de:	d0d3      	beq.n	8001688 <_malloc_r+0x20>
 80016e0:	425a      	negs	r2, r3
 80016e2:	50e2      	str	r2, [r4, r3]
 80016e4:	e7d0      	b.n	8001688 <_malloc_r+0x20>
 80016e6:	428c      	cmp	r4, r1
 80016e8:	684b      	ldr	r3, [r1, #4]
 80016ea:	bf16      	itet	ne
 80016ec:	6063      	strne	r3, [r4, #4]
 80016ee:	6013      	streq	r3, [r2, #0]
 80016f0:	460c      	movne	r4, r1
 80016f2:	e7eb      	b.n	80016cc <_malloc_r+0x64>
 80016f4:	460c      	mov	r4, r1
 80016f6:	6849      	ldr	r1, [r1, #4]
 80016f8:	e7cc      	b.n	8001694 <_malloc_r+0x2c>
 80016fa:	1cc4      	adds	r4, r0, #3
 80016fc:	f024 0403 	bic.w	r4, r4, #3
 8001700:	42a0      	cmp	r0, r4
 8001702:	d005      	beq.n	8001710 <_malloc_r+0xa8>
 8001704:	1a21      	subs	r1, r4, r0
 8001706:	4630      	mov	r0, r6
 8001708:	f000 f884 	bl	8001814 <_sbrk_r>
 800170c:	3001      	adds	r0, #1
 800170e:	d0cf      	beq.n	80016b0 <_malloc_r+0x48>
 8001710:	6025      	str	r5, [r4, #0]
 8001712:	e7db      	b.n	80016cc <_malloc_r+0x64>
 8001714:	2000013c 	.word	0x2000013c
 8001718:	20000140 	.word	0x20000140

0800171c <iprintf>:
 800171c:	b40f      	push	{r0, r1, r2, r3}
 800171e:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <iprintf+0x2c>)
 8001720:	b513      	push	{r0, r1, r4, lr}
 8001722:	681c      	ldr	r4, [r3, #0]
 8001724:	b124      	cbz	r4, 8001730 <iprintf+0x14>
 8001726:	69a3      	ldr	r3, [r4, #24]
 8001728:	b913      	cbnz	r3, 8001730 <iprintf+0x14>
 800172a:	4620      	mov	r0, r4
 800172c:	f7ff fee6 	bl	80014fc <__sinit>
 8001730:	ab05      	add	r3, sp, #20
 8001732:	9a04      	ldr	r2, [sp, #16]
 8001734:	68a1      	ldr	r1, [r4, #8]
 8001736:	9301      	str	r3, [sp, #4]
 8001738:	4620      	mov	r0, r4
 800173a:	f000 fb41 	bl	8001dc0 <_vfiprintf_r>
 800173e:	b002      	add	sp, #8
 8001740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001744:	b004      	add	sp, #16
 8001746:	4770      	bx	lr
 8001748:	2000000c 	.word	0x2000000c

0800174c <_puts_r>:
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	460e      	mov	r6, r1
 8001750:	4605      	mov	r5, r0
 8001752:	b118      	cbz	r0, 800175c <_puts_r+0x10>
 8001754:	6983      	ldr	r3, [r0, #24]
 8001756:	b90b      	cbnz	r3, 800175c <_puts_r+0x10>
 8001758:	f7ff fed0 	bl	80014fc <__sinit>
 800175c:	69ab      	ldr	r3, [r5, #24]
 800175e:	68ac      	ldr	r4, [r5, #8]
 8001760:	b913      	cbnz	r3, 8001768 <_puts_r+0x1c>
 8001762:	4628      	mov	r0, r5
 8001764:	f7ff feca 	bl	80014fc <__sinit>
 8001768:	4b23      	ldr	r3, [pc, #140]	; (80017f8 <_puts_r+0xac>)
 800176a:	429c      	cmp	r4, r3
 800176c:	d117      	bne.n	800179e <_puts_r+0x52>
 800176e:	686c      	ldr	r4, [r5, #4]
 8001770:	89a3      	ldrh	r3, [r4, #12]
 8001772:	071b      	lsls	r3, r3, #28
 8001774:	d51d      	bpl.n	80017b2 <_puts_r+0x66>
 8001776:	6923      	ldr	r3, [r4, #16]
 8001778:	b1db      	cbz	r3, 80017b2 <_puts_r+0x66>
 800177a:	3e01      	subs	r6, #1
 800177c:	68a3      	ldr	r3, [r4, #8]
 800177e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001782:	3b01      	subs	r3, #1
 8001784:	60a3      	str	r3, [r4, #8]
 8001786:	b9e9      	cbnz	r1, 80017c4 <_puts_r+0x78>
 8001788:	2b00      	cmp	r3, #0
 800178a:	da2e      	bge.n	80017ea <_puts_r+0x9e>
 800178c:	4622      	mov	r2, r4
 800178e:	210a      	movs	r1, #10
 8001790:	4628      	mov	r0, r5
 8001792:	f000 f893 	bl	80018bc <__swbuf_r>
 8001796:	3001      	adds	r0, #1
 8001798:	d011      	beq.n	80017be <_puts_r+0x72>
 800179a:	200a      	movs	r0, #10
 800179c:	e011      	b.n	80017c2 <_puts_r+0x76>
 800179e:	4b17      	ldr	r3, [pc, #92]	; (80017fc <_puts_r+0xb0>)
 80017a0:	429c      	cmp	r4, r3
 80017a2:	d101      	bne.n	80017a8 <_puts_r+0x5c>
 80017a4:	68ac      	ldr	r4, [r5, #8]
 80017a6:	e7e3      	b.n	8001770 <_puts_r+0x24>
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <_puts_r+0xb4>)
 80017aa:	429c      	cmp	r4, r3
 80017ac:	bf08      	it	eq
 80017ae:	68ec      	ldreq	r4, [r5, #12]
 80017b0:	e7de      	b.n	8001770 <_puts_r+0x24>
 80017b2:	4621      	mov	r1, r4
 80017b4:	4628      	mov	r0, r5
 80017b6:	f000 f8e5 	bl	8001984 <__swsetup_r>
 80017ba:	2800      	cmp	r0, #0
 80017bc:	d0dd      	beq.n	800177a <_puts_r+0x2e>
 80017be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017c2:	bd70      	pop	{r4, r5, r6, pc}
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	da04      	bge.n	80017d2 <_puts_r+0x86>
 80017c8:	69a2      	ldr	r2, [r4, #24]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	dc06      	bgt.n	80017dc <_puts_r+0x90>
 80017ce:	290a      	cmp	r1, #10
 80017d0:	d004      	beq.n	80017dc <_puts_r+0x90>
 80017d2:	6823      	ldr	r3, [r4, #0]
 80017d4:	1c5a      	adds	r2, r3, #1
 80017d6:	6022      	str	r2, [r4, #0]
 80017d8:	7019      	strb	r1, [r3, #0]
 80017da:	e7cf      	b.n	800177c <_puts_r+0x30>
 80017dc:	4622      	mov	r2, r4
 80017de:	4628      	mov	r0, r5
 80017e0:	f000 f86c 	bl	80018bc <__swbuf_r>
 80017e4:	3001      	adds	r0, #1
 80017e6:	d1c9      	bne.n	800177c <_puts_r+0x30>
 80017e8:	e7e9      	b.n	80017be <_puts_r+0x72>
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	200a      	movs	r0, #10
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	6022      	str	r2, [r4, #0]
 80017f2:	7018      	strb	r0, [r3, #0]
 80017f4:	e7e5      	b.n	80017c2 <_puts_r+0x76>
 80017f6:	bf00      	nop
 80017f8:	080023fc 	.word	0x080023fc
 80017fc:	0800241c 	.word	0x0800241c
 8001800:	080023dc 	.word	0x080023dc

08001804 <puts>:
 8001804:	4b02      	ldr	r3, [pc, #8]	; (8001810 <puts+0xc>)
 8001806:	4601      	mov	r1, r0
 8001808:	6818      	ldr	r0, [r3, #0]
 800180a:	f7ff bf9f 	b.w	800174c <_puts_r>
 800180e:	bf00      	nop
 8001810:	2000000c 	.word	0x2000000c

08001814 <_sbrk_r>:
 8001814:	b538      	push	{r3, r4, r5, lr}
 8001816:	4c06      	ldr	r4, [pc, #24]	; (8001830 <_sbrk_r+0x1c>)
 8001818:	2300      	movs	r3, #0
 800181a:	4605      	mov	r5, r0
 800181c:	4608      	mov	r0, r1
 800181e:	6023      	str	r3, [r4, #0]
 8001820:	f7ff fc60 	bl	80010e4 <_sbrk>
 8001824:	1c43      	adds	r3, r0, #1
 8001826:	d102      	bne.n	800182e <_sbrk_r+0x1a>
 8001828:	6823      	ldr	r3, [r4, #0]
 800182a:	b103      	cbz	r3, 800182e <_sbrk_r+0x1a>
 800182c:	602b      	str	r3, [r5, #0]
 800182e:	bd38      	pop	{r3, r4, r5, pc}
 8001830:	20000148 	.word	0x20000148

08001834 <__sread>:
 8001834:	b510      	push	{r4, lr}
 8001836:	460c      	mov	r4, r1
 8001838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800183c:	f000 fd5e 	bl	80022fc <_read_r>
 8001840:	2800      	cmp	r0, #0
 8001842:	bfab      	itete	ge
 8001844:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001846:	89a3      	ldrhlt	r3, [r4, #12]
 8001848:	181b      	addge	r3, r3, r0
 800184a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800184e:	bfac      	ite	ge
 8001850:	6563      	strge	r3, [r4, #84]	; 0x54
 8001852:	81a3      	strhlt	r3, [r4, #12]
 8001854:	bd10      	pop	{r4, pc}

08001856 <__swrite>:
 8001856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800185a:	461f      	mov	r7, r3
 800185c:	898b      	ldrh	r3, [r1, #12]
 800185e:	05db      	lsls	r3, r3, #23
 8001860:	4605      	mov	r5, r0
 8001862:	460c      	mov	r4, r1
 8001864:	4616      	mov	r6, r2
 8001866:	d505      	bpl.n	8001874 <__swrite+0x1e>
 8001868:	2302      	movs	r3, #2
 800186a:	2200      	movs	r2, #0
 800186c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001870:	f000 f9b6 	bl	8001be0 <_lseek_r>
 8001874:	89a3      	ldrh	r3, [r4, #12]
 8001876:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800187a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800187e:	81a3      	strh	r3, [r4, #12]
 8001880:	4632      	mov	r2, r6
 8001882:	463b      	mov	r3, r7
 8001884:	4628      	mov	r0, r5
 8001886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800188a:	f000 b869 	b.w	8001960 <_write_r>

0800188e <__sseek>:
 800188e:	b510      	push	{r4, lr}
 8001890:	460c      	mov	r4, r1
 8001892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001896:	f000 f9a3 	bl	8001be0 <_lseek_r>
 800189a:	1c43      	adds	r3, r0, #1
 800189c:	89a3      	ldrh	r3, [r4, #12]
 800189e:	bf15      	itete	ne
 80018a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80018a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80018a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80018aa:	81a3      	strheq	r3, [r4, #12]
 80018ac:	bf18      	it	ne
 80018ae:	81a3      	strhne	r3, [r4, #12]
 80018b0:	bd10      	pop	{r4, pc}

080018b2 <__sclose>:
 80018b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018b6:	f000 b8d3 	b.w	8001a60 <_close_r>
	...

080018bc <__swbuf_r>:
 80018bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018be:	460e      	mov	r6, r1
 80018c0:	4614      	mov	r4, r2
 80018c2:	4605      	mov	r5, r0
 80018c4:	b118      	cbz	r0, 80018ce <__swbuf_r+0x12>
 80018c6:	6983      	ldr	r3, [r0, #24]
 80018c8:	b90b      	cbnz	r3, 80018ce <__swbuf_r+0x12>
 80018ca:	f7ff fe17 	bl	80014fc <__sinit>
 80018ce:	4b21      	ldr	r3, [pc, #132]	; (8001954 <__swbuf_r+0x98>)
 80018d0:	429c      	cmp	r4, r3
 80018d2:	d12a      	bne.n	800192a <__swbuf_r+0x6e>
 80018d4:	686c      	ldr	r4, [r5, #4]
 80018d6:	69a3      	ldr	r3, [r4, #24]
 80018d8:	60a3      	str	r3, [r4, #8]
 80018da:	89a3      	ldrh	r3, [r4, #12]
 80018dc:	071a      	lsls	r2, r3, #28
 80018de:	d52e      	bpl.n	800193e <__swbuf_r+0x82>
 80018e0:	6923      	ldr	r3, [r4, #16]
 80018e2:	b363      	cbz	r3, 800193e <__swbuf_r+0x82>
 80018e4:	6923      	ldr	r3, [r4, #16]
 80018e6:	6820      	ldr	r0, [r4, #0]
 80018e8:	1ac0      	subs	r0, r0, r3
 80018ea:	6963      	ldr	r3, [r4, #20]
 80018ec:	b2f6      	uxtb	r6, r6
 80018ee:	4283      	cmp	r3, r0
 80018f0:	4637      	mov	r7, r6
 80018f2:	dc04      	bgt.n	80018fe <__swbuf_r+0x42>
 80018f4:	4621      	mov	r1, r4
 80018f6:	4628      	mov	r0, r5
 80018f8:	f000 f948 	bl	8001b8c <_fflush_r>
 80018fc:	bb28      	cbnz	r0, 800194a <__swbuf_r+0x8e>
 80018fe:	68a3      	ldr	r3, [r4, #8]
 8001900:	3b01      	subs	r3, #1
 8001902:	60a3      	str	r3, [r4, #8]
 8001904:	6823      	ldr	r3, [r4, #0]
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	6022      	str	r2, [r4, #0]
 800190a:	701e      	strb	r6, [r3, #0]
 800190c:	6963      	ldr	r3, [r4, #20]
 800190e:	3001      	adds	r0, #1
 8001910:	4283      	cmp	r3, r0
 8001912:	d004      	beq.n	800191e <__swbuf_r+0x62>
 8001914:	89a3      	ldrh	r3, [r4, #12]
 8001916:	07db      	lsls	r3, r3, #31
 8001918:	d519      	bpl.n	800194e <__swbuf_r+0x92>
 800191a:	2e0a      	cmp	r6, #10
 800191c:	d117      	bne.n	800194e <__swbuf_r+0x92>
 800191e:	4621      	mov	r1, r4
 8001920:	4628      	mov	r0, r5
 8001922:	f000 f933 	bl	8001b8c <_fflush_r>
 8001926:	b190      	cbz	r0, 800194e <__swbuf_r+0x92>
 8001928:	e00f      	b.n	800194a <__swbuf_r+0x8e>
 800192a:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <__swbuf_r+0x9c>)
 800192c:	429c      	cmp	r4, r3
 800192e:	d101      	bne.n	8001934 <__swbuf_r+0x78>
 8001930:	68ac      	ldr	r4, [r5, #8]
 8001932:	e7d0      	b.n	80018d6 <__swbuf_r+0x1a>
 8001934:	4b09      	ldr	r3, [pc, #36]	; (800195c <__swbuf_r+0xa0>)
 8001936:	429c      	cmp	r4, r3
 8001938:	bf08      	it	eq
 800193a:	68ec      	ldreq	r4, [r5, #12]
 800193c:	e7cb      	b.n	80018d6 <__swbuf_r+0x1a>
 800193e:	4621      	mov	r1, r4
 8001940:	4628      	mov	r0, r5
 8001942:	f000 f81f 	bl	8001984 <__swsetup_r>
 8001946:	2800      	cmp	r0, #0
 8001948:	d0cc      	beq.n	80018e4 <__swbuf_r+0x28>
 800194a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800194e:	4638      	mov	r0, r7
 8001950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001952:	bf00      	nop
 8001954:	080023fc 	.word	0x080023fc
 8001958:	0800241c 	.word	0x0800241c
 800195c:	080023dc 	.word	0x080023dc

08001960 <_write_r>:
 8001960:	b538      	push	{r3, r4, r5, lr}
 8001962:	4c07      	ldr	r4, [pc, #28]	; (8001980 <_write_r+0x20>)
 8001964:	4605      	mov	r5, r0
 8001966:	4608      	mov	r0, r1
 8001968:	4611      	mov	r1, r2
 800196a:	2200      	movs	r2, #0
 800196c:	6022      	str	r2, [r4, #0]
 800196e:	461a      	mov	r2, r3
 8001970:	f7ff fb63 	bl	800103a <_write>
 8001974:	1c43      	adds	r3, r0, #1
 8001976:	d102      	bne.n	800197e <_write_r+0x1e>
 8001978:	6823      	ldr	r3, [r4, #0]
 800197a:	b103      	cbz	r3, 800197e <_write_r+0x1e>
 800197c:	602b      	str	r3, [r5, #0]
 800197e:	bd38      	pop	{r3, r4, r5, pc}
 8001980:	20000148 	.word	0x20000148

08001984 <__swsetup_r>:
 8001984:	4b32      	ldr	r3, [pc, #200]	; (8001a50 <__swsetup_r+0xcc>)
 8001986:	b570      	push	{r4, r5, r6, lr}
 8001988:	681d      	ldr	r5, [r3, #0]
 800198a:	4606      	mov	r6, r0
 800198c:	460c      	mov	r4, r1
 800198e:	b125      	cbz	r5, 800199a <__swsetup_r+0x16>
 8001990:	69ab      	ldr	r3, [r5, #24]
 8001992:	b913      	cbnz	r3, 800199a <__swsetup_r+0x16>
 8001994:	4628      	mov	r0, r5
 8001996:	f7ff fdb1 	bl	80014fc <__sinit>
 800199a:	4b2e      	ldr	r3, [pc, #184]	; (8001a54 <__swsetup_r+0xd0>)
 800199c:	429c      	cmp	r4, r3
 800199e:	d10f      	bne.n	80019c0 <__swsetup_r+0x3c>
 80019a0:	686c      	ldr	r4, [r5, #4]
 80019a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	0715      	lsls	r5, r2, #28
 80019aa:	d42c      	bmi.n	8001a06 <__swsetup_r+0x82>
 80019ac:	06d0      	lsls	r0, r2, #27
 80019ae:	d411      	bmi.n	80019d4 <__swsetup_r+0x50>
 80019b0:	2209      	movs	r2, #9
 80019b2:	6032      	str	r2, [r6, #0]
 80019b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019b8:	81a3      	strh	r3, [r4, #12]
 80019ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019be:	e03e      	b.n	8001a3e <__swsetup_r+0xba>
 80019c0:	4b25      	ldr	r3, [pc, #148]	; (8001a58 <__swsetup_r+0xd4>)
 80019c2:	429c      	cmp	r4, r3
 80019c4:	d101      	bne.n	80019ca <__swsetup_r+0x46>
 80019c6:	68ac      	ldr	r4, [r5, #8]
 80019c8:	e7eb      	b.n	80019a2 <__swsetup_r+0x1e>
 80019ca:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <__swsetup_r+0xd8>)
 80019cc:	429c      	cmp	r4, r3
 80019ce:	bf08      	it	eq
 80019d0:	68ec      	ldreq	r4, [r5, #12]
 80019d2:	e7e6      	b.n	80019a2 <__swsetup_r+0x1e>
 80019d4:	0751      	lsls	r1, r2, #29
 80019d6:	d512      	bpl.n	80019fe <__swsetup_r+0x7a>
 80019d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80019da:	b141      	cbz	r1, 80019ee <__swsetup_r+0x6a>
 80019dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80019e0:	4299      	cmp	r1, r3
 80019e2:	d002      	beq.n	80019ea <__swsetup_r+0x66>
 80019e4:	4630      	mov	r0, r6
 80019e6:	f000 f973 	bl	8001cd0 <_free_r>
 80019ea:	2300      	movs	r3, #0
 80019ec:	6363      	str	r3, [r4, #52]	; 0x34
 80019ee:	89a3      	ldrh	r3, [r4, #12]
 80019f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80019f4:	81a3      	strh	r3, [r4, #12]
 80019f6:	2300      	movs	r3, #0
 80019f8:	6063      	str	r3, [r4, #4]
 80019fa:	6923      	ldr	r3, [r4, #16]
 80019fc:	6023      	str	r3, [r4, #0]
 80019fe:	89a3      	ldrh	r3, [r4, #12]
 8001a00:	f043 0308 	orr.w	r3, r3, #8
 8001a04:	81a3      	strh	r3, [r4, #12]
 8001a06:	6923      	ldr	r3, [r4, #16]
 8001a08:	b94b      	cbnz	r3, 8001a1e <__swsetup_r+0x9a>
 8001a0a:	89a3      	ldrh	r3, [r4, #12]
 8001a0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001a10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a14:	d003      	beq.n	8001a1e <__swsetup_r+0x9a>
 8001a16:	4621      	mov	r1, r4
 8001a18:	4630      	mov	r0, r6
 8001a1a:	f000 f917 	bl	8001c4c <__smakebuf_r>
 8001a1e:	89a2      	ldrh	r2, [r4, #12]
 8001a20:	f012 0301 	ands.w	r3, r2, #1
 8001a24:	d00c      	beq.n	8001a40 <__swsetup_r+0xbc>
 8001a26:	2300      	movs	r3, #0
 8001a28:	60a3      	str	r3, [r4, #8]
 8001a2a:	6963      	ldr	r3, [r4, #20]
 8001a2c:	425b      	negs	r3, r3
 8001a2e:	61a3      	str	r3, [r4, #24]
 8001a30:	6923      	ldr	r3, [r4, #16]
 8001a32:	b953      	cbnz	r3, 8001a4a <__swsetup_r+0xc6>
 8001a34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a38:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8001a3c:	d1ba      	bne.n	80019b4 <__swsetup_r+0x30>
 8001a3e:	bd70      	pop	{r4, r5, r6, pc}
 8001a40:	0792      	lsls	r2, r2, #30
 8001a42:	bf58      	it	pl
 8001a44:	6963      	ldrpl	r3, [r4, #20]
 8001a46:	60a3      	str	r3, [r4, #8]
 8001a48:	e7f2      	b.n	8001a30 <__swsetup_r+0xac>
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	e7f7      	b.n	8001a3e <__swsetup_r+0xba>
 8001a4e:	bf00      	nop
 8001a50:	2000000c 	.word	0x2000000c
 8001a54:	080023fc 	.word	0x080023fc
 8001a58:	0800241c 	.word	0x0800241c
 8001a5c:	080023dc 	.word	0x080023dc

08001a60 <_close_r>:
 8001a60:	b538      	push	{r3, r4, r5, lr}
 8001a62:	4c06      	ldr	r4, [pc, #24]	; (8001a7c <_close_r+0x1c>)
 8001a64:	2300      	movs	r3, #0
 8001a66:	4605      	mov	r5, r0
 8001a68:	4608      	mov	r0, r1
 8001a6a:	6023      	str	r3, [r4, #0]
 8001a6c:	f7ff fb14 	bl	8001098 <_close>
 8001a70:	1c43      	adds	r3, r0, #1
 8001a72:	d102      	bne.n	8001a7a <_close_r+0x1a>
 8001a74:	6823      	ldr	r3, [r4, #0]
 8001a76:	b103      	cbz	r3, 8001a7a <_close_r+0x1a>
 8001a78:	602b      	str	r3, [r5, #0]
 8001a7a:	bd38      	pop	{r3, r4, r5, pc}
 8001a7c:	20000148 	.word	0x20000148

08001a80 <__sflush_r>:
 8001a80:	898a      	ldrh	r2, [r1, #12]
 8001a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a86:	4605      	mov	r5, r0
 8001a88:	0710      	lsls	r0, r2, #28
 8001a8a:	460c      	mov	r4, r1
 8001a8c:	d458      	bmi.n	8001b40 <__sflush_r+0xc0>
 8001a8e:	684b      	ldr	r3, [r1, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	dc05      	bgt.n	8001aa0 <__sflush_r+0x20>
 8001a94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	dc02      	bgt.n	8001aa0 <__sflush_r+0x20>
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001aa0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001aa2:	2e00      	cmp	r6, #0
 8001aa4:	d0f9      	beq.n	8001a9a <__sflush_r+0x1a>
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001aac:	682f      	ldr	r7, [r5, #0]
 8001aae:	6a21      	ldr	r1, [r4, #32]
 8001ab0:	602b      	str	r3, [r5, #0]
 8001ab2:	d032      	beq.n	8001b1a <__sflush_r+0x9a>
 8001ab4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001ab6:	89a3      	ldrh	r3, [r4, #12]
 8001ab8:	075a      	lsls	r2, r3, #29
 8001aba:	d505      	bpl.n	8001ac8 <__sflush_r+0x48>
 8001abc:	6863      	ldr	r3, [r4, #4]
 8001abe:	1ac0      	subs	r0, r0, r3
 8001ac0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001ac2:	b10b      	cbz	r3, 8001ac8 <__sflush_r+0x48>
 8001ac4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ac6:	1ac0      	subs	r0, r0, r3
 8001ac8:	2300      	movs	r3, #0
 8001aca:	4602      	mov	r2, r0
 8001acc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001ace:	6a21      	ldr	r1, [r4, #32]
 8001ad0:	4628      	mov	r0, r5
 8001ad2:	47b0      	blx	r6
 8001ad4:	1c43      	adds	r3, r0, #1
 8001ad6:	89a3      	ldrh	r3, [r4, #12]
 8001ad8:	d106      	bne.n	8001ae8 <__sflush_r+0x68>
 8001ada:	6829      	ldr	r1, [r5, #0]
 8001adc:	291d      	cmp	r1, #29
 8001ade:	d848      	bhi.n	8001b72 <__sflush_r+0xf2>
 8001ae0:	4a29      	ldr	r2, [pc, #164]	; (8001b88 <__sflush_r+0x108>)
 8001ae2:	40ca      	lsrs	r2, r1
 8001ae4:	07d6      	lsls	r6, r2, #31
 8001ae6:	d544      	bpl.n	8001b72 <__sflush_r+0xf2>
 8001ae8:	2200      	movs	r2, #0
 8001aea:	6062      	str	r2, [r4, #4]
 8001aec:	04d9      	lsls	r1, r3, #19
 8001aee:	6922      	ldr	r2, [r4, #16]
 8001af0:	6022      	str	r2, [r4, #0]
 8001af2:	d504      	bpl.n	8001afe <__sflush_r+0x7e>
 8001af4:	1c42      	adds	r2, r0, #1
 8001af6:	d101      	bne.n	8001afc <__sflush_r+0x7c>
 8001af8:	682b      	ldr	r3, [r5, #0]
 8001afa:	b903      	cbnz	r3, 8001afe <__sflush_r+0x7e>
 8001afc:	6560      	str	r0, [r4, #84]	; 0x54
 8001afe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001b00:	602f      	str	r7, [r5, #0]
 8001b02:	2900      	cmp	r1, #0
 8001b04:	d0c9      	beq.n	8001a9a <__sflush_r+0x1a>
 8001b06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001b0a:	4299      	cmp	r1, r3
 8001b0c:	d002      	beq.n	8001b14 <__sflush_r+0x94>
 8001b0e:	4628      	mov	r0, r5
 8001b10:	f000 f8de 	bl	8001cd0 <_free_r>
 8001b14:	2000      	movs	r0, #0
 8001b16:	6360      	str	r0, [r4, #52]	; 0x34
 8001b18:	e7c0      	b.n	8001a9c <__sflush_r+0x1c>
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	4628      	mov	r0, r5
 8001b1e:	47b0      	blx	r6
 8001b20:	1c41      	adds	r1, r0, #1
 8001b22:	d1c8      	bne.n	8001ab6 <__sflush_r+0x36>
 8001b24:	682b      	ldr	r3, [r5, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0c5      	beq.n	8001ab6 <__sflush_r+0x36>
 8001b2a:	2b1d      	cmp	r3, #29
 8001b2c:	d001      	beq.n	8001b32 <__sflush_r+0xb2>
 8001b2e:	2b16      	cmp	r3, #22
 8001b30:	d101      	bne.n	8001b36 <__sflush_r+0xb6>
 8001b32:	602f      	str	r7, [r5, #0]
 8001b34:	e7b1      	b.n	8001a9a <__sflush_r+0x1a>
 8001b36:	89a3      	ldrh	r3, [r4, #12]
 8001b38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b3c:	81a3      	strh	r3, [r4, #12]
 8001b3e:	e7ad      	b.n	8001a9c <__sflush_r+0x1c>
 8001b40:	690f      	ldr	r7, [r1, #16]
 8001b42:	2f00      	cmp	r7, #0
 8001b44:	d0a9      	beq.n	8001a9a <__sflush_r+0x1a>
 8001b46:	0793      	lsls	r3, r2, #30
 8001b48:	680e      	ldr	r6, [r1, #0]
 8001b4a:	bf08      	it	eq
 8001b4c:	694b      	ldreq	r3, [r1, #20]
 8001b4e:	600f      	str	r7, [r1, #0]
 8001b50:	bf18      	it	ne
 8001b52:	2300      	movne	r3, #0
 8001b54:	eba6 0807 	sub.w	r8, r6, r7
 8001b58:	608b      	str	r3, [r1, #8]
 8001b5a:	f1b8 0f00 	cmp.w	r8, #0
 8001b5e:	dd9c      	ble.n	8001a9a <__sflush_r+0x1a>
 8001b60:	4643      	mov	r3, r8
 8001b62:	463a      	mov	r2, r7
 8001b64:	6a21      	ldr	r1, [r4, #32]
 8001b66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001b68:	4628      	mov	r0, r5
 8001b6a:	47b0      	blx	r6
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	dc06      	bgt.n	8001b7e <__sflush_r+0xfe>
 8001b70:	89a3      	ldrh	r3, [r4, #12]
 8001b72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b76:	81a3      	strh	r3, [r4, #12]
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b7c:	e78e      	b.n	8001a9c <__sflush_r+0x1c>
 8001b7e:	4407      	add	r7, r0
 8001b80:	eba8 0800 	sub.w	r8, r8, r0
 8001b84:	e7e9      	b.n	8001b5a <__sflush_r+0xda>
 8001b86:	bf00      	nop
 8001b88:	20400001 	.word	0x20400001

08001b8c <_fflush_r>:
 8001b8c:	b538      	push	{r3, r4, r5, lr}
 8001b8e:	690b      	ldr	r3, [r1, #16]
 8001b90:	4605      	mov	r5, r0
 8001b92:	460c      	mov	r4, r1
 8001b94:	b1db      	cbz	r3, 8001bce <_fflush_r+0x42>
 8001b96:	b118      	cbz	r0, 8001ba0 <_fflush_r+0x14>
 8001b98:	6983      	ldr	r3, [r0, #24]
 8001b9a:	b90b      	cbnz	r3, 8001ba0 <_fflush_r+0x14>
 8001b9c:	f7ff fcae 	bl	80014fc <__sinit>
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <_fflush_r+0x48>)
 8001ba2:	429c      	cmp	r4, r3
 8001ba4:	d109      	bne.n	8001bba <_fflush_r+0x2e>
 8001ba6:	686c      	ldr	r4, [r5, #4]
 8001ba8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001bac:	b17b      	cbz	r3, 8001bce <_fflush_r+0x42>
 8001bae:	4621      	mov	r1, r4
 8001bb0:	4628      	mov	r0, r5
 8001bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001bb6:	f7ff bf63 	b.w	8001a80 <__sflush_r>
 8001bba:	4b07      	ldr	r3, [pc, #28]	; (8001bd8 <_fflush_r+0x4c>)
 8001bbc:	429c      	cmp	r4, r3
 8001bbe:	d101      	bne.n	8001bc4 <_fflush_r+0x38>
 8001bc0:	68ac      	ldr	r4, [r5, #8]
 8001bc2:	e7f1      	b.n	8001ba8 <_fflush_r+0x1c>
 8001bc4:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <_fflush_r+0x50>)
 8001bc6:	429c      	cmp	r4, r3
 8001bc8:	bf08      	it	eq
 8001bca:	68ec      	ldreq	r4, [r5, #12]
 8001bcc:	e7ec      	b.n	8001ba8 <_fflush_r+0x1c>
 8001bce:	2000      	movs	r0, #0
 8001bd0:	bd38      	pop	{r3, r4, r5, pc}
 8001bd2:	bf00      	nop
 8001bd4:	080023fc 	.word	0x080023fc
 8001bd8:	0800241c 	.word	0x0800241c
 8001bdc:	080023dc 	.word	0x080023dc

08001be0 <_lseek_r>:
 8001be0:	b538      	push	{r3, r4, r5, lr}
 8001be2:	4c07      	ldr	r4, [pc, #28]	; (8001c00 <_lseek_r+0x20>)
 8001be4:	4605      	mov	r5, r0
 8001be6:	4608      	mov	r0, r1
 8001be8:	4611      	mov	r1, r2
 8001bea:	2200      	movs	r2, #0
 8001bec:	6022      	str	r2, [r4, #0]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f7ff fa11 	bl	8001016 <_lseek>
 8001bf4:	1c43      	adds	r3, r0, #1
 8001bf6:	d102      	bne.n	8001bfe <_lseek_r+0x1e>
 8001bf8:	6823      	ldr	r3, [r4, #0]
 8001bfa:	b103      	cbz	r3, 8001bfe <_lseek_r+0x1e>
 8001bfc:	602b      	str	r3, [r5, #0]
 8001bfe:	bd38      	pop	{r3, r4, r5, pc}
 8001c00:	20000148 	.word	0x20000148

08001c04 <__swhatbuf_r>:
 8001c04:	b570      	push	{r4, r5, r6, lr}
 8001c06:	460e      	mov	r6, r1
 8001c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c0c:	2900      	cmp	r1, #0
 8001c0e:	b096      	sub	sp, #88	; 0x58
 8001c10:	4614      	mov	r4, r2
 8001c12:	461d      	mov	r5, r3
 8001c14:	da07      	bge.n	8001c26 <__swhatbuf_r+0x22>
 8001c16:	2300      	movs	r3, #0
 8001c18:	602b      	str	r3, [r5, #0]
 8001c1a:	89b3      	ldrh	r3, [r6, #12]
 8001c1c:	061a      	lsls	r2, r3, #24
 8001c1e:	d410      	bmi.n	8001c42 <__swhatbuf_r+0x3e>
 8001c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c24:	e00e      	b.n	8001c44 <__swhatbuf_r+0x40>
 8001c26:	466a      	mov	r2, sp
 8001c28:	f000 fb7a 	bl	8002320 <_fstat_r>
 8001c2c:	2800      	cmp	r0, #0
 8001c2e:	dbf2      	blt.n	8001c16 <__swhatbuf_r+0x12>
 8001c30:	9a01      	ldr	r2, [sp, #4]
 8001c32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001c36:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001c3a:	425a      	negs	r2, r3
 8001c3c:	415a      	adcs	r2, r3
 8001c3e:	602a      	str	r2, [r5, #0]
 8001c40:	e7ee      	b.n	8001c20 <__swhatbuf_r+0x1c>
 8001c42:	2340      	movs	r3, #64	; 0x40
 8001c44:	2000      	movs	r0, #0
 8001c46:	6023      	str	r3, [r4, #0]
 8001c48:	b016      	add	sp, #88	; 0x58
 8001c4a:	bd70      	pop	{r4, r5, r6, pc}

08001c4c <__smakebuf_r>:
 8001c4c:	898b      	ldrh	r3, [r1, #12]
 8001c4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001c50:	079d      	lsls	r5, r3, #30
 8001c52:	4606      	mov	r6, r0
 8001c54:	460c      	mov	r4, r1
 8001c56:	d507      	bpl.n	8001c68 <__smakebuf_r+0x1c>
 8001c58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001c5c:	6023      	str	r3, [r4, #0]
 8001c5e:	6123      	str	r3, [r4, #16]
 8001c60:	2301      	movs	r3, #1
 8001c62:	6163      	str	r3, [r4, #20]
 8001c64:	b002      	add	sp, #8
 8001c66:	bd70      	pop	{r4, r5, r6, pc}
 8001c68:	ab01      	add	r3, sp, #4
 8001c6a:	466a      	mov	r2, sp
 8001c6c:	f7ff ffca 	bl	8001c04 <__swhatbuf_r>
 8001c70:	9900      	ldr	r1, [sp, #0]
 8001c72:	4605      	mov	r5, r0
 8001c74:	4630      	mov	r0, r6
 8001c76:	f7ff fcf7 	bl	8001668 <_malloc_r>
 8001c7a:	b948      	cbnz	r0, 8001c90 <__smakebuf_r+0x44>
 8001c7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c80:	059a      	lsls	r2, r3, #22
 8001c82:	d4ef      	bmi.n	8001c64 <__smakebuf_r+0x18>
 8001c84:	f023 0303 	bic.w	r3, r3, #3
 8001c88:	f043 0302 	orr.w	r3, r3, #2
 8001c8c:	81a3      	strh	r3, [r4, #12]
 8001c8e:	e7e3      	b.n	8001c58 <__smakebuf_r+0xc>
 8001c90:	4b0d      	ldr	r3, [pc, #52]	; (8001cc8 <__smakebuf_r+0x7c>)
 8001c92:	62b3      	str	r3, [r6, #40]	; 0x28
 8001c94:	89a3      	ldrh	r3, [r4, #12]
 8001c96:	6020      	str	r0, [r4, #0]
 8001c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c9c:	81a3      	strh	r3, [r4, #12]
 8001c9e:	9b00      	ldr	r3, [sp, #0]
 8001ca0:	6163      	str	r3, [r4, #20]
 8001ca2:	9b01      	ldr	r3, [sp, #4]
 8001ca4:	6120      	str	r0, [r4, #16]
 8001ca6:	b15b      	cbz	r3, 8001cc0 <__smakebuf_r+0x74>
 8001ca8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001cac:	4630      	mov	r0, r6
 8001cae:	f000 fb49 	bl	8002344 <_isatty_r>
 8001cb2:	b128      	cbz	r0, 8001cc0 <__smakebuf_r+0x74>
 8001cb4:	89a3      	ldrh	r3, [r4, #12]
 8001cb6:	f023 0303 	bic.w	r3, r3, #3
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	81a3      	strh	r3, [r4, #12]
 8001cc0:	89a3      	ldrh	r3, [r4, #12]
 8001cc2:	431d      	orrs	r5, r3
 8001cc4:	81a5      	strh	r5, [r4, #12]
 8001cc6:	e7cd      	b.n	8001c64 <__smakebuf_r+0x18>
 8001cc8:	080014c5 	.word	0x080014c5

08001ccc <__malloc_lock>:
 8001ccc:	4770      	bx	lr

08001cce <__malloc_unlock>:
 8001cce:	4770      	bx	lr

08001cd0 <_free_r>:
 8001cd0:	b538      	push	{r3, r4, r5, lr}
 8001cd2:	4605      	mov	r5, r0
 8001cd4:	2900      	cmp	r1, #0
 8001cd6:	d045      	beq.n	8001d64 <_free_r+0x94>
 8001cd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001cdc:	1f0c      	subs	r4, r1, #4
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	bfb8      	it	lt
 8001ce2:	18e4      	addlt	r4, r4, r3
 8001ce4:	f7ff fff2 	bl	8001ccc <__malloc_lock>
 8001ce8:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <_free_r+0x98>)
 8001cea:	6813      	ldr	r3, [r2, #0]
 8001cec:	4610      	mov	r0, r2
 8001cee:	b933      	cbnz	r3, 8001cfe <_free_r+0x2e>
 8001cf0:	6063      	str	r3, [r4, #4]
 8001cf2:	6014      	str	r4, [r2, #0]
 8001cf4:	4628      	mov	r0, r5
 8001cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001cfa:	f7ff bfe8 	b.w	8001cce <__malloc_unlock>
 8001cfe:	42a3      	cmp	r3, r4
 8001d00:	d90c      	bls.n	8001d1c <_free_r+0x4c>
 8001d02:	6821      	ldr	r1, [r4, #0]
 8001d04:	1862      	adds	r2, r4, r1
 8001d06:	4293      	cmp	r3, r2
 8001d08:	bf04      	itt	eq
 8001d0a:	681a      	ldreq	r2, [r3, #0]
 8001d0c:	685b      	ldreq	r3, [r3, #4]
 8001d0e:	6063      	str	r3, [r4, #4]
 8001d10:	bf04      	itt	eq
 8001d12:	1852      	addeq	r2, r2, r1
 8001d14:	6022      	streq	r2, [r4, #0]
 8001d16:	6004      	str	r4, [r0, #0]
 8001d18:	e7ec      	b.n	8001cf4 <_free_r+0x24>
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	b10a      	cbz	r2, 8001d24 <_free_r+0x54>
 8001d20:	42a2      	cmp	r2, r4
 8001d22:	d9fa      	bls.n	8001d1a <_free_r+0x4a>
 8001d24:	6819      	ldr	r1, [r3, #0]
 8001d26:	1858      	adds	r0, r3, r1
 8001d28:	42a0      	cmp	r0, r4
 8001d2a:	d10b      	bne.n	8001d44 <_free_r+0x74>
 8001d2c:	6820      	ldr	r0, [r4, #0]
 8001d2e:	4401      	add	r1, r0
 8001d30:	1858      	adds	r0, r3, r1
 8001d32:	4282      	cmp	r2, r0
 8001d34:	6019      	str	r1, [r3, #0]
 8001d36:	d1dd      	bne.n	8001cf4 <_free_r+0x24>
 8001d38:	6810      	ldr	r0, [r2, #0]
 8001d3a:	6852      	ldr	r2, [r2, #4]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	4401      	add	r1, r0
 8001d40:	6019      	str	r1, [r3, #0]
 8001d42:	e7d7      	b.n	8001cf4 <_free_r+0x24>
 8001d44:	d902      	bls.n	8001d4c <_free_r+0x7c>
 8001d46:	230c      	movs	r3, #12
 8001d48:	602b      	str	r3, [r5, #0]
 8001d4a:	e7d3      	b.n	8001cf4 <_free_r+0x24>
 8001d4c:	6820      	ldr	r0, [r4, #0]
 8001d4e:	1821      	adds	r1, r4, r0
 8001d50:	428a      	cmp	r2, r1
 8001d52:	bf04      	itt	eq
 8001d54:	6811      	ldreq	r1, [r2, #0]
 8001d56:	6852      	ldreq	r2, [r2, #4]
 8001d58:	6062      	str	r2, [r4, #4]
 8001d5a:	bf04      	itt	eq
 8001d5c:	1809      	addeq	r1, r1, r0
 8001d5e:	6021      	streq	r1, [r4, #0]
 8001d60:	605c      	str	r4, [r3, #4]
 8001d62:	e7c7      	b.n	8001cf4 <_free_r+0x24>
 8001d64:	bd38      	pop	{r3, r4, r5, pc}
 8001d66:	bf00      	nop
 8001d68:	2000013c 	.word	0x2000013c

08001d6c <__sfputc_r>:
 8001d6c:	6893      	ldr	r3, [r2, #8]
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	b410      	push	{r4}
 8001d74:	6093      	str	r3, [r2, #8]
 8001d76:	da08      	bge.n	8001d8a <__sfputc_r+0x1e>
 8001d78:	6994      	ldr	r4, [r2, #24]
 8001d7a:	42a3      	cmp	r3, r4
 8001d7c:	db01      	blt.n	8001d82 <__sfputc_r+0x16>
 8001d7e:	290a      	cmp	r1, #10
 8001d80:	d103      	bne.n	8001d8a <__sfputc_r+0x1e>
 8001d82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d86:	f7ff bd99 	b.w	80018bc <__swbuf_r>
 8001d8a:	6813      	ldr	r3, [r2, #0]
 8001d8c:	1c58      	adds	r0, r3, #1
 8001d8e:	6010      	str	r0, [r2, #0]
 8001d90:	7019      	strb	r1, [r3, #0]
 8001d92:	4608      	mov	r0, r1
 8001d94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <__sfputs_r>:
 8001d9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d9c:	4606      	mov	r6, r0
 8001d9e:	460f      	mov	r7, r1
 8001da0:	4614      	mov	r4, r2
 8001da2:	18d5      	adds	r5, r2, r3
 8001da4:	42ac      	cmp	r4, r5
 8001da6:	d101      	bne.n	8001dac <__sfputs_r+0x12>
 8001da8:	2000      	movs	r0, #0
 8001daa:	e007      	b.n	8001dbc <__sfputs_r+0x22>
 8001dac:	463a      	mov	r2, r7
 8001dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001db2:	4630      	mov	r0, r6
 8001db4:	f7ff ffda 	bl	8001d6c <__sfputc_r>
 8001db8:	1c43      	adds	r3, r0, #1
 8001dba:	d1f3      	bne.n	8001da4 <__sfputs_r+0xa>
 8001dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001dc0 <_vfiprintf_r>:
 8001dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dc4:	460c      	mov	r4, r1
 8001dc6:	b09d      	sub	sp, #116	; 0x74
 8001dc8:	4617      	mov	r7, r2
 8001dca:	461d      	mov	r5, r3
 8001dcc:	4606      	mov	r6, r0
 8001dce:	b118      	cbz	r0, 8001dd8 <_vfiprintf_r+0x18>
 8001dd0:	6983      	ldr	r3, [r0, #24]
 8001dd2:	b90b      	cbnz	r3, 8001dd8 <_vfiprintf_r+0x18>
 8001dd4:	f7ff fb92 	bl	80014fc <__sinit>
 8001dd8:	4b7c      	ldr	r3, [pc, #496]	; (8001fcc <_vfiprintf_r+0x20c>)
 8001dda:	429c      	cmp	r4, r3
 8001ddc:	d158      	bne.n	8001e90 <_vfiprintf_r+0xd0>
 8001dde:	6874      	ldr	r4, [r6, #4]
 8001de0:	89a3      	ldrh	r3, [r4, #12]
 8001de2:	0718      	lsls	r0, r3, #28
 8001de4:	d55e      	bpl.n	8001ea4 <_vfiprintf_r+0xe4>
 8001de6:	6923      	ldr	r3, [r4, #16]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d05b      	beq.n	8001ea4 <_vfiprintf_r+0xe4>
 8001dec:	2300      	movs	r3, #0
 8001dee:	9309      	str	r3, [sp, #36]	; 0x24
 8001df0:	2320      	movs	r3, #32
 8001df2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001df6:	2330      	movs	r3, #48	; 0x30
 8001df8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001dfc:	9503      	str	r5, [sp, #12]
 8001dfe:	f04f 0b01 	mov.w	fp, #1
 8001e02:	46b8      	mov	r8, r7
 8001e04:	4645      	mov	r5, r8
 8001e06:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001e0a:	b10b      	cbz	r3, 8001e10 <_vfiprintf_r+0x50>
 8001e0c:	2b25      	cmp	r3, #37	; 0x25
 8001e0e:	d154      	bne.n	8001eba <_vfiprintf_r+0xfa>
 8001e10:	ebb8 0a07 	subs.w	sl, r8, r7
 8001e14:	d00b      	beq.n	8001e2e <_vfiprintf_r+0x6e>
 8001e16:	4653      	mov	r3, sl
 8001e18:	463a      	mov	r2, r7
 8001e1a:	4621      	mov	r1, r4
 8001e1c:	4630      	mov	r0, r6
 8001e1e:	f7ff ffbc 	bl	8001d9a <__sfputs_r>
 8001e22:	3001      	adds	r0, #1
 8001e24:	f000 80c2 	beq.w	8001fac <_vfiprintf_r+0x1ec>
 8001e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e2a:	4453      	add	r3, sl
 8001e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8001e2e:	f898 3000 	ldrb.w	r3, [r8]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 80ba 	beq.w	8001fac <_vfiprintf_r+0x1ec>
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001e42:	9304      	str	r3, [sp, #16]
 8001e44:	9307      	str	r3, [sp, #28]
 8001e46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001e4a:	931a      	str	r3, [sp, #104]	; 0x68
 8001e4c:	46a8      	mov	r8, r5
 8001e4e:	2205      	movs	r2, #5
 8001e50:	f818 1b01 	ldrb.w	r1, [r8], #1
 8001e54:	485e      	ldr	r0, [pc, #376]	; (8001fd0 <_vfiprintf_r+0x210>)
 8001e56:	f7fe f9e3 	bl	8000220 <memchr>
 8001e5a:	9b04      	ldr	r3, [sp, #16]
 8001e5c:	bb78      	cbnz	r0, 8001ebe <_vfiprintf_r+0xfe>
 8001e5e:	06d9      	lsls	r1, r3, #27
 8001e60:	bf44      	itt	mi
 8001e62:	2220      	movmi	r2, #32
 8001e64:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001e68:	071a      	lsls	r2, r3, #28
 8001e6a:	bf44      	itt	mi
 8001e6c:	222b      	movmi	r2, #43	; 0x2b
 8001e6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001e72:	782a      	ldrb	r2, [r5, #0]
 8001e74:	2a2a      	cmp	r2, #42	; 0x2a
 8001e76:	d02a      	beq.n	8001ece <_vfiprintf_r+0x10e>
 8001e78:	9a07      	ldr	r2, [sp, #28]
 8001e7a:	46a8      	mov	r8, r5
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	250a      	movs	r5, #10
 8001e80:	4641      	mov	r1, r8
 8001e82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001e86:	3b30      	subs	r3, #48	; 0x30
 8001e88:	2b09      	cmp	r3, #9
 8001e8a:	d969      	bls.n	8001f60 <_vfiprintf_r+0x1a0>
 8001e8c:	b360      	cbz	r0, 8001ee8 <_vfiprintf_r+0x128>
 8001e8e:	e024      	b.n	8001eda <_vfiprintf_r+0x11a>
 8001e90:	4b50      	ldr	r3, [pc, #320]	; (8001fd4 <_vfiprintf_r+0x214>)
 8001e92:	429c      	cmp	r4, r3
 8001e94:	d101      	bne.n	8001e9a <_vfiprintf_r+0xda>
 8001e96:	68b4      	ldr	r4, [r6, #8]
 8001e98:	e7a2      	b.n	8001de0 <_vfiprintf_r+0x20>
 8001e9a:	4b4f      	ldr	r3, [pc, #316]	; (8001fd8 <_vfiprintf_r+0x218>)
 8001e9c:	429c      	cmp	r4, r3
 8001e9e:	bf08      	it	eq
 8001ea0:	68f4      	ldreq	r4, [r6, #12]
 8001ea2:	e79d      	b.n	8001de0 <_vfiprintf_r+0x20>
 8001ea4:	4621      	mov	r1, r4
 8001ea6:	4630      	mov	r0, r6
 8001ea8:	f7ff fd6c 	bl	8001984 <__swsetup_r>
 8001eac:	2800      	cmp	r0, #0
 8001eae:	d09d      	beq.n	8001dec <_vfiprintf_r+0x2c>
 8001eb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001eb4:	b01d      	add	sp, #116	; 0x74
 8001eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eba:	46a8      	mov	r8, r5
 8001ebc:	e7a2      	b.n	8001e04 <_vfiprintf_r+0x44>
 8001ebe:	4a44      	ldr	r2, [pc, #272]	; (8001fd0 <_vfiprintf_r+0x210>)
 8001ec0:	1a80      	subs	r0, r0, r2
 8001ec2:	fa0b f000 	lsl.w	r0, fp, r0
 8001ec6:	4318      	orrs	r0, r3
 8001ec8:	9004      	str	r0, [sp, #16]
 8001eca:	4645      	mov	r5, r8
 8001ecc:	e7be      	b.n	8001e4c <_vfiprintf_r+0x8c>
 8001ece:	9a03      	ldr	r2, [sp, #12]
 8001ed0:	1d11      	adds	r1, r2, #4
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	9103      	str	r1, [sp, #12]
 8001ed6:	2a00      	cmp	r2, #0
 8001ed8:	db01      	blt.n	8001ede <_vfiprintf_r+0x11e>
 8001eda:	9207      	str	r2, [sp, #28]
 8001edc:	e004      	b.n	8001ee8 <_vfiprintf_r+0x128>
 8001ede:	4252      	negs	r2, r2
 8001ee0:	f043 0302 	orr.w	r3, r3, #2
 8001ee4:	9207      	str	r2, [sp, #28]
 8001ee6:	9304      	str	r3, [sp, #16]
 8001ee8:	f898 3000 	ldrb.w	r3, [r8]
 8001eec:	2b2e      	cmp	r3, #46	; 0x2e
 8001eee:	d10e      	bne.n	8001f0e <_vfiprintf_r+0x14e>
 8001ef0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001ef4:	2b2a      	cmp	r3, #42	; 0x2a
 8001ef6:	d138      	bne.n	8001f6a <_vfiprintf_r+0x1aa>
 8001ef8:	9b03      	ldr	r3, [sp, #12]
 8001efa:	1d1a      	adds	r2, r3, #4
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	9203      	str	r2, [sp, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	bfb8      	it	lt
 8001f04:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001f08:	f108 0802 	add.w	r8, r8, #2
 8001f0c:	9305      	str	r3, [sp, #20]
 8001f0e:	4d33      	ldr	r5, [pc, #204]	; (8001fdc <_vfiprintf_r+0x21c>)
 8001f10:	f898 1000 	ldrb.w	r1, [r8]
 8001f14:	2203      	movs	r2, #3
 8001f16:	4628      	mov	r0, r5
 8001f18:	f7fe f982 	bl	8000220 <memchr>
 8001f1c:	b140      	cbz	r0, 8001f30 <_vfiprintf_r+0x170>
 8001f1e:	2340      	movs	r3, #64	; 0x40
 8001f20:	1b40      	subs	r0, r0, r5
 8001f22:	fa03 f000 	lsl.w	r0, r3, r0
 8001f26:	9b04      	ldr	r3, [sp, #16]
 8001f28:	4303      	orrs	r3, r0
 8001f2a:	f108 0801 	add.w	r8, r8, #1
 8001f2e:	9304      	str	r3, [sp, #16]
 8001f30:	f898 1000 	ldrb.w	r1, [r8]
 8001f34:	482a      	ldr	r0, [pc, #168]	; (8001fe0 <_vfiprintf_r+0x220>)
 8001f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001f3a:	2206      	movs	r2, #6
 8001f3c:	f108 0701 	add.w	r7, r8, #1
 8001f40:	f7fe f96e 	bl	8000220 <memchr>
 8001f44:	2800      	cmp	r0, #0
 8001f46:	d037      	beq.n	8001fb8 <_vfiprintf_r+0x1f8>
 8001f48:	4b26      	ldr	r3, [pc, #152]	; (8001fe4 <_vfiprintf_r+0x224>)
 8001f4a:	bb1b      	cbnz	r3, 8001f94 <_vfiprintf_r+0x1d4>
 8001f4c:	9b03      	ldr	r3, [sp, #12]
 8001f4e:	3307      	adds	r3, #7
 8001f50:	f023 0307 	bic.w	r3, r3, #7
 8001f54:	3308      	adds	r3, #8
 8001f56:	9303      	str	r3, [sp, #12]
 8001f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f5a:	444b      	add	r3, r9
 8001f5c:	9309      	str	r3, [sp, #36]	; 0x24
 8001f5e:	e750      	b.n	8001e02 <_vfiprintf_r+0x42>
 8001f60:	fb05 3202 	mla	r2, r5, r2, r3
 8001f64:	2001      	movs	r0, #1
 8001f66:	4688      	mov	r8, r1
 8001f68:	e78a      	b.n	8001e80 <_vfiprintf_r+0xc0>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f108 0801 	add.w	r8, r8, #1
 8001f70:	9305      	str	r3, [sp, #20]
 8001f72:	4619      	mov	r1, r3
 8001f74:	250a      	movs	r5, #10
 8001f76:	4640      	mov	r0, r8
 8001f78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001f7c:	3a30      	subs	r2, #48	; 0x30
 8001f7e:	2a09      	cmp	r2, #9
 8001f80:	d903      	bls.n	8001f8a <_vfiprintf_r+0x1ca>
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d0c3      	beq.n	8001f0e <_vfiprintf_r+0x14e>
 8001f86:	9105      	str	r1, [sp, #20]
 8001f88:	e7c1      	b.n	8001f0e <_vfiprintf_r+0x14e>
 8001f8a:	fb05 2101 	mla	r1, r5, r1, r2
 8001f8e:	2301      	movs	r3, #1
 8001f90:	4680      	mov	r8, r0
 8001f92:	e7f0      	b.n	8001f76 <_vfiprintf_r+0x1b6>
 8001f94:	ab03      	add	r3, sp, #12
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	4622      	mov	r2, r4
 8001f9a:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <_vfiprintf_r+0x228>)
 8001f9c:	a904      	add	r1, sp, #16
 8001f9e:	4630      	mov	r0, r6
 8001fa0:	f3af 8000 	nop.w
 8001fa4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001fa8:	4681      	mov	r9, r0
 8001faa:	d1d5      	bne.n	8001f58 <_vfiprintf_r+0x198>
 8001fac:	89a3      	ldrh	r3, [r4, #12]
 8001fae:	065b      	lsls	r3, r3, #25
 8001fb0:	f53f af7e 	bmi.w	8001eb0 <_vfiprintf_r+0xf0>
 8001fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001fb6:	e77d      	b.n	8001eb4 <_vfiprintf_r+0xf4>
 8001fb8:	ab03      	add	r3, sp, #12
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	4622      	mov	r2, r4
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <_vfiprintf_r+0x228>)
 8001fc0:	a904      	add	r1, sp, #16
 8001fc2:	4630      	mov	r0, r6
 8001fc4:	f000 f888 	bl	80020d8 <_printf_i>
 8001fc8:	e7ec      	b.n	8001fa4 <_vfiprintf_r+0x1e4>
 8001fca:	bf00      	nop
 8001fcc:	080023fc 	.word	0x080023fc
 8001fd0:	08002440 	.word	0x08002440
 8001fd4:	0800241c 	.word	0x0800241c
 8001fd8:	080023dc 	.word	0x080023dc
 8001fdc:	08002446 	.word	0x08002446
 8001fe0:	0800244a 	.word	0x0800244a
 8001fe4:	00000000 	.word	0x00000000
 8001fe8:	08001d9b 	.word	0x08001d9b

08001fec <_printf_common>:
 8001fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ff0:	4691      	mov	r9, r2
 8001ff2:	461f      	mov	r7, r3
 8001ff4:	688a      	ldr	r2, [r1, #8]
 8001ff6:	690b      	ldr	r3, [r1, #16]
 8001ff8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	bfb8      	it	lt
 8002000:	4613      	movlt	r3, r2
 8002002:	f8c9 3000 	str.w	r3, [r9]
 8002006:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800200a:	4606      	mov	r6, r0
 800200c:	460c      	mov	r4, r1
 800200e:	b112      	cbz	r2, 8002016 <_printf_common+0x2a>
 8002010:	3301      	adds	r3, #1
 8002012:	f8c9 3000 	str.w	r3, [r9]
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	0699      	lsls	r1, r3, #26
 800201a:	bf42      	ittt	mi
 800201c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002020:	3302      	addmi	r3, #2
 8002022:	f8c9 3000 	strmi.w	r3, [r9]
 8002026:	6825      	ldr	r5, [r4, #0]
 8002028:	f015 0506 	ands.w	r5, r5, #6
 800202c:	d107      	bne.n	800203e <_printf_common+0x52>
 800202e:	f104 0a19 	add.w	sl, r4, #25
 8002032:	68e3      	ldr	r3, [r4, #12]
 8002034:	f8d9 2000 	ldr.w	r2, [r9]
 8002038:	1a9b      	subs	r3, r3, r2
 800203a:	42ab      	cmp	r3, r5
 800203c:	dc28      	bgt.n	8002090 <_printf_common+0xa4>
 800203e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002042:	6822      	ldr	r2, [r4, #0]
 8002044:	3300      	adds	r3, #0
 8002046:	bf18      	it	ne
 8002048:	2301      	movne	r3, #1
 800204a:	0692      	lsls	r2, r2, #26
 800204c:	d42d      	bmi.n	80020aa <_printf_common+0xbe>
 800204e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002052:	4639      	mov	r1, r7
 8002054:	4630      	mov	r0, r6
 8002056:	47c0      	blx	r8
 8002058:	3001      	adds	r0, #1
 800205a:	d020      	beq.n	800209e <_printf_common+0xb2>
 800205c:	6823      	ldr	r3, [r4, #0]
 800205e:	68e5      	ldr	r5, [r4, #12]
 8002060:	f8d9 2000 	ldr.w	r2, [r9]
 8002064:	f003 0306 	and.w	r3, r3, #6
 8002068:	2b04      	cmp	r3, #4
 800206a:	bf08      	it	eq
 800206c:	1aad      	subeq	r5, r5, r2
 800206e:	68a3      	ldr	r3, [r4, #8]
 8002070:	6922      	ldr	r2, [r4, #16]
 8002072:	bf0c      	ite	eq
 8002074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002078:	2500      	movne	r5, #0
 800207a:	4293      	cmp	r3, r2
 800207c:	bfc4      	itt	gt
 800207e:	1a9b      	subgt	r3, r3, r2
 8002080:	18ed      	addgt	r5, r5, r3
 8002082:	f04f 0900 	mov.w	r9, #0
 8002086:	341a      	adds	r4, #26
 8002088:	454d      	cmp	r5, r9
 800208a:	d11a      	bne.n	80020c2 <_printf_common+0xd6>
 800208c:	2000      	movs	r0, #0
 800208e:	e008      	b.n	80020a2 <_printf_common+0xb6>
 8002090:	2301      	movs	r3, #1
 8002092:	4652      	mov	r2, sl
 8002094:	4639      	mov	r1, r7
 8002096:	4630      	mov	r0, r6
 8002098:	47c0      	blx	r8
 800209a:	3001      	adds	r0, #1
 800209c:	d103      	bne.n	80020a6 <_printf_common+0xba>
 800209e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020a6:	3501      	adds	r5, #1
 80020a8:	e7c3      	b.n	8002032 <_printf_common+0x46>
 80020aa:	18e1      	adds	r1, r4, r3
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	2030      	movs	r0, #48	; 0x30
 80020b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80020b4:	4422      	add	r2, r4
 80020b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80020ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80020be:	3302      	adds	r3, #2
 80020c0:	e7c5      	b.n	800204e <_printf_common+0x62>
 80020c2:	2301      	movs	r3, #1
 80020c4:	4622      	mov	r2, r4
 80020c6:	4639      	mov	r1, r7
 80020c8:	4630      	mov	r0, r6
 80020ca:	47c0      	blx	r8
 80020cc:	3001      	adds	r0, #1
 80020ce:	d0e6      	beq.n	800209e <_printf_common+0xb2>
 80020d0:	f109 0901 	add.w	r9, r9, #1
 80020d4:	e7d8      	b.n	8002088 <_printf_common+0x9c>
	...

080020d8 <_printf_i>:
 80020d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80020dc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80020e0:	460c      	mov	r4, r1
 80020e2:	7e09      	ldrb	r1, [r1, #24]
 80020e4:	b085      	sub	sp, #20
 80020e6:	296e      	cmp	r1, #110	; 0x6e
 80020e8:	4617      	mov	r7, r2
 80020ea:	4606      	mov	r6, r0
 80020ec:	4698      	mov	r8, r3
 80020ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80020f0:	f000 80b3 	beq.w	800225a <_printf_i+0x182>
 80020f4:	d822      	bhi.n	800213c <_printf_i+0x64>
 80020f6:	2963      	cmp	r1, #99	; 0x63
 80020f8:	d036      	beq.n	8002168 <_printf_i+0x90>
 80020fa:	d80a      	bhi.n	8002112 <_printf_i+0x3a>
 80020fc:	2900      	cmp	r1, #0
 80020fe:	f000 80b9 	beq.w	8002274 <_printf_i+0x19c>
 8002102:	2958      	cmp	r1, #88	; 0x58
 8002104:	f000 8083 	beq.w	800220e <_printf_i+0x136>
 8002108:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800210c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002110:	e032      	b.n	8002178 <_printf_i+0xa0>
 8002112:	2964      	cmp	r1, #100	; 0x64
 8002114:	d001      	beq.n	800211a <_printf_i+0x42>
 8002116:	2969      	cmp	r1, #105	; 0x69
 8002118:	d1f6      	bne.n	8002108 <_printf_i+0x30>
 800211a:	6820      	ldr	r0, [r4, #0]
 800211c:	6813      	ldr	r3, [r2, #0]
 800211e:	0605      	lsls	r5, r0, #24
 8002120:	f103 0104 	add.w	r1, r3, #4
 8002124:	d52a      	bpl.n	800217c <_printf_i+0xa4>
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6011      	str	r1, [r2, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	da03      	bge.n	8002136 <_printf_i+0x5e>
 800212e:	222d      	movs	r2, #45	; 0x2d
 8002130:	425b      	negs	r3, r3
 8002132:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002136:	486f      	ldr	r0, [pc, #444]	; (80022f4 <_printf_i+0x21c>)
 8002138:	220a      	movs	r2, #10
 800213a:	e039      	b.n	80021b0 <_printf_i+0xd8>
 800213c:	2973      	cmp	r1, #115	; 0x73
 800213e:	f000 809d 	beq.w	800227c <_printf_i+0x1a4>
 8002142:	d808      	bhi.n	8002156 <_printf_i+0x7e>
 8002144:	296f      	cmp	r1, #111	; 0x6f
 8002146:	d020      	beq.n	800218a <_printf_i+0xb2>
 8002148:	2970      	cmp	r1, #112	; 0x70
 800214a:	d1dd      	bne.n	8002108 <_printf_i+0x30>
 800214c:	6823      	ldr	r3, [r4, #0]
 800214e:	f043 0320 	orr.w	r3, r3, #32
 8002152:	6023      	str	r3, [r4, #0]
 8002154:	e003      	b.n	800215e <_printf_i+0x86>
 8002156:	2975      	cmp	r1, #117	; 0x75
 8002158:	d017      	beq.n	800218a <_printf_i+0xb2>
 800215a:	2978      	cmp	r1, #120	; 0x78
 800215c:	d1d4      	bne.n	8002108 <_printf_i+0x30>
 800215e:	2378      	movs	r3, #120	; 0x78
 8002160:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002164:	4864      	ldr	r0, [pc, #400]	; (80022f8 <_printf_i+0x220>)
 8002166:	e055      	b.n	8002214 <_printf_i+0x13c>
 8002168:	6813      	ldr	r3, [r2, #0]
 800216a:	1d19      	adds	r1, r3, #4
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6011      	str	r1, [r2, #0]
 8002170:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002174:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002178:	2301      	movs	r3, #1
 800217a:	e08c      	b.n	8002296 <_printf_i+0x1be>
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6011      	str	r1, [r2, #0]
 8002180:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002184:	bf18      	it	ne
 8002186:	b21b      	sxthne	r3, r3
 8002188:	e7cf      	b.n	800212a <_printf_i+0x52>
 800218a:	6813      	ldr	r3, [r2, #0]
 800218c:	6825      	ldr	r5, [r4, #0]
 800218e:	1d18      	adds	r0, r3, #4
 8002190:	6010      	str	r0, [r2, #0]
 8002192:	0628      	lsls	r0, r5, #24
 8002194:	d501      	bpl.n	800219a <_printf_i+0xc2>
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	e002      	b.n	80021a0 <_printf_i+0xc8>
 800219a:	0668      	lsls	r0, r5, #25
 800219c:	d5fb      	bpl.n	8002196 <_printf_i+0xbe>
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	4854      	ldr	r0, [pc, #336]	; (80022f4 <_printf_i+0x21c>)
 80021a2:	296f      	cmp	r1, #111	; 0x6f
 80021a4:	bf14      	ite	ne
 80021a6:	220a      	movne	r2, #10
 80021a8:	2208      	moveq	r2, #8
 80021aa:	2100      	movs	r1, #0
 80021ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80021b0:	6865      	ldr	r5, [r4, #4]
 80021b2:	60a5      	str	r5, [r4, #8]
 80021b4:	2d00      	cmp	r5, #0
 80021b6:	f2c0 8095 	blt.w	80022e4 <_printf_i+0x20c>
 80021ba:	6821      	ldr	r1, [r4, #0]
 80021bc:	f021 0104 	bic.w	r1, r1, #4
 80021c0:	6021      	str	r1, [r4, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d13d      	bne.n	8002242 <_printf_i+0x16a>
 80021c6:	2d00      	cmp	r5, #0
 80021c8:	f040 808e 	bne.w	80022e8 <_printf_i+0x210>
 80021cc:	4665      	mov	r5, ip
 80021ce:	2a08      	cmp	r2, #8
 80021d0:	d10b      	bne.n	80021ea <_printf_i+0x112>
 80021d2:	6823      	ldr	r3, [r4, #0]
 80021d4:	07db      	lsls	r3, r3, #31
 80021d6:	d508      	bpl.n	80021ea <_printf_i+0x112>
 80021d8:	6923      	ldr	r3, [r4, #16]
 80021da:	6862      	ldr	r2, [r4, #4]
 80021dc:	429a      	cmp	r2, r3
 80021de:	bfde      	ittt	le
 80021e0:	2330      	movle	r3, #48	; 0x30
 80021e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80021e6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80021ea:	ebac 0305 	sub.w	r3, ip, r5
 80021ee:	6123      	str	r3, [r4, #16]
 80021f0:	f8cd 8000 	str.w	r8, [sp]
 80021f4:	463b      	mov	r3, r7
 80021f6:	aa03      	add	r2, sp, #12
 80021f8:	4621      	mov	r1, r4
 80021fa:	4630      	mov	r0, r6
 80021fc:	f7ff fef6 	bl	8001fec <_printf_common>
 8002200:	3001      	adds	r0, #1
 8002202:	d14d      	bne.n	80022a0 <_printf_i+0x1c8>
 8002204:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002208:	b005      	add	sp, #20
 800220a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800220e:	4839      	ldr	r0, [pc, #228]	; (80022f4 <_printf_i+0x21c>)
 8002210:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002214:	6813      	ldr	r3, [r2, #0]
 8002216:	6821      	ldr	r1, [r4, #0]
 8002218:	1d1d      	adds	r5, r3, #4
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6015      	str	r5, [r2, #0]
 800221e:	060a      	lsls	r2, r1, #24
 8002220:	d50b      	bpl.n	800223a <_printf_i+0x162>
 8002222:	07ca      	lsls	r2, r1, #31
 8002224:	bf44      	itt	mi
 8002226:	f041 0120 	orrmi.w	r1, r1, #32
 800222a:	6021      	strmi	r1, [r4, #0]
 800222c:	b91b      	cbnz	r3, 8002236 <_printf_i+0x15e>
 800222e:	6822      	ldr	r2, [r4, #0]
 8002230:	f022 0220 	bic.w	r2, r2, #32
 8002234:	6022      	str	r2, [r4, #0]
 8002236:	2210      	movs	r2, #16
 8002238:	e7b7      	b.n	80021aa <_printf_i+0xd2>
 800223a:	064d      	lsls	r5, r1, #25
 800223c:	bf48      	it	mi
 800223e:	b29b      	uxthmi	r3, r3
 8002240:	e7ef      	b.n	8002222 <_printf_i+0x14a>
 8002242:	4665      	mov	r5, ip
 8002244:	fbb3 f1f2 	udiv	r1, r3, r2
 8002248:	fb02 3311 	mls	r3, r2, r1, r3
 800224c:	5cc3      	ldrb	r3, [r0, r3]
 800224e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002252:	460b      	mov	r3, r1
 8002254:	2900      	cmp	r1, #0
 8002256:	d1f5      	bne.n	8002244 <_printf_i+0x16c>
 8002258:	e7b9      	b.n	80021ce <_printf_i+0xf6>
 800225a:	6813      	ldr	r3, [r2, #0]
 800225c:	6825      	ldr	r5, [r4, #0]
 800225e:	6961      	ldr	r1, [r4, #20]
 8002260:	1d18      	adds	r0, r3, #4
 8002262:	6010      	str	r0, [r2, #0]
 8002264:	0628      	lsls	r0, r5, #24
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	d501      	bpl.n	800226e <_printf_i+0x196>
 800226a:	6019      	str	r1, [r3, #0]
 800226c:	e002      	b.n	8002274 <_printf_i+0x19c>
 800226e:	066a      	lsls	r2, r5, #25
 8002270:	d5fb      	bpl.n	800226a <_printf_i+0x192>
 8002272:	8019      	strh	r1, [r3, #0]
 8002274:	2300      	movs	r3, #0
 8002276:	6123      	str	r3, [r4, #16]
 8002278:	4665      	mov	r5, ip
 800227a:	e7b9      	b.n	80021f0 <_printf_i+0x118>
 800227c:	6813      	ldr	r3, [r2, #0]
 800227e:	1d19      	adds	r1, r3, #4
 8002280:	6011      	str	r1, [r2, #0]
 8002282:	681d      	ldr	r5, [r3, #0]
 8002284:	6862      	ldr	r2, [r4, #4]
 8002286:	2100      	movs	r1, #0
 8002288:	4628      	mov	r0, r5
 800228a:	f7fd ffc9 	bl	8000220 <memchr>
 800228e:	b108      	cbz	r0, 8002294 <_printf_i+0x1bc>
 8002290:	1b40      	subs	r0, r0, r5
 8002292:	6060      	str	r0, [r4, #4]
 8002294:	6863      	ldr	r3, [r4, #4]
 8002296:	6123      	str	r3, [r4, #16]
 8002298:	2300      	movs	r3, #0
 800229a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800229e:	e7a7      	b.n	80021f0 <_printf_i+0x118>
 80022a0:	6923      	ldr	r3, [r4, #16]
 80022a2:	462a      	mov	r2, r5
 80022a4:	4639      	mov	r1, r7
 80022a6:	4630      	mov	r0, r6
 80022a8:	47c0      	blx	r8
 80022aa:	3001      	adds	r0, #1
 80022ac:	d0aa      	beq.n	8002204 <_printf_i+0x12c>
 80022ae:	6823      	ldr	r3, [r4, #0]
 80022b0:	079b      	lsls	r3, r3, #30
 80022b2:	d413      	bmi.n	80022dc <_printf_i+0x204>
 80022b4:	68e0      	ldr	r0, [r4, #12]
 80022b6:	9b03      	ldr	r3, [sp, #12]
 80022b8:	4298      	cmp	r0, r3
 80022ba:	bfb8      	it	lt
 80022bc:	4618      	movlt	r0, r3
 80022be:	e7a3      	b.n	8002208 <_printf_i+0x130>
 80022c0:	2301      	movs	r3, #1
 80022c2:	464a      	mov	r2, r9
 80022c4:	4639      	mov	r1, r7
 80022c6:	4630      	mov	r0, r6
 80022c8:	47c0      	blx	r8
 80022ca:	3001      	adds	r0, #1
 80022cc:	d09a      	beq.n	8002204 <_printf_i+0x12c>
 80022ce:	3501      	adds	r5, #1
 80022d0:	68e3      	ldr	r3, [r4, #12]
 80022d2:	9a03      	ldr	r2, [sp, #12]
 80022d4:	1a9b      	subs	r3, r3, r2
 80022d6:	42ab      	cmp	r3, r5
 80022d8:	dcf2      	bgt.n	80022c0 <_printf_i+0x1e8>
 80022da:	e7eb      	b.n	80022b4 <_printf_i+0x1dc>
 80022dc:	2500      	movs	r5, #0
 80022de:	f104 0919 	add.w	r9, r4, #25
 80022e2:	e7f5      	b.n	80022d0 <_printf_i+0x1f8>
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1ac      	bne.n	8002242 <_printf_i+0x16a>
 80022e8:	7803      	ldrb	r3, [r0, #0]
 80022ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80022f2:	e76c      	b.n	80021ce <_printf_i+0xf6>
 80022f4:	08002451 	.word	0x08002451
 80022f8:	08002462 	.word	0x08002462

080022fc <_read_r>:
 80022fc:	b538      	push	{r3, r4, r5, lr}
 80022fe:	4c07      	ldr	r4, [pc, #28]	; (800231c <_read_r+0x20>)
 8002300:	4605      	mov	r5, r0
 8002302:	4608      	mov	r0, r1
 8002304:	4611      	mov	r1, r2
 8002306:	2200      	movs	r2, #0
 8002308:	6022      	str	r2, [r4, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	f7fe fe2c 	bl	8000f68 <_read>
 8002310:	1c43      	adds	r3, r0, #1
 8002312:	d102      	bne.n	800231a <_read_r+0x1e>
 8002314:	6823      	ldr	r3, [r4, #0]
 8002316:	b103      	cbz	r3, 800231a <_read_r+0x1e>
 8002318:	602b      	str	r3, [r5, #0]
 800231a:	bd38      	pop	{r3, r4, r5, pc}
 800231c:	20000148 	.word	0x20000148

08002320 <_fstat_r>:
 8002320:	b538      	push	{r3, r4, r5, lr}
 8002322:	4c07      	ldr	r4, [pc, #28]	; (8002340 <_fstat_r+0x20>)
 8002324:	2300      	movs	r3, #0
 8002326:	4605      	mov	r5, r0
 8002328:	4608      	mov	r0, r1
 800232a:	4611      	mov	r1, r2
 800232c:	6023      	str	r3, [r4, #0]
 800232e:	f7fe ff1e 	bl	800116e <_fstat>
 8002332:	1c43      	adds	r3, r0, #1
 8002334:	d102      	bne.n	800233c <_fstat_r+0x1c>
 8002336:	6823      	ldr	r3, [r4, #0]
 8002338:	b103      	cbz	r3, 800233c <_fstat_r+0x1c>
 800233a:	602b      	str	r3, [r5, #0]
 800233c:	bd38      	pop	{r3, r4, r5, pc}
 800233e:	bf00      	nop
 8002340:	20000148 	.word	0x20000148

08002344 <_isatty_r>:
 8002344:	b538      	push	{r3, r4, r5, lr}
 8002346:	4c06      	ldr	r4, [pc, #24]	; (8002360 <_isatty_r+0x1c>)
 8002348:	2300      	movs	r3, #0
 800234a:	4605      	mov	r5, r0
 800234c:	4608      	mov	r0, r1
 800234e:	6023      	str	r3, [r4, #0]
 8002350:	f7ff f872 	bl	8001438 <_isatty>
 8002354:	1c43      	adds	r3, r0, #1
 8002356:	d102      	bne.n	800235e <_isatty_r+0x1a>
 8002358:	6823      	ldr	r3, [r4, #0]
 800235a:	b103      	cbz	r3, 800235e <_isatty_r+0x1a>
 800235c:	602b      	str	r3, [r5, #0]
 800235e:	bd38      	pop	{r3, r4, r5, pc}
 8002360:	20000148 	.word	0x20000148

08002364 <_init>:
 8002364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002366:	bf00      	nop
 8002368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800236a:	bc08      	pop	{r3}
 800236c:	469e      	mov	lr, r3
 800236e:	4770      	bx	lr

08002370 <_fini>:
 8002370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002372:	bf00      	nop
 8002374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002376:	bc08      	pop	{r3}
 8002378:	469e      	mov	lr, r3
 800237a:	4770      	bx	lr
