vendor_name = ModelSim
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/andgate8Bits/andgate8bits.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/andgate8Bits/db/andgate8bits.cbx.xml
design_name = andgate8bits
instance = comp, \C[0]~output\, C[0]~output, andgate8bits, 1
instance = comp, \C[1]~output\, C[1]~output, andgate8bits, 1
instance = comp, \C[2]~output\, C[2]~output, andgate8bits, 1
instance = comp, \C[3]~output\, C[3]~output, andgate8bits, 1
instance = comp, \C[4]~output\, C[4]~output, andgate8bits, 1
instance = comp, \C[5]~output\, C[5]~output, andgate8bits, 1
instance = comp, \C[6]~output\, C[6]~output, andgate8bits, 1
instance = comp, \C[7]~output\, C[7]~output, andgate8bits, 1
instance = comp, \A[0]~input\, A[0]~input, andgate8bits, 1
instance = comp, \B[0]~input\, B[0]~input, andgate8bits, 1
instance = comp, \C~0\, C~0, andgate8bits, 1
instance = comp, \B[1]~input\, B[1]~input, andgate8bits, 1
instance = comp, \A[1]~input\, A[1]~input, andgate8bits, 1
instance = comp, \C~1\, C~1, andgate8bits, 1
instance = comp, \A[2]~input\, A[2]~input, andgate8bits, 1
instance = comp, \B[2]~input\, B[2]~input, andgate8bits, 1
instance = comp, \C~2\, C~2, andgate8bits, 1
instance = comp, \A[3]~input\, A[3]~input, andgate8bits, 1
instance = comp, \B[3]~input\, B[3]~input, andgate8bits, 1
instance = comp, \C~3\, C~3, andgate8bits, 1
instance = comp, \A[4]~input\, A[4]~input, andgate8bits, 1
instance = comp, \B[4]~input\, B[4]~input, andgate8bits, 1
instance = comp, \C~4\, C~4, andgate8bits, 1
instance = comp, \A[5]~input\, A[5]~input, andgate8bits, 1
instance = comp, \B[5]~input\, B[5]~input, andgate8bits, 1
instance = comp, \C~5\, C~5, andgate8bits, 1
instance = comp, \B[6]~input\, B[6]~input, andgate8bits, 1
instance = comp, \A[6]~input\, A[6]~input, andgate8bits, 1
instance = comp, \C~6\, C~6, andgate8bits, 1
instance = comp, \A[7]~input\, A[7]~input, andgate8bits, 1
instance = comp, \B[7]~input\, B[7]~input, andgate8bits, 1
instance = comp, \C~7\, C~7, andgate8bits, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, andgate8bits, 1
