// Seed: 446554713
module module_0;
  parameter id_1 = -1'b0;
  tri0 id_2;
  assign id_2 = id_1;
  logic id_3;
  ;
  assign id_2 = 1'b0;
  bit id_4;
  time [1 : -1] id_5;
  ;
  wire id_6;
  initial begin : LABEL_0
    id_4 <= 1;
    assign id_2 = -1'b0;
  end
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wor  id_2
);
  logic id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4
    , id_11,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    output logic id_9
);
  always id_9 = #1  (1'b0 - -1'b0 && id_3 != -1'b0) != id_8#(.id_2(1));
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
