

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_be'
================================================================
* Date:           Sat Mar 24 15:13:15 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.39|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  22529|  22529|  22529|  22529|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  22528|  22528|        11|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %out_r, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str94, [8 x i8]* @str94, [8 x i8]* @str94)

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @str93, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str93, [8 x i8]* @str93, [8 x i8]* @str93)

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %coefs, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.89ns
:7  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_1, %4 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_25 [1/1] 0.00ns
:4  br i1 %exitcond, label %5, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i12 %i to i64

ST_2: coefs_addr [1/1] 0.00ns
:1  %coefs_addr = getelementptr [2048 x i64]* %coefs, i64 0, i64 %tmp

ST_2: coefs_load [2/2] 2.39ns
:2  %coefs_load = load i64* %coefs_addr, align 8

ST_2: tmp_7 [1/1] 0.00ns
:23  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_2: icmp [1/1] 0.94ns
:24  %icmp = icmp eq i3 %tmp_7, 0

ST_2: stg_31 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: coefs_load [1/2] 2.39ns
:2  %coefs_load = load i64* %coefs_addr, align 8

ST_3: tmp_5 [1/1] 0.00ns
:3  %tmp_5 = trunc i64 %coefs_load to i32

ST_3: p_y_M_imag_V_read_assign [1/1] 0.00ns
:4  %p_y_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %coefs_load, i32 32, i32 63)

ST_3: input_xk1_read [1/1] 1.44ns
:5  %input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)

ST_3: tmp_6 [1/1] 0.00ns
:6  %tmp_6 = trunc i64 %input_xk1_read to i32

ST_3: p_x_M_imag_V_read_assign [1/1] 0.00ns
:7  %p_x_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)

ST_3: input_xk2_read [1/1] 1.44ns
:25  %input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)


 <State 4>: 1.54ns
ST_4: tmp_1 [1/1] 0.00ns
:8  %tmp_1 = sext i32 %tmp_5 to i63

ST_4: tmp_2 [1/1] 0.00ns
:9  %tmp_2 = sext i32 %tmp_6 to i63

ST_4: tmp_3 [1/1] 0.00ns
:10  %tmp_3 = sext i32 %p_y_M_imag_V_read_assign to i63

ST_4: tmp_4 [1/1] 0.00ns
:11  %tmp_4 = sext i32 %p_x_M_imag_V_read_assign to i63

ST_4: tmp1_i_cast [7/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_4: tmp_2_i_cast [7/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_4: tmp_i_cast [7/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_4: tmp_3_i_cast [7/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 5>: 1.54ns
ST_5: tmp1_i_cast [6/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_5: tmp_2_i_cast [6/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_5: tmp_i_cast [6/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_5: tmp_3_i_cast [6/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 6>: 1.54ns
ST_6: tmp1_i_cast [5/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_6: tmp_2_i_cast [5/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_6: tmp_i_cast [5/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_6: tmp_3_i_cast [5/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 7>: 1.54ns
ST_7: tmp1_i_cast [4/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_7: tmp_2_i_cast [4/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_7: tmp_i_cast [4/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_7: tmp_3_i_cast [4/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 8>: 1.54ns
ST_8: tmp1_i_cast [3/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_8: tmp_2_i_cast [3/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_8: tmp_i_cast [3/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_8: tmp_3_i_cast [3/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 9>: 1.54ns
ST_9: tmp1_i_cast [2/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_9: tmp_2_i_cast [2/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_9: tmp_i_cast [2/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_9: tmp_3_i_cast [2/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 10>: 1.54ns
ST_10: tmp1_i_cast [1/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_10: tmp_2_i_cast [1/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_10: tmp_i_cast [1/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_10: tmp_3_i_cast [1/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 11>: 2.08ns
ST_11: p_Val2_s [1/1] 2.08ns
:14  %p_Val2_s = sub i63 %tmp1_i_cast, %tmp_2_i_cast

ST_11: p_r_M_real_V [1/1] 0.00ns
:15  %p_r_M_real_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)

ST_11: p_Val2_1 [1/1] 2.08ns
:18  %p_Val2_1 = add i63 %tmp_i_cast, %tmp_3_i_cast

ST_11: p_r_M_imag_V [1/1] 0.00ns
:19  %p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_1, i32 31, i32 62)


 <State 12>: 2.39ns
ST_12: output_xk1_addr [1/1] 0.00ns
:20  %output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp

ST_12: output_xk1_M_imag_V_addr [1/1] 0.00ns
:21  %output_xk1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_r_M_imag_V, i32 %p_r_M_real_V)

ST_12: stg_77 [1/1] 2.39ns
:22  store i64 %output_xk1_M_imag_V_addr, i64* %output_xk1_addr, align 8

ST_12: stg_78 [1/1] 0.00ns
:26  br i1 %icmp, label %4, label %3

ST_12: stg_79 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %out_r, i64 %input_xk2_read)

ST_12: stg_80 [1/1] 0.00ns
:1  br label %4

ST_12: stg_81 [1/1] 0.00ns
:0  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coefs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x34917b0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x3592ef0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_xk2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x3353b60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x360ee90; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x32998d0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13                   (specinterface    ) [ 0000000000000]
stg_14                   (specinterface    ) [ 0000000000000]
stg_15                   (specinterface    ) [ 0000000000000]
stg_16                   (specmemcore      ) [ 0000000000000]
stg_17                   (specmemcore      ) [ 0000000000000]
stg_18                   (specinterface    ) [ 0000000000000]
stg_19                   (specinterface    ) [ 0000000000000]
stg_20                   (br               ) [ 0111111111111]
i                        (phi              ) [ 0010000000000]
exitcond                 (icmp             ) [ 0011111111111]
empty                    (speclooptripcount) [ 0000000000000]
i_1                      (add              ) [ 0111111111111]
stg_25                   (br               ) [ 0000000000000]
tmp                      (zext             ) [ 0001111111111]
coefs_addr               (getelementptr    ) [ 0001000000000]
tmp_7                    (partselect       ) [ 0000000000000]
icmp                     (icmp             ) [ 0001111111111]
stg_31                   (ret              ) [ 0000000000000]
coefs_load               (load             ) [ 0000000000000]
tmp_5                    (trunc            ) [ 0000100000000]
p_y_M_imag_V_read_assign (partselect       ) [ 0000100000000]
input_xk1_read           (read             ) [ 0000000000000]
tmp_6                    (trunc            ) [ 0000100000000]
p_x_M_imag_V_read_assign (partselect       ) [ 0000100000000]
input_xk2_read           (read             ) [ 0000111111111]
tmp_1                    (sext             ) [ 0000011111100]
tmp_2                    (sext             ) [ 0000011111100]
tmp_3                    (sext             ) [ 0000011111100]
tmp_4                    (sext             ) [ 0000011111100]
tmp1_i_cast              (mul              ) [ 0000000000010]
tmp_2_i_cast             (mul              ) [ 0000000000010]
tmp_i_cast               (mul              ) [ 0000000000010]
tmp_3_i_cast             (mul              ) [ 0000000000010]
p_Val2_s                 (sub              ) [ 0000000000000]
p_r_M_real_V             (partselect       ) [ 0000000000001]
p_Val2_1                 (add              ) [ 0000000000000]
p_r_M_imag_V             (partselect       ) [ 0000000000001]
output_xk1_addr          (getelementptr    ) [ 0000000000000]
output_xk1_M_imag_V_addr (bitconcatenate   ) [ 0000000000000]
stg_77                   (store            ) [ 0000000000000]
stg_78                   (br               ) [ 0000000000000]
stg_79                   (write            ) [ 0000000000000]
stg_80                   (br               ) [ 0000000000000]
stg_81                   (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coefs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_xk1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_xk2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_xk1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xk1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str94"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str93"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="input_xk1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk1_read/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_xk2_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk2_read/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="stg_79_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="64" slack="9"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_79/12 "/>
</bind>
</comp>

<comp id="89" class="1004" name="coefs_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefs_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coefs_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="output_xk1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="10"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_xk1_addr/12 "/>
</bind>
</comp>

<comp id="108" class="1004" name="stg_77_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/12 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="1"/>
<pin id="115" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exitcond_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="12" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="5" slack="0"/>
<pin id="147" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_y_M_imag_V_read_assign_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_y_M_imag_V_read_assign/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_x_M_imag_V_read_assign_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="0" index="3" bw="7" slack="0"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_x_M_imag_V_read_assign/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_i_cast/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_i_cast/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i_cast/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Val2_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="63" slack="1"/>
<pin id="224" dir="0" index="1" bw="63" slack="1"/>
<pin id="225" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_r_M_real_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="63" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_real_V/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_Val2_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="63" slack="1"/>
<pin id="238" dir="0" index="1" bw="63" slack="1"/>
<pin id="239" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_r_M_imag_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="63" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="7" slack="0"/>
<pin id="245" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_imag_V/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="output_xk1_M_imag_V_addr_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="0" index="2" bw="32" slack="1"/>
<pin id="254" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xk1_M_imag_V_addr/12 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="10"/>
<pin id="267" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="270" class="1005" name="coefs_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="1"/>
<pin id="272" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="coefs_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="10"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_5_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_y_M_imag_V_read_assign_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_imag_V_read_assign "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_6_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_x_M_imag_V_read_assign_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_V_read_assign "/>
</bind>
</comp>

<comp id="299" class="1005" name="input_xk2_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="9"/>
<pin id="301" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="input_xk2_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="63" slack="1"/>
<pin id="306" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_2_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="63" slack="1"/>
<pin id="312" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="63" slack="1"/>
<pin id="318" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_4_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="63" slack="1"/>
<pin id="324" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp1_i_cast_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="63" slack="1"/>
<pin id="330" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_i_cast "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_2_i_cast_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="63" slack="1"/>
<pin id="335" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_cast "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_i_cast_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="63" slack="1"/>
<pin id="340" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_3_i_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="63" slack="1"/>
<pin id="345" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="p_r_M_real_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_r_M_imag_V_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="58" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="58" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="117" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="117" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="117" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="117" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="96" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="96" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="70" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="202"><net_src comp="186" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="189" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="192" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="192" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="189" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="186" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="195" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="250" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="263"><net_src comp="131" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="268"><net_src comp="137" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="273"><net_src comp="89" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="278"><net_src comp="152" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="158" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="287"><net_src comp="162" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="292"><net_src comp="172" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="297"><net_src comp="176" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="302"><net_src comp="76" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="307"><net_src comp="186" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="313"><net_src comp="189" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="319"><net_src comp="192" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="325"><net_src comp="195" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="331"><net_src comp="198" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="336"><net_src comp="204" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="341"><net_src comp="210" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="346"><net_src comp="216" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="351"><net_src comp="226" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="356"><net_src comp="240" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {12 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_25 : 2
		tmp : 1
		coefs_addr : 2
		coefs_load : 3
		tmp_7 : 1
		icmp : 2
	State 3
		tmp_5 : 1
		p_y_M_imag_V_read_assign : 1
	State 4
		tmp1_i_cast : 1
		tmp_2_i_cast : 1
		tmp_i_cast : 1
		tmp_3_i_cast : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_r_M_real_V : 1
		p_r_M_imag_V : 1
	State 12
		stg_77 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    add   |            i_1_fu_131           |    0    |    0    |    12   |
|          |         p_Val2_1_fu_236         |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|    sub   |         p_Val2_s_fu_222         |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_198           |    4    |    0    |    0    |
|    mul   |            grp_fu_204           |    4    |    0    |    0    |
|          |            grp_fu_210           |    4    |    0    |    0    |
|          |            grp_fu_216           |    4    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         exitcond_fu_125         |    0    |    0    |    12   |
|          |           icmp_fu_152           |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |    input_xk1_read_read_fu_70    |    0    |    0    |    0    |
|          |    input_xk2_read_read_fu_76    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |        stg_79_write_fu_82       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |            tmp_fu_137           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_7_fu_142          |    0    |    0    |    0    |
|          | p_y_M_imag_V_read_assign_fu_162 |    0    |    0    |    0    |
|partselect| p_x_M_imag_V_read_assign_fu_176 |    0    |    0    |    0    |
|          |       p_r_M_real_V_fu_226       |    0    |    0    |    0    |
|          |       p_r_M_imag_V_fu_240       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |           tmp_5_fu_158          |    0    |    0    |    0    |
|          |           tmp_6_fu_172          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_1_fu_186          |    0    |    0    |    0    |
|   sext   |           tmp_2_fu_189          |    0    |    0    |    0    |
|          |           tmp_3_fu_192          |    0    |    0    |    0    |
|          |           tmp_4_fu_195          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate| output_xk1_M_imag_V_addr_fu_250 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    16   |    0    |   152   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       coefs_addr_reg_270       |   11   |
|           i_1_reg_260          |   12   |
|            i_reg_113           |   12   |
|          icmp_reg_275          |    1   |
|     input_xk2_read_reg_299     |   64   |
|      p_r_M_imag_V_reg_353      |   32   |
|      p_r_M_real_V_reg_348      |   32   |
|p_x_M_imag_V_read_assign_reg_294|   32   |
|p_y_M_imag_V_read_assign_reg_284|   32   |
|       tmp1_i_cast_reg_328      |   63   |
|          tmp_1_reg_304         |   63   |
|      tmp_2_i_cast_reg_333      |   63   |
|          tmp_2_reg_310         |   63   |
|      tmp_3_i_cast_reg_343      |   63   |
|          tmp_3_reg_316         |   63   |
|          tmp_4_reg_322         |   63   |
|          tmp_5_reg_279         |   32   |
|          tmp_6_reg_289         |   32   |
|       tmp_i_cast_reg_338       |   63   |
|           tmp_reg_265          |   64   |
+--------------------------------+--------+
|              Total             |   860  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   2  |  11  |   22   ||    11   |
|    grp_fu_198    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_198    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_204    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_204    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_210    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_210    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_216    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_216    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   534  ||  8.028  ||   267   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   267  |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    8   |   860  |   419  |
+-----------+--------+--------+--------+--------+
