{
	"cts__timing__setup__tns__pre_repair": -37.5349,
	"cts__timing__setup__ws__pre_repair": -0.392225,
	"cts__clock__skew__setup__pre_repair": 0.0188621,
	"cts__clock__skew__hold__pre_repair": 0.0188621,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.380311,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.052904,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 160,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.179684,
	"cts__power__switching__total__pre_repair": 0.201029,
	"cts__power__leakage__total__pre_repair": 0.000553174,
	"cts__power__total__pre_repair": 0.381266,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 62612.4,
	"cts__design__core__area__pre_repair": 52785,
	"cts__design__instance__count__pre_repair": 14259,
	"cts__design__instance__area__pre_repair": 21579.8,
	"cts__design__instance__count__stdcell__pre_repair": 14259,
	"cts__design__instance__area__stdcell__pre_repair": 21579.8,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.408824,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.408824,
	"cts__timing__setup__tns__post_repair": -37.5349,
	"cts__timing__setup__ws__post_repair": -0.392225,
	"cts__clock__skew__setup__post_repair": 0.0188621,
	"cts__clock__skew__hold__post_repair": 0.0188621,
	"cts__timing__drv__max_slew_limit__post_repair": 0.380311,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.052904,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 160,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.179684,
	"cts__power__switching__total__post_repair": 0.201029,
	"cts__power__leakage__total__post_repair": 0.000553174,
	"cts__power__total__post_repair": 0.381266,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 62612.4,
	"cts__design__core__area__post_repair": 52785,
	"cts__design__instance__count__post_repair": 14259,
	"cts__design__instance__area__post_repair": 21579.8,
	"cts__design__instance__count__stdcell__post_repair": 14259,
	"cts__design__instance__area__stdcell__post_repair": 21579.8,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.408824,
	"cts__design__instance__utilization__stdcell__post_repair": 0.408824,
	"cts__design__instance__displacement__total": 129.607,
	"cts__design__instance__displacement__mean": 0.009,
	"cts__design__instance__displacement__max": 2.54,
	"cts__route__wirelength__estimated": 172797,
	"cts__design__instance__count__setup_buffer": 1030,
	"cts__design__instance__count__hold_buffer": 1,
	"cts__design__instance__displacement__total": 5217.77,
	"cts__design__instance__displacement__mean": 0.3365,
	"cts__design__instance__displacement__max": 9.4,
	"cts__route__wirelength__estimated": 203046,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -5.00035,
	"cts__timing__setup__ws": -0.132798,
	"cts__clock__skew__setup": 0.0204924,
	"cts__clock__skew__hold": 0.0204924,
	"cts__timing__drv__max_slew_limit": 0.313813,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0773136,
	"cts__timing__drv__max_cap": 4,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 120,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.18717,
	"cts__power__switching__total": 0.188384,
	"cts__power__leakage__total": 0.000649698,
	"cts__power__total": 0.376204,
	"cts__design__io": 388,
	"cts__design__die__area": 62612.4,
	"cts__design__core__area": 52785,
	"cts__design__instance__count": 15503,
	"cts__design__instance__area": 24133.9,
	"cts__design__instance__count__stdcell": 15503,
	"cts__design__instance__area__stdcell": 24133.9,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.457211,
	"cts__design__instance__utilization__stdcell": 0.457211
}