---
layout: page
permalink: /repositories/
title: Experience
description:
nav: true
nav_order: 4
---

## Education

<div class="card mt-3">
  <div class="p-3">
    <div class="row">
      <div class="col-sm-2">
        <img src="/assets/img/usc_logo.png" class="img-fluid" alt="USC">
      </div>
      <div class="col-sm-10">
        <h5 class="font-weight-bold">Ph.D. in Electrical and Computer Engineering</h5>
        <h6 class="font-italic">University of Southern California (USC), Los Angeles, CA</h6>
        <h6 class="font-italic text-muted">August 2025 - Present</h6>
        <ul>
          <li>Advisor: Professor Sungkyu Lim</li>
          <li>Research Focus: EDA for 2.5D/3D IC Design, ML for EDA</li>
        </ul>
      </div>
    </div>
  </div>
</div>

<div class="card mt-3">
  <div class="p-3">
    <div class="row">
      <div class="col-sm-2">
        <img src="/assets/img/yonsei_logo.png" class="img-fluid" alt="Yonsei">
      </div>
      <div class="col-sm-10">
        <h5 class="font-weight-bold">Bachelor of Science in Electrical and Electronic Engineering</h5>
        <h6 class="font-italic">Yonsei University, Seoul, South Korea</h6>
        <h6 class="font-italic text-muted">March 2019 - August 2025</h6>
        <ul>
          <li>GPA: 3.83/4.0, Major GPA: 3.92/4.0</li>
        </ul>
      </div>
    </div>
  </div>
</div>

---

## Work Experience

<div class="card mt-3">
  <div class="p-3">
    <div class="row">
      <div class="col-sm-2">
        <img src="/assets/img/usc_logo.png" class="img-fluid" alt="USC">
      </div>
      <div class="col-sm-10">
        <h5 class="font-weight-bold">Graduate Research Assistant</h5>
        <h6 class="font-italic">University of Southern California (USC)</h6>
        <h6 class="font-italic text-muted">August 2025 - Present</h6>
        <ul>
          <li>Research on EDA for 2.5D/3D IC design and machine learning for EDA</li>
          <li>Advisor: Professor Sungkyu Lim</li>
        </ul>
      </div>
    </div>
  </div>
</div>

<div class="card mt-3">
  <div class="p-3">
    <div class="row">
      <div class="col-sm-2">
        <img src="/assets/img/samsung_logo.png" class="img-fluid" alt="Samsung">
      </div>
      <div class="col-sm-10">
        <h5 class="font-weight-bold">Intern, Controller Development</h5>
        <h6 class="font-italic">Samsung Memory Division, Hwaseong, South Korea</h6>
        <h6 class="font-italic text-muted">May 2024 - August 2024</h6>
        <ul>
          <li>Team: Signal Processing Task Group, Algorithm Part</li>
          <li>Project: AI Storage Solution - Near-Data Processing for SSD-Based Information Retrieval</li>
          <li>Implemented FPGA-based IVF+PQ hardware IP with HLS, demonstrating 20x acceleration vs CPU</li>
          <li>Modeled hardware accelerator for metadata filtering with prefetching mechanism</li>
        </ul>
      </div>
    </div>
  </div>
</div>

<div class="card mt-3">
  <div class="p-3">
    <div class="row">
      <div class="col-sm-2">
        <img src="/assets/img/yonsei_logo.png" class="img-fluid" alt="Yonsei">
      </div>
      <div class="col-sm-10">
        <h5 class="font-weight-bold">Undergraduate Research Assistant</h5>
        <h6 class="font-italic">Yonsei University, Department of System Semiconductor Engineering</h6>
        <h6 class="font-italic text-muted">September 2024 - August 2025</h6>
        <ul>
          <li>Advisor: Professor Jaeyong Chung</li>
          <li>Lab: Hardware-AI Convergence (HAI) Laboratory</li>
          <li>Designed RISC-V processor with custom ISA framework for undergraduate digital design curriculum</li>
          <li>Developed standardized interface protocol for seamless integration of accelerators with modular architecture</li>
          <li>Developing Chisel-based reconfigurable computing array for OpenGeMM acceleration</li>
        </ul>
      </div>
    </div>
  </div>
</div>

<div class="card mt-3">
  <div class="p-3">
    <div class="row">
      <div class="col-sm-2">
        <img src="/assets/img/yonsei_logo.png" class="img-fluid" alt="Yonsei">
      </div>
      <div class="col-sm-10">
        <h5 class="font-weight-bold">Undergraduate Research Assistant</h5>
        <h6 class="font-italic">Yonsei University, Department of Electrical and Electronic Engineering</h6>
        <h6 class="font-italic text-muted">August 2023 - August 2024</h6>
        <ul>
          <li>Advisor: Professor Woo-Young Choi</li>
          <li>Lab: High-Speed Circuits & System Laboratory</li>
          <li>Developed FPGA-based digital control systems for Silicon Micro Ring Modulators</li>
          <li>Designed matrix-based algorithm to solve thermal crosstalk, improving control accuracy from 70% to 90%</li>
          <li>Designed PIC device models and AI training simulations using Python/MATLAB</li>
        </ul>
      </div>
    </div>
  </div>
</div>

---

## Awards

- **IPESK Next Generation Engineer Award** (November 2024)
- **Semiconductor Track Merit-Based & Academic Excellence Fellowship** - Samsung Display & LG Display (2023-2024)
- **Merit-based Scholarship** - Yonsei University (2019-2024)
