
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001240                       # Number of seconds simulated
sim_ticks                                  1239736000                       # Number of ticks simulated
final_tick                                 1239736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90268                       # Simulator instruction rate (inst/s)
host_op_rate                                   171299                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108113068                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707936                       # Number of bytes of host memory used
host_seconds                                    11.47                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          108416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              143872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       108416                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         108416                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1694                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2248                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           87450877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           28599637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              116050514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      87450877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          87450877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          87450877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          28599637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             116050514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1694.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       554.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4623                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2248                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  143872                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   143872                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                109                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                89                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1239644500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2248                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1661                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      494                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       80                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          552                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     256.811594                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    161.009558                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.825122                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           218     39.49%     39.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          148     26.81%     66.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           51      9.24%     75.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           39      7.07%     82.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           29      5.25%     87.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      2.36%     90.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      3.08%     93.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.63%     94.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      5.07%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           552                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       108416                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 87450876.638252019882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 28599637.342143811285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1694                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          554                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     63257000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     34518000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37341.79                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     62306.86                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      55625000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 97775000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11240000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24744.22                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43494.22                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        116.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     116.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.91                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.91                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1688                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.09                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      551443.28                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.09                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2370480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1237170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10045980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23297040                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2037600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        122299200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         48856800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         196277220                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               441455970                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             356.088691                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1183071250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3852500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       14820000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     787910500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    127230250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37730000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    268192750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1627920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    857670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6004740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24193080                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4653120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        234870780                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        125605440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          96895140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               565478280                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             456.127982                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1174333750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9490000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       29900000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     332206000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    327092250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25964000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    515083750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  370179                       # Number of BP lookups
system.cpu.branchPred.condPredicted            370179                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             61322                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               218590                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  146269                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              26727                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          218590                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              73775                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           144815                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        32911                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      400749                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      305609                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1992                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           387                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      345427                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           295                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2479473                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             199081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1900645                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      370179                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             220044                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2126744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  123816                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1318                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    345255                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1888                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2389178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.575179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.767874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   412471     17.26%     17.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   190031      7.95%     25.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1786676     74.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2389178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149297                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.766552                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   317662                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                165933                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1785587                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 58088                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  61908                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3360226                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                214166                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  61908                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   518253                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   52602                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1663                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1638383                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                116369                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3141699                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                105106                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    36                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  20019                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  66308                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1109                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2850216                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7444841                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5498030                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4765                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1099669                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     86306                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               544131                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              353604                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             60094                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18830                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2924686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 598                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2440210                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             35711                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          960992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1492921                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            582                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2389178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.021360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.891753                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              924993     38.72%     38.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              488160     20.43%     59.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              976025     40.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2389178                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    501      0.23%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.01%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.01%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 136512     63.66%     63.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 77376     36.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             12899      0.53%      0.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1681039     68.89%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1549      0.06%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  781      0.03%     69.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  291      0.01%     69.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 284      0.01%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               425593     17.44%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              315789     12.94%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1345      0.06%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            564      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2440210                       # Type of FU issued
system.cpu.iq.rate                           0.984165                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      214441                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.087878                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7512441                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3881184                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2239463                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7309                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5676                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2699                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2637908                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3844                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           145338                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       204868                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          851                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          596                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        63364                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          104                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  61908                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   26726                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3966                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2925284                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             67826                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                544131                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               353604                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                233                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     50                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3855                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            596                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          27885                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        37393                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                65278                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2286710                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                400514                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            153500                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       706062                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   200007                       # Number of branches executed
system.cpu.iew.exec_stores                     305548                       # Number of stores executed
system.cpu.iew.exec_rate                     0.922256                       # Inst execution rate
system.cpu.iew.wb_sent                        2257758                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2242162                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1524908                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2648948                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.904290                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.575666                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          851791                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             61420                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2303982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.852564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.917684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1165029     50.57%     50.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       313615     13.61%     64.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       825338     35.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2303982                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                825338                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4294726                       # The number of ROB reads
system.cpu.rob.rob_writes                     5717403                       # The number of ROB writes
system.cpu.timesIdled                            1037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           90295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.395374                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.395374                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.417471                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.417471                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3966251                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1715536                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3295                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1910                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    333071                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   311749                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1065673                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           443.415117                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              543466                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               579                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            938.628670                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   443.415117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.866045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.866045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4349507                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4349507                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       252945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          252945                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       289934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         289934                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       542879                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           542879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       542879                       # number of overall hits
system.cpu.dcache.overall_hits::total          542879                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          347                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          347                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          737                       # number of overall misses
system.cpu.dcache.overall_misses::total           737                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29629000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43720500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43720500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     73349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73349500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73349500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       253335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       253335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       543616                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       543616                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       543616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       543616                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001539                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001195                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001356                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001356                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001356                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001356                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75971.794872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75971.794872                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 125995.677233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 125995.677233                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99524.423338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99524.423338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99524.423338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99524.423338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          495                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.dcache.writebacks::total                51                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          347                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          347                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          585                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     43373499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43373499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     62393999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     62393999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     62393999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     62393999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001076                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79918.067227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79918.067227                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 124995.674352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 124995.674352                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106656.408547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106656.408547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106656.408547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106656.408547                       # average overall mshr miss latency
system.cpu.dcache.replacements                     94                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.637177                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              344720                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3933                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.648106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.637177                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2765973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2765973                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       340787                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          340787                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       340787                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           340787                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       340787                       # number of overall hits
system.cpu.icache.overall_hits::total          340787                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4468                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4468                       # number of overall misses
system.cpu.icache.overall_misses::total          4468                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200047500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200047500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    200047500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200047500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200047500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200047500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       345255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       345255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       345255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       345255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       345255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       345255                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012941                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012941                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012941                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012941                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012941                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012941                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44773.388541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44773.388541                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44773.388541                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44773.388541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44773.388541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44773.388541                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          534                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          534                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          534                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          534                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3934                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3934                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3934                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3934                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3934                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    173229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    173229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    173229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    173229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    173229000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    173229000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011394                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011394                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011394                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011394                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44033.807829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44033.807829                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44033.807829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44033.807829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44033.807829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44033.807829                       # average overall mshr miss latency
system.cpu.icache.replacements                   3415                       # number of replacements
system.l2bus.snoop_filter.tot_requests           8028                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4171                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            51                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3462                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                341                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               341                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4172                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11276                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1258                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   12534                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       251328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   291648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                10                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4523                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.017245                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.130198                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4445     98.28%     98.28% # Request fanout histogram
system.l2bus.snoop_fanout::1                       78      1.72%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4523                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4116499                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             9832500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1447999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1871.372835                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   4557                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2248                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.027135                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1389.288719                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   482.084116                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.339182                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.117696                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.456878                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2244                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1949                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.547852                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                38712                       # Number of tag accesses
system.l2cache.tags.data_accesses               38712                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks           51                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           51                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2233                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2257                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2233                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2258                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2233                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             25                       # number of overall hits
system.l2cache.overall_hits::total               2258                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          340                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            340                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1695                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          214                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1909                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1695                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           554                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2249                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1695                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          554                       # number of overall misses
system.l2cache.overall_misses::total             2249                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     42815500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     42815500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    144929000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18404000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    163333000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    144929000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     61219500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    206148500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    144929000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     61219500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    206148500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          341                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          341                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3928                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          238                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4166                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         3928                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          579                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4507                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3928                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          579                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4507                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.997067                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.997067                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.431517                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.899160                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.458233                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.431517                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.956822                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.499002                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.431517                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.956822                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.499002                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 125927.941176                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 125927.941176                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85503.834808                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        86000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85559.455212                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85503.834808                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 110504.512635                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 91662.294353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85503.834808                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 110504.512635                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 91662.294353                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          340                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1695                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          214                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1909                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1695                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          554                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2249                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1695                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2249                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     42135500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42135500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    141541000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17976000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    159517000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    141541000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     60111500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    201652500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    141541000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     60111500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    201652500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.997067                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.997067                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.431517                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.899160                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.458233                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.431517                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.956822                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.499002                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.431517                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.956822                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.499002                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 123927.941176                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 123927.941176                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83505.014749                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        84000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83560.502881                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83505.014749                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 108504.512635                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89663.183637                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83505.014749                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 108504.512635                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89663.183637                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2252                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1908                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                340                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               340                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1908                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4500                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       143872                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2248                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2248    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2248                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1126000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5620000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1872.879507                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2248                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2248                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1389.978276                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   482.901231                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.042419                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014737                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.057156                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2248                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1953                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.068604                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38216                       # Number of tag accesses
system.l3cache.tags.data_accesses               38216                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          340                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            340                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1694                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          214                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1908                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1694                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           554                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2248                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1694                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          554                       # number of overall misses
system.l3cache.overall_misses::total             2248                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39075500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39075500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    126295000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16050000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    142345000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    126295000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     55125500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    181420500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    126295000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     55125500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    181420500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          340                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          340                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1694                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1908                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1694                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          554                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2248                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1694                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          554                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2248                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 114927.941176                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 114927.941176                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74554.309327                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data        75000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74604.297694                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74554.309327                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 99504.512635                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80703.069395                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74554.309327                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 99504.512635                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80703.069395                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          340                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          340                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1694                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          214                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1908                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1694                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          554                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2248                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1694                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          554                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2248                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38395500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38395500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122907000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15622000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138529000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    122907000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     54017500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    176924500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    122907000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     54017500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    176924500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 112927.941176                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 112927.941176                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72554.309327                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        73000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72604.297694                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72554.309327                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 97504.512635                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78703.069395                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72554.309327                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 97504.512635                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78703.069395                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1239736000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1908                       # Transaction distribution
system.membus.trans_dist::ReadExReq               340                       # Transaction distribution
system.membus.trans_dist::ReadExResp              340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1908                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       143872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       143872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  143872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2248                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6089500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
