// Seed: 108378408
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  module_2();
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    output wand id_6
);
  module_0(
      id_3, id_5, id_5, id_2
  );
endmodule
module module_2;
  wire id_1, id_2, id_3, id_4, id_5 = 1;
  module_3(
      id_4
  );
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  if (id_1) assign id_2 = id_1;
  else id_3(id_2, 1, 1, id_2);
endmodule
