#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../../cmucal.h"
enum qch_id {
    APBIF_GPIO_ALIVE_QCH = QCH_TYPE,
    APBIF_INTCOMB_VGPIO2AP_QCH,
    APBIF_INTCOMB_VGPIO2APM_QCH,
    APBIF_INTCOMB_VGPIO2APM_1_QCH,
    APBIF_INTCOMB_VGPIO2AP_1_QCH,
    APBIF_INTCOMB_VGPIO2PMU_QCH,
    APBIF_INTCOMB_VGPIO2PMU_1_QCH,
    APBIF_PMU_ALIVE_QCH,
    APM_DTA_QCH_APB,
    ASM_ISRAMC_QCH,
    ASYNCAHB_MI_ASM_QCH,
    AsyncInterrupt_ASM_QCH_AsyncInterrupt_ASM,
    BAAW_ASM_QCH,
    CLKMON_QCH,
    CMU_ALIVE_QCH,
    DBGCORE_UART_QCH,
    D_TZPC_ALIVE_QCH,
    ECU_ALIVE_QCH,
    GREBEINTEGRATION0_QCH_S_DBG,
    GREBEINTEGRATION0_QCH_S_GREBE,
    GREBEINTEGRATION1_QCH_S_DBG,
    GREBEINTEGRATION1_QCH_S_GREBE,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    INTMEM_QCH,
    LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
    LH_AXI_MI_IP_ASYNC_ALIVE_QCH,
    LH_AXI_SI_ID_ASYNC_ALIVE_QCH,
    LH_AXI_SI_IP_ALIVE_QCH,
    LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH,
    MAILBOX_APM0_APM1_QCH,
    MAILBOX_APM_AP_QCH,
    MAILBOX_APM_ASM_QCH,
    MAILBOX_APM_AUD_QCH,
    MAILBOX_APM_CHUB_QCH,
    MAILBOX_APM_CP_QCH,
    MAILBOX_APM_CP_1_QCH,
    MAILBOX_APM_GNSS_QCH,
    MAILBOX_APM_VTS_QCH,
    MAILBOX_AP_ASM_QCH,
    MAILBOX_AP_CHUB_QCH,
    MAILBOX_AP_CP_QCH,
    MAILBOX_AP_CP_S_QCH,
    MAILBOX_AP_DBGCORE_QCH,
    MAILBOX_AP_GNSS_QCH,
    MAILBOX_ASM_APM1_QCH,
    MAILBOX_ASM_CP_QCH,
    MAILBOX_CP_CHUB_QCH,
    MAILBOX_CP_GNSS_QCH,
    MAILBOX_GNSS_CHUB_QCH,
    MAILBOX_SHARED_SRAM_QCH,
    MCT_ALIVE_QCH,
    PMU_QCH_PMU,
    QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,
    QCH_ADAPTER_XIU_D_ALIVE_QCH,
    QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH,
    QCH_ADAPTER_XIU_P_ALIVE_QCH,
    QCH_ADAPTER_XIU_P_APM_QCH,
    RSTnSYNC_CLK_ALIVE_APM0_QCH,
    RSTnSYNC_CLK_ALIVE_APM1_QCH,
    RSTnSYNC_CLK_ALIVE_ASM_QCH,
    S2PC_ALIVE_QCH,
    SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,
    SLH_AXI_MI_LD_GNSS_ALIVE_QCH,
    SLH_AXI_MI_LP_MODEM_ALIVE_QCH,
    SLH_AXI_MI_LP_UNPU_ALIVE_QCH,
    SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,
    SLH_AXI_SI_LP_ALIVE_CMGP_QCH,
    SLH_AXI_SI_LP_ALIVE_UNPU_QCH,
    SPC_ALIVE_QCH,
    SYSREG_ALIVE_QCH,
    TIMER_ASM_QCH,
    VGEN_LITE_ALIVE_QCH,
    WDT_APM0_QCH,
    WDT_APM1_QCH,
    WDT_ASM_QCH,
    YAMIN_MCU_ASM_QCH_CLKIN,
    YAMIN_MCU_ASM_QCH_DBGCLK,
    LH_AXI_MI_ID_ASYNC_ALIVE_QCH,
    LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH,
    LH_AXI_SI_D_ALIVE_QCH,
    LH_AXI_SI_IP_ASYNC_ALIVE_QCH,
    SLH_AXI_MI_P_ALIVE_QCH,
    SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH,
    ASYNCAHB_MI_APM0_QCH,
    ASYNCAHB_MI_APM1_QCH,
    RTC_0_QCH,
    RTC_1_QCH,
    RTC_S_QCH,
    SPMI_MASTER_PMIC_QCH_P,
    SPMI_MASTER_PMIC_QCH_S,
    SPMI_MASTER_PMIC_1_QCH_P,
    SPMI_MASTER_PMIC_1_QCH_S,
    MIPI_PHY_LINK_WRAP_QCH_UFD,
    SLH_AST_SI_OTF_CSIS_UFD_QCH,
    CMU_AOCCSIS_QCH,
    D_TZPC_AOCCSIS_QCH,
    LH_AXI_MI_IP_P0P1_CSIS_QCH,
    MIPI_PHY_LINK_WRAP_QCH_CSIS0,
    MIPI_PHY_LINK_WRAP_QCH_CSIS1,
    MIPI_PHY_LINK_WRAP_QCH_CSIS2,
    MIPI_PHY_LINK_WRAP_QCH_CSIS3,
    MIPI_PHY_LINK_WRAP_QCH_CSIS4,
    MIPI_PHY_LINK_WRAP_QCH_CSIS5,
    MIPI_PHY_LINK_WRAP_QCH_CSIS6,
    SLH_AXI_MI_LP_UFD_CSIS_QCH,
    SYSREG_AOCCSIS_QCH,
    ABOX_QCH_CNT,
    ABOX_QCH_CCLK_ASB,
    ABOX_QCH_CCLK_ACP,
    ABOX_QCH_CPU0,
    ABOX_QCH_CPU1,
    ABOX_QCH_CPU2,
    ABOX_QCH_L2,
    ABOX_QCH_NEON0,
    ABOX_QCH_NEON1,
    ABOX_QCH_NEON2,
    RSTnSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    RSTnSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    RSTnSYNC_CLK_AUD_CPU2_SW_RESET_QCH,
    RSTnSYNC_CLK_AUD_CPU_DBG_QCH,
    RSTnSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    ABOX_QCH_BCLK_DSIF,
    ABOX_QCH_ACLK,
    ABOX_QCH_ACLK_ACP,
    ABOX_QCH_ACLK_ASB,
    ABOX_QCH_C2A0,
    ABOX_QCH_C2A1,
    ABOX_QCH_XCLK0,
    CMU_AUD_QCH,
    DMAILBOX_AUD_QCH_ACLK,
    DMAILBOX_AUD_QCH_PCLK,
    DMIC_AUD0_QCH_PCLK,
    DMIC_AUD1_QCH_PCLK,
    DMIC_AUD2_QCH_PCLK,
    LH_ACEL_SI_D_AUD_QCH,
    LH_AXI_MI_IP_PERI_AUD_QCH,
    MAILBOX_AUD0_QCH,
    MAILBOX_AUD1_QCH,
    MAILBOX_AUD2_QCH,
    MAILBOX_AUD3_QCH,
    PPMU_AUD_QCH,
    SERIAL_LIF_QCH_ACLK,
    SERIAL_LIF_QCH_PCLK,
    SLH_AST_SI_G_PPMU_AUD_QCH,
    SLH_AXI_SI_LP_AUD_CHUBVTS_QCH,
    SYSMMU_S0_AUD_QCH_S0,
    SYSMMU_S0_PMMU0_AUD_QCH_S0,
    SYSREG_AUD_QCH,
    VGEN_LITE_AUD_QCH,
    WDT_AUD_QCH,
    BAAW_D_AUDCHUBVTS_QCH,
    D_TZPC_AUD_QCH,
    ECU_AUD_QCH,
    LH_AXI_SI_IP_PERI_AUD_QCH,
    SLH_AXI_MI_P_AUD_QCH,
    DMAILBOX_AUD_QCH_CCLK,
    ABOX_QCH_PCMC_CLK,
    SERIAL_LIF_QCH_BCLK,
    SERIAL_LIF_QCH_CCLK,
    ABOX_QCH_BCLK0,
    ABOX_QCH_BCLK1,
    ABOX_QCH_BCLK2,
    ABOX_QCH_BCLK3,
    ABOX_QCH_BCLK4,
    ABOX_QCH_BCLK5,
    ABOX_QCH_BCLK6,
    BYRP_QCH,
    BYRP_QCH_VOTF1,
    LH_AST_SI_OTF_BRP_RGBP_QCH,
    LH_AXI_SI_D_BRP_QCH,
    LH_AXI_SI_LD0_BRP_RGBP_QCH,
    LH_AXI_SI_LD1_BRP_RGBP_QCH,
    SLH_AST_SI_G_PPMU_BRP_QCH,
    SYSMMU_S0_BRP_QCH_S0,
    SYSMMU_S0_PMMU0_BRP_QCH_S0,
    VGEN_LITE_BYRP_QCH,
    CMU_BRP_QCH,
    D_TZPC_BRP_QCH,
    PPMU_D_BRP_QCH,
    SLH_AXI_MI_P_BRP_QCH,
    SYSREG_BRP_QCH,
    I3C_CHUB0_QCH_P,
    I3C_CHUB0_QCH_S,
    I3C_CHUB1_QCH_P,
    I3C_CHUB1_QCH_S,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    CMU_CHUB_QCH,
    I2C_CHUB0_QCH,
    I2C_CHUB1_QCH,
    LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH,
    LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH,
    MAILBOX_CHUB_ABOX_QCH,
    MAILBOX_CHUB_UNPU_QCH,
    PWM_CHUB_QCH,
    RSTnSYNC_CLK_CHUB_SYSRESETn_QCH,
    SERIAL_LIF_US_PROX_CHUB_QCH_ACLK,
    SERIAL_LIF_US_PROX_CHUB_QCH_PCLK,
    SPI_I2C_CHUB0_QCH,
    SPI_I2C_CHUB1_QCH,
    SYSREG_CHUB_QCH,
    SYSREG_COMBINE_CHUB2AP_QCH,
    SYSREG_COMBINE_CHUB2APM_QCH,
    TIMER_CHUB_QCH,
    USI_CHUB0_QCH,
    USI_CHUB1_QCH,
    USI_CHUB2_QCH,
    USI_CHUB3_QCH,
    WDT_CHUB_QCH,
    RSTnSYNC_CLK_CHUB_RESETn_CPU_QCH,
    SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK,
    SERIAL_LIF_US_PROX_CHUB_QCH_CCLK,
    SPI_MULTI_SLV_Q_CTRL_CHUB_QCH,
    DMAILBOX_CHUBVTS_QCH_CCLK,
    APBIF_GPIO_CHUBVTS_QCH,
    APB_SEMA_DMAILBOX_QCH,
    BAAW_CHUB_QCH,
    BAAW_LD_CHUBVTS_QCH,
    CHUB_ALV_QCH,
    CMU_CHUBVTS_QCH,
    DMAILBOX_CHUBVTS_QCH_ACLK,
    DMAILBOX_CHUBVTS_QCH_PCLK,
    D_TZPC_CHUBVTS_QCH,
    ECU_CHUBVTS_QCH,
    LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH,
    LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH,
    LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH,
    LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH,
    MAILBOX_CHUB_VTS_QCH,
    S2PC_CHUBVTS_QCH,
    SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,
    SLH_AXI_MI_LP_AUD_CHUBVTS_QCH,
    SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,
    SWEEPER_LD_CHUBVTS_QCH,
    SYSREG_CHUBVTS_QCH,
    VGEN_LITE_CHUBVTS_QCH,
    CHUB_RTC_QCH,
    APBIF_GPIO_CMGP_QCH,
    CMU_CMGP_QCH,
    D_TZPC_CMGP_QCH,
    I2C_CMGP2_QCH,
    I2C_CMGP3_QCH,
    I2C_CMGP4_QCH,
    I2C_CMGP5_QCH,
    I2C_CMGP6_QCH,
    SLH_AXI_MI_LP_ALIVE_CMGP_QCH,
    SLH_AXI_SI_LP_CMGP_UFD_QCH,
    SPI_I2C_CMGP0_QCH,
    SPI_I2C_CMGP1_QCH,
    SYSREG_CMGP_QCH,
    SYSREG_CMGP2APM_QCH,
    SYSREG_CMGP2CHUB_QCH,
    SYSREG_CMGP2CP_QCH,
    SYSREG_CMGP2GNSS_QCH,
    SYSREG_CMGP2PMU_AP_QCH,
    USI_CMGP0_QCH,
    USI_CMGP1_QCH,
    USI_CMGP2_QCH,
    USI_CMGP3_QCH,
    USI_CMGP4_QCH,
    USI_CMGP5_QCH,
    USI_CMGP6_QCH,
    SPI_MULTI_SLV_Q_CTRL_CMGP_QCH,
    LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH,
    LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH,
    LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH,
    LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH,
    LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH,
    LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH,
    LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH,
    LH_ATB_MI_T_BDU_CPUCL0_QCH,
    LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH,
    LH_AXI_MI_IG_STM_CPUCL0_QCH,
    LH_AXI_SI_IG_ETR_CPUCL0_QCH,
    LH_AXI_MI_IG_CSSYS_CPUCL0_QCH,
    LH_AXI_MI_IG_ETR_CPUCL0_QCH,
    LH_AXI_SI_G_CSSYS_CPUCL0_QCH,
    CSSYS_QCH,
    LH_AXI_SI_IG_CSSYS_CPUCL0_QCH,
    SECJTAG_QCH,
    HTU_CPUCL0_QCH_CLK,
    HTU_CPUCL1_0_QCH_CLK,
    HTU_CPUCL1_1_QCH_CLK,
    HTU_CPUCL1_2_QCH_CLK,
    HTU_CPUCL1_3_QCH_CLK,
    HTU_CPUCL1_4_QCH_CLK,
    HTU_CPUCL2_QCH_CLK,
    BPS_CPUCL0_QCH,
    BUSIF_DDC_CPUCL0_0_QCH,
    BUSIF_DDC_CPUCL0_1_QCH,
    CFM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_QCH,
    DLDO_SM_BIG0_QCH,
    DLDO_SM_MID0_QCH,
    DLDO_SM_MID1_QCH,
    DLDO_SM_MID2_QCH,
    DLDO_SM_MID3_QCH,
    DLDO_SM_MID4_QCH,
    D_TZPC_CPUCL0_QCH,
    ECU_CPUCL0_0_QCH,
    ECU_CPUCL0_1_QCH,
    HTU_CPUCL0_QCH_PCLK,
    HTU_CPUCL1_0_QCH_PCLK,
    HTU_CPUCL1_1_QCH_PCLK,
    HTU_CPUCL1_2_QCH_PCLK,
    HTU_CPUCL1_3_QCH_PCLK,
    HTU_CPUCL1_4_QCH_PCLK,
    HTU_CPUCL2_QCH_PCLK,
    LH_AXI_SI_IG_STM_CPUCL0_QCH,
    LH_AXI_SI_IP_UTILITY_CPUCL0_QCH,
    PMU_PCSM_QCH,
    PPC_INSTRRET_CLUSTER0_0_QCH,
    PPC_INSTRRET_CLUSTER0_1_QCH,
    PPC_INSTRRET_CLUSTER0_2_QCH,
    PPC_INSTRRUN_CLUSTER0_0_QCH,
    PPC_INSTRRUN_CLUSTER0_1_QCH,
    PPC_INSTRRUN_CLUSTER0_2_QCH,
    SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    SLH_AXI_MI_P_CPUCL0_QCH,
    SYSREG_CPUCL0_QCH,
    TREX_CPUCL0_QCH,
    CLUSTER0_QCH_COMPLEX0,
    CLUSTER0_QCH_CORE0,
    CLUSTER0_QCH_CORE1,
    CLUSTER0_QCH_COMPLEX1,
    CLUSTER0_QCH_CORE2,
    CLUSTER0_QCH_CORE3,
    CMU_CPUCL0_QCH,
    CLUSTER_QCH_CORE7,
    CLUSTER_QCH_CORE8,
    DDC_CPUCL1H_ATB_0_QCH,
    DDC_CPUCL1H_ATB_1_QCH,
    DDC_QCH_GCPM_CORE7,
    DDC_QCH_GCPM_CORE8,
    LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH,
    LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL1H_QCH,
    BUSIF_ADD_CPUCL0_1H_QCH,
    RSTnSYNC_SR_CLK_CPUCL1H_POWERIP_QCH,
    CLUSTER_QCH_CORE4,
    CLUSTER_QCH_CORE5,
    CLUSTER_QCH_CORE6,
    DDC_CPUCL1L_ATB_0_QCH,
    DDC_CPUCL1L_ATB_1_QCH,
    DDC_CPUCL1L_ATB_2_QCH,
    DDC_QCH_GCPM_CORE4,
    DDC_QCH_GCPM_CORE5,
    DDC_QCH_GCPM_CORE6,
    LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH,
    LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH,
    LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL1L_QCH,
    BUSIF_ADD_CPUCL0_1L_QCH,
    RSTnSYNC_SR_CLK_CPUCL1L_POWERIP_QCH,
    CLUSTER_QCH_CORE9,
    DDC_CPUCL2_ATB_QCH,
    DDC_QCH_GCPM_CORE9,
    LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL2_QCH,
    BUSIF_ADD_CPUCL0_2_QCH,
    RSTnSYNC_SR_CLK_CPUCL2_POWERIP_QCH,
    CSIS_PDP_QCH_CSIS_TOP,
    CSIS_PDP_QCH_DMA,
    CSIS_PDP_QCH_PDP,
    CSIS_PDP_QCH_PDP_VOTF,
    CSIS_PDP_QCH_VOTF0,
    CSIS_PDP_QCH_VOTF1,
    LH_AST_SI_OTF0_CSIS_CSTAT_QCH,
    LH_AST_SI_OTF1_CSIS_CSTAT_QCH,
    LH_AST_SI_OTF2_CSIS_CSTAT_QCH,
    LH_AST_SI_OTF3_CSIS_CSTAT_QCH,
    LH_AXI_SI_D0_CSIS_QCH,
    LH_AXI_SI_D1_CSIS_QCH,
    LH_AXI_SI_D2_CSIS_QCH,
    SIU_G_PPMU_CSIS_QCH,
    SLH_AST_SI_G_PPMU_CSIS_QCH,
    SYSMMU_S0_CSIS_QCH_S0,
    SYSMMU_S0_PMMU0_CSIS_QCH_S0,
    SYSMMU_S0_PMMU1_CSIS_QCH_S0,
    SYSMMU_S0_PMMU2_CSIS_QCH_S0,
    VGEN_lite_D0_QCH,
    VGEN_lite_D1_QCH,
    CMU_CSIS_QCH,
    D_TZPC_CSIS_QCH,
    LH_AXI_SI_IP_P0OIS_CSIS_QCH,
    LH_AXI_SI_IP_P0P1_CSIS_QCH,
    PPMU_D0_CSIS_QCH,
    PPMU_D1_CSIS_QCH,
    PPMU_D2_CSIS_QCH,
    QE_CSIS_WDMA0_QCH,
    QE_CSIS_WDMA1_QCH,
    QE_CSIS_WDMA2_QCH,
    QE_CSIS_WDMA3_QCH,
    QE_CSIS_WDMA4_QCH,
    QE_PDP_D0_QCH,
    QE_PDP_D1_QCH,
    QE_PDP_D2_QCH,
    SLH_AXI_MI_P_CSIS_QCH,
    SYSREG_CSIS_QCH,
    LH_AXI_MI_IP_P0OIS_CSIS_QCH,
    OIS_MCU_TOP_QCH,
    RSTnSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
    SLH_AXI_SI_LP_CSIS_PERIC2_QCH,
    LH_AST_MI_OTF0_CSIS_CSTAT_QCH,
    LH_AST_MI_OTF1_CSIS_CSTAT_QCH,
    LH_AST_MI_OTF2_CSIS_CSTAT_QCH,
    LH_AST_MI_OTF3_CSIS_CSTAT_QCH,
    LH_AXI_SI_D_CSTAT_QCH,
    SIPU_CSTAT_QCH,
    SIPU_CSTAT_QCH_VOTF_R0,
    SIPU_CSTAT_QCH_VOTF_W0,
    SIPU_CSTAT_QCH_VOTF_W1,
    SLH_AST_SI_G_PPMU_CSTAT_QCH,
    SYSMMU_S0_CSTAT_QCH_S0,
    SYSMMU_S0_PMMU0_CSTAT_QCH_S0,
    VGEN_LITE_CSTAT0_QCH,
    VGEN_LITE_CSTAT1_QCH,
    CMU_CSTAT_QCH,
    D_TZPC_CSTAT_QCH,
    PPMU_CSTAT_QCH,
    SLH_AXI_MI_P_CSTAT_QCH,
    SYSREG_CSTAT_QCH,
    APBIF_S2D_DBGCORE_QCH,
    CMU_DBGCORE_QCH,
    D_TZPC_DBGCORE_QCH,
    GREBEINTEGRATION_DBGCORE_QCH_S_DBG,
    GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,
    LH_AXI_MI_IP_ALIVE_QCH,
    LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
    LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    MDIS_DBGCORE_QCH,
    RSTnSYNC_CLK_DBGCORE_GREBE_QCH,
    SYSREG_DBGCORE_QCH,
    SYSREG_DBGCORE_CORE_QCH,
    WDT_DBGCORE_QCH,
    LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,
    APBIF_CSSYS_ALIVE_QCH,
    MDIS_DBGCORE_QCH_OSC,
    DLFE_QCH,
    LH_AST_MI_OTF0_MCFP_DLFE_QCH,
    LH_AST_MI_OTF1_MCFP_DLFE_QCH,
    LH_AST_SI_OTF_DLFE_MCFP_QCH,
    LH_AXI_SI_LD_DLFE_MCFP_QCH,
    VGEN_LITE_DLFE_QCH,
    CMU_DLFE_QCH,
    D_TZPC_DLFE_QCH,
    SLH_AXI_MI_P_DLFE_QCH,
    SYSREG_DLFE_QCH,
    DLNE_QCH,
    LH_AST_MI_OTF_RGBP_DLNE_QCH,
    LH_AST_SI_OTF_DLNE_MCFP_QCH,
    LH_AXI_SI_D_DLNE_QCH,
    SLH_AST_SI_G_PPMU_DLNE_QCH,
    SYSMMU_S0_DLNE_QCH_S0,
    SYSMMU_S0_PMMU0_DLNE_QCH_S0,
    VGEN_LITE_D_DLNE_QCH,
    CMU_DLNE_QCH,
    D_TZPC_DLNE_QCH,
    PPMU_D_DLNE_QCH,
    SLH_AXI_MI_P_DLNE_QCH,
    SYSREG_DLNE_QCH,
    IP_DNC_QCH,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    LH_AXI_MI_ID_IPDNC_DNC_QCH,
    LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,
    LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
    LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,
    LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH,
    LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH,
    LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,
    LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
    LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,
    LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH,
    LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH,
    LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,
    LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
    LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,
    LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
    LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH,
    LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH,
    LH_AXI_SI_LD_MMU_DNC_SDMA_QCH,
    SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_DNC_QCH,
    D_TZPC_DNC_QCH,
    HTU_DNC_QCH_PCLK,
    LH_AXI_SI_ID_IPDNC_DNC_QCH,
    SLH_AXI_MI_P_DNC_QCH,
    SLH_AXI_SI_LP_DNC_DSP_QCH,
    SLH_AXI_SI_LP_DNC_GNPU0_QCH,
    SLH_AXI_SI_LP_DNC_GNPU1_QCH,
    SLH_AXI_SI_LP_DNC_NPUMEM_QCH,
    SLH_AXI_SI_LP_DNC_SDMA_QCH,
    SLH_AXI_SI_LP_DNC_SNPU0_QCH,
    SLH_AXI_SI_LP_DNC_SNPU1_QCH,
    SYSREG_DNC_QCH,
    HTU_DNC_QCH_CLK,
    DPUB_QCH_DECON,
    CMU_DPUB_QCH,
    D_TZPC_DPUB_QCH,
    ECU_DPUB_QCH,
    SLH_AXI_MI_P_DPUB_QCH,
    SYSREG_DPUB_QCH,
    DPUB_QCH_ALV_DSIM0,
    DPUB_QCH_ALV_DSIM1,
    DPUB_QCH_ALV_DSIM2,
    DPUB_QCH_OSC_DSIM0,
    DPUB_QCH_OSC_DSIM1,
    DPUB_QCH_OSC_DSIM2,
    DPUF0_QCH_DPUF,
    DPUF0_QCH_SRAMC,
    DPUF0_QCH_VOTF,
    LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,
    LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,
    LH_AXI_SI_D0_DPUF0_QCH,
    LH_AXI_SI_D1_DPUF0_QCH,
    SIU_DPUF0_QCH,
    SLH_AST_SI_G_PPMU_DPUF0_QCH,
    SYSMMU_S0_DPUF_QCH_S0,
    SYSMMU_S0_PMMU0_DPUF_QCH_S0,
    SYSMMU_S0_PMMU1_DPUF_QCH_S0,
    SYSMMU_S0_PMMU2_DPUF_QCH_S0,
    SYSMMU_S0_PMMU3_DPUF_QCH_S0,
    CMU_DPUF0_QCH,
    D_TZPC_DPUF0_QCH,
    ECU_DPUF0_QCH,
    PPMU_D0_DPUF0_QCH,
    PPMU_D0_DPUF1_QCH,
    PPMU_D1_DPUF0_QCH,
    PPMU_D1_DPUF1_QCH,
    SLH_AXI_MI_P_DPUF0_QCH,
    SLH_AXI_SI_LP_DPUF0_DPUF1_QCH,
    SYSREG_DPUF0_QCH,
    DPUF1_QCH_DPUF,
    DPUF1_QCH_SRAMC,
    DPUF1_QCH_VOTF,
    LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,
    LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF1_QCH,
    D_TZPC_DPUF1_QCH,
    ECU_DPUF1_QCH,
    SLH_AXI_MI_LP_DPUF0_DPUF1_QCH,
    SYSREG_DPUF1_QCH,
    IP_DSP_QCH,
    LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,
    LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,
    LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,
    LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,
    RSTnSYNC_CLK_DSP_NOCD_QCH,
    RSTnSYNC_SR_CLK_DSP_NOCD_QCH,
    CMU_DSP_QCH,
    D_TZPC_DSP_QCH,
    ECU_DSP_QCH,
    PMU_DSP_QCH,
    RSTnSYNC_CLK_DSP_NOCP_QCH,
    RSTnSYNC_SR_CLK_DSP_NOCP_QCH,
    SLH_AXI_MI_LP_DNC_DSP_QCH,
    SYSREG_DSP_QCH,
    CLUSTER0_QCH_ATCLK,
    CLUSTER0_QCH_GIC,
    CLUSTER0_QCH_PCLK,
    CLUSTER0_QCH_PDBGCLK,
    CLUSTER0_QCH_PERIPHCLK,
    CLUSTER0_QCH_SCLK,
    CLUSTER0_QCH_PPUCLK,
    LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH,
    LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,
    LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,
    CMU_DSU_QCH,
    ADM_APB_G_CLUSTER0_QCH,
    LH_AXI_MI_IP_UTILITY_CPUCL0_QCH,
    SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH,
    LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH,
    LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH,
    SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH,
    ASB_G3D_QCH_LH0,
    ASB_G3D_QCH_LH1,
    ASB_G3D_QCH_LH2,
    ASB_G3D_QCH_LH3,
    ASB_G3D_QCH_LH_P,
    DDC_G3D_ATB_QCH,
    DDC_QCH_GCPM_G3D,
    LH_ATB_SI_T_DDCG3D_QCH,
    BUSIF_DDC_G3D_QCH,
    CMU_G3DCORE_QCH,
    HTU_G3D_QCH_PCLK,
    RSTnSYNC_CLK_G3DCORE_NOCP_QCH,
    RSTnSYNC_SR_CLK_G3DCORE_NOCP_QCH,
    SLH_AXI_MI_P1_G3D_QCH,
    STR_MUX_G3D_QCH_PCLK,
    RSTnSYNC_CLK_G3DCORE_OSCCLK_QCH,
    RSTnSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,
    ADD_APBIF_G3D_QCH,
    HTU_G3D_QCH_CLK,
    RSTnSYNC_CLK_G3DCORE_POWERIP_QCH,
    RSTnSYNC_SR_CLK_G3DCORE_POWERIP_QCH,
    STR_MUX_G3D_QCH_CORE,
    BG3D_PWRCTL_QCH,
    CFM_G3D_QCH,
    CMU_G3D_QCH,
    D_TZPC_G3D_QCH,
    ECU_G3D_QCH,
    LH_AXI_SI_IP_G3D_QCH,
    RSTnSYNC_CLK_G3D_NOCP_QCH,
    RSTnSYNC_SR_CLK_G3D_NOCP_QCH,
    SLH_AXI_MI_P0_G3D_QCH,
    SYSREG_G3D_QCH,
    RSTnSYNC_CLK_G3D_OSCCLK_QCH,
    RSTnSYNC_SR_CLK_G3D_OSCCLK_QCH,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH,
    LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH,
    LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
    LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
    LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
    RSTnSYNC_SR_CLK_GNPU_NOCD_QCH,
    CMU_GNPU_QCH,
    D_TZPC_GNPU_QCH,
    ECU_GNPU_QCH,
    HTU_GNPU_QCH_PCLK,
    PMU_GNPU_QCH,
    RSTnSYNC_CLK_GNPU_NOCP_QCH,
    RSTnSYNC_SR_CLK_GNPU_NOCP_QCH,
    SLH_AXI_MI_LP_DNC_GNPU_QCH,
    SYSREG_GNPU_QCH,
    HTU_GNPU_QCH_CLK,
    IP_NPUCORE_QCH_CORE,
    DP_LINK_QCH_GTC_CLK,
    DP_LINK_QCH_OSC_CLK,
    DP_LINK_QCH_PCLK,
    USB32DRD_QCH_S_EUSBPHY,
    CMU_HSI0_QCH,
    D_TZPC_HSI0_QCH,
    ECU_HSI0_QCH,
    PPMU_HSI0_BUS1_QCH,
    S2MPU_S0_HSI0_QCH,
    S2MPU_S0_PMMU0_HSI0_QCH,
    SLH_ACEL_SI_D_HSI0_QCH,
    SLH_AST_SI_G_PPMU_HSI0_QCH,
    SLH_AXI_MI_P_HSI0_QCH,
    SPC_HSI0_QCH,
    SYSREG_HSI0_QCH,
    USB32DRD_QCH_S_CTRL,
    USB32DRD_QCH_S_EUSBCTL,
    USB32DRD_QCH_S_LINK,
    USB32DRD_QCH_S_SUBCTRL,
    USB32DRD_QCH_S_TCA,
    VGEN_LITE_HSI0_QCH,
    CMU_HSI1_QCH,
    D_TZPC_HSI1_QCH,
    ECU_HSI1_QCH,
    GPIO_HSI1_QCH,
    LH_ACEL_SI_D_HSI1_QCH,
    LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH,
    LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    PPMU_HSI1_QCH,
    SLH_AST_SI_G_PPMU_HSI1_QCH,
    SLH_AXI_MI_P_HSI1_QCH,
    SYSMMU_S0_HSI1_QCH_S0,
    SYSMMU_S0_PMMU0_HSI1_QCH_S0,
    SYSREG_HSI1_QCH,
    LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH,
    PCIE_GEN4_2L_0_QCH_APB,
    PCIE_GEN4_2L_0_QCH_AXI,
    PCIE_GEN4_2L_0_QCH_DBI,
    PCIE_IA__DEBUG_0_QCH,
    PCIE_IA__DEBUG_1_QCH,
    PCIE_IA__DEBUG_2_QCH,
    VGEN_LITE_HSI1_QCH,
    ICPU_QCH_CPU0,
    ICPU_QCH_CPU_SI,
    ICPU_QCH_L2,
    ICPU_QCH_NEON,
    RSTnSYNC_CLK_ICPU_CORE_QCH,
    RSTnSYNC_CLK_ICPU_CPUPO_QCH,
    RSTnSYNC_CLK_ICPU_CPU_DBG_QCH,
    ICPU_QCH_PERI,
    ICPU_QCH_PERI_MI,
    LH_AXI_MI_IP_ICPU_QCH,
    LH_AXI_SI_ID_ICPU_QCH,
    CMU_ICPU_QCH,
    D_TZPC_ICPU_QCH,
    LH_ACEL_SI_D_ICPU_QCH,
    LH_AXI_MI_ID_ICPU_QCH,
    LH_AXI_SI_IP_ICPU_QCH,
    PPMU_D_ICPU_QCH,
    SLH_AST_SI_G_PPMU_ICPU_QCH,
    SLH_AXI_MI_P_ICPU_QCH,
    SYSMMU_S0_ICPU_QCH_S0,
    SYSMMU_S0_PMMU0_ICPU_QCH_S0,
    SYSREG_ICPU_QCH,
    VGEN_LITE_ICPU_QCH,
    GDC_M_QCH,
    GDC_M_QCH_C2_M,
    GDC_M_QCH_C2_S,
    GDC_O_QCH,
    GDC_O_QCH_C2_M,
    GDC_O_QCH_C2_S,
    LH_ACEL_SI_D0_LME_QCH,
    LH_ACEL_SI_D1_LME_QCH,
    LH_AST_SI_OTF0_LME_MFC_QCH,
    LH_AST_SI_OTF1_LME_MFC_QCH,
    LH_AXI_SI_D2_LME_QCH,
    LME_QCH_0,
    SIU_G_PPMU_LME_QCH,
    SLH_AST_SI_G_PPMU_LME_QCH,
    SYSMMU_S0_LME_QCH_S0,
    SYSMMU_S0_PMMU0_LME_QCH_S0,
    SYSMMU_S0_PMMU1_LME_QCH_S0,
    SYSMMU_S0_PMMU2_LME_QCH_S0,
    VGEN_LITE_LME0_QCH,
    VGEN_LITE_LME1_QCH,
    VGEN_LITE_LME2_QCH,
    CMU_LME_QCH,
    D_TZPC_LME_QCH,
    PPMU_D0_LME_QCH,
    PPMU_D1_LME_QCH,
    PPMU_D2_LME_QCH,
    SLH_AXI_MI_P_LME_QCH,
    SYSREG_LME_QCH,
    JPEG0_QCH,
    JPEG1_QCH,
    LH_AXI_SI_ID_JPEG0_M2M_QCH,
    LH_AXI_SI_ID_JPEG1_M2M_QCH,
    FRC_MC_QCH,
    JSQZ_QCH,
    LH_AXI_SI_ID_FRCMC_M2M_QCH,
    LH_AXI_SI_ID_JSQZ_M2M_QCH,
    LH_ACEL_SI_D_M2M_QCH,
    LH_AXI_MI_ID_FRCMC_M2M_QCH,
    LH_AXI_MI_ID_JPEG0_M2M_QCH,
    LH_AXI_MI_ID_JPEG1_M2M_QCH,
    LH_AXI_MI_ID_JSQZ_M2M_QCH,
    M2M_QCH,
    M2M_QCH_VOTF,
    SLH_AST_SI_G_PPMU_M2M_QCH,
    SYSMMU_S0_M2M_QCH_S0,
    SYSMMU_S0_PMMU0_M2M_QCH_S0,
    VGEN_LITE_M2M_QCH,
    CMU_M2M_QCH,
    D_TZPC_M2M_QCH,
    PPMU_D_M2M_QCH,
    QE_FRC_MC_QCH,
    QE_JPEG0_QCH,
    QE_JPEG1_QCH,
    QE_JSQZ_QCH,
    QE_M2M_QCH,
    QE_VOTF_QCH,
    SLH_AXI_MI_P_M2M_QCH,
    SYSREG_M2M_QCH,
    LH_ACEL_SI_D0_MCFP_QCH,
    LH_ACEL_SI_D3_MCFP_QCH,
    LH_ACEL_SI_D4_MCFP_QCH,
    LH_AST_MI_OTF_DLFE_MCFP_QCH,
    LH_AST_MI_OTF_DLNE_MCFP_QCH,
    LH_AST_MI_OTF_RGBP_MCFP_QCH,
    LH_AST_MI_OTF_YUVP_MCFP_QCH,
    LH_AST_SI_OTF0_MCFP_DLFE_QCH,
    LH_AST_SI_OTF1_MCFP_DLFE_QCH,
    LH_AST_SI_OTF_MCFP_YUVP_QCH,
    LH_AXI_MI_LD0_MCSC_MCFP_QCH,
    LH_AXI_MI_LD1_MCSC_MCFP_QCH,
    LH_AXI_MI_LD2_MCSC_MCFP_QCH,
    LH_AXI_MI_LD3_MCSC_MCFP_QCH,
    LH_AXI_MI_LD4_MCSC_MCFP_QCH,
    LH_AXI_MI_LD5_MCSC_MCFP_QCH,
    LH_AXI_MI_LD6_MCSC_MCFP_QCH,
    LH_AXI_MI_LD7_MCSC_MCFP_QCH,
    LH_AXI_MI_LD_DLFE_MCFP_QCH,
    LH_AXI_SI_D1_MCFP_QCH,
    LH_AXI_SI_D2_MCFP_QCH,
    MCFP_QCH,
    SIU_G_PPMU_MCFP_QCH,
    SLH_AST_SI_G_PPMU_MCFP_QCH,
    SYSMMU_S0_MCFP_QCH_S0,
    SYSMMU_S0_PMMU0_MCFP_QCH_S0,
    SYSMMU_S0_PMMU1_MCFP_QCH_S0,
    SYSMMU_S0_PMMU2_MCFP_QCH_S0,
    SYSMMU_S0_PMMU3_MCFP_QCH_S0,
    SYSMMU_S0_PMMU4_MCFP_QCH_S0,
    VGEN_LITE_D0_MCFP_QCH,
    VGEN_LITE_D1_MCFP_QCH,
    CMU_MCFP_QCH,
    D_TZPC_MCFP_QCH,
    PPMU_D0_MCFP_QCH,
    PPMU_D1_MCFP_QCH,
    PPMU_D2_MCFP_QCH,
    PPMU_D3_MCFP_QCH,
    PPMU_D4_MCFP_QCH,
    SLH_AXI_MI_P_MCFP_QCH,
    SYSREG_MCFP_QCH,
    LH_AST_MI_IOTF_MCSC_QCH,
    LH_AXI_SI_LD0_MCSC_MCFP_QCH,
    LH_AXI_SI_LD1_MCSC_MCFP_QCH,
    LH_AXI_SI_LD2_MCSC_MCFP_QCH,
    LH_AXI_SI_LD3_MCSC_MCFP_QCH,
    LH_AXI_SI_LD4_MCSC_MCFP_QCH,
    LH_AXI_SI_LD5_MCSC_MCFP_QCH,
    LH_AXI_SI_LD6_MCSC_MCFP_QCH,
    LH_AXI_SI_LD7_MCSC_MCFP_QCH,
    MCSC_QCH,
    MCSC_QCH_C2R,
    MCSC_QCH_C2W,
    VGEN_LITE_MCSC_QCH,
    CMU_MCSC_QCH,
    D_TZPC_MCSC_QCH,
    SLH_AXI_MI_P_MCSC_QCH,
    SYSREG_MCSC_QCH,
    LH_AST_MI_OTF_YUVP_MCSC_QCH,
    LH_AST_SI_IOTF_MCSC_QCH,
    LH_AXI_SI_LD_MCSC_YUVP_QCH,
    SHRP_QCH,
    VGEN_LITE_SHRP_QCH,
    LH_AST_MI_OTF0_LME_MFC_QCH,
    LH_AST_MI_OTF0_MFD_MFC_QCH,
    LH_AST_MI_OTF1_LME_MFC_QCH,
    LH_AST_MI_OTF1_MFD_MFC_QCH,
    LH_AST_MI_OTF2_MFD_MFC_QCH,
    LH_AST_MI_OTF3_MFD_MFC_QCH,
    LH_AST_SI_OTF0_MFC_MFD_QCH,
    LH_AST_SI_OTF1_MFC_MFD_QCH,
    LH_AST_SI_OTF2_MFC_MFD_QCH,
    LH_AST_SI_OTF3_MFC_MFD_QCH,
    LH_ATB_SI_IT_MFC_QCH,
    LH_AXI_MI_ID_MFC_QCH,
    LH_AXI_SI_D0_MFC_QCH,
    LH_AXI_SI_D1_MFC_QCH,
    MFC_QCH,
    MFC_QCH_VOTF,
    RSTnSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    SIU_G_PPMU_MFC_QCH,
    SLH_AST_SI_G_PPMU_MFC_QCH,
    SYSMMU_S0_MFC_QCH_S0,
    SYSMMU_S0_PMMU0_MFC_QCH_S0,
    SYSMMU_S0_PMMU1_MFC_QCH_S0,
    VGEN_LITE_MFC_QCH,
    LH_ATB_MI_IT_MFC_QCH,
    LH_AXI_SI_ID_MFC_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,
    WFD_QCH,
    CMU_MFC_QCH,
    D_TZPC_MFC_QCH,
    ECU_MFC_QCH,
    PPMU_D0_MFC_QCH,
    PPMU_D1_MFC_QCH,
    PPMU_D2_MFC_QCH,
    SLH_AXI_MI_P_MFC_QCH,
    SYSREG_MFC_QCH,
    LH_AXI_SI_D2_MFD_QCH,
    MFD_QCH_FG,
    SIU_G1_PPMU_MFD_QCH,
    SLH_AST_SI_IG_PPMU_MFD_QCH,
    SYSMMU_S1_MFD_QCH_S0,
    SYSMMU_S1_PMMU0_MFD_QCH_S0,
    LH_AST_MI_OTF0_MFC_MFD_QCH,
    LH_AST_MI_OTF1_MFC_MFD_QCH,
    LH_AST_MI_OTF2_MFC_MFD_QCH,
    LH_AST_MI_OTF3_MFC_MFD_QCH,
    LH_AST_SI_OTF0_MFD_MFC_QCH,
    LH_AST_SI_OTF1_MFD_MFC_QCH,
    LH_AST_SI_OTF2_MFD_MFC_QCH,
    LH_AST_SI_OTF3_MFD_MFC_QCH,
    LH_AXI_SI_D0_MFD_QCH,
    LH_AXI_SI_D1_MFD_QCH,
    MFD_QCH,
    RSTnSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    SIU_G0_PPMU_MFD_QCH,
    SLH_AST_MI_IG_PPMU_MFD_QCH,
    SLH_AST_SI_G_PPMU_MFD_QCH,
    SYSMMU_S0_MFD_QCH_S0,
    SYSMMU_S0_PMMU0_MFD_QCH_S0,
    SYSMMU_S0_PMMU1_MFD_QCH_S0,
    VGEN_LITE_MFD_QCH,
    CMU_MFD_QCH,
    D_TZPC_MFD_QCH,
    ECU_MFD_QCH,
    PPMU_D0_MFD_QCH,
    PPMU_D1_MFD_QCH,
    PPMU_D2_MFD_QCH,
    PPMU_D3_MFD_QCH,
    SLH_AXI_MI_P_MFD_QCH,
    SYSREG_MFD_QCH,
    DMC_QCH,
    SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF_QCH,
    D_TZPC_MIF_QCH,
    ECU_MIF_QCH,
    QCH_ADAPTER_DDRPHY_QCH,
    QCH_ADAPTER_DMC_QCH,
    QCH_ADAPTER_PPC_DEBUG_QCH,
    SLH_AXI_MI_P_MIF_QCH,
    SPC_MIF_QCH,
    SYSREG_MIF_QCH,
    SYSREG_PRIVATE_MIF_QCH,
    LH_ACEL_MI_D0_G3D_QCH,
    LH_ACEL_MI_D1_G3D_QCH,
    LH_ACEL_MI_D2_G3D_QCH,
    LH_ACEL_MI_D3_G3D_QCH,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH,
    LH_AST_MI_G_NOCL1B_NOCL0_QCH,
    LH_AST_MI_G_NOCL2A_NOCL0_QCH,
    LH_AST_MI_IG_CLUSTER0_NOCL0_QCH,
    LH_AST_MI_IG_TREXP_NOCL0_QCH,
    LH_ATB_SI_T_BDU_CPUCL0_QCH,
    LH_AXI_MI_D1_MODEM_QCH,
    LH_AXI_MI_G_CSSYS_CPUCL0_QCH,
    LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH,
    LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,
    LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,
    LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH,
    LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH,
    LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH,
    LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH,
    LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH,
    S2MPU_S0_G3D_QCH_S0,
    S2MPU_S0_PMMU0_G3D_QCH_S0,
    S2MPU_S0_PMMU1_G3D_QCH_S0,
    S2MPU_S0_PMMU2_G3D_QCH_S0,
    S2MPU_S0_PMMU3_G3D_QCH_S0,
    SIU_G0_PPMU_NOCL0_QCH,
    SIU_G1_PPMU_NOCL0_QCH,
    SIU_G2_PPMU_NOCL0_QCH,
    SIU_G3_PPMU_NOCL0_QCH,
    SIU_G4_PPMU_NOCL0_QCH,
    SIU_G5_PPMU_NOCL0_QCH,
    SIU_G6_PPMU_NOCL0_QCH,
    SLH_AST_MI_G_PPMU_MIF0_QCH,
    SLH_AST_MI_G_PPMU_MIF1_QCH,
    SLH_AST_MI_G_PPMU_MIF2_QCH,
    SLH_AST_MI_G_PPMU_MIF3_QCH,
    SLH_AST_MI_G_PPMU_MODEM_QCH,
    SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH,
    SLH_AXI_MI_D0_MODEM_QCH,
    SLH_AXI_MI_D2_MODEM_QCH,
    SYSMMU_S0_MODEM_QCH_S0,
    SYSMMU_S0_PMMU0_MODEM_QCH_S0,
    VGEN_D0_G3D_QCH,
    VGEN_D1_G3D_QCH,
    VGEN_D2_G3D_QCH,
    VGEN_D3_G3D_QCH,
    BAAW_P_MODEM_QCH,
    BDU_QCH,
    CACHEAID_NOCL0_QCH,
    CMU_NOCL0_QCH,
    D_TZPC_NOCL0_QCH,
    ECU_NOCL0_QCH,
    LH_AST_SI_IG_CLUSTER0_NOCL0_QCH,
    LH_AST_SI_IG_TREXP_NOCL0_QCH,
    LH_TAXI_SI_P_NOCL0_NOCL1A_QCH,
    LH_TAXI_SI_P_NOCL0_NOCL1B_QCH,
    LH_TAXI_SI_P_NOCL0_NOCL2A_QCH,
    NOCIF_CMUTOPC_QCH,
    PBHA_GEN_D0_MODEM_QCH,
    PBHA_GEN_D1_MODEM_QCH,
    PPC_SCI_QCH,
    PPMU_CPUCL0_0_QCH,
    PPMU_CPUCL0_1_QCH,
    PPMU_G3D0_QCH,
    PPMU_G3D1_QCH,
    PPMU_G3D2_QCH,
    PPMU_G3D3_QCH,
    PPMU_TREX_D0_MODEM_QCH,
    PPMU_TREX_D1_MODEM_QCH,
    PPMU_TREX_D2_MODEM_QCH,
    PPMU_TREX_DP_G3D_QCH,
    PPMU_TREX_DP_NOCL0_QCH,
    PPMU_TREX_IRPS0_QCH,
    PPMU_TREX_IRPS1_QCH,
    PPMU_TREX_IRPS2_QCH,
    PPMU_TREX_IRPS3_QCH,
    PPMU_TREX_P_CLUSTER0_QCH,
    SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH,
    SLH_AXI_SI_P0_G3D_QCH,
    SLH_AXI_SI_P1_G3D_QCH,
    SLH_AXI_SI_P_CPUCL0_QCH,
    SLH_AXI_SI_P_GIC_PERIS_QCH,
    SLH_AXI_SI_P_MIF0_QCH,
    SLH_AXI_SI_P_MIF1_QCH,
    SLH_AXI_SI_P_MIF2_QCH,
    SLH_AXI_SI_P_MIF3_QCH,
    SLH_AXI_SI_P_MODEM_QCH,
    SLH_AXI_SI_P_PERIC0_QCH,
    SLH_AXI_SI_P_PERIC1_QCH,
    SLH_AXI_SI_P_PERIC2_QCH,
    SLH_AXI_SI_P_PERIS_QCH,
    SYSREG_NOCL0_QCH,
    TREX_D_NOCL0_QCH,
    TREX_P_NOCL0_QCH,
    VGEN_LITE_MODEM_QCH,
    WOW_DVFS_D0_CPUCL0_QCH,
    WOW_DVFS_D0_G3D_QCH,
    WOW_DVFS_D0_MIF_QCH,
    WOW_DVFS_D1_CPUCL0_QCH,
    WOW_DVFS_D1_MIF_QCH,
    WOW_DVFS_D2_MIF_QCH,
    WOW_DVFS_D3_MIF_QCH,
    WOW_DVFS_IRPS0_QCH,
    WOW_DVFS_IRPS1_QCH,
    WOW_DVFS_IRPS2_QCH,
    WOW_DVFS_IRPS3_QCH,
    WOW_DVFS_NOCL0_QCH,
    LH_ACEL_MI_D0_LME_QCH,
    LH_ACEL_MI_D1_LME_QCH,
    LH_ACEL_MI_D_M2M_QCH,
    LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH,
    LH_AXI_MI_D0_DPUF0_QCH,
    LH_AXI_MI_D1_DPUF0_QCH,
    LH_AXI_MI_D2_LME_QCH,
    LH_AXI_MI_D_PERIS_QCH,
    LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH,
    LH_TAXI_MI_D0_SDMA_NOCL1A_QCH,
    LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH,
    LH_TAXI_MI_D1_SDMA_NOCL1A_QCH,
    LH_TAXI_MI_D2_SDMA_NOCL1A_QCH,
    LH_TAXI_MI_D3_SDMA_NOCL1A_QCH,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,
    LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH,
    LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH,
    RSTnSYNC_CLK_NOCL1A_NOCD_QCH,
    RSTnSYNC_SR_CLK_NOCL1A_NOCD_QCH,
    SIU_G0_PPMU_NOCL1A_QCH,
    SIU_G1_PPMU_NOCL1A_QCH,
    SIU_G2_PPMU_NOCL1A_QCH,
    SLH_AST_MI_G_PPMU_DPUF0_QCH,
    SLH_AST_MI_G_PPMU_LME_QCH,
    SLH_AST_MI_G_PPMU_M2M_QCH,
    SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH,
    SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH,
    SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH,
    SLH_AST_MI_G_PPMU_PERIS_QCH,
    SLH_AST_MI_G_PPMU_SDMA_QCH,
    CMU_NOCL1A_QCH,
    D_TZPC_NOCL1A_QCH,
    ECU_NOCL1A_QCH,
    LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH,
    LH_TAXI_MI_P_NOCL0_NOCL1A_QCH,
    PMU_NOCL1A_QCH,
    PPMU_S0_NOCL1A_QCH,
    PPMU_S1_NOCL1A_QCH,
    PPMU_S2_NOCL1A_QCH,
    PPMU_S3_NOCL1A_QCH,
    RSTnSYNC_CLK_NOCL1A_NOCP_QCH,
    RSTnSYNC_SR_CLK_NOCL1A_NOCP_QCH,
    SLH_AXI_SI_P_DNC_QCH,
    SLH_AXI_SI_P_DPUB_QCH,
    SLH_AXI_SI_P_DPUF0_QCH,
    SLH_AXI_SI_P_LME_QCH,
    SLH_AXI_SI_P_M2M_QCH,
    SYSREG_NOCL1A_QCH,
    TREX_D_NOCL1A_QCH,
    TREX_P_NOCL1A_QCH,
    RSTnSYNC_CLK_NOCL1A_OSCCLK_QCH,
    LH_ACEL_MI_D_AUD_QCH,
    LH_ACEL_MI_D_HSI1_QCH,
    LH_ACEL_MI_D_ICPU_QCH,
    LH_ACEL_MI_D_SSP_QCH,
    LH_ACEL_MI_D_UFS_QCH,
    LH_AST_MI_IG_BDU_NOCL1B_QCH,
    LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH,
    LH_AST_SI_G_NOCL1B_NOCL0_QCH,
    LH_AXI_MI_D0_MFC_QCH,
    LH_AXI_MI_D0_MFD_QCH,
    LH_AXI_MI_D1_MFC_QCH,
    LH_AXI_MI_D1_MFD_QCH,
    LH_AXI_MI_D2_MFD_QCH,
    LH_AXI_MI_D_ALIVE_QCH,
    LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH,
    LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH,
    LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH,
    LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH,
    RSTnSYNC_CLK_NOCL1B_NOCD_QCH,
    RSTnSYNC_SR_CLK_NOCL1B_NOCD_QCH,
    S2MPU_S0_NOCL1B_QCH_S0,
    S2MPU_S0_PMMU0_NOCL1B_QCH_S0,
    SIU_G0_PPMU_NOCL1B_QCH,
    SIU_G1_PPMU_NOCL1B_QCH,
    SIU_G2_PPMU_NOCL1B_QCH,
    SLH_ACEL_MI_D_HSI0_QCH,
    SLH_AST_MI_G_PPMU_AUD_QCH,
    SLH_AST_MI_G_PPMU_GNSS_QCH,
    SLH_AST_MI_G_PPMU_HSI0_QCH,
    SLH_AST_MI_G_PPMU_HSI1_QCH,
    SLH_AST_MI_G_PPMU_ICPU_QCH,
    SLH_AST_MI_G_PPMU_MFC_QCH,
    SLH_AST_MI_G_PPMU_MFD_QCH,
    SLH_AST_MI_G_PPMU_SSP_QCH,
    SLH_AST_MI_G_PPMU_UFD_QCH,
    SLH_AST_MI_G_PPMU_UFS_QCH,
    SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH,
    SLH_AXI_MI_D_UFD_QCH,
    TREX_P_NOCL1B_QCH,
    BAAW_P_GNSS_QCH,
    CMU_NOCL1B_QCH,
    D_TZPC_NOCL1B_QCH,
    ECU_NOCL1B_QCH,
    LH_AST_SI_IG_BDU_NOCL1B_QCH,
    LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH,
    LH_TAXI_MI_P_NOCL0_NOCL1B_QCH,
    PMU_NOCL1B_QCH,
    PPMU_DP_NOCL1B_QCH,
    PPMU_P_HSI1_QCH,
    PPMU_S0_NOCL1B_QCH,
    PPMU_S1_NOCL1B_QCH,
    PPMU_S2_NOCL1B_QCH,
    PPMU_S3_NOCL1B_QCH,
    RSTnSYNC_CLK_NOCL1B_NOCP_QCH,
    RSTnSYNC_SR_CLK_NOCL1B_NOCP_QCH,
    SLH_AXI_SI_P_ALIVE_QCH,
    SLH_AXI_SI_P_AUD_QCH,
    SLH_AXI_SI_P_GNSS_QCH,
    SLH_AXI_SI_P_HSI0_QCH,
    SLH_AXI_SI_P_HSI1_QCH,
    SLH_AXI_SI_P_ICPU_QCH,
    SLH_AXI_SI_P_MFC_QCH,
    SLH_AXI_SI_P_MFD_QCH,
    SLH_AXI_SI_P_SSP_QCH,
    SLH_AXI_SI_P_UFS_QCH,
    SYSREG_NOCL1B_QCH,
    TREX_D_NOCL1B_QCH,
    LH_ACEL_MI_D0_MCFP_QCH,
    LH_ACEL_MI_D3_MCFP_QCH,
    LH_ACEL_MI_D4_MCFP_QCH,
    LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH,
    LH_AST_SI_G_NOCL2A_NOCL0_QCH,
    LH_AXI_MI_D0_CSIS_QCH,
    LH_AXI_MI_D0_RGBP_QCH,
    LH_AXI_MI_D0_YUVP_QCH,
    LH_AXI_MI_D1_CSIS_QCH,
    LH_AXI_MI_D1_MCFP_QCH,
    LH_AXI_MI_D1_RGBP_QCH,
    LH_AXI_MI_D1_YUVP_QCH,
    LH_AXI_MI_D2_CSIS_QCH,
    LH_AXI_MI_D2_MCFP_QCH,
    LH_AXI_MI_D_BRP_QCH,
    LH_AXI_MI_D_CSTAT_QCH,
    LH_AXI_MI_D_DLNE_QCH,
    LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH,
    LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH,
    SIU_2x1_P0_NOCL2A_QCH,
    SIU_2x1_P1_NOCL2A_QCH,
    SIU_8x1_P0_NOCL2A_QCH,
    SLH_AST_MI_G_PPMU_BRP_QCH,
    SLH_AST_MI_G_PPMU_CSIS_QCH,
    SLH_AST_MI_G_PPMU_CSTAT_QCH,
    SLH_AST_MI_G_PPMU_DLNE_QCH,
    SLH_AST_MI_G_PPMU_MCFP_QCH,
    SLH_AST_MI_G_PPMU_RGBP_QCH,
    SLH_AST_MI_G_PPMU_YUVP_QCH,
    SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH,
    CMU_NOCL2A_QCH,
    D_TZPC_NOCL2A_QCH,
    ECU_NOCL2A_QCH,
    LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH,
    LH_TAXI_MI_P_NOCL0_NOCL2A_QCH,
    PPMU_S0_NOCL2A_QCH,
    PPMU_S1_NOCL2A_QCH,
    SLH_AXI_SI_P_BRP_QCH,
    SLH_AXI_SI_P_CSIS_QCH,
    SLH_AXI_SI_P_CSTAT_QCH,
    SLH_AXI_SI_P_DLFE_QCH,
    SLH_AXI_SI_P_DLNE_QCH,
    SLH_AXI_SI_P_MCFP_QCH,
    SLH_AXI_SI_P_MCSC_QCH,
    SLH_AXI_SI_P_RGBP_QCH,
    SLH_AXI_SI_P_YUVP_QCH,
    SYSREG_NOCL2A_QCH,
    TREX_D_NOCL2A_QCH,
    TREX_P_NOCL2A_QCH,
    IP_NPUMEM_QCH,
    IP_NPUMEM_QCH_2,
    LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH,
    LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH,
    LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH,
    RSTnSYNC_CLK_NPUMEM_NOCD_QCH,
    RSTnSYNC_SR_CLK_NPUMEM_NOCD_QCH,
    SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_NPUMEM_QCH,
    D_TZPC_NPUMEM_QCH,
    ECU_NPUMEM_QCH,
    PMU_NPUMEM_QCH,
    RSTnSYNC_CLK_NPUMEM_NOCP_QCH,
    RSTnSYNC_SR_CLK_NPUMEM_NOCP_QCH,
    SLH_AXI_MI_LP_DNC_NPUMEM_QCH,
    SYSREG_NPUMEM_QCH,
    I3C00_QCH_P,
    I3C00_QCH_S,
    I3C01_QCH_P,
    I3C01_QCH_S,
    CMU_PERIC0_QCH,
    DBG_UART_QCH,
    D_TZPC_PERIC0_QCH,
    GPIO_PERIC0_QCH,
    PWM_QCH,
    SLH_AXI_MI_P_PERIC0_QCH,
    SYSREG_PERIC0_QCH,
    USI04_I2C_QCH,
    USI04_USI_QCH,
    USI12_I2C_QCH,
    USI13_I2C_QCH,
    I3C02_QCH_P,
    I3C02_QCH_S,
    I3C04_QCH_P,
    I3C04_QCH_S,
    I3C05_QCH_P,
    I3C05_QCH_S,
    BT_UART_QCH,
    CMU_PERIC1_QCH,
    D_TZPC_PERIC1_QCH,
    GPIO_PERIC1_QCH,
    PERIC1_I2C_QCH,
    SLH_AXI_MI_P_PERIC1_QCH,
    SYSREG_PERIC1_QCH,
    USI07_SPI_I2C_QCH,
    USI07_USI_QCH,
    USI08_SPI_I2C_QCH,
    USI08_USI_QCH,
    USI09_I2C_QCH,
    USI09_USI_QCH,
    USI10_I2C_QCH,
    USI10_USI_QCH,
    USI14_I2C_QCH,
    USI15_I2C_QCH,
    USI16_I2C_QCH,
    SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH,
    I3C03_OIS_QCH_P,
    I3C03_OIS_QCH_S,
    I3C06_QCH_P,
    I3C06_QCH_S,
    I3C07_QCH_P,
    I3C07_QCH_S,
    I3C08_QCH_P,
    I3C08_QCH_S,
    I3C09_QCH_P,
    I3C09_QCH_S,
    I3C10_QCH_P,
    I3C10_QCH_S,
    I3C11_QCH_P,
    I3C11_QCH_S,
    CMU_PERIC2_QCH,
    D_TZPC_PERIC2_QCH,
    GPIO_PERIC2_QCH,
    SLH_AXI_MI_LP_CSIS_PERIC2_QCH,
    SLH_AXI_MI_P_PERIC2_QCH,
    SYSREG_PERIC2_QCH,
    USI00_SPI_I2C_QCH,
    USI00_USI_QCH,
    USI01_SPI_I2C_QCH,
    USI01_USI_QCH,
    USI02_I2C_QCH,
    USI02_USI_QCH,
    USI03_I2C_QCH,
    USI03_USI_QCH,
    USI05_I2C_QCH,
    USI05_USI_OIS_QCH,
    USI06_I2C_QCH,
    USI06_USI_OIS_QCH,
    USI11_I2C_QCH,
    USI11_USI_QCH,
    USI17_I2C_QCH,
    USI18_I2C_QCH,
    USI19_I2C_QCH,
    USI20_I2C_QCH,
    USI21_I2C_QCH,
    SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH,
    GIC_QCH,
    LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,
    LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,
    SLH_AXI_MI_P_GIC_PERIS_QCH,
    LH_AXI_SI_D_PERIS_QCH,
    PDMA_QCH,
    S2MPU_S0_PERIS_QCH_S0,
    S2MPU_S0_PMMU0_PERIS_QCH_S0,
    SLH_AST_SI_G_PPMU_PERIS_QCH,
    SPDMA_QCH,
    VGEN_D_PDMA_QCH,
    VGEN_D_SPDMA_QCH,
    CMU_PERIS_QCH,
    D_TZPC_PERIS_QCH,
    MCT_QCH,
    MCT_SUB_QCH,
    PPMU_D_PERIS_QCH,
    QE_D_PDMA_QCH,
    QE_D_SPDMA_QCH,
    SLH_AXI_MI_P_PERIS_QCH,
    SPC_PERIS_QCH,
    SYSREG_PERIS_QCH,
    TMU_0_QCH,
    TMU_1_QCH,
    TMU_2_QCH,
    TMU_3_QCH,
    WDT0_QCH,
    WDT1_QCH,
    OTP_CON_SUB_QCH,
    OTP_CON_TOP_QCH,
    LH_AST_MI_OTF_BRP_RGBP_QCH,
    LH_AST_SI_OTF_RGBP_DLNE_QCH,
    LH_AST_SI_OTF_RGBP_MCFP_QCH,
    LH_AXI_MI_LD0_BRP_RGBP_QCH,
    LH_AXI_MI_LD1_BRP_RGBP_QCH,
    LH_AXI_SI_D0_RGBP_QCH,
    LH_AXI_SI_D1_RGBP_QCH,
    L_SIU_RGBP_QCH,
    RGBP_QCH,
    RGBP_QCH_VOTF0,
    RGBP_QCH_VOTF1,
    SLH_AST_SI_G_PPMU_RGBP_QCH,
    SYSMMU_S0_PMMU0_RGBP_QCH_S0,
    SYSMMU_S0_PMMU1_RGBP_QCH_S0,
    SYSMMU_S0_RGBP_QCH_S0,
    VGEN_LITE_RGBP_QCH,
    CMU_RGBP_QCH,
    D_TZPC_RGBP_QCH,
    PPMU_D0_RGBP_QCH,
    PPMU_D1_RGBP_QCH,
    SLH_AXI_MI_P_RGBP_QCH,
    SYSREG_RGBP_QCH,
    CMU_S2D_QCH,
    SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
    IP_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
    LH_AXI_MI_LD_MMU_DNC_SDMA_QCH,
    LH_TAXI_SI_D0_SDMA_NOCL1A_QCH,
    LH_TAXI_SI_D1_SDMA_NOCL1A_QCH,
    LH_TAXI_SI_D2_SDMA_NOCL1A_QCH,
    LH_TAXI_SI_D3_SDMA_NOCL1A_QCH,
    RSTnSYNC_CLK_SDMA_NOCD_QCH,
    RSTnSYNC_SR_CLK_SDMA_NOCD_QCH,
    SIU_G_PPMU_SDMA_QCH,
    SLH_AST_SI_G_PPMU_SDMA_QCH,
    SYSMMU_S0_PMMU0_SDMA_QCH_S0,
    SYSMMU_S0_PMMU1_SDMA_QCH_S0,
    SYSMMU_S0_PMMU2_SDMA_QCH_S0,
    SYSMMU_S0_PMMU3_SDMA_QCH_S0,
    SYSMMU_S0_SDMA_QCH_S0,
    SYSMMU_S1_PMMU0_SDMA_QCH_S0,
    SYSMMU_S1_SDMA_QCH_S0,
    VGEN_LITE_SDMA_QCH,
    VGEN_SDMA_QCH,
    CMU_SDMA_QCH,
    D_TZPC_SDMA_QCH,
    ECU_SDMA_QCH,
    PMU_SDMA_QCH,
    PPMU_IPDNC_QCH,
    PPMU_SDMA0_QCH,
    PPMU_SDMA1_QCH,
    PPMU_SDMA2_QCH,
    PPMU_SDMA3_QCH,
    RSTnSYNC_CLK_SDMA_NOCP_QCH,
    RSTnSYNC_SR_CLK_SDMA_NOCP_QCH,
    SLH_AXI_MI_LP_DNC_SDMA_QCH,
    SYSREG_SDMA_QCH,
    TREX_D_SDMA_QCH,
    IP_SNPU_QCH,
    IP_SNPU_QCH_CORE,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,
    LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,
    LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,
    LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,
    LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,
    RSTnSYNC_CLK_SNPU_NOCD_QCH,
    RSTnSYNC_SR_CLK_SNPU_NOCD_QCH,
    CMU_SNPU_QCH,
    D_TZPC_SNPU_QCH,
    ECU_SNPU_QCH,
    PMU_SNPU_QCH,
    RSTnSYNC_CLK_SNPU_NOCP_QCH,
    RSTnSYNC_SR_CLK_SNPU_NOCP_QCH,
    SLH_AXI_MI_LP_DNC_SNPU_QCH,
    SYSREG_SNPU_QCH,
    RSTnSYNC_CLK_SNPU_OSCCLK_QCH,
    LH_ACEL_SI_D_SSP_QCH,
    LH_AXI_MI_ID_PSP_SSP_QCH,
    LH_AXI_MI_ID_STRONG_SSP_QCH,
    RSTnSYNC_CLK_SSP_CM35P_QCH,
    S2MPU_S0_PMMU0_SSP_QCH,
    S2MPU_S0_SSP_QCH,
    SLH_AST_SI_G_PPMU_SSP_QCH,
    SS_PSP_QCH_BAAW,
    SS_PSP_QCH_CM35P,
    SS_PSP_QCH_DBG,
    SS_PSP_QCH_FPU,
    SS_PSP_QCH_LH_D,
    SS_PSP_QCH_LH_P,
    SS_PSP_QCH_MB_AP,
    SS_PSP_QCH_MB_CP,
    SS_PSP_QCH_SC,
    SS_PSP_QCH_SYSREG,
    CMU_SSP_QCH,
    D_TZPC_SSP_QCH,
    LH_AXI_SI_IP_PSP_SSP_QCH,
    PPMU_SSP_QCH,
    RTIC_QCH,
    SLH_AXI_MI_P_SSP_QCH,
    SYSREG_SSP_QCH,
    VGEN_LITE_SSP_QCH,
    RSTnSYNC_SR_CLK_SSP_PUF_QCH,
    CMU_STRONG_QCH,
    RSTnSYNC_CLK_STRONG_OSCCLK_QCH,
    RSTnSYNC_CLK_STRONG_OSCCLK_CPU_QCH,
    I3C_UFD0_QCH_PCLK,
    I3C_UFD0_QCH_SCLK,
    I3C_UFD1_QCH_PCLK,
    I3C_UFD1_QCH_SCLK,
    BAAW_D_UFDUNPU_QCH,
    CMU_UFD_QCH,
    D_TZPC_UFD_QCH,
    I2C_UFD0_QCH,
    I2C_UFD1_QCH,
    LH_AST_SI_OTF_UFD_UNPU_QCH,
    PDMA_UFD_QCH,
    PPMU_D_UFD_QCH,
    RSTnSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH,
    RSTnSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH,
    S2PC_UFD_QCH,
    SLH_AST_MI_OTF_CSIS_UFD_QCH,
    SLH_AST_SI_G_PPMU_UFD_QCH,
    SLH_AXI_MI_LP_CMGP_UFD_QCH,
    SLH_AXI_SI_D_UFD_QCH,
    SLH_AXI_SI_LD_UFD_UNPU_QCH,
    SLH_AXI_SI_LP_UFD_CSIS_QCH,
    SRAM_MIU_UFD_QCH,
    SYSMMU_S0_PMMU0_UFD_QCH_S0,
    SYSMMU_S0_UFD_QCH_S0,
    SYSREG_UFD_QCH,
    SYSREG_UFD_SECURE_QCH,
    VGEN_LITE_D_UFD_QCH,
    uFD_QCH,
    MMC_CARD_QCH,
    CMU_UFS_QCH,
    D_TZPC_UFS_QCH,
    ECU_UFS_QCH,
    GPIO_HSI1UFS_QCH,
    GPIO_UFS_QCH,
    LH_ACEL_SI_D_UFS_QCH,
    PPMU_UFS_QCH,
    S2MPU_S0_PMMU_UFS_QCH_S0,
    S2MPU_S0_UFS_QCH_S0,
    SLH_AST_SI_G_PPMU_UFS_QCH,
    SLH_AXI_MI_P_UFS_QCH,
    SPC_UFS_QCH,
    SYSREG_UFS_QCH,
    UFS_EMBD_QCH,
    UFS_EMBD_QCH_FMP,
    VGEN_LITE_UFS_QCH,
    UFS_EMBD_QCH_FPC,
    UFS_EMBD_QCH_PCS,
    CMU_UNPU_QCH,
    IP_UNPU_QCH,
    IP_UNPU_QCH_CLKIN,
    IP_UNPU_QCH_DBGCLK,
    IP_UNPU_QCH_SNPU,
    LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    LH_AST_MI_OTF_UFD_UNPU_QCH,
    LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    LH_AXI_MI_ID_IPUNPU1_UNPU_QCH,
    LH_AXI_SI_ID_IPUNPU0_UNPU_QCH,
    SLH_AXI_MI_LD_UFD_UNPU_QCH,
    BAAW_UNPUALIVE_QCH,
    D_TZPC_UNPU_QCH,
    LH_AXI_MI_ID_IPUNPU0_UNPU_QCH,
    LH_AXI_SI_ID_IPUNPU1_UNPU_QCH,
    SLH_AXI_MI_LP_ALIVE_UNPU_QCH,
    SLH_AXI_SI_LP_UNPU_ALIVE_QCH,
    SYSREG_UNPU_QCH,
    BAAW_VTS_QCH,
    CMU_VTS_QCH,
    DMIC_IF0_QCH_PCLK,
    DMIC_IF1_QCH_PCLK,
    DMIC_IF2_QCH_PCLK,
    GPIO_VTS_QCH,
    INTMEM_CODE_QCH,
    INTMEM_DATA0_QCH,
    INTMEM_DATA1_QCH,
    INTMEM_PCM_QCH,
    LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH,
    LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH,
    MAILBOX_ABOX_VTS_QCH,
    MAILBOX_AP_VTS_QCH,
    MAILBOX_UNPU_VTS_QCH,
    SERIAL_LIF_US_PROX_VTS_QCH_ACLK,
    SERIAL_LIF_US_PROX_VTS_QCH_PCLK,
    SERIAL_LIF_VT_QCH_ACLK,
    SERIAL_LIF_VT_QCH_PCLK,
    SYSREG_VTS_QCH,
    TIMER_QCH,
    WDT_VTS_QCH,
    SERIAL_LIF_VT_QCH_BCLK,
    SERIAL_LIF_VT_QCH_CCLK,
    SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK,
    SERIAL_LIF_US_PROX_VTS_QCH_CCLK,
    AsyncInterrupt_VTS_QCH_AsyncInterrupt_VT,
    YAMIN_MCU_VTS_QCH_CLKIN,
    YAMIN_MCU_VTS_QCH_DBGCLK,
    LH_AST_MI_OTF_MCFP_YUVP_QCH,
    LH_AST_SI_OTF_YUVP_MCFP_QCH,
    LH_AST_SI_OTF_YUVP_MCSC_QCH,
    LH_AXI_MI_LD_MCSC_YUVP_QCH,
    LH_AXI_SI_D0_YUVP_QCH,
    LH_AXI_SI_D1_YUVP_QCH,
    SIU_G_PPMU_YUVP_QCH,
    SLH_AST_SI_G_PPMU_YUVP_QCH,
    SYSMMU_S0_PMMU0_YUVP_QCH_S0,
    SYSMMU_S0_PMMU1_YUVP_QCH_S0,
    SYSMMU_S0_YUVP_QCH_S0,
    VGEN_LITE_YUVP_QCH,
    YUVP_QCH,
    YUVP_QCH_VOTF0,
    CMU_YUVP_QCH,
    D_TZPC_YUVP_QCH,
    PPMU_D0_YUVP_QCH,
    PPMU_D1_YUVP_QCH,
    SLH_AXI_MI_P_YUVP_QCH,
    SYSREG_YUVP_QCH,
	DFTMUX_CMU_QCH_CIS_CLK0,
	DFTMUX_CMU_QCH_CIS_CLK1,
	DFTMUX_CMU_QCH_CIS_CLK2,
	DFTMUX_CMU_QCH_CIS_CLK3,
	DFTMUX_CMU_QCH_CIS_CLK4,
	DFTMUX_CMU_QCH_CIS_CLK5,
	DFTMUX_CMU_QCH_CIS_CLK6,
    end_of_qch,
    num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,
};
enum option_id {
    CTRL_OPTION = OPTION_TYPE,
    CTRL_OPTION_TOP,
    CTRL_OPTION_ALIVE,
    CTRL_OPTION_PMU,
    CTRL_OPTION_AOCCSIS,
    CTRL_OPTION_AUD,
    CTRL_OPTION_BRP,
    CTRL_OPTION_CHUB,
    CTRL_OPTION_CHUBVTS,
    CTRL_OPTION_CMGP,
    CTRL_OPTION_CPUCL0_GLB,
    CTRL_OPTION_CPUCL0,
    CTRL_OPTION_CPUCL1H,
    CTRL_OPTION_CPUCL1L,
    CTRL_OPTION_CPUCL2,
    CTRL_OPTION_CSIS,
    CTRL_OPTION_CSTAT,
    CTRL_OPTION_DBGCORE,
    CTRL_OPTION_DLFE,
    CTRL_OPTION_DLNE,
    CTRL_OPTION_DNC,
    CTRL_OPTION_DPUB,
    CTRL_OPTION_DPUF0,
    CTRL_OPTION_DPUF1,
    CTRL_OPTION_DSP,
    CTRL_OPTION_DSU,
    CTRL_OPTION_G3DCORE,
    CTRL_OPTION_G3D,
    CTRL_OPTION_GNPU0,
    CTRL_OPTION_GNPU1,
    CTRL_OPTION_HSI0,
    CTRL_OPTION_HSI1,
    CTRL_OPTION_ICPU,
    CTRL_OPTION_LME,
    CTRL_OPTION_M2M,
    CTRL_OPTION_MCFP,
    CTRL_OPTION_MCSC,
    CTRL_OPTION_MFC,
    CTRL_OPTION_MFD,
    CTRL_OPTION_MIF0,
    CTRL_OPTION_MIF1,
    CTRL_OPTION_MIF2,
    CTRL_OPTION_MIF3,
    CTRL_OPTION_MODEM,
    CTRL_OPTION_NOCL0,
    CTRL_OPTION_NOCL1A,
    CTRL_OPTION_NOCL1B,
    CTRL_OPTION_NOCL2A,
    CTRL_OPTION_NPUMEM,
    CTRL_OPTION_PERIC0,
    CTRL_OPTION_PERIC1,
    CTRL_OPTION_PERIC2,
    CTRL_OPTION_PERIS,
    CTRL_OPTION_RGBP,
    CTRL_OPTION_S2D,
    CTRL_OPTION_SDMA,
    CTRL_OPTION_SNPU0,
    CTRL_OPTION_SNPU1,
    CTRL_OPTION_SSP,
    CTRL_OPTION_STRONG,
    CTRL_OPTION_UFD,
    CTRL_OPTION_UFS,
    CTRL_OPTION_UNPU,
    CTRL_OPTION_VTS,
    CTRL_OPTION_YUVP,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,
};
#endif
