

================================================================
== Vitis HLS Report for 'triangular'
================================================================
* Date:           Wed Apr  5 23:45:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.490 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 4 5 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:3]   --->   Operation 14 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.01ns)   --->   "%i = add i32 %n_read, i32 4294967295" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 16 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%icmp_ln5 = icmp_sgt  i32 %n_read, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 17 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.end16, void %for.body.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 18 'br' 'br_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 19 'alloca' 'indvars_iv' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 20 'alloca' 'i_1' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.01ns)   --->   "%add_ln5 = add i32 %n_read, i32 4294967294" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 21 'add' 'add_ln5' <Predicate = (icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %add_ln5" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 22 'sext' 'sext_ln5' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 23 'zext' 'zext_ln5' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %zext_ln5, i64 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 24 'store' 'store_ln5' <Predicate = (icmp_ln5)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %sext_ln5, i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 25 'store' 'store_ln5' <Predicate = (icmp_ln5)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 26 'br' 'br_ln5' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_2 = load i64 %i_1"   --->   Operation 27 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i64 %i_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 28 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %i_2, i32 63" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %tmp, void %VITIS_LOOP_7_2.split, void %for.end16.loopexit" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 30 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:4]   --->   Operation 31 'specloopname' 'specloopname_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.08ns)   --->   "%add_ln5_1 = add i64 %i_2, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 32 'add' 'add_ln5_1' <Predicate = (!tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln7 = icmp_sgt  i64 %i_2, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 33 'icmp' 'icmp_ln7' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc14, void %for.body4.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 34 'br' 'br_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = trunc i64 %i_2"   --->   Operation 35 'trunc' 'empty' <Predicate = (!tmp & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_1_cast_cast = zext i7 %empty"   --->   Operation 36 'zext' 'i_1_cast_cast' <Predicate = (!tmp & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_1_cast_cast"   --->   Operation 37 'getelementptr' 'x_addr' <Predicate = (!tmp & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%x_load = load i7 %x_addr"   --->   Operation 38 'load' 'x_load' <Predicate = (!tmp & icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.end16"   --->   Operation 39 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 40 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%x_load = load i7 %x_addr"   --->   Operation 41 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %indvars_iv_load, i32 63" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 42 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%select_ln7 = select i1 %tmp_1, i64 %indvars_iv_load, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 43 'select' 'select_ln7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [2/2] (0.42ns)   --->   "%call_ln7 = call void @triangular_Pipeline_VITIS_LOOP_7_2, i64 %indvars_iv_load, i14 %trunc_ln7, i32 %A, i14 %trunc_ln5, i64 %select_ln7, i32 %x_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 44 'call' 'call_ln7' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.51>
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln7 = call void @triangular_Pipeline_VITIS_LOOP_7_2, i64 %indvars_iv_load, i14 %trunc_ln7, i32 %A, i14 %trunc_ln5, i64 %select_ln7, i32 %x_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 45 'call' 'call_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc14"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 47 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.08ns)   --->   "%add_ln5_2 = add i64 %indvars_iv_load_1, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 48 'add' 'add_ln5_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %add_ln5_1, i64 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 49 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln5 = store i64 %add_ln5_2, i64 %indvars_iv" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 50 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5]   --->   Operation 51 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.01>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%i_0_lcssa = phi i32 %i, void %entry, i32 4294967295, void %for.end16.loopexit"   --->   Operation 52 'phi' 'i_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln12 = add i32 %i_0_lcssa, i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:12]   --->   Operation 53 'add' 'add_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln12 = ret i32 %add_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:12]   --->   Operation 54 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.44ns
The critical path consists of the following:
	wire read operation ('n', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:3) on port 'n' (../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:3) [12]  (0 ns)
	'add' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5) [13]  (1.02 ns)
	'store' operation ('store_ln5', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5) of variable 'zext_ln5', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5 on local variable 'i' [23]  (0.427 ns)

 <State 2>: 1.42ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [27]  (0 ns)
	'getelementptr' operation ('x_addr') [40]  (0 ns)
	'load' operation ('x_load') on array 'x' [41]  (1.24 ns)
	blocking operation 0.18 ns on control path)

 <State 3>: 1.66ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [41]  (1.24 ns)
	'call' operation ('call_ln7', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7) to 'triangular_Pipeline_VITIS_LOOP_7_2' [44]  (0.427 ns)

 <State 4>: 1.51ns
The critical path consists of the following:
	'load' operation ('indvars_iv_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5) on local variable 'indvars_iv' [47]  (0 ns)
	'add' operation ('add_ln5_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5) [48]  (1.08 ns)
	'store' operation ('store_ln5', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5) of variable 'add_ln5_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5 on local variable 'indvars_iv' [50]  (0.427 ns)

 <State 5>: 1.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:5) [55]  (0 ns)
	'add' operation ('add_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:12) [56]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
