<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/insts/macromem.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/arm/insts/macromem.cc</h1>  </div>
</div>
<div class="contents">
<a href="macromem_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Stephen Hines</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;sstream&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="macromem_8hh.html">arch/arm/insts/macromem.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;arch/arm/generated/decoder.hh&quot;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="keyword">using namespace </span>std;
<a name="l00049"></a>00049 <span class="keyword">using namespace </span>ArmISAInst;
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="keyword">namespace </span>ArmISA
<a name="l00052"></a>00052 {
<a name="l00053"></a>00053 
<a name="l00054"></a><a class="code" href="classArmISA_1_1MacroMemOp.html#a48a3f0fac15a7ec8ffb02ece3ef9a064">00054</a> MacroMemOp::MacroMemOp(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> machInst,
<a name="l00055"></a>00055                        OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>,
<a name="l00056"></a>00056                        <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">user</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>,
<a name="l00057"></a>00057                        <span class="keywordtype">bool</span> load, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> reglist) :
<a name="l00058"></a>00058     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> regs = reglist;
<a name="l00061"></a>00061     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ones = <a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a>(reglist);
<a name="l00062"></a>00062     <span class="comment">// Remember that writeback adds a uop or two and the temp register adds one</span>
<a name="l00063"></a>00063     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = ones + (writeback ? (load ? 2 : 1) : 0) + 1;
<a name="l00064"></a>00064 
<a name="l00065"></a>00065     <span class="comment">// It&#39;s technically legal to do a lot of nothing</span>
<a name="l00066"></a>00066     <span class="keywordflow">if</span> (!ones)
<a name="l00067"></a>00067         <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00070"></a>00070     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a> = 0;
<a name="l00071"></a>00071 
<a name="l00072"></a>00072     <span class="keywordflow">if</span> (!up)
<a name="l00073"></a>00073         addr = (ones &lt;&lt; 2) - 4;
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <span class="keywordflow">if</span> (!index)
<a name="l00076"></a>00076         addr += 4;
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00079"></a>00079 
<a name="l00080"></a>00080     <span class="comment">// Add 0 to Rn and stick it in ureg0.</span>
<a name="l00081"></a>00081     <span class="comment">// This is equivalent to a move.</span>
<a name="l00082"></a>00082     *uop = <span class="keyword">new</span> MicroAddiUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, rn, 0);
<a name="l00083"></a>00083 
<a name="l00084"></a>00084     <span class="keywordtype">unsigned</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = 0;
<a name="l00085"></a>00085     <span class="keywordtype">unsigned</span> regIdx = 0;
<a name="l00086"></a>00086     <span class="keywordtype">bool</span> force_user = user &amp; !<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(reglist, 15);
<a name="l00087"></a>00087     <span class="keywordtype">bool</span> exception_ret = user &amp; <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(reglist, 15);
<a name="l00088"></a>00088 
<a name="l00089"></a>00089     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; ones; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00090"></a>00090         <span class="comment">// Find the next register.</span>
<a name="l00091"></a>00091         <span class="keywordflow">while</span> (!<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(regs, reg))
<a name="l00092"></a>00092             reg++;
<a name="l00093"></a>00093         <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place.">replaceBits</a>(regs, reg, 0);
<a name="l00094"></a>00094 
<a name="l00095"></a>00095         regIdx = reg;
<a name="l00096"></a>00096         <span class="keywordflow">if</span> (force_user) {
<a name="l00097"></a>00097             regIdx = <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>, regIdx);
<a name="l00098"></a>00098         }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100         <span class="keywordflow">if</span> (load) {
<a name="l00101"></a>00101             <span class="keywordflow">if</span> (writeback &amp;&amp; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> == ones - 1) {
<a name="l00102"></a>00102                 <span class="comment">// If it&#39;s a writeback and this is the last register</span>
<a name="l00103"></a>00103                 <span class="comment">// do the load into a temporary register which we&#39;ll move</span>
<a name="l00104"></a>00104                 <span class="comment">// into the final one later</span>
<a name="l00105"></a>00105                 *++uop = <span class="keyword">new</span> MicroLdrUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>,
<a name="l00106"></a>00106                         up, addr);
<a name="l00107"></a>00107             } <span class="keywordflow">else</span> {
<a name="l00108"></a>00108                 <span class="comment">// Otherwise just do it normally</span>
<a name="l00109"></a>00109                 <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> &amp;&amp; exception_ret) {
<a name="l00110"></a>00110                     <span class="comment">// This must be the exception return form of ldm.</span>
<a name="l00111"></a>00111                     *++uop = <span class="keyword">new</span> MicroLdrRetUop(machInst, regIdx,
<a name="l00112"></a>00112                                                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, up, addr);
<a name="l00113"></a>00113                 } <span class="keywordflow">else</span> {
<a name="l00114"></a>00114                     *++uop = <span class="keyword">new</span> MicroLdrUop(machInst, regIdx,
<a name="l00115"></a>00115                                             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, up, addr);
<a name="l00116"></a>00116                     <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {
<a name="l00117"></a>00117                         (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea9fea768f0f40e135835b10db1c69fc7a" title="Control transfer instruction.">StaticInst::IsControl</a>);
<a name="l00118"></a>00118                         <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))
<a name="l00119"></a>00119                             (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eae8e2d2809d3b6b730e709f808d05c2c3" title="Conditional control transfer.">StaticInst::IsCondControl</a>);
<a name="l00120"></a>00120                         <span class="keywordflow">else</span>
<a name="l00121"></a>00121                             (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea72aef0ce9a2b9e2e09e79c2fcb3833de" title="Unconditional control transfer.">StaticInst::IsUncondControl</a>);
<a name="l00122"></a>00122                         (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eab2ad8e6ccd9db75b3e8bc569719a2796" title="Register indirect control transfer.">StaticInst::IsIndirectControl</a>);
<a name="l00123"></a>00123                     }
<a name="l00124"></a>00124                 }
<a name="l00125"></a>00125             }
<a name="l00126"></a>00126         } <span class="keywordflow">else</span> {
<a name="l00127"></a>00127             *++uop = <span class="keyword">new</span> MicroStrUop(machInst, regIdx, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, up, addr);
<a name="l00128"></a>00128         }
<a name="l00129"></a>00129 
<a name="l00130"></a>00130         <span class="keywordflow">if</span> (up)
<a name="l00131"></a>00131             addr += 4;
<a name="l00132"></a>00132         <span class="keywordflow">else</span>
<a name="l00133"></a>00133             addr -= 4;
<a name="l00134"></a>00134     }
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (writeback &amp;&amp; ones) {
<a name="l00137"></a>00137         <span class="comment">// put the register update after we&#39;re done all loading</span>
<a name="l00138"></a>00138         <span class="keywordflow">if</span> (up)
<a name="l00139"></a>00139             *++uop = <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, ones * 4);
<a name="l00140"></a>00140         <span class="keywordflow">else</span>
<a name="l00141"></a>00141             *++uop = <span class="keyword">new</span> MicroSubiUop(machInst, rn, rn, ones * 4);
<a name="l00142"></a>00142 
<a name="l00143"></a>00143         <span class="comment">// If this was a load move the last temporary value into place</span>
<a name="l00144"></a>00144         <span class="comment">// this way we can&#39;t take an exception after we update the base</span>
<a name="l00145"></a>00145         <span class="comment">// register.</span>
<a name="l00146"></a>00146         <span class="keywordflow">if</span> (load &amp;&amp; reg == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> &amp;&amp; exception_ret) {
<a name="l00147"></a>00147             *++uop = <span class="keyword">new</span> MicroUopRegMovRet(machInst, 0, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>);
<a name="l00148"></a>00148             <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))
<a name="l00149"></a>00149                 (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eae8e2d2809d3b6b730e709f808d05c2c3" title="Conditional control transfer.">StaticInst::IsCondControl</a>);
<a name="l00150"></a>00150             <span class="keywordflow">else</span>
<a name="l00151"></a>00151                 (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea72aef0ce9a2b9e2e09e79c2fcb3833de" title="Unconditional control transfer.">StaticInst::IsUncondControl</a>);
<a name="l00152"></a>00152         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (load) {
<a name="l00153"></a>00153             *++uop = <span class="keyword">new</span> MicroUopRegMov(machInst, regIdx, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>);
<a name="l00154"></a>00154             <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {
<a name="l00155"></a>00155                 (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea9fea768f0f40e135835b10db1c69fc7a" title="Control transfer instruction.">StaticInst::IsControl</a>);
<a name="l00156"></a>00156                 (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eae8e2d2809d3b6b730e709f808d05c2c3" title="Conditional control transfer.">StaticInst::IsCondControl</a>);
<a name="l00157"></a>00157                 (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eab2ad8e6ccd9db75b3e8bc569719a2796" title="Register indirect control transfer.">StaticInst::IsIndirectControl</a>);
<a name="l00158"></a>00158                 <span class="comment">// This is created as a RAS POP</span>
<a name="l00159"></a>00159                 <span class="keywordflow">if</span> (rn == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a>)
<a name="l00160"></a>00160                     (*uop)-&gt;setFlag(<a class="code" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2ea8405899d809a1aa9c18cfe77ab2524d3" title="Subroutine return.">StaticInst::IsReturn</a>);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162             }
<a name="l00163"></a>00163         }
<a name="l00164"></a>00164     }
<a name="l00165"></a>00165 
<a name="l00166"></a>00166     (*uop)-&gt;setLastMicroop();
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00169"></a>00169             !(*curUop)-&gt;isLastMicroop(); curUop++) {
<a name="l00170"></a>00170         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(curUop-&gt;get());
<a name="l00171"></a>00171         assert(uopPtr);
<a name="l00172"></a>00172         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00173"></a>00173     }
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 
<a name="l00176"></a><a class="code" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">00176</a> <a class="code" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">VldMultOp::VldMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> machInst, OpClass __opClass,
<a name="l00177"></a>00177                      <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00178"></a>00178                      <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>) :
<a name="l00179"></a>00179     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00180"></a>00180 {
<a name="l00181"></a>00181     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00182"></a>00182     assert(regs % elems == 0);
<a name="l00183"></a>00183 
<a name="l00184"></a>00184     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (regs &gt; 2) ? 2 : 1;
<a name="l00185"></a>00185     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00186"></a>00186     <span class="keywordtype">bool</span> deinterleave = (elems &gt; 1);
<a name="l00187"></a>00187 
<a name="l00188"></a>00188     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00189"></a>00189     <span class="keywordflow">if</span> (deinterleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00190"></a>00190     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00191"></a>00191 
<a name="l00192"></a>00192     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rMid = deinterleave ? <a class="code" href="namespaceArmISA.html#a484f1e82e920731442a6c62bf6c766f0">NumFloatArchRegs</a> : vd * 2;
<a name="l00193"></a>00193 
<a name="l00194"></a>00194     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> noAlign = TLB::MustBeOne;
<a name="l00195"></a>00195 
<a name="l00196"></a>00196     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00197"></a>00197     <span class="keywordflow">switch</span> (regs) {
<a name="l00198"></a>00198       <span class="keywordflow">case</span> 4:
<a name="l00199"></a>00199         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00200"></a>00200                 size, machInst, rMid, rn, 0, align);
<a name="l00201"></a>00201         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00202"></a>00202                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00203"></a>00203         <span class="keywordflow">break</span>;
<a name="l00204"></a>00204       <span class="keywordflow">case</span> 3:
<a name="l00205"></a>00205         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00206"></a>00206                 size, machInst, rMid, rn, 0, align);
<a name="l00207"></a>00207         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(
<a name="l00208"></a>00208                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00209"></a>00209         <span class="keywordflow">break</span>;
<a name="l00210"></a>00210       <span class="keywordflow">case</span> 2:
<a name="l00211"></a>00211         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00212"></a>00212                 size, machInst, rMid, rn, 0, align);
<a name="l00213"></a>00213         <span class="keywordflow">break</span>;
<a name="l00214"></a>00214       <span class="keywordflow">case</span> 1:
<a name="l00215"></a>00215         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(
<a name="l00216"></a>00216                 size, machInst, rMid, rn, 0, align);
<a name="l00217"></a>00217         <span class="keywordflow">break</span>;
<a name="l00218"></a>00218       <span class="keywordflow">default</span>:
<a name="l00219"></a>00219         <span class="comment">// Unknown number of registers</span>
<a name="l00220"></a>00220         microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00221"></a>00221     }
<a name="l00222"></a>00222     <span class="keywordflow">if</span> (wb) {
<a name="l00223"></a>00223         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l00224"></a>00224             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00225"></a>00225                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l00226"></a>00226         } <span class="keywordflow">else</span> {
<a name="l00227"></a>00227             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00228"></a>00228                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, regs * 8);
<a name="l00229"></a>00229         }
<a name="l00230"></a>00230     }
<a name="l00231"></a>00231     <span class="keywordflow">if</span> (deinterleave) {
<a name="l00232"></a>00232         <span class="keywordflow">switch</span> (elems) {
<a name="l00233"></a>00233           <span class="keywordflow">case</span> 4:
<a name="l00234"></a>00234             assert(regs == 4);
<a name="l00235"></a>00235             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon8Uop&gt;(
<a name="l00236"></a>00236                     size, machInst, vd * 2, rMid, inc * 2);
<a name="l00237"></a>00237             <span class="keywordflow">break</span>;
<a name="l00238"></a>00238           <span class="keywordflow">case</span> 3:
<a name="l00239"></a>00239             assert(regs == 3);
<a name="l00240"></a>00240             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon6Uop&gt;(
<a name="l00241"></a>00241                     size, machInst, vd * 2, rMid, inc * 2);
<a name="l00242"></a>00242             <span class="keywordflow">break</span>;
<a name="l00243"></a>00243           <span class="keywordflow">case</span> 2:
<a name="l00244"></a>00244             assert(regs == 4 || regs == 2);
<a name="l00245"></a>00245             <span class="keywordflow">if</span> (regs == 4) {
<a name="l00246"></a>00246                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00247"></a>00247                         size, machInst, vd * 2, rMid, inc * 2);
<a name="l00248"></a>00248                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00249"></a>00249                         size, machInst, vd * 2 + 2, rMid + 4, inc * 2);
<a name="l00250"></a>00250             } <span class="keywordflow">else</span> {
<a name="l00251"></a>00251                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00252"></a>00252                         size, machInst, vd * 2, rMid, inc * 2);
<a name="l00253"></a>00253             }
<a name="l00254"></a>00254             <span class="keywordflow">break</span>;
<a name="l00255"></a>00255           <span class="keywordflow">default</span>:
<a name="l00256"></a>00256             <span class="comment">// Bad number of elements to deinterleave</span>
<a name="l00257"></a>00257             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00258"></a>00258         }
<a name="l00259"></a>00259     }
<a name="l00260"></a>00260     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l00261"></a>00261 
<a name="l00262"></a>00262     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00263"></a>00263         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00264"></a>00264         assert(uopPtr);
<a name="l00265"></a>00265         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00266"></a>00266     }
<a name="l00267"></a>00267     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00268"></a>00268 }
<a name="l00269"></a>00269 
<a name="l00270"></a><a class="code" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">00270</a> <a class="code" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">VldSingleOp::VldSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> machInst,
<a name="l00271"></a>00271                          OpClass __opClass, <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems,
<a name="l00272"></a>00272                          <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00273"></a>00273                          <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align,
<a name="l00274"></a>00274                          <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane) :
<a name="l00275"></a>00275     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00278"></a>00278     assert(regs % elems == 0);
<a name="l00279"></a>00279 
<a name="l00280"></a>00280     <span class="keywordtype">unsigned</span> eBytes = (1 &lt;&lt; size);
<a name="l00281"></a>00281     <span class="keywordtype">unsigned</span> loadSize = eBytes * elems;
<a name="l00282"></a>00282     <span class="keywordtype">unsigned</span> loadRegs M5_VAR_USED = (loadSize + <span class="keyword">sizeof</span>(FloatRegBits) - 1) /
<a name="l00283"></a>00283                         <span class="keyword">sizeof</span>(FloatRegBits);
<a name="l00284"></a>00284 
<a name="l00285"></a>00285     assert(loadRegs &gt; 0 &amp;&amp; loadRegs &lt;= 4);
<a name="l00286"></a>00286 
<a name="l00287"></a>00287     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;
<a name="l00288"></a>00288     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00289"></a>00289 
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00291"></a>00291     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00292"></a>00292     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00293"></a>00293 
<a name="l00294"></a>00294     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> ufp0 = <a class="code" href="namespaceArmISA.html#a484f1e82e920731442a6c62bf6c766f0">NumFloatArchRegs</a>;
<a name="l00295"></a>00295 
<a name="l00296"></a>00296     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00297"></a>00297     <span class="keywordflow">switch</span> (loadSize) {
<a name="l00298"></a>00298       <span class="keywordflow">case</span> 1:
<a name="l00299"></a>00299         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon1Uop&lt;uint8_t&gt;(
<a name="l00300"></a>00300                 machInst, ufp0, rn, 0, align);
<a name="l00301"></a>00301         <span class="keywordflow">break</span>;
<a name="l00302"></a>00302       <span class="keywordflow">case</span> 2:
<a name="l00303"></a>00303         <span class="keywordflow">if</span> (eBytes == 2) {
<a name="l00304"></a>00304             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon2Uop&lt;uint16_t&gt;(
<a name="l00305"></a>00305                     machInst, ufp0, rn, 0, align);
<a name="l00306"></a>00306         } <span class="keywordflow">else</span> {
<a name="l00307"></a>00307             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon2Uop&lt;uint8_t&gt;(
<a name="l00308"></a>00308                     machInst, ufp0, rn, 0, align);
<a name="l00309"></a>00309         }
<a name="l00310"></a>00310         <span class="keywordflow">break</span>;
<a name="l00311"></a>00311       <span class="keywordflow">case</span> 3:
<a name="l00312"></a>00312         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon3Uop&lt;uint8_t&gt;(
<a name="l00313"></a>00313                 machInst, ufp0, rn, 0, align);
<a name="l00314"></a>00314         <span class="keywordflow">break</span>;
<a name="l00315"></a>00315       <span class="keywordflow">case</span> 4:
<a name="l00316"></a>00316         <span class="keywordflow">switch</span> (eBytes) {
<a name="l00317"></a>00317           <span class="keywordflow">case</span> 1:
<a name="l00318"></a>00318             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint8_t&gt;(
<a name="l00319"></a>00319                     machInst, ufp0, rn, 0, align);
<a name="l00320"></a>00320             <span class="keywordflow">break</span>;
<a name="l00321"></a>00321           <span class="keywordflow">case</span> 2:
<a name="l00322"></a>00322             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint16_t&gt;(
<a name="l00323"></a>00323                     machInst, ufp0, rn, 0, align);
<a name="l00324"></a>00324             <span class="keywordflow">break</span>;
<a name="l00325"></a>00325           <span class="keywordflow">case</span> 4:
<a name="l00326"></a>00326             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint32_t&gt;(
<a name="l00327"></a>00327                     machInst, ufp0, rn, 0, align);
<a name="l00328"></a>00328             <span class="keywordflow">break</span>;
<a name="l00329"></a>00329         }
<a name="l00330"></a>00330         <span class="keywordflow">break</span>;
<a name="l00331"></a>00331       <span class="keywordflow">case</span> 6:
<a name="l00332"></a>00332         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon6Uop&lt;uint16_t&gt;(
<a name="l00333"></a>00333                 machInst, ufp0, rn, 0, align);
<a name="l00334"></a>00334         <span class="keywordflow">break</span>;
<a name="l00335"></a>00335       <span class="keywordflow">case</span> 8:
<a name="l00336"></a>00336         <span class="keywordflow">switch</span> (eBytes) {
<a name="l00337"></a>00337           <span class="keywordflow">case</span> 2:
<a name="l00338"></a>00338             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon8Uop&lt;uint16_t&gt;(
<a name="l00339"></a>00339                     machInst, ufp0, rn, 0, align);
<a name="l00340"></a>00340             <span class="keywordflow">break</span>;
<a name="l00341"></a>00341           <span class="keywordflow">case</span> 4:
<a name="l00342"></a>00342             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon8Uop&lt;uint32_t&gt;(
<a name="l00343"></a>00343                     machInst, ufp0, rn, 0, align);
<a name="l00344"></a>00344             <span class="keywordflow">break</span>;
<a name="l00345"></a>00345         }
<a name="l00346"></a>00346         <span class="keywordflow">break</span>;
<a name="l00347"></a>00347       <span class="keywordflow">case</span> 12:
<a name="l00348"></a>00348         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon12Uop&lt;uint32_t&gt;(
<a name="l00349"></a>00349                 machInst, ufp0, rn, 0, align);
<a name="l00350"></a>00350         <span class="keywordflow">break</span>;
<a name="l00351"></a>00351       <span class="keywordflow">case</span> 16:
<a name="l00352"></a>00352         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon16Uop&lt;uint32_t&gt;(
<a name="l00353"></a>00353                 machInst, ufp0, rn, 0, align);
<a name="l00354"></a>00354         <span class="keywordflow">break</span>;
<a name="l00355"></a>00355       <span class="keywordflow">default</span>:
<a name="l00356"></a>00356         <span class="comment">// Unrecognized load size</span>
<a name="l00357"></a>00357         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00358"></a>00358     }
<a name="l00359"></a>00359     <span class="keywordflow">if</span> (wb) {
<a name="l00360"></a>00360         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l00361"></a>00361             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00362"></a>00362                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l00363"></a>00363         } <span class="keywordflow">else</span> {
<a name="l00364"></a>00364             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00365"></a>00365                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, loadSize);
<a name="l00366"></a>00366         }
<a name="l00367"></a>00367     }
<a name="l00368"></a>00368     <span class="keywordflow">switch</span> (elems) {
<a name="l00369"></a>00369       <span class="keywordflow">case</span> 4:
<a name="l00370"></a>00370         assert(regs == 4);
<a name="l00371"></a>00371         <span class="keywordflow">switch</span> (size) {
<a name="l00372"></a>00372           <span class="keywordflow">case</span> 0:
<a name="l00373"></a>00373             <span class="keywordflow">if</span> (all) {
<a name="l00374"></a>00374                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to8Uop&lt;uint8_t&gt;(
<a name="l00375"></a>00375                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00376"></a>00376             } <span class="keywordflow">else</span> {
<a name="l00377"></a>00377                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to8Uop&lt;uint8_t&gt;(
<a name="l00378"></a>00378                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00379"></a>00379             }
<a name="l00380"></a>00380             <span class="keywordflow">break</span>;
<a name="l00381"></a>00381           <span class="keywordflow">case</span> 1:
<a name="l00382"></a>00382             <span class="keywordflow">if</span> (all) {
<a name="l00383"></a>00383                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to8Uop&lt;uint16_t&gt;(
<a name="l00384"></a>00384                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00385"></a>00385             } <span class="keywordflow">else</span> {
<a name="l00386"></a>00386                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to8Uop&lt;uint16_t&gt;(
<a name="l00387"></a>00387                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00388"></a>00388             }
<a name="l00389"></a>00389             <span class="keywordflow">break</span>;
<a name="l00390"></a>00390           <span class="keywordflow">case</span> 2:
<a name="l00391"></a>00391             <span class="keywordflow">if</span> (all) {
<a name="l00392"></a>00392                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon4to8Uop&lt;uint32_t&gt;(
<a name="l00393"></a>00393                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00394"></a>00394             } <span class="keywordflow">else</span> {
<a name="l00395"></a>00395                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon4to8Uop&lt;uint32_t&gt;(
<a name="l00396"></a>00396                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00397"></a>00397             }
<a name="l00398"></a>00398             <span class="keywordflow">break</span>;
<a name="l00399"></a>00399           <span class="keywordflow">default</span>:
<a name="l00400"></a>00400             <span class="comment">// Bad size</span>
<a name="l00401"></a>00401             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00402"></a>00402             <span class="keywordflow">break</span>;
<a name="l00403"></a>00403         }
<a name="l00404"></a>00404         <span class="keywordflow">break</span>;
<a name="l00405"></a>00405       <span class="keywordflow">case</span> 3:
<a name="l00406"></a>00406         assert(regs == 3);
<a name="l00407"></a>00407         <span class="keywordflow">switch</span> (size) {
<a name="l00408"></a>00408           <span class="keywordflow">case</span> 0:
<a name="l00409"></a>00409             <span class="keywordflow">if</span> (all) {
<a name="l00410"></a>00410                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to6Uop&lt;uint8_t&gt;(
<a name="l00411"></a>00411                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00412"></a>00412             } <span class="keywordflow">else</span> {
<a name="l00413"></a>00413                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to6Uop&lt;uint8_t&gt;(
<a name="l00414"></a>00414                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00415"></a>00415             }
<a name="l00416"></a>00416             <span class="keywordflow">break</span>;
<a name="l00417"></a>00417           <span class="keywordflow">case</span> 1:
<a name="l00418"></a>00418             <span class="keywordflow">if</span> (all) {
<a name="l00419"></a>00419                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to6Uop&lt;uint16_t&gt;(
<a name="l00420"></a>00420                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00421"></a>00421             } <span class="keywordflow">else</span> {
<a name="l00422"></a>00422                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to6Uop&lt;uint16_t&gt;(
<a name="l00423"></a>00423                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00424"></a>00424             }
<a name="l00425"></a>00425             <span class="keywordflow">break</span>;
<a name="l00426"></a>00426           <span class="keywordflow">case</span> 2:
<a name="l00427"></a>00427             <span class="keywordflow">if</span> (all) {
<a name="l00428"></a>00428                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon4to6Uop&lt;uint32_t&gt;(
<a name="l00429"></a>00429                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00430"></a>00430             } <span class="keywordflow">else</span> {
<a name="l00431"></a>00431                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon4to6Uop&lt;uint32_t&gt;(
<a name="l00432"></a>00432                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00433"></a>00433             }
<a name="l00434"></a>00434             <span class="keywordflow">break</span>;
<a name="l00435"></a>00435           <span class="keywordflow">default</span>:
<a name="l00436"></a>00436             <span class="comment">// Bad size</span>
<a name="l00437"></a>00437             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00438"></a>00438             <span class="keywordflow">break</span>;
<a name="l00439"></a>00439         }
<a name="l00440"></a>00440         <span class="keywordflow">break</span>;
<a name="l00441"></a>00441       <span class="keywordflow">case</span> 2:
<a name="l00442"></a>00442         assert(regs == 2);
<a name="l00443"></a>00443         assert(loadRegs &lt;= 2);
<a name="l00444"></a>00444         <span class="keywordflow">switch</span> (size) {
<a name="l00445"></a>00445           <span class="keywordflow">case</span> 0:
<a name="l00446"></a>00446             <span class="keywordflow">if</span> (all) {
<a name="l00447"></a>00447                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint8_t&gt;(
<a name="l00448"></a>00448                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00449"></a>00449             } <span class="keywordflow">else</span> {
<a name="l00450"></a>00450                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint8_t&gt;(
<a name="l00451"></a>00451                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00452"></a>00452             }
<a name="l00453"></a>00453             <span class="keywordflow">break</span>;
<a name="l00454"></a>00454           <span class="keywordflow">case</span> 1:
<a name="l00455"></a>00455             <span class="keywordflow">if</span> (all) {
<a name="l00456"></a>00456                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint16_t&gt;(
<a name="l00457"></a>00457                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00458"></a>00458             } <span class="keywordflow">else</span> {
<a name="l00459"></a>00459                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint16_t&gt;(
<a name="l00460"></a>00460                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00461"></a>00461             }
<a name="l00462"></a>00462             <span class="keywordflow">break</span>;
<a name="l00463"></a>00463           <span class="keywordflow">case</span> 2:
<a name="l00464"></a>00464             <span class="keywordflow">if</span> (all) {
<a name="l00465"></a>00465                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint32_t&gt;(
<a name="l00466"></a>00466                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00467"></a>00467             } <span class="keywordflow">else</span> {
<a name="l00468"></a>00468                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint32_t&gt;(
<a name="l00469"></a>00469                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00470"></a>00470             }
<a name="l00471"></a>00471             <span class="keywordflow">break</span>;
<a name="l00472"></a>00472           <span class="keywordflow">default</span>:
<a name="l00473"></a>00473             <span class="comment">// Bad size</span>
<a name="l00474"></a>00474             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00475"></a>00475             <span class="keywordflow">break</span>;
<a name="l00476"></a>00476         }
<a name="l00477"></a>00477         <span class="keywordflow">break</span>;
<a name="l00478"></a>00478       <span class="keywordflow">case</span> 1:
<a name="l00479"></a>00479         assert(regs == 1 || (all &amp;&amp; regs == 2));
<a name="l00480"></a>00480         assert(loadRegs &lt;= 2);
<a name="l00481"></a>00481         <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> &lt; regs; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>++) {
<a name="l00482"></a>00482             <span class="keywordflow">switch</span> (size) {
<a name="l00483"></a>00483               <span class="keywordflow">case</span> 0:
<a name="l00484"></a>00484                 <span class="keywordflow">if</span> (all) {
<a name="l00485"></a>00485                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00486"></a>00486                         <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint8_t&gt;(
<a name="l00487"></a>00487                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);
<a name="l00488"></a>00488                 } <span class="keywordflow">else</span> {
<a name="l00489"></a>00489                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00490"></a>00490                         <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint8_t&gt;(
<a name="l00491"></a>00491                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);
<a name="l00492"></a>00492                 }
<a name="l00493"></a>00493                 <span class="keywordflow">break</span>;
<a name="l00494"></a>00494               <span class="keywordflow">case</span> 1:
<a name="l00495"></a>00495                 <span class="keywordflow">if</span> (all) {
<a name="l00496"></a>00496                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00497"></a>00497                         <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint16_t&gt;(
<a name="l00498"></a>00498                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);
<a name="l00499"></a>00499                 } <span class="keywordflow">else</span> {
<a name="l00500"></a>00500                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00501"></a>00501                         <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint16_t&gt;(
<a name="l00502"></a>00502                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);
<a name="l00503"></a>00503                 }
<a name="l00504"></a>00504                 <span class="keywordflow">break</span>;
<a name="l00505"></a>00505               <span class="keywordflow">case</span> 2:
<a name="l00506"></a>00506                 <span class="keywordflow">if</span> (all) {
<a name="l00507"></a>00507                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00508"></a>00508                         <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint32_t&gt;(
<a name="l00509"></a>00509                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);
<a name="l00510"></a>00510                 } <span class="keywordflow">else</span> {
<a name="l00511"></a>00511                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00512"></a>00512                         <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint32_t&gt;(
<a name="l00513"></a>00513                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);
<a name="l00514"></a>00514                 }
<a name="l00515"></a>00515                 <span class="keywordflow">break</span>;
<a name="l00516"></a>00516               <span class="keywordflow">default</span>:
<a name="l00517"></a>00517                 <span class="comment">// Bad size</span>
<a name="l00518"></a>00518                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00519"></a>00519                 <span class="keywordflow">break</span>;
<a name="l00520"></a>00520             }
<a name="l00521"></a>00521         }
<a name="l00522"></a>00522         <span class="keywordflow">break</span>;
<a name="l00523"></a>00523       <span class="keywordflow">default</span>:
<a name="l00524"></a>00524         <span class="comment">// Bad number of elements to unpack</span>
<a name="l00525"></a>00525         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00526"></a>00526     }
<a name="l00527"></a>00527     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l00528"></a>00528 
<a name="l00529"></a>00529     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00530"></a>00530         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00531"></a>00531         assert(uopPtr);
<a name="l00532"></a>00532         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00533"></a>00533     }
<a name="l00534"></a>00534     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 
<a name="l00537"></a><a class="code" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">00537</a> <a class="code" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">VstMultOp::VstMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> machInst, OpClass __opClass,
<a name="l00538"></a>00538                      <span class="keywordtype">unsigned</span> elems, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00539"></a>00539                      <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>) :
<a name="l00540"></a>00540     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00543"></a>00543     assert(regs % elems == 0);
<a name="l00544"></a>00544 
<a name="l00545"></a>00545     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (regs &gt; 2) ? 2 : 1;
<a name="l00546"></a>00546     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00547"></a>00547     <span class="keywordtype">bool</span> interleave = (elems &gt; 1);
<a name="l00548"></a>00548 
<a name="l00549"></a>00549     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00550"></a>00550     <span class="keywordflow">if</span> (interleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00551"></a>00551     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00552"></a>00552 
<a name="l00553"></a>00553     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> noAlign = TLB::MustBeOne;
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rMid = interleave ? <a class="code" href="namespaceArmISA.html#a484f1e82e920731442a6c62bf6c766f0">NumFloatArchRegs</a> : vd * 2;
<a name="l00556"></a>00556 
<a name="l00557"></a>00557     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00558"></a>00558     <span class="keywordflow">if</span> (interleave) {
<a name="l00559"></a>00559         <span class="keywordflow">switch</span> (elems) {
<a name="l00560"></a>00560           <span class="keywordflow">case</span> 4:
<a name="l00561"></a>00561             assert(regs == 4);
<a name="l00562"></a>00562             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon8Uop&gt;(
<a name="l00563"></a>00563                     size, machInst, rMid, vd * 2, inc * 2);
<a name="l00564"></a>00564             <span class="keywordflow">break</span>;
<a name="l00565"></a>00565           <span class="keywordflow">case</span> 3:
<a name="l00566"></a>00566             assert(regs == 3);
<a name="l00567"></a>00567             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon6Uop&gt;(
<a name="l00568"></a>00568                     size, machInst, rMid, vd * 2, inc * 2);
<a name="l00569"></a>00569             <span class="keywordflow">break</span>;
<a name="l00570"></a>00570           <span class="keywordflow">case</span> 2:
<a name="l00571"></a>00571             assert(regs == 4 || regs == 2);
<a name="l00572"></a>00572             <span class="keywordflow">if</span> (regs == 4) {
<a name="l00573"></a>00573                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00574"></a>00574                         size, machInst, rMid, vd * 2, inc * 2);
<a name="l00575"></a>00575                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00576"></a>00576                         size, machInst, rMid + 4, vd * 2 + 2, inc * 2);
<a name="l00577"></a>00577             } <span class="keywordflow">else</span> {
<a name="l00578"></a>00578                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00579"></a>00579                         size, machInst, rMid, vd * 2, inc * 2);
<a name="l00580"></a>00580             }
<a name="l00581"></a>00581             <span class="keywordflow">break</span>;
<a name="l00582"></a>00582           <span class="keywordflow">default</span>:
<a name="l00583"></a>00583             <span class="comment">// Bad number of elements to interleave</span>
<a name="l00584"></a>00584             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00585"></a>00585         }
<a name="l00586"></a>00586     }
<a name="l00587"></a>00587     <span class="keywordflow">switch</span> (regs) {
<a name="l00588"></a>00588       <span class="keywordflow">case</span> 4:
<a name="l00589"></a>00589         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00590"></a>00590                 size, machInst, rMid, rn, 0, align);
<a name="l00591"></a>00591         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00592"></a>00592                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00593"></a>00593         <span class="keywordflow">break</span>;
<a name="l00594"></a>00594       <span class="keywordflow">case</span> 3:
<a name="l00595"></a>00595         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00596"></a>00596                 size, machInst, rMid, rn, 0, align);
<a name="l00597"></a>00597         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(
<a name="l00598"></a>00598                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00599"></a>00599         <span class="keywordflow">break</span>;
<a name="l00600"></a>00600       <span class="keywordflow">case</span> 2:
<a name="l00601"></a>00601         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00602"></a>00602                 size, machInst, rMid, rn, 0, align);
<a name="l00603"></a>00603         <span class="keywordflow">break</span>;
<a name="l00604"></a>00604       <span class="keywordflow">case</span> 1:
<a name="l00605"></a>00605         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(
<a name="l00606"></a>00606                 size, machInst, rMid, rn, 0, align);
<a name="l00607"></a>00607         <span class="keywordflow">break</span>;
<a name="l00608"></a>00608       <span class="keywordflow">default</span>:
<a name="l00609"></a>00609         <span class="comment">// Unknown number of registers</span>
<a name="l00610"></a>00610         microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00611"></a>00611     }
<a name="l00612"></a>00612     <span class="keywordflow">if</span> (wb) {
<a name="l00613"></a>00613         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l00614"></a>00614             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00615"></a>00615                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l00616"></a>00616         } <span class="keywordflow">else</span> {
<a name="l00617"></a>00617             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00618"></a>00618                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, regs * 8);
<a name="l00619"></a>00619         }
<a name="l00620"></a>00620     }
<a name="l00621"></a>00621     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l00622"></a>00622 
<a name="l00623"></a>00623     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00624"></a>00624         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00625"></a>00625         assert(uopPtr);
<a name="l00626"></a>00626         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00627"></a>00627     }
<a name="l00628"></a>00628     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00629"></a>00629 }
<a name="l00630"></a>00630 
<a name="l00631"></a><a class="code" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">00631</a> <a class="code" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">VstSingleOp::VstSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> machInst,
<a name="l00632"></a>00632                          OpClass __opClass, <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems,
<a name="l00633"></a>00633                          <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00634"></a>00634                          <span class="keywordtype">unsigned</span> inc, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> align,
<a name="l00635"></a>00635                          <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane) :
<a name="l00636"></a>00636     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00637"></a>00637 {
<a name="l00638"></a>00638     assert(!all);
<a name="l00639"></a>00639     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00640"></a>00640     assert(regs % elems == 0);
<a name="l00641"></a>00641 
<a name="l00642"></a>00642     <span class="keywordtype">unsigned</span> eBytes = (1 &lt;&lt; size);
<a name="l00643"></a>00643     <span class="keywordtype">unsigned</span> storeSize = eBytes * elems;
<a name="l00644"></a>00644     <span class="keywordtype">unsigned</span> storeRegs M5_VAR_USED = (storeSize + <span class="keyword">sizeof</span>(FloatRegBits) - 1) /
<a name="l00645"></a>00645                          <span class="keyword">sizeof</span>(FloatRegBits);
<a name="l00646"></a>00646 
<a name="l00647"></a>00647     assert(storeRegs &gt; 0 &amp;&amp; storeRegs &lt;= 4);
<a name="l00648"></a>00648 
<a name="l00649"></a>00649     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;
<a name="l00650"></a>00650     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00651"></a>00651 
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00653"></a>00653     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00654"></a>00654     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00655"></a>00655 
<a name="l00656"></a>00656     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> ufp0 = <a class="code" href="namespaceArmISA.html#a484f1e82e920731442a6c62bf6c766f0">NumFloatArchRegs</a>;
<a name="l00657"></a>00657 
<a name="l00658"></a>00658     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00659"></a>00659     <span class="keywordflow">switch</span> (elems) {
<a name="l00660"></a>00660       <span class="keywordflow">case</span> 4:
<a name="l00661"></a>00661         assert(regs == 4);
<a name="l00662"></a>00662         <span class="keywordflow">switch</span> (size) {
<a name="l00663"></a>00663           <span class="keywordflow">case</span> 0:
<a name="l00664"></a>00664             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to2Uop&lt;uint8_t&gt;(
<a name="l00665"></a>00665                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00666"></a>00666             <span class="keywordflow">break</span>;
<a name="l00667"></a>00667           <span class="keywordflow">case</span> 1:
<a name="l00668"></a>00668             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to2Uop&lt;uint16_t&gt;(
<a name="l00669"></a>00669                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00670"></a>00670             <span class="keywordflow">break</span>;
<a name="l00671"></a>00671           <span class="keywordflow">case</span> 2:
<a name="l00672"></a>00672             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to4Uop&lt;uint32_t&gt;(
<a name="l00673"></a>00673                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00674"></a>00674             <span class="keywordflow">break</span>;
<a name="l00675"></a>00675           <span class="keywordflow">default</span>:
<a name="l00676"></a>00676             <span class="comment">// Bad size</span>
<a name="l00677"></a>00677             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00678"></a>00678             <span class="keywordflow">break</span>;
<a name="l00679"></a>00679         }
<a name="l00680"></a>00680         <span class="keywordflow">break</span>;
<a name="l00681"></a>00681       <span class="keywordflow">case</span> 3:
<a name="l00682"></a>00682         assert(regs == 3);
<a name="l00683"></a>00683         <span class="keywordflow">switch</span> (size) {
<a name="l00684"></a>00684           <span class="keywordflow">case</span> 0:
<a name="l00685"></a>00685             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to2Uop&lt;uint8_t&gt;(
<a name="l00686"></a>00686                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00687"></a>00687             <span class="keywordflow">break</span>;
<a name="l00688"></a>00688           <span class="keywordflow">case</span> 1:
<a name="l00689"></a>00689             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to2Uop&lt;uint16_t&gt;(
<a name="l00690"></a>00690                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00691"></a>00691             <span class="keywordflow">break</span>;
<a name="l00692"></a>00692           <span class="keywordflow">case</span> 2:
<a name="l00693"></a>00693             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to4Uop&lt;uint32_t&gt;(
<a name="l00694"></a>00694                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00695"></a>00695             <span class="keywordflow">break</span>;
<a name="l00696"></a>00696           <span class="keywordflow">default</span>:
<a name="l00697"></a>00697             <span class="comment">// Bad size</span>
<a name="l00698"></a>00698             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00699"></a>00699             <span class="keywordflow">break</span>;
<a name="l00700"></a>00700         }
<a name="l00701"></a>00701         <span class="keywordflow">break</span>;
<a name="l00702"></a>00702       <span class="keywordflow">case</span> 2:
<a name="l00703"></a>00703         assert(regs == 2);
<a name="l00704"></a>00704         assert(storeRegs &lt;= 2);
<a name="l00705"></a>00705         <span class="keywordflow">switch</span> (size) {
<a name="l00706"></a>00706           <span class="keywordflow">case</span> 0:
<a name="l00707"></a>00707             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint8_t&gt;(
<a name="l00708"></a>00708                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00709"></a>00709             <span class="keywordflow">break</span>;
<a name="l00710"></a>00710           <span class="keywordflow">case</span> 1:
<a name="l00711"></a>00711             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint16_t&gt;(
<a name="l00712"></a>00712                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00713"></a>00713             <span class="keywordflow">break</span>;
<a name="l00714"></a>00714           <span class="keywordflow">case</span> 2:
<a name="l00715"></a>00715             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint32_t&gt;(
<a name="l00716"></a>00716                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00717"></a>00717             <span class="keywordflow">break</span>;
<a name="l00718"></a>00718           <span class="keywordflow">default</span>:
<a name="l00719"></a>00719             <span class="comment">// Bad size</span>
<a name="l00720"></a>00720             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00721"></a>00721             <span class="keywordflow">break</span>;
<a name="l00722"></a>00722         }
<a name="l00723"></a>00723         <span class="keywordflow">break</span>;
<a name="l00724"></a>00724       <span class="keywordflow">case</span> 1:
<a name="l00725"></a>00725         assert(regs == 1 || (all &amp;&amp; regs == 2));
<a name="l00726"></a>00726         assert(storeRegs &lt;= 2);
<a name="l00727"></a>00727         <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> &lt; regs; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>++) {
<a name="l00728"></a>00728             <span class="keywordflow">switch</span> (size) {
<a name="l00729"></a>00729               <span class="keywordflow">case</span> 0:
<a name="l00730"></a>00730                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint8_t&gt;(
<a name="l00731"></a>00731                         machInst, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);
<a name="l00732"></a>00732                 <span class="keywordflow">break</span>;
<a name="l00733"></a>00733               <span class="keywordflow">case</span> 1:
<a name="l00734"></a>00734                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint16_t&gt;(
<a name="l00735"></a>00735                         machInst, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);
<a name="l00736"></a>00736                 <span class="keywordflow">break</span>;
<a name="l00737"></a>00737               <span class="keywordflow">case</span> 2:
<a name="l00738"></a>00738                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint32_t&gt;(
<a name="l00739"></a>00739                         machInst, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);
<a name="l00740"></a>00740                 <span class="keywordflow">break</span>;
<a name="l00741"></a>00741               <span class="keywordflow">default</span>:
<a name="l00742"></a>00742                 <span class="comment">// Bad size</span>
<a name="l00743"></a>00743                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00744"></a>00744                 <span class="keywordflow">break</span>;
<a name="l00745"></a>00745             }
<a name="l00746"></a>00746         }
<a name="l00747"></a>00747         <span class="keywordflow">break</span>;
<a name="l00748"></a>00748       <span class="keywordflow">default</span>:
<a name="l00749"></a>00749         <span class="comment">// Bad number of elements to unpack</span>
<a name="l00750"></a>00750         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00751"></a>00751     }
<a name="l00752"></a>00752     <span class="keywordflow">switch</span> (storeSize) {
<a name="l00753"></a>00753       <span class="keywordflow">case</span> 1:
<a name="l00754"></a>00754         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon1Uop&lt;uint8_t&gt;(
<a name="l00755"></a>00755                 machInst, ufp0, rn, 0, align);
<a name="l00756"></a>00756         <span class="keywordflow">break</span>;
<a name="l00757"></a>00757       <span class="keywordflow">case</span> 2:
<a name="l00758"></a>00758         <span class="keywordflow">if</span> (eBytes == 2) {
<a name="l00759"></a>00759             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon2Uop&lt;uint16_t&gt;(
<a name="l00760"></a>00760                     machInst, ufp0, rn, 0, align);
<a name="l00761"></a>00761         } <span class="keywordflow">else</span> {
<a name="l00762"></a>00762             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon2Uop&lt;uint8_t&gt;(
<a name="l00763"></a>00763                     machInst, ufp0, rn, 0, align);
<a name="l00764"></a>00764         }
<a name="l00765"></a>00765         <span class="keywordflow">break</span>;
<a name="l00766"></a>00766       <span class="keywordflow">case</span> 3:
<a name="l00767"></a>00767         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon3Uop&lt;uint8_t&gt;(
<a name="l00768"></a>00768                 machInst, ufp0, rn, 0, align);
<a name="l00769"></a>00769         <span class="keywordflow">break</span>;
<a name="l00770"></a>00770       <span class="keywordflow">case</span> 4:
<a name="l00771"></a>00771         <span class="keywordflow">switch</span> (eBytes) {
<a name="l00772"></a>00772           <span class="keywordflow">case</span> 1:
<a name="l00773"></a>00773             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint8_t&gt;(
<a name="l00774"></a>00774                     machInst, ufp0, rn, 0, align);
<a name="l00775"></a>00775             <span class="keywordflow">break</span>;
<a name="l00776"></a>00776           <span class="keywordflow">case</span> 2:
<a name="l00777"></a>00777             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint16_t&gt;(
<a name="l00778"></a>00778                     machInst, ufp0, rn, 0, align);
<a name="l00779"></a>00779             <span class="keywordflow">break</span>;
<a name="l00780"></a>00780           <span class="keywordflow">case</span> 4:
<a name="l00781"></a>00781             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint32_t&gt;(
<a name="l00782"></a>00782                     machInst, ufp0, rn, 0, align);
<a name="l00783"></a>00783             <span class="keywordflow">break</span>;
<a name="l00784"></a>00784         }
<a name="l00785"></a>00785         <span class="keywordflow">break</span>;
<a name="l00786"></a>00786       <span class="keywordflow">case</span> 6:
<a name="l00787"></a>00787         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon6Uop&lt;uint16_t&gt;(
<a name="l00788"></a>00788                 machInst, ufp0, rn, 0, align);
<a name="l00789"></a>00789         <span class="keywordflow">break</span>;
<a name="l00790"></a>00790       <span class="keywordflow">case</span> 8:
<a name="l00791"></a>00791         <span class="keywordflow">switch</span> (eBytes) {
<a name="l00792"></a>00792           <span class="keywordflow">case</span> 2:
<a name="l00793"></a>00793             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon8Uop&lt;uint16_t&gt;(
<a name="l00794"></a>00794                     machInst, ufp0, rn, 0, align);
<a name="l00795"></a>00795             <span class="keywordflow">break</span>;
<a name="l00796"></a>00796           <span class="keywordflow">case</span> 4:
<a name="l00797"></a>00797             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon8Uop&lt;uint32_t&gt;(
<a name="l00798"></a>00798                     machInst, ufp0, rn, 0, align);
<a name="l00799"></a>00799             <span class="keywordflow">break</span>;
<a name="l00800"></a>00800         }
<a name="l00801"></a>00801         <span class="keywordflow">break</span>;
<a name="l00802"></a>00802       <span class="keywordflow">case</span> 12:
<a name="l00803"></a>00803         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon12Uop&lt;uint32_t&gt;(
<a name="l00804"></a>00804                 machInst, ufp0, rn, 0, align);
<a name="l00805"></a>00805         <span class="keywordflow">break</span>;
<a name="l00806"></a>00806       <span class="keywordflow">case</span> 16:
<a name="l00807"></a>00807         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon16Uop&lt;uint32_t&gt;(
<a name="l00808"></a>00808                 machInst, ufp0, rn, 0, align);
<a name="l00809"></a>00809         <span class="keywordflow">break</span>;
<a name="l00810"></a>00810       <span class="keywordflow">default</span>:
<a name="l00811"></a>00811         <span class="comment">// Bad store size</span>
<a name="l00812"></a>00812         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00813"></a>00813     }
<a name="l00814"></a>00814     <span class="keywordflow">if</span> (wb) {
<a name="l00815"></a>00815         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l00816"></a>00816             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00817"></a>00817                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l00818"></a>00818         } <span class="keywordflow">else</span> {
<a name="l00819"></a>00819             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00820"></a>00820                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, storeSize);
<a name="l00821"></a>00821         }
<a name="l00822"></a>00822     }
<a name="l00823"></a>00823     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l00824"></a>00824 
<a name="l00825"></a>00825     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00826"></a>00826         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00827"></a>00827         assert(uopPtr);
<a name="l00828"></a>00828         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00829"></a>00829     }
<a name="l00830"></a>00830     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00831"></a>00831 }
<a name="l00832"></a>00832 
<a name="l00833"></a><a class="code" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">00833</a> <a class="code" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">MacroVFPMemOp::MacroVFPMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3" title="Binary extended machine instruction type.">ExtMachInst</a> machInst,
<a name="l00834"></a>00834                              OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>,
<a name="l00835"></a>00835                              <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> vd, <span class="keywordtype">bool</span> single, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>,
<a name="l00836"></a>00836                              <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) :
<a name="l00837"></a>00837     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00838"></a>00838 {
<a name="l00839"></a>00839     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;
<a name="l00840"></a>00840 
<a name="l00841"></a>00841     <span class="comment">// The lowest order bit selects fldmx (set) or fldmd (clear). These seem</span>
<a name="l00842"></a>00842     <span class="comment">// to be functionally identical except that fldmx is deprecated. For now</span>
<a name="l00843"></a>00843     <span class="comment">// we&#39;ll assume they&#39;re otherwise interchangable.</span>
<a name="l00844"></a>00844     <span class="keywordtype">int</span> <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a> = (single ? offset : (offset / 2));
<a name="l00845"></a>00845     <span class="keywordflow">if</span> (count == 0 || count &gt; <a class="code" href="namespaceArmISA.html#a484f1e82e920731442a6c62bf6c766f0">NumFloatArchRegs</a>)
<a name="l00846"></a>00846         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Bad offset field for VFP load/store multiple.\n&quot;</span>);
<a name="l00847"></a>00847     <span class="keywordflow">if</span> (count == 0) {
<a name="l00848"></a>00848         <span class="comment">// Force there to be at least one microop so the macroop makes sense.</span>
<a name="l00849"></a>00849         writeback = <span class="keyword">true</span>;
<a name="l00850"></a>00850     }
<a name="l00851"></a>00851     <span class="keywordflow">if</span> (count &gt; <a class="code" href="namespaceArmISA.html#a484f1e82e920731442a6c62bf6c766f0">NumFloatArchRegs</a>)
<a name="l00852"></a>00852         count = <a class="code" href="namespaceArmISA.html#a484f1e82e920731442a6c62bf6c766f0">NumFloatArchRegs</a>;
<a name="l00853"></a>00853 
<a name="l00854"></a>00854     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = count * (single ? 1 : 2) + (writeback ? 1 : 0);
<a name="l00855"></a>00855     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00856"></a>00856 
<a name="l00857"></a>00857     int64_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a> = 0;
<a name="l00858"></a>00858 
<a name="l00859"></a>00859     <span class="keywordflow">if</span> (!up)
<a name="l00860"></a>00860         addr = 4 * offset;
<a name="l00861"></a>00861 
<a name="l00862"></a>00862     <span class="keywordtype">bool</span> tempUp = up;
<a name="l00863"></a>00863     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; count; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++) {
<a name="l00864"></a>00864         <span class="keywordflow">if</span> (load) {
<a name="l00865"></a>00865             <span class="keywordflow">if</span> (single) {
<a name="l00866"></a>00866                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrFpUop(machInst, vd++, rn,
<a name="l00867"></a>00867                                                   tempUp, addr);
<a name="l00868"></a>00868             } <span class="keywordflow">else</span> {
<a name="l00869"></a>00869                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrDBFpUop(machInst, vd++, rn,
<a name="l00870"></a>00870                                                     tempUp, addr);
<a name="l00871"></a>00871                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrDTFpUop(machInst, vd++, rn, tempUp,
<a name="l00872"></a>00872                                                     addr + (up ? 4 : -4));
<a name="l00873"></a>00873             }
<a name="l00874"></a>00874         } <span class="keywordflow">else</span> {
<a name="l00875"></a>00875             <span class="keywordflow">if</span> (single) {
<a name="l00876"></a>00876                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrFpUop(machInst, vd++, rn,
<a name="l00877"></a>00877                                                   tempUp, addr);
<a name="l00878"></a>00878             } <span class="keywordflow">else</span> {
<a name="l00879"></a>00879                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrDBFpUop(machInst, vd++, rn,
<a name="l00880"></a>00880                                                     tempUp, addr);
<a name="l00881"></a>00881                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrDTFpUop(machInst, vd++, rn, tempUp,
<a name="l00882"></a>00882                                                     addr + (up ? 4 : -4));
<a name="l00883"></a>00883             }
<a name="l00884"></a>00884         }
<a name="l00885"></a>00885         <span class="keywordflow">if</span> (!tempUp) {
<a name="l00886"></a>00886             addr -= (single ? 4 : 8);
<a name="l00887"></a>00887             <span class="comment">// The microops don&#39;t handle negative displacement, so turn if we</span>
<a name="l00888"></a>00888             <span class="comment">// hit zero, flip polarity and start adding.</span>
<a name="l00889"></a>00889             <span class="keywordflow">if</span> (addr &lt;= 0) {
<a name="l00890"></a>00890                 tempUp = <span class="keyword">true</span>;
<a name="l00891"></a>00891                 addr = -addr;
<a name="l00892"></a>00892             }
<a name="l00893"></a>00893         } <span class="keywordflow">else</span> {
<a name="l00894"></a>00894             addr += (single ? 4 : 8);
<a name="l00895"></a>00895         }
<a name="l00896"></a>00896     }
<a name="l00897"></a>00897 
<a name="l00898"></a>00898     <span class="keywordflow">if</span> (writeback) {
<a name="l00899"></a>00899         <span class="keywordflow">if</span> (up) {
<a name="l00900"></a>00900             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] =
<a name="l00901"></a>00901                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, 4 * offset);
<a name="l00902"></a>00902         } <span class="keywordflow">else</span> {
<a name="l00903"></a>00903             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] =
<a name="l00904"></a>00904                 <span class="keyword">new</span> MicroSubiUop(machInst, rn, rn, 4 * offset);
<a name="l00905"></a>00905         }
<a name="l00906"></a>00906     }
<a name="l00907"></a>00907 
<a name="l00908"></a>00908     assert(<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> == i);
<a name="l00909"></a>00909     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1]-&gt;setLastMicroop();
<a name="l00910"></a>00910 
<a name="l00911"></a>00911     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00912"></a>00912             !(*curUop)-&gt;isLastMicroop(); curUop++) {
<a name="l00913"></a>00913         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(curUop-&gt;get());
<a name="l00914"></a>00914         assert(uopPtr);
<a name="l00915"></a>00915         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00916"></a>00916     }
<a name="l00917"></a>00917 }
<a name="l00918"></a>00918 
<a name="l00919"></a>00919 std::string
<a name="l00920"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86">00920</a> <a class="code" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86" title="Internal function to generate disassembly string.">MicroIntImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l00921"></a>00921 <span class="keyword"></span>{
<a name="l00922"></a>00922     std::stringstream <a class="code" href="namespaceMipsISA.html#ab4024b298df11bb5781788cb31bc8c32">ss</a>;
<a name="l00923"></a>00923     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a24aa41f11034758449f5e30f7f530727">printMnemonic</a>(ss);
<a name="l00924"></a>00924     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>);
<a name="l00925"></a>00925     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l00926"></a>00926     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>);
<a name="l00927"></a>00927     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l00928"></a>00928     <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a443d32b06a2435d24799b37fd8b36c70">imm</a>);
<a name="l00929"></a>00929     <span class="keywordflow">return</span> ss.str();
<a name="l00930"></a>00930 }
<a name="l00931"></a>00931 
<a name="l00932"></a>00932 std::string
<a name="l00933"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1">00933</a> <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1" title="Internal function to generate disassembly string.">MicroSetPCCPSR::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l00934"></a>00934 <span class="keyword"></span>{
<a name="l00935"></a>00935     std::stringstream <a class="code" href="namespaceMipsISA.html#ab4024b298df11bb5781788cb31bc8c32">ss</a>;
<a name="l00936"></a>00936     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a24aa41f11034758449f5e30f7f530727">printMnemonic</a>(ss);
<a name="l00937"></a>00937     ss &lt;&lt; <span class="stringliteral">&quot;[PC,CPSR]&quot;</span>;
<a name="l00938"></a>00938     <span class="keywordflow">return</span> ss.str();
<a name="l00939"></a>00939 }
<a name="l00940"></a>00940 
<a name="l00941"></a>00941 std::string
<a name="l00942"></a><a class="code" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db">00942</a> <a class="code" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db" title="Internal function to generate disassembly string.">MicroIntMov::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l00943"></a>00943 <span class="keyword"></span>{
<a name="l00944"></a>00944     std::stringstream <a class="code" href="namespaceMipsISA.html#ab4024b298df11bb5781788cb31bc8c32">ss</a>;
<a name="l00945"></a>00945     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a24aa41f11034758449f5e30f7f530727">printMnemonic</a>(ss);
<a name="l00946"></a>00946     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ura</a>);
<a name="l00947"></a>00947     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l00948"></a>00948     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">urb</a>);
<a name="l00949"></a>00949     <span class="keywordflow">return</span> ss.str();
<a name="l00950"></a>00950 }
<a name="l00951"></a>00951 
<a name="l00952"></a>00952 std::string
<a name="l00953"></a><a class="code" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71">00953</a> <a class="code" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71" title="Internal function to generate disassembly string.">MicroIntOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l00954"></a>00954 <span class="keyword"></span>{
<a name="l00955"></a>00955     std::stringstream <a class="code" href="namespaceMipsISA.html#ab4024b298df11bb5781788cb31bc8c32">ss</a>;
<a name="l00956"></a>00956     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a24aa41f11034758449f5e30f7f530727">printMnemonic</a>(ss);
<a name="l00957"></a>00957     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ura</a>);
<a name="l00958"></a>00958     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l00959"></a>00959     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">urb</a>);
<a name="l00960"></a>00960     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l00961"></a>00961     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">urc</a>);
<a name="l00962"></a>00962     <span class="keywordflow">return</span> ss.str();
<a name="l00963"></a>00963 }
<a name="l00964"></a>00964 
<a name="l00965"></a>00965 std::string
<a name="l00966"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18">00966</a> <a class="code" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18" title="Internal function to generate disassembly string.">MicroMemOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l00967"></a>00967 <span class="keyword"></span>{
<a name="l00968"></a>00968     std::stringstream <a class="code" href="namespaceMipsISA.html#ab4024b298df11bb5781788cb31bc8c32">ss</a>;
<a name="l00969"></a>00969     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a24aa41f11034758449f5e30f7f530727">printMnemonic</a>(ss);
<a name="l00970"></a>00970     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>);
<a name="l00971"></a>00971     ss &lt;&lt; <span class="stringliteral">&quot;, [&quot;</span>;
<a name="l00972"></a>00972     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP or int)...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>);
<a name="l00973"></a>00973     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l00974"></a>00974     <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a443d32b06a2435d24799b37fd8b36c70">imm</a>);
<a name="l00975"></a>00975     ss &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;
<a name="l00976"></a>00976     <span class="keywordflow">return</span> ss.str();
<a name="l00977"></a>00977 }
<a name="l00978"></a>00978 
<a name="l00979"></a>00979 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:59 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
