<profile>

<section name = "Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_533_2'" level="0">
<item name = "Date">Thu Dec 29 13:24:16 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution3 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.461 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 341, 40.000 ns, 3.410 us, 4, 341, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_533_2">2, 338, 3, 2, 1, 0 ~ 168, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 186, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 152, -</column>
<column name="Register">-, -, 129, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln533_fu_182_p2">+, 0, 0, 15, 8, 1</column>
<column name="ctr_5_fu_220_p2">+, 0, 0, 39, 32, 1</column>
<column name="ctr_6_fu_252_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln537_fu_213_p2">-, 0, 0, 12, 3, 4</column>
<column name="sub_ln538_fu_284_p2">-, 0, 0, 12, 3, 4</column>
<column name="ap_condition_126">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran4to5_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln533_fu_176_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln537_fu_207_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln538_1_fu_246_p2">icmp, 0, 0, 16, 24, 1</column>
<column name="icmp_ln538_fu_230_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln539_fu_269_p2">icmp, 0, 0, 16, 24, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">14, 3, 8, 24</column>
<column name="a_d0">14, 3, 4, 12</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_148_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_ctr_2_phi_fu_124_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_ctr_3_phi_fu_134_p6">20, 4, 32, 128</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="ctr_1_fu_70">9, 2, 32, 64</column>
<column name="ctr_2_reg_121">14, 3, 32, 96</column>
<column name="i_fu_66">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_144">1, 0, 1, 0</column>
<column name="add_ln533_reg_321">8, 0, 8, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_exit_tran_regpp0">1, 0, 2, 1</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="ctr_1_fu_70">32, 0, 32, 0</column>
<column name="ctr_2_reg_121">32, 0, 32, 0</column>
<column name="ctr_4_reg_309">32, 0, 32, 0</column>
<column name="i_fu_66">8, 0, 8, 0</column>
<column name="icmp_ln533_reg_317">1, 0, 1, 0</column>
<column name="icmp_ln538_1_reg_344">1, 0, 1, 0</column>
<column name="icmp_ln538_reg_340">1, 0, 1, 0</column>
<column name="trunc_ln_reg_331">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_533_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_533_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_533_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_533_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_533_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_533_2, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_533_2, return value</column>
<column name="ctr">in, 8, ap_none, ctr, scalar</column>
<column name="buf_r_address0">out, 8, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 8, ap_memory, buf_r, array</column>
<column name="a_address0">out, 8, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_we0">out, 1, ap_memory, a, array</column>
<column name="a_d0">out, 4, ap_memory, a, array</column>
<column name="ctr_1_out">out, 32, ap_vld, ctr_1_out, pointer</column>
<column name="ctr_1_out_ap_vld">out, 1, ap_vld, ctr_1_out, pointer</column>
</table>
</item>
</section>
</profile>
