; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, ptr addrspace(1) %13, ptr addrspace(1) %14, ptr addrspace(1) %15, ptr addrspace(1) %16, i32 %17) local_unnamed_addr !dbg !7 {
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %20 = shl i32 %19, 8, !dbg !11
  %21 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %22 = shl i32 %21, 1, !dbg !12
  %23 = and i32 %22, 254, !dbg !12
  %24 = or disjoint i32 %20, %23, !dbg !13
  %25 = icmp slt i32 %24, 512, !dbg !14
  %26 = sdiv i32 %24, 4, !dbg !15
  %27 = srem i32 %26, 32, !dbg !16
  %28 = sext i32 %24 to i64, !dbg !17
  %29 = getelementptr float, ptr addrspace(1) %1, i64 %28, !dbg !17
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %29, i1 %25) #3, !dbg !18
  %31 = sext i32 %27 to i64, !dbg !19
  %32 = getelementptr float, ptr addrspace(1) %2, i64 %31, !dbg !19
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %25) #3, !dbg !20
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %25) #3, !dbg !20
  %35 = getelementptr float, ptr addrspace(1) %3, i64 %31, !dbg !21
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %25) #3, !dbg !22
  %37 = bitcast i32 %36 to float, !dbg !22
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %25) #3, !dbg !22
  %39 = bitcast i32 %38 to float, !dbg !22
  %40 = getelementptr float, ptr addrspace(1) %4, i64 %31, !dbg !23
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 %25) #3, !dbg !24
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 %25) #3, !dbg !24
  %43 = getelementptr float, ptr addrspace(1) %5, i64 %31, !dbg !25
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 %25) #3, !dbg !26
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 %25) #3, !dbg !26
  %46 = getelementptr float, ptr addrspace(1) %6, i64 %28, !dbg !27
  %47 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %46, i1 %25) #3, !dbg !28
  %48 = getelementptr float, ptr addrspace(1) %7, i64 %31, !dbg !29
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 %25) #3, !dbg !30
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 %25) #3, !dbg !30
  %51 = getelementptr float, ptr addrspace(1) %8, i64 %31, !dbg !31
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %25) #3, !dbg !32
  %53 = bitcast i32 %52 to float, !dbg !32
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %25) #3, !dbg !32
  %55 = bitcast i32 %54 to float, !dbg !32
  %56 = getelementptr float, ptr addrspace(1) %9, i64 %31, !dbg !33
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %25) #3, !dbg !34
  %58 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %25) #3, !dbg !34
  %59 = getelementptr float, ptr addrspace(1) %10, i64 %31, !dbg !35
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 %25) #3, !dbg !36
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 %25) #3, !dbg !36
  %62 = getelementptr float, ptr addrspace(1) %11, i64 %28, !dbg !37
  %63 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %62, i1 %25) #3, !dbg !38
  %64 = getelementptr float, ptr addrspace(1) %12, i64 %31, !dbg !39
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 %25) #3, !dbg !40
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 %25) #3, !dbg !40
  %67 = getelementptr float, ptr addrspace(1) %13, i64 %31, !dbg !41
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 %25) #3, !dbg !42
  %69 = bitcast i32 %68 to float, !dbg !42
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 %25) #3, !dbg !42
  %71 = bitcast i32 %70 to float, !dbg !42
  %72 = getelementptr float, ptr addrspace(1) %14, i64 %31, !dbg !43
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %72, i1 %25) #3, !dbg !44
  %74 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %72, i1 %25) #3, !dbg !44
  %75 = getelementptr float, ptr addrspace(1) %15, i64 %31, !dbg !45
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %25) #3, !dbg !46
  %77 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %25) #3, !dbg !46
  %78 = getelementptr float, ptr addrspace(1) %16, i64 %28, !dbg !47
  %79 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %78, i1 %25) #3, !dbg !48
  %80 = fadd float %37, 0x3EE4F8B580000000, !dbg !49
  %81 = fadd float %39, 0x3EE4F8B580000000, !dbg !49
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !50
  %.not.i = icmp eq i32 %82, 0, !dbg !50
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !50
  %.not1.i = icmp eq i32 %83, 0, !dbg !50
  br i1 %.not.i, label %89, label %84, !dbg !50

84:                                               ; preds = %18
  br i1 %.not1.i, label %87, label %85, !dbg !50

85:                                               ; preds = %84
  %86 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %80) #3, !dbg !50
  br label %__nv_sqrtf.exit, !dbg !50

87:                                               ; preds = %84
  %88 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %80) #3, !dbg !50
  br label %__nv_sqrtf.exit, !dbg !50

89:                                               ; preds = %18
  br i1 %.not1.i, label %92, label %90, !dbg !50

90:                                               ; preds = %89
  %91 = tail call float @llvm.nvvm.sqrt.rn.f(float %80) #3, !dbg !50
  br label %__nv_sqrtf.exit, !dbg !50

92:                                               ; preds = %89
  %93 = tail call float @llvm.nvvm.sqrt.approx.f(float %80) #3, !dbg !50
  br label %__nv_sqrtf.exit, !dbg !50

__nv_sqrtf.exit:                                  ; preds = %85, %87, %90, %92
  %.0.i = phi float [ %86, %85 ], [ %88, %87 ], [ %91, %90 ], [ %93, %92 ], !dbg !50
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !50
  %.not.i1 = icmp eq i32 %94, 0, !dbg !50
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !50
  %.not1.i4 = icmp eq i32 %95, 0, !dbg !50
  br i1 %.not.i1, label %101, label %96, !dbg !50

96:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %99, label %97, !dbg !50

97:                                               ; preds = %96
  %98 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %81) #3, !dbg !50
  br label %__nv_sqrtf.exit5, !dbg !50

99:                                               ; preds = %96
  %100 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %81) #3, !dbg !50
  br label %__nv_sqrtf.exit5, !dbg !50

101:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %104, label %102, !dbg !50

102:                                              ; preds = %101
  %103 = tail call float @llvm.nvvm.sqrt.rn.f(float %81) #3, !dbg !50
  br label %__nv_sqrtf.exit5, !dbg !50

104:                                              ; preds = %101
  %105 = tail call float @llvm.nvvm.sqrt.approx.f(float %81) #3, !dbg !50
  br label %__nv_sqrtf.exit5, !dbg !50

__nv_sqrtf.exit5:                                 ; preds = %97, %99, %102, %104
  %.0.i3 = phi float [ %98, %97 ], [ %100, %99 ], [ %103, %102 ], [ %105, %104 ], !dbg !50
  %106 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !51
  %107 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !51
  %108 = fadd float %53, 0x3EE4F8B580000000, !dbg !52
  %109 = fadd float %55, 0x3EE4F8B580000000, !dbg !52
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !53
  %.not.i6 = icmp eq i32 %110, 0, !dbg !53
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !53
  %.not1.i9 = icmp eq i32 %111, 0, !dbg !53
  br i1 %.not.i6, label %117, label %112, !dbg !53

112:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %115, label %113, !dbg !53

113:                                              ; preds = %112
  %114 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %108) #3, !dbg !53
  br label %__nv_sqrtf.exit10, !dbg !53

115:                                              ; preds = %112
  %116 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %108) #3, !dbg !53
  br label %__nv_sqrtf.exit10, !dbg !53

117:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %120, label %118, !dbg !53

118:                                              ; preds = %117
  %119 = tail call float @llvm.nvvm.sqrt.rn.f(float %108) #3, !dbg !53
  br label %__nv_sqrtf.exit10, !dbg !53

120:                                              ; preds = %117
  %121 = tail call float @llvm.nvvm.sqrt.approx.f(float %108) #3, !dbg !53
  br label %__nv_sqrtf.exit10, !dbg !53

__nv_sqrtf.exit10:                                ; preds = %113, %115, %118, %120
  %.0.i8 = phi float [ %114, %113 ], [ %116, %115 ], [ %119, %118 ], [ %121, %120 ], !dbg !53
  %122 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !53
  %.not.i11 = icmp eq i32 %122, 0, !dbg !53
  %123 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !53
  %.not1.i14 = icmp eq i32 %123, 0, !dbg !53
  br i1 %.not.i11, label %129, label %124, !dbg !53

124:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %127, label %125, !dbg !53

125:                                              ; preds = %124
  %126 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %109) #3, !dbg !53
  br label %__nv_sqrtf.exit15, !dbg !53

127:                                              ; preds = %124
  %128 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %109) #3, !dbg !53
  br label %__nv_sqrtf.exit15, !dbg !53

129:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %132, label %130, !dbg !53

130:                                              ; preds = %129
  %131 = tail call float @llvm.nvvm.sqrt.rn.f(float %109) #3, !dbg !53
  br label %__nv_sqrtf.exit15, !dbg !53

132:                                              ; preds = %129
  %133 = tail call float @llvm.nvvm.sqrt.approx.f(float %109) #3, !dbg !53
  br label %__nv_sqrtf.exit15, !dbg !53

__nv_sqrtf.exit15:                                ; preds = %125, %127, %130, %132
  %.0.i13 = phi float [ %126, %125 ], [ %128, %127 ], [ %131, %130 ], [ %133, %132 ], !dbg !53
  %134 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #3, !dbg !54
  %135 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !54
  %136 = fadd float %69, 0x3EE4F8B580000000, !dbg !55
  %137 = fadd float %71, 0x3EE4F8B580000000, !dbg !55
  %138 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !56
  %.not.i16 = icmp eq i32 %138, 0, !dbg !56
  %139 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !56
  %.not1.i19 = icmp eq i32 %139, 0, !dbg !56
  br i1 %.not.i16, label %145, label %140, !dbg !56

140:                                              ; preds = %__nv_sqrtf.exit15
  br i1 %.not1.i19, label %143, label %141, !dbg !56

141:                                              ; preds = %140
  %142 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %136) #3, !dbg !56
  br label %__nv_sqrtf.exit20, !dbg !56

143:                                              ; preds = %140
  %144 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %136) #3, !dbg !56
  br label %__nv_sqrtf.exit20, !dbg !56

145:                                              ; preds = %__nv_sqrtf.exit15
  br i1 %.not1.i19, label %148, label %146, !dbg !56

146:                                              ; preds = %145
  %147 = tail call float @llvm.nvvm.sqrt.rn.f(float %136) #3, !dbg !56
  br label %__nv_sqrtf.exit20, !dbg !56

148:                                              ; preds = %145
  %149 = tail call float @llvm.nvvm.sqrt.approx.f(float %136) #3, !dbg !56
  br label %__nv_sqrtf.exit20, !dbg !56

__nv_sqrtf.exit20:                                ; preds = %141, %143, %146, %148
  %.0.i18 = phi float [ %142, %141 ], [ %144, %143 ], [ %147, %146 ], [ %149, %148 ], !dbg !56
  %150 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !56
  %.not.i21 = icmp eq i32 %150, 0, !dbg !56
  %151 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !56
  %.not1.i24 = icmp eq i32 %151, 0, !dbg !56
  br i1 %.not.i21, label %157, label %152, !dbg !56

152:                                              ; preds = %__nv_sqrtf.exit20
  br i1 %.not1.i24, label %155, label %153, !dbg !56

153:                                              ; preds = %152
  %154 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %137) #3, !dbg !56
  br label %__nv_sqrtf.exit25, !dbg !56

155:                                              ; preds = %152
  %156 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %137) #3, !dbg !56
  br label %__nv_sqrtf.exit25, !dbg !56

157:                                              ; preds = %__nv_sqrtf.exit20
  br i1 %.not1.i24, label %160, label %158, !dbg !56

158:                                              ; preds = %157
  %159 = tail call float @llvm.nvvm.sqrt.rn.f(float %137) #3, !dbg !56
  br label %__nv_sqrtf.exit25, !dbg !56

160:                                              ; preds = %157
  %161 = tail call float @llvm.nvvm.sqrt.approx.f(float %137) #3, !dbg !56
  br label %__nv_sqrtf.exit25, !dbg !56

__nv_sqrtf.exit25:                                ; preds = %153, %155, %158, %160
  %.0.i23 = phi float [ %154, %153 ], [ %156, %155 ], [ %159, %158 ], [ %161, %160 ], !dbg !56
  %162 = extractvalue { i32, i32 } %63, 1, !dbg !38
  %163 = insertelement <2 x i32> poison, i32 %34, i64 0, !dbg !20
  %164 = insertelement <2 x i32> %163, i32 %66, i64 1, !dbg !20
  %165 = bitcast <2 x i32> %164 to <2 x float>, !dbg !20
  %166 = extractvalue { i32, i32 } %63, 0, !dbg !38
  %167 = insertelement <2 x i32> poison, i32 %33, i64 0, !dbg !20
  %168 = insertelement <2 x i32> %167, i32 %65, i64 1, !dbg !20
  %169 = bitcast <2 x i32> %168 to <2 x float>, !dbg !20
  %170 = extractvalue { i32, i32 } %30, 1, !dbg !18
  %171 = insertelement <2 x i32> poison, i32 %42, i64 0, !dbg !24
  %172 = insertelement <2 x i32> %171, i32 %74, i64 1, !dbg !24
  %173 = bitcast <2 x i32> %172 to <2 x float>, !dbg !24
  %174 = insertelement <2 x i32> poison, i32 %45, i64 0, !dbg !26
  %175 = insertelement <2 x i32> %174, i32 %77, i64 1, !dbg !26
  %176 = bitcast <2 x i32> %175 to <2 x float>, !dbg !26
  %177 = extractvalue { i32, i32 } %47, 1, !dbg !28
  %178 = bitcast i32 %177 to float, !dbg !28
  %179 = bitcast i32 %50 to float, !dbg !30
  %180 = fsub float %178, %179, !dbg !57
  %181 = fmul float %180, %135, !dbg !58
  %182 = bitcast i32 %58 to float, !dbg !34
  %183 = fmul float %181, %182, !dbg !59
  %184 = bitcast i32 %61 to float, !dbg !36
  %185 = fadd float %183, %184, !dbg !60
  %186 = extractvalue { i32, i32 } %30, 0, !dbg !18
  %187 = insertelement <2 x i32> poison, i32 %41, i64 0, !dbg !24
  %188 = insertelement <2 x i32> %187, i32 %73, i64 1, !dbg !24
  %189 = bitcast <2 x i32> %188 to <2 x float>, !dbg !24
  %190 = insertelement <2 x i32> poison, i32 %44, i64 0, !dbg !26
  %191 = insertelement <2 x i32> %190, i32 %76, i64 1, !dbg !26
  %192 = bitcast <2 x i32> %191 to <2 x float>, !dbg !26
  %193 = extractvalue { i32, i32 } %47, 0, !dbg !28
  %194 = bitcast i32 %193 to float, !dbg !28
  %195 = bitcast i32 %49 to float, !dbg !30
  %196 = fsub float %194, %195, !dbg !57
  %197 = fmul float %196, %134, !dbg !58
  %198 = bitcast i32 %57 to float, !dbg !34
  %199 = fmul float %197, %198, !dbg !59
  %200 = bitcast i32 %60 to float, !dbg !36
  %201 = fadd float %199, %200, !dbg !60
  %202 = extractvalue { i32, i32 } %79, 1, !dbg !48
  %203 = bitcast i32 %202 to float, !dbg !48
  %204 = extractvalue { i32, i32 } %79, 0, !dbg !48
  %205 = bitcast i32 %204 to float, !dbg !48
  %206 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i18) #3, !dbg !61
  %207 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i23) #3, !dbg !61
  %208 = insertelement <2 x i32> poison, i32 %186, i64 0, !dbg !18
  %209 = insertelement <2 x i32> %208, i32 %166, i64 1, !dbg !18
  %210 = bitcast <2 x i32> %209 to <2 x float>, !dbg !18
  %211 = fsub <2 x float> %210, %169, !dbg !62
  %212 = insertelement <2 x float> poison, float %106, i64 0, !dbg !63
  %213 = insertelement <2 x float> %212, float %206, i64 1, !dbg !63
  %214 = fmul <2 x float> %211, %213, !dbg !63
  %215 = fmul <2 x float> %214, %189, !dbg !64
  %216 = fadd <2 x float> %215, %192, !dbg !65
  %217 = extractelement <2 x float> %216, i64 0, !dbg !66
  %218 = fadd float %217, %201, !dbg !66
  %219 = insertelement <2 x i32> poison, i32 %170, i64 0, !dbg !18
  %220 = insertelement <2 x i32> %219, i32 %162, i64 1, !dbg !18
  %221 = bitcast <2 x i32> %220 to <2 x float>, !dbg !18
  %222 = fsub <2 x float> %221, %165, !dbg !62
  %223 = insertelement <2 x float> poison, float %107, i64 0, !dbg !63
  %224 = insertelement <2 x float> %223, float %207, i64 1, !dbg !63
  %225 = fmul <2 x float> %222, %224, !dbg !63
  %226 = fmul <2 x float> %225, %173, !dbg !64
  %227 = fadd <2 x float> %226, %176, !dbg !65
  %228 = extractelement <2 x float> %227, i64 0, !dbg !66
  %229 = fadd float %228, %185, !dbg !66
  %230 = extractelement <2 x float> %216, i64 1, !dbg !67
  %231 = fadd float %218, %230, !dbg !67
  %232 = extractelement <2 x float> %227, i64 1, !dbg !67
  %233 = fadd float %229, %232, !dbg !67
  %234 = fadd float %231, %205, !dbg !68
  %235 = fadd float %233, %203, !dbg !68
  %236 = fcmp olt float %234, 0.000000e+00, !dbg !69
  %237 = fcmp olt float %235, 0.000000e+00, !dbg !69
  %238 = select i1 %236, float 0.000000e+00, float %234, !dbg !73
  %239 = select i1 %237, float 0.000000e+00, float %235, !dbg !73
  %240 = getelementptr float, ptr addrspace(1) %0, i64 %28, !dbg !74
  %241 = bitcast float %238 to i32, !dbg !75
  %242 = bitcast float %239 to i32, !dbg !75
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %241, i32 %242, ptr addrspace(1) %240, i1 %25) #3, !dbg !75
  ret void, !dbg !76
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ca3pnxryflb5m3df5clinp5voszw5icsohavlbz7v6ms67cln2oi.py", directory: "inductor_cache/a3")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_relu_46", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 26, scope: !7)
!17 = !DILocation(line: 26, column: 30, scope: !7)
!18 = !DILocation(line: 26, column: 35, scope: !7)
!19 = !DILocation(line: 27, column: 30, scope: !7)
!20 = !DILocation(line: 27, column: 35, scope: !7)
!21 = !DILocation(line: 28, column: 30, scope: !7)
!22 = !DILocation(line: 28, column: 35, scope: !7)
!23 = !DILocation(line: 29, column: 31, scope: !7)
!24 = !DILocation(line: 29, column: 36, scope: !7)
!25 = !DILocation(line: 30, column: 31, scope: !7)
!26 = !DILocation(line: 30, column: 36, scope: !7)
!27 = !DILocation(line: 31, column: 31, scope: !7)
!28 = !DILocation(line: 31, column: 36, scope: !7)
!29 = !DILocation(line: 32, column: 31, scope: !7)
!30 = !DILocation(line: 32, column: 36, scope: !7)
!31 = !DILocation(line: 33, column: 31, scope: !7)
!32 = !DILocation(line: 33, column: 36, scope: !7)
!33 = !DILocation(line: 34, column: 31, scope: !7)
!34 = !DILocation(line: 34, column: 36, scope: !7)
!35 = !DILocation(line: 35, column: 31, scope: !7)
!36 = !DILocation(line: 35, column: 36, scope: !7)
!37 = !DILocation(line: 36, column: 32, scope: !7)
!38 = !DILocation(line: 36, column: 37, scope: !7)
!39 = !DILocation(line: 37, column: 32, scope: !7)
!40 = !DILocation(line: 37, column: 37, scope: !7)
!41 = !DILocation(line: 38, column: 32, scope: !7)
!42 = !DILocation(line: 38, column: 37, scope: !7)
!43 = !DILocation(line: 39, column: 32, scope: !7)
!44 = !DILocation(line: 39, column: 37, scope: !7)
!45 = !DILocation(line: 40, column: 32, scope: !7)
!46 = !DILocation(line: 40, column: 37, scope: !7)
!47 = !DILocation(line: 41, column: 32, scope: !7)
!48 = !DILocation(line: 41, column: 37, scope: !7)
!49 = !DILocation(line: 44, column: 18, scope: !7)
!50 = !DILocation(line: 45, column: 26, scope: !7)
!51 = !DILocation(line: 47, column: 18, scope: !7)
!52 = !DILocation(line: 54, column: 20, scope: !7)
!53 = !DILocation(line: 55, column: 27, scope: !7)
!54 = !DILocation(line: 56, column: 19, scope: !7)
!55 = !DILocation(line: 63, column: 20, scope: !7)
!56 = !DILocation(line: 64, column: 27, scope: !7)
!57 = !DILocation(line: 53, column: 20, scope: !7)
!58 = !DILocation(line: 58, column: 20, scope: !7)
!59 = !DILocation(line: 59, column: 20, scope: !7)
!60 = !DILocation(line: 60, column: 20, scope: !7)
!61 = !DILocation(line: 65, column: 19, scope: !7)
!62 = !DILocation(line: 42, column: 18, scope: !7)
!63 = !DILocation(line: 50, column: 19, scope: !7)
!64 = !DILocation(line: 51, column: 20, scope: !7)
!65 = !DILocation(line: 52, column: 20, scope: !7)
!66 = !DILocation(line: 61, column: 20, scope: !7)
!67 = !DILocation(line: 70, column: 20, scope: !7)
!68 = !DILocation(line: 71, column: 20, scope: !7)
!69 = !DILocation(line: 118, column: 15, scope: !70, inlinedAt: !72)
!70 = distinct !DILexicalBlockFile(scope: !7, file: !71, discriminator: 0)
!71 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!72 = !DILocation(line: 73, column: 42, scope: !7)
!73 = !DILocation(line: 121, column: 29, scope: !70, inlinedAt: !72)
!74 = !DILocation(line: 74, column: 28, scope: !7)
!75 = !DILocation(line: 74, column: 40, scope: !7)
!76 = !DILocation(line: 74, column: 4, scope: !7)
