/*
 * Copyright (c) 2024, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __SYS_REGS_H__
#define __SYS_REGS_H__

#include <rz_soc_def.h>						/* Get the System base address */

#define	SYS_MSTACCCTL0						(SYS_BASE + 0x00000000)
#define	SYS_MSTACCCTL1						(SYS_BASE + 0x00000004)
#define	SYS_MSTACCCTL3						(SYS_BASE + 0x0000000C)
#define	SYS_MSTACCCTL4						(SYS_BASE + 0x00000010)
#define	SYS_MSTACCCTL5						(SYS_BASE + 0x00000014)
#define	SYS_MSTACCCTL6						(SYS_BASE + 0x00000018)
#define	SYS_MSTACCCTL7						(SYS_BASE + 0x0000001C)
#define	SYS_MSTACCCTL8						(SYS_BASE + 0x00000020)
#define	SYS_MSTACCCTL10						(SYS_BASE + 0x00000028)
#define	SYS_MSTACCCTL11						(SYS_BASE + 0x0000002C)
#define	SYS_MSTACCCTL12						(SYS_BASE + 0x00000030)
#define	SYS_MSTACCCTL13						(SYS_BASE + 0x00000034)
#define	SYS_MSTACCCTL14						(SYS_BASE + 0x00000038)
#define	SYS_MSTACCCTL15						(SYS_BASE + 0x0000003C)
#define	SYS_MSTACCCTL17						(SYS_BASE + 0x00000044)
#define	SYS_MSTACCCTL18						(SYS_BASE + 0x00000048)
#define	SYS_SLVACCCTL0						(SYS_BASE + 0x00000100)
#define	SYS_SLVACCCTL1						(SYS_BASE + 0x00000104)
#define	SYS_SLVACCCTL2						(SYS_BASE + 0x00000108)
#define	SYS_SLVACCCTL3						(SYS_BASE + 0x0000010C)
#define	SYS_SLVACCCTL4						(SYS_BASE + 0x00000110)
#define	SYS_SLVACCCTL5						(SYS_BASE + 0x00000114)
#define	SYS_SLVACCCTL6						(SYS_BASE + 0x00000118)
#define	SYS_SLVACCCTL7						(SYS_BASE + 0x0000011C)
#define	SYS_SLVACCCTL8						(SYS_BASE + 0x00000120)
#define	SYS_SLVACCCTL9						(SYS_BASE + 0x00000124)
#define	SYS_SLVACCCTL10						(SYS_BASE + 0x00000128)
#define	SYS_SLVACCCTL11						(SYS_BASE + 0x0000012C)
#define	SYS_SLVACCCTL12						(SYS_BASE + 0x00000130)
#define	SYS_SLVACCCTL13						(SYS_BASE + 0x00000134)
#define	SYS_SLVACCCTL14						(SYS_BASE + 0x00000138)
#define	SYS_SLVACCCTL15						(SYS_BASE + 0x0000013C)
#define	SYS_SLVACCCTL19						(SYS_BASE + 0x0000014C)
#define	SYS_SLVACCCTL20						(SYS_BASE + 0x00000150)
#define	SYS_SLVACCCTL21						(SYS_BASE + 0x00000154)
#define SYS_SLVACCCTL22						(SYS_BASE + 0x00000158)
#define	SYS_SLVACCCTL32						(SYS_BASE + 0x00000180)
#define	SYS_SLVACCCTL33						(SYS_BASE + 0x00000184)
#define	SYS_SLVACCCTL35						(SYS_BASE + 0x0000018C)
#define	SYS_SLVACCCTL36						(SYS_BASE + 0x00000190)
#define	SYS_SLVACCCTL37						(SYS_BASE + 0x00000194)
#define	SYS_SLVACCCTL38						(SYS_BASE + 0x00000198)
#define	SYS_SLVACCCTL39						(SYS_BASE + 0x0000019C)
#define	SYS_SLVACCCTL40						(SYS_BASE + 0x000001A0)
#define	SYS_SLVACCCTL41						(SYS_BASE + 0x000001A4)
#define	SYS_SLVACCCTL43						(SYS_BASE + 0x000001AC)
#define	SYS_SLVACCCTL44						(SYS_BASE + 0x000001B0)
#define	SYS_SLVACCCTL45						(SYS_BASE + 0x000001B4)
#define	SYS_SLVACCCTL46						(SYS_BASE + 0x000001B8)
#define	SYS_SLVACCCTL47						(SYS_BASE + 0x000001BC)
#define	SYS_SLVACCCTL48						(SYS_BASE + 0x000001C0)
#define	SYS_SLVACCCTL49						(SYS_BASE + 0x000001C4)
#define	SYS_SLVACCCTL50						(SYS_BASE + 0x000001C8)
#define	SYS_SLVACCCTL51						(SYS_BASE + 0x000001CC)
#define	SYS_SLVACCCTL52						(SYS_BASE + 0x000001D0)
#define	SYS_SLVACCCTL53						(SYS_BASE + 0x000001D4)
#define	SYS_SLVACCCTL54						(SYS_BASE + 0x000001D8)
#define	SYS_SLVACCCTL55						(SYS_BASE + 0x000001DC)
#define	SYS_SLVACCCTL56						(SYS_BASE + 0x000001E0)
#define	SYS_SLVACCCTL57						(SYS_BASE + 0x000001E4)
#define	SYS_SLVACCCTL58						(SYS_BASE + 0x000001E8)
#define	SYS_SLVACCCTL64						(SYS_BASE + 0x00000200)
#define	SYS_SLVACCCTL65						(SYS_BASE + 0x00000204)
#define	SYS_SLVACCCTL66						(SYS_BASE + 0x00000208)
#define	SYS_SLVACCCTL67						(SYS_BASE + 0x0000020C)
#define	SYS_SLVACCCTL68						(SYS_BASE + 0x00000210)
#define	SYS_SLVACCCTL80						(SYS_BASE + 0x00000240)
#define	SYS_SLVACCCTL81						(SYS_BASE + 0x00000244)
#define	SYS_SLVACCCTL89						(SYS_BASE + 0x00000264)
#define	SYS_SLVACCCTL91						(SYS_BASE + 0x0000026C)
#define	SYS_SLVACCCTL92						(SYS_BASE + 0x00000270)
#define	SYS_SLVACCCTL93						(SYS_BASE + 0x00000274)

#define	SYS_LSI_MODE						(SYS_BASE + 0x00000300)
#define	SYS_LSI_DEVID						(SYS_BASE + 0x00000304)
#define	SYS_LSI_PRR							(SYS_BASE + 0x00000308)
#define	SYS_AOF0							(SYS_BASE + 0x00000500)
#define	SYS_AOF1							(SYS_BASE + 0x00000504)
#define	SYS_AOF2							(SYS_BASE + 0x00000508)
#define	SYS_AOF3							(SYS_BASE + 0x0000050C)
#define	SYS_AOF4							(SYS_BASE + 0x00000510)
#define	SYS_AOF16							(SYS_BASE + 0x00000540)
#define	SYS_AOF17							(SYS_BASE + 0x00000544)
#define	SYS_AOF18							(SYS_BASE + 0x00000548)
#define	SYS_AOF19							(SYS_BASE + 0x0000054C)
#define	SYS_AOF20							(SYS_BASE + 0x00000550)
#define	SYS_AOF21							(SYS_BASE + 0x00000554)
#define	SYS_AOF22							(SYS_BASE + 0x00000558)
#define	SYS_AOF23							(SYS_BASE + 0x0000055C)
#define	SYS_AOF24							(SYS_BASE + 0x00000560)
#define	SYS_AOF25							(SYS_BASE + 0x00000564)
#define	SYS_AOF32							(SYS_BASE + 0x00000580)
#define	SYS_AOF33							(SYS_BASE + 0x00000584)
#define	SYS_AOF40							(SYS_BASE + 0x000005A0)
#define	SYS_AOF41							(SYS_BASE + 0x000005A4)
#define	SYS_AOF42							(SYS_BASE + 0x000005A8)
#define	SYS_AOF43							(SYS_BASE + 0x000005AC)
#define	SYS_AOF48							(SYS_BASE + 0x000005C0)
#define	SYS_AOF49							(SYS_BASE + 0x000005C4)

#define SYS_ACPU_CFG_RVAL0					(SYS_BASE + 0x00000624)
#define SYS_ACPU_CFG_RVAH0					(SYS_BASE + 0x00000628)
#define SYS_ACPU_CFG_RVAL1					(SYS_BASE + 0x0000062c)
#define SYS_ACPU_CFG_RVAH1					(SYS_BASE + 0x00000630)
#define SYS_ACPU_CFG_RVAL2					(SYS_BASE + 0x00000634)
#define SYS_ACPU_CFG_RVAH2					(SYS_BASE + 0x00000638)
#define SYS_ACPU_CFG_RVAL3					(SYS_BASE + 0x0000063c)
#define SYS_ACPU_CFG_RVAH3					(SYS_BASE + 0x00000640)

#define	SYS_RCPU_CONFIG1					(SYS_BASE + 0x00000704)
#define	SYS_RCPU_CONFIG2					(SYS_BASE + 0x00000708)
#define	SYS_RCPU_CONFIG3					(SYS_BASE + 0x0000070C)
#define	SYS_RCPU_CONFIG4					(SYS_BASE + 0x00000710)
#define	SYS_RCPU_CONFIG5					(SYS_BASE + 0x00000714)

#define SYS_MCPU_CFG0						(SYS_BASE + 0x00000804)
#define SYS_MCPU_CFG1						(SYS_BASE + 0x00000808)
#define SYS_MCPU_CFG2						(SYS_BASE + 0x0000080c)
#define SYS_MCPU_CFG3						(SYS_BASE + 0x00000810)
#define SYS_MCPU_CFG4						(SYS_BASE + 0x00000814)
#define SYS_MCPU_CFG5						(SYS_BASE + 0x00000818)

#define SPI_STAADDCS0						(SYS_BASE + 0x00000900)
#define SPI_ENDADDCS0						(SYS_BASE + 0x00000904)
#define SPI_STAADDCS1						(SYS_BASE + 0x00000908)
#define SPI_ENDADDCS1						(SYS_BASE + 0x0000090c)

#define	SYS_GIC_CFG							(SYS_BASE + 0x00000A00)

#define	SYS_MCPU_SRAM0_ECC					(SYS_BASE + 0x00000B00)
#define	SYS_MCPU_SRAM0_EN					(SYS_BASE + 0x00000B04)

#define	SYS_MCPU_SRAM1_ECC					(SYS_BASE + 0x00000B14)
#define	SYS_MCPU_SRAM1_EN					(SYS_BASE + 0x00000B18)

#define	SYS_ACPU_SRAM_ECC					(SYS_BASE + 0x00000B28)
#define	SYS_ACPU_SRAM_EN					(SYS_BASE + 0x00000B2C)

#define	SYS_RCPU_SRAM_ECC					(SYS_BASE + 0x00000B3C)
#define	SYS_RCPU_SRAM_EN					(SYS_BASE + 0x00000B40)

#define	SYS_DRP_SRAM0_ECC					(SYS_BASE + 0x00000B50)
#define	SYS_DRP_SRAM0_EN					(SYS_BASE + 0x00000B54)

#define	SYS_DRP_SRAM1_ECC					(SYS_BASE + 0x00000B64)
#define	SYS_DRP_SRAM1_EN					(SYS_BASE + 0x00000B68)

#define	SYS_DRP_SRAM2_ECC					(SYS_BASE + 0x00000B78)
#define	SYS_DRP_SRAM2_EN					(SYS_BASE + 0x00000B7C)

#define	SYS_DRP_SRAM3_ECC					(SYS_BASE + 0x00000B8C)
#define	SYS_DRP_SRAM3_EN					(SYS_BASE + 0x00000B90)

#define	SYS_DRP_SRAM4_ECC					(SYS_BASE + 0x00000BA0)
#define	SYS_DRP_SRAM4_EN					(SYS_BASE + 0x00000BA4)

#define	SYS_MCPU_SRAM5_ECC					(SYS_BASE + 0x00000BB4)
#define	SYS_MCPU_SRAM5_EN					(SYS_BASE + 0x00000BB8)

#define	SYS_DRP_SRAM6_ECC					(SYS_BASE + 0x00000BC8)
#define	SYS_DRP_SRAM6_EN					(SYS_BASE + 0x00000BCC)

#define	SYS_DRP_SRAM7_ECC					(SYS_BASE + 0x00000BDC)
#define	SYS_DRP_SRAM7_EN					(SYS_BASE + 0x00000BE0)

#define	SYS_RCPU0_WDT_CTRL					(SYS_BASE + 0x00000CO4)
#define	SYS_RCPU1_WDT_CTRL					(SYS_BASE + 0x00000CO8)
#define	SYS_ACPU_WDT_CTRL					(SYS_BASE + 0x00000COC)

#define	SYS_I3C_CONFIG						(SYS_BASE + 0x00001200)
#define	SYS_I3C_MONI						(SYS_BASE + 0x00001204)

#define	SYS_ADC_CFG							(SYS_BASE + 0x00001600)

#define	SYS_GPREG_0							(SYS_BASE + 0x00001700)
#define	SYS_GPREG_1							(SYS_BASE + 0x00001704)
#define	SYS_GPREG_2							(SYS_BASE + 0x00001708)
#define	SYS_GPREG_3							(SYS_BASE + 0x0000170C)


#define SYS_LSI_MODE_ESD					(0)
#define SYS_LSI_MODE_EMMC33					(1)
#define SYS_LSI_MODE_SFLASH33				(2)
#define SYS_LSI_MODE_SCIF					(3)
#define SYS_LSI_MODE_ESD_2					(4)		/* Same as SYS_LSI_MODE_ESD */
#define SYS_LSI_MODE_EMMC18					(5)
#define SYS_LSI_MODE_SFLASH18				(6)
#define SYS_LSI_MODE_SCIF_2					(7)		/* Same as SYS_LSI_MODE_SCIF */
#define SYS_LSI_MODE_COUNT					(8)
#define SYS_LSI_MODE_MASK					(0x7)

#define SYS_LSI_OTPPOC_x_E_MASK				(0x3)
#define SYS_LSI_OTPPOC_x_E_WIDTH			(2)
#define SYS_LSI_OTPPOC_EN_x_DS_MASK			(1)
#define SYS_LSI_OTPPOC_EN_x_DS_WIDTH		(2)
#define SYS_LSI_OTPPOC_EN_x_DS_BASE			(16)

#define	SYS_LSI_OTPPOC_SD_E_OFFSET			(0)
#define	SYS_LSI_OTPPOC_SD_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SD_E_OFFSET)
#define	SYS_LSI_OTPPOC_EMMC18_E_OFFSET		(2)
#define	SYS_LSI_OTPPOC_EMMC18_E_MASK		(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_EMMC18_E_OFFSET)
#define	SYS_LSI_OTPPOC_EMMC33_E_OFFSET		(4)
#define	SYS_LSI_OTPPOC_EMMC33_E_MASK		(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_EMMC33_E_OFFSET)
#define	SYS_LSI_OTPPOC_SPI18_E_OFFSET		(6)
#define	SYS_LSI_OTPPOC_SPI18_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SPI18_E_OFFSET)
#define	SYS_LSI_OTPPOC_SPI33_E_OFFSET		(8)
#define	SYS_LSI_OTPPOC_SPI33_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SPI33_E_OFFSET)
#define	SYS_LSI_OTPPOC_SCIF_E_OFFSET		(10)
#define	SYS_LSI_OTPPOC_SCIF_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SCIF_E_OFFSET)

#define	SYS_LSI_OTPPOC_EN_SD_DS_OFFSET		SYS_LSI_OTPPOC_EN_x_DS_BASE
#define	SYS_LSI_OTPPOC_EN_SD_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SD_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_EMMC18_DS_OFFSET	(18)
#define	SYS_LSI_OTPPOC_EN_EMMC18_DS_MASK	(0x01 << SYS_LSI_OTPPOC_EN_EMMC18_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_EMMC33_DS_OFFSET	(20)
#define	SYS_LSI_OTPPOC_EN_EMMC33_DS_MASK	(0x01 << SYS_LSI_OTPPOC_EN_EMMC33_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_SPI18_DS_OFFSET	(22)
#define	SYS_LSI_OTPPOC_EN_SPI18_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SPI18_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_SPI33_DS_OFFSET	(24)
#define	SYS_LSI_OTPPOC_EN_SPI33_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SPI33_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_SCIF_DS_OFFSET	(26)
#define	SYS_LSI_OTPPOC_EN_SCIF_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SCIF_DS_OFFSET)

#endif	/* __SYS_REGS_H__ */
